

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling81165b7b94fe60e5edd3661e7ddfbca7  /home/pars/Documents/sim_9/cc_base
Extracting PTX file and ptxas options    1: cc_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_9/cc_base
self exe links to: /home/pars/Documents/sim_9/cc_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_9/cc_base
Running md5sum using "md5sum /home/pars/Documents/sim_9/cc_base "
self exe links to: /home/pars/Documents/sim_9/cc_base
Extracting specific PTX file named cc_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x556623005dbb, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x556623005c40, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/new/frb53-24-1.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 1272 |E| 1428258
This graph is symmetrized
Launching CUDA CC solver (5 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc5771d94c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5771d940..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5771d938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5771d930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5771d928..

GPGPU-Sim PTX: cudaLaunch for 0x0x556623005c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 623732
gpu_sim_insn = 20040069
gpu_ipc =      32.1293
gpu_tot_sim_cycle = 623732
gpu_tot_sim_insn = 20040069
gpu_tot_ipc =      32.1293
gpu_tot_issued_cta = 5
gpu_occupancy = 24.4112% 
gpu_tot_occupancy = 24.4112% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2904
partiton_level_parallism_total  =       0.2904
partiton_level_parallism_util =       1.1301
partiton_level_parallism_util_total  =       1.1301
L2_BW  =      12.6859 GB/Sec
L2_BW_total  =      12.6859 GB/Sec
gpu_total_sim_rate=19437

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 379911, Miss = 36701, Miss_rate = 0.097, Pending_hits = 96, Reservation_fails = 356
	L1D_cache_core[1]: Access = 376027, Miss = 36476, Miss_rate = 0.097, Pending_hits = 81, Reservation_fails = 373
	L1D_cache_core[2]: Access = 377870, Miss = 36076, Miss_rate = 0.095, Pending_hits = 85, Reservation_fails = 367
	L1D_cache_core[3]: Access = 381949, Miss = 36271, Miss_rate = 0.095, Pending_hits = 86, Reservation_fails = 352
	L1D_cache_core[4]: Access = 367321, Miss = 35260, Miss_rate = 0.096, Pending_hits = 91, Reservation_fails = 363
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1883078
	L1D_total_cache_misses = 180784
	L1D_total_cache_miss_rate = 0.0960
	L1D_total_cache_pending_hits = 439
	L1D_total_cache_reservation_fails = 1811
	L1D_cache_data_port_util = 0.575
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1701489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 134633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 439
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 69
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1882707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 371

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1742
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 69
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
17384, 17442, 17862, 16962, 17622, 17562, 17142, 17682, 
gpgpu_n_tot_thrd_icount = 22222144
gpgpu_n_tot_w_icount = 694442
gpgpu_n_stall_shd_mem = 660241
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 180779
gpgpu_n_mem_write_global = 371
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4287358
gpgpu_n_store_insn = 2578
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 578289
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 81952
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:317	W0_Idle:123546	W0_Scoreboard:11014623	W1:1980	W2:1560	W3:1324	W4:1481	W5:933	W6:960	W7:937	W8:2281	W9:1095	W10:562	W11:621	W12:800	W13:560	W14:679	W15:1172	W16:2983	W17:1098	W18:944	W19:546	W20:1172	W21:870	W22:855	W23:949	W24:18275	W25:1769	W26:1183	W27:1203	W28:759	W29:1717	W30:2456	W31:10956	W32:629762
single_issue_nums: WS0:173762	WS1:172740	WS2:174600	WS3:173340	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1446232 {8:180779,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14840 {40:371,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7231160 {40:180779,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2968 {8:371,}
maxmflatency = 525 
max_icnt2mem_latency = 180 
maxmrqlatency = 68 
max_icnt2sh_latency = 33 
averagemflatency = 332 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:136034 	250 	535 	1181 	2930 	59 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39842 	141305 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	180454 	618 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	179673 	1171 	199 	103 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16         4         4         3         3         4         3         3         3         6         6         6         6         5         5 
dram[1]:        16        17         4         3         2         3         4         3         4         3         5         4         6         6         5         5 
dram[2]:        16        16         3         3         2         6         3         3         4         4         4         4         6         6         8         5 
dram[3]:        16        15         3         3         3         2         5         5         4         4         4         4         5         5         5         4 
dram[4]:        12        12         3         4         2         4         5         4         4         4         4         5         5         5         6        10 
dram[5]:        12        12         4         4         4         3         4         7         4         4         4         9         5         8        18         5 
dram[6]:        12        12         4         3         3         3         7         5         3         3         9         9         7         6         5         5 
dram[7]:        12        12         3         3         3         3         4         4         3         3         9         9         5         5         5         5 
dram[8]:        14        12         3         3         3         3         4         4         5         5         8         9         5         5         6         6 
dram[9]:        12        12         4         3         5         5         4         4         5         4         4         4         7         8         6         6 
dram[10]:        12        12         6         8         3         3         4         4         3         3         6         8         8         8         6         6 
dram[11]:        12        12         8         8         2         3         3         3         3         3         5         6         8         8         6         6 
maximum service time to same row:
dram[0]:      9380      9360      8819      8828      5969      8111      8658     17897     11501     11594     13905     14717     26038     25995     14024     14516 
dram[1]:      9305      8777      8850      8948      6043      7796     18965     18834     13127     11726     31876     16912     26357     26083     16107     15615 
dram[2]:      7616     11508     16914      9015      6065     21166     18733     14484      7732      8218     19890     20361     26185     31933     15549     14673 
dram[3]:     20519     14499      9076     16209      8938     10188     17821     17344      8261     14878     21223     10819     23367     22354     14715     19971 
dram[4]:     14513     14536      7607      9482      5970      9751     16743     13690     15259     20185     10847     10760     18750     18784     14790     14788 
dram[5]:     14588     14621      9484     10439      9970      7606     13743     13648     20329     20404     10677     14353     18748     18879     14823     14814 
dram[6]:     14676     18427      9634      7781      7219      7236     13702     13897     10766     10816     14320     14416     14637     18822     14714     21962 
dram[7]:      9654     16669      8436      8403      7211      9782     14163     13378     10795     11993     21411     14499     11254     11725     14445     14330 
dram[8]:     15942     16288     24403      6956      9851     22930     11781      6070     15781     16480     22726     22812     12621     22007     14395      9803 
dram[9]:     16301     15971      7642      7920     14613     13581      6114      5950     15987     15752     12956      9345     20246     20187      9640      9608 
dram[10]:     12090     12010     27655     15585      9966      9028      8080      5964     10154     13991     25637     25651     20178     20125     15076     15002 
dram[11]:     13673     13542     15621     15609      8169      7638      5947      5965     13744      8411     25552     25085     20076     17176     15512     15540 
average row accesses per activate:
dram[0]:  1.072136  1.066011  1.072122  1.075524  1.039563  1.046008  1.050071  1.052782  1.057971  1.059880  1.156507  1.152733  1.212069  1.235714  1.175987  1.188235 
dram[1]:  1.080966  1.076164  1.075209  1.065369  1.050546  1.050824  1.052557  1.037604  1.070122  1.053176  1.145188  1.142390  1.229537  1.204506  1.192630  1.191126 
dram[2]:  1.073343  1.068213  1.058985  1.044837  1.044444  1.058571  1.040845  1.046283  1.052863  1.065123  1.161450  1.144262  1.180887  1.181197  1.196181  1.183362 
dram[3]:  1.077778  1.070932  1.051318  1.049088  1.058824  1.059574  1.050704  1.058571  1.053901  1.058488  1.137763  1.139461  1.181049  1.184122  1.206780  1.207837 
dram[4]:  1.063889  1.064426  1.058156  1.057720  1.052925  1.054167  1.063401  1.059238  1.048502  1.051136  1.141270  1.142628  1.180000  1.188136  1.204392  1.215254 
dram[5]:  1.063380  1.070201  1.064880  1.055325  1.056338  1.051389  1.062589  1.061972  1.056522  1.052707  1.166397  1.147335  1.169435  1.203800  1.217538  1.198980 
dram[6]:  1.070922  1.060993  1.048276  1.047554  1.051389  1.033875  1.057263  1.057263  1.049645  1.039773  1.144201  1.157729  1.166667  1.183533  1.198618  1.197935 
dram[7]:  1.057503  1.069602  1.058091  1.055944  1.045267  1.046961  1.068436  1.063536  1.056769  1.053546  1.143084  1.119874  1.170320  1.170608  1.177365  1.170813 
dram[8]:  1.070621  1.072524  1.055477  1.055556  1.044755  1.047143  1.056944  1.051532  1.050000  1.057307  1.171667  1.160000  1.161398  1.146819  1.170248  1.165838 
dram[9]:  1.079498  1.071331  1.059490  1.054852  1.052709  1.059334  1.056022  1.061111  1.065502  1.065886  1.169130  1.145997  1.184615  1.176667  1.178082  1.186555 
dram[10]:  1.062415  1.070028  1.067511  1.069801  1.042614  1.046808  1.063291  1.064103  1.062865  1.054094  1.146226  1.146919  1.176277  1.162602  1.188119  1.179903 
dram[11]:  1.065369  1.060942  1.081395  1.085260  1.042614  1.040222  1.050633  1.057910  1.043972  1.049020  1.159236  1.165584  1.163097  1.191597  1.188312  1.204698 
average row locality = 140990/128481 = 1.097361
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       758       759       773       769       762       773       734       738       730       708       702       717       703       692       715       707 
dram[1]:       761       763       772       766       769       765       741       745       701       712       702       698       691       695       712       698 
dram[2]:       761       783       772       769       752       741       739       746       716       735       705       698       692       691       689       697 
dram[3]:       776       770       758       748       756       747       746       741       742       741       702       719       698       701       712       709 
dram[4]:       766       760       746       733       756       759       738       751       733       738       719       713       708       701       713       717 
dram[5]:       755       747       755       763       750       757       747       754       727       737       722       732       704       697       722       705 
dram[6]:       755       748       760       771       757       763       757       757       738       730       730       734       707       690       694       696 
dram[7]:       754       753       765       755       762       758       765       770       724       726       719       710       694       693       697       706 
dram[8]:       758       769       742       741       747       733       761       755       733       736       703       696       698       703       708       703 
dram[9]:       774       781       748       750       719       732       754       764       730       727       712       730       693       706       688       706 
dram[10]:       783       764       759       751       734       738       756       747       726       720       729       726       714       715       720       728 
dram[11]:       766       766       744       751       734       750       747       749       735       748       728       718       706       709       732       718 
total dram reads = 140957
bank skew: 783/688 = 1.14
chip skew: 11810/11686 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         8         7         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         5         4         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        426       425       419       420       422       419       434       431       436       443       426       419       425       430       420       422
dram[1]:        424       424       419       422       421       422       432       430       453       449       426       427       430       429       420       427
dram[2]:        424       416       420       419       428       432       432       429       446       438       424       427       428       430       432       426
dram[3]:        418       422       425       429       427       428       429       432       433       435       425       419       427       427       421       422
dram[4]:        422       424       429       433       425       423       434       428       437       435       420       421       423       425       420       418
dram[5]:        427       430       425       424       428       424       429       426       438       436       417       414       426       428       418       424
dram[6]:        428       428       423       420       424       422       424       424       434       439       415       412       424       431       428       427
dram[7]:        426       427       424       426       423       424       422       420       440       439       418       423       429       429       427       423
dram[8]:        425       420       432       431       432       436       423       426       436       432       424       428       426       426       423       427
dram[9]:        419       416       428       428       440       435       427       422       456       433       421       414       430       425       430       423
dram[10]:        417       422       423       429       434       432       427       430       432       436       414       415       420       421       418       415
dram[11]:        423       423       430       426       434       428       429       429       429       425       415       421       425       423       415       419
maximum mf latency per bank:
dram[0]:        435       424       440       446       401       485       394       390       457       397       514       450       401       413       409       390
dram[1]:        473       434       437       406       483       398       402       413       431       479       406       421       397       394       404       402
dram[2]:        449       439       398       398       466       488       398       408       393       391       393       391       391       390       454       452
dram[3]:        437       513       447       396       443       393       455       396       387       396       389       442       467       461       392       386
dram[4]:        420       422       401       445       394       390       392       405       395       487       467       463       391       391       410       405
dram[5]:        425       431       464       451       450       390       416       470       389       503       443       442       437       412       457       409
dram[6]:        525       417       429       482       408       393       422       397       397       474       489       380       447       440       391       390
dram[7]:        410       424       490       474       392       485       394       392       438       390       392       437       394       447       398       390
dram[8]:        399       401       477       403       451       473       405       468       408       397       388       455       388       405       451       396
dram[9]:        415       412       396       395       389       439       393       447       453       400       392       393       468       453       431       392
dram[10]:        499       412       481       486       394       394       390       394       391       487       437       387       385       386       421       470
dram[11]:        501       420       441       402       394       486       468       486       391       450       460       460       392       431       452       394

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566586 n_act=10659 n_pre=10643 n_ref_event=0 n_req=11740 n_rd=11740 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02936
n_activity=750830 dram_eff=0.06254
bk0: 758a 1564049i bk1: 759a 1563956i bk2: 773a 1563413i bk3: 769a 1563643i bk4: 762a 1562804i bk5: 773a 1562292i bk6: 734a 1563938i bk7: 738a 1563985i bk8: 730a 1564483i bk9: 708a 1565541i bk10: 702a 1568716i bk11: 717a 1567671i bk12: 703a 1570015i bk13: 692a 1571076i bk14: 715a 1568957i bk15: 707a 1569829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092249
Row_Buffer_Locality_read = 0.092249
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249913
Bank_Level_Parallism_Col = 1.094144
Bank_Level_Parallism_Ready = 1.000422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080058 

BW Util details:
bwutil = 0.029358 
total_CMD = 1599539 
util_bw = 46960 
Wasted_Col = 224402 
Wasted_Row = 183145 
Idle = 1145032 

BW Util Bottlenecks: 
RCDc_limit = 244384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1651 
rwq = 0 
CCDLc_limit_alone = 1651 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1599539 
n_nop = 1566586 
Read = 11740 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10659 
n_pre = 10643 
n_ref = 0 
n_req = 11740 
total_req = 11740 

Dual Bus Interface Util: 
issued_total_row = 21302 
issued_total_col = 11740 
Row_Bus_Util =  0.013318 
CoL_Bus_Util = 0.007340 
Either_Row_CoL_Bus_Util = 0.020602 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.002701 
queue_avg = 0.009867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00986659
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566729 n_act=10613 n_pre=10597 n_ref_event=0 n_req=11693 n_rd=11691 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02926
n_activity=746779 dram_eff=0.06266
bk0: 761a 1564227i bk1: 763a 1563759i bk2: 772a 1563710i bk3: 766a 1563122i bk4: 769a 1562584i bk5: 765a 1562662i bk6: 741a 1563942i bk7: 745a 1563181i bk8: 701a 1566209i bk9: 712a 1564883i bk10: 702a 1568149i bk11: 698a 1568289i bk12: 691a 1570748i bk13: 695a 1570400i bk14: 712a 1569300i bk15: 698a 1570173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092534
Row_Buffer_Locality_read = 0.092550
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.252424
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000254
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029256 
total_CMD = 1599539 
util_bw = 46796 
Wasted_Col = 223190 
Wasted_Row = 182680 
Idle = 1146873 

BW Util Bottlenecks: 
RCDc_limit = 243270 
RCDWRc_limit = 20 
WTRc_limit = 66 
RTWc_limit = 44 
CCDLc_limit = 1545 
rwq = 0 
CCDLc_limit_alone = 1545 
WTRc_limit_alone = 66 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 1599539 
n_nop = 1566729 
Read = 11691 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10613 
n_pre = 10597 
n_ref = 0 
n_req = 11693 
total_req = 11699 

Dual Bus Interface Util: 
issued_total_row = 21210 
issued_total_col = 11699 
Row_Bus_Util =  0.013260 
CoL_Bus_Util = 0.007314 
Either_Row_CoL_Bus_Util = 0.020512 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.003017 
queue_avg = 0.010409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0104092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566570 n_act=10678 n_pre=10662 n_ref_event=0 n_req=11688 n_rd=11686 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02924
n_activity=752094 dram_eff=0.06219
bk0: 761a 1563822i bk1: 783a 1562700i bk2: 772a 1563049i bk3: 769a 1562526i bk4: 752a 1563261i bk5: 741a 1564057i bk6: 739a 1563712i bk7: 746a 1563067i bk8: 716a 1564708i bk9: 735a 1564296i bk10: 705a 1568719i bk11: 698a 1568297i bk12: 692a 1569739i bk13: 691a 1570127i bk14: 689a 1570191i bk15: 697a 1569920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086670
Row_Buffer_Locality_read = 0.086685
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.246907
Bank_Level_Parallism_Col = 1.091554
Bank_Level_Parallism_Ready = 1.000424
write_to_read_ratio_blp_rw_average = 0.000299
GrpLevelPara = 1.078386 

BW Util details:
bwutil = 0.029243 
total_CMD = 1599539 
util_bw = 46776 
Wasted_Col = 225586 
Wasted_Row = 184775 
Idle = 1142402 

BW Util Bottlenecks: 
RCDc_limit = 245067 
RCDWRc_limit = 24 
WTRc_limit = 51 
RTWc_limit = 36 
CCDLc_limit = 1554 
rwq = 0 
CCDLc_limit_alone = 1554 
WTRc_limit_alone = 51 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 1599539 
n_nop = 1566570 
Read = 11686 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10678 
n_pre = 10662 
n_ref = 0 
n_req = 11688 
total_req = 11694 

Dual Bus Interface Util: 
issued_total_row = 21340 
issued_total_col = 11694 
Row_Bus_Util =  0.013341 
CoL_Bus_Util = 0.007311 
Either_Row_CoL_Bus_Util = 0.020612 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001972 
queue_avg = 0.010208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0102079
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566420 n_act=10722 n_pre=10706 n_ref_event=0 n_req=11768 n_rd=11766 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02944
n_activity=751325 dram_eff=0.06268
bk0: 776a 1563472i bk1: 770a 1563069i bk2: 758a 1563124i bk3: 748a 1563652i bk4: 756a 1563264i bk5: 747a 1563964i bk6: 746a 1563458i bk7: 741a 1563991i bk8: 742a 1563769i bk9: 741a 1563732i bk10: 702a 1568149i bk11: 719a 1567511i bk12: 698a 1569089i bk13: 701a 1569328i bk14: 712a 1569501i bk15: 709a 1570218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089395
Row_Buffer_Locality_read = 0.089410
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.252042
Bank_Level_Parallism_Col = 1.094370
Bank_Level_Parallism_Ready = 1.000420
write_to_read_ratio_blp_rw_average = 0.000387
GrpLevelPara = 1.080385 

BW Util details:
bwutil = 0.029443 
total_CMD = 1599539 
util_bw = 47096 
Wasted_Col = 225602 
Wasted_Row = 185019 
Idle = 1141822 

BW Util Bottlenecks: 
RCDc_limit = 245763 
RCDWRc_limit = 24 
WTRc_limit = 7 
RTWc_limit = 47 
CCDLc_limit = 1634 
rwq = 0 
CCDLc_limit_alone = 1634 
WTRc_limit_alone = 7 
RTWc_limit_alone = 47 

Commands details: 
total_CMD = 1599539 
n_nop = 1566420 
Read = 11766 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10722 
n_pre = 10706 
n_ref = 0 
n_req = 11768 
total_req = 11774 

Dual Bus Interface Util: 
issued_total_row = 21428 
issued_total_col = 11774 
Row_Bus_Util =  0.013396 
CoL_Bus_Util = 0.007361 
Either_Row_CoL_Bus_Util = 0.020705 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.002506 
queue_avg = 0.010130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0101304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566439 n_act=10708 n_pre=10692 n_ref_event=0 n_req=11755 n_rd=11751 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02943
n_activity=756733 dram_eff=0.0622
bk0: 766a 1563555i bk1: 760a 1563625i bk2: 746a 1564342i bk3: 733a 1565157i bk4: 756a 1563065i bk5: 759a 1563004i bk6: 738a 1564413i bk7: 751a 1563641i bk8: 733a 1563595i bk9: 738a 1563360i bk10: 719a 1567387i bk11: 713a 1567767i bk12: 708a 1569022i bk13: 701a 1569806i bk14: 713a 1569859i bk15: 717a 1569977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089409
Row_Buffer_Locality_read = 0.089439
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.242328
Bank_Level_Parallism_Col = 1.090023
Bank_Level_Parallism_Ready = 1.000589
write_to_read_ratio_blp_rw_average = 0.000606
GrpLevelPara = 1.077512 

BW Util details:
bwutil = 0.029426 
total_CMD = 1599539 
util_bw = 47068 
Wasted_Col = 226588 
Wasted_Row = 185827 
Idle = 1140056 

BW Util Bottlenecks: 
RCDc_limit = 245712 
RCDWRc_limit = 45 
WTRc_limit = 48 
RTWc_limit = 92 
CCDLc_limit = 1599 
rwq = 0 
CCDLc_limit_alone = 1597 
WTRc_limit_alone = 48 
RTWc_limit_alone = 90 

Commands details: 
total_CMD = 1599539 
n_nop = 1566439 
Read = 11751 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 10708 
n_pre = 10692 
n_ref = 0 
n_req = 11755 
total_req = 11767 

Dual Bus Interface Util: 
issued_total_row = 21400 
issued_total_col = 11767 
Row_Bus_Util =  0.013379 
CoL_Bus_Util = 0.007356 
Either_Row_CoL_Bus_Util = 0.020693 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.002024 
queue_avg = 0.009423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00942334
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566461 n_act=10696 n_pre=10680 n_ref_event=0 n_req=11778 n_rd=11774 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02948
n_activity=755015 dram_eff=0.06246
bk0: 755a 1563731i bk1: 747a 1564308i bk2: 755a 1564131i bk3: 763a 1563228i bk4: 750a 1563745i bk5: 757a 1563192i bk6: 747a 1563628i bk7: 754a 1563737i bk8: 727a 1564418i bk9: 737a 1563469i bk10: 722a 1568101i bk11: 732a 1567278i bk12: 704a 1568787i bk13: 697a 1570008i bk14: 722a 1569727i bk15: 705a 1570329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092036
Row_Buffer_Locality_read = 0.092067
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.252388
Bank_Level_Parallism_Col = 1.094868
Bank_Level_Parallism_Ready = 1.001346
write_to_read_ratio_blp_rw_average = 0.000885
GrpLevelPara = 1.081624 

BW Util details:
bwutil = 0.029483 
total_CMD = 1599539 
util_bw = 47160 
Wasted_Col = 224858 
Wasted_Row = 183619 
Idle = 1143902 

BW Util Bottlenecks: 
RCDc_limit = 244900 
RCDWRc_limit = 43 
WTRc_limit = 22 
RTWc_limit = 123 
CCDLc_limit = 1589 
rwq = 0 
CCDLc_limit_alone = 1585 
WTRc_limit_alone = 22 
RTWc_limit_alone = 119 

Commands details: 
total_CMD = 1599539 
n_nop = 1566461 
Read = 11774 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 10696 
n_pre = 10680 
n_ref = 0 
n_req = 11778 
total_req = 11790 

Dual Bus Interface Util: 
issued_total_row = 21376 
issued_total_col = 11790 
Row_Bus_Util =  0.013364 
CoL_Bus_Util = 0.007371 
Either_Row_CoL_Bus_Util = 0.020680 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002660 
queue_avg = 0.009391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00939146
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566246 n_act=10794 n_pre=10778 n_ref_event=0 n_req=11791 n_rd=11787 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02952
n_activity=756977 dram_eff=0.06237
bk0: 755a 1564076i bk1: 748a 1564160i bk2: 760a 1563289i bk3: 771a 1562639i bk4: 757a 1563369i bk5: 763a 1562083i bk6: 757a 1563186i bk7: 757a 1563312i bk8: 738a 1563633i bk9: 730a 1563507i bk10: 730a 1566818i bk11: 734a 1567221i bk12: 707a 1568400i bk13: 690a 1569944i bk14: 694a 1570125i bk15: 696a 1570331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084810
Row_Buffer_Locality_read = 0.084839
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.254825
Bank_Level_Parallism_Col = 1.097164
Bank_Level_Parallism_Ready = 1.000922
write_to_read_ratio_blp_rw_average = 0.000705
GrpLevelPara = 1.083879 

BW Util details:
bwutil = 0.029516 
total_CMD = 1599539 
util_bw = 47212 
Wasted_Col = 226466 
Wasted_Row = 185716 
Idle = 1140145 

BW Util Bottlenecks: 
RCDc_limit = 247223 
RCDWRc_limit = 44 
WTRc_limit = 38 
RTWc_limit = 92 
CCDLc_limit = 1531 
rwq = 0 
CCDLc_limit_alone = 1523 
WTRc_limit_alone = 38 
RTWc_limit_alone = 84 

Commands details: 
total_CMD = 1599539 
n_nop = 1566246 
Read = 11787 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 10794 
n_pre = 10778 
n_ref = 0 
n_req = 11791 
total_req = 11803 

Dual Bus Interface Util: 
issued_total_row = 21572 
issued_total_col = 11803 
Row_Bus_Util =  0.013486 
CoL_Bus_Util = 0.007379 
Either_Row_CoL_Bus_Util = 0.020814 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.002463 
queue_avg = 0.009212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00921203
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566311 n_act=10771 n_pre=10755 n_ref_event=0 n_req=11755 n_rd=11751 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02943
n_activity=748153 dram_eff=0.06291
bk0: 754a 1563722i bk1: 753a 1564448i bk2: 765a 1563305i bk3: 755a 1563458i bk4: 762a 1563000i bk5: 758a 1563059i bk6: 765a 1563357i bk7: 770a 1562612i bk8: 724a 1564466i bk9: 726a 1564189i bk10: 719a 1567511i bk11: 710a 1567162i bk12: 694a 1569083i bk13: 693a 1569222i bk14: 697a 1569590i bk15: 706a 1569477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083879
Row_Buffer_Locality_read = 0.083908
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.258307
Bank_Level_Parallism_Col = 1.099298
Bank_Level_Parallism_Ready = 1.000589
write_to_read_ratio_blp_rw_average = 0.000710
GrpLevelPara = 1.084350 

BW Util details:
bwutil = 0.029426 
total_CMD = 1599539 
util_bw = 47068 
Wasted_Col = 225265 
Wasted_Row = 184199 
Idle = 1143007 

BW Util Bottlenecks: 
RCDc_limit = 246363 
RCDWRc_limit = 44 
WTRc_limit = 46 
RTWc_limit = 80 
CCDLc_limit = 1657 
rwq = 0 
CCDLc_limit_alone = 1653 
WTRc_limit_alone = 46 
RTWc_limit_alone = 76 

Commands details: 
total_CMD = 1599539 
n_nop = 1566311 
Read = 11751 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 10771 
n_pre = 10755 
n_ref = 0 
n_req = 11755 
total_req = 11767 

Dual Bus Interface Util: 
issued_total_row = 21526 
issued_total_col = 11767 
Row_Bus_Util =  0.013458 
CoL_Bus_Util = 0.007356 
Either_Row_CoL_Bus_Util = 0.020773 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001956 
queue_avg = 0.009696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00969592
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566523 n_act=10706 n_pre=10690 n_ref_event=0 n_req=11690 n_rd=11686 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.02926
n_activity=746866 dram_eff=0.06267
bk0: 758a 1564158i bk1: 769a 1563619i bk2: 742a 1564587i bk3: 741a 1564149i bk4: 747a 1563615i bk5: 733a 1564069i bk6: 761a 1562978i bk7: 755a 1563325i bk8: 733a 1563822i bk9: 736a 1564003i bk10: 703a 1569251i bk11: 696a 1568950i bk12: 698a 1569067i bk13: 703a 1568399i bk14: 708a 1568900i bk15: 703a 1569505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084431
Row_Buffer_Locality_read = 0.084460
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.260799
Bank_Level_Parallism_Col = 1.100580
Bank_Level_Parallism_Ready = 1.000339
write_to_read_ratio_blp_rw_average = 0.000731
GrpLevelPara = 1.084867 

BW Util details:
bwutil = 0.029261 
total_CMD = 1599539 
util_bw = 46804 
Wasted_Col = 223501 
Wasted_Row = 181608 
Idle = 1147626 

BW Util Bottlenecks: 
RCDc_limit = 244675 
RCDWRc_limit = 47 
WTRc_limit = 22 
RTWc_limit = 106 
CCDLc_limit = 1730 
rwq = 0 
CCDLc_limit_alone = 1726 
WTRc_limit_alone = 22 
RTWc_limit_alone = 102 

Commands details: 
total_CMD = 1599539 
n_nop = 1566523 
Read = 11686 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 10706 
n_pre = 10690 
n_ref = 0 
n_req = 11690 
total_req = 11701 

Dual Bus Interface Util: 
issued_total_row = 21396 
issued_total_col = 11701 
Row_Bus_Util =  0.013376 
CoL_Bus_Util = 0.007315 
Either_Row_CoL_Bus_Util = 0.020641 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.002453 
queue_avg = 0.009185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00918515
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566600 n_act=10657 n_pre=10641 n_ref_event=0 n_req=11717 n_rd=11714 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02932
n_activity=747254 dram_eff=0.06275
bk0: 774a 1563446i bk1: 781a 1562800i bk2: 748a 1564334i bk3: 750a 1563882i bk4: 719a 1565340i bk5: 732a 1564456i bk6: 754a 1563423i bk7: 764a 1562862i bk8: 730a 1564583i bk9: 727a 1564584i bk10: 712a 1568670i bk11: 730a 1566980i bk12: 693a 1569368i bk13: 706a 1568999i bk14: 688a 1570069i bk15: 706a 1569671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090979
Row_Buffer_Locality_read = 0.091002
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.255069
Bank_Level_Parallism_Col = 1.098488
Bank_Level_Parallism_Ready = 1.000591
write_to_read_ratio_blp_rw_average = 0.000267
GrpLevelPara = 1.082946 

BW Util details:
bwutil = 0.029316 
total_CMD = 1599539 
util_bw = 46892 
Wasted_Col = 223299 
Wasted_Row = 183119 
Idle = 1146229 

BW Util Bottlenecks: 
RCDc_limit = 243984 
RCDWRc_limit = 38 
WTRc_limit = 72 
RTWc_limit = 47 
CCDLc_limit = 1646 
rwq = 0 
CCDLc_limit_alone = 1642 
WTRc_limit_alone = 72 
RTWc_limit_alone = 43 

Commands details: 
total_CMD = 1599539 
n_nop = 1566600 
Read = 11714 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 10657 
n_pre = 10641 
n_ref = 0 
n_req = 11717 
total_req = 11723 

Dual Bus Interface Util: 
issued_total_row = 21298 
issued_total_col = 11723 
Row_Bus_Util =  0.013315 
CoL_Bus_Util = 0.007329 
Either_Row_CoL_Bus_Util = 0.020593 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.002489 
queue_avg = 0.009602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00960214
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566266 n_act=10771 n_pre=10755 n_ref_event=0 n_req=11812 n_rd=11810 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02955
n_activity=756805 dram_eff=0.06246
bk0: 783a 1562400i bk1: 764a 1563555i bk2: 759a 1563887i bk3: 751a 1564038i bk4: 734a 1564227i bk5: 738a 1563875i bk6: 756a 1563661i bk7: 747a 1563679i bk8: 726a 1564608i bk9: 720a 1564538i bk10: 729a 1567484i bk11: 726a 1567379i bk12: 714a 1568850i bk13: 715a 1568423i bk14: 720a 1569199i bk15: 728a 1568792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088385
Row_Buffer_Locality_read = 0.088400
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.248364
Bank_Level_Parallism_Col = 1.094034
Bank_Level_Parallism_Ready = 1.000588
write_to_read_ratio_blp_rw_average = 0.000316
GrpLevelPara = 1.081417 

BW Util details:
bwutil = 0.029554 
total_CMD = 1599539 
util_bw = 47272 
Wasted_Col = 226768 
Wasted_Row = 185619 
Idle = 1139880 

BW Util Bottlenecks: 
RCDc_limit = 247022 
RCDWRc_limit = 26 
WTRc_limit = 40 
RTWc_limit = 29 
CCDLc_limit = 1543 
rwq = 0 
CCDLc_limit_alone = 1537 
WTRc_limit_alone = 36 
RTWc_limit_alone = 27 

Commands details: 
total_CMD = 1599539 
n_nop = 1566266 
Read = 11810 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10771 
n_pre = 10755 
n_ref = 0 
n_req = 11812 
total_req = 11818 

Dual Bus Interface Util: 
issued_total_row = 21526 
issued_total_col = 11818 
Row_Bus_Util =  0.013458 
CoL_Bus_Util = 0.007388 
Either_Row_CoL_Bus_Util = 0.020802 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.002134 
queue_avg = 0.010010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0100104
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1599539 n_nop=1566344 n_act=10745 n_pre=10729 n_ref_event=0 n_req=11803 n_rd=11801 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02953
n_activity=761006 dram_eff=0.06207
bk0: 766a 1563762i bk1: 766a 1563340i bk2: 744a 1565106i bk3: 751a 1564790i bk4: 734a 1563964i bk5: 750a 1563175i bk6: 747a 1563927i bk7: 749a 1563442i bk8: 735a 1563769i bk9: 748a 1562923i bk10: 728a 1567672i bk11: 718a 1567989i bk12: 706a 1568656i bk13: 709a 1569274i bk14: 732a 1568336i bk15: 718a 1569608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089892
Row_Buffer_Locality_read = 0.089908
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245296
Bank_Level_Parallism_Col = 1.094176
Bank_Level_Parallism_Ready = 1.000754
write_to_read_ratio_blp_rw_average = 0.000290
GrpLevelPara = 1.082144 

BW Util details:
bwutil = 0.029531 
total_CMD = 1599539 
util_bw = 47236 
Wasted_Col = 226369 
Wasted_Row = 186376 
Idle = 1139558 

BW Util Bottlenecks: 
RCDc_limit = 246287 
RCDWRc_limit = 23 
WTRc_limit = 48 
RTWc_limit = 36 
CCDLc_limit = 1548 
rwq = 0 
CCDLc_limit_alone = 1544 
WTRc_limit_alone = 48 
RTWc_limit_alone = 32 

Commands details: 
total_CMD = 1599539 
n_nop = 1566344 
Read = 11801 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10745 
n_pre = 10729 
n_ref = 0 
n_req = 11803 
total_req = 11809 

Dual Bus Interface Util: 
issued_total_row = 21474 
issued_total_col = 11809 
Row_Bus_Util =  0.013425 
CoL_Bus_Util = 0.007383 
Either_Row_CoL_Bus_Util = 0.020753 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002651 
queue_avg = 0.010367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0103667

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7535, Miss = 5877, Miss_rate = 0.780, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 7523, Miss = 5863, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7555, Miss = 5849, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7558, Miss = 5842, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7555, Miss = 5826, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7547, Miss = 5860, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7545, Miss = 5890, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7557, Miss = 5876, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7557, Miss = 5879, Miss_rate = 0.778, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 7543, Miss = 5872, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7559, Miss = 5882, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7565, Miss = 5892, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 7552, Miss = 5898, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7548, Miss = 5889, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7557, Miss = 5880, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7545, Miss = 5871, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7552, Miss = 5850, Miss_rate = 0.775, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 7543, Miss = 5836, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7601, Miss = 5818, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7527, Miss = 5896, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7526, Miss = 5921, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7531, Miss = 5889, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7532, Miss = 5892, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7537, Miss = 5909, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 181150
L2_total_cache_misses = 140957
L2_total_cache_miss_rate = 0.7781
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 105029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180779
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 371
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=181150
icnt_total_pkts_simt_to_mem=181150
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 181150
Req_Network_cycles = 623732
Req_Network_injected_packets_per_cycle =       0.2904 
Req_Network_conflicts_per_cycle =       0.0017
Req_Network_conflicts_per_cycle_util =       0.0066
Req_Bank_Level_Parallism =       1.1301
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0121

Reply_Network_injected_packets_num = 181150
Reply_Network_cycles = 623732
Reply_Network_injected_packets_per_cycle =        0.2904
Reply_Network_conflicts_per_cycle =        0.0271
Reply_Network_conflicts_per_cycle_util =       0.1064
Reply_Bank_Level_Parallism =       1.1389
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0013
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0097
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 11 sec (1031 sec)
gpgpu_simulation_rate = 19437 (inst/sec)
gpgpu_simulation_rate = 604 (cycle/sec)
gpgpu_silicon_slowdown = 2259933x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc5771d97c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5771d970..

GPGPU-Sim PTX: cudaLaunch for 0x0x556623005dbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 5946
gpu_sim_insn = 22139
gpu_ipc =       3.7233
gpu_tot_sim_cycle = 629678
gpu_tot_sim_insn = 20062208
gpu_tot_ipc =      31.8611
gpu_tot_issued_cta = 10
gpu_occupancy = 21.8563% 
gpu_tot_occupancy = 24.4076% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0343
partiton_level_parallism_total  =       0.2880
partiton_level_parallism_util =       2.5823
partiton_level_parallism_util_total  =       1.1308
L2_BW  =       1.4986 GB/Sec
L2_BW_total  =      12.5803 GB/Sec
gpu_total_sim_rate=19346

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 379911, Miss = 36701, Miss_rate = 0.097, Pending_hits = 96, Reservation_fails = 356
	L1D_cache_core[1]: Access = 376027, Miss = 36476, Miss_rate = 0.097, Pending_hits = 81, Reservation_fails = 373
	L1D_cache_core[2]: Access = 377870, Miss = 36076, Miss_rate = 0.095, Pending_hits = 85, Reservation_fails = 367
	L1D_cache_core[3]: Access = 381949, Miss = 36271, Miss_rate = 0.095, Pending_hits = 86, Reservation_fails = 352
	L1D_cache_core[4]: Access = 367321, Miss = 35260, Miss_rate = 0.096, Pending_hits = 91, Reservation_fails = 363
	L1D_cache_core[5]: Access = 55, Miss = 32, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 53, Miss = 33, Miss_rate = 0.623, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[7]: Access = 47, Miss = 33, Miss_rate = 0.702, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[8]: Access = 52, Miss = 33, Miss_rate = 0.635, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[9]: Access = 56, Miss = 32, Miss_rate = 0.571, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1883341
	L1D_total_cache_misses = 180947
	L1D_total_cache_miss_rate = 0.0961
	L1D_total_cache_pending_hits = 467
	L1D_total_cache_reservation_fails = 1902
	L1D_cache_data_port_util = 0.575
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1701520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 134752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 467
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 69
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1882929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 412

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1833
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 69
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
17384, 17442, 17862, 16962, 17622, 17562, 17142, 17682, 
gpgpu_n_tot_thrd_icount = 22250336
gpgpu_n_tot_w_icount = 695323
gpgpu_n_stall_shd_mem = 660241
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 180942
gpgpu_n_mem_write_global = 412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4289989
gpgpu_n_store_insn = 2665
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 578289
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 81952
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:317	W0_Idle:127380	W0_Scoreboard:11026632	W1:2029	W2:1574	W3:1352	W4:1502	W5:954	W6:960	W7:958	W8:2281	W9:1095	W10:562	W11:621	W12:800	W13:560	W14:679	W15:1172	W16:2990	W17:1098	W18:944	W19:546	W20:1172	W21:870	W22:855	W23:949	W24:18283	W25:1769	W26:1183	W27:1203	W28:759	W29:1717	W30:2456	W31:10956	W32:630474
single_issue_nums: WS0:173984	WS1:172969	WS2:174808	WS3:173562	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1447536 {8:180942,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16480 {40:412,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7237680 {40:180942,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3296 {8:412,}
maxmflatency = 525 
max_icnt2mem_latency = 180 
maxmrqlatency = 68 
max_icnt2sh_latency = 33 
averagemflatency = 332 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:136056 	250 	535 	1185 	2992 	59 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39927 	141424 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	180636 	640 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	179840 	1208 	199 	103 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16         4         4         3         3         4         3         3         3         6         6         6         6         5         5 
dram[1]:        16        17         4         3         2         3         4         3         8         5         5         4         6         6         5         5 
dram[2]:        16        16         3         3         2         6         3         3         4         4         4         4         6         6         8         5 
dram[3]:        16        15         3         3         3         2         5         5         4         4         4         4         5         5         5         4 
dram[4]:        12        12         3         4         2         4         5         4         4         4         4         5         5         5         6        10 
dram[5]:        12        12         4         4         4         3         4         7         4         4         4         9         5         8        18         5 
dram[6]:        12        12         4         3         3         3         7         5         3         3         9         9         7         6         5         5 
dram[7]:        12        12         3         3         3         3         4         4         7         3         9         9         5         5         5         5 
dram[8]:        14        12         3         3         3         3         4         4         5         5         8         9         5         5         6         6 
dram[9]:        12        12         4         3         5         5         4         4         5         4         4         4         7         8         6         6 
dram[10]:        12        12         6         8         3         3         4         4         3         3         6         8         8         8         6         6 
dram[11]:        12        12         8         8         2         3         3         3         3         3         5         6         8         8         6         6 
maximum service time to same row:
dram[0]:      9380      9360      8819      8828      5969      8111      8658     17897     11501     11594     13905     14717     26038     25995     14024     14516 
dram[1]:      9305      8777      8850      8948      6043      7796     18965     18834     13127     11726     31876     16912     26357     26083     16107     15615 
dram[2]:      7616     11508     16914      9015      6065     21166     18733     14484      7732      8218     19890     20361     26185     31933     15549     14673 
dram[3]:     20519     14499      9076     16209      8938     10188     17821     17344      8261     14878     21223     10819     23367     22354     14715     19971 
dram[4]:     14513     14536      7607      9482      5970      9751     16743     13690     15259     20185     10847     10760     18750     18784     14790     14788 
dram[5]:     14588     14621      9484     10439      9970      7606     13743     13648     20329     20404     10677     14353     18748     18879     14823     14814 
dram[6]:     14676     18427      9634      7781      7219      7236     13702     13897     10766     10816     14320     14416     14637     18822     14714     21962 
dram[7]:      9654     16669      8436      8403      7211      9782     14163     13378     10795     11993     21411     14499     11254     11725     14445     14330 
dram[8]:     15942     16288     24403      6956      9851     22930     11781      6070     15781     16480     22726     22812     12621     22007     14395      9803 
dram[9]:     16301     15971      7642      7920     14613     13581      6114      5950     15987     15752     12956      9345     20246     20187      9640      9608 
dram[10]:     12090     12010     27655     15585      9966      9028      8080      5964     10154     13991     25637     25651     20178     20125     15076     15002 
dram[11]:     13673     13542     15621     15609      8169      7638      5947      5965     13744      8411     25552     25085     20076     17176     15512     15540 
average row accesses per activate:
dram[0]:  1.072136  1.066011  1.072122  1.075524  1.039563  1.046008  1.050071  1.052782  1.057971  1.059880  1.156507  1.152733  1.212069  1.235714  1.175987  1.188235 
dram[1]:  1.080966  1.076164  1.075209  1.065369  1.050546  1.050824  1.052557  1.037604  1.074581  1.057522  1.145188  1.142390  1.229537  1.204506  1.192630  1.191126 
dram[2]:  1.073343  1.068213  1.058985  1.044837  1.044444  1.058571  1.040845  1.046283  1.057185  1.069364  1.161450  1.144262  1.180887  1.181197  1.196181  1.183362 
dram[3]:  1.077778  1.070932  1.051318  1.049088  1.058824  1.059574  1.050704  1.058571  1.058074  1.062678  1.137763  1.139461  1.181049  1.184122  1.206780  1.207837 
dram[4]:  1.063889  1.064426  1.058156  1.057720  1.052925  1.054167  1.063401  1.059238  1.052707  1.055319  1.141270  1.142628  1.180000  1.188136  1.204392  1.215254 
dram[5]:  1.063380  1.070201  1.064880  1.055325  1.056338  1.051389  1.062589  1.061972  1.060781  1.056899  1.166397  1.147335  1.169435  1.203800  1.217538  1.198980 
dram[6]:  1.070922  1.060993  1.048276  1.047554  1.051389  1.033875  1.057263  1.057263  1.053824  1.043972  1.144201  1.157729  1.166667  1.183533  1.198618  1.197935 
dram[7]:  1.057503  1.069602  1.058091  1.055944  1.045267  1.046961  1.068436  1.063536  1.061046  1.057804  1.143084  1.119874  1.170320  1.170608  1.177365  1.170813 
dram[8]:  1.070621  1.072524  1.055477  1.055556  1.044755  1.047143  1.056944  1.051532  1.054208  1.061516  1.171667  1.160000  1.161398  1.146819  1.170248  1.165838 
dram[9]:  1.079498  1.071331  1.059490  1.054852  1.052709  1.059334  1.056022  1.061111  1.069767  1.070175  1.169130  1.145997  1.184615  1.176667  1.178082  1.186555 
dram[10]:  1.062415  1.070028  1.067511  1.069801  1.042614  1.046808  1.063291  1.064103  1.067153  1.058394  1.146226  1.146919  1.176277  1.162602  1.188119  1.179903 
dram[11]:  1.065369  1.060942  1.081395  1.085260  1.042614  1.040222  1.050633  1.057910  1.048159  1.053147  1.159236  1.165584  1.163097  1.191597  1.188312  1.204698 
average row locality = 141078/128503 = 1.097858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       758       759       773       769       762       773       734       738       730       708       702       717       703       692       715       707 
dram[1]:       761       763       772       766       769       765       741       745       705       716       702       698       691       695       712       698 
dram[2]:       761       783       772       769       752       741       739       746       720       739       705       698       692       691       689       697 
dram[3]:       776       770       758       748       756       747       746       741       746       745       702       719       698       701       712       709 
dram[4]:       766       760       746       733       756       759       738       751       737       742       719       713       708       701       713       717 
dram[5]:       755       747       755       763       750       757       747       754       731       741       722       732       704       697       722       705 
dram[6]:       755       748       760       771       757       763       757       757       742       734       730       734       707       690       694       696 
dram[7]:       754       753       765       755       762       758       765       770       728       730       719       710       694       693       697       706 
dram[8]:       758       769       742       741       747       733       761       755       737       740       703       696       698       703       708       703 
dram[9]:       774       781       748       750       719       732       754       764       734       731       712       730       693       706       688       706 
dram[10]:       783       764       759       751       734       738       756       747       730       724       729       726       714       715       720       728 
dram[11]:       766       766       744       751       734       750       747       749       739       752       728       718       706       709       732       718 
total dram reads = 141045
bank skew: 783/688 = 1.14
chip skew: 11818/11694 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         8         7         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         5         4         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        426       425       419       420       422       419       434       431       437       445       426       419       425       430       420       422
dram[1]:        424       424       419       422       421       422       432       430       456       450       426       427       430       429       420       427
dram[2]:        424       416       420       419       428       432       432       429       447       440       424       427       428       430       432       426
dram[3]:        418       422       425       429       427       428       429       432       436       437       425       419       427       427       421       422
dram[4]:        422       424       429       433       425       423       434       428       438       436       420       421       423       425       420       418
dram[5]:        427       430       425       424       428       424       429       426       439       438       417       414       426       428       418       424
dram[6]:        428       428       423       420       424       422       424       424       436       440       415       412       424       431       428       427
dram[7]:        426       427       424       426       423       424       422       420       443       441       418       423       429       429       427       423
dram[8]:        425       420       432       431       432       436       423       426       437       433       424       428       426       426       423       427
dram[9]:        419       416       428       428       440       435       427       422       456       432       421       414       430       425       430       423
dram[10]:        417       422       423       429       434       432       427       430       431       435       414       415       420       421       418       415
dram[11]:        423       423       430       426       434       428       429       429       429       425       415       421       425       423       415       419
maximum mf latency per bank:
dram[0]:        435       424       440       446       401       485       394       390       457       397       514       450       401       413       409       390
dram[1]:        473       434       437       406       483       398       402       413       431       479       406       421       397       394       404       402
dram[2]:        449       439       398       398       466       488       398       408       393       397       393       391       391       390       454       452
dram[3]:        437       513       447       396       443       393       455       396       396       396       389       442       467       461       392       386
dram[4]:        420       422       401       445       394       390       392       405       395       487       467       463       391       391       410       405
dram[5]:        425       431       464       451       450       390       416       470       395       503       443       442       437       412       457       409
dram[6]:        525       417       429       482       408       393       422       397       397       474       489       380       447       440       391       390
dram[7]:        410       424       490       474       392       485       394       392       438       390       392       437       394       447       398       390
dram[8]:        399       401       477       403       451       473       405       468       408       397       388       455       388       405       451       396
dram[9]:        415       412       396       395       389       439       393       447       453       400       392       393       468       453       431       392
dram[10]:        499       412       481       486       394       394       390       394       391       487       437       387       385       386       421       470
dram[11]:        501       420       441       402       394       486       468       486       391       450       460       460       392       431       452       394

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581832 n_act=10659 n_pre=10643 n_ref_event=0 n_req=11740 n_rd=11740 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02908
n_activity=750830 dram_eff=0.06254
bk0: 758a 1579295i bk1: 759a 1579202i bk2: 773a 1578659i bk3: 769a 1578889i bk4: 762a 1578050i bk5: 773a 1577538i bk6: 734a 1579184i bk7: 738a 1579231i bk8: 730a 1579729i bk9: 708a 1580787i bk10: 702a 1583962i bk11: 717a 1582917i bk12: 703a 1585261i bk13: 692a 1586322i bk14: 715a 1584203i bk15: 707a 1585075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092249
Row_Buffer_Locality_read = 0.092249
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249913
Bank_Level_Parallism_Col = 1.094144
Bank_Level_Parallism_Ready = 1.000422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080058 

BW Util details:
bwutil = 0.029081 
total_CMD = 1614785 
util_bw = 46960 
Wasted_Col = 224402 
Wasted_Row = 183145 
Idle = 1160278 

BW Util Bottlenecks: 
RCDc_limit = 244384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1651 
rwq = 0 
CCDLc_limit_alone = 1651 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1614785 
n_nop = 1581832 
Read = 11740 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10659 
n_pre = 10643 
n_ref = 0 
n_req = 11740 
total_req = 11740 

Dual Bus Interface Util: 
issued_total_row = 21302 
issued_total_col = 11740 
Row_Bus_Util =  0.013192 
CoL_Bus_Util = 0.007270 
Either_Row_CoL_Bus_Util = 0.020407 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002701 
queue_avg = 0.009773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00977344
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581963 n_act=10615 n_pre=10599 n_ref_event=0 n_req=11701 n_rd=11699 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.029
n_activity=746963 dram_eff=0.06269
bk0: 761a 1579473i bk1: 763a 1579005i bk2: 772a 1578956i bk3: 766a 1578368i bk4: 769a 1577831i bk5: 765a 1577910i bk6: 741a 1579190i bk7: 745a 1578429i bk8: 705a 1581393i bk9: 716a 1580065i bk10: 702a 1583393i bk11: 698a 1583533i bk12: 691a 1585992i bk13: 695a 1585644i bk14: 712a 1584545i bk15: 698a 1585419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092984
Row_Buffer_Locality_read = 0.092999
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.252345
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000254
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029000 
total_CMD = 1614785 
util_bw = 46828 
Wasted_Col = 223250 
Wasted_Row = 182728 
Idle = 1161979 

BW Util Bottlenecks: 
RCDc_limit = 243318 
RCDWRc_limit = 20 
WTRc_limit = 66 
RTWc_limit = 44 
CCDLc_limit = 1557 
rwq = 0 
CCDLc_limit_alone = 1557 
WTRc_limit_alone = 66 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 1614785 
n_nop = 1581963 
Read = 11699 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10615 
n_pre = 10599 
n_ref = 0 
n_req = 11701 
total_req = 11707 

Dual Bus Interface Util: 
issued_total_row = 21214 
issued_total_col = 11707 
Row_Bus_Util =  0.013137 
CoL_Bus_Util = 0.007250 
Either_Row_CoL_Bus_Util = 0.020326 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.003016 
queue_avg = 0.010477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0104769
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581804 n_act=10680 n_pre=10664 n_ref_event=0 n_req=11696 n_rd=11694 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02899
n_activity=752260 dram_eff=0.06222
bk0: 761a 1579068i bk1: 783a 1577946i bk2: 772a 1578295i bk3: 769a 1577772i bk4: 752a 1578507i bk5: 741a 1579303i bk6: 739a 1578958i bk7: 746a 1578315i bk8: 720a 1579891i bk9: 739a 1579478i bk10: 705a 1583963i bk11: 698a 1583542i bk12: 692a 1584984i bk13: 691a 1585373i bk14: 689a 1585437i bk15: 697a 1585166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087124
Row_Buffer_Locality_read = 0.087139
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.246839
Bank_Level_Parallism_Col = 1.091522
Bank_Level_Parallism_Ready = 1.000423
write_to_read_ratio_blp_rw_average = 0.000298
GrpLevelPara = 1.078359 

BW Util details:
bwutil = 0.028987 
total_CMD = 1614785 
util_bw = 46808 
Wasted_Col = 225646 
Wasted_Row = 184817 
Idle = 1157514 

BW Util Bottlenecks: 
RCDc_limit = 245115 
RCDWRc_limit = 24 
WTRc_limit = 51 
RTWc_limit = 36 
CCDLc_limit = 1566 
rwq = 0 
CCDLc_limit_alone = 1566 
WTRc_limit_alone = 51 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 1614785 
n_nop = 1581804 
Read = 11694 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10680 
n_pre = 10664 
n_ref = 0 
n_req = 11696 
total_req = 11702 

Dual Bus Interface Util: 
issued_total_row = 21344 
issued_total_col = 11702 
Row_Bus_Util =  0.013218 
CoL_Bus_Util = 0.007247 
Either_Row_CoL_Bus_Util = 0.020424 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001971 
queue_avg = 0.010279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0102788
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581654 n_act=10724 n_pre=10708 n_ref_event=0 n_req=11776 n_rd=11774 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02919
n_activity=751478 dram_eff=0.06271
bk0: 776a 1578718i bk1: 770a 1578315i bk2: 758a 1578370i bk3: 748a 1578898i bk4: 756a 1578511i bk5: 747a 1579211i bk6: 746a 1578706i bk7: 741a 1579240i bk8: 746a 1578953i bk9: 745a 1578914i bk10: 702a 1583392i bk11: 719a 1582755i bk12: 698a 1584334i bk13: 701a 1584573i bk14: 712a 1584746i bk15: 709a 1585463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089844
Row_Buffer_Locality_read = 0.089859
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.252010
Bank_Level_Parallism_Col = 1.094337
Bank_Level_Parallism_Ready = 1.000420
write_to_read_ratio_blp_rw_average = 0.000387
GrpLevelPara = 1.080357 

BW Util details:
bwutil = 0.029185 
total_CMD = 1614785 
util_bw = 47128 
Wasted_Col = 225662 
Wasted_Row = 185048 
Idle = 1156947 

BW Util Bottlenecks: 
RCDc_limit = 245811 
RCDWRc_limit = 24 
WTRc_limit = 7 
RTWc_limit = 47 
CCDLc_limit = 1646 
rwq = 0 
CCDLc_limit_alone = 1646 
WTRc_limit_alone = 7 
RTWc_limit_alone = 47 

Commands details: 
total_CMD = 1614785 
n_nop = 1581654 
Read = 11774 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10724 
n_pre = 10708 
n_ref = 0 
n_req = 11776 
total_req = 11782 

Dual Bus Interface Util: 
issued_total_row = 21432 
issued_total_col = 11782 
Row_Bus_Util =  0.013272 
CoL_Bus_Util = 0.007296 
Either_Row_CoL_Bus_Util = 0.020517 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.002505 
queue_avg = 0.010201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0102014
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581673 n_act=10710 n_pre=10694 n_ref_event=0 n_req=11763 n_rd=11759 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02917
n_activity=756851 dram_eff=0.06223
bk0: 766a 1578800i bk1: 760a 1578872i bk2: 746a 1579589i bk3: 733a 1580404i bk4: 756a 1578312i bk5: 759a 1578251i bk6: 738a 1579660i bk7: 751a 1578888i bk8: 737a 1578776i bk9: 742a 1578540i bk10: 719a 1582631i bk11: 713a 1583012i bk12: 708a 1584267i bk13: 701a 1585051i bk14: 713a 1585104i bk15: 717a 1585222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089858
Row_Buffer_Locality_read = 0.089889
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.242402
Bank_Level_Parallism_Col = 1.090118
Bank_Level_Parallism_Ready = 1.000589
write_to_read_ratio_blp_rw_average = 0.000606
GrpLevelPara = 1.077610 

BW Util details:
bwutil = 0.029168 
total_CMD = 1614785 
util_bw = 47100 
Wasted_Col = 226620 
Wasted_Row = 185851 
Idle = 1155214 

BW Util Bottlenecks: 
RCDc_limit = 245748 
RCDWRc_limit = 45 
WTRc_limit = 48 
RTWc_limit = 92 
CCDLc_limit = 1607 
rwq = 0 
CCDLc_limit_alone = 1605 
WTRc_limit_alone = 48 
RTWc_limit_alone = 90 

Commands details: 
total_CMD = 1614785 
n_nop = 1581673 
Read = 11759 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 10710 
n_pre = 10694 
n_ref = 0 
n_req = 11763 
total_req = 11775 

Dual Bus Interface Util: 
issued_total_row = 21404 
issued_total_col = 11775 
Row_Bus_Util =  0.013255 
CoL_Bus_Util = 0.007292 
Either_Row_CoL_Bus_Util = 0.020506 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.002023 
queue_avg = 0.009502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00950219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581695 n_act=10698 n_pre=10682 n_ref_event=0 n_req=11786 n_rd=11782 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02922
n_activity=755199 dram_eff=0.06249
bk0: 755a 1578977i bk1: 747a 1579554i bk2: 755a 1579377i bk3: 763a 1578474i bk4: 750a 1578993i bk5: 757a 1578440i bk6: 747a 1578876i bk7: 754a 1578985i bk8: 731a 1579602i bk9: 741a 1578651i bk10: 722a 1583345i bk11: 732a 1582522i bk12: 704a 1584031i bk13: 697a 1585252i bk14: 722a 1584972i bk15: 705a 1585574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092483
Row_Buffer_Locality_read = 0.092514
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.252310
Bank_Level_Parallism_Col = 1.094835
Bank_Level_Parallism_Ready = 1.001345
write_to_read_ratio_blp_rw_average = 0.000884
GrpLevelPara = 1.081595 

BW Util details:
bwutil = 0.029225 
total_CMD = 1614785 
util_bw = 47192 
Wasted_Col = 224918 
Wasted_Row = 183667 
Idle = 1159008 

BW Util Bottlenecks: 
RCDc_limit = 244948 
RCDWRc_limit = 43 
WTRc_limit = 22 
RTWc_limit = 123 
CCDLc_limit = 1601 
rwq = 0 
CCDLc_limit_alone = 1597 
WTRc_limit_alone = 22 
RTWc_limit_alone = 119 

Commands details: 
total_CMD = 1614785 
n_nop = 1581695 
Read = 11782 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 10698 
n_pre = 10682 
n_ref = 0 
n_req = 11786 
total_req = 11798 

Dual Bus Interface Util: 
issued_total_row = 21380 
issued_total_col = 11798 
Row_Bus_Util =  0.013240 
CoL_Bus_Util = 0.007306 
Either_Row_CoL_Bus_Util = 0.020492 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.002659 
queue_avg = 0.009469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00946875
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581480 n_act=10796 n_pre=10780 n_ref_event=0 n_req=11799 n_rd=11795 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02926
n_activity=757143 dram_eff=0.0624
bk0: 755a 1579322i bk1: 748a 1579406i bk2: 760a 1578535i bk3: 771a 1577886i bk4: 757a 1578616i bk5: 763a 1577330i bk6: 757a 1578433i bk7: 757a 1578560i bk8: 742a 1578816i bk9: 734a 1578689i bk10: 730a 1582062i bk11: 734a 1582465i bk12: 707a 1583644i bk13: 690a 1585189i bk14: 694a 1585370i bk15: 696a 1585577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085261
Row_Buffer_Locality_read = 0.085290
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.254756
Bank_Level_Parallism_Col = 1.097130
Bank_Level_Parallism_Ready = 1.000922
write_to_read_ratio_blp_rw_average = 0.000704
GrpLevelPara = 1.083849 

BW Util details:
bwutil = 0.029257 
total_CMD = 1614785 
util_bw = 47244 
Wasted_Col = 226526 
Wasted_Row = 185758 
Idle = 1155257 

BW Util Bottlenecks: 
RCDc_limit = 247271 
RCDWRc_limit = 44 
WTRc_limit = 38 
RTWc_limit = 92 
CCDLc_limit = 1543 
rwq = 0 
CCDLc_limit_alone = 1535 
WTRc_limit_alone = 38 
RTWc_limit_alone = 84 

Commands details: 
total_CMD = 1614785 
n_nop = 1581480 
Read = 11795 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 10796 
n_pre = 10780 
n_ref = 0 
n_req = 11799 
total_req = 11811 

Dual Bus Interface Util: 
issued_total_row = 21576 
issued_total_col = 11811 
Row_Bus_Util =  0.013362 
CoL_Bus_Util = 0.007314 
Either_Row_CoL_Bus_Util = 0.020625 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.002462 
queue_avg = 0.009292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00929226
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581545 n_act=10773 n_pre=10757 n_ref_event=0 n_req=11763 n_rd=11759 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02917
n_activity=748306 dram_eff=0.06294
bk0: 754a 1578968i bk1: 753a 1579694i bk2: 765a 1578551i bk3: 755a 1578704i bk4: 762a 1578246i bk5: 758a 1578305i bk6: 765a 1578604i bk7: 770a 1577860i bk8: 728a 1579650i bk9: 730a 1579371i bk10: 719a 1582754i bk11: 710a 1582406i bk12: 694a 1584329i bk13: 693a 1584468i bk14: 697a 1584836i bk15: 706a 1584723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084332
Row_Buffer_Locality_read = 0.084361
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.258274
Bank_Level_Parallism_Col = 1.099263
Bank_Level_Parallism_Ready = 1.000588
write_to_read_ratio_blp_rw_average = 0.000709
GrpLevelPara = 1.084320 

BW Util details:
bwutil = 0.029168 
total_CMD = 1614785 
util_bw = 47100 
Wasted_Col = 225325 
Wasted_Row = 184228 
Idle = 1158132 

BW Util Bottlenecks: 
RCDc_limit = 246411 
RCDWRc_limit = 44 
WTRc_limit = 46 
RTWc_limit = 80 
CCDLc_limit = 1669 
rwq = 0 
CCDLc_limit_alone = 1665 
WTRc_limit_alone = 46 
RTWc_limit_alone = 76 

Commands details: 
total_CMD = 1614785 
n_nop = 1581545 
Read = 11759 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 10773 
n_pre = 10757 
n_ref = 0 
n_req = 11763 
total_req = 11775 

Dual Bus Interface Util: 
issued_total_row = 21530 
issued_total_col = 11775 
Row_Bus_Util =  0.013333 
CoL_Bus_Util = 0.007292 
Either_Row_CoL_Bus_Util = 0.020585 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001955 
queue_avg = 0.009771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00977096
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581757 n_act=10708 n_pre=10692 n_ref_event=0 n_req=11698 n_rd=11694 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.029
n_activity=746984 dram_eff=0.0627
bk0: 758a 1579404i bk1: 769a 1578865i bk2: 742a 1579833i bk3: 741a 1579395i bk4: 747a 1578861i bk5: 733a 1579315i bk6: 761a 1578224i bk7: 755a 1578572i bk8: 737a 1579003i bk9: 740a 1579183i bk10: 703a 1584495i bk11: 696a 1584196i bk12: 698a 1584313i bk13: 703a 1583645i bk14: 708a 1584146i bk15: 703a 1584751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084886
Row_Buffer_Locality_read = 0.084915
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.260871
Bank_Level_Parallism_Col = 1.100674
Bank_Level_Parallism_Ready = 1.000338
write_to_read_ratio_blp_rw_average = 0.000731
GrpLevelPara = 1.084964 

BW Util details:
bwutil = 0.029004 
total_CMD = 1614785 
util_bw = 46836 
Wasted_Col = 223533 
Wasted_Row = 181632 
Idle = 1162784 

BW Util Bottlenecks: 
RCDc_limit = 244711 
RCDWRc_limit = 47 
WTRc_limit = 22 
RTWc_limit = 106 
CCDLc_limit = 1738 
rwq = 0 
CCDLc_limit_alone = 1734 
WTRc_limit_alone = 22 
RTWc_limit_alone = 102 

Commands details: 
total_CMD = 1614785 
n_nop = 1581757 
Read = 11694 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 10708 
n_pre = 10692 
n_ref = 0 
n_req = 11698 
total_req = 11709 

Dual Bus Interface Util: 
issued_total_row = 21400 
issued_total_col = 11709 
Row_Bus_Util =  0.013253 
CoL_Bus_Util = 0.007251 
Either_Row_CoL_Bus_Util = 0.020453 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.002452 
queue_avg = 0.009266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00926625
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581834 n_act=10659 n_pre=10643 n_ref_event=0 n_req=11725 n_rd=11722 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02906
n_activity=747410 dram_eff=0.06278
bk0: 774a 1578692i bk1: 781a 1578046i bk2: 748a 1579580i bk3: 750a 1579128i bk4: 719a 1580587i bk5: 732a 1579703i bk6: 754a 1578671i bk7: 764a 1578111i bk8: 734a 1579767i bk9: 731a 1579765i bk10: 712a 1583913i bk11: 730a 1582224i bk12: 693a 1584613i bk13: 706a 1584244i bk14: 688a 1585314i bk15: 706a 1584916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091429
Row_Buffer_Locality_read = 0.091452
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.255030
Bank_Level_Parallism_Col = 1.098452
Bank_Level_Parallism_Ready = 1.000591
write_to_read_ratio_blp_rw_average = 0.000267
GrpLevelPara = 1.082916 

BW Util details:
bwutil = 0.029059 
total_CMD = 1614785 
util_bw = 46924 
Wasted_Col = 223360 
Wasted_Row = 183150 
Idle = 1161351 

BW Util Bottlenecks: 
RCDc_limit = 244032 
RCDWRc_limit = 38 
WTRc_limit = 72 
RTWc_limit = 47 
CCDLc_limit = 1658 
rwq = 0 
CCDLc_limit_alone = 1654 
WTRc_limit_alone = 72 
RTWc_limit_alone = 43 

Commands details: 
total_CMD = 1614785 
n_nop = 1581834 
Read = 11722 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 10659 
n_pre = 10643 
n_ref = 0 
n_req = 11725 
total_req = 11731 

Dual Bus Interface Util: 
issued_total_row = 21302 
issued_total_col = 11731 
Row_Bus_Util =  0.013192 
CoL_Bus_Util = 0.007265 
Either_Row_CoL_Bus_Util = 0.020406 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.002489 
queue_avg = 0.009679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00967869
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581500 n_act=10773 n_pre=10757 n_ref_event=0 n_req=11820 n_rd=11818 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02929
n_activity=756948 dram_eff=0.06249
bk0: 783a 1577646i bk1: 764a 1578801i bk2: 759a 1579133i bk3: 751a 1579284i bk4: 734a 1579474i bk5: 738a 1579122i bk6: 756a 1578908i bk7: 747a 1578927i bk8: 730a 1579791i bk9: 724a 1579720i bk10: 729a 1582728i bk11: 726a 1582623i bk12: 714a 1584094i bk13: 715a 1583668i bk14: 720a 1584445i bk15: 728a 1584038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088832
Row_Buffer_Locality_read = 0.088848
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.248362
Bank_Level_Parallism_Col = 1.094006
Bank_Level_Parallism_Ready = 1.000587
write_to_read_ratio_blp_rw_average = 0.000316
GrpLevelPara = 1.081393 

BW Util details:
bwutil = 0.029294 
total_CMD = 1614785 
util_bw = 47304 
Wasted_Col = 226823 
Wasted_Row = 185643 
Idle = 1155015 

BW Util Bottlenecks: 
RCDc_limit = 247066 
RCDWRc_limit = 26 
WTRc_limit = 40 
RTWc_limit = 29 
CCDLc_limit = 1555 
rwq = 0 
CCDLc_limit_alone = 1549 
WTRc_limit_alone = 36 
RTWc_limit_alone = 27 

Commands details: 
total_CMD = 1614785 
n_nop = 1581500 
Read = 11818 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10773 
n_pre = 10757 
n_ref = 0 
n_req = 11820 
total_req = 11826 

Dual Bus Interface Util: 
issued_total_row = 21530 
issued_total_col = 11826 
Row_Bus_Util =  0.013333 
CoL_Bus_Util = 0.007324 
Either_Row_CoL_Bus_Util = 0.020613 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.002133 
queue_avg = 0.010081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0100806
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1614785 n_nop=1581578 n_act=10747 n_pre=10731 n_ref_event=0 n_req=11811 n_rd=11809 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02927
n_activity=761144 dram_eff=0.0621
bk0: 766a 1579007i bk1: 766a 1578586i bk2: 744a 1580352i bk3: 751a 1580037i bk4: 734a 1579211i bk5: 750a 1578422i bk6: 747a 1579174i bk7: 749a 1578691i bk8: 739a 1578953i bk9: 752a 1578105i bk10: 728a 1582915i bk11: 718a 1583234i bk12: 706a 1583901i bk13: 709a 1584519i bk14: 732a 1583581i bk15: 718a 1584853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090340
Row_Buffer_Locality_read = 0.090355
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245311
Bank_Level_Parallism_Col = 1.094175
Bank_Level_Parallism_Ready = 1.000754
write_to_read_ratio_blp_rw_average = 0.000289
GrpLevelPara = 1.082146 

BW Util details:
bwutil = 0.029272 
total_CMD = 1614785 
util_bw = 47268 
Wasted_Col = 226419 
Wasted_Row = 186400 
Idle = 1154698 

BW Util Bottlenecks: 
RCDc_limit = 246327 
RCDWRc_limit = 23 
WTRc_limit = 48 
RTWc_limit = 36 
CCDLc_limit = 1560 
rwq = 0 
CCDLc_limit_alone = 1556 
WTRc_limit_alone = 48 
RTWc_limit_alone = 32 

Commands details: 
total_CMD = 1614785 
n_nop = 1581578 
Read = 11809 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10747 
n_pre = 10731 
n_ref = 0 
n_req = 11811 
total_req = 11817 

Dual Bus Interface Util: 
issued_total_row = 21478 
issued_total_col = 11817 
Row_Bus_Util =  0.013301 
CoL_Bus_Util = 0.007318 
Either_Row_CoL_Bus_Util = 0.020564 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.002650 
queue_avg = 0.010437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0104373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7539, Miss = 5877, Miss_rate = 0.780, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 7527, Miss = 5863, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7569, Miss = 5853, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7568, Miss = 5846, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7564, Miss = 5830, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7557, Miss = 5864, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7558, Miss = 5894, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7568, Miss = 5880, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7566, Miss = 5883, Miss_rate = 0.778, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 7552, Miss = 5876, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7567, Miss = 5886, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7577, Miss = 5896, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 7562, Miss = 5902, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7558, Miss = 5893, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7570, Miss = 5884, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7555, Miss = 5875, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7561, Miss = 5854, Miss_rate = 0.774, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 7553, Miss = 5840, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7607, Miss = 5822, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7531, Miss = 5900, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7530, Miss = 5925, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7535, Miss = 5893, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7536, Miss = 5896, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7544, Miss = 5913, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 181354
L2_total_cache_misses = 141045
L2_total_cache_miss_rate = 0.7777
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39893
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35950
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 105095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 412
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=181354
icnt_total_pkts_simt_to_mem=181354
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 181354
Req_Network_cycles = 629678
Req_Network_injected_packets_per_cycle =       0.2880 
Req_Network_conflicts_per_cycle =       0.0018
Req_Network_conflicts_per_cycle_util =       0.0070
Req_Bank_Level_Parallism =       1.1308
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0120

Reply_Network_injected_packets_num = 181354
Reply_Network_cycles = 629678
Reply_Network_injected_packets_per_cycle =        0.2880
Reply_Network_conflicts_per_cycle =        0.0270
Reply_Network_conflicts_per_cycle_util =       0.1070
Reply_Bank_Level_Parallism =       1.1394
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0013
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0096
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 17 sec (1037 sec)
gpgpu_simulation_rate = 19346 (inst/sec)
gpgpu_simulation_rate = 607 (cycle/sec)
gpgpu_silicon_slowdown = 2248764x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc5771d94c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5771d940..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5771d938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5771d930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5771d928..

GPGPU-Sim PTX: cudaLaunch for 0x0x556623005c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 536491
gpu_sim_insn = 10049598
gpu_ipc =      18.7321
gpu_tot_sim_cycle = 1166169
gpu_tot_sim_insn = 30111806
gpu_tot_ipc =      25.8211
gpu_tot_issued_cta = 15
gpu_occupancy = 24.4078% 
gpu_tot_occupancy = 24.4077% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3372
partiton_level_parallism_total  =       0.3107
partiton_level_parallism_util =       1.1447
partiton_level_parallism_util_total  =       1.1377
L2_BW  =      14.7310 GB/Sec
L2_BW_total  =      13.5697 GB/Sec
gpu_total_sim_rate=16016

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 379911, Miss = 36701, Miss_rate = 0.097, Pending_hits = 96, Reservation_fails = 356
	L1D_cache_core[1]: Access = 376027, Miss = 36476, Miss_rate = 0.097, Pending_hits = 81, Reservation_fails = 373
	L1D_cache_core[2]: Access = 377870, Miss = 36076, Miss_rate = 0.095, Pending_hits = 85, Reservation_fails = 367
	L1D_cache_core[3]: Access = 381949, Miss = 36271, Miss_rate = 0.095, Pending_hits = 86, Reservation_fails = 352
	L1D_cache_core[4]: Access = 367321, Miss = 35260, Miss_rate = 0.096, Pending_hits = 91, Reservation_fails = 363
	L1D_cache_core[5]: Access = 55, Miss = 32, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 53, Miss = 33, Miss_rate = 0.623, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[7]: Access = 47, Miss = 33, Miss_rate = 0.702, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[8]: Access = 52, Miss = 33, Miss_rate = 0.635, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[9]: Access = 56, Miss = 32, Miss_rate = 0.571, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[10]: Access = 343172, Miss = 36724, Miss_rate = 0.107, Pending_hits = 95, Reservation_fails = 351
	L1D_cache_core[11]: Access = 339469, Miss = 36507, Miss_rate = 0.108, Pending_hits = 92, Reservation_fails = 344
	L1D_cache_core[12]: Access = 341717, Miss = 36107, Miss_rate = 0.106, Pending_hits = 97, Reservation_fails = 226
	L1D_cache_core[13]: Access = 345587, Miss = 36302, Miss_rate = 0.105, Pending_hits = 89, Reservation_fails = 341
	L1D_cache_core[14]: Access = 331970, Miss = 35290, Miss_rate = 0.106, Pending_hits = 122, Reservation_fails = 337
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3585256
	L1D_total_cache_misses = 361877
	L1D_total_cache_miss_rate = 0.1009
	L1D_total_cache_pending_hits = 962
	L1D_total_cache_reservation_fails = 3501
	L1D_cache_data_port_util = 0.575
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3222010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 269498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 962
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 69
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 412

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3432
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 69
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
17384, 17442, 17862, 16962, 17622, 17562, 17142, 17682, 
gpgpu_n_tot_thrd_icount = 32654432
gpgpu_n_tot_w_icount = 1020451
gpgpu_n_stall_shd_mem = 1320426
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 361872
gpgpu_n_mem_write_global = 412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7150321
gpgpu_n_store_insn = 2665
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1156522
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 163904
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:609	W0_Idle:247039	W0_Scoreboard:21160225	W1:2953	W2:2302	W3:1968	W4:2201	W5:1385	W6:1418	W7:1383	W8:3360	W9:1626	W10:830	W11:922	W12:1180	W13:828	W14:998	W15:1736	W16:4389	W17:1612	W18:1408	W19:816	W20:1704	W21:1314	W22:1264	W23:1414	W24:26836	W25:2600	W26:1760	W27:1784	W28:1112	W29:2488	W30:3352	W31:12216	W32:929292
single_issue_nums: WS0:255336	WS1:253845	WS2:256552	WS3:254718	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2894976 {8:361872,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16480 {40:412,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14474880 {40:361872,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3296 {8:412,}
maxmflatency = 525 
max_icnt2mem_latency = 180 
maxmrqlatency = 68 
max_icnt2sh_latency = 33 
averagemflatency = 346 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:307490 	714 	1421 	3129 	7064 	180 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41470 	320811 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	360898 	1254 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	359240 	2419 	414 	206 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16         5         5         3         3         4         4         3         5         6         9         6         6         6         5 
dram[1]:        16        17         8         9         3         5         4         4         8         5         5         4         6         6         5         5 
dram[2]:        16        16         6         3         4         6         4         5         4         4         4         4         6         6         8         5 
dram[3]:        16        16         3         3         5         3         5         5         4         4         4         6        12         8         5         5 
dram[4]:        13        12         6         4         2         4         5         4         4         4         4         5         5         5         6        10 
dram[5]:        12        12         4         4         4         4         4         7         4         4         7         9         5         8        18         7 
dram[6]:        12        12         4         3         3         3         7         5         4         4         9         9         7         6         8         5 
dram[7]:        12        12         9        11         8         3         4         4         7         4         9         9         6         5         5         5 
dram[8]:        14        12         4         3         4         4         4         5         5         5         8         9         5         6        12         6 
dram[9]:        13        12         4         4         5         5         4         4         5         4         4         4         7         8         6         6 
dram[10]:        12        12         6         8         3         3         4         4         4         4         6         8         8         8         6         6 
dram[11]:        12        12         8         8         2         3         3         3         4         4         9         6         8         8         6         6 
maximum service time to same row:
dram[0]:      9380      9360     15536      8828      5969      8111      8658     17897     11501     11594     13905     14717     26038     25995     14024     19087 
dram[1]:      9305      8777     12271      8948      6043      7796     18965     18834     13127     11726     31876     16912     26357     26083     16107     15615 
dram[2]:      7616     11508     16914      9015      8348     21166     18733     14484      7732      8218     19890     20361     26185     31933     15549     14673 
dram[3]:     20519     14499     11601     16209      8938     10188     17821     17344      8261     14878     21223     10819     23367     22354     14715     19971 
dram[4]:     14513     14536      7607      9482      5970     10883     16743     13690     15259     20185     10847     10760     18750     18784     14790     14788 
dram[5]:     14588     14621      9484     13810     20727      7606     13743     13648     20329     20404     10677     14353     18748     18879     14823     14814 
dram[6]:     14676     18427      9634      7781      7219      7236     13702     13897     10766     10816     14320     14416     14637     18822     14714     21962 
dram[7]:     11760     16669      8436      8403      7633      9782     14163     13378     10795     11993     21411     14499     11254     11725     14445     14330 
dram[8]:     15942     16288     24403      6956      9851     22930     11781      6070     15781     16480     22726     22812     12621     22007     14395      9803 
dram[9]:     16301     15971      7642      7920     14613     13581      6114      5950     15987     15752     12956      9345     20246     20187      9640      9608 
dram[10]:     12090     12010     27655     15585      9966     14979      8080      5964     10154     13991     25637     25651     20178     20125     15076     15002 
dram[11]:     13673     13542     15621     15609      8267      7638      5947      5965     13744      8411     25552     25085     20076     17176     15512     15540 
average row accesses per activate:
dram[0]:  1.059186  1.054601  1.055420  1.053626  1.042373  1.041466  1.045034  1.046211  1.051363  1.055591  1.121403  1.117810  1.174871  1.176296  1.147436  1.152408 
dram[1]:  1.061690  1.059004  1.055454  1.055012  1.049150  1.051188  1.048705  1.034587  1.061889  1.051216  1.119048  1.113129  1.176427  1.164714  1.153515  1.152567 
dram[2]:  1.057775  1.059574  1.050333  1.041566  1.043266  1.046125  1.037241  1.046626  1.051757  1.054465  1.120364  1.113129  1.152395  1.145022  1.154406  1.157704 
dram[3]:  1.061125  1.060086  1.045648  1.038929  1.048900  1.050462  1.042787  1.051948  1.048125  1.052103  1.107415  1.113793  1.145938  1.153069  1.167756  1.164732 
dram[4]:  1.052439  1.052632  1.047268  1.041846  1.045704  1.050733  1.054004  1.045843  1.043805  1.043018  1.116102  1.108127  1.148175  1.152237  1.169331  1.168841 
dram[5]:  1.049572  1.057621  1.045094  1.042978  1.052308  1.050796  1.049816  1.050889  1.049937  1.047589  1.123611  1.118132  1.150252  1.165326  1.171615  1.157628 
dram[6]:  1.054087  1.048496  1.040532  1.045290  1.044404  1.036703  1.047590  1.046951  1.049561  1.035448  1.115226  1.124138  1.155732  1.157664  1.158048  1.149459 
dram[7]:  1.043849  1.050920  1.055046  1.054736  1.048721  1.045012  1.047359  1.050395  1.056652  1.047919  1.121528  1.111419  1.149675  1.150615  1.140301  1.132155 
dram[8]:  1.053988  1.050425  1.048675  1.046125  1.045956  1.045707  1.048751  1.048288  1.046424  1.054259  1.121318  1.129078  1.144293  1.142143  1.136782  1.129237 
dram[9]:  1.054744  1.053236  1.049785  1.052308  1.041563  1.054863  1.050245  1.051219  1.054603  1.062219  1.133192  1.113699  1.153121  1.155844  1.135484  1.133758 
dram[10]:  1.050633  1.054434  1.057196  1.056825  1.045034  1.041718  1.052115  1.049816  1.057508  1.046984  1.120690  1.118621  1.151645  1.144989  1.138028  1.128561 
dram[11]:  1.052439  1.052439  1.062344  1.063393  1.036086  1.040146  1.047239  1.045900  1.043915  1.052698  1.121547  1.127095  1.146743  1.164732  1.128988  1.143059 
average row locality = 319999/296091 = 1.080745
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1718      1719      1733      1729      1722      1733      1694      1698      1658      1633      1598      1613      1599      1588      1611      1603 
dram[1]:      1721      1723      1732      1726      1729      1725      1701      1705      1629      1640      1598      1594      1587      1591      1608      1594 
dram[2]:      1721      1743      1732      1729      1712      1701      1699      1706      1644      1663      1601      1594      1588      1587      1585      1593 
dram[3]:      1736      1729      1718      1708      1716      1707      1706      1701      1674      1673      1598      1615      1594      1597      1608      1605 
dram[4]:      1726      1720      1706      1693      1716      1719      1698      1711      1665      1670      1615      1609      1604      1597      1609      1613 
dram[5]:      1715      1707      1715      1723      1710      1717      1707      1714      1659      1669      1618      1628      1600      1593      1618      1601 
dram[6]:      1715      1708      1720      1731      1717      1723      1717      1717      1670      1662      1626      1630      1603      1586      1590      1592 
dram[7]:      1714      1713      1725      1715      1722      1718      1725      1730      1656      1658      1615      1606      1590      1589      1593      1602 
dram[8]:      1718      1729      1702      1701      1707      1693      1721      1715      1665      1667      1599      1592      1594      1599      1604      1599 
dram[9]:      1734      1741      1708      1710      1679      1692      1714      1724      1658      1655      1608      1626      1589      1602      1584      1602 
dram[10]:      1743      1724      1719      1711      1694      1698      1716      1707      1654      1648      1625      1622      1610      1611      1616      1624 
dram[11]:      1726      1726      1704      1711      1694      1710      1707      1709      1663      1676      1624      1614      1602      1605      1628      1614 
total dram reads = 319944
bank skew: 1743/1584 = 1.10
chip skew: 26722/26598 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         4         6         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         5         5         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        11        11         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         9         9         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         8        12         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        10        10         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        13        10         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         9        10         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         7         4         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         7         0         0         0         0         0         0 
total dram writes = 172
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        391       391       387       388       389       388       393       392       399       402       390       387       390       392       388       388
dram[1]:        390       390       388       389       389       389       393       392       409       407       390       391       391       391       387       391
dram[2]:        390       387       389       387       391       393       393       392       406       404       389       390       390       392       393       389
dram[3]:        388       389       390       392       391       391       392       393       399       400       390       387       390       391       387       388
dram[4]:        389       390       392       393       390       389       394       391       402       402       389       388       388       389       387       386
dram[5]:        392       392       390       391       391       389       392       390       402       402       387       386       390       391       387       390
dram[6]:        392       391       389       388       389       389       390       389       401       404       386       384       389       392       390       390
dram[7]:        390       391       390       391       389       389       389       388       403       403       387       389       391       391       390       389
dram[8]:        391       388       394       392       394       395       389       391       401       399       389       390       389       390       389       391
dram[9]:        388       387       391       391       396       394       391       389       407       397       388       385       392       390       391       388
dram[10]:        388       389       389       392       393       392       391       393       396       398       385       386       387       388       387       386
dram[11]:        390       390       392       390       393       391       392       392       395       394       385       389       390       389       387       387
maximum mf latency per bank:
dram[0]:        435       431       440       446       401       485       402       408       457       418       514       450       401       421       409       394
dram[1]:        473       443       437       406       483       425       402       416       431       479       406       421       445       394       423       418
dram[2]:        449       439       406       398       466       488       398       417       399       397       393       396       400       391       454       452
dram[3]:        437       513       447       396       443       398       455       396       408       396       397       442       467       461       392       426
dram[4]:        420       422       411       445       404       394       396       405       395       487       467       463       416       434       410       428
dram[5]:        425       431       464       451       450       390       416       470       407       503       443       442       437       412       457       409
dram[6]:        525       417       429       482       410       393       422       408       404       474       489       444       447       440       398       390
dram[7]:        410       424       490       474       392       485       400       394       438       407       394       437       397       447       398       392
dram[8]:        407       412       477       403       451       473       405       468       408       397       391       456       399       415       451       396
dram[9]:        440       430       448       401       399       439       393       447       453       400       392       393       468       453       431       392
dram[10]:        499       436       481       486       394       394       408       394       395       487       437       394       394       394       421       470
dram[11]:        501       435       441       404       395       486       468       486       412       450       460       460       428       431       452       400

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2915001 n_act=24595 n_pre=24579 n_ref_event=0 n_req=26649 n_rd=26649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03564
n_activity=1617207 dram_eff=0.06591
bk0: 1718a 2909005i bk1: 1719a 2908710i bk2: 1733a 2907890i bk3: 1729a 2907668i bk4: 1722a 2906782i bk5: 1733a 2905781i bk6: 1694a 2907701i bk7: 1698a 2907428i bk8: 1658a 2909584i bk9: 1633a 2911040i bk10: 1598a 2917921i bk11: 1613a 2916561i bk12: 1599a 2920864i bk13: 1588a 2921279i bk14: 1611a 2919621i bk15: 1603a 2920544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077151
Row_Buffer_Locality_read = 0.077151
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290790
Bank_Level_Parallism_Col = 1.106336
Bank_Level_Parallism_Ready = 1.000482
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090251 

BW Util details:
bwutil = 0.035644 
total_CMD = 2990597 
util_bw = 106596 
Wasted_Col = 509120 
Wasted_Row = 403348 
Idle = 1971533 

BW Util Bottlenecks: 
RCDc_limit = 560731 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4037 
rwq = 0 
CCDLc_limit_alone = 4037 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2990597 
n_nop = 2915001 
Read = 26649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24595 
n_pre = 24579 
n_ref = 0 
n_req = 26649 
total_req = 26649 

Dual Bus Interface Util: 
issued_total_row = 49174 
issued_total_col = 26649 
Row_Bus_Util =  0.016443 
CoL_Bus_Util = 0.008911 
Either_Row_CoL_Bus_Util = 0.025278 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.003003 
queue_avg = 0.013557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0135575
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2915192 n_act=24535 n_pre=24519 n_ref_event=0 n_req=26606 n_rd=26603 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.0356
n_activity=1609459 dram_eff=0.06614
bk0: 1721a 2908821i bk1: 1723a 2908157i bk2: 1732a 2908158i bk3: 1726a 2907062i bk4: 1729a 2906894i bk5: 1725a 2907043i bk6: 1701a 2908188i bk7: 1705a 2907021i bk8: 1629a 2911992i bk9: 1640a 2910035i bk10: 1598a 2917227i bk11: 1594a 2916809i bk12: 1587a 2921281i bk13: 1591a 2921283i bk14: 1608a 2919453i bk15: 1594a 2920572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077915
Row_Buffer_Locality_read = 0.077924
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.294045
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000372
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035596 
total_CMD = 2990597 
util_bw = 106452 
Wasted_Col = 507740 
Wasted_Row = 401050 
Idle = 1975355 

BW Util Bottlenecks: 
RCDc_limit = 559330 
RCDWRc_limit = 32 
WTRc_limit = 86 
RTWc_limit = 62 
CCDLc_limit = 3877 
rwq = 0 
CCDLc_limit_alone = 3877 
WTRc_limit_alone = 86 
RTWc_limit_alone = 62 

Commands details: 
total_CMD = 2990597 
n_nop = 2915192 
Read = 26603 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 24535 
n_pre = 24519 
n_ref = 0 
n_req = 26606 
total_req = 26613 

Dual Bus Interface Util: 
issued_total_row = 49054 
issued_total_col = 26613 
Row_Bus_Util =  0.016403 
CoL_Bus_Util = 0.008899 
Either_Row_CoL_Bus_Util = 0.025214 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.003475 
queue_avg = 0.014081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0140808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2914965 n_act=24637 n_pre=24621 n_ref_event=0 n_req=26602 n_rd=26598 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.03559
n_activity=1614045 dram_eff=0.06594
bk0: 1721a 2908418i bk1: 1743a 2907458i bk2: 1732a 2907557i bk3: 1729a 2906333i bk4: 1712a 2907047i bk5: 1701a 2907622i bk6: 1699a 2907499i bk7: 1706a 2907165i bk8: 1644a 2910062i bk9: 1663a 2909709i bk10: 1601a 2917714i bk11: 1594a 2916709i bk12: 1588a 2919784i bk13: 1587a 2919919i bk14: 1585a 2920701i bk15: 1593a 2920973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073979
Row_Buffer_Locality_read = 0.073991
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.293918
Bank_Level_Parallism_Col = 1.105690
Bank_Level_Parallism_Ready = 1.000483
write_to_read_ratio_blp_rw_average = 0.000215
GrpLevelPara = 1.090444 

BW Util details:
bwutil = 0.035589 
total_CMD = 2990597 
util_bw = 106432 
Wasted_Col = 510432 
Wasted_Row = 402485 
Idle = 1971248 

BW Util Bottlenecks: 
RCDc_limit = 561693 
RCDWRc_limit = 45 
WTRc_limit = 69 
RTWc_limit = 81 
CCDLc_limit = 3854 
rwq = 0 
CCDLc_limit_alone = 3854 
WTRc_limit_alone = 69 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 2990597 
n_nop = 2914965 
Read = 26598 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 24637 
n_pre = 24621 
n_ref = 0 
n_req = 26602 
total_req = 26608 

Dual Bus Interface Util: 
issued_total_row = 49258 
issued_total_col = 26608 
Row_Bus_Util =  0.016471 
CoL_Bus_Util = 0.008897 
Either_Row_CoL_Bus_Util = 0.025290 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.003094 
queue_avg = 0.013561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0135608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2914754 n_act=24691 n_pre=24675 n_ref_event=0 n_req=26691 n_rd=26685 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.03572
n_activity=1616098 dram_eff=0.0661
bk0: 1736a 2907949i bk1: 1729a 2907964i bk2: 1718a 2907226i bk3: 1708a 2907057i bk4: 1716a 2907281i bk5: 1707a 2907681i bk6: 1706a 2907299i bk7: 1701a 2907725i bk8: 1674a 2908459i bk9: 1673a 2908450i bk10: 1598a 2916624i bk11: 1615a 2916405i bk12: 1594a 2918670i bk13: 1597a 2919590i bk14: 1608a 2920456i bk15: 1605a 2921119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075156
Row_Buffer_Locality_read = 0.075173
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.299690
Bank_Level_Parallism_Col = 1.109392
Bank_Level_Parallism_Ready = 1.000444
write_to_read_ratio_blp_rw_average = 0.000454
GrpLevelPara = 1.092957 

BW Util details:
bwutil = 0.035721 
total_CMD = 2990597 
util_bw = 106828 
Wasted_Col = 509091 
Wasted_Row = 402775 
Idle = 1971903 

BW Util Bottlenecks: 
RCDc_limit = 562099 
RCDWRc_limit = 72 
WTRc_limit = 66 
RTWc_limit = 134 
CCDLc_limit = 4133 
rwq = 0 
CCDLc_limit_alone = 4123 
WTRc_limit_alone = 60 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 2990597 
n_nop = 2914754 
Read = 26685 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 24691 
n_pre = 24675 
n_ref = 0 
n_req = 26691 
total_req = 26707 

Dual Bus Interface Util: 
issued_total_row = 49366 
issued_total_col = 26707 
Row_Bus_Util =  0.016507 
CoL_Bus_Util = 0.008930 
Either_Row_CoL_Bus_Util = 0.025360 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003033 
queue_avg = 0.013373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0133729
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2914748 n_act=24696 n_pre=24680 n_ref_event=0 n_req=26677 n_rd=26671 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.0357
n_activity=1616862 dram_eff=0.06603
bk0: 1726a 2907990i bk1: 1720a 2908477i bk2: 1706a 2907770i bk3: 1693a 2908210i bk4: 1716a 2907226i bk5: 1719a 2906842i bk6: 1698a 2908488i bk7: 1711a 2907500i bk8: 1665a 2908594i bk9: 1670a 2907915i bk10: 1615a 2916144i bk11: 1609a 2915994i bk12: 1604a 2918969i bk13: 1597a 2920221i bk14: 1609a 2920734i bk15: 1613a 2921173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074409
Row_Buffer_Locality_read = 0.074425
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.296837
Bank_Level_Parallism_Col = 1.107595
Bank_Level_Parallism_Ready = 1.000517
write_to_read_ratio_blp_rw_average = 0.000371
GrpLevelPara = 1.091972 

BW Util details:
bwutil = 0.035697 
total_CMD = 2990597 
util_bw = 106756 
Wasted_Col = 510532 
Wasted_Row = 402014 
Idle = 1971295 

BW Util Bottlenecks: 
RCDc_limit = 562480 
RCDWRc_limit = 65 
WTRc_limit = 48 
RTWc_limit = 136 
CCDLc_limit = 4053 
rwq = 0 
CCDLc_limit_alone = 4047 
WTRc_limit_alone = 48 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 2990597 
n_nop = 2914748 
Read = 26671 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 24696 
n_pre = 24680 
n_ref = 0 
n_req = 26677 
total_req = 26689 

Dual Bus Interface Util: 
issued_total_row = 49376 
issued_total_col = 26689 
Row_Bus_Util =  0.016510 
CoL_Bus_Util = 0.008924 
Either_Row_CoL_Bus_Util = 0.025362 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002848 
queue_avg = 0.012953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0129526
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2914817 n_act=24656 n_pre=24640 n_ref_event=0 n_req=26700 n_rd=26694 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.03573
n_activity=1617669 dram_eff=0.06606
bk0: 1715a 2908302i bk1: 1707a 2908717i bk2: 1715a 2907535i bk3: 1723a 2906935i bk4: 1710a 2908188i bk5: 1717a 2907706i bk6: 1707a 2907796i bk7: 1714a 2907581i bk8: 1659a 2909936i bk9: 1669a 2908452i bk10: 1618a 2916734i bk11: 1628a 2915974i bk12: 1600a 2919306i bk13: 1593a 2920573i bk14: 1618a 2920878i bk15: 1601a 2921070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076629
Row_Buffer_Locality_read = 0.076646
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.296872
Bank_Level_Parallism_Col = 1.107947
Bank_Level_Parallism_Ready = 1.000850
write_to_read_ratio_blp_rw_average = 0.000491
GrpLevelPara = 1.091656 

BW Util details:
bwutil = 0.035731 
total_CMD = 2990597 
util_bw = 106856 
Wasted_Col = 509154 
Wasted_Row = 400529 
Idle = 1974058 

BW Util Bottlenecks: 
RCDc_limit = 561300 
RCDWRc_limit = 70 
WTRc_limit = 45 
RTWc_limit = 141 
CCDLc_limit = 4009 
rwq = 0 
CCDLc_limit_alone = 4003 
WTRc_limit_alone = 45 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 2990597 
n_nop = 2914817 
Read = 26694 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 24656 
n_pre = 24640 
n_ref = 0 
n_req = 26700 
total_req = 26714 

Dual Bus Interface Util: 
issued_total_row = 49296 
issued_total_col = 26714 
Row_Bus_Util =  0.016484 
CoL_Bus_Util = 0.008933 
Either_Row_CoL_Bus_Util = 0.025339 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003035 
queue_avg = 0.012196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0121959
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2914566 n_act=24778 n_pre=24762 n_ref_event=0 n_req=26713 n_rd=26707 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.03575
n_activity=1613786 dram_eff=0.06625
bk0: 1715a 2908418i bk1: 1708a 2908574i bk2: 1720a 2907200i bk3: 1731a 2906824i bk4: 1717a 2907331i bk5: 1723a 2905685i bk6: 1717a 2907131i bk7: 1717a 2906968i bk8: 1670a 2908804i bk9: 1662a 2907934i bk10: 1626a 2915543i bk11: 1630a 2916369i bk12: 1603a 2919590i bk13: 1586a 2920994i bk14: 1590a 2920711i bk15: 1592a 2920702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072549
Row_Buffer_Locality_read = 0.072565
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.302898
Bank_Level_Parallism_Col = 1.111288
Bank_Level_Parallism_Ready = 1.000739
write_to_read_ratio_blp_rw_average = 0.000417
GrpLevelPara = 1.094904 

BW Util details:
bwutil = 0.035748 
total_CMD = 2990597 
util_bw = 106908 
Wasted_Col = 509632 
Wasted_Row = 400519 
Idle = 1973538 

BW Util Bottlenecks: 
RCDc_limit = 563654 
RCDWRc_limit = 67 
WTRc_limit = 58 
RTWc_limit = 139 
CCDLc_limit = 3992 
rwq = 0 
CCDLc_limit_alone = 3980 
WTRc_limit_alone = 58 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 2990597 
n_nop = 2914566 
Read = 26707 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 24778 
n_pre = 24762 
n_ref = 0 
n_req = 26713 
total_req = 26727 

Dual Bus Interface Util: 
issued_total_row = 49540 
issued_total_col = 26727 
Row_Bus_Util =  0.016565 
CoL_Bus_Util = 0.008937 
Either_Row_CoL_Bus_Util = 0.025423 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.003104 
queue_avg = 0.012109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0121086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2914669 n_act=24733 n_pre=24717 n_ref_event=0 n_req=26679 n_rd=26671 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.0357
n_activity=1606696 dram_eff=0.06646
bk0: 1714a 2907820i bk1: 1713a 2908429i bk2: 1725a 2908078i bk3: 1715a 2907835i bk4: 1722a 2907670i bk5: 1718a 2906773i bk6: 1725a 2906600i bk7: 1730a 2906171i bk8: 1656a 2909804i bk9: 1658a 2908627i bk10: 1615a 2917084i bk11: 1606a 2916260i bk12: 1590a 2919663i bk13: 1589a 2919883i bk14: 1593a 2919850i bk15: 1602a 2919237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073016
Row_Buffer_Locality_read = 0.073038
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.304110
Bank_Level_Parallism_Col = 1.111906
Bank_Level_Parallism_Ready = 1.000555
write_to_read_ratio_blp_rw_average = 0.000547
GrpLevelPara = 1.095273 

BW Util details:
bwutil = 0.035704 
total_CMD = 2990597 
util_bw = 106776 
Wasted_Col = 508344 
Wasted_Row = 399933 
Idle = 1975544 

BW Util Bottlenecks: 
RCDc_limit = 562316 
RCDWRc_limit = 90 
WTRc_limit = 64 
RTWc_limit = 163 
CCDLc_limit = 4143 
rwq = 0 
CCDLc_limit_alone = 4133 
WTRc_limit_alone = 62 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 2990597 
n_nop = 2914669 
Read = 26671 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 24733 
n_pre = 24717 
n_ref = 0 
n_req = 26679 
total_req = 26694 

Dual Bus Interface Util: 
issued_total_row = 49450 
issued_total_col = 26694 
Row_Bus_Util =  0.016535 
CoL_Bus_Util = 0.008926 
Either_Row_CoL_Bus_Util = 0.025389 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002845 
queue_avg = 0.012710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0127098
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2914820 n_act=24691 n_pre=24675 n_ref_event=0 n_req=26612 n_rd=26605 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.03561
n_activity=1607190 dram_eff=0.06626
bk0: 1718a 2908369i bk1: 1729a 2907328i bk2: 1702a 2909219i bk3: 1701a 2908225i bk4: 1707a 2908243i bk5: 1693a 2908130i bk6: 1721a 2906769i bk7: 1715a 2907051i bk8: 1665a 2909004i bk9: 1667a 2909317i bk10: 1599a 2918131i bk11: 1592a 2918382i bk12: 1594a 2919351i bk13: 1599a 2919154i bk14: 1604a 2918979i bk15: 1599a 2919337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072298
Row_Buffer_Locality_read = 0.072280
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.303976
Bank_Level_Parallism_Col = 1.111304
Bank_Level_Parallism_Ready = 1.000408
write_to_read_ratio_blp_rw_average = 0.000407
GrpLevelPara = 1.094700 

BW Util details:
bwutil = 0.035610 
total_CMD = 2990597 
util_bw = 106496 
Wasted_Col = 507868 
Wasted_Row = 397024 
Idle = 1979209 

BW Util Bottlenecks: 
RCDc_limit = 561556 
RCDWRc_limit = 72 
WTRc_limit = 62 
RTWc_limit = 142 
CCDLc_limit = 4157 
rwq = 0 
CCDLc_limit_alone = 4151 
WTRc_limit_alone = 62 
RTWc_limit_alone = 136 

Commands details: 
total_CMD = 2990597 
n_nop = 2914820 
Read = 26605 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 24691 
n_pre = 24675 
n_ref = 0 
n_req = 26612 
total_req = 26624 

Dual Bus Interface Util: 
issued_total_row = 49366 
issued_total_col = 26624 
Row_Bus_Util =  0.016507 
CoL_Bus_Util = 0.008903 
Either_Row_CoL_Bus_Util = 0.025338 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002811 
queue_avg = 0.012669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0126694
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2914951 n_act=24628 n_pre=24612 n_ref_event=0 n_req=26630 n_rd=26626 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.03563
n_activity=1614565 dram_eff=0.06599
bk0: 1734a 2907606i bk1: 1741a 2907159i bk2: 1708a 2908494i bk3: 1710a 2908320i bk4: 1679a 2908934i bk5: 1692a 2909008i bk6: 1714a 2907604i bk7: 1724a 2906736i bk8: 1658a 2910096i bk9: 1655a 2910645i bk10: 1608a 2918350i bk11: 1626a 2915573i bk12: 1589a 2919036i bk13: 1602a 2919422i bk14: 1584a 2919395i bk15: 1602a 2919010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075404
Row_Buffer_Locality_read = 0.075377
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.297425
Bank_Level_Parallism_Col = 1.110085
Bank_Level_Parallism_Ready = 1.000705
write_to_read_ratio_blp_rw_average = 0.000131
GrpLevelPara = 1.093243 

BW Util details:
bwutil = 0.035628 
total_CMD = 2990597 
util_bw = 106548 
Wasted_Col = 507614 
Wasted_Row = 402234 
Idle = 1974201 

BW Util Bottlenecks: 
RCDc_limit = 560636 
RCDWRc_limit = 38 
WTRc_limit = 99 
RTWc_limit = 47 
CCDLc_limit = 4083 
rwq = 0 
CCDLc_limit_alone = 4079 
WTRc_limit_alone = 99 
RTWc_limit_alone = 43 

Commands details: 
total_CMD = 2990597 
n_nop = 2914951 
Read = 26626 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 24628 
n_pre = 24612 
n_ref = 0 
n_req = 26630 
total_req = 26637 

Dual Bus Interface Util: 
issued_total_row = 49240 
issued_total_col = 26637 
Row_Bus_Util =  0.016465 
CoL_Bus_Util = 0.008907 
Either_Row_CoL_Bus_Util = 0.025295 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003054 
queue_avg = 0.013144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131442
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2914598 n_act=24754 n_pre=24738 n_ref_event=0 n_req=26724 n_rd=26722 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.03575
n_activity=1625802 dram_eff=0.06576
bk0: 1743a 2906360i bk1: 1724a 2907830i bk2: 1719a 2908705i bk3: 1711a 2908532i bk4: 1694a 2908680i bk5: 1698a 2907649i bk6: 1716a 2907865i bk7: 1707a 2906956i bk8: 1654a 2910260i bk9: 1648a 2909734i bk10: 1625a 2916742i bk11: 1622a 2916249i bk12: 1610a 2919096i bk13: 1611a 2919213i bk14: 1616a 2918476i bk15: 1624a 2918246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073829
Row_Buffer_Locality_read = 0.073834
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.290917
Bank_Level_Parallism_Col = 1.106240
Bank_Level_Parallism_Ready = 1.000555
write_to_read_ratio_blp_rw_average = 0.000139
GrpLevelPara = 1.090945 

BW Util details:
bwutil = 0.035752 
total_CMD = 2990597 
util_bw = 106920 
Wasted_Col = 512433 
Wasted_Row = 405856 
Idle = 1965388 

BW Util Bottlenecks: 
RCDc_limit = 564360 
RCDWRc_limit = 26 
WTRc_limit = 40 
RTWc_limit = 29 
CCDLc_limit = 3927 
rwq = 0 
CCDLc_limit_alone = 3921 
WTRc_limit_alone = 36 
RTWc_limit_alone = 27 

Commands details: 
total_CMD = 2990597 
n_nop = 2914598 
Read = 26722 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 24754 
n_pre = 24738 
n_ref = 0 
n_req = 26724 
total_req = 26730 

Dual Bus Interface Util: 
issued_total_row = 49492 
issued_total_col = 26730 
Row_Bus_Util =  0.016549 
CoL_Bus_Util = 0.008938 
Either_Row_CoL_Bus_Util = 0.025413 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002934 
queue_avg = 0.013382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0133816
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2990597 n_nop=2914647 n_act=24736 n_pre=24720 n_ref_event=0 n_req=26716 n_rd=26713 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.03574
n_activity=1632415 dram_eff=0.06548
bk0: 1726a 2908397i bk1: 1726a 2907619i bk2: 1704a 2909615i bk3: 1711a 2909005i bk4: 1694a 2907565i bk5: 1710a 2907229i bk6: 1707a 2908194i bk7: 1709a 2906925i bk8: 1663a 2909012i bk9: 1676a 2908848i bk10: 1624a 2916910i bk11: 1614a 2916975i bk12: 1602a 2919149i bk13: 1605a 2920022i bk14: 1628a 2917402i bk15: 1614a 2919272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074225
Row_Buffer_Locality_read = 0.074234
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.289677
Bank_Level_Parallism_Col = 1.107424
Bank_Level_Parallism_Ready = 1.000480
write_to_read_ratio_blp_rw_average = 0.000201
GrpLevelPara = 1.091889 

BW Util details:
bwutil = 0.035744 
total_CMD = 2990597 
util_bw = 106896 
Wasted_Col = 511535 
Wasted_Row = 406608 
Idle = 1965558 

BW Util Bottlenecks: 
RCDc_limit = 563632 
RCDWRc_limit = 35 
WTRc_limit = 48 
RTWc_limit = 66 
CCDLc_limit = 3963 
rwq = 0 
CCDLc_limit_alone = 3957 
WTRc_limit_alone = 48 
RTWc_limit_alone = 60 

Commands details: 
total_CMD = 2990597 
n_nop = 2914647 
Read = 26713 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 24736 
n_pre = 24720 
n_ref = 0 
n_req = 26716 
total_req = 26724 

Dual Bus Interface Util: 
issued_total_row = 49456 
issued_total_col = 26724 
Row_Bus_Util =  0.016537 
CoL_Bus_Util = 0.008936 
Either_Row_CoL_Bus_Util = 0.025396 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003028 
queue_avg = 0.013395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0133947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15071, Miss = 13333, Miss_rate = 0.885, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 15047, Miss = 13316, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 15113, Miss = 13305, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 15115, Miss = 13298, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 15111, Miss = 13282, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 15097, Miss = 13316, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 15097, Miss = 13350, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 15119, Miss = 13335, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 15116, Miss = 13339, Miss_rate = 0.882, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 15089, Miss = 13332, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 15119, Miss = 13342, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 15134, Miss = 13352, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 15107, Miss = 13358, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 15100, Miss = 13349, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 15121, Miss = 13340, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 15093, Miss = 13331, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 15107, Miss = 13310, Miss_rate = 0.881, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 15093, Miss = 13295, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 15123, Miss = 13274, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 15054, Miss = 13352, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 15052, Miss = 13377, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 15063, Miss = 13345, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 15065, Miss = 13348, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 15078, Miss = 13365, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 362284
L2_total_cache_misses = 319944
L2_total_cache_miss_rate = 0.8831
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 239268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 361872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 412
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=362284
icnt_total_pkts_simt_to_mem=362284
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 362284
Req_Network_cycles = 1166169
Req_Network_injected_packets_per_cycle =       0.3107 
Req_Network_conflicts_per_cycle =       0.0020
Req_Network_conflicts_per_cycle_util =       0.0072
Req_Bank_Level_Parallism =       1.1377
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0129

Reply_Network_injected_packets_num = 362284
Reply_Network_cycles = 1166169
Reply_Network_injected_packets_per_cycle =        0.3107
Reply_Network_conflicts_per_cycle =        0.0319
Reply_Network_conflicts_per_cycle_util =       0.1181
Reply_Bank_Level_Parallism =       1.1489
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0015
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0104
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 20 sec (1880 sec)
gpgpu_simulation_rate = 16016 (inst/sec)
gpgpu_simulation_rate = 620 (cycle/sec)
gpgpu_silicon_slowdown = 2201612x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc5771d97c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5771d970..

GPGPU-Sim PTX: cudaLaunch for 0x0x556623005dbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 5714
gpu_sim_insn = 21704
gpu_ipc =       3.7984
gpu_tot_sim_cycle = 1171883
gpu_tot_sim_insn = 30133510
gpu_tot_ipc =      25.7138
gpu_tot_issued_cta = 20
gpu_occupancy = 24.7460% 
gpu_tot_occupancy = 24.4078% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0285
partiton_level_parallism_total  =       0.3093
partiton_level_parallism_util =       3.7045
partiton_level_parallism_util_total  =       1.1380
L2_BW  =       1.2460 GB/Sec
L2_BW_total  =      13.5096 GB/Sec
gpu_total_sim_rate=15985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 379911, Miss = 36701, Miss_rate = 0.097, Pending_hits = 96, Reservation_fails = 356
	L1D_cache_core[1]: Access = 376027, Miss = 36476, Miss_rate = 0.097, Pending_hits = 81, Reservation_fails = 373
	L1D_cache_core[2]: Access = 377870, Miss = 36076, Miss_rate = 0.095, Pending_hits = 85, Reservation_fails = 367
	L1D_cache_core[3]: Access = 381949, Miss = 36271, Miss_rate = 0.095, Pending_hits = 86, Reservation_fails = 352
	L1D_cache_core[4]: Access = 367321, Miss = 35260, Miss_rate = 0.096, Pending_hits = 91, Reservation_fails = 363
	L1D_cache_core[5]: Access = 55, Miss = 32, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 53, Miss = 33, Miss_rate = 0.623, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[7]: Access = 47, Miss = 33, Miss_rate = 0.702, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[8]: Access = 52, Miss = 33, Miss_rate = 0.635, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[9]: Access = 56, Miss = 32, Miss_rate = 0.571, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[10]: Access = 343172, Miss = 36724, Miss_rate = 0.107, Pending_hits = 95, Reservation_fails = 351
	L1D_cache_core[11]: Access = 339469, Miss = 36507, Miss_rate = 0.108, Pending_hits = 92, Reservation_fails = 344
	L1D_cache_core[12]: Access = 341717, Miss = 36107, Miss_rate = 0.106, Pending_hits = 97, Reservation_fails = 226
	L1D_cache_core[13]: Access = 345587, Miss = 36302, Miss_rate = 0.105, Pending_hits = 89, Reservation_fails = 341
	L1D_cache_core[14]: Access = 331970, Miss = 35290, Miss_rate = 0.106, Pending_hits = 122, Reservation_fails = 337
	L1D_cache_core[15]: Access = 40, Miss = 32, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[16]: Access = 40, Miss = 33, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[17]: Access = 40, Miss = 33, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[18]: Access = 40, Miss = 33, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 19
	L1D_cache_core[19]: Access = 39, Miss = 32, Miss_rate = 0.821, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3585455
	L1D_total_cache_misses = 362040
	L1D_total_cache_miss_rate = 0.1010
	L1D_total_cache_pending_hits = 990
	L1D_total_cache_reservation_fails = 3592
	L1D_cache_data_port_util = 0.574
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3222018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 269617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 990
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 69
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3585043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 412

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3523
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 69
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
17384, 17442, 17862, 16962, 17622, 17562, 17142, 17682, 
gpgpu_n_tot_thrd_icount = 32677472
gpgpu_n_tot_w_icount = 1021171
gpgpu_n_stall_shd_mem = 1320426
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 362035
gpgpu_n_mem_write_global = 412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7152865
gpgpu_n_store_insn = 2665
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1156522
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 163904
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:609	W0_Idle:247277	W0_Scoreboard:21171343	W1:2953	W2:2302	W3:1968	W4:2201	W5:1385	W6:1418	W7:1383	W8:3360	W9:1626	W10:830	W11:922	W12:1180	W13:828	W14:998	W15:1736	W16:4389	W17:1612	W18:1408	W19:816	W20:1704	W21:1314	W22:1264	W23:1414	W24:26844	W25:2600	W26:1760	W27:1784	W28:1112	W29:2488	W30:3352	W31:12216	W32:930004
single_issue_nums: WS0:255516	WS1:254025	WS2:256732	WS3:254898	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2896280 {8:362035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16480 {40:412,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14481400 {40:362035,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3296 {8:412,}
maxmflatency = 525 
max_icnt2mem_latency = 180 
maxmrqlatency = 68 
max_icnt2sh_latency = 33 
averagemflatency = 346 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:307512 	714 	1421 	3133 	7126 	180 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41514 	320930 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	361039 	1276 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	359366 	2456 	414 	206 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16         5         5         3         3         4         4         3         5         6         9         6         6         6         5 
dram[1]:        16        17         8         9         3         5         4         4         9         5         5         4         6         6         5         5 
dram[2]:        16        16         6         3         4         6         4         5         4         4         4         4         6         6         8         5 
dram[3]:        16        16         3         3         5         3         5         5         4         4         4         6        12         8         5         5 
dram[4]:        13        12         6         4         2         4         5         4         6         4         4         5         5         5         6        10 
dram[5]:        12        12         4         4         4         4         4         7         4         4         7         9         5         8        18         7 
dram[6]:        12        12         4         3         3         3         7         5         4         4         9         9         7         6         8         5 
dram[7]:        12        12         9        11         8         3         4         4         7         4         9         9         6         5         5         5 
dram[8]:        14        12         4         3         4         4         4         5         5         5         8         9         5         6        12         6 
dram[9]:        13        12         4         4         5         5         4         4         5         4         4         4         7         8         6         6 
dram[10]:        12        12         6         8         3         3         4         4         6         4         6         8         8         8         6         6 
dram[11]:        12        12         8         8         2         3         3         3         4         4         9         6         8         8         6         6 
maximum service time to same row:
dram[0]:      9380      9360     15536      8828      5969      8111      8658     17897     11501     11594     13905     14717     26038     25995     14024     19087 
dram[1]:      9305      8777     12271      8948      6043      7796     18965     18834     13127     11726     31876     16912     26357     26083     16107     15615 
dram[2]:      7616     11508     16914      9015      8348     21166     18733     14484      7732      8218     19890     20361     26185     31933     15549     14673 
dram[3]:     20519     14499     11601     16209      8938     10188     17821     17344      8261     14878     21223     10819     23367     22354     14715     19971 
dram[4]:     14513     14536      7607      9482      5970     10883     16743     13690     15259     20185     10847     10760     18750     18784     14790     14788 
dram[5]:     14588     14621      9484     13810     20727      7606     13743     13648     20329     20404     10677     14353     18748     18879     14823     14814 
dram[6]:     14676     18427      9634      7781      7219      7236     13702     13897     10766     10816     14320     14416     14637     18822     14714     21962 
dram[7]:     11760     16669      8436      8403      7633      9782     14163     13378     10795     11993     21411     14499     11254     11725     14445     14330 
dram[8]:     15942     16288     24403      6956      9851     22930     11781      6070     15781     16480     22726     22812     12621     22007     14395      9803 
dram[9]:     16301     15971      7642      7920     14613     13581      6114      5950     15987     15752     12956      9345     20246     20187      9640      9608 
dram[10]:     12090     12010     27655     15585      9966     14979      8080      5964     10154     13991     25637     25651     20178     20125     15076     15002 
dram[11]:     13673     13542     15621     15609      8267      7638      5947      5965     13744      8411     25552     25085     20076     17176     15512     15540 
average row accesses per activate:
dram[0]:  1.059186  1.054601  1.055420  1.053626  1.042373  1.041466  1.045034  1.046211  1.051363  1.055591  1.121403  1.117810  1.174871  1.176296  1.147436  1.152408 
dram[1]:  1.061690  1.059004  1.055454  1.055012  1.049150  1.051188  1.048705  1.034587  1.063802  1.053103  1.119048  1.113129  1.176427  1.164714  1.153515  1.152567 
dram[2]:  1.057775  1.059574  1.050333  1.041566  1.043266  1.046125  1.037241  1.046626  1.053640  1.056329  1.120364  1.113129  1.152395  1.145022  1.154406  1.157704 
dram[3]:  1.061125  1.060086  1.045648  1.038929  1.048900  1.050462  1.042787  1.051948  1.049969  1.053952  1.107415  1.113793  1.145938  1.153069  1.167756  1.164732 
dram[4]:  1.052439  1.052632  1.047268  1.041846  1.045704  1.050733  1.054004  1.045843  1.045654  1.044860  1.116102  1.108127  1.148175  1.152237  1.169331  1.168841 
dram[5]:  1.049572  1.057621  1.045094  1.042978  1.052308  1.050796  1.049816  1.050889  1.051800  1.049437  1.123611  1.118132  1.150252  1.165326  1.171615  1.157628 
dram[6]:  1.054087  1.048496  1.040532  1.045290  1.044404  1.036703  1.047590  1.046951  1.051411  1.037290  1.115226  1.124138  1.155732  1.157664  1.158048  1.149459 
dram[7]:  1.043849  1.050920  1.055046  1.054736  1.048721  1.045012  1.047359  1.050395  1.058524  1.049779  1.121528  1.111419  1.149675  1.150615  1.140301  1.132155 
dram[8]:  1.053988  1.050425  1.048675  1.046125  1.045956  1.045707  1.048751  1.048288  1.048276  1.056116  1.121318  1.129078  1.144293  1.142143  1.136782  1.129237 
dram[9]:  1.054744  1.053236  1.049785  1.052308  1.041563  1.054863  1.050245  1.051219  1.056472  1.064103  1.133192  1.113699  1.153121  1.155844  1.135484  1.133758 
dram[10]:  1.050633  1.054434  1.057196  1.056825  1.045034  1.041718  1.052115  1.049816  1.059387  1.048858  1.120690  1.118621  1.151645  1.144989  1.138028  1.128561 
dram[11]:  1.052439  1.052439  1.062344  1.063393  1.036086  1.040146  1.047239  1.045900  1.045768  1.054545  1.121547  1.127095  1.146743  1.164732  1.128988  1.143059 
average row locality = 320087/296113 = 1.080962
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1718      1719      1733      1729      1722      1733      1694      1698      1658      1633      1598      1613      1599      1588      1611      1603 
dram[1]:      1721      1723      1732      1726      1729      1725      1701      1705      1633      1644      1598      1594      1587      1591      1608      1594 
dram[2]:      1721      1743      1732      1729      1712      1701      1699      1706      1648      1667      1601      1594      1588      1587      1585      1593 
dram[3]:      1736      1729      1718      1708      1716      1707      1706      1701      1678      1677      1598      1615      1594      1597      1608      1605 
dram[4]:      1726      1720      1706      1693      1716      1719      1698      1711      1669      1674      1615      1609      1604      1597      1609      1613 
dram[5]:      1715      1707      1715      1723      1710      1717      1707      1714      1663      1673      1618      1628      1600      1593      1618      1601 
dram[6]:      1715      1708      1720      1731      1717      1723      1717      1717      1674      1666      1626      1630      1603      1586      1590      1592 
dram[7]:      1714      1713      1725      1715      1722      1718      1725      1730      1660      1662      1615      1606      1590      1589      1593      1602 
dram[8]:      1718      1729      1702      1701      1707      1693      1721      1715      1669      1671      1599      1592      1594      1599      1604      1599 
dram[9]:      1734      1741      1708      1710      1679      1692      1714      1724      1662      1659      1608      1626      1589      1602      1584      1602 
dram[10]:      1743      1724      1719      1711      1694      1698      1716      1707      1658      1652      1625      1622      1610      1611      1616      1624 
dram[11]:      1726      1726      1704      1711      1694      1710      1707      1709      1667      1680      1624      1614      1602      1605      1628      1614 
total dram reads = 320032
bank skew: 1743/1584 = 1.10
chip skew: 26730/26606 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         4         6         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         5         5         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        11        11         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         9         9         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         8        12         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        10        10         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        13        10         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         9        10         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         7         4         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         7         0         0         0         0         0         0 
total dram writes = 172
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        391       391       387       388       389       388       393       392       400       402       390       387       390       392       388       388
dram[1]:        390       390       388       389       389       389       393       392       410       408       390       391       391       391       387       391
dram[2]:        390       387       389       387       391       393       393       392       407       404       389       390       390       392       393       389
dram[3]:        388       389       390       392       391       391       392       393       400       401       390       387       390       391       387       388
dram[4]:        389       390       392       393       390       389       394       391       403       402       389       388       388       389       387       386
dram[5]:        392       392       390       391       391       389       392       390       403       402       387       386       390       391       387       390
dram[6]:        392       391       389       388       389       389       390       389       402       404       386       384       389       392       390       390
dram[7]:        390       391       390       391       389       389       389       388       404       404       387       389       391       391       390       389
dram[8]:        391       388       394       392       394       395       389       391       402       399       389       390       389       390       389       391
dram[9]:        388       387       391       391       396       394       391       389       407       397       388       385       392       390       391       388
dram[10]:        388       389       389       392       393       392       391       393       396       398       385       386       387       388       387       386
dram[11]:        390       390       392       390       393       391       392       392       395       394       385       389       390       389       387       387
maximum mf latency per bank:
dram[0]:        435       431       440       446       401       485       402       408       457       418       514       450       401       421       409       394
dram[1]:        473       443       437       406       483       425       402       416       431       479       406       421       445       394       423       418
dram[2]:        449       439       406       398       466       488       398       417       399       397       393       396       400       391       454       452
dram[3]:        437       513       447       396       443       398       455       396       408       396       397       442       467       461       392       426
dram[4]:        420       422       411       445       404       394       396       405       395       487       467       463       416       434       410       428
dram[5]:        425       431       464       451       450       390       416       470       407       503       443       442       437       412       457       409
dram[6]:        525       417       429       482       410       393       422       408       404       474       489       444       447       440       398       390
dram[7]:        410       424       490       474       392       485       400       394       438       407       394       437       397       447       398       392
dram[8]:        407       412       477       403       451       473       405       468       408       397       391       456       399       415       451       396
dram[9]:        440       430       448       401       399       439       393       447       453       400       392       393       468       453       431       392
dram[10]:        499       436       481       486       394       394       408       394       395       487       437       394       394       394       421       470
dram[11]:        501       435       441       404       395       486       468       486       412       450       460       460       428       431       452       400

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929652 n_act=24595 n_pre=24579 n_ref_event=0 n_req=26649 n_rd=26649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03547
n_activity=1617207 dram_eff=0.06591
bk0: 1718a 2923656i bk1: 1719a 2923361i bk2: 1733a 2922541i bk3: 1729a 2922319i bk4: 1722a 2921433i bk5: 1733a 2920432i bk6: 1694a 2922352i bk7: 1698a 2922079i bk8: 1658a 2924235i bk9: 1633a 2925691i bk10: 1598a 2932572i bk11: 1613a 2931212i bk12: 1599a 2935515i bk13: 1588a 2935930i bk14: 1611a 2934272i bk15: 1603a 2935195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077151
Row_Buffer_Locality_read = 0.077151
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290790
Bank_Level_Parallism_Col = 1.106336
Bank_Level_Parallism_Ready = 1.000482
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090251 

BW Util details:
bwutil = 0.035470 
total_CMD = 3005248 
util_bw = 106596 
Wasted_Col = 509120 
Wasted_Row = 403348 
Idle = 1986184 

BW Util Bottlenecks: 
RCDc_limit = 560731 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4037 
rwq = 0 
CCDLc_limit_alone = 4037 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3005248 
n_nop = 2929652 
Read = 26649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24595 
n_pre = 24579 
n_ref = 0 
n_req = 26649 
total_req = 26649 

Dual Bus Interface Util: 
issued_total_row = 49174 
issued_total_col = 26649 
Row_Bus_Util =  0.016363 
CoL_Bus_Util = 0.008867 
Either_Row_CoL_Bus_Util = 0.025155 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.003003 
queue_avg = 0.013491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0134914
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929831 n_act=24537 n_pre=24521 n_ref_event=0 n_req=26614 n_rd=26611 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.03543
n_activity=1609643 dram_eff=0.06615
bk0: 1721a 2923472i bk1: 1723a 2922808i bk2: 1732a 2922809i bk3: 1726a 2921713i bk4: 1729a 2921547i bk5: 1725a 2921696i bk6: 1701a 2922841i bk7: 1705a 2921674i bk8: 1633a 2926581i bk9: 1644a 2924622i bk10: 1598a 2931876i bk11: 1594a 2931458i bk12: 1587a 2935930i bk13: 1591a 2935932i bk14: 1608a 2934103i bk15: 1594a 2935222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078117
Row_Buffer_Locality_read = 0.078126
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.294005
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000371
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035433 
total_CMD = 3005248 
util_bw = 106484 
Wasted_Col = 507800 
Wasted_Row = 401098 
Idle = 1989866 

BW Util Bottlenecks: 
RCDc_limit = 559378 
RCDWRc_limit = 32 
WTRc_limit = 86 
RTWc_limit = 62 
CCDLc_limit = 3889 
rwq = 0 
CCDLc_limit_alone = 3889 
WTRc_limit_alone = 86 
RTWc_limit_alone = 62 

Commands details: 
total_CMD = 3005248 
n_nop = 2929831 
Read = 26611 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 24537 
n_pre = 24521 
n_ref = 0 
n_req = 26614 
total_req = 26621 

Dual Bus Interface Util: 
issued_total_row = 49058 
issued_total_col = 26621 
Row_Bus_Util =  0.016324 
CoL_Bus_Util = 0.008858 
Either_Row_CoL_Bus_Util = 0.025095 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.003474 
queue_avg = 0.014101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0141013
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929604 n_act=24639 n_pre=24623 n_ref_event=0 n_req=26610 n_rd=26606 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.03543
n_activity=1614211 dram_eff=0.06595
bk0: 1721a 2923069i bk1: 1743a 2922109i bk2: 1732a 2922208i bk3: 1729a 2920984i bk4: 1712a 2921698i bk5: 1701a 2922273i bk6: 1699a 2922150i bk7: 1706a 2921818i bk8: 1648a 2924650i bk9: 1667a 2924296i bk10: 1601a 2932363i bk11: 1594a 2931359i bk12: 1588a 2934434i bk13: 1587a 2934570i bk14: 1585a 2935352i bk15: 1593a 2935624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074183
Row_Buffer_Locality_read = 0.074194
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.293881
Bank_Level_Parallism_Col = 1.105673
Bank_Level_Parallism_Ready = 1.000483
write_to_read_ratio_blp_rw_average = 0.000215
GrpLevelPara = 1.090430 

BW Util details:
bwutil = 0.035426 
total_CMD = 3005248 
util_bw = 106464 
Wasted_Col = 510492 
Wasted_Row = 402527 
Idle = 1985765 

BW Util Bottlenecks: 
RCDc_limit = 561741 
RCDWRc_limit = 45 
WTRc_limit = 69 
RTWc_limit = 81 
CCDLc_limit = 3866 
rwq = 0 
CCDLc_limit_alone = 3866 
WTRc_limit_alone = 69 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 3005248 
n_nop = 2929604 
Read = 26606 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 24639 
n_pre = 24623 
n_ref = 0 
n_req = 26610 
total_req = 26616 

Dual Bus Interface Util: 
issued_total_row = 49262 
issued_total_col = 26616 
Row_Bus_Util =  0.016392 
CoL_Bus_Util = 0.008857 
Either_Row_CoL_Bus_Util = 0.025171 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.003093 
queue_avg = 0.013585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0135846
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929393 n_act=24693 n_pre=24677 n_ref_event=0 n_req=26699 n_rd=26693 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.03556
n_activity=1616251 dram_eff=0.06612
bk0: 1736a 2922600i bk1: 1729a 2922615i bk2: 1718a 2921877i bk3: 1708a 2921708i bk4: 1716a 2921932i bk5: 1707a 2922332i bk6: 1706a 2921951i bk7: 1701a 2922378i bk8: 1678a 2923048i bk9: 1677a 2923037i bk10: 1598a 2931272i bk11: 1615a 2931054i bk12: 1594a 2933321i bk13: 1597a 2934241i bk14: 1608a 2935107i bk15: 1605a 2935770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075359
Row_Buffer_Locality_read = 0.075376
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.299670
Bank_Level_Parallism_Col = 1.109375
Bank_Level_Parallism_Ready = 1.000443
write_to_read_ratio_blp_rw_average = 0.000454
GrpLevelPara = 1.092943 

BW Util details:
bwutil = 0.035558 
total_CMD = 3005248 
util_bw = 106860 
Wasted_Col = 509151 
Wasted_Row = 402804 
Idle = 1986433 

BW Util Bottlenecks: 
RCDc_limit = 562147 
RCDWRc_limit = 72 
WTRc_limit = 66 
RTWc_limit = 134 
CCDLc_limit = 4145 
rwq = 0 
CCDLc_limit_alone = 4135 
WTRc_limit_alone = 60 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 3005248 
n_nop = 2929393 
Read = 26693 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 24693 
n_pre = 24677 
n_ref = 0 
n_req = 26699 
total_req = 26715 

Dual Bus Interface Util: 
issued_total_row = 49370 
issued_total_col = 26715 
Row_Bus_Util =  0.016428 
CoL_Bus_Util = 0.008889 
Either_Row_CoL_Bus_Util = 0.025241 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003032 
queue_avg = 0.013397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0133972
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929387 n_act=24698 n_pre=24682 n_ref_event=0 n_req=26685 n_rd=26679 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.03553
n_activity=1616980 dram_eff=0.06604
bk0: 1726a 2922641i bk1: 1720a 2923128i bk2: 1706a 2922422i bk3: 1693a 2922862i bk4: 1716a 2921878i bk5: 1719a 2921494i bk6: 1698a 2923140i bk7: 1711a 2922152i bk8: 1669a 2923180i bk9: 1674a 2922500i bk10: 1615a 2930793i bk11: 1609a 2930644i bk12: 1604a 2933619i bk13: 1597a 2934871i bk14: 1609a 2935384i bk15: 1613a 2935823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074611
Row_Buffer_Locality_read = 0.074628
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.296866
Bank_Level_Parallism_Col = 1.107635
Bank_Level_Parallism_Ready = 1.000517
write_to_read_ratio_blp_rw_average = 0.000370
GrpLevelPara = 1.092013 

BW Util details:
bwutil = 0.035534 
total_CMD = 3005248 
util_bw = 106788 
Wasted_Col = 510564 
Wasted_Row = 402038 
Idle = 1985858 

BW Util Bottlenecks: 
RCDc_limit = 562516 
RCDWRc_limit = 65 
WTRc_limit = 48 
RTWc_limit = 136 
CCDLc_limit = 4061 
rwq = 0 
CCDLc_limit_alone = 4055 
WTRc_limit_alone = 48 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 3005248 
n_nop = 2929387 
Read = 26679 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 24698 
n_pre = 24682 
n_ref = 0 
n_req = 26685 
total_req = 26697 

Dual Bus Interface Util: 
issued_total_row = 49380 
issued_total_col = 26697 
Row_Bus_Util =  0.016431 
CoL_Bus_Util = 0.008883 
Either_Row_CoL_Bus_Util = 0.025243 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002847 
queue_avg = 0.012980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0129796
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929456 n_act=24658 n_pre=24642 n_ref_event=0 n_req=26708 n_rd=26702 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.03557
n_activity=1617853 dram_eff=0.06607
bk0: 1715a 2922953i bk1: 1707a 2923368i bk2: 1715a 2922186i bk3: 1723a 2921586i bk4: 1710a 2922840i bk5: 1717a 2922359i bk6: 1707a 2922449i bk7: 1714a 2922234i bk8: 1663a 2924525i bk9: 1673a 2923039i bk10: 1618a 2931383i bk11: 1628a 2930623i bk12: 1600a 2933955i bk13: 1593a 2935222i bk14: 1618a 2935528i bk15: 1601a 2935721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076831
Row_Buffer_Locality_read = 0.076848
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.296831
Bank_Level_Parallism_Col = 1.107930
Bank_Level_Parallism_Ready = 1.000850
write_to_read_ratio_blp_rw_average = 0.000491
GrpLevelPara = 1.091641 

BW Util details:
bwutil = 0.035567 
total_CMD = 3005248 
util_bw = 106888 
Wasted_Col = 509214 
Wasted_Row = 400577 
Idle = 1988569 

BW Util Bottlenecks: 
RCDc_limit = 561348 
RCDWRc_limit = 70 
WTRc_limit = 45 
RTWc_limit = 141 
CCDLc_limit = 4021 
rwq = 0 
CCDLc_limit_alone = 4015 
WTRc_limit_alone = 45 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 3005248 
n_nop = 2929456 
Read = 26702 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 24658 
n_pre = 24642 
n_ref = 0 
n_req = 26708 
total_req = 26722 

Dual Bus Interface Util: 
issued_total_row = 49300 
issued_total_col = 26722 
Row_Bus_Util =  0.016405 
CoL_Bus_Util = 0.008892 
Either_Row_CoL_Bus_Util = 0.025220 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003035 
queue_avg = 0.012226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0122256
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929205 n_act=24780 n_pre=24764 n_ref_event=0 n_req=26721 n_rd=26715 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.03558
n_activity=1613952 dram_eff=0.06626
bk0: 1715a 2923069i bk1: 1708a 2923225i bk2: 1720a 2921851i bk3: 1731a 2921475i bk4: 1717a 2921982i bk5: 1723a 2920337i bk6: 1717a 2921783i bk7: 1717a 2921621i bk8: 1674a 2923392i bk9: 1666a 2922521i bk10: 1626a 2930192i bk11: 1630a 2931018i bk12: 1603a 2934239i bk13: 1586a 2935645i bk14: 1590a 2935362i bk15: 1592a 2935353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072752
Row_Buffer_Locality_read = 0.072768
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.302860
Bank_Level_Parallism_Col = 1.111270
Bank_Level_Parallism_Ready = 1.000739
write_to_read_ratio_blp_rw_average = 0.000417
GrpLevelPara = 1.094889 

BW Util details:
bwutil = 0.035584 
total_CMD = 3005248 
util_bw = 106940 
Wasted_Col = 509692 
Wasted_Row = 400561 
Idle = 1988055 

BW Util Bottlenecks: 
RCDc_limit = 563702 
RCDWRc_limit = 67 
WTRc_limit = 58 
RTWc_limit = 139 
CCDLc_limit = 4004 
rwq = 0 
CCDLc_limit_alone = 3992 
WTRc_limit_alone = 58 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 3005248 
n_nop = 2929205 
Read = 26715 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 24780 
n_pre = 24764 
n_ref = 0 
n_req = 26721 
total_req = 26735 

Dual Bus Interface Util: 
issued_total_row = 49544 
issued_total_col = 26735 
Row_Bus_Util =  0.016486 
CoL_Bus_Util = 0.008896 
Either_Row_CoL_Bus_Util = 0.025303 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.003104 
queue_avg = 0.012139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0121394
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929308 n_act=24735 n_pre=24719 n_ref_event=0 n_req=26687 n_rd=26679 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.03554
n_activity=1606849 dram_eff=0.06647
bk0: 1714a 2922471i bk1: 1713a 2923080i bk2: 1725a 2922729i bk3: 1715a 2922486i bk4: 1722a 2922322i bk5: 1718a 2921425i bk6: 1725a 2921253i bk7: 1730a 2920825i bk8: 1660a 2924393i bk9: 1662a 2923214i bk10: 1615a 2931732i bk11: 1606a 2930909i bk12: 1590a 2934313i bk13: 1589a 2934533i bk14: 1593a 2934500i bk15: 1602a 2933887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073219
Row_Buffer_Locality_read = 0.073241
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.304090
Bank_Level_Parallism_Col = 1.111889
Bank_Level_Parallism_Ready = 1.000555
write_to_read_ratio_blp_rw_average = 0.000547
GrpLevelPara = 1.095259 

BW Util details:
bwutil = 0.035540 
total_CMD = 3005248 
util_bw = 106808 
Wasted_Col = 508404 
Wasted_Row = 399962 
Idle = 1990074 

BW Util Bottlenecks: 
RCDc_limit = 562364 
RCDWRc_limit = 90 
WTRc_limit = 64 
RTWc_limit = 163 
CCDLc_limit = 4155 
rwq = 0 
CCDLc_limit_alone = 4145 
WTRc_limit_alone = 62 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 3005248 
n_nop = 2929308 
Read = 26679 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 24735 
n_pre = 24719 
n_ref = 0 
n_req = 26687 
total_req = 26702 

Dual Bus Interface Util: 
issued_total_row = 49454 
issued_total_col = 26702 
Row_Bus_Util =  0.016456 
CoL_Bus_Util = 0.008885 
Either_Row_CoL_Bus_Util = 0.025269 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002844 
queue_avg = 0.012737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0127374
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929459 n_act=24693 n_pre=24677 n_ref_event=0 n_req=26620 n_rd=26613 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.03545
n_activity=1607308 dram_eff=0.06628
bk0: 1718a 2923020i bk1: 1729a 2921979i bk2: 1702a 2923870i bk3: 1701a 2922876i bk4: 1707a 2922894i bk5: 1693a 2922781i bk6: 1721a 2921420i bk7: 1715a 2921703i bk8: 1669a 2923590i bk9: 1671a 2923902i bk10: 1599a 2932780i bk11: 1592a 2933033i bk12: 1594a 2934002i bk13: 1599a 2933805i bk14: 1604a 2933630i bk15: 1599a 2933988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072502
Row_Buffer_Locality_read = 0.072483
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.304004
Bank_Level_Parallism_Col = 1.111343
Bank_Level_Parallism_Ready = 1.000408
write_to_read_ratio_blp_rw_average = 0.000407
GrpLevelPara = 1.094741 

BW Util details:
bwutil = 0.035447 
total_CMD = 3005248 
util_bw = 106528 
Wasted_Col = 507900 
Wasted_Row = 397048 
Idle = 1993772 

BW Util Bottlenecks: 
RCDc_limit = 561592 
RCDWRc_limit = 72 
WTRc_limit = 62 
RTWc_limit = 142 
CCDLc_limit = 4165 
rwq = 0 
CCDLc_limit_alone = 4159 
WTRc_limit_alone = 62 
RTWc_limit_alone = 136 

Commands details: 
total_CMD = 3005248 
n_nop = 2929459 
Read = 26613 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 24693 
n_pre = 24677 
n_ref = 0 
n_req = 26620 
total_req = 26632 

Dual Bus Interface Util: 
issued_total_row = 49370 
issued_total_col = 26632 
Row_Bus_Util =  0.016428 
CoL_Bus_Util = 0.008862 
Either_Row_CoL_Bus_Util = 0.025219 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002810 
queue_avg = 0.012698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0126978
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929590 n_act=24630 n_pre=24614 n_ref_event=0 n_req=26638 n_rd=26634 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.03546
n_activity=1614721 dram_eff=0.06601
bk0: 1734a 2922256i bk1: 1741a 2921810i bk2: 1708a 2923145i bk3: 1710a 2922972i bk4: 1679a 2923586i bk5: 1692a 2923660i bk6: 1714a 2922257i bk7: 1724a 2921390i bk8: 1662a 2924685i bk9: 1659a 2925231i bk10: 1608a 2932998i bk11: 1626a 2930222i bk12: 1589a 2933686i bk13: 1602a 2934072i bk14: 1584a 2934045i bk15: 1602a 2933660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075606
Row_Buffer_Locality_read = 0.075580
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.297402
Bank_Level_Parallism_Col = 1.110068
Bank_Level_Parallism_Ready = 1.000704
write_to_read_ratio_blp_rw_average = 0.000131
GrpLevelPara = 1.093228 

BW Util details:
bwutil = 0.035465 
total_CMD = 3005248 
util_bw = 106580 
Wasted_Col = 507675 
Wasted_Row = 402265 
Idle = 1988728 

BW Util Bottlenecks: 
RCDc_limit = 560684 
RCDWRc_limit = 38 
WTRc_limit = 99 
RTWc_limit = 47 
CCDLc_limit = 4095 
rwq = 0 
CCDLc_limit_alone = 4091 
WTRc_limit_alone = 99 
RTWc_limit_alone = 43 

Commands details: 
total_CMD = 3005248 
n_nop = 2929590 
Read = 26634 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 24630 
n_pre = 24614 
n_ref = 0 
n_req = 26638 
total_req = 26645 

Dual Bus Interface Util: 
issued_total_row = 49244 
issued_total_col = 26645 
Row_Bus_Util =  0.016386 
CoL_Bus_Util = 0.008866 
Either_Row_CoL_Bus_Util = 0.025175 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003053 
queue_avg = 0.013170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.01317
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929237 n_act=24756 n_pre=24740 n_ref_event=0 n_req=26732 n_rd=26730 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.03559
n_activity=1625945 dram_eff=0.06578
bk0: 1743a 2921011i bk1: 1724a 2922481i bk2: 1719a 2923356i bk3: 1711a 2923183i bk4: 1694a 2923331i bk5: 1698a 2922300i bk6: 1716a 2922517i bk7: 1707a 2921609i bk8: 1658a 2924848i bk9: 1652a 2924321i bk10: 1625a 2931391i bk11: 1622a 2930898i bk12: 1610a 2933746i bk13: 1611a 2933864i bk14: 1616a 2933127i bk15: 1624a 2932897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074031
Row_Buffer_Locality_read = 0.074037
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.290911
Bank_Level_Parallism_Col = 1.106226
Bank_Level_Parallism_Ready = 1.000555
write_to_read_ratio_blp_rw_average = 0.000139
GrpLevelPara = 1.090932 

BW Util details:
bwutil = 0.035588 
total_CMD = 3005248 
util_bw = 106952 
Wasted_Col = 512488 
Wasted_Row = 405880 
Idle = 1979928 

BW Util Bottlenecks: 
RCDc_limit = 564404 
RCDWRc_limit = 26 
WTRc_limit = 40 
RTWc_limit = 29 
CCDLc_limit = 3939 
rwq = 0 
CCDLc_limit_alone = 3933 
WTRc_limit_alone = 36 
RTWc_limit_alone = 27 

Commands details: 
total_CMD = 3005248 
n_nop = 2929237 
Read = 26730 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 24756 
n_pre = 24740 
n_ref = 0 
n_req = 26732 
total_req = 26738 

Dual Bus Interface Util: 
issued_total_row = 49496 
issued_total_col = 26738 
Row_Bus_Util =  0.016470 
CoL_Bus_Util = 0.008897 
Either_Row_CoL_Bus_Util = 0.025293 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002934 
queue_avg = 0.013405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0134049
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3005248 n_nop=2929286 n_act=24738 n_pre=24722 n_ref_event=0 n_req=26724 n_rd=26721 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.03558
n_activity=1632553 dram_eff=0.0655
bk0: 1726a 2923047i bk1: 1726a 2922269i bk2: 1704a 2924267i bk3: 1711a 2923657i bk4: 1694a 2922217i bk5: 1710a 2921881i bk6: 1707a 2922846i bk7: 1709a 2921579i bk8: 1667a 2923601i bk9: 1680a 2923435i bk10: 1624a 2931558i bk11: 1614a 2931625i bk12: 1602a 2933799i bk13: 1605a 2934672i bk14: 1628a 2932052i bk15: 1614a 2933922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074427
Row_Buffer_Locality_read = 0.074436
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.289679
Bank_Level_Parallism_Col = 1.107422
Bank_Level_Parallism_Ready = 1.000480
write_to_read_ratio_blp_rw_average = 0.000201
GrpLevelPara = 1.091889 

BW Util details:
bwutil = 0.035580 
total_CMD = 3005248 
util_bw = 106928 
Wasted_Col = 511585 
Wasted_Row = 406632 
Idle = 1980103 

BW Util Bottlenecks: 
RCDc_limit = 563672 
RCDWRc_limit = 35 
WTRc_limit = 48 
RTWc_limit = 66 
CCDLc_limit = 3975 
rwq = 0 
CCDLc_limit_alone = 3969 
WTRc_limit_alone = 48 
RTWc_limit_alone = 60 

Commands details: 
total_CMD = 3005248 
n_nop = 2929286 
Read = 26721 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 24738 
n_pre = 24722 
n_ref = 0 
n_req = 26724 
total_req = 26732 

Dual Bus Interface Util: 
issued_total_row = 49460 
issued_total_col = 26732 
Row_Bus_Util =  0.016458 
CoL_Bus_Util = 0.008895 
Either_Row_CoL_Bus_Util = 0.025276 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.003028 
queue_avg = 0.013420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0134199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15075, Miss = 13333, Miss_rate = 0.884, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 15051, Miss = 13316, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 15125, Miss = 13309, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 15123, Miss = 13302, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 15119, Miss = 13286, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 15105, Miss = 13320, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 15105, Miss = 13354, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 15127, Miss = 13339, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 15124, Miss = 13343, Miss_rate = 0.882, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 15097, Miss = 13336, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 15127, Miss = 13346, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 15142, Miss = 13356, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 15115, Miss = 13362, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 15108, Miss = 13353, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 15129, Miss = 13344, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 15101, Miss = 13335, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 15115, Miss = 13314, Miss_rate = 0.881, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 15100, Miss = 13299, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 15127, Miss = 13278, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 15058, Miss = 13356, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 15056, Miss = 13381, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 15067, Miss = 13349, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 15069, Miss = 13352, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 15082, Miss = 13369, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 362447
L2_total_cache_misses = 320032
L2_total_cache_miss_rate = 0.8830
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80698
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 239334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 362035
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 412
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=362447
icnt_total_pkts_simt_to_mem=362447
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 362447
Req_Network_cycles = 1171883
Req_Network_injected_packets_per_cycle =       0.3093 
Req_Network_conflicts_per_cycle =       0.0020
Req_Network_conflicts_per_cycle_util =       0.0074
Req_Bank_Level_Parallism =       1.1380
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0129

Reply_Network_injected_packets_num = 362447
Reply_Network_cycles = 1171883
Reply_Network_injected_packets_per_cycle =        0.3093
Reply_Network_conflicts_per_cycle =        0.0319
Reply_Network_conflicts_per_cycle_util =       0.1184
Reply_Bank_Level_Parallism =       1.1491
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0015
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0103
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 25 sec (1885 sec)
gpgpu_simulation_rate = 15985 (inst/sec)
gpgpu_simulation_rate = 621 (cycle/sec)
gpgpu_silicon_slowdown = 2198067x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 2.
	runtime [cuda_base] = 1882706.110000 ms.
Verifying...
	runtime [serial] = 16.735000 ms.
Correct
GPGPU-Sim: *** exit detected ***
