
CubeMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021d8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002298  08002298  00003298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080022d8  080022d8  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080022d8  080022d8  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080022d8  080022d8  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080022d8  080022d8  000032d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080022dc  080022dc  000032dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080022e0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  2000000c  080022ec  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000088  080022ec  00004088  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006d44  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001663  00000000  00000000  0000ad78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000718  00000000  00000000  0000c3e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000561  00000000  00000000  0000caf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011bd6  00000000  00000000  0000d059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000098d2  00000000  00000000  0001ec2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006d652  00000000  00000000  00028501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00095b53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001858  00000000  00000000  00095b98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000973f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002280 	.word	0x08002280

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002280 	.word	0x08002280

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fa76 	bl	8000716 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f89f 	bl	800036c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f925 	bl	800047c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000232:	f000 f8e3 	bl	80003fc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // Wait for TPS65217's Power-Up Sequence
  HAL_Delay(3000);
 8000236:	4b46      	ldr	r3, [pc, #280]	@ (8000350 <main+0x130>)
 8000238:	0018      	movs	r0, r3
 800023a:	f000 fae9 	bl	8000810 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  
    // 1. Read Chip ID
    HAL_I2C_Mem_Read(&hi2c1, I2C1_SLAVE_ADDR, REG_ADDR_CHIP_ID, 1, &rx_buffer, 1, HAL_MAX_DELAY);
 800023e:	4845      	ldr	r0, [pc, #276]	@ (8000354 <main+0x134>)
 8000240:	2301      	movs	r3, #1
 8000242:	425b      	negs	r3, r3
 8000244:	9302      	str	r3, [sp, #8]
 8000246:	2301      	movs	r3, #1
 8000248:	9301      	str	r3, [sp, #4]
 800024a:	4b43      	ldr	r3, [pc, #268]	@ (8000358 <main+0x138>)
 800024c:	9300      	str	r3, [sp, #0]
 800024e:	2301      	movs	r3, #1
 8000250:	2200      	movs	r2, #0
 8000252:	2148      	movs	r1, #72	@ 0x48
 8000254:	f000 ff10 	bl	8001078 <HAL_I2C_Mem_Read>
    chip_id = rx_buffer;
 8000258:	4b3f      	ldr	r3, [pc, #252]	@ (8000358 <main+0x138>)
 800025a:	781a      	ldrb	r2, [r3, #0]
 800025c:	4b3f      	ldr	r3, [pc, #252]	@ (800035c <main+0x13c>)
 800025e:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(100);
 8000260:	2064      	movs	r0, #100	@ 0x64
 8000262:	f000 fad5 	bl	8000810 <HAL_Delay>


    // 2. Read Enable Register
    HAL_I2C_Mem_Read(&hi2c1, I2C1_SLAVE_ADDR, REG_ADDR_ENABLE, 1, &rx_buffer, 1, HAL_MAX_DELAY);
 8000266:	483b      	ldr	r0, [pc, #236]	@ (8000354 <main+0x134>)
 8000268:	2301      	movs	r3, #1
 800026a:	425b      	negs	r3, r3
 800026c:	9302      	str	r3, [sp, #8]
 800026e:	2301      	movs	r3, #1
 8000270:	9301      	str	r3, [sp, #4]
 8000272:	4b39      	ldr	r3, [pc, #228]	@ (8000358 <main+0x138>)
 8000274:	9300      	str	r3, [sp, #0]
 8000276:	2301      	movs	r3, #1
 8000278:	2216      	movs	r2, #22
 800027a:	2148      	movs	r1, #72	@ 0x48
 800027c:	f000 fefc 	bl	8001078 <HAL_I2C_Mem_Read>
    reg_enable = rx_buffer;
 8000280:	4b35      	ldr	r3, [pc, #212]	@ (8000358 <main+0x138>)
 8000282:	781a      	ldrb	r2, [r3, #0]
 8000284:	4b36      	ldr	r3, [pc, #216]	@ (8000360 <main+0x140>)
 8000286:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(100);
 8000288:	2064      	movs	r0, #100	@ 0x64
 800028a:	f000 fac1 	bl	8000810 <HAL_Delay>


    // 3. Disable Rail : LDO1
    // 3-1. Write Password Register
    reg_passwd = REG_ADDR_ENABLE ^ 0x7D;
 800028e:	4b35      	ldr	r3, [pc, #212]	@ (8000364 <main+0x144>)
 8000290:	226b      	movs	r2, #107	@ 0x6b
 8000292:	701a      	strb	r2, [r3, #0]
    tx_buffer = reg_passwd;
 8000294:	4b33      	ldr	r3, [pc, #204]	@ (8000364 <main+0x144>)
 8000296:	781a      	ldrb	r2, [r3, #0]
 8000298:	4b33      	ldr	r3, [pc, #204]	@ (8000368 <main+0x148>)
 800029a:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, I2C1_SLAVE_ADDR, REG_ADDR_PASSWD, 1, &tx_buffer, 1, HAL_MAX_DELAY);
 800029c:	482d      	ldr	r0, [pc, #180]	@ (8000354 <main+0x134>)
 800029e:	2301      	movs	r3, #1
 80002a0:	425b      	negs	r3, r3
 80002a2:	9302      	str	r3, [sp, #8]
 80002a4:	2301      	movs	r3, #1
 80002a6:	9301      	str	r3, [sp, #4]
 80002a8:	4b2f      	ldr	r3, [pc, #188]	@ (8000368 <main+0x148>)
 80002aa:	9300      	str	r3, [sp, #0]
 80002ac:	2301      	movs	r3, #1
 80002ae:	220b      	movs	r2, #11
 80002b0:	2148      	movs	r1, #72	@ 0x48
 80002b2:	f000 fdb3 	bl	8000e1c <HAL_I2C_Mem_Write>
    HAL_Delay(50);
 80002b6:	2032      	movs	r0, #50	@ 0x32
 80002b8:	f000 faaa 	bl	8000810 <HAL_Delay>

    // 3-2. Write Enable Register
    // tx_buffer = reg_enable & ~((0x1 << 1) | (0x1 << 4));
    tx_buffer = 0x00;
 80002bc:	4b2a      	ldr	r3, [pc, #168]	@ (8000368 <main+0x148>)
 80002be:	2200      	movs	r2, #0
 80002c0:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, I2C1_SLAVE_ADDR, REG_ADDR_ENABLE, 1, &tx_buffer, 1, HAL_MAX_DELAY);
 80002c2:	4824      	ldr	r0, [pc, #144]	@ (8000354 <main+0x134>)
 80002c4:	2301      	movs	r3, #1
 80002c6:	425b      	negs	r3, r3
 80002c8:	9302      	str	r3, [sp, #8]
 80002ca:	2301      	movs	r3, #1
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	4b26      	ldr	r3, [pc, #152]	@ (8000368 <main+0x148>)
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	2301      	movs	r3, #1
 80002d4:	2216      	movs	r2, #22
 80002d6:	2148      	movs	r1, #72	@ 0x48
 80002d8:	f000 fda0 	bl	8000e1c <HAL_I2C_Mem_Write>
    HAL_Delay(50);
 80002dc:	2032      	movs	r0, #50	@ 0x32
 80002de:	f000 fa97 	bl	8000810 <HAL_Delay>

    // Wait 1[sec]
    HAL_Delay(1000);
 80002e2:	23fa      	movs	r3, #250	@ 0xfa
 80002e4:	009b      	lsls	r3, r3, #2
 80002e6:	0018      	movs	r0, r3
 80002e8:	f000 fa92 	bl	8000810 <HAL_Delay>

    // 5. Enable Rail : LDO1
    // 5-1. Write Password Register
    reg_passwd = REG_ADDR_ENABLE ^ 0x7D;
 80002ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000364 <main+0x144>)
 80002ee:	226b      	movs	r2, #107	@ 0x6b
 80002f0:	701a      	strb	r2, [r3, #0]
    tx_buffer = reg_passwd;
 80002f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000364 <main+0x144>)
 80002f4:	781a      	ldrb	r2, [r3, #0]
 80002f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000368 <main+0x148>)
 80002f8:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, I2C1_SLAVE_ADDR, REG_ADDR_PASSWD, 1, &tx_buffer, 1, HAL_MAX_DELAY);
 80002fa:	4816      	ldr	r0, [pc, #88]	@ (8000354 <main+0x134>)
 80002fc:	2301      	movs	r3, #1
 80002fe:	425b      	negs	r3, r3
 8000300:	9302      	str	r3, [sp, #8]
 8000302:	2301      	movs	r3, #1
 8000304:	9301      	str	r3, [sp, #4]
 8000306:	4b18      	ldr	r3, [pc, #96]	@ (8000368 <main+0x148>)
 8000308:	9300      	str	r3, [sp, #0]
 800030a:	2301      	movs	r3, #1
 800030c:	220b      	movs	r2, #11
 800030e:	2148      	movs	r1, #72	@ 0x48
 8000310:	f000 fd84 	bl	8000e1c <HAL_I2C_Mem_Write>
    HAL_Delay(50);
 8000314:	2032      	movs	r0, #50	@ 0x32
 8000316:	f000 fa7b 	bl	8000810 <HAL_Delay>

    // 5-2. Write Enable Register
    // tx_buffer = reg_enable | ((0x1 << 1) | (0x1 << 4));
    tx_buffer = 0x7F;
 800031a:	4b13      	ldr	r3, [pc, #76]	@ (8000368 <main+0x148>)
 800031c:	227f      	movs	r2, #127	@ 0x7f
 800031e:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, I2C1_SLAVE_ADDR, REG_ADDR_ENABLE, 1, &tx_buffer, 1, HAL_MAX_DELAY);
 8000320:	480c      	ldr	r0, [pc, #48]	@ (8000354 <main+0x134>)
 8000322:	2301      	movs	r3, #1
 8000324:	425b      	negs	r3, r3
 8000326:	9302      	str	r3, [sp, #8]
 8000328:	2301      	movs	r3, #1
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4b0e      	ldr	r3, [pc, #56]	@ (8000368 <main+0x148>)
 800032e:	9300      	str	r3, [sp, #0]
 8000330:	2301      	movs	r3, #1
 8000332:	2216      	movs	r2, #22
 8000334:	2148      	movs	r1, #72	@ 0x48
 8000336:	f000 fd71 	bl	8000e1c <HAL_I2C_Mem_Write>
    HAL_Delay(50);
 800033a:	2032      	movs	r0, #50	@ 0x32
 800033c:	f000 fa68 	bl	8000810 <HAL_Delay>

    // Wait 1[sec]
    HAL_Delay(1000);
 8000340:	23fa      	movs	r3, #250	@ 0xfa
 8000342:	009b      	lsls	r3, r3, #2
 8000344:	0018      	movs	r0, r3
 8000346:	f000 fa63 	bl	8000810 <HAL_Delay>
    HAL_I2C_Mem_Read(&hi2c1, I2C1_SLAVE_ADDR, REG_ADDR_CHIP_ID, 1, &rx_buffer, 1, HAL_MAX_DELAY);
 800034a:	46c0      	nop			@ (mov r8, r8)
 800034c:	e777      	b.n	800023e <main+0x1e>
 800034e:	46c0      	nop			@ (mov r8, r8)
 8000350:	00000bb8 	.word	0x00000bb8
 8000354:	20000028 	.word	0x20000028
 8000358:	2000007d 	.word	0x2000007d
 800035c:	2000007e 	.word	0x2000007e
 8000360:	2000007f 	.word	0x2000007f
 8000364:	20000080 	.word	0x20000080
 8000368:	2000007c 	.word	0x2000007c

0800036c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800036c:	b590      	push	{r4, r7, lr}
 800036e:	b08d      	sub	sp, #52	@ 0x34
 8000370:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000372:	2414      	movs	r4, #20
 8000374:	193b      	adds	r3, r7, r4
 8000376:	0018      	movs	r0, r3
 8000378:	231c      	movs	r3, #28
 800037a:	001a      	movs	r2, r3
 800037c:	2100      	movs	r1, #0
 800037e:	f001 ff53 	bl	8002228 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000382:	003b      	movs	r3, r7
 8000384:	0018      	movs	r0, r3
 8000386:	2314      	movs	r3, #20
 8000388:	001a      	movs	r2, r3
 800038a:	2100      	movs	r1, #0
 800038c:	f001 ff4c 	bl	8002228 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000390:	4b19      	ldr	r3, [pc, #100]	@ (80003f8 <SystemClock_Config+0x8c>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	2207      	movs	r2, #7
 8000396:	4393      	bics	r3, r2
 8000398:	001a      	movs	r2, r3
 800039a:	4b17      	ldr	r3, [pc, #92]	@ (80003f8 <SystemClock_Config+0x8c>)
 800039c:	2101      	movs	r1, #1
 800039e:	430a      	orrs	r2, r1
 80003a0:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003a2:	193b      	adds	r3, r7, r4
 80003a4:	2201      	movs	r2, #1
 80003a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80003a8:	193b      	adds	r3, r7, r4
 80003aa:	22a0      	movs	r2, #160	@ 0xa0
 80003ac:	02d2      	lsls	r2, r2, #11
 80003ae:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003b0:	193b      	adds	r3, r7, r4
 80003b2:	0018      	movs	r0, r3
 80003b4:	f001 fb28 	bl	8001a08 <HAL_RCC_OscConfig>
 80003b8:	1e03      	subs	r3, r0, #0
 80003ba:	d001      	beq.n	80003c0 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80003bc:	f000 f8d0 	bl	8000560 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003c0:	003b      	movs	r3, r7
 80003c2:	2207      	movs	r2, #7
 80003c4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80003c6:	003b      	movs	r3, r7
 80003c8:	2201      	movs	r2, #1
 80003ca:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80003cc:	003b      	movs	r3, r7
 80003ce:	2200      	movs	r2, #0
 80003d0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80003d2:	003b      	movs	r3, r7
 80003d4:	2200      	movs	r2, #0
 80003d6:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80003d8:	003b      	movs	r3, r7
 80003da:	2200      	movs	r2, #0
 80003dc:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003de:	003b      	movs	r3, r7
 80003e0:	2101      	movs	r1, #1
 80003e2:	0018      	movs	r0, r3
 80003e4:	f001 fcf4 	bl	8001dd0 <HAL_RCC_ClockConfig>
 80003e8:	1e03      	subs	r3, r0, #0
 80003ea:	d001      	beq.n	80003f0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80003ec:	f000 f8b8 	bl	8000560 <Error_Handler>
  }
}
 80003f0:	46c0      	nop			@ (mov r8, r8)
 80003f2:	46bd      	mov	sp, r7
 80003f4:	b00d      	add	sp, #52	@ 0x34
 80003f6:	bd90      	pop	{r4, r7, pc}
 80003f8:	40022000 	.word	0x40022000

080003fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000400:	4b1b      	ldr	r3, [pc, #108]	@ (8000470 <MX_I2C1_Init+0x74>)
 8000402:	4a1c      	ldr	r2, [pc, #112]	@ (8000474 <MX_I2C1_Init+0x78>)
 8000404:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0090194B;
 8000406:	4b1a      	ldr	r3, [pc, #104]	@ (8000470 <MX_I2C1_Init+0x74>)
 8000408:	4a1b      	ldr	r2, [pc, #108]	@ (8000478 <MX_I2C1_Init+0x7c>)
 800040a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800040c:	4b18      	ldr	r3, [pc, #96]	@ (8000470 <MX_I2C1_Init+0x74>)
 800040e:	2200      	movs	r2, #0
 8000410:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000412:	4b17      	ldr	r3, [pc, #92]	@ (8000470 <MX_I2C1_Init+0x74>)
 8000414:	2201      	movs	r2, #1
 8000416:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000418:	4b15      	ldr	r3, [pc, #84]	@ (8000470 <MX_I2C1_Init+0x74>)
 800041a:	2200      	movs	r2, #0
 800041c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800041e:	4b14      	ldr	r3, [pc, #80]	@ (8000470 <MX_I2C1_Init+0x74>)
 8000420:	2200      	movs	r2, #0
 8000422:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000424:	4b12      	ldr	r3, [pc, #72]	@ (8000470 <MX_I2C1_Init+0x74>)
 8000426:	2200      	movs	r2, #0
 8000428:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800042a:	4b11      	ldr	r3, [pc, #68]	@ (8000470 <MX_I2C1_Init+0x74>)
 800042c:	2200      	movs	r2, #0
 800042e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000430:	4b0f      	ldr	r3, [pc, #60]	@ (8000470 <MX_I2C1_Init+0x74>)
 8000432:	2200      	movs	r2, #0
 8000434:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000436:	4b0e      	ldr	r3, [pc, #56]	@ (8000470 <MX_I2C1_Init+0x74>)
 8000438:	0018      	movs	r0, r3
 800043a:	f000 fc49 	bl	8000cd0 <HAL_I2C_Init>
 800043e:	1e03      	subs	r3, r0, #0
 8000440:	d001      	beq.n	8000446 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000442:	f000 f88d 	bl	8000560 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000446:	4b0a      	ldr	r3, [pc, #40]	@ (8000470 <MX_I2C1_Init+0x74>)
 8000448:	2100      	movs	r1, #0
 800044a:	0018      	movs	r0, r3
 800044c:	f001 fa44 	bl	80018d8 <HAL_I2CEx_ConfigAnalogFilter>
 8000450:	1e03      	subs	r3, r0, #0
 8000452:	d001      	beq.n	8000458 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000454:	f000 f884 	bl	8000560 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000458:	4b05      	ldr	r3, [pc, #20]	@ (8000470 <MX_I2C1_Init+0x74>)
 800045a:	2100      	movs	r1, #0
 800045c:	0018      	movs	r0, r3
 800045e:	f001 fa87 	bl	8001970 <HAL_I2CEx_ConfigDigitalFilter>
 8000462:	1e03      	subs	r3, r0, #0
 8000464:	d001      	beq.n	800046a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000466:	f000 f87b 	bl	8000560 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800046a:	46c0      	nop			@ (mov r8, r8)
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}
 8000470:	20000028 	.word	0x20000028
 8000474:	40005400 	.word	0x40005400
 8000478:	0090194b 	.word	0x0090194b

0800047c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800047c:	b590      	push	{r4, r7, lr}
 800047e:	b089      	sub	sp, #36	@ 0x24
 8000480:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000482:	240c      	movs	r4, #12
 8000484:	193b      	adds	r3, r7, r4
 8000486:	0018      	movs	r0, r3
 8000488:	2314      	movs	r3, #20
 800048a:	001a      	movs	r2, r3
 800048c:	2100      	movs	r1, #0
 800048e:	f001 fecb 	bl	8002228 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000492:	4b32      	ldr	r3, [pc, #200]	@ (800055c <MX_GPIO_Init+0xe0>)
 8000494:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000496:	4b31      	ldr	r3, [pc, #196]	@ (800055c <MX_GPIO_Init+0xe0>)
 8000498:	2101      	movs	r1, #1
 800049a:	430a      	orrs	r2, r1
 800049c:	635a      	str	r2, [r3, #52]	@ 0x34
 800049e:	4b2f      	ldr	r3, [pc, #188]	@ (800055c <MX_GPIO_Init+0xe0>)
 80004a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80004a2:	2201      	movs	r2, #1
 80004a4:	4013      	ands	r3, r2
 80004a6:	60bb      	str	r3, [r7, #8]
 80004a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004aa:	4b2c      	ldr	r3, [pc, #176]	@ (800055c <MX_GPIO_Init+0xe0>)
 80004ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80004ae:	4b2b      	ldr	r3, [pc, #172]	@ (800055c <MX_GPIO_Init+0xe0>)
 80004b0:	2102      	movs	r1, #2
 80004b2:	430a      	orrs	r2, r1
 80004b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80004b6:	4b29      	ldr	r3, [pc, #164]	@ (800055c <MX_GPIO_Init+0xe0>)
 80004b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80004ba:	2202      	movs	r2, #2
 80004bc:	4013      	ands	r3, r2
 80004be:	607b      	str	r3, [r7, #4]
 80004c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004c2:	4b26      	ldr	r3, [pc, #152]	@ (800055c <MX_GPIO_Init+0xe0>)
 80004c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80004c6:	4b25      	ldr	r3, [pc, #148]	@ (800055c <MX_GPIO_Init+0xe0>)
 80004c8:	2104      	movs	r1, #4
 80004ca:	430a      	orrs	r2, r1
 80004cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80004ce:	4b23      	ldr	r3, [pc, #140]	@ (800055c <MX_GPIO_Init+0xe0>)
 80004d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80004d2:	2204      	movs	r2, #4
 80004d4:	4013      	ands	r3, r2
 80004d6:	603b      	str	r3, [r7, #0]
 80004d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MCU_GPIO_PA5_Pin|MCU_GPIO_PA6_Pin|MCU_GPIO_PA7_Pin|MCU_GPIO_PA8_Pin, GPIO_PIN_RESET);
 80004da:	23f0      	movs	r3, #240	@ 0xf0
 80004dc:	0059      	lsls	r1, r3, #1
 80004de:	23a0      	movs	r3, #160	@ 0xa0
 80004e0:	05db      	lsls	r3, r3, #23
 80004e2:	2200      	movs	r2, #0
 80004e4:	0018      	movs	r0, r3
 80004e6:	f000 fbd5 	bl	8000c94 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MCU_PMIC_PWR_EN_Pin MCU_PMIC_PGOOD_Pin MCU_PMIC_LDO_PGOOD_Pin MCU_PMIC_nWAKEUP_Pin */
  GPIO_InitStruct.Pin = MCU_PMIC_PWR_EN_Pin|MCU_PMIC_PGOOD_Pin|MCU_PMIC_LDO_PGOOD_Pin|MCU_PMIC_nWAKEUP_Pin;
 80004ea:	193b      	adds	r3, r7, r4
 80004ec:	2217      	movs	r2, #23
 80004ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004f0:	193b      	adds	r3, r7, r4
 80004f2:	2200      	movs	r2, #0
 80004f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f6:	193b      	adds	r3, r7, r4
 80004f8:	2200      	movs	r2, #0
 80004fa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004fc:	193a      	adds	r2, r7, r4
 80004fe:	23a0      	movs	r3, #160	@ 0xa0
 8000500:	05db      	lsls	r3, r3, #23
 8000502:	0011      	movs	r1, r2
 8000504:	0018      	movs	r0, r3
 8000506:	f000 fa5b 	bl	80009c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_PMIC_nINT_Pin */
  GPIO_InitStruct.Pin = MCU_PMIC_nINT_Pin;
 800050a:	193b      	adds	r3, r7, r4
 800050c:	2208      	movs	r2, #8
 800050e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000510:	193b      	adds	r3, r7, r4
 8000512:	2200      	movs	r2, #0
 8000514:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000516:	193b      	adds	r3, r7, r4
 8000518:	2201      	movs	r2, #1
 800051a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MCU_PMIC_nINT_GPIO_Port, &GPIO_InitStruct);
 800051c:	193a      	adds	r2, r7, r4
 800051e:	23a0      	movs	r3, #160	@ 0xa0
 8000520:	05db      	lsls	r3, r3, #23
 8000522:	0011      	movs	r1, r2
 8000524:	0018      	movs	r0, r3
 8000526:	f000 fa4b 	bl	80009c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_GPIO_PA5_Pin MCU_GPIO_PA6_Pin MCU_GPIO_PA7_Pin MCU_GPIO_PA8_Pin */
  GPIO_InitStruct.Pin = MCU_GPIO_PA5_Pin|MCU_GPIO_PA6_Pin|MCU_GPIO_PA7_Pin|MCU_GPIO_PA8_Pin;
 800052a:	0021      	movs	r1, r4
 800052c:	187b      	adds	r3, r7, r1
 800052e:	22f0      	movs	r2, #240	@ 0xf0
 8000530:	0052      	lsls	r2, r2, #1
 8000532:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2201      	movs	r2, #1
 8000538:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2200      	movs	r2, #0
 800053e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2200      	movs	r2, #0
 8000544:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000546:	187a      	adds	r2, r7, r1
 8000548:	23a0      	movs	r3, #160	@ 0xa0
 800054a:	05db      	lsls	r3, r3, #23
 800054c:	0011      	movs	r1, r2
 800054e:	0018      	movs	r0, r3
 8000550:	f000 fa36 	bl	80009c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000554:	46c0      	nop			@ (mov r8, r8)
 8000556:	46bd      	mov	sp, r7
 8000558:	b009      	add	sp, #36	@ 0x24
 800055a:	bd90      	pop	{r4, r7, pc}
 800055c:	40021000 	.word	0x40021000

08000560 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000564:	b672      	cpsid	i
}
 8000566:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000568:	46c0      	nop			@ (mov r8, r8)
 800056a:	e7fd      	b.n	8000568 <Error_Handler+0x8>

0800056c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000572:	4b0f      	ldr	r3, [pc, #60]	@ (80005b0 <HAL_MspInit+0x44>)
 8000574:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000576:	4b0e      	ldr	r3, [pc, #56]	@ (80005b0 <HAL_MspInit+0x44>)
 8000578:	2101      	movs	r1, #1
 800057a:	430a      	orrs	r2, r1
 800057c:	641a      	str	r2, [r3, #64]	@ 0x40
 800057e:	4b0c      	ldr	r3, [pc, #48]	@ (80005b0 <HAL_MspInit+0x44>)
 8000580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000582:	2201      	movs	r2, #1
 8000584:	4013      	ands	r3, r2
 8000586:	607b      	str	r3, [r7, #4]
 8000588:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800058a:	4b09      	ldr	r3, [pc, #36]	@ (80005b0 <HAL_MspInit+0x44>)
 800058c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800058e:	4b08      	ldr	r3, [pc, #32]	@ (80005b0 <HAL_MspInit+0x44>)
 8000590:	2180      	movs	r1, #128	@ 0x80
 8000592:	0549      	lsls	r1, r1, #21
 8000594:	430a      	orrs	r2, r1
 8000596:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000598:	4b05      	ldr	r3, [pc, #20]	@ (80005b0 <HAL_MspInit+0x44>)
 800059a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800059c:	2380      	movs	r3, #128	@ 0x80
 800059e:	055b      	lsls	r3, r3, #21
 80005a0:	4013      	ands	r3, r2
 80005a2:	603b      	str	r3, [r7, #0]
 80005a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005a6:	46c0      	nop			@ (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	b002      	add	sp, #8
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	40021000 	.word	0x40021000

080005b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80005b4:	b590      	push	{r4, r7, lr}
 80005b6:	b091      	sub	sp, #68	@ 0x44
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005bc:	232c      	movs	r3, #44	@ 0x2c
 80005be:	18fb      	adds	r3, r7, r3
 80005c0:	0018      	movs	r0, r3
 80005c2:	2314      	movs	r3, #20
 80005c4:	001a      	movs	r2, r3
 80005c6:	2100      	movs	r1, #0
 80005c8:	f001 fe2e 	bl	8002228 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005cc:	2410      	movs	r4, #16
 80005ce:	193b      	adds	r3, r7, r4
 80005d0:	0018      	movs	r0, r3
 80005d2:	231c      	movs	r3, #28
 80005d4:	001a      	movs	r2, r3
 80005d6:	2100      	movs	r1, #0
 80005d8:	f001 fe26 	bl	8002228 <memset>
  if(hi2c->Instance==I2C1)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a22      	ldr	r2, [pc, #136]	@ (800066c <HAL_I2C_MspInit+0xb8>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d13d      	bne.n	8000662 <HAL_I2C_MspInit+0xae>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80005e6:	193b      	adds	r3, r7, r4
 80005e8:	2202      	movs	r2, #2
 80005ea:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80005ec:	193b      	adds	r3, r7, r4
 80005ee:	2200      	movs	r2, #0
 80005f0:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005f2:	193b      	adds	r3, r7, r4
 80005f4:	0018      	movs	r0, r3
 80005f6:	f001 fd2b 	bl	8002050 <HAL_RCCEx_PeriphCLKConfig>
 80005fa:	1e03      	subs	r3, r0, #0
 80005fc:	d001      	beq.n	8000602 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80005fe:	f7ff ffaf 	bl	8000560 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000602:	4b1b      	ldr	r3, [pc, #108]	@ (8000670 <HAL_I2C_MspInit+0xbc>)
 8000604:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000606:	4b1a      	ldr	r3, [pc, #104]	@ (8000670 <HAL_I2C_MspInit+0xbc>)
 8000608:	2102      	movs	r1, #2
 800060a:	430a      	orrs	r2, r1
 800060c:	635a      	str	r2, [r3, #52]	@ 0x34
 800060e:	4b18      	ldr	r3, [pc, #96]	@ (8000670 <HAL_I2C_MspInit+0xbc>)
 8000610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000612:	2202      	movs	r2, #2
 8000614:	4013      	ands	r3, r2
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800061a:	212c      	movs	r1, #44	@ 0x2c
 800061c:	187b      	adds	r3, r7, r1
 800061e:	22c0      	movs	r2, #192	@ 0xc0
 8000620:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000622:	187b      	adds	r3, r7, r1
 8000624:	2212      	movs	r2, #18
 8000626:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000634:	187b      	adds	r3, r7, r1
 8000636:	2206      	movs	r2, #6
 8000638:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800063a:	187b      	adds	r3, r7, r1
 800063c:	4a0d      	ldr	r2, [pc, #52]	@ (8000674 <HAL_I2C_MspInit+0xc0>)
 800063e:	0019      	movs	r1, r3
 8000640:	0010      	movs	r0, r2
 8000642:	f000 f9bd 	bl	80009c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000646:	4b0a      	ldr	r3, [pc, #40]	@ (8000670 <HAL_I2C_MspInit+0xbc>)
 8000648:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800064a:	4b09      	ldr	r3, [pc, #36]	@ (8000670 <HAL_I2C_MspInit+0xbc>)
 800064c:	2180      	movs	r1, #128	@ 0x80
 800064e:	0389      	lsls	r1, r1, #14
 8000650:	430a      	orrs	r2, r1
 8000652:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000654:	4b06      	ldr	r3, [pc, #24]	@ (8000670 <HAL_I2C_MspInit+0xbc>)
 8000656:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000658:	2380      	movs	r3, #128	@ 0x80
 800065a:	039b      	lsls	r3, r3, #14
 800065c:	4013      	ands	r3, r2
 800065e:	60bb      	str	r3, [r7, #8]
 8000660:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000662:	46c0      	nop			@ (mov r8, r8)
 8000664:	46bd      	mov	sp, r7
 8000666:	b011      	add	sp, #68	@ 0x44
 8000668:	bd90      	pop	{r4, r7, pc}
 800066a:	46c0      	nop			@ (mov r8, r8)
 800066c:	40005400 	.word	0x40005400
 8000670:	40021000 	.word	0x40021000
 8000674:	50000400 	.word	0x50000400

08000678 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800067c:	46c0      	nop			@ (mov r8, r8)
 800067e:	e7fd      	b.n	800067c <NMI_Handler+0x4>

08000680 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000684:	46c0      	nop			@ (mov r8, r8)
 8000686:	e7fd      	b.n	8000684 <HardFault_Handler+0x4>

08000688 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800068c:	46c0      	nop			@ (mov r8, r8)
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}

08000692 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000692:	b580      	push	{r7, lr}
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000696:	46c0      	nop			@ (mov r8, r8)
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}

0800069c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006a0:	f000 f89a 	bl	80007d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a4:	46c0      	nop			@ (mov r8, r8)
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
	...

080006ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80006b0:	4b03      	ldr	r3, [pc, #12]	@ (80006c0 <SystemInit+0x14>)
 80006b2:	2280      	movs	r2, #128	@ 0x80
 80006b4:	0512      	lsls	r2, r2, #20
 80006b6:	609a      	str	r2, [r3, #8]
#endif
}
 80006b8:	46c0      	nop			@ (mov r8, r8)
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	46c0      	nop			@ (mov r8, r8)
 80006c0:	e000ed00 	.word	0xe000ed00

080006c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006c4:	480d      	ldr	r0, [pc, #52]	@ (80006fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006c8:	f7ff fff0 	bl	80006ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80006cc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80006ce:	e003      	b.n	80006d8 <LoopCopyDataInit>

080006d0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80006d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000700 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80006d2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80006d4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80006d6:	3104      	adds	r1, #4

080006d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80006d8:	480a      	ldr	r0, [pc, #40]	@ (8000704 <LoopForever+0xa>)
  ldr r3, =_edata
 80006da:	4b0b      	ldr	r3, [pc, #44]	@ (8000708 <LoopForever+0xe>)
  adds r2, r0, r1
 80006dc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80006de:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80006e0:	d3f6      	bcc.n	80006d0 <CopyDataInit>
  ldr r2, =_sbss
 80006e2:	4a0a      	ldr	r2, [pc, #40]	@ (800070c <LoopForever+0x12>)
  b LoopFillZerobss
 80006e4:	e002      	b.n	80006ec <LoopFillZerobss>

080006e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80006e6:	2300      	movs	r3, #0
  str  r3, [r2]
 80006e8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006ea:	3204      	adds	r2, #4

080006ec <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80006ec:	4b08      	ldr	r3, [pc, #32]	@ (8000710 <LoopForever+0x16>)
  cmp r2, r3
 80006ee:	429a      	cmp	r2, r3
  bcc FillZerobss
 80006f0:	d3f9      	bcc.n	80006e6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80006f2:	f001 fda1 	bl	8002238 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006f6:	f7ff fd93 	bl	8000220 <main>

080006fa <LoopForever>:

LoopForever:
    b LoopForever
 80006fa:	e7fe      	b.n	80006fa <LoopForever>
  ldr   r0, =_estack
 80006fc:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000700:	080022e0 	.word	0x080022e0
  ldr r0, =_sdata
 8000704:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000708:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 800070c:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000710:	20000088 	.word	0x20000088

08000714 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000714:	e7fe      	b.n	8000714 <ADC1_IRQHandler>

08000716 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	b082      	sub	sp, #8
 800071a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800071c:	1dfb      	adds	r3, r7, #7
 800071e:	2200      	movs	r2, #0
 8000720:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000722:	2003      	movs	r0, #3
 8000724:	f000 f80e 	bl	8000744 <HAL_InitTick>
 8000728:	1e03      	subs	r3, r0, #0
 800072a:	d003      	beq.n	8000734 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 800072c:	1dfb      	adds	r3, r7, #7
 800072e:	2201      	movs	r2, #1
 8000730:	701a      	strb	r2, [r3, #0]
 8000732:	e001      	b.n	8000738 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000734:	f7ff ff1a 	bl	800056c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000738:	1dfb      	adds	r3, r7, #7
 800073a:	781b      	ldrb	r3, [r3, #0]
}
 800073c:	0018      	movs	r0, r3
 800073e:	46bd      	mov	sp, r7
 8000740:	b002      	add	sp, #8
 8000742:	bd80      	pop	{r7, pc}

08000744 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000744:	b590      	push	{r4, r7, lr}
 8000746:	b085      	sub	sp, #20
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800074c:	230f      	movs	r3, #15
 800074e:	18fb      	adds	r3, r7, r3
 8000750:	2200      	movs	r2, #0
 8000752:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000754:	4b1d      	ldr	r3, [pc, #116]	@ (80007cc <HAL_InitTick+0x88>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d02b      	beq.n	80007b4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 800075c:	4b1c      	ldr	r3, [pc, #112]	@ (80007d0 <HAL_InitTick+0x8c>)
 800075e:	681c      	ldr	r4, [r3, #0]
 8000760:	4b1a      	ldr	r3, [pc, #104]	@ (80007cc <HAL_InitTick+0x88>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	0019      	movs	r1, r3
 8000766:	23fa      	movs	r3, #250	@ 0xfa
 8000768:	0098      	lsls	r0, r3, #2
 800076a:	f7ff fccd 	bl	8000108 <__udivsi3>
 800076e:	0003      	movs	r3, r0
 8000770:	0019      	movs	r1, r3
 8000772:	0020      	movs	r0, r4
 8000774:	f7ff fcc8 	bl	8000108 <__udivsi3>
 8000778:	0003      	movs	r3, r0
 800077a:	0018      	movs	r0, r3
 800077c:	f000 f913 	bl	80009a6 <HAL_SYSTICK_Config>
 8000780:	1e03      	subs	r3, r0, #0
 8000782:	d112      	bne.n	80007aa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	2b03      	cmp	r3, #3
 8000788:	d80a      	bhi.n	80007a0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800078a:	6879      	ldr	r1, [r7, #4]
 800078c:	2301      	movs	r3, #1
 800078e:	425b      	negs	r3, r3
 8000790:	2200      	movs	r2, #0
 8000792:	0018      	movs	r0, r3
 8000794:	f000 f8f2 	bl	800097c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000798:	4b0e      	ldr	r3, [pc, #56]	@ (80007d4 <HAL_InitTick+0x90>)
 800079a:	687a      	ldr	r2, [r7, #4]
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	e00d      	b.n	80007bc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80007a0:	230f      	movs	r3, #15
 80007a2:	18fb      	adds	r3, r7, r3
 80007a4:	2201      	movs	r2, #1
 80007a6:	701a      	strb	r2, [r3, #0]
 80007a8:	e008      	b.n	80007bc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007aa:	230f      	movs	r3, #15
 80007ac:	18fb      	adds	r3, r7, r3
 80007ae:	2201      	movs	r2, #1
 80007b0:	701a      	strb	r2, [r3, #0]
 80007b2:	e003      	b.n	80007bc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007b4:	230f      	movs	r3, #15
 80007b6:	18fb      	adds	r3, r7, r3
 80007b8:	2201      	movs	r2, #1
 80007ba:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80007bc:	230f      	movs	r3, #15
 80007be:	18fb      	adds	r3, r7, r3
 80007c0:	781b      	ldrb	r3, [r3, #0]
}
 80007c2:	0018      	movs	r0, r3
 80007c4:	46bd      	mov	sp, r7
 80007c6:	b005      	add	sp, #20
 80007c8:	bd90      	pop	{r4, r7, pc}
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	20000008 	.word	0x20000008
 80007d0:	20000000 	.word	0x20000000
 80007d4:	20000004 	.word	0x20000004

080007d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007dc:	4b05      	ldr	r3, [pc, #20]	@ (80007f4 <HAL_IncTick+0x1c>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	001a      	movs	r2, r3
 80007e2:	4b05      	ldr	r3, [pc, #20]	@ (80007f8 <HAL_IncTick+0x20>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	18d2      	adds	r2, r2, r3
 80007e8:	4b03      	ldr	r3, [pc, #12]	@ (80007f8 <HAL_IncTick+0x20>)
 80007ea:	601a      	str	r2, [r3, #0]
}
 80007ec:	46c0      	nop			@ (mov r8, r8)
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			@ (mov r8, r8)
 80007f4:	20000008 	.word	0x20000008
 80007f8:	20000084 	.word	0x20000084

080007fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000800:	4b02      	ldr	r3, [pc, #8]	@ (800080c <HAL_GetTick+0x10>)
 8000802:	681b      	ldr	r3, [r3, #0]
}
 8000804:	0018      	movs	r0, r3
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	20000084 	.word	0x20000084

08000810 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000818:	f7ff fff0 	bl	80007fc <HAL_GetTick>
 800081c:	0003      	movs	r3, r0
 800081e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	3301      	adds	r3, #1
 8000828:	d005      	beq.n	8000836 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800082a:	4b0a      	ldr	r3, [pc, #40]	@ (8000854 <HAL_Delay+0x44>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	001a      	movs	r2, r3
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	189b      	adds	r3, r3, r2
 8000834:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	f7ff ffe0 	bl	80007fc <HAL_GetTick>
 800083c:	0002      	movs	r2, r0
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	1ad3      	subs	r3, r2, r3
 8000842:	68fa      	ldr	r2, [r7, #12]
 8000844:	429a      	cmp	r2, r3
 8000846:	d8f7      	bhi.n	8000838 <HAL_Delay+0x28>
  {
  }
}
 8000848:	46c0      	nop			@ (mov r8, r8)
 800084a:	46c0      	nop			@ (mov r8, r8)
 800084c:	46bd      	mov	sp, r7
 800084e:	b004      	add	sp, #16
 8000850:	bd80      	pop	{r7, pc}
 8000852:	46c0      	nop			@ (mov r8, r8)
 8000854:	20000008 	.word	0x20000008

08000858 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000858:	b590      	push	{r4, r7, lr}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	0002      	movs	r2, r0
 8000860:	6039      	str	r1, [r7, #0]
 8000862:	1dfb      	adds	r3, r7, #7
 8000864:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000866:	1dfb      	adds	r3, r7, #7
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	2b7f      	cmp	r3, #127	@ 0x7f
 800086c:	d828      	bhi.n	80008c0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800086e:	4a2f      	ldr	r2, [pc, #188]	@ (800092c <__NVIC_SetPriority+0xd4>)
 8000870:	1dfb      	adds	r3, r7, #7
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	b25b      	sxtb	r3, r3
 8000876:	089b      	lsrs	r3, r3, #2
 8000878:	33c0      	adds	r3, #192	@ 0xc0
 800087a:	009b      	lsls	r3, r3, #2
 800087c:	589b      	ldr	r3, [r3, r2]
 800087e:	1dfa      	adds	r2, r7, #7
 8000880:	7812      	ldrb	r2, [r2, #0]
 8000882:	0011      	movs	r1, r2
 8000884:	2203      	movs	r2, #3
 8000886:	400a      	ands	r2, r1
 8000888:	00d2      	lsls	r2, r2, #3
 800088a:	21ff      	movs	r1, #255	@ 0xff
 800088c:	4091      	lsls	r1, r2
 800088e:	000a      	movs	r2, r1
 8000890:	43d2      	mvns	r2, r2
 8000892:	401a      	ands	r2, r3
 8000894:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	019b      	lsls	r3, r3, #6
 800089a:	22ff      	movs	r2, #255	@ 0xff
 800089c:	401a      	ands	r2, r3
 800089e:	1dfb      	adds	r3, r7, #7
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	0018      	movs	r0, r3
 80008a4:	2303      	movs	r3, #3
 80008a6:	4003      	ands	r3, r0
 80008a8:	00db      	lsls	r3, r3, #3
 80008aa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008ac:	481f      	ldr	r0, [pc, #124]	@ (800092c <__NVIC_SetPriority+0xd4>)
 80008ae:	1dfb      	adds	r3, r7, #7
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	b25b      	sxtb	r3, r3
 80008b4:	089b      	lsrs	r3, r3, #2
 80008b6:	430a      	orrs	r2, r1
 80008b8:	33c0      	adds	r3, #192	@ 0xc0
 80008ba:	009b      	lsls	r3, r3, #2
 80008bc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008be:	e031      	b.n	8000924 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008c0:	4a1b      	ldr	r2, [pc, #108]	@ (8000930 <__NVIC_SetPriority+0xd8>)
 80008c2:	1dfb      	adds	r3, r7, #7
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	0019      	movs	r1, r3
 80008c8:	230f      	movs	r3, #15
 80008ca:	400b      	ands	r3, r1
 80008cc:	3b08      	subs	r3, #8
 80008ce:	089b      	lsrs	r3, r3, #2
 80008d0:	3306      	adds	r3, #6
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	18d3      	adds	r3, r2, r3
 80008d6:	3304      	adds	r3, #4
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	1dfa      	adds	r2, r7, #7
 80008dc:	7812      	ldrb	r2, [r2, #0]
 80008de:	0011      	movs	r1, r2
 80008e0:	2203      	movs	r2, #3
 80008e2:	400a      	ands	r2, r1
 80008e4:	00d2      	lsls	r2, r2, #3
 80008e6:	21ff      	movs	r1, #255	@ 0xff
 80008e8:	4091      	lsls	r1, r2
 80008ea:	000a      	movs	r2, r1
 80008ec:	43d2      	mvns	r2, r2
 80008ee:	401a      	ands	r2, r3
 80008f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	019b      	lsls	r3, r3, #6
 80008f6:	22ff      	movs	r2, #255	@ 0xff
 80008f8:	401a      	ands	r2, r3
 80008fa:	1dfb      	adds	r3, r7, #7
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	0018      	movs	r0, r3
 8000900:	2303      	movs	r3, #3
 8000902:	4003      	ands	r3, r0
 8000904:	00db      	lsls	r3, r3, #3
 8000906:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000908:	4809      	ldr	r0, [pc, #36]	@ (8000930 <__NVIC_SetPriority+0xd8>)
 800090a:	1dfb      	adds	r3, r7, #7
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	001c      	movs	r4, r3
 8000910:	230f      	movs	r3, #15
 8000912:	4023      	ands	r3, r4
 8000914:	3b08      	subs	r3, #8
 8000916:	089b      	lsrs	r3, r3, #2
 8000918:	430a      	orrs	r2, r1
 800091a:	3306      	adds	r3, #6
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	18c3      	adds	r3, r0, r3
 8000920:	3304      	adds	r3, #4
 8000922:	601a      	str	r2, [r3, #0]
}
 8000924:	46c0      	nop			@ (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	b003      	add	sp, #12
 800092a:	bd90      	pop	{r4, r7, pc}
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	1e5a      	subs	r2, r3, #1
 8000940:	2380      	movs	r3, #128	@ 0x80
 8000942:	045b      	lsls	r3, r3, #17
 8000944:	429a      	cmp	r2, r3
 8000946:	d301      	bcc.n	800094c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000948:	2301      	movs	r3, #1
 800094a:	e010      	b.n	800096e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800094c:	4b0a      	ldr	r3, [pc, #40]	@ (8000978 <SysTick_Config+0x44>)
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	3a01      	subs	r2, #1
 8000952:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000954:	2301      	movs	r3, #1
 8000956:	425b      	negs	r3, r3
 8000958:	2103      	movs	r1, #3
 800095a:	0018      	movs	r0, r3
 800095c:	f7ff ff7c 	bl	8000858 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000960:	4b05      	ldr	r3, [pc, #20]	@ (8000978 <SysTick_Config+0x44>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000966:	4b04      	ldr	r3, [pc, #16]	@ (8000978 <SysTick_Config+0x44>)
 8000968:	2207      	movs	r2, #7
 800096a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800096c:	2300      	movs	r3, #0
}
 800096e:	0018      	movs	r0, r3
 8000970:	46bd      	mov	sp, r7
 8000972:	b002      	add	sp, #8
 8000974:	bd80      	pop	{r7, pc}
 8000976:	46c0      	nop			@ (mov r8, r8)
 8000978:	e000e010 	.word	0xe000e010

0800097c <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	60b9      	str	r1, [r7, #8]
 8000984:	607a      	str	r2, [r7, #4]
 8000986:	210f      	movs	r1, #15
 8000988:	187b      	adds	r3, r7, r1
 800098a:	1c02      	adds	r2, r0, #0
 800098c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800098e:	68ba      	ldr	r2, [r7, #8]
 8000990:	187b      	adds	r3, r7, r1
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	b25b      	sxtb	r3, r3
 8000996:	0011      	movs	r1, r2
 8000998:	0018      	movs	r0, r3
 800099a:	f7ff ff5d 	bl	8000858 <__NVIC_SetPriority>
}
 800099e:	46c0      	nop			@ (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b004      	add	sp, #16
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b082      	sub	sp, #8
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	0018      	movs	r0, r3
 80009b2:	f7ff ffbf 	bl	8000934 <SysTick_Config>
 80009b6:	0003      	movs	r3, r0
}
 80009b8:	0018      	movs	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b002      	add	sp, #8
 80009be:	bd80      	pop	{r7, pc}

080009c0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
 80009c8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80009ca:	2300      	movs	r3, #0
 80009cc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80009ce:	e14d      	b.n	8000c6c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	2101      	movs	r1, #1
 80009d6:	693a      	ldr	r2, [r7, #16]
 80009d8:	4091      	lsls	r1, r2
 80009da:	000a      	movs	r2, r1
 80009dc:	4013      	ands	r3, r2
 80009de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d100      	bne.n	80009e8 <HAL_GPIO_Init+0x28>
 80009e6:	e13e      	b.n	8000c66 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	d003      	beq.n	80009f8 <HAL_GPIO_Init+0x38>
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	2b12      	cmp	r3, #18
 80009f6:	d125      	bne.n	8000a44 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	08da      	lsrs	r2, r3, #3
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	3208      	adds	r2, #8
 8000a00:	0092      	lsls	r2, r2, #2
 8000a02:	58d3      	ldr	r3, [r2, r3]
 8000a04:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	2207      	movs	r2, #7
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	009b      	lsls	r3, r3, #2
 8000a0e:	220f      	movs	r2, #15
 8000a10:	409a      	lsls	r2, r3
 8000a12:	0013      	movs	r3, r2
 8000a14:	43da      	mvns	r2, r3
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	691b      	ldr	r3, [r3, #16]
 8000a20:	220f      	movs	r2, #15
 8000a22:	401a      	ands	r2, r3
 8000a24:	693b      	ldr	r3, [r7, #16]
 8000a26:	2107      	movs	r1, #7
 8000a28:	400b      	ands	r3, r1
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	409a      	lsls	r2, r3
 8000a2e:	0013      	movs	r3, r2
 8000a30:	697a      	ldr	r2, [r7, #20]
 8000a32:	4313      	orrs	r3, r2
 8000a34:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	08da      	lsrs	r2, r3, #3
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	3208      	adds	r2, #8
 8000a3e:	0092      	lsls	r2, r2, #2
 8000a40:	6979      	ldr	r1, [r7, #20]
 8000a42:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8000a4a:	693b      	ldr	r3, [r7, #16]
 8000a4c:	005b      	lsls	r3, r3, #1
 8000a4e:	2203      	movs	r2, #3
 8000a50:	409a      	lsls	r2, r3
 8000a52:	0013      	movs	r3, r2
 8000a54:	43da      	mvns	r2, r3
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	4013      	ands	r3, r2
 8000a5a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	2203      	movs	r2, #3
 8000a62:	401a      	ands	r2, r3
 8000a64:	693b      	ldr	r3, [r7, #16]
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	409a      	lsls	r2, r3
 8000a6a:	0013      	movs	r3, r2
 8000a6c:	697a      	ldr	r2, [r7, #20]
 8000a6e:	4313      	orrs	r3, r2
 8000a70:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	697a      	ldr	r2, [r7, #20]
 8000a76:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d00b      	beq.n	8000a98 <HAL_GPIO_Init+0xd8>
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	2b02      	cmp	r3, #2
 8000a86:	d007      	beq.n	8000a98 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a8c:	2b11      	cmp	r3, #17
 8000a8e:	d003      	beq.n	8000a98 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	2b12      	cmp	r3, #18
 8000a96:	d130      	bne.n	8000afa <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	689b      	ldr	r3, [r3, #8]
 8000a9c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000a9e:	693b      	ldr	r3, [r7, #16]
 8000aa0:	005b      	lsls	r3, r3, #1
 8000aa2:	2203      	movs	r2, #3
 8000aa4:	409a      	lsls	r2, r3
 8000aa6:	0013      	movs	r3, r2
 8000aa8:	43da      	mvns	r2, r3
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	4013      	ands	r3, r2
 8000aae:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	68da      	ldr	r2, [r3, #12]
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	409a      	lsls	r2, r3
 8000aba:	0013      	movs	r3, r2
 8000abc:	697a      	ldr	r2, [r7, #20]
 8000abe:	4313      	orrs	r3, r2
 8000ac0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	697a      	ldr	r2, [r7, #20]
 8000ac6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ace:	2201      	movs	r2, #1
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	409a      	lsls	r2, r3
 8000ad4:	0013      	movs	r3, r2
 8000ad6:	43da      	mvns	r2, r3
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	4013      	ands	r3, r2
 8000adc:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	091b      	lsrs	r3, r3, #4
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	401a      	ands	r2, r3
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	409a      	lsls	r2, r3
 8000aec:	0013      	movs	r3, r2
 8000aee:	697a      	ldr	r2, [r7, #20]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	697a      	ldr	r2, [r7, #20]
 8000af8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	2b03      	cmp	r3, #3
 8000b00:	d017      	beq.n	8000b32 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	68db      	ldr	r3, [r3, #12]
 8000b06:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	2203      	movs	r2, #3
 8000b0e:	409a      	lsls	r2, r3
 8000b10:	0013      	movs	r3, r2
 8000b12:	43da      	mvns	r2, r3
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	4013      	ands	r3, r2
 8000b18:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	689a      	ldr	r2, [r3, #8]
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	005b      	lsls	r3, r3, #1
 8000b22:	409a      	lsls	r2, r3
 8000b24:	0013      	movs	r3, r2
 8000b26:	697a      	ldr	r2, [r7, #20]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	697a      	ldr	r2, [r7, #20]
 8000b30:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	685a      	ldr	r2, [r3, #4]
 8000b36:	2380      	movs	r3, #128	@ 0x80
 8000b38:	055b      	lsls	r3, r3, #21
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	d100      	bne.n	8000b40 <HAL_GPIO_Init+0x180>
 8000b3e:	e092      	b.n	8000c66 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000b40:	4a50      	ldr	r2, [pc, #320]	@ (8000c84 <HAL_GPIO_Init+0x2c4>)
 8000b42:	693b      	ldr	r3, [r7, #16]
 8000b44:	089b      	lsrs	r3, r3, #2
 8000b46:	3318      	adds	r3, #24
 8000b48:	009b      	lsls	r3, r3, #2
 8000b4a:	589b      	ldr	r3, [r3, r2]
 8000b4c:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000b4e:	693b      	ldr	r3, [r7, #16]
 8000b50:	2203      	movs	r2, #3
 8000b52:	4013      	ands	r3, r2
 8000b54:	00db      	lsls	r3, r3, #3
 8000b56:	220f      	movs	r2, #15
 8000b58:	409a      	lsls	r2, r3
 8000b5a:	0013      	movs	r3, r2
 8000b5c:	43da      	mvns	r2, r3
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	4013      	ands	r3, r2
 8000b62:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000b64:	687a      	ldr	r2, [r7, #4]
 8000b66:	23a0      	movs	r3, #160	@ 0xa0
 8000b68:	05db      	lsls	r3, r3, #23
 8000b6a:	429a      	cmp	r2, r3
 8000b6c:	d013      	beq.n	8000b96 <HAL_GPIO_Init+0x1d6>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4a45      	ldr	r2, [pc, #276]	@ (8000c88 <HAL_GPIO_Init+0x2c8>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d00d      	beq.n	8000b92 <HAL_GPIO_Init+0x1d2>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4a44      	ldr	r2, [pc, #272]	@ (8000c8c <HAL_GPIO_Init+0x2cc>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d007      	beq.n	8000b8e <HAL_GPIO_Init+0x1ce>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4a43      	ldr	r2, [pc, #268]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d101      	bne.n	8000b8a <HAL_GPIO_Init+0x1ca>
 8000b86:	2305      	movs	r3, #5
 8000b88:	e006      	b.n	8000b98 <HAL_GPIO_Init+0x1d8>
 8000b8a:	2306      	movs	r3, #6
 8000b8c:	e004      	b.n	8000b98 <HAL_GPIO_Init+0x1d8>
 8000b8e:	2302      	movs	r3, #2
 8000b90:	e002      	b.n	8000b98 <HAL_GPIO_Init+0x1d8>
 8000b92:	2301      	movs	r3, #1
 8000b94:	e000      	b.n	8000b98 <HAL_GPIO_Init+0x1d8>
 8000b96:	2300      	movs	r3, #0
 8000b98:	693a      	ldr	r2, [r7, #16]
 8000b9a:	2103      	movs	r1, #3
 8000b9c:	400a      	ands	r2, r1
 8000b9e:	00d2      	lsls	r2, r2, #3
 8000ba0:	4093      	lsls	r3, r2
 8000ba2:	697a      	ldr	r2, [r7, #20]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000ba8:	4936      	ldr	r1, [pc, #216]	@ (8000c84 <HAL_GPIO_Init+0x2c4>)
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	089b      	lsrs	r3, r3, #2
 8000bae:	3318      	adds	r3, #24
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	697a      	ldr	r2, [r7, #20]
 8000bb4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8000bb6:	4a33      	ldr	r2, [pc, #204]	@ (8000c84 <HAL_GPIO_Init+0x2c4>)
 8000bb8:	2380      	movs	r3, #128	@ 0x80
 8000bba:	58d3      	ldr	r3, [r2, r3]
 8000bbc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	43da      	mvns	r2, r3
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	685a      	ldr	r2, [r3, #4]
 8000bcc:	2380      	movs	r3, #128	@ 0x80
 8000bce:	025b      	lsls	r3, r3, #9
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	d003      	beq.n	8000bdc <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8000bd4:	697a      	ldr	r2, [r7, #20]
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000bdc:	4929      	ldr	r1, [pc, #164]	@ (8000c84 <HAL_GPIO_Init+0x2c4>)
 8000bde:	2280      	movs	r2, #128	@ 0x80
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8000be4:	4a27      	ldr	r2, [pc, #156]	@ (8000c84 <HAL_GPIO_Init+0x2c4>)
 8000be6:	2384      	movs	r3, #132	@ 0x84
 8000be8:	58d3      	ldr	r3, [r2, r3]
 8000bea:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	43da      	mvns	r2, r3
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685a      	ldr	r2, [r3, #4]
 8000bfa:	2380      	movs	r3, #128	@ 0x80
 8000bfc:	029b      	lsls	r3, r3, #10
 8000bfe:	4013      	ands	r3, r2
 8000c00:	d003      	beq.n	8000c0a <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8000c02:	697a      	ldr	r2, [r7, #20]
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	4313      	orrs	r3, r2
 8000c08:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000c0a:	491e      	ldr	r1, [pc, #120]	@ (8000c84 <HAL_GPIO_Init+0x2c4>)
 8000c0c:	2284      	movs	r2, #132	@ 0x84
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000c12:	4b1c      	ldr	r3, [pc, #112]	@ (8000c84 <HAL_GPIO_Init+0x2c4>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	43da      	mvns	r2, r3
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	685a      	ldr	r2, [r3, #4]
 8000c26:	2380      	movs	r3, #128	@ 0x80
 8000c28:	035b      	lsls	r3, r3, #13
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	d003      	beq.n	8000c36 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8000c2e:	697a      	ldr	r2, [r7, #20]
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000c36:	4b13      	ldr	r3, [pc, #76]	@ (8000c84 <HAL_GPIO_Init+0x2c4>)
 8000c38:	697a      	ldr	r2, [r7, #20]
 8000c3a:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8000c3c:	4b11      	ldr	r3, [pc, #68]	@ (8000c84 <HAL_GPIO_Init+0x2c4>)
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	43da      	mvns	r2, r3
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	685a      	ldr	r2, [r3, #4]
 8000c50:	2380      	movs	r3, #128	@ 0x80
 8000c52:	039b      	lsls	r3, r3, #14
 8000c54:	4013      	ands	r3, r2
 8000c56:	d003      	beq.n	8000c60 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8000c58:	697a      	ldr	r2, [r7, #20]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000c60:	4b08      	ldr	r3, [pc, #32]	@ (8000c84 <HAL_GPIO_Init+0x2c4>)
 8000c62:	697a      	ldr	r2, [r7, #20]
 8000c64:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	40da      	lsrs	r2, r3
 8000c74:	1e13      	subs	r3, r2, #0
 8000c76:	d000      	beq.n	8000c7a <HAL_GPIO_Init+0x2ba>
 8000c78:	e6aa      	b.n	80009d0 <HAL_GPIO_Init+0x10>
  }
}
 8000c7a:	46c0      	nop			@ (mov r8, r8)
 8000c7c:	46c0      	nop			@ (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b006      	add	sp, #24
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	40021800 	.word	0x40021800
 8000c88:	50000400 	.word	0x50000400
 8000c8c:	50000800 	.word	0x50000800
 8000c90:	50001400 	.word	0x50001400

08000c94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	0008      	movs	r0, r1
 8000c9e:	0011      	movs	r1, r2
 8000ca0:	1cbb      	adds	r3, r7, #2
 8000ca2:	1c02      	adds	r2, r0, #0
 8000ca4:	801a      	strh	r2, [r3, #0]
 8000ca6:	1c7b      	adds	r3, r7, #1
 8000ca8:	1c0a      	adds	r2, r1, #0
 8000caa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cac:	1c7b      	adds	r3, r7, #1
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d004      	beq.n	8000cbe <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cb4:	1cbb      	adds	r3, r7, #2
 8000cb6:	881a      	ldrh	r2, [r3, #0]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000cbc:	e003      	b.n	8000cc6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cbe:	1cbb      	adds	r3, r7, #2
 8000cc0:	881a      	ldrh	r2, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	b002      	add	sp, #8
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d101      	bne.n	8000ce2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e08f      	b.n	8000e02 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2241      	movs	r2, #65	@ 0x41
 8000ce6:	5c9b      	ldrb	r3, [r3, r2]
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d107      	bne.n	8000cfe <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2240      	movs	r2, #64	@ 0x40
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f7ff fc5b 	bl	80005b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2241      	movs	r2, #65	@ 0x41
 8000d02:	2124      	movs	r1, #36	@ 0x24
 8000d04:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	2101      	movs	r1, #1
 8000d12:	438a      	bics	r2, r1
 8000d14:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	685a      	ldr	r2, [r3, #4]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	493b      	ldr	r1, [pc, #236]	@ (8000e0c <HAL_I2C_Init+0x13c>)
 8000d20:	400a      	ands	r2, r1
 8000d22:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	689a      	ldr	r2, [r3, #8]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4938      	ldr	r1, [pc, #224]	@ (8000e10 <HAL_I2C_Init+0x140>)
 8000d30:	400a      	ands	r2, r1
 8000d32:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d108      	bne.n	8000d4e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	689a      	ldr	r2, [r3, #8]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2180      	movs	r1, #128	@ 0x80
 8000d46:	0209      	lsls	r1, r1, #8
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	e007      	b.n	8000d5e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	689a      	ldr	r2, [r3, #8]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	2184      	movs	r1, #132	@ 0x84
 8000d58:	0209      	lsls	r1, r1, #8
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	68db      	ldr	r3, [r3, #12]
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d109      	bne.n	8000d7a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	685a      	ldr	r2, [r3, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2180      	movs	r1, #128	@ 0x80
 8000d72:	0109      	lsls	r1, r1, #4
 8000d74:	430a      	orrs	r2, r1
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	e007      	b.n	8000d8a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	685a      	ldr	r2, [r3, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4923      	ldr	r1, [pc, #140]	@ (8000e14 <HAL_I2C_Init+0x144>)
 8000d86:	400a      	ands	r2, r1
 8000d88:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	685a      	ldr	r2, [r3, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4920      	ldr	r1, [pc, #128]	@ (8000e18 <HAL_I2C_Init+0x148>)
 8000d96:	430a      	orrs	r2, r1
 8000d98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	68da      	ldr	r2, [r3, #12]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	491a      	ldr	r1, [pc, #104]	@ (8000e10 <HAL_I2C_Init+0x140>)
 8000da6:	400a      	ands	r2, r1
 8000da8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	691a      	ldr	r2, [r3, #16]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	695b      	ldr	r3, [r3, #20]
 8000db2:	431a      	orrs	r2, r3
 8000db4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	699b      	ldr	r3, [r3, #24]
 8000dba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	430a      	orrs	r2, r1
 8000dc2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	69d9      	ldr	r1, [r3, #28]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6a1a      	ldr	r2, [r3, #32]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2101      	movs	r1, #1
 8000de0:	430a      	orrs	r2, r1
 8000de2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2200      	movs	r2, #0
 8000de8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2241      	movs	r2, #65	@ 0x41
 8000dee:	2120      	movs	r1, #32
 8000df0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2200      	movs	r2, #0
 8000df6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2242      	movs	r2, #66	@ 0x42
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000e00:	2300      	movs	r3, #0
}
 8000e02:	0018      	movs	r0, r3
 8000e04:	46bd      	mov	sp, r7
 8000e06:	b002      	add	sp, #8
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	46c0      	nop			@ (mov r8, r8)
 8000e0c:	f0ffffff 	.word	0xf0ffffff
 8000e10:	ffff7fff 	.word	0xffff7fff
 8000e14:	fffff7ff 	.word	0xfffff7ff
 8000e18:	02008000 	.word	0x02008000

08000e1c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000e1c:	b590      	push	{r4, r7, lr}
 8000e1e:	b089      	sub	sp, #36	@ 0x24
 8000e20:	af02      	add	r7, sp, #8
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	000c      	movs	r4, r1
 8000e26:	0010      	movs	r0, r2
 8000e28:	0019      	movs	r1, r3
 8000e2a:	230a      	movs	r3, #10
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	1c22      	adds	r2, r4, #0
 8000e30:	801a      	strh	r2, [r3, #0]
 8000e32:	2308      	movs	r3, #8
 8000e34:	18fb      	adds	r3, r7, r3
 8000e36:	1c02      	adds	r2, r0, #0
 8000e38:	801a      	strh	r2, [r3, #0]
 8000e3a:	1dbb      	adds	r3, r7, #6
 8000e3c:	1c0a      	adds	r2, r1, #0
 8000e3e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	2241      	movs	r2, #65	@ 0x41
 8000e44:	5c9b      	ldrb	r3, [r3, r2]
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	2b20      	cmp	r3, #32
 8000e4a:	d000      	beq.n	8000e4e <HAL_I2C_Mem_Write+0x32>
 8000e4c:	e10c      	b.n	8001068 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8000e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d004      	beq.n	8000e5e <HAL_I2C_Mem_Write+0x42>
 8000e54:	232c      	movs	r3, #44	@ 0x2c
 8000e56:	18fb      	adds	r3, r7, r3
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d105      	bne.n	8000e6a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	2280      	movs	r2, #128	@ 0x80
 8000e62:	0092      	lsls	r2, r2, #2
 8000e64:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e0ff      	b.n	800106a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	2240      	movs	r2, #64	@ 0x40
 8000e6e:	5c9b      	ldrb	r3, [r3, r2]
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d101      	bne.n	8000e78 <HAL_I2C_Mem_Write+0x5c>
 8000e74:	2302      	movs	r3, #2
 8000e76:	e0f8      	b.n	800106a <HAL_I2C_Mem_Write+0x24e>
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	2240      	movs	r2, #64	@ 0x40
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000e80:	f7ff fcbc 	bl	80007fc <HAL_GetTick>
 8000e84:	0003      	movs	r3, r0
 8000e86:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000e88:	2380      	movs	r3, #128	@ 0x80
 8000e8a:	0219      	lsls	r1, r3, #8
 8000e8c:	68f8      	ldr	r0, [r7, #12]
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	9300      	str	r3, [sp, #0]
 8000e92:	2319      	movs	r3, #25
 8000e94:	2201      	movs	r2, #1
 8000e96:	f000 fb0b 	bl	80014b0 <I2C_WaitOnFlagUntilTimeout>
 8000e9a:	1e03      	subs	r3, r0, #0
 8000e9c:	d001      	beq.n	8000ea2 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e0e3      	b.n	800106a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	2241      	movs	r2, #65	@ 0x41
 8000ea6:	2121      	movs	r1, #33	@ 0x21
 8000ea8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	2242      	movs	r2, #66	@ 0x42
 8000eae:	2140      	movs	r1, #64	@ 0x40
 8000eb0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ebc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	222c      	movs	r2, #44	@ 0x2c
 8000ec2:	18ba      	adds	r2, r7, r2
 8000ec4:	8812      	ldrh	r2, [r2, #0]
 8000ec6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000ece:	1dbb      	adds	r3, r7, #6
 8000ed0:	881c      	ldrh	r4, [r3, #0]
 8000ed2:	2308      	movs	r3, #8
 8000ed4:	18fb      	adds	r3, r7, r3
 8000ed6:	881a      	ldrh	r2, [r3, #0]
 8000ed8:	230a      	movs	r3, #10
 8000eda:	18fb      	adds	r3, r7, r3
 8000edc:	8819      	ldrh	r1, [r3, #0]
 8000ede:	68f8      	ldr	r0, [r7, #12]
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	9301      	str	r3, [sp, #4]
 8000ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ee6:	9300      	str	r3, [sp, #0]
 8000ee8:	0023      	movs	r3, r4
 8000eea:	f000 f9f9 	bl	80012e0 <I2C_RequestMemoryWrite>
 8000eee:	1e03      	subs	r3, r0, #0
 8000ef0:	d005      	beq.n	8000efe <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2240      	movs	r2, #64	@ 0x40
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	e0b5      	b.n	800106a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	2bff      	cmp	r3, #255	@ 0xff
 8000f06:	d911      	bls.n	8000f2c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	22ff      	movs	r2, #255	@ 0xff
 8000f0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000f12:	b2da      	uxtb	r2, r3
 8000f14:	2380      	movs	r3, #128	@ 0x80
 8000f16:	045c      	lsls	r4, r3, #17
 8000f18:	230a      	movs	r3, #10
 8000f1a:	18fb      	adds	r3, r7, r3
 8000f1c:	8819      	ldrh	r1, [r3, #0]
 8000f1e:	68f8      	ldr	r0, [r7, #12]
 8000f20:	2300      	movs	r3, #0
 8000f22:	9300      	str	r3, [sp, #0]
 8000f24:	0023      	movs	r3, r4
 8000f26:	f000 fc9d 	bl	8001864 <I2C_TransferConfig>
 8000f2a:	e012      	b.n	8000f52 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	2380      	movs	r3, #128	@ 0x80
 8000f3e:	049c      	lsls	r4, r3, #18
 8000f40:	230a      	movs	r3, #10
 8000f42:	18fb      	adds	r3, r7, r3
 8000f44:	8819      	ldrh	r1, [r3, #0]
 8000f46:	68f8      	ldr	r0, [r7, #12]
 8000f48:	2300      	movs	r3, #0
 8000f4a:	9300      	str	r3, [sp, #0]
 8000f4c:	0023      	movs	r3, r4
 8000f4e:	f000 fc89 	bl	8001864 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f52:	697a      	ldr	r2, [r7, #20]
 8000f54:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f000 fb01 	bl	8001560 <I2C_WaitOnTXISFlagUntilTimeout>
 8000f5e:	1e03      	subs	r3, r0, #0
 8000f60:	d001      	beq.n	8000f66 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e081      	b.n	800106a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f6a:	781a      	ldrb	r2, [r3, #0]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	3b01      	subs	r3, #1
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d03a      	beq.n	8001016 <HAL_I2C_Mem_Write+0x1fa>
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d136      	bne.n	8001016 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000fa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000faa:	68f8      	ldr	r0, [r7, #12]
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	9300      	str	r3, [sp, #0]
 8000fb0:	0013      	movs	r3, r2
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2180      	movs	r1, #128	@ 0x80
 8000fb6:	f000 fa7b 	bl	80014b0 <I2C_WaitOnFlagUntilTimeout>
 8000fba:	1e03      	subs	r3, r0, #0
 8000fbc:	d001      	beq.n	8000fc2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e053      	b.n	800106a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	2bff      	cmp	r3, #255	@ 0xff
 8000fca:	d911      	bls.n	8000ff0 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	22ff      	movs	r2, #255	@ 0xff
 8000fd0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000fd6:	b2da      	uxtb	r2, r3
 8000fd8:	2380      	movs	r3, #128	@ 0x80
 8000fda:	045c      	lsls	r4, r3, #17
 8000fdc:	230a      	movs	r3, #10
 8000fde:	18fb      	adds	r3, r7, r3
 8000fe0:	8819      	ldrh	r1, [r3, #0]
 8000fe2:	68f8      	ldr	r0, [r7, #12]
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	0023      	movs	r3, r4
 8000fea:	f000 fc3b 	bl	8001864 <I2C_TransferConfig>
 8000fee:	e012      	b.n	8001016 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000ffe:	b2da      	uxtb	r2, r3
 8001000:	2380      	movs	r3, #128	@ 0x80
 8001002:	049c      	lsls	r4, r3, #18
 8001004:	230a      	movs	r3, #10
 8001006:	18fb      	adds	r3, r7, r3
 8001008:	8819      	ldrh	r1, [r3, #0]
 800100a:	68f8      	ldr	r0, [r7, #12]
 800100c:	2300      	movs	r3, #0
 800100e:	9300      	str	r3, [sp, #0]
 8001010:	0023      	movs	r3, r4
 8001012:	f000 fc27 	bl	8001864 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800101a:	b29b      	uxth	r3, r3
 800101c:	2b00      	cmp	r3, #0
 800101e:	d198      	bne.n	8000f52 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001020:	697a      	ldr	r2, [r7, #20]
 8001022:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	0018      	movs	r0, r3
 8001028:	f000 fae0 	bl	80015ec <I2C_WaitOnSTOPFlagUntilTimeout>
 800102c:	1e03      	subs	r3, r0, #0
 800102e:	d001      	beq.n	8001034 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001030:	2301      	movs	r3, #1
 8001032:	e01a      	b.n	800106a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2220      	movs	r2, #32
 800103a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	490b      	ldr	r1, [pc, #44]	@ (8001074 <HAL_I2C_Mem_Write+0x258>)
 8001048:	400a      	ands	r2, r1
 800104a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2241      	movs	r2, #65	@ 0x41
 8001050:	2120      	movs	r1, #32
 8001052:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	2242      	movs	r2, #66	@ 0x42
 8001058:	2100      	movs	r1, #0
 800105a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	2240      	movs	r2, #64	@ 0x40
 8001060:	2100      	movs	r1, #0
 8001062:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001064:	2300      	movs	r3, #0
 8001066:	e000      	b.n	800106a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001068:	2302      	movs	r3, #2
  }
}
 800106a:	0018      	movs	r0, r3
 800106c:	46bd      	mov	sp, r7
 800106e:	b007      	add	sp, #28
 8001070:	bd90      	pop	{r4, r7, pc}
 8001072:	46c0      	nop			@ (mov r8, r8)
 8001074:	fe00e800 	.word	0xfe00e800

08001078 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001078:	b590      	push	{r4, r7, lr}
 800107a:	b089      	sub	sp, #36	@ 0x24
 800107c:	af02      	add	r7, sp, #8
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	000c      	movs	r4, r1
 8001082:	0010      	movs	r0, r2
 8001084:	0019      	movs	r1, r3
 8001086:	230a      	movs	r3, #10
 8001088:	18fb      	adds	r3, r7, r3
 800108a:	1c22      	adds	r2, r4, #0
 800108c:	801a      	strh	r2, [r3, #0]
 800108e:	2308      	movs	r3, #8
 8001090:	18fb      	adds	r3, r7, r3
 8001092:	1c02      	adds	r2, r0, #0
 8001094:	801a      	strh	r2, [r3, #0]
 8001096:	1dbb      	adds	r3, r7, #6
 8001098:	1c0a      	adds	r2, r1, #0
 800109a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	2241      	movs	r2, #65	@ 0x41
 80010a0:	5c9b      	ldrb	r3, [r3, r2]
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	2b20      	cmp	r3, #32
 80010a6:	d000      	beq.n	80010aa <HAL_I2C_Mem_Read+0x32>
 80010a8:	e110      	b.n	80012cc <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80010aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d004      	beq.n	80010ba <HAL_I2C_Mem_Read+0x42>
 80010b0:	232c      	movs	r3, #44	@ 0x2c
 80010b2:	18fb      	adds	r3, r7, r3
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d105      	bne.n	80010c6 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	2280      	movs	r2, #128	@ 0x80
 80010be:	0092      	lsls	r2, r2, #2
 80010c0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e103      	b.n	80012ce <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	2240      	movs	r2, #64	@ 0x40
 80010ca:	5c9b      	ldrb	r3, [r3, r2]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d101      	bne.n	80010d4 <HAL_I2C_Mem_Read+0x5c>
 80010d0:	2302      	movs	r3, #2
 80010d2:	e0fc      	b.n	80012ce <HAL_I2C_Mem_Read+0x256>
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2240      	movs	r2, #64	@ 0x40
 80010d8:	2101      	movs	r1, #1
 80010da:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80010dc:	f7ff fb8e 	bl	80007fc <HAL_GetTick>
 80010e0:	0003      	movs	r3, r0
 80010e2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80010e4:	2380      	movs	r3, #128	@ 0x80
 80010e6:	0219      	lsls	r1, r3, #8
 80010e8:	68f8      	ldr	r0, [r7, #12]
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	2319      	movs	r3, #25
 80010f0:	2201      	movs	r2, #1
 80010f2:	f000 f9dd 	bl	80014b0 <I2C_WaitOnFlagUntilTimeout>
 80010f6:	1e03      	subs	r3, r0, #0
 80010f8:	d001      	beq.n	80010fe <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e0e7      	b.n	80012ce <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	2241      	movs	r2, #65	@ 0x41
 8001102:	2122      	movs	r1, #34	@ 0x22
 8001104:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	2242      	movs	r2, #66	@ 0x42
 800110a:	2140      	movs	r1, #64	@ 0x40
 800110c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	2200      	movs	r2, #0
 8001112:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001118:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	222c      	movs	r2, #44	@ 0x2c
 800111e:	18ba      	adds	r2, r7, r2
 8001120:	8812      	ldrh	r2, [r2, #0]
 8001122:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2200      	movs	r2, #0
 8001128:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800112a:	1dbb      	adds	r3, r7, #6
 800112c:	881c      	ldrh	r4, [r3, #0]
 800112e:	2308      	movs	r3, #8
 8001130:	18fb      	adds	r3, r7, r3
 8001132:	881a      	ldrh	r2, [r3, #0]
 8001134:	230a      	movs	r3, #10
 8001136:	18fb      	adds	r3, r7, r3
 8001138:	8819      	ldrh	r1, [r3, #0]
 800113a:	68f8      	ldr	r0, [r7, #12]
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	9301      	str	r3, [sp, #4]
 8001140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	0023      	movs	r3, r4
 8001146:	f000 f92f 	bl	80013a8 <I2C_RequestMemoryRead>
 800114a:	1e03      	subs	r3, r0, #0
 800114c:	d005      	beq.n	800115a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	2240      	movs	r2, #64	@ 0x40
 8001152:	2100      	movs	r1, #0
 8001154:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	e0b9      	b.n	80012ce <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800115e:	b29b      	uxth	r3, r3
 8001160:	2bff      	cmp	r3, #255	@ 0xff
 8001162:	d911      	bls.n	8001188 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	22ff      	movs	r2, #255	@ 0xff
 8001168:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800116e:	b2da      	uxtb	r2, r3
 8001170:	2380      	movs	r3, #128	@ 0x80
 8001172:	045c      	lsls	r4, r3, #17
 8001174:	230a      	movs	r3, #10
 8001176:	18fb      	adds	r3, r7, r3
 8001178:	8819      	ldrh	r1, [r3, #0]
 800117a:	68f8      	ldr	r0, [r7, #12]
 800117c:	4b56      	ldr	r3, [pc, #344]	@ (80012d8 <HAL_I2C_Mem_Read+0x260>)
 800117e:	9300      	str	r3, [sp, #0]
 8001180:	0023      	movs	r3, r4
 8001182:	f000 fb6f 	bl	8001864 <I2C_TransferConfig>
 8001186:	e012      	b.n	80011ae <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800118c:	b29a      	uxth	r2, r3
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001196:	b2da      	uxtb	r2, r3
 8001198:	2380      	movs	r3, #128	@ 0x80
 800119a:	049c      	lsls	r4, r3, #18
 800119c:	230a      	movs	r3, #10
 800119e:	18fb      	adds	r3, r7, r3
 80011a0:	8819      	ldrh	r1, [r3, #0]
 80011a2:	68f8      	ldr	r0, [r7, #12]
 80011a4:	4b4c      	ldr	r3, [pc, #304]	@ (80012d8 <HAL_I2C_Mem_Read+0x260>)
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	0023      	movs	r3, r4
 80011aa:	f000 fb5b 	bl	8001864 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80011ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80011b0:	68f8      	ldr	r0, [r7, #12]
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	9300      	str	r3, [sp, #0]
 80011b6:	0013      	movs	r3, r2
 80011b8:	2200      	movs	r2, #0
 80011ba:	2104      	movs	r1, #4
 80011bc:	f000 f978 	bl	80014b0 <I2C_WaitOnFlagUntilTimeout>
 80011c0:	1e03      	subs	r3, r0, #0
 80011c2:	d001      	beq.n	80011c8 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	e082      	b.n	80012ce <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d2:	b2d2      	uxtb	r2, r2
 80011d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011da:	1c5a      	adds	r2, r3, #1
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80011e4:	3b01      	subs	r3, #1
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	3b01      	subs	r3, #1
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80011fe:	b29b      	uxth	r3, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	d03a      	beq.n	800127a <HAL_I2C_Mem_Read+0x202>
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001208:	2b00      	cmp	r3, #0
 800120a:	d136      	bne.n	800127a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800120c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800120e:	68f8      	ldr	r0, [r7, #12]
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	9300      	str	r3, [sp, #0]
 8001214:	0013      	movs	r3, r2
 8001216:	2200      	movs	r2, #0
 8001218:	2180      	movs	r1, #128	@ 0x80
 800121a:	f000 f949 	bl	80014b0 <I2C_WaitOnFlagUntilTimeout>
 800121e:	1e03      	subs	r3, r0, #0
 8001220:	d001      	beq.n	8001226 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e053      	b.n	80012ce <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800122a:	b29b      	uxth	r3, r3
 800122c:	2bff      	cmp	r3, #255	@ 0xff
 800122e:	d911      	bls.n	8001254 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	22ff      	movs	r2, #255	@ 0xff
 8001234:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800123a:	b2da      	uxtb	r2, r3
 800123c:	2380      	movs	r3, #128	@ 0x80
 800123e:	045c      	lsls	r4, r3, #17
 8001240:	230a      	movs	r3, #10
 8001242:	18fb      	adds	r3, r7, r3
 8001244:	8819      	ldrh	r1, [r3, #0]
 8001246:	68f8      	ldr	r0, [r7, #12]
 8001248:	2300      	movs	r3, #0
 800124a:	9300      	str	r3, [sp, #0]
 800124c:	0023      	movs	r3, r4
 800124e:	f000 fb09 	bl	8001864 <I2C_TransferConfig>
 8001252:	e012      	b.n	800127a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001258:	b29a      	uxth	r2, r3
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001262:	b2da      	uxtb	r2, r3
 8001264:	2380      	movs	r3, #128	@ 0x80
 8001266:	049c      	lsls	r4, r3, #18
 8001268:	230a      	movs	r3, #10
 800126a:	18fb      	adds	r3, r7, r3
 800126c:	8819      	ldrh	r1, [r3, #0]
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	2300      	movs	r3, #0
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	0023      	movs	r3, r4
 8001276:	f000 faf5 	bl	8001864 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800127e:	b29b      	uxth	r3, r3
 8001280:	2b00      	cmp	r3, #0
 8001282:	d194      	bne.n	80011ae <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001284:	697a      	ldr	r2, [r7, #20]
 8001286:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	0018      	movs	r0, r3
 800128c:	f000 f9ae 	bl	80015ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8001290:	1e03      	subs	r3, r0, #0
 8001292:	d001      	beq.n	8001298 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e01a      	b.n	80012ce <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2220      	movs	r2, #32
 800129e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	685a      	ldr	r2, [r3, #4]
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	490c      	ldr	r1, [pc, #48]	@ (80012dc <HAL_I2C_Mem_Read+0x264>)
 80012ac:	400a      	ands	r2, r1
 80012ae:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2241      	movs	r2, #65	@ 0x41
 80012b4:	2120      	movs	r1, #32
 80012b6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	2242      	movs	r2, #66	@ 0x42
 80012bc:	2100      	movs	r1, #0
 80012be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2240      	movs	r2, #64	@ 0x40
 80012c4:	2100      	movs	r1, #0
 80012c6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80012c8:	2300      	movs	r3, #0
 80012ca:	e000      	b.n	80012ce <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80012cc:	2302      	movs	r3, #2
  }
}
 80012ce:	0018      	movs	r0, r3
 80012d0:	46bd      	mov	sp, r7
 80012d2:	b007      	add	sp, #28
 80012d4:	bd90      	pop	{r4, r7, pc}
 80012d6:	46c0      	nop			@ (mov r8, r8)
 80012d8:	80002400 	.word	0x80002400
 80012dc:	fe00e800 	.word	0xfe00e800

080012e0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80012e0:	b5b0      	push	{r4, r5, r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af02      	add	r7, sp, #8
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	000c      	movs	r4, r1
 80012ea:	0010      	movs	r0, r2
 80012ec:	0019      	movs	r1, r3
 80012ee:	250a      	movs	r5, #10
 80012f0:	197b      	adds	r3, r7, r5
 80012f2:	1c22      	adds	r2, r4, #0
 80012f4:	801a      	strh	r2, [r3, #0]
 80012f6:	2308      	movs	r3, #8
 80012f8:	18fb      	adds	r3, r7, r3
 80012fa:	1c02      	adds	r2, r0, #0
 80012fc:	801a      	strh	r2, [r3, #0]
 80012fe:	1dbb      	adds	r3, r7, #6
 8001300:	1c0a      	adds	r2, r1, #0
 8001302:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001304:	1dbb      	adds	r3, r7, #6
 8001306:	881b      	ldrh	r3, [r3, #0]
 8001308:	b2da      	uxtb	r2, r3
 800130a:	2380      	movs	r3, #128	@ 0x80
 800130c:	045c      	lsls	r4, r3, #17
 800130e:	197b      	adds	r3, r7, r5
 8001310:	8819      	ldrh	r1, [r3, #0]
 8001312:	68f8      	ldr	r0, [r7, #12]
 8001314:	4b23      	ldr	r3, [pc, #140]	@ (80013a4 <I2C_RequestMemoryWrite+0xc4>)
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	0023      	movs	r3, r4
 800131a:	f000 faa3 	bl	8001864 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800131e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001320:	6a39      	ldr	r1, [r7, #32]
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	0018      	movs	r0, r3
 8001326:	f000 f91b 	bl	8001560 <I2C_WaitOnTXISFlagUntilTimeout>
 800132a:	1e03      	subs	r3, r0, #0
 800132c:	d001      	beq.n	8001332 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e033      	b.n	800139a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001332:	1dbb      	adds	r3, r7, #6
 8001334:	881b      	ldrh	r3, [r3, #0]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d107      	bne.n	800134a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800133a:	2308      	movs	r3, #8
 800133c:	18fb      	adds	r3, r7, r3
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	b2da      	uxtb	r2, r3
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	629a      	str	r2, [r3, #40]	@ 0x28
 8001348:	e019      	b.n	800137e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800134a:	2308      	movs	r3, #8
 800134c:	18fb      	adds	r3, r7, r3
 800134e:	881b      	ldrh	r3, [r3, #0]
 8001350:	0a1b      	lsrs	r3, r3, #8
 8001352:	b29b      	uxth	r3, r3
 8001354:	b2da      	uxtb	r2, r3
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800135c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800135e:	6a39      	ldr	r1, [r7, #32]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	0018      	movs	r0, r3
 8001364:	f000 f8fc 	bl	8001560 <I2C_WaitOnTXISFlagUntilTimeout>
 8001368:	1e03      	subs	r3, r0, #0
 800136a:	d001      	beq.n	8001370 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e014      	b.n	800139a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001370:	2308      	movs	r3, #8
 8001372:	18fb      	adds	r3, r7, r3
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	b2da      	uxtb	r2, r3
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800137e:	6a3a      	ldr	r2, [r7, #32]
 8001380:	68f8      	ldr	r0, [r7, #12]
 8001382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001384:	9300      	str	r3, [sp, #0]
 8001386:	0013      	movs	r3, r2
 8001388:	2200      	movs	r2, #0
 800138a:	2180      	movs	r1, #128	@ 0x80
 800138c:	f000 f890 	bl	80014b0 <I2C_WaitOnFlagUntilTimeout>
 8001390:	1e03      	subs	r3, r0, #0
 8001392:	d001      	beq.n	8001398 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e000      	b.n	800139a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001398:	2300      	movs	r3, #0
}
 800139a:	0018      	movs	r0, r3
 800139c:	46bd      	mov	sp, r7
 800139e:	b004      	add	sp, #16
 80013a0:	bdb0      	pop	{r4, r5, r7, pc}
 80013a2:	46c0      	nop			@ (mov r8, r8)
 80013a4:	80002000 	.word	0x80002000

080013a8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80013a8:	b5b0      	push	{r4, r5, r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af02      	add	r7, sp, #8
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	000c      	movs	r4, r1
 80013b2:	0010      	movs	r0, r2
 80013b4:	0019      	movs	r1, r3
 80013b6:	250a      	movs	r5, #10
 80013b8:	197b      	adds	r3, r7, r5
 80013ba:	1c22      	adds	r2, r4, #0
 80013bc:	801a      	strh	r2, [r3, #0]
 80013be:	2308      	movs	r3, #8
 80013c0:	18fb      	adds	r3, r7, r3
 80013c2:	1c02      	adds	r2, r0, #0
 80013c4:	801a      	strh	r2, [r3, #0]
 80013c6:	1dbb      	adds	r3, r7, #6
 80013c8:	1c0a      	adds	r2, r1, #0
 80013ca:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80013cc:	1dbb      	adds	r3, r7, #6
 80013ce:	881b      	ldrh	r3, [r3, #0]
 80013d0:	b2da      	uxtb	r2, r3
 80013d2:	197b      	adds	r3, r7, r5
 80013d4:	8819      	ldrh	r1, [r3, #0]
 80013d6:	68f8      	ldr	r0, [r7, #12]
 80013d8:	4b23      	ldr	r3, [pc, #140]	@ (8001468 <I2C_RequestMemoryRead+0xc0>)
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	2300      	movs	r3, #0
 80013de:	f000 fa41 	bl	8001864 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80013e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013e4:	6a39      	ldr	r1, [r7, #32]
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	0018      	movs	r0, r3
 80013ea:	f000 f8b9 	bl	8001560 <I2C_WaitOnTXISFlagUntilTimeout>
 80013ee:	1e03      	subs	r3, r0, #0
 80013f0:	d001      	beq.n	80013f6 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e033      	b.n	800145e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80013f6:	1dbb      	adds	r3, r7, #6
 80013f8:	881b      	ldrh	r3, [r3, #0]
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d107      	bne.n	800140e <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80013fe:	2308      	movs	r3, #8
 8001400:	18fb      	adds	r3, r7, r3
 8001402:	881b      	ldrh	r3, [r3, #0]
 8001404:	b2da      	uxtb	r2, r3
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	629a      	str	r2, [r3, #40]	@ 0x28
 800140c:	e019      	b.n	8001442 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800140e:	2308      	movs	r3, #8
 8001410:	18fb      	adds	r3, r7, r3
 8001412:	881b      	ldrh	r3, [r3, #0]
 8001414:	0a1b      	lsrs	r3, r3, #8
 8001416:	b29b      	uxth	r3, r3
 8001418:	b2da      	uxtb	r2, r3
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001420:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001422:	6a39      	ldr	r1, [r7, #32]
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	0018      	movs	r0, r3
 8001428:	f000 f89a 	bl	8001560 <I2C_WaitOnTXISFlagUntilTimeout>
 800142c:	1e03      	subs	r3, r0, #0
 800142e:	d001      	beq.n	8001434 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e014      	b.n	800145e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001434:	2308      	movs	r3, #8
 8001436:	18fb      	adds	r3, r7, r3
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	b2da      	uxtb	r2, r3
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001442:	6a3a      	ldr	r2, [r7, #32]
 8001444:	68f8      	ldr	r0, [r7, #12]
 8001446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001448:	9300      	str	r3, [sp, #0]
 800144a:	0013      	movs	r3, r2
 800144c:	2200      	movs	r2, #0
 800144e:	2140      	movs	r1, #64	@ 0x40
 8001450:	f000 f82e 	bl	80014b0 <I2C_WaitOnFlagUntilTimeout>
 8001454:	1e03      	subs	r3, r0, #0
 8001456:	d001      	beq.n	800145c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e000      	b.n	800145e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800145c:	2300      	movs	r3, #0
}
 800145e:	0018      	movs	r0, r3
 8001460:	46bd      	mov	sp, r7
 8001462:	b004      	add	sp, #16
 8001464:	bdb0      	pop	{r4, r5, r7, pc}
 8001466:	46c0      	nop			@ (mov r8, r8)
 8001468:	80002000 	.word	0x80002000

0800146c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	2202      	movs	r2, #2
 800147c:	4013      	ands	r3, r2
 800147e:	2b02      	cmp	r3, #2
 8001480:	d103      	bne.n	800148a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2200      	movs	r2, #0
 8001488:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	2201      	movs	r2, #1
 8001492:	4013      	ands	r3, r2
 8001494:	2b01      	cmp	r3, #1
 8001496:	d007      	beq.n	80014a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	699a      	ldr	r2, [r3, #24]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2101      	movs	r1, #1
 80014a4:	430a      	orrs	r2, r1
 80014a6:	619a      	str	r2, [r3, #24]
  }
}
 80014a8:	46c0      	nop			@ (mov r8, r8)
 80014aa:	46bd      	mov	sp, r7
 80014ac:	b002      	add	sp, #8
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	603b      	str	r3, [r7, #0]
 80014bc:	1dfb      	adds	r3, r7, #7
 80014be:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80014c0:	e03a      	b.n	8001538 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	6839      	ldr	r1, [r7, #0]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	0018      	movs	r0, r3
 80014ca:	f000 f8d3 	bl	8001674 <I2C_IsErrorOccurred>
 80014ce:	1e03      	subs	r3, r0, #0
 80014d0:	d001      	beq.n	80014d6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e040      	b.n	8001558 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	3301      	adds	r3, #1
 80014da:	d02d      	beq.n	8001538 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014dc:	f7ff f98e 	bl	80007fc <HAL_GetTick>
 80014e0:	0002      	movs	r2, r0
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d302      	bcc.n	80014f2 <I2C_WaitOnFlagUntilTimeout+0x42>
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d122      	bne.n	8001538 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	68ba      	ldr	r2, [r7, #8]
 80014fa:	4013      	ands	r3, r2
 80014fc:	68ba      	ldr	r2, [r7, #8]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	425a      	negs	r2, r3
 8001502:	4153      	adcs	r3, r2
 8001504:	b2db      	uxtb	r3, r3
 8001506:	001a      	movs	r2, r3
 8001508:	1dfb      	adds	r3, r7, #7
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	429a      	cmp	r2, r3
 800150e:	d113      	bne.n	8001538 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001514:	2220      	movs	r2, #32
 8001516:	431a      	orrs	r2, r3
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	2241      	movs	r2, #65	@ 0x41
 8001520:	2120      	movs	r1, #32
 8001522:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2242      	movs	r2, #66	@ 0x42
 8001528:	2100      	movs	r1, #0
 800152a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2240      	movs	r2, #64	@ 0x40
 8001530:	2100      	movs	r1, #0
 8001532:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e00f      	b.n	8001558 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	699b      	ldr	r3, [r3, #24]
 800153e:	68ba      	ldr	r2, [r7, #8]
 8001540:	4013      	ands	r3, r2
 8001542:	68ba      	ldr	r2, [r7, #8]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	425a      	negs	r2, r3
 8001548:	4153      	adcs	r3, r2
 800154a:	b2db      	uxtb	r3, r3
 800154c:	001a      	movs	r2, r3
 800154e:	1dfb      	adds	r3, r7, #7
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	429a      	cmp	r2, r3
 8001554:	d0b5      	beq.n	80014c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001556:	2300      	movs	r3, #0
}
 8001558:	0018      	movs	r0, r3
 800155a:	46bd      	mov	sp, r7
 800155c:	b004      	add	sp, #16
 800155e:	bd80      	pop	{r7, pc}

08001560 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800156c:	e032      	b.n	80015d4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	68b9      	ldr	r1, [r7, #8]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	0018      	movs	r0, r3
 8001576:	f000 f87d 	bl	8001674 <I2C_IsErrorOccurred>
 800157a:	1e03      	subs	r3, r0, #0
 800157c:	d001      	beq.n	8001582 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e030      	b.n	80015e4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	3301      	adds	r3, #1
 8001586:	d025      	beq.n	80015d4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001588:	f7ff f938 	bl	80007fc <HAL_GetTick>
 800158c:	0002      	movs	r2, r0
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	68ba      	ldr	r2, [r7, #8]
 8001594:	429a      	cmp	r2, r3
 8001596:	d302      	bcc.n	800159e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d11a      	bne.n	80015d4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	2202      	movs	r2, #2
 80015a6:	4013      	ands	r3, r2
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d013      	beq.n	80015d4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b0:	2220      	movs	r2, #32
 80015b2:	431a      	orrs	r2, r3
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	2241      	movs	r2, #65	@ 0x41
 80015bc:	2120      	movs	r1, #32
 80015be:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2242      	movs	r2, #66	@ 0x42
 80015c4:	2100      	movs	r1, #0
 80015c6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2240      	movs	r2, #64	@ 0x40
 80015cc:	2100      	movs	r1, #0
 80015ce:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e007      	b.n	80015e4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	2202      	movs	r2, #2
 80015dc:	4013      	ands	r3, r2
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d1c5      	bne.n	800156e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	0018      	movs	r0, r3
 80015e6:	46bd      	mov	sp, r7
 80015e8:	b004      	add	sp, #16
 80015ea:	bd80      	pop	{r7, pc}

080015ec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80015f8:	e02f      	b.n	800165a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	68b9      	ldr	r1, [r7, #8]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	0018      	movs	r0, r3
 8001602:	f000 f837 	bl	8001674 <I2C_IsErrorOccurred>
 8001606:	1e03      	subs	r3, r0, #0
 8001608:	d001      	beq.n	800160e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e02d      	b.n	800166a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800160e:	f7ff f8f5 	bl	80007fc <HAL_GetTick>
 8001612:	0002      	movs	r2, r0
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	68ba      	ldr	r2, [r7, #8]
 800161a:	429a      	cmp	r2, r3
 800161c:	d302      	bcc.n	8001624 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d11a      	bne.n	800165a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	2220      	movs	r2, #32
 800162c:	4013      	ands	r3, r2
 800162e:	2b20      	cmp	r3, #32
 8001630:	d013      	beq.n	800165a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001636:	2220      	movs	r2, #32
 8001638:	431a      	orrs	r2, r3
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2241      	movs	r2, #65	@ 0x41
 8001642:	2120      	movs	r1, #32
 8001644:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	2242      	movs	r2, #66	@ 0x42
 800164a:	2100      	movs	r1, #0
 800164c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2240      	movs	r2, #64	@ 0x40
 8001652:	2100      	movs	r1, #0
 8001654:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e007      	b.n	800166a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	2220      	movs	r2, #32
 8001662:	4013      	ands	r3, r2
 8001664:	2b20      	cmp	r3, #32
 8001666:	d1c8      	bne.n	80015fa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001668:	2300      	movs	r3, #0
}
 800166a:	0018      	movs	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	b004      	add	sp, #16
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08a      	sub	sp, #40	@ 0x28
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001680:	2327      	movs	r3, #39	@ 0x27
 8001682:	18fb      	adds	r3, r7, r3
 8001684:	2200      	movs	r2, #0
 8001686:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001690:	2300      	movs	r3, #0
 8001692:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	2210      	movs	r2, #16
 800169c:	4013      	ands	r3, r2
 800169e:	d100      	bne.n	80016a2 <I2C_IsErrorOccurred+0x2e>
 80016a0:	e079      	b.n	8001796 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2210      	movs	r2, #16
 80016a8:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80016aa:	e057      	b.n	800175c <I2C_IsErrorOccurred+0xe8>
 80016ac:	2227      	movs	r2, #39	@ 0x27
 80016ae:	18bb      	adds	r3, r7, r2
 80016b0:	18ba      	adds	r2, r7, r2
 80016b2:	7812      	ldrb	r2, [r2, #0]
 80016b4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	3301      	adds	r3, #1
 80016ba:	d04f      	beq.n	800175c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80016bc:	f7ff f89e 	bl	80007fc <HAL_GetTick>
 80016c0:	0002      	movs	r2, r0
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	68ba      	ldr	r2, [r7, #8]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d302      	bcc.n	80016d2 <I2C_IsErrorOccurred+0x5e>
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d144      	bne.n	800175c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	685a      	ldr	r2, [r3, #4]
 80016d8:	2380      	movs	r3, #128	@ 0x80
 80016da:	01db      	lsls	r3, r3, #7
 80016dc:	4013      	ands	r3, r2
 80016de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80016e0:	2013      	movs	r0, #19
 80016e2:	183b      	adds	r3, r7, r0
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	2142      	movs	r1, #66	@ 0x42
 80016e8:	5c52      	ldrb	r2, [r2, r1]
 80016ea:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	699a      	ldr	r2, [r3, #24]
 80016f2:	2380      	movs	r3, #128	@ 0x80
 80016f4:	021b      	lsls	r3, r3, #8
 80016f6:	401a      	ands	r2, r3
 80016f8:	2380      	movs	r3, #128	@ 0x80
 80016fa:	021b      	lsls	r3, r3, #8
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d126      	bne.n	800174e <I2C_IsErrorOccurred+0xda>
 8001700:	697a      	ldr	r2, [r7, #20]
 8001702:	2380      	movs	r3, #128	@ 0x80
 8001704:	01db      	lsls	r3, r3, #7
 8001706:	429a      	cmp	r2, r3
 8001708:	d021      	beq.n	800174e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800170a:	183b      	adds	r3, r7, r0
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b20      	cmp	r3, #32
 8001710:	d01d      	beq.n	800174e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	685a      	ldr	r2, [r3, #4]
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2180      	movs	r1, #128	@ 0x80
 800171e:	01c9      	lsls	r1, r1, #7
 8001720:	430a      	orrs	r2, r1
 8001722:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001724:	f7ff f86a 	bl	80007fc <HAL_GetTick>
 8001728:	0003      	movs	r3, r0
 800172a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800172c:	e00f      	b.n	800174e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800172e:	f7ff f865 	bl	80007fc <HAL_GetTick>
 8001732:	0002      	movs	r2, r0
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2b19      	cmp	r3, #25
 800173a:	d908      	bls.n	800174e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800173c:	6a3b      	ldr	r3, [r7, #32]
 800173e:	2220      	movs	r2, #32
 8001740:	4313      	orrs	r3, r2
 8001742:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001744:	2327      	movs	r3, #39	@ 0x27
 8001746:	18fb      	adds	r3, r7, r3
 8001748:	2201      	movs	r2, #1
 800174a:	701a      	strb	r2, [r3, #0]

              break;
 800174c:	e006      	b.n	800175c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	2220      	movs	r2, #32
 8001756:	4013      	ands	r3, r2
 8001758:	2b20      	cmp	r3, #32
 800175a:	d1e8      	bne.n	800172e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	2220      	movs	r2, #32
 8001764:	4013      	ands	r3, r2
 8001766:	2b20      	cmp	r3, #32
 8001768:	d004      	beq.n	8001774 <I2C_IsErrorOccurred+0x100>
 800176a:	2327      	movs	r3, #39	@ 0x27
 800176c:	18fb      	adds	r3, r7, r3
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d09b      	beq.n	80016ac <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001774:	2327      	movs	r3, #39	@ 0x27
 8001776:	18fb      	adds	r3, r7, r3
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d103      	bne.n	8001786 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2220      	movs	r2, #32
 8001784:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001786:	6a3b      	ldr	r3, [r7, #32]
 8001788:	2204      	movs	r2, #4
 800178a:	4313      	orrs	r3, r2
 800178c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800178e:	2327      	movs	r3, #39	@ 0x27
 8001790:	18fb      	adds	r3, r7, r3
 8001792:	2201      	movs	r2, #1
 8001794:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	2380      	movs	r3, #128	@ 0x80
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	4013      	ands	r3, r2
 80017a6:	d00c      	beq.n	80017c2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80017a8:	6a3b      	ldr	r3, [r7, #32]
 80017aa:	2201      	movs	r2, #1
 80017ac:	4313      	orrs	r3, r2
 80017ae:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2280      	movs	r2, #128	@ 0x80
 80017b6:	0052      	lsls	r2, r2, #1
 80017b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80017ba:	2327      	movs	r3, #39	@ 0x27
 80017bc:	18fb      	adds	r3, r7, r3
 80017be:	2201      	movs	r2, #1
 80017c0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80017c2:	69ba      	ldr	r2, [r7, #24]
 80017c4:	2380      	movs	r3, #128	@ 0x80
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	4013      	ands	r3, r2
 80017ca:	d00c      	beq.n	80017e6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80017cc:	6a3b      	ldr	r3, [r7, #32]
 80017ce:	2208      	movs	r2, #8
 80017d0:	4313      	orrs	r3, r2
 80017d2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2280      	movs	r2, #128	@ 0x80
 80017da:	00d2      	lsls	r2, r2, #3
 80017dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80017de:	2327      	movs	r3, #39	@ 0x27
 80017e0:	18fb      	adds	r3, r7, r3
 80017e2:	2201      	movs	r2, #1
 80017e4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	2380      	movs	r3, #128	@ 0x80
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4013      	ands	r3, r2
 80017ee:	d00c      	beq.n	800180a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80017f0:	6a3b      	ldr	r3, [r7, #32]
 80017f2:	2202      	movs	r2, #2
 80017f4:	4313      	orrs	r3, r2
 80017f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2280      	movs	r2, #128	@ 0x80
 80017fe:	0092      	lsls	r2, r2, #2
 8001800:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001802:	2327      	movs	r3, #39	@ 0x27
 8001804:	18fb      	adds	r3, r7, r3
 8001806:	2201      	movs	r2, #1
 8001808:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800180a:	2327      	movs	r3, #39	@ 0x27
 800180c:	18fb      	adds	r3, r7, r3
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d01d      	beq.n	8001850 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	0018      	movs	r0, r3
 8001818:	f7ff fe28 	bl	800146c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	685a      	ldr	r2, [r3, #4]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	490e      	ldr	r1, [pc, #56]	@ (8001860 <I2C_IsErrorOccurred+0x1ec>)
 8001828:	400a      	ands	r2, r1
 800182a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001830:	6a3b      	ldr	r3, [r7, #32]
 8001832:	431a      	orrs	r2, r3
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2241      	movs	r2, #65	@ 0x41
 800183c:	2120      	movs	r1, #32
 800183e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2242      	movs	r2, #66	@ 0x42
 8001844:	2100      	movs	r1, #0
 8001846:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	2240      	movs	r2, #64	@ 0x40
 800184c:	2100      	movs	r1, #0
 800184e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001850:	2327      	movs	r3, #39	@ 0x27
 8001852:	18fb      	adds	r3, r7, r3
 8001854:	781b      	ldrb	r3, [r3, #0]
}
 8001856:	0018      	movs	r0, r3
 8001858:	46bd      	mov	sp, r7
 800185a:	b00a      	add	sp, #40	@ 0x28
 800185c:	bd80      	pop	{r7, pc}
 800185e:	46c0      	nop			@ (mov r8, r8)
 8001860:	fe00e800 	.word	0xfe00e800

08001864 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001864:	b590      	push	{r4, r7, lr}
 8001866:	b087      	sub	sp, #28
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	0008      	movs	r0, r1
 800186e:	0011      	movs	r1, r2
 8001870:	607b      	str	r3, [r7, #4]
 8001872:	240a      	movs	r4, #10
 8001874:	193b      	adds	r3, r7, r4
 8001876:	1c02      	adds	r2, r0, #0
 8001878:	801a      	strh	r2, [r3, #0]
 800187a:	2009      	movs	r0, #9
 800187c:	183b      	adds	r3, r7, r0
 800187e:	1c0a      	adds	r2, r1, #0
 8001880:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001882:	193b      	adds	r3, r7, r4
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	059b      	lsls	r3, r3, #22
 8001888:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800188a:	183b      	adds	r3, r7, r0
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	0419      	lsls	r1, r3, #16
 8001890:	23ff      	movs	r3, #255	@ 0xff
 8001892:	041b      	lsls	r3, r3, #16
 8001894:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001896:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800189c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800189e:	4313      	orrs	r3, r2
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	085b      	lsrs	r3, r3, #1
 80018a4:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018ae:	0d51      	lsrs	r1, r2, #21
 80018b0:	2280      	movs	r2, #128	@ 0x80
 80018b2:	00d2      	lsls	r2, r2, #3
 80018b4:	400a      	ands	r2, r1
 80018b6:	4907      	ldr	r1, [pc, #28]	@ (80018d4 <I2C_TransferConfig+0x70>)
 80018b8:	430a      	orrs	r2, r1
 80018ba:	43d2      	mvns	r2, r2
 80018bc:	401a      	ands	r2, r3
 80018be:	0011      	movs	r1, r2
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	697a      	ldr	r2, [r7, #20]
 80018c6:	430a      	orrs	r2, r1
 80018c8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80018ca:	46c0      	nop			@ (mov r8, r8)
 80018cc:	46bd      	mov	sp, r7
 80018ce:	b007      	add	sp, #28
 80018d0:	bd90      	pop	{r4, r7, pc}
 80018d2:	46c0      	nop			@ (mov r8, r8)
 80018d4:	03ff63ff 	.word	0x03ff63ff

080018d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2241      	movs	r2, #65	@ 0x41
 80018e6:	5c9b      	ldrb	r3, [r3, r2]
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b20      	cmp	r3, #32
 80018ec:	d138      	bne.n	8001960 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2240      	movs	r2, #64	@ 0x40
 80018f2:	5c9b      	ldrb	r3, [r3, r2]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d101      	bne.n	80018fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80018f8:	2302      	movs	r3, #2
 80018fa:	e032      	b.n	8001962 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2240      	movs	r2, #64	@ 0x40
 8001900:	2101      	movs	r1, #1
 8001902:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2241      	movs	r2, #65	@ 0x41
 8001908:	2124      	movs	r1, #36	@ 0x24
 800190a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2101      	movs	r1, #1
 8001918:	438a      	bics	r2, r1
 800191a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4911      	ldr	r1, [pc, #68]	@ (800196c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001928:	400a      	ands	r2, r1
 800192a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	6819      	ldr	r1, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	683a      	ldr	r2, [r7, #0]
 8001938:	430a      	orrs	r2, r1
 800193a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2101      	movs	r1, #1
 8001948:	430a      	orrs	r2, r1
 800194a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2241      	movs	r2, #65	@ 0x41
 8001950:	2120      	movs	r1, #32
 8001952:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2240      	movs	r2, #64	@ 0x40
 8001958:	2100      	movs	r1, #0
 800195a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800195c:	2300      	movs	r3, #0
 800195e:	e000      	b.n	8001962 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001960:	2302      	movs	r3, #2
  }
}
 8001962:	0018      	movs	r0, r3
 8001964:	46bd      	mov	sp, r7
 8001966:	b002      	add	sp, #8
 8001968:	bd80      	pop	{r7, pc}
 800196a:	46c0      	nop			@ (mov r8, r8)
 800196c:	ffffefff 	.word	0xffffefff

08001970 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2241      	movs	r2, #65	@ 0x41
 800197e:	5c9b      	ldrb	r3, [r3, r2]
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b20      	cmp	r3, #32
 8001984:	d139      	bne.n	80019fa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2240      	movs	r2, #64	@ 0x40
 800198a:	5c9b      	ldrb	r3, [r3, r2]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d101      	bne.n	8001994 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001990:	2302      	movs	r3, #2
 8001992:	e033      	b.n	80019fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2240      	movs	r2, #64	@ 0x40
 8001998:	2101      	movs	r1, #1
 800199a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2241      	movs	r2, #65	@ 0x41
 80019a0:	2124      	movs	r1, #36	@ 0x24
 80019a2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2101      	movs	r1, #1
 80019b0:	438a      	bics	r2, r1
 80019b2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	4a11      	ldr	r2, [pc, #68]	@ (8001a04 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80019c0:	4013      	ands	r3, r2
 80019c2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	021b      	lsls	r3, r3, #8
 80019c8:	68fa      	ldr	r2, [r7, #12]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2101      	movs	r1, #1
 80019e2:	430a      	orrs	r2, r1
 80019e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2241      	movs	r2, #65	@ 0x41
 80019ea:	2120      	movs	r1, #32
 80019ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2240      	movs	r2, #64	@ 0x40
 80019f2:	2100      	movs	r1, #0
 80019f4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80019f6:	2300      	movs	r3, #0
 80019f8:	e000      	b.n	80019fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80019fa:	2302      	movs	r3, #2
  }
}
 80019fc:	0018      	movs	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	b004      	add	sp, #16
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	fffff0ff 	.word	0xfffff0ff

08001a08 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d101      	bne.n	8001a1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e1d0      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2201      	movs	r2, #1
 8001a20:	4013      	ands	r3, r2
 8001a22:	d100      	bne.n	8001a26 <HAL_RCC_OscConfig+0x1e>
 8001a24:	e069      	b.n	8001afa <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a26:	4bc8      	ldr	r3, [pc, #800]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	2238      	movs	r2, #56	@ 0x38
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	2b08      	cmp	r3, #8
 8001a34:	d105      	bne.n	8001a42 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d15d      	bne.n	8001afa <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e1bc      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685a      	ldr	r2, [r3, #4]
 8001a46:	2380      	movs	r3, #128	@ 0x80
 8001a48:	025b      	lsls	r3, r3, #9
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d107      	bne.n	8001a5e <HAL_RCC_OscConfig+0x56>
 8001a4e:	4bbe      	ldr	r3, [pc, #760]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	4bbd      	ldr	r3, [pc, #756]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001a54:	2180      	movs	r1, #128	@ 0x80
 8001a56:	0249      	lsls	r1, r1, #9
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	e020      	b.n	8001aa0 <HAL_RCC_OscConfig+0x98>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	23a0      	movs	r3, #160	@ 0xa0
 8001a64:	02db      	lsls	r3, r3, #11
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d10e      	bne.n	8001a88 <HAL_RCC_OscConfig+0x80>
 8001a6a:	4bb7      	ldr	r3, [pc, #732]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	4bb6      	ldr	r3, [pc, #728]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001a70:	2180      	movs	r1, #128	@ 0x80
 8001a72:	02c9      	lsls	r1, r1, #11
 8001a74:	430a      	orrs	r2, r1
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	4bb3      	ldr	r3, [pc, #716]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	4bb2      	ldr	r3, [pc, #712]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001a7e:	2180      	movs	r1, #128	@ 0x80
 8001a80:	0249      	lsls	r1, r1, #9
 8001a82:	430a      	orrs	r2, r1
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	e00b      	b.n	8001aa0 <HAL_RCC_OscConfig+0x98>
 8001a88:	4baf      	ldr	r3, [pc, #700]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4bae      	ldr	r3, [pc, #696]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001a8e:	49af      	ldr	r1, [pc, #700]	@ (8001d4c <HAL_RCC_OscConfig+0x344>)
 8001a90:	400a      	ands	r2, r1
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	4bac      	ldr	r3, [pc, #688]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	4bab      	ldr	r3, [pc, #684]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001a9a:	49ad      	ldr	r1, [pc, #692]	@ (8001d50 <HAL_RCC_OscConfig+0x348>)
 8001a9c:	400a      	ands	r2, r1
 8001a9e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d014      	beq.n	8001ad2 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa8:	f7fe fea8 	bl	80007fc <HAL_GetTick>
 8001aac:	0003      	movs	r3, r0
 8001aae:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ab0:	e008      	b.n	8001ac4 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001ab2:	f7fe fea3 	bl	80007fc <HAL_GetTick>
 8001ab6:	0002      	movs	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b64      	cmp	r3, #100	@ 0x64
 8001abe:	d901      	bls.n	8001ac4 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e17b      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ac4:	4ba0      	ldr	r3, [pc, #640]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	2380      	movs	r3, #128	@ 0x80
 8001aca:	029b      	lsls	r3, r3, #10
 8001acc:	4013      	ands	r3, r2
 8001ace:	d0f0      	beq.n	8001ab2 <HAL_RCC_OscConfig+0xaa>
 8001ad0:	e013      	b.n	8001afa <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad2:	f7fe fe93 	bl	80007fc <HAL_GetTick>
 8001ad6:	0003      	movs	r3, r0
 8001ad8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001adc:	f7fe fe8e 	bl	80007fc <HAL_GetTick>
 8001ae0:	0002      	movs	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b64      	cmp	r3, #100	@ 0x64
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e166      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001aee:	4b96      	ldr	r3, [pc, #600]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	2380      	movs	r3, #128	@ 0x80
 8001af4:	029b      	lsls	r3, r3, #10
 8001af6:	4013      	ands	r3, r2
 8001af8:	d1f0      	bne.n	8001adc <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2202      	movs	r2, #2
 8001b00:	4013      	ands	r3, r2
 8001b02:	d100      	bne.n	8001b06 <HAL_RCC_OscConfig+0xfe>
 8001b04:	e086      	b.n	8001c14 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b06:	4b90      	ldr	r3, [pc, #576]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	2238      	movs	r2, #56	@ 0x38
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d12f      	bne.n	8001b76 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e14c      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b22:	4b89      	ldr	r3, [pc, #548]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	4a8b      	ldr	r2, [pc, #556]	@ (8001d54 <HAL_RCC_OscConfig+0x34c>)
 8001b28:	4013      	ands	r3, r2
 8001b2a:	0019      	movs	r1, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	695b      	ldr	r3, [r3, #20]
 8001b30:	021a      	lsls	r2, r3, #8
 8001b32:	4b85      	ldr	r3, [pc, #532]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001b34:	430a      	orrs	r2, r1
 8001b36:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d112      	bne.n	8001b64 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001b3e:	4b82      	ldr	r3, [pc, #520]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a85      	ldr	r2, [pc, #532]	@ (8001d58 <HAL_RCC_OscConfig+0x350>)
 8001b44:	4013      	ands	r3, r2
 8001b46:	0019      	movs	r1, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	691a      	ldr	r2, [r3, #16]
 8001b4c:	4b7e      	ldr	r3, [pc, #504]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001b52:	4b7d      	ldr	r3, [pc, #500]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	0adb      	lsrs	r3, r3, #11
 8001b58:	2207      	movs	r2, #7
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	4a7f      	ldr	r2, [pc, #508]	@ (8001d5c <HAL_RCC_OscConfig+0x354>)
 8001b5e:	40da      	lsrs	r2, r3
 8001b60:	4b7f      	ldr	r3, [pc, #508]	@ (8001d60 <HAL_RCC_OscConfig+0x358>)
 8001b62:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001b64:	4b7f      	ldr	r3, [pc, #508]	@ (8001d64 <HAL_RCC_OscConfig+0x35c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	0018      	movs	r0, r3
 8001b6a:	f7fe fdeb 	bl	8000744 <HAL_InitTick>
 8001b6e:	1e03      	subs	r3, r0, #0
 8001b70:	d050      	beq.n	8001c14 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e122      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d030      	beq.n	8001be0 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001b7e:	4b72      	ldr	r3, [pc, #456]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a75      	ldr	r2, [pc, #468]	@ (8001d58 <HAL_RCC_OscConfig+0x350>)
 8001b84:	4013      	ands	r3, r2
 8001b86:	0019      	movs	r1, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	691a      	ldr	r2, [r3, #16]
 8001b8c:	4b6e      	ldr	r3, [pc, #440]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8001b92:	4b6d      	ldr	r3, [pc, #436]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	4b6c      	ldr	r3, [pc, #432]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001b98:	2180      	movs	r1, #128	@ 0x80
 8001b9a:	0049      	lsls	r1, r1, #1
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba0:	f7fe fe2c 	bl	80007fc <HAL_GetTick>
 8001ba4:	0003      	movs	r3, r0
 8001ba6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001baa:	f7fe fe27 	bl	80007fc <HAL_GetTick>
 8001bae:	0002      	movs	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e0ff      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bbc:	4b62      	ldr	r3, [pc, #392]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	2380      	movs	r3, #128	@ 0x80
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d0f0      	beq.n	8001baa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc8:	4b5f      	ldr	r3, [pc, #380]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	4a61      	ldr	r2, [pc, #388]	@ (8001d54 <HAL_RCC_OscConfig+0x34c>)
 8001bce:	4013      	ands	r3, r2
 8001bd0:	0019      	movs	r1, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	021a      	lsls	r2, r3, #8
 8001bd8:	4b5b      	ldr	r3, [pc, #364]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	e019      	b.n	8001c14 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8001be0:	4b59      	ldr	r3, [pc, #356]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	4b58      	ldr	r3, [pc, #352]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001be6:	4960      	ldr	r1, [pc, #384]	@ (8001d68 <HAL_RCC_OscConfig+0x360>)
 8001be8:	400a      	ands	r2, r1
 8001bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bec:	f7fe fe06 	bl	80007fc <HAL_GetTick>
 8001bf0:	0003      	movs	r3, r0
 8001bf2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001bf6:	f7fe fe01 	bl	80007fc <HAL_GetTick>
 8001bfa:	0002      	movs	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e0d9      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c08:	4b4f      	ldr	r3, [pc, #316]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	2380      	movs	r3, #128	@ 0x80
 8001c0e:	00db      	lsls	r3, r3, #3
 8001c10:	4013      	ands	r3, r2
 8001c12:	d1f0      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2208      	movs	r2, #8
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d042      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001c1e:	4b4a      	ldr	r3, [pc, #296]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	2238      	movs	r2, #56	@ 0x38
 8001c24:	4013      	ands	r3, r2
 8001c26:	2b18      	cmp	r3, #24
 8001c28:	d105      	bne.n	8001c36 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d138      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e0c2      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d019      	beq.n	8001c72 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001c3e:	4b42      	ldr	r3, [pc, #264]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001c40:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c42:	4b41      	ldr	r3, [pc, #260]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001c44:	2101      	movs	r1, #1
 8001c46:	430a      	orrs	r2, r1
 8001c48:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c4a:	f7fe fdd7 	bl	80007fc <HAL_GetTick>
 8001c4e:	0003      	movs	r3, r0
 8001c50:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001c54:	f7fe fdd2 	bl	80007fc <HAL_GetTick>
 8001c58:	0002      	movs	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e0aa      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001c66:	4b38      	ldr	r3, [pc, #224]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c6a:	2202      	movs	r2, #2
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	d0f1      	beq.n	8001c54 <HAL_RCC_OscConfig+0x24c>
 8001c70:	e018      	b.n	8001ca4 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001c72:	4b35      	ldr	r3, [pc, #212]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001c74:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c76:	4b34      	ldr	r3, [pc, #208]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001c78:	2101      	movs	r1, #1
 8001c7a:	438a      	bics	r2, r1
 8001c7c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c7e:	f7fe fdbd 	bl	80007fc <HAL_GetTick>
 8001c82:	0003      	movs	r3, r0
 8001c84:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001c86:	e008      	b.n	8001c9a <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001c88:	f7fe fdb8 	bl	80007fc <HAL_GetTick>
 8001c8c:	0002      	movs	r2, r0
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e090      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001c9a:	4b2b      	ldr	r3, [pc, #172]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001c9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c9e:	2202      	movs	r2, #2
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d1f1      	bne.n	8001c88 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2204      	movs	r2, #4
 8001caa:	4013      	ands	r3, r2
 8001cac:	d100      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x2a8>
 8001cae:	e084      	b.n	8001dba <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cb0:	230f      	movs	r3, #15
 8001cb2:	18fb      	adds	r3, r7, r3
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001cb8:	4b23      	ldr	r3, [pc, #140]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	2238      	movs	r2, #56	@ 0x38
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	2b20      	cmp	r3, #32
 8001cc2:	d106      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d000      	beq.n	8001cce <HAL_RCC_OscConfig+0x2c6>
 8001ccc:	e075      	b.n	8001dba <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e074      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d106      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x2e0>
 8001cda:	4b1b      	ldr	r3, [pc, #108]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001cdc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001cde:	4b1a      	ldr	r3, [pc, #104]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ce6:	e01c      	b.n	8001d22 <HAL_RCC_OscConfig+0x31a>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	2b05      	cmp	r3, #5
 8001cee:	d10c      	bne.n	8001d0a <HAL_RCC_OscConfig+0x302>
 8001cf0:	4b15      	ldr	r3, [pc, #84]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001cf2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001cf4:	4b14      	ldr	r3, [pc, #80]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001cf6:	2104      	movs	r1, #4
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001cfc:	4b12      	ldr	r3, [pc, #72]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001cfe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d00:	4b11      	ldr	r3, [pc, #68]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001d02:	2101      	movs	r1, #1
 8001d04:	430a      	orrs	r2, r1
 8001d06:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d08:	e00b      	b.n	8001d22 <HAL_RCC_OscConfig+0x31a>
 8001d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001d0c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001d10:	2101      	movs	r1, #1
 8001d12:	438a      	bics	r2, r1
 8001d14:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d16:	4b0c      	ldr	r3, [pc, #48]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001d18:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d48 <HAL_RCC_OscConfig+0x340>)
 8001d1c:	2104      	movs	r1, #4
 8001d1e:	438a      	bics	r2, r1
 8001d20:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d028      	beq.n	8001d7c <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d2a:	f7fe fd67 	bl	80007fc <HAL_GetTick>
 8001d2e:	0003      	movs	r3, r0
 8001d30:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001d32:	e01d      	b.n	8001d70 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d34:	f7fe fd62 	bl	80007fc <HAL_GetTick>
 8001d38:	0002      	movs	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d6c <HAL_RCC_OscConfig+0x364>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d915      	bls.n	8001d70 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e039      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	fffeffff 	.word	0xfffeffff
 8001d50:	fffbffff 	.word	0xfffbffff
 8001d54:	ffff80ff 	.word	0xffff80ff
 8001d58:	ffffc7ff 	.word	0xffffc7ff
 8001d5c:	02dc6c00 	.word	0x02dc6c00
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000004 	.word	0x20000004
 8001d68:	fffffeff 	.word	0xfffffeff
 8001d6c:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001d70:	4b14      	ldr	r3, [pc, #80]	@ (8001dc4 <HAL_RCC_OscConfig+0x3bc>)
 8001d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d74:	2202      	movs	r2, #2
 8001d76:	4013      	ands	r3, r2
 8001d78:	d0dc      	beq.n	8001d34 <HAL_RCC_OscConfig+0x32c>
 8001d7a:	e013      	b.n	8001da4 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d7c:	f7fe fd3e 	bl	80007fc <HAL_GetTick>
 8001d80:	0003      	movs	r3, r0
 8001d82:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001d84:	e009      	b.n	8001d9a <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d86:	f7fe fd39 	bl	80007fc <HAL_GetTick>
 8001d8a:	0002      	movs	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc8 <HAL_RCC_OscConfig+0x3c0>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d901      	bls.n	8001d9a <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e010      	b.n	8001dbc <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc4 <HAL_RCC_OscConfig+0x3bc>)
 8001d9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9e:	2202      	movs	r2, #2
 8001da0:	4013      	ands	r3, r2
 8001da2:	d1f0      	bne.n	8001d86 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001da4:	230f      	movs	r3, #15
 8001da6:	18fb      	adds	r3, r7, r3
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d105      	bne.n	8001dba <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001dae:	4b05      	ldr	r3, [pc, #20]	@ (8001dc4 <HAL_RCC_OscConfig+0x3bc>)
 8001db0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001db2:	4b04      	ldr	r3, [pc, #16]	@ (8001dc4 <HAL_RCC_OscConfig+0x3bc>)
 8001db4:	4905      	ldr	r1, [pc, #20]	@ (8001dcc <HAL_RCC_OscConfig+0x3c4>)
 8001db6:	400a      	ands	r2, r1
 8001db8:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	b006      	add	sp, #24
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	00001388 	.word	0x00001388
 8001dcc:	efffffff 	.word	0xefffffff

08001dd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d101      	bne.n	8001de4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e0df      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001de4:	4b71      	ldr	r3, [pc, #452]	@ (8001fac <HAL_RCC_ClockConfig+0x1dc>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2207      	movs	r2, #7
 8001dea:	4013      	ands	r3, r2
 8001dec:	683a      	ldr	r2, [r7, #0]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d91e      	bls.n	8001e30 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001df2:	4b6e      	ldr	r3, [pc, #440]	@ (8001fac <HAL_RCC_ClockConfig+0x1dc>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2207      	movs	r2, #7
 8001df8:	4393      	bics	r3, r2
 8001dfa:	0019      	movs	r1, r3
 8001dfc:	4b6b      	ldr	r3, [pc, #428]	@ (8001fac <HAL_RCC_ClockConfig+0x1dc>)
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	430a      	orrs	r2, r1
 8001e02:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e04:	f7fe fcfa 	bl	80007fc <HAL_GetTick>
 8001e08:	0003      	movs	r3, r0
 8001e0a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e0c:	e009      	b.n	8001e22 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001e0e:	f7fe fcf5 	bl	80007fc <HAL_GetTick>
 8001e12:	0002      	movs	r2, r0
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	4a65      	ldr	r2, [pc, #404]	@ (8001fb0 <HAL_RCC_ClockConfig+0x1e0>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e0c0      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e22:	4b62      	ldr	r3, [pc, #392]	@ (8001fac <HAL_RCC_ClockConfig+0x1dc>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2207      	movs	r2, #7
 8001e28:	4013      	ands	r3, r2
 8001e2a:	683a      	ldr	r2, [r7, #0]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d1ee      	bne.n	8001e0e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2202      	movs	r2, #2
 8001e36:	4013      	ands	r3, r2
 8001e38:	d017      	beq.n	8001e6a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2204      	movs	r2, #4
 8001e40:	4013      	ands	r3, r2
 8001e42:	d008      	beq.n	8001e56 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e44:	4b5b      	ldr	r3, [pc, #364]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	4a5b      	ldr	r2, [pc, #364]	@ (8001fb8 <HAL_RCC_ClockConfig+0x1e8>)
 8001e4a:	401a      	ands	r2, r3
 8001e4c:	4b59      	ldr	r3, [pc, #356]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001e4e:	21b0      	movs	r1, #176	@ 0xb0
 8001e50:	0109      	lsls	r1, r1, #4
 8001e52:	430a      	orrs	r2, r1
 8001e54:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e56:	4b57      	ldr	r3, [pc, #348]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	4a58      	ldr	r2, [pc, #352]	@ (8001fbc <HAL_RCC_ClockConfig+0x1ec>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	0019      	movs	r1, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	68da      	ldr	r2, [r3, #12]
 8001e64:	4b53      	ldr	r3, [pc, #332]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001e66:	430a      	orrs	r2, r1
 8001e68:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	4013      	ands	r3, r2
 8001e72:	d04b      	beq.n	8001f0c <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d107      	bne.n	8001e8c <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e7c:	4b4d      	ldr	r3, [pc, #308]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	2380      	movs	r3, #128	@ 0x80
 8001e82:	029b      	lsls	r3, r3, #10
 8001e84:	4013      	ands	r3, r2
 8001e86:	d11f      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e08b      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d107      	bne.n	8001ea4 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e94:	4b47      	ldr	r3, [pc, #284]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	2380      	movs	r3, #128	@ 0x80
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d113      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e07f      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	2b03      	cmp	r3, #3
 8001eaa:	d106      	bne.n	8001eba <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001eac:	4b41      	ldr	r3, [pc, #260]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001eae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eb0:	2202      	movs	r2, #2
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d108      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e074      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001eba:	4b3e      	ldr	r3, [pc, #248]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001ebc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d101      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e06d      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ec8:	4b3a      	ldr	r3, [pc, #232]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	2207      	movs	r2, #7
 8001ece:	4393      	bics	r3, r2
 8001ed0:	0019      	movs	r1, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685a      	ldr	r2, [r3, #4]
 8001ed6:	4b37      	ldr	r3, [pc, #220]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001edc:	f7fe fc8e 	bl	80007fc <HAL_GetTick>
 8001ee0:	0003      	movs	r3, r0
 8001ee2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ee4:	e009      	b.n	8001efa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee6:	f7fe fc89 	bl	80007fc <HAL_GetTick>
 8001eea:	0002      	movs	r2, r0
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	4a2f      	ldr	r2, [pc, #188]	@ (8001fb0 <HAL_RCC_ClockConfig+0x1e0>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e054      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001efa:	4b2e      	ldr	r3, [pc, #184]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	2238      	movs	r2, #56	@ 0x38
 8001f00:	401a      	ands	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d1ec      	bne.n	8001ee6 <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f0c:	4b27      	ldr	r3, [pc, #156]	@ (8001fac <HAL_RCC_ClockConfig+0x1dc>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2207      	movs	r2, #7
 8001f12:	4013      	ands	r3, r2
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d21e      	bcs.n	8001f58 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f1a:	4b24      	ldr	r3, [pc, #144]	@ (8001fac <HAL_RCC_ClockConfig+0x1dc>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2207      	movs	r2, #7
 8001f20:	4393      	bics	r3, r2
 8001f22:	0019      	movs	r1, r3
 8001f24:	4b21      	ldr	r3, [pc, #132]	@ (8001fac <HAL_RCC_ClockConfig+0x1dc>)
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f2c:	f7fe fc66 	bl	80007fc <HAL_GetTick>
 8001f30:	0003      	movs	r3, r0
 8001f32:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f34:	e009      	b.n	8001f4a <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001f36:	f7fe fc61 	bl	80007fc <HAL_GetTick>
 8001f3a:	0002      	movs	r2, r0
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	4a1b      	ldr	r2, [pc, #108]	@ (8001fb0 <HAL_RCC_ClockConfig+0x1e0>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e02c      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f4a:	4b18      	ldr	r3, [pc, #96]	@ (8001fac <HAL_RCC_ClockConfig+0x1dc>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2207      	movs	r2, #7
 8001f50:	4013      	ands	r3, r2
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d1ee      	bne.n	8001f36 <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2204      	movs	r2, #4
 8001f5e:	4013      	ands	r3, r2
 8001f60:	d009      	beq.n	8001f76 <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001f62:	4b14      	ldr	r3, [pc, #80]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	4a16      	ldr	r2, [pc, #88]	@ (8001fc0 <HAL_RCC_ClockConfig+0x1f0>)
 8001f68:	4013      	ands	r3, r2
 8001f6a:	0019      	movs	r1, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	691a      	ldr	r2, [r3, #16]
 8001f70:	4b10      	ldr	r3, [pc, #64]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001f72:	430a      	orrs	r2, r1
 8001f74:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001f76:	f000 f82b 	bl	8001fd0 <HAL_RCC_GetSysClockFreq>
 8001f7a:	0001      	movs	r1, r0
 8001f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1e4>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001f80:	0a1b      	lsrs	r3, r3, #8
 8001f82:	220f      	movs	r2, #15
 8001f84:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001f86:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc4 <HAL_RCC_ClockConfig+0x1f4>)
 8001f88:	0092      	lsls	r2, r2, #2
 8001f8a:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001f8c:	221f      	movs	r2, #31
 8001f8e:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001f90:	000a      	movs	r2, r1
 8001f92:	40da      	lsrs	r2, r3
 8001f94:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc8 <HAL_RCC_ClockConfig+0x1f8>)
 8001f96:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001f98:	4b0c      	ldr	r3, [pc, #48]	@ (8001fcc <HAL_RCC_ClockConfig+0x1fc>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	f7fe fbd1 	bl	8000744 <HAL_InitTick>
 8001fa2:	0003      	movs	r3, r0
}
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	b004      	add	sp, #16
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	40022000 	.word	0x40022000
 8001fb0:	00001388 	.word	0x00001388
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	ffff84ff 	.word	0xffff84ff
 8001fbc:	fffff0ff 	.word	0xfffff0ff
 8001fc0:	ffff8fff 	.word	0xffff8fff
 8001fc4:	08002298 	.word	0x08002298
 8001fc8:	20000000 	.word	0x20000000
 8001fcc:	20000004 	.word	0x20000004

08001fd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8002048 <HAL_RCC_GetSysClockFreq+0x78>)
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	2238      	movs	r2, #56	@ 0x38
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d10f      	bne.n	8002000 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001fe0:	4b19      	ldr	r3, [pc, #100]	@ (8002048 <HAL_RCC_GetSysClockFreq+0x78>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	0adb      	lsrs	r3, r3, #11
 8001fe6:	2207      	movs	r2, #7
 8001fe8:	4013      	ands	r3, r2
 8001fea:	2201      	movs	r2, #1
 8001fec:	409a      	lsls	r2, r3
 8001fee:	0013      	movs	r3, r2
 8001ff0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001ff2:	6839      	ldr	r1, [r7, #0]
 8001ff4:	4815      	ldr	r0, [pc, #84]	@ (800204c <HAL_RCC_GetSysClockFreq+0x7c>)
 8001ff6:	f7fe f887 	bl	8000108 <__udivsi3>
 8001ffa:	0003      	movs	r3, r0
 8001ffc:	607b      	str	r3, [r7, #4]
 8001ffe:	e01e      	b.n	800203e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002000:	4b11      	ldr	r3, [pc, #68]	@ (8002048 <HAL_RCC_GetSysClockFreq+0x78>)
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	2238      	movs	r2, #56	@ 0x38
 8002006:	4013      	ands	r3, r2
 8002008:	2b08      	cmp	r3, #8
 800200a:	d102      	bne.n	8002012 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800200c:	4b0f      	ldr	r3, [pc, #60]	@ (800204c <HAL_RCC_GetSysClockFreq+0x7c>)
 800200e:	607b      	str	r3, [r7, #4]
 8002010:	e015      	b.n	800203e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002012:	4b0d      	ldr	r3, [pc, #52]	@ (8002048 <HAL_RCC_GetSysClockFreq+0x78>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	2238      	movs	r2, #56	@ 0x38
 8002018:	4013      	ands	r3, r2
 800201a:	2b20      	cmp	r3, #32
 800201c:	d103      	bne.n	8002026 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800201e:	2380      	movs	r3, #128	@ 0x80
 8002020:	021b      	lsls	r3, r3, #8
 8002022:	607b      	str	r3, [r7, #4]
 8002024:	e00b      	b.n	800203e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002026:	4b08      	ldr	r3, [pc, #32]	@ (8002048 <HAL_RCC_GetSysClockFreq+0x78>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	2238      	movs	r2, #56	@ 0x38
 800202c:	4013      	ands	r3, r2
 800202e:	2b18      	cmp	r3, #24
 8002030:	d103      	bne.n	800203a <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002032:	23fa      	movs	r3, #250	@ 0xfa
 8002034:	01db      	lsls	r3, r3, #7
 8002036:	607b      	str	r3, [r7, #4]
 8002038:	e001      	b.n	800203e <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 800203a:	2300      	movs	r3, #0
 800203c:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 800203e:	687b      	ldr	r3, [r7, #4]
}
 8002040:	0018      	movs	r0, r3
 8002042:	46bd      	mov	sp, r7
 8002044:	b002      	add	sp, #8
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40021000 	.word	0x40021000
 800204c:	02dc6c00 	.word	0x02dc6c00

08002050 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002058:	2313      	movs	r3, #19
 800205a:	18fb      	adds	r3, r7, r3
 800205c:	2200      	movs	r2, #0
 800205e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002060:	2312      	movs	r3, #18
 8002062:	18fb      	adds	r3, r7, r3
 8002064:	2200      	movs	r2, #0
 8002066:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2240      	movs	r2, #64	@ 0x40
 800206e:	4013      	ands	r3, r2
 8002070:	d100      	bne.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8002072:	e079      	b.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002074:	2011      	movs	r0, #17
 8002076:	183b      	adds	r3, r7, r0
 8002078:	2200      	movs	r2, #0
 800207a:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800207c:	4b63      	ldr	r3, [pc, #396]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800207e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002080:	2380      	movs	r3, #128	@ 0x80
 8002082:	055b      	lsls	r3, r3, #21
 8002084:	4013      	ands	r3, r2
 8002086:	d110      	bne.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002088:	4b60      	ldr	r3, [pc, #384]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800208a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800208c:	4b5f      	ldr	r3, [pc, #380]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800208e:	2180      	movs	r1, #128	@ 0x80
 8002090:	0549      	lsls	r1, r1, #21
 8002092:	430a      	orrs	r2, r1
 8002094:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002096:	4b5d      	ldr	r3, [pc, #372]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002098:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800209a:	2380      	movs	r3, #128	@ 0x80
 800209c:	055b      	lsls	r3, r3, #21
 800209e:	4013      	ands	r3, r2
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020a4:	183b      	adds	r3, r7, r0
 80020a6:	2201      	movs	r2, #1
 80020a8:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80020aa:	4b58      	ldr	r3, [pc, #352]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80020ae:	23c0      	movs	r3, #192	@ 0xc0
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	4013      	ands	r3, r2
 80020b4:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d019      	beq.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	697a      	ldr	r2, [r7, #20]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d014      	beq.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80020c6:	4b51      	ldr	r3, [pc, #324]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ca:	4a51      	ldr	r2, [pc, #324]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020d0:	4b4e      	ldr	r3, [pc, #312]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80020d4:	4b4d      	ldr	r3, [pc, #308]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020d6:	2180      	movs	r1, #128	@ 0x80
 80020d8:	0249      	lsls	r1, r1, #9
 80020da:	430a      	orrs	r2, r1
 80020dc:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020de:	4b4b      	ldr	r3, [pc, #300]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80020e2:	4b4a      	ldr	r3, [pc, #296]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020e4:	494b      	ldr	r1, [pc, #300]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80020e6:	400a      	ands	r2, r1
 80020e8:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80020ea:	4b48      	ldr	r3, [pc, #288]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020ec:	697a      	ldr	r2, [r7, #20]
 80020ee:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	2201      	movs	r2, #1
 80020f4:	4013      	ands	r3, r2
 80020f6:	d016      	beq.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f8:	f7fe fb80 	bl	80007fc <HAL_GetTick>
 80020fc:	0003      	movs	r3, r0
 80020fe:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002100:	e00c      	b.n	800211c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002102:	f7fe fb7b 	bl	80007fc <HAL_GetTick>
 8002106:	0002      	movs	r2, r0
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	4a42      	ldr	r2, [pc, #264]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d904      	bls.n	800211c <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8002112:	2313      	movs	r3, #19
 8002114:	18fb      	adds	r3, r7, r3
 8002116:	2203      	movs	r2, #3
 8002118:	701a      	strb	r2, [r3, #0]
          break;
 800211a:	e004      	b.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800211c:	4b3b      	ldr	r3, [pc, #236]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800211e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002120:	2202      	movs	r2, #2
 8002122:	4013      	ands	r3, r2
 8002124:	d0ed      	beq.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8002126:	2313      	movs	r3, #19
 8002128:	18fb      	adds	r3, r7, r3
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d10a      	bne.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002130:	4b36      	ldr	r3, [pc, #216]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002134:	4a36      	ldr	r2, [pc, #216]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002136:	4013      	ands	r3, r2
 8002138:	0019      	movs	r1, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	699a      	ldr	r2, [r3, #24]
 800213e:	4b33      	ldr	r3, [pc, #204]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002140:	430a      	orrs	r2, r1
 8002142:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002144:	e005      	b.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002146:	2312      	movs	r3, #18
 8002148:	18fb      	adds	r3, r7, r3
 800214a:	2213      	movs	r2, #19
 800214c:	18ba      	adds	r2, r7, r2
 800214e:	7812      	ldrb	r2, [r2, #0]
 8002150:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002152:	2311      	movs	r3, #17
 8002154:	18fb      	adds	r3, r7, r3
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d105      	bne.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800215c:	4b2b      	ldr	r3, [pc, #172]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800215e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002160:	4b2a      	ldr	r3, [pc, #168]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002162:	492e      	ldr	r1, [pc, #184]	@ (800221c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002164:	400a      	ands	r2, r1
 8002166:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2201      	movs	r2, #1
 800216e:	4013      	ands	r3, r2
 8002170:	d009      	beq.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002172:	4b26      	ldr	r3, [pc, #152]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002176:	2203      	movs	r2, #3
 8002178:	4393      	bics	r3, r2
 800217a:	0019      	movs	r1, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	4b22      	ldr	r3, [pc, #136]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002182:	430a      	orrs	r2, r1
 8002184:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2202      	movs	r2, #2
 800218c:	4013      	ands	r3, r2
 800218e:	d009      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002190:	4b1e      	ldr	r3, [pc, #120]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002194:	4a22      	ldr	r2, [pc, #136]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002196:	4013      	ands	r3, r2
 8002198:	0019      	movs	r1, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	4b1b      	ldr	r3, [pc, #108]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021a0:	430a      	orrs	r2, r1
 80021a2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2220      	movs	r2, #32
 80021aa:	4013      	ands	r3, r2
 80021ac:	d008      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80021ae:	4b17      	ldr	r3, [pc, #92]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	0899      	lsrs	r1, r3, #2
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	695a      	ldr	r2, [r3, #20]
 80021ba:	4b14      	ldr	r3, [pc, #80]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021bc:	430a      	orrs	r2, r1
 80021be:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2204      	movs	r2, #4
 80021c6:	4013      	ands	r3, r2
 80021c8:	d009      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80021ca:	4b10      	ldr	r3, [pc, #64]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ce:	4a15      	ldr	r2, [pc, #84]	@ (8002224 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	0019      	movs	r1, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	691a      	ldr	r2, [r3, #16]
 80021d8:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021da:	430a      	orrs	r2, r1
 80021dc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2280      	movs	r2, #128	@ 0x80
 80021e4:	4013      	ands	r3, r2
 80021e6:	d009      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80021e8:	4b08      	ldr	r3, [pc, #32]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	22e0      	movs	r2, #224	@ 0xe0
 80021ee:	4393      	bics	r3, r2
 80021f0:	0019      	movs	r1, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685a      	ldr	r2, [r3, #4]
 80021f6:	4b05      	ldr	r3, [pc, #20]	@ (800220c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021f8:	430a      	orrs	r2, r1
 80021fa:	601a      	str	r2, [r3, #0]
  }
  return status;
 80021fc:	2312      	movs	r3, #18
 80021fe:	18fb      	adds	r3, r7, r3
 8002200:	781b      	ldrb	r3, [r3, #0]
}
 8002202:	0018      	movs	r0, r3
 8002204:	46bd      	mov	sp, r7
 8002206:	b006      	add	sp, #24
 8002208:	bd80      	pop	{r7, pc}
 800220a:	46c0      	nop			@ (mov r8, r8)
 800220c:	40021000 	.word	0x40021000
 8002210:	fffffcff 	.word	0xfffffcff
 8002214:	fffeffff 	.word	0xfffeffff
 8002218:	00001388 	.word	0x00001388
 800221c:	efffffff 	.word	0xefffffff
 8002220:	ffffcfff 	.word	0xffffcfff
 8002224:	ffff3fff 	.word	0xffff3fff

08002228 <memset>:
 8002228:	0003      	movs	r3, r0
 800222a:	1882      	adds	r2, r0, r2
 800222c:	4293      	cmp	r3, r2
 800222e:	d100      	bne.n	8002232 <memset+0xa>
 8002230:	4770      	bx	lr
 8002232:	7019      	strb	r1, [r3, #0]
 8002234:	3301      	adds	r3, #1
 8002236:	e7f9      	b.n	800222c <memset+0x4>

08002238 <__libc_init_array>:
 8002238:	b570      	push	{r4, r5, r6, lr}
 800223a:	2600      	movs	r6, #0
 800223c:	4c0c      	ldr	r4, [pc, #48]	@ (8002270 <__libc_init_array+0x38>)
 800223e:	4d0d      	ldr	r5, [pc, #52]	@ (8002274 <__libc_init_array+0x3c>)
 8002240:	1b64      	subs	r4, r4, r5
 8002242:	10a4      	asrs	r4, r4, #2
 8002244:	42a6      	cmp	r6, r4
 8002246:	d109      	bne.n	800225c <__libc_init_array+0x24>
 8002248:	2600      	movs	r6, #0
 800224a:	f000 f819 	bl	8002280 <_init>
 800224e:	4c0a      	ldr	r4, [pc, #40]	@ (8002278 <__libc_init_array+0x40>)
 8002250:	4d0a      	ldr	r5, [pc, #40]	@ (800227c <__libc_init_array+0x44>)
 8002252:	1b64      	subs	r4, r4, r5
 8002254:	10a4      	asrs	r4, r4, #2
 8002256:	42a6      	cmp	r6, r4
 8002258:	d105      	bne.n	8002266 <__libc_init_array+0x2e>
 800225a:	bd70      	pop	{r4, r5, r6, pc}
 800225c:	00b3      	lsls	r3, r6, #2
 800225e:	58eb      	ldr	r3, [r5, r3]
 8002260:	4798      	blx	r3
 8002262:	3601      	adds	r6, #1
 8002264:	e7ee      	b.n	8002244 <__libc_init_array+0xc>
 8002266:	00b3      	lsls	r3, r6, #2
 8002268:	58eb      	ldr	r3, [r5, r3]
 800226a:	4798      	blx	r3
 800226c:	3601      	adds	r6, #1
 800226e:	e7f2      	b.n	8002256 <__libc_init_array+0x1e>
 8002270:	080022d8 	.word	0x080022d8
 8002274:	080022d8 	.word	0x080022d8
 8002278:	080022dc 	.word	0x080022dc
 800227c:	080022d8 	.word	0x080022d8

08002280 <_init>:
 8002280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002282:	46c0      	nop			@ (mov r8, r8)
 8002284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002286:	bc08      	pop	{r3}
 8002288:	469e      	mov	lr, r3
 800228a:	4770      	bx	lr

0800228c <_fini>:
 800228c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800228e:	46c0      	nop			@ (mov r8, r8)
 8002290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002292:	bc08      	pop	{r3}
 8002294:	469e      	mov	lr, r3
 8002296:	4770      	bx	lr
