#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec 17 12:42:08 2024
# Process ID: 25404
# Current directory: C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1
# Command line: vivado.exe -log ASSEMBLY_TEMPLATE_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ASSEMBLY_TEMPLATE_wrapper.tcl
# Log file: C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/ASSEMBLY_TEMPLATE_wrapper.vds
# Journal file: C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1\vivado.jou
# Running On        :LAPTOP-7364E6GV
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8344 MB
# Swap memory       :25767 MB
# Total Virtual     :34112 MB
# Available Virtual :13142 MB
#-----------------------------------------------------------
source ASSEMBLY_TEMPLATE_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 514.062 ; gain = 201.656
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 577.375 ; gain = 63.312
Command: synth_design -top ASSEMBLY_TEMPLATE_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 16268
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1982.809 ; gain = 399.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_wrapper' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/hdl/ASSEMBLY_TEMPLATE_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:13]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_axi_dma_0_0' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_axi_dma_0_0' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'ASSEMBLY_TEMPLATE_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:181]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'ASSEMBLY_TEMPLATE_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:181]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'ASSEMBLY_TEMPLATE_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:181]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'ASSEMBLY_TEMPLATE_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:181]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'ASSEMBLY_TEMPLATE_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:181]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'ASSEMBLY_TEMPLATE_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:181]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'ASSEMBLY_TEMPLATE_axi_dma_0_0' has 64 connections declared, but only 58 given [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:181]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_axi_interconnect_0_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:578]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_Z9N5JW' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:1214]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_Z9N5JW' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:1214]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1J22602' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:1339]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_auto_ds_0' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_auto_ds_0' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_auto_pc_0' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_auto_pc_0' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1J22602' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:1339]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1AUXCIR' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:1749]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_auto_ds_1' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_auto_ds_1' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_auto_pc_1' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_auto_pc_1' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1AUXCIR' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:1749]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_xbar_0' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_xbar_0' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ASSEMBLY_TEMPLATE_xbar_0' is unconnected for instance 'xbar' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:1174]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'ASSEMBLY_TEMPLATE_xbar_0' is unconnected for instance 'xbar' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:1174]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ASSEMBLY_TEMPLATE_xbar_0' is unconnected for instance 'xbar' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:1174]
WARNING: [Synth 8-7023] instance 'xbar' of module 'ASSEMBLY_TEMPLATE_xbar_0' has 40 connections declared, but only 37 given [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:1174]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_axi_interconnect_0_0' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:578]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_axis_ann_0_0' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_axis_ann_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_axis_ann_0_0' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_axis_ann_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_proc_sys_reset_0_0' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_proc_sys_reset_0_0' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ASSEMBLY_TEMPLATE_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:350]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ASSEMBLY_TEMPLATE_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:350]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ASSEMBLY_TEMPLATE_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:350]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ASSEMBLY_TEMPLATE_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:350]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'ASSEMBLY_TEMPLATE_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:350]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_smartconnect_0_0' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_smartconnect_0_0' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_smartconnect_1_1' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_smartconnect_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_smartconnect_1_1' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_smartconnect_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/.Xil/Vivado-25404-LAPTOP-7364E6GV/realtime/ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp2_awready' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp2_wready' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp2_bresp' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp2_bvalid' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp3_arready' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp3_rdata' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp3_rresp' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp3_rlast' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'saxigp3_rvalid' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0' has 164 connections declared, but only 146 given [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:429]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE' (0#1) [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/synth/ASSEMBLY_TEMPLATE.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ASSEMBLY_TEMPLATE_wrapper' (0#1) [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/hdl/ASSEMBLY_TEMPLATE_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_1AUXCIR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_1AUXCIR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1J22602 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1J22602 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_Z9N5JW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_Z9N5JW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_Z9N5JW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_Z9N5JW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.777 ; gain = 519.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.777 ; gain = 519.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.777 ; gain = 519.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2102.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0/ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0/ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.324 ; gain = 0.746
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0/ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0/ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_xbar_0/ASSEMBLY_TEMPLATE_xbar_0/ASSEMBLY_TEMPLATE_xbar_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_xbar_0/ASSEMBLY_TEMPLATE_xbar_0/ASSEMBLY_TEMPLATE_xbar_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_auto_ds_0/ASSEMBLY_TEMPLATE_auto_ds_0/ASSEMBLY_TEMPLATE_auto_ds_1_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_auto_ds_0/ASSEMBLY_TEMPLATE_auto_ds_0/ASSEMBLY_TEMPLATE_auto_ds_1_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_auto_pc_0/ASSEMBLY_TEMPLATE_auto_pc_0/ASSEMBLY_TEMPLATE_auto_pc_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_auto_pc_0/ASSEMBLY_TEMPLATE_auto_pc_0/ASSEMBLY_TEMPLATE_auto_pc_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_auto_ds_1/ASSEMBLY_TEMPLATE_auto_ds_1/ASSEMBLY_TEMPLATE_auto_ds_1_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_auto_ds_1/ASSEMBLY_TEMPLATE_auto_ds_1/ASSEMBLY_TEMPLATE_auto_ds_1_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s01_couplers/auto_ds'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_auto_pc_1/ASSEMBLY_TEMPLATE_auto_pc_1/ASSEMBLY_TEMPLATE_auto_pc_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_auto_pc_1/ASSEMBLY_TEMPLATE_auto_pc_1/ASSEMBLY_TEMPLATE_auto_pc_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_smartconnect_0_0/ASSEMBLY_TEMPLATE_smartconnect_0_0/ASSEMBLY_TEMPLATE_smartconnect_0_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/smartconnect_0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_smartconnect_0_0/ASSEMBLY_TEMPLATE_smartconnect_0_0/ASSEMBLY_TEMPLATE_smartconnect_0_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/smartconnect_0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_proc_sys_reset_0_0/ASSEMBLY_TEMPLATE_proc_sys_reset_0_0/ASSEMBLY_TEMPLATE_proc_sys_reset_0_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_proc_sys_reset_0_0/ASSEMBLY_TEMPLATE_proc_sys_reset_0_0/ASSEMBLY_TEMPLATE_proc_sys_reset_0_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_axis_ann_0_0/ASSEMBLY_TEMPLATE_axis_ann_0_0/ASSEMBLY_TEMPLATE_axis_ann_0_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axis_ann_0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_axis_ann_0_0/ASSEMBLY_TEMPLATE_axis_ann_0_0/ASSEMBLY_TEMPLATE_axis_ann_0_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axis_ann_0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_axi_dma_0_0/ASSEMBLY_TEMPLATE_axi_dma_0_0/ASSEMBLY_TEMPLATE_axi_dma_0_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_axi_dma_0_0/ASSEMBLY_TEMPLATE_axi_dma_0_0/ASSEMBLY_TEMPLATE_axi_dma_0_0_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/axi_dma_0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_smartconnect_1_1/ASSEMBLY_TEMPLATE_smartconnect_1_1/ASSEMBLY_TEMPLATE_smartconnect_1_1_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/smartconnect_1'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.gen/sources_1/bd/ASSEMBLY_TEMPLATE/ip/ASSEMBLY_TEMPLATE_smartconnect_1_1/ASSEMBLY_TEMPLATE_smartconnect_1_1/ASSEMBLY_TEMPLATE_smartconnect_1_1_in_context.xdc] for cell 'ASSEMBLY_TEMPLATE_i/smartconnect_1'
Parsing XDC File [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2118.324 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2118.324 ; gain = 534.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2118.324 ; gain = 534.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/axi_interconnect_0/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/axis_ann_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ASSEMBLY_TEMPLATE_i/smartconnect_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2118.324 ; gain = 534.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2118.324 ; gain = 534.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module ASSEMBLY_TEMPLATE_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2118.324 ; gain = 534.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 2591.699 ; gain = 1008.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 2591.699 ; gain = 1008.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 2603.109 ; gain = 1019.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2617.875 ; gain = 1034.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2617.875 ; gain = 1034.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2617.875 ; gain = 1034.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2617.875 ; gain = 1034.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2617.875 ; gain = 1034.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2617.875 ; gain = 1034.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |ASSEMBLY_TEMPLATE_axi_dma_0_0         |         1|
|2     |ASSEMBLY_TEMPLATE_xbar_0              |         1|
|3     |ASSEMBLY_TEMPLATE_auto_ds_0           |         1|
|4     |ASSEMBLY_TEMPLATE_auto_pc_0           |         1|
|5     |ASSEMBLY_TEMPLATE_auto_ds_1           |         1|
|6     |ASSEMBLY_TEMPLATE_auto_pc_1           |         1|
|7     |ASSEMBLY_TEMPLATE_axis_ann_0_0        |         1|
|8     |ASSEMBLY_TEMPLATE_proc_sys_reset_0_0  |         1|
|9     |ASSEMBLY_TEMPLATE_smartconnect_0_0    |         1|
|10    |ASSEMBLY_TEMPLATE_smartconnect_1_1    |         1|
|11    |ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0_0 |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |ASSEMBLY_TEMPLATE_auto_ds           |     2|
|3     |ASSEMBLY_TEMPLATE_auto_pc           |     2|
|5     |ASSEMBLY_TEMPLATE_axi_dma_0         |     1|
|6     |ASSEMBLY_TEMPLATE_axis_ann_0        |     1|
|7     |ASSEMBLY_TEMPLATE_proc_sys_reset_0  |     1|
|8     |ASSEMBLY_TEMPLATE_smartconnect_0    |     1|
|9     |ASSEMBLY_TEMPLATE_smartconnect_1    |     1|
|10    |ASSEMBLY_TEMPLATE_xbar              |     1|
|11    |ASSEMBLY_TEMPLATE_zynq_ultra_ps_e_0 |     1|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2617.875 ; gain = 1034.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2617.875 ; gain = 1018.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2617.875 ; gain = 1034.441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2617.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: db4c71a5
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 2617.875 ; gain = 2040.500
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_TEMPLATE_VER/ASSEMBLY_TEMPLATE_VER.runs/synth_1/ASSEMBLY_TEMPLATE_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ASSEMBLY_TEMPLATE_wrapper_utilization_synth.rpt -pb ASSEMBLY_TEMPLATE_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 12:43:33 2024...
