Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jan 18 11:05:10 2022
| Host         : DESKTOP-8ES30CV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file demo_2_timing_summary_routed.rpt -pb demo_2_timing_summary_routed.pb -rpx demo_2_timing_summary_routed.rpx -warn_on_violation
| Design       : demo_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 69 register/latch pins with no clock driven by root clock pin: _mode (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: _music (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: clock_19/num_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clock_22/num_reg[21]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock_de/num_reg[14]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: clock_jo/clk_div_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clock_jojo/clk_div_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_re/num_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sc/clk_cnt_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: start1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: start2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 948 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.075        0.000                      0                  454        0.142        0.000                      0                  454        4.500        0.000                       0                   332  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.075        0.000                      0                  454        0.142        0.000                      0                  454        4.500        0.000                       0                   332  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 start1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 2.800ns (35.727%)  route 5.037ns (64.272%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  start1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  start1_reg/Q
                         net (fo=47, routed)          3.141     8.674    music_00/start1
    SLICE_X6Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.798 r  music_00/audio_right[15]_i_27/O
                         net (fo=2, routed)           0.922     9.719    noteGen_00/c_clk_reg_i_2_0[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.843 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     9.843    noteGen_00/c_clk_i_10_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.376    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          0.973    11.467    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.591 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000    11.591    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.123 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.237 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.237    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.351 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.351    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  noteGen_00/clk_cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.579    noteGen_00/clk_cnt_2_reg[16]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.913 r  noteGen_00/clk_cnt_2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.913    noteGen_00/clk_cnt_2_reg[20]_i_1_n_6
    SLICE_X13Y52         FDCE                                         r  noteGen_00/clk_cnt_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.441    14.782    noteGen_00/CLK
    SLICE_X13Y52         FDCE                                         r  noteGen_00/clk_cnt_2_reg[21]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y52         FDCE (Setup_fdce_C_D)        0.062    14.988    noteGen_00/clk_cnt_2_reg[21]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 start1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 2.814ns (35.637%)  route 5.082ns (64.363%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  start1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  start1_reg/Q
                         net (fo=47, routed)          3.099     8.631    music_00/start1
    SLICE_X3Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.755 r  music_00/audio_left[15]_i_27/O
                         net (fo=2, routed)           0.656     9.412    noteGen_00/b_clk_reg_i_2_0[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     9.536    noteGen_00/b_clk_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.086 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.086    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.327    11.527    noteGen_00/load
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.124    11.651 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.651    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.183 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.183    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.297    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.411    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.525    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  noteGen_00/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.639    noteGen_00/clk_cnt_reg[16]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.973 r  noteGen_00/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.973    noteGen_00/clk_cnt_reg[20]_i_1_n_6
    SLICE_X4Y43          FDCE                                         r  noteGen_00/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.517    14.858    noteGen_00/CLK
    SLICE_X4Y43          FDCE                                         r  noteGen_00/clk_cnt_reg[21]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.062    15.145    noteGen_00/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 start1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 2.689ns (34.804%)  route 5.037ns (65.196%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  start1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  start1_reg/Q
                         net (fo=47, routed)          3.141     8.674    music_00/start1
    SLICE_X6Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.798 r  music_00/audio_right[15]_i_27/O
                         net (fo=2, routed)           0.922     9.719    noteGen_00/c_clk_reg_i_2_0[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.843 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     9.843    noteGen_00/c_clk_i_10_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.376    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          0.973    11.467    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.591 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000    11.591    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.123 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.237 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.237    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.351 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.351    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  noteGen_00/clk_cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.579    noteGen_00/clk_cnt_2_reg[16]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.802 r  noteGen_00/clk_cnt_2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.802    noteGen_00/clk_cnt_2_reg[20]_i_1_n_7
    SLICE_X13Y52         FDCE                                         r  noteGen_00/clk_cnt_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.441    14.782    noteGen_00/CLK
    SLICE_X13Y52         FDCE                                         r  noteGen_00/clk_cnt_2_reg[20]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y52         FDCE (Setup_fdce_C_D)        0.062    14.988    noteGen_00/clk_cnt_2_reg[20]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 start1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 2.686ns (34.779%)  route 5.037ns (65.221%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  start1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  start1_reg/Q
                         net (fo=47, routed)          3.141     8.674    music_00/start1
    SLICE_X6Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.798 r  music_00/audio_right[15]_i_27/O
                         net (fo=2, routed)           0.922     9.719    noteGen_00/c_clk_reg_i_2_0[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.843 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     9.843    noteGen_00/c_clk_i_10_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.376    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          0.973    11.467    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.591 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000    11.591    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.123 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.237 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.237    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.351 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.351    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.799 r  noteGen_00/clk_cnt_2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.799    noteGen_00/clk_cnt_2_reg[16]_i_1_n_6
    SLICE_X13Y51         FDCE                                         r  noteGen_00/clk_cnt_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.441    14.782    noteGen_00/CLK
    SLICE_X13Y51         FDCE                                         r  noteGen_00/clk_cnt_2_reg[17]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y51         FDCE (Setup_fdce_C_D)        0.062    14.988    noteGen_00/clk_cnt_2_reg[17]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -12.799    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 start1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 2.665ns (34.601%)  route 5.037ns (65.399%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  start1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  start1_reg/Q
                         net (fo=47, routed)          3.141     8.674    music_00/start1
    SLICE_X6Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.798 r  music_00/audio_right[15]_i_27/O
                         net (fo=2, routed)           0.922     9.719    noteGen_00/c_clk_reg_i_2_0[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.843 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     9.843    noteGen_00/c_clk_i_10_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.376    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          0.973    11.467    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.591 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000    11.591    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.123 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.237 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.237    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.351 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.351    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.778 r  noteGen_00/clk_cnt_2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.778    noteGen_00/clk_cnt_2_reg[16]_i_1_n_4
    SLICE_X13Y51         FDCE                                         r  noteGen_00/clk_cnt_2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.441    14.782    noteGen_00/CLK
    SLICE_X13Y51         FDCE                                         r  noteGen_00/clk_cnt_2_reg[19]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y51         FDCE (Setup_fdce_C_D)        0.062    14.988    noteGen_00/clk_cnt_2_reg[19]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 start1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 2.703ns (34.719%)  route 5.082ns (65.281%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  start1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  start1_reg/Q
                         net (fo=47, routed)          3.099     8.631    music_00/start1
    SLICE_X3Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.755 r  music_00/audio_left[15]_i_27/O
                         net (fo=2, routed)           0.656     9.412    noteGen_00/b_clk_reg_i_2_0[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     9.536    noteGen_00/b_clk_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.086 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.086    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.327    11.527    noteGen_00/load
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.124    11.651 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.651    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.183 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.183    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.297    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.411    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.525    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  noteGen_00/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.639    noteGen_00/clk_cnt_reg[16]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.862 r  noteGen_00/clk_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.862    noteGen_00/clk_cnt_reg[20]_i_1_n_7
    SLICE_X4Y43          FDCE                                         r  noteGen_00/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.517    14.858    noteGen_00/CLK
    SLICE_X4Y43          FDCE                                         r  noteGen_00/clk_cnt_reg[20]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.062    15.145    noteGen_00/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 start1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 2.591ns (33.967%)  route 5.037ns (66.033%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  start1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  start1_reg/Q
                         net (fo=47, routed)          3.141     8.674    music_00/start1
    SLICE_X6Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.798 r  music_00/audio_right[15]_i_27/O
                         net (fo=2, routed)           0.922     9.719    noteGen_00/c_clk_reg_i_2_0[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.843 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     9.843    noteGen_00/c_clk_i_10_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.376    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          0.973    11.467    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.591 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000    11.591    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.123 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.237 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.237    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.351 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.351    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.704 r  noteGen_00/clk_cnt_2_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.704    noteGen_00/clk_cnt_2_reg[16]_i_1_n_5
    SLICE_X13Y51         FDCE                                         r  noteGen_00/clk_cnt_2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.441    14.782    noteGen_00/CLK
    SLICE_X13Y51         FDCE                                         r  noteGen_00/clk_cnt_2_reg[18]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y51         FDCE (Setup_fdce_C_D)        0.062    14.988    noteGen_00/clk_cnt_2_reg[18]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 start1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 2.700ns (34.694%)  route 5.082ns (65.306%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  start1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  start1_reg/Q
                         net (fo=47, routed)          3.099     8.631    music_00/start1
    SLICE_X3Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.755 r  music_00/audio_left[15]_i_27/O
                         net (fo=2, routed)           0.656     9.412    noteGen_00/b_clk_reg_i_2_0[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     9.536    noteGen_00/b_clk_i_10_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.086 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.086    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.327    11.527    noteGen_00/load
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.124    11.651 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.651    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.183 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.183    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.297    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.411    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.525    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.859 r  noteGen_00/clk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.859    noteGen_00/clk_cnt_reg[16]_i_1_n_6
    SLICE_X4Y42          FDCE                                         r  noteGen_00/clk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.516    14.857    noteGen_00/CLK
    SLICE_X4Y42          FDCE                                         r  noteGen_00/clk_cnt_reg[17]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.062    15.144    noteGen_00/clk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 start1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 2.575ns (33.828%)  route 5.037ns (66.172%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  start1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  start1_reg/Q
                         net (fo=47, routed)          3.141     8.674    music_00/start1
    SLICE_X6Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.798 r  music_00/audio_right[15]_i_27/O
                         net (fo=2, routed)           0.922     9.719    noteGen_00/c_clk_reg_i_2_0[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.843 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     9.843    noteGen_00/c_clk_i_10_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.376    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          0.973    11.467    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.591 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000    11.591    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.123 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.237 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.237    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.351 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.351    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.688 r  noteGen_00/clk_cnt_2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.688    noteGen_00/clk_cnt_2_reg[16]_i_1_n_7
    SLICE_X13Y51         FDCE                                         r  noteGen_00/clk_cnt_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.441    14.782    noteGen_00/CLK
    SLICE_X13Y51         FDCE                                         r  noteGen_00/clk_cnt_2_reg[16]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y51         FDCE (Setup_fdce_C_D)        0.062    14.988    noteGen_00/clk_cnt_2_reg[16]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -12.688    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 start1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 2.572ns (33.802%)  route 5.037ns (66.198%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  start1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  start1_reg/Q
                         net (fo=47, routed)          3.141     8.674    music_00/start1
    SLICE_X6Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.798 r  music_00/audio_right[15]_i_27/O
                         net (fo=2, routed)           0.922     9.719    noteGen_00/c_clk_reg_i_2_0[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.843 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     9.843    noteGen_00/c_clk_i_10_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.376    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          0.973    11.467    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.591 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000    11.591    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.123 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.237 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.237    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.351 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.351    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.685 r  noteGen_00/clk_cnt_2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.685    noteGen_00/clk_cnt_2_reg[12]_i_1_n_6
    SLICE_X13Y50         FDCE                                         r  noteGen_00/clk_cnt_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.441    14.782    noteGen_00/CLK
    SLICE_X13Y50         FDCE                                         r  noteGen_00/clk_cnt_2_reg[13]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y50         FDCE (Setup_fdce_C_D)        0.062    14.988    noteGen_00/clk_cnt_2_reg[13]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  2.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 noteGen_00/clk_cnt_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.567     1.450    noteGen_00/CLK
    SLICE_X13Y48         FDCE                                         r  noteGen_00/clk_cnt_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  noteGen_00/clk_cnt_2_reg[7]/Q
                         net (fo=2, routed)           0.120     1.711    noteGen_00/clk_cnt_2_reg[7]
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.756 r  noteGen_00/clk_cnt_2[4]_i_2/O
                         net (fo=1, routed)           0.000     1.756    noteGen_00/clk_cnt_2[4]_i_2_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.871 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.871    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.911    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.965 r  noteGen_00/clk_cnt_2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    noteGen_00/clk_cnt_2_reg[12]_i_1_n_7
    SLICE_X13Y50         FDCE                                         r  noteGen_00/clk_cnt_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.834     1.962    noteGen_00/CLK
    SLICE_X13Y50         FDCE                                         r  noteGen_00/clk_cnt_2_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.105     1.823    noteGen_00/clk_cnt_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 noteGen_00/clk_cnt_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.567     1.450    noteGen_00/CLK
    SLICE_X13Y48         FDCE                                         r  noteGen_00/clk_cnt_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  noteGen_00/clk_cnt_2_reg[7]/Q
                         net (fo=2, routed)           0.120     1.711    noteGen_00/clk_cnt_2_reg[7]
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.756 r  noteGen_00/clk_cnt_2[4]_i_2/O
                         net (fo=1, routed)           0.000     1.756    noteGen_00/clk_cnt_2[4]_i_2_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.871 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.871    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.911    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.976 r  noteGen_00/clk_cnt_2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.976    noteGen_00/clk_cnt_2_reg[12]_i_1_n_5
    SLICE_X13Y50         FDCE                                         r  noteGen_00/clk_cnt_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.834     1.962    noteGen_00/CLK
    SLICE_X13Y50         FDCE                                         r  noteGen_00/clk_cnt_2_reg[14]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.105     1.823    noteGen_00/clk_cnt_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 k1/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.147%)  route 0.329ns (63.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.559     1.442    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y61         FDPE                                         r  k1/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  k1/inst/inst/Ps2Interface_i/ps2_clk_s_reg/Q
                         net (fo=20, routed)          0.329     1.912    k1/inst/inst/Ps2Interface_i/state_next1
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.957 r  k1/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.957    k1/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1_n_0
    SLICE_X36Y60         FDCE                                         r  k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.827     1.955    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y60         FDCE                                         r  k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y60         FDCE (Hold_fdce_C_D)         0.092     1.798    k1/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 k1/inst/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/been_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.060%)  route 0.079ns (29.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.560     1.443    k1/inst/inst/clk
    SLICE_X41Y57         FDCE                                         r  k1/inst/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  k1/inst/inst/valid_reg/Q
                         net (fo=5, routed)           0.079     1.664    k1/valid
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.709 r  k1/been_extend_i_1/O
                         net (fo=1, routed)           0.000     1.709    k1/been_extend_i_1_n_0
    SLICE_X40Y57         FDCE                                         r  k1/been_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.830     1.957    k1/CLK
    SLICE_X40Y57         FDCE                                         r  k1/been_extend_reg/C
                         clock pessimism             -0.501     1.456    
    SLICE_X40Y57         FDCE (Hold_fdce_C_D)         0.092     1.548    k1/been_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 k1/inst/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.560     1.443    k1/inst/inst/clk
    SLICE_X41Y57         FDCE                                         r  k1/inst/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  k1/inst/inst/valid_reg/Q
                         net (fo=5, routed)           0.080     1.665    k1/valid
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.710 r  k1/been_break_i_1/O
                         net (fo=1, routed)           0.000     1.710    k1/been_break_i_1_n_0
    SLICE_X40Y57         FDCE                                         r  k1/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.830     1.957    k1/CLK
    SLICE_X40Y57         FDCE                                         r  k1/been_break_reg/C
                         clock pessimism             -0.501     1.456    
    SLICE_X40Y57         FDCE (Hold_fdce_C_D)         0.091     1.547    k1/been_break_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 k1/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.259%)  route 0.140ns (49.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.560     1.443    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X40Y58         FDCE                                         r  k1/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  k1/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.140     1.724    k1/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X38Y57         FDCE                                         r  k1/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.828     1.956    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y57         FDCE                                         r  k1/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X38Y57         FDCE (Hold_fdce_C_D)         0.076     1.554    k1/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 k1/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.247%)  route 0.091ns (32.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.560     1.443    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y57         FDCE                                         r  k1/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  k1/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.091     1.675    k1/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.720 r  k1/inst/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.720    k1/inst/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X36Y57         FDCE                                         r  k1/inst/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.828     1.956    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y57         FDCE                                         r  k1/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X36Y57         FDCE (Hold_fdce_C_D)         0.092     1.548    k1/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 k1/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.560     1.443    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y57         FDCE                                         r  k1/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  k1/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.095     1.679    k1/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.724 r  k1/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.724    k1/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X37Y57         FDCE                                         r  k1/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.828     1.956    k1/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y57         FDCE                                         r  k1/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X37Y57         FDCE (Hold_fdce_C_D)         0.092     1.548    k1/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 noteGen_00/clk_cnt_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.567     1.450    noteGen_00/CLK
    SLICE_X13Y48         FDCE                                         r  noteGen_00/clk_cnt_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  noteGen_00/clk_cnt_2_reg[7]/Q
                         net (fo=2, routed)           0.120     1.711    noteGen_00/clk_cnt_2_reg[7]
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.756 r  noteGen_00/clk_cnt_2[4]_i_2/O
                         net (fo=1, routed)           0.000     1.756    noteGen_00/clk_cnt_2[4]_i_2_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.871 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.871    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.911    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.001 r  noteGen_00/clk_cnt_2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.001    noteGen_00/clk_cnt_2_reg[12]_i_1_n_6
    SLICE_X13Y50         FDCE                                         r  noteGen_00/clk_cnt_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.834     1.962    noteGen_00/CLK
    SLICE_X13Y50         FDCE                                         r  noteGen_00/clk_cnt_2_reg[13]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.105     1.823    noteGen_00/clk_cnt_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 noteGen_00/clk_cnt_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.567     1.450    noteGen_00/CLK
    SLICE_X13Y48         FDCE                                         r  noteGen_00/clk_cnt_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  noteGen_00/clk_cnt_2_reg[7]/Q
                         net (fo=2, routed)           0.120     1.711    noteGen_00/clk_cnt_2_reg[7]
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.756 r  noteGen_00/clk_cnt_2[4]_i_2/O
                         net (fo=1, routed)           0.000     1.756    noteGen_00/clk_cnt_2[4]_i_2_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.871 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.871    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.911    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.001 r  noteGen_00/clk_cnt_2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.001    noteGen_00/clk_cnt_2_reg[12]_i_1_n_4
    SLICE_X13Y50         FDCE                                         r  noteGen_00/clk_cnt_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.834     1.962    noteGen_00/CLK
    SLICE_X13Y50         FDCE                                         r  noteGen_00/clk_cnt_2_reg[15]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.105     1.823    noteGen_00/clk_cnt_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y37   _led_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y37   _led_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31   _led_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y29   _led_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y29   _led_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y29   _led_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y29   _led_reg[11]_lopt_replica_6/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y29   _led_reg[11]_lopt_replica_7/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y37   _led_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   _led_reg[15]_lopt_replica_6/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   good_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   good_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   value3_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   value3_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   k1/inst/inst/Ps2Interface_i/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   k1/inst/inst/Ps2Interface_i/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   k1/inst/inst/Ps2Interface_i/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   k1/inst/inst/Ps2Interface_i/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y37   _led_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y37   _led_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y37   _led_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   _led_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   _led_reg[15]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   _led_reg[15]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   _led_reg[15]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   _led_reg[15]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   _led_reg[15]_lopt_replica_5/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   _led_reg[15]_lopt_replica_7/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   clock_19/num_reg[0]/C



