INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_full_adder_1_bit/project_full_adder_1_bit.srcs/sources_1/new/full adder 1 bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_bh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_full_adder_1_bit/project_full_adder_1_bit.srcs/sim_1/new/full adder 1 bit testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_bh_tb
