
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Tue May 14 09:08:01 2024
| Design       : hs_dual_ad
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                           
**************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                  
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           3  {sys_clk}                                       
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  20.0000      {10.0000 20.0000}   Generated (sys_clk)     346           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}             
 DebugCore_JCLK                                 50.0000      {0.0000 25.0000}    Declared                152           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                              100.0000     {25.0000 75.0000}   Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
==========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK             20.0000 MHz    144.2169 MHz        50.0000         6.9340         43.066
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                            50.0000 MHz    355.3660 MHz        20.0000         2.8140         17.186
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK              23.561       0.000              0            455
 DebugCore_CAPTURE      DebugCore_JCLK              20.306       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE           46.865       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    17.186       0.000              0            599
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK               0.313       0.000              0            455
 DebugCore_CAPTURE      DebugCore_JCLK              23.768       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE            0.823       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.314       0.000              0            599
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    17.323       0.000              0            264
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.543       0.000              0            264
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK                                     24.102       0.000              0            152
 DebugCore_CAPTURE                                  49.380       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         9.102       0.000              0            346
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK              23.967       0.000              0            455
 DebugCore_CAPTURE      DebugCore_JCLK              21.648       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE           48.167       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    17.921       0.000              0            599
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK               0.254       0.000              0            455
 DebugCore_CAPTURE      DebugCore_JCLK              24.653       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE            0.597       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.253       0.000              0            599
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    18.132       0.000              0            264
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.519       0.000              0            264
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK                                     24.282       0.000              0            152
 DebugCore_CAPTURE                                  49.504       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         9.282       0.000              0            346
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.061
  Launch Clock Delay      :  4.725
  Clock Pessimism Removal :  0.546

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.634       2.634         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.634 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.091       4.725         ntclkbufg_1      
 CLMA_78_140/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_78_140/Q0                    tco                   0.287       5.012 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.614       5.626         u_CORES/u_jtag_hub/data_ctrl
 CLMS_50_141/A2                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.626         Logic Levels: 0  
                                                                                   Logic: 0.287ns(31.853%), Route: 0.614ns(68.147%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306      27.306         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.306 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.755      29.061         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.546      29.607                          
 clock uncertainty                                      -0.050      29.557                          

 Setup time                                             -0.370      29.187                          

 Data required time                                                 29.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.187                          
 Data arrival time                                                   5.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.061
  Launch Clock Delay      :  4.717
  Clock Pessimism Removal :  0.546

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.634       2.634         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.634 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.083       4.717         ntclkbufg_1      
 CLMA_62_136/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_62_136/Q0                    tco                   0.289       5.006 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.590       5.596         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_50_141/A3                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.596         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.878%), Route: 0.590ns(67.122%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306      27.306         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.306 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.755      29.061         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.546      29.607                          
 clock uncertainty                                      -0.050      29.557                          

 Setup time                                             -0.357      29.200                          

 Data required time                                                 29.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.200                          
 Data arrival time                                                   5.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.061
  Launch Clock Delay      :  4.725
  Clock Pessimism Removal :  0.546

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.634       2.634         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.634 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.091       4.725         ntclkbufg_1      
 CLMA_78_140/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_78_140/Q0                    tco                   0.289       5.014 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.514       5.528         u_CORES/u_jtag_hub/data_ctrl
 CLMS_50_141/C2                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.528         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.990%), Route: 0.514ns(64.010%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306      27.306         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.306 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.755      29.061         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.546      29.607                          
 clock uncertainty                                      -0.050      29.557                          

 Setup time                                             -0.351      29.206                          

 Data required time                                                 29.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.206                          
 Data arrival time                                                   5.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.744
  Launch Clock Delay      :  3.967
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.197       2.197         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.197 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.770       3.967         ntclkbufg_1      
 CLMS_38_133/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_133/Q1                    tco                   0.224       4.191 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       4.277         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [60]
 CLMA_38_132/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.277         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.634       2.634         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.634 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.110       4.744         ntclkbufg_1      
 CLMA_38_132/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.746       3.998                          
 clock uncertainty                                       0.000       3.998                          

 Hold time                                              -0.034       3.964                          

 Data required time                                                  3.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.964                          
 Data arrival time                                                   4.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.716
  Launch Clock Delay      :  3.940
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.197       2.197         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.197 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.743       3.940         ntclkbufg_1      
 CLMS_50_145/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_50_145/Q0                    tco                   0.222       4.162 f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=94)       0.109       4.271         u_CORES/u_debug_core_0/conf_rst
 CLMA_50_144/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.271         Logic Levels: 0  
                                                                                   Logic: 0.222ns(67.069%), Route: 0.109ns(32.931%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.634       2.634         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.634 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.082       4.716         ntclkbufg_1      
 CLMA_50_144/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.746       3.970                          
 clock uncertainty                                       0.000       3.970                          

 Hold time                                              -0.035       3.935                          

 Data required time                                                  3.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.935                          
 Data arrival time                                                   4.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.693
  Launch Clock Delay      :  3.918
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.197       2.197         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.197 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.721       3.918         ntclkbufg_1      
 CLMS_50_161/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_161/Q3                    tco                   0.221       4.139 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.085       4.224         u_CORES/u_debug_core_0/ram_radr [0]
 CLMS_50_161/D4                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.224         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.634       2.634         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.634 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.059       4.693         ntclkbufg_1      
 CLMS_50_161/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.775       3.918                          
 clock uncertainty                                       0.000       3.918                          

 Hold time                                              -0.034       3.884                          

 Data required time                                                  3.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.884                          
 Data arrival time                                                   4.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.908
  Launch Clock Delay      :  3.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.788      28.788         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_50_149/Y0                    tco                   0.375      29.163 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.452      29.615         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_62_149/Y3                    td                    0.468      30.083 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.258      30.341         u_CORES/u_debug_core_0/_N1877
 CLMA_62_149/Y0                    td                    0.341      30.682 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.587      31.269         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_62_168/Y0                    td                    0.210      31.479 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.403      31.882         u_CORES/u_debug_core_0/u_rd_addr_gen/_N85
 CLMA_62_164/Y0                    td                    0.210      32.092 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.598      32.690         u_CORES/u_debug_core_0/u_rd_addr_gen/_N89
 CLMA_62_169/Y0                    td                    0.210      32.900 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.440      33.340         u_CORES/u_debug_core_0/u_rd_addr_gen/_N385
 CLMA_62_161/D1                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  33.340         Logic Levels: 5  
                                                                                   Logic: 1.814ns(39.851%), Route: 2.738ns(60.149%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.197      52.197         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.197 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.711      53.908         ntclkbufg_1      
 CLMA_62_161/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.908                          
 clock uncertainty                                      -0.050      53.858                          

 Setup time                                             -0.212      53.646                          

 Data required time                                                 53.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.646                          
 Data arrival time                                                  33.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.908
  Launch Clock Delay      :  3.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.788      28.788         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_50_149/Y0                    tco                   0.375      29.163 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.452      29.615         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_62_149/Y3                    td                    0.468      30.083 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.258      30.341         u_CORES/u_debug_core_0/_N1877
 CLMA_62_149/Y0                    td                    0.341      30.682 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.587      31.269         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_62_168/Y0                    td                    0.210      31.479 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.403      31.882         u_CORES/u_debug_core_0/u_rd_addr_gen/_N85
 CLMA_62_164/Y0                    td                    0.210      32.092 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.412      32.504         u_CORES/u_debug_core_0/u_rd_addr_gen/_N89
 CLMA_66_164/Y2                    td                    0.210      32.714 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.400      33.114         u_CORES/u_debug_core_0/u_rd_addr_gen/_N387
 CLMA_62_161/C4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.114         Logic Levels: 5  
                                                                                   Logic: 1.814ns(41.933%), Route: 2.512ns(58.067%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.197      52.197         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.197 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.711      53.908         ntclkbufg_1      
 CLMA_62_161/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.908                          
 clock uncertainty                                      -0.050      53.858                          

 Setup time                                             -0.123      53.735                          

 Data required time                                                 53.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.735                          
 Data arrival time                                                  33.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.621                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.908
  Launch Clock Delay      :  3.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.788      28.788         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_50_149/Y0                    tco                   0.375      29.163 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.452      29.615         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_62_149/Y3                    td                    0.468      30.083 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.258      30.341         u_CORES/u_debug_core_0/_N1877
 CLMA_62_149/Y0                    td                    0.341      30.682 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.587      31.269         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_62_168/Y0                    td                    0.210      31.479 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.403      31.882         u_CORES/u_debug_core_0/u_rd_addr_gen/_N85
 CLMA_62_164/Y0                    td                    0.210      32.092 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.849      32.941         u_CORES/u_debug_core_0/u_rd_addr_gen/_N89
 CLMA_62_161/B4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.941         Logic Levels: 4  
                                                                                   Logic: 1.604ns(38.623%), Route: 2.549ns(61.377%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.197      52.197         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.197 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.711      53.908         ntclkbufg_1      
 CLMA_62_161/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.908                          
 clock uncertainty                                      -0.050      53.858                          

 Setup time                                             -0.120      53.738                          

 Data required time                                                 53.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.738                          
 Data arrival time                                                  32.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.797                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/I1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.846  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  2.866
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.866      27.866         u_CORES/capt_o   
 CLMA_66_144/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_66_144/Q3                    tco                   0.226      28.092 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=17)       0.325      28.417         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_62_140/A1                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  28.417         Logic Levels: 0  
                                                                                   Logic: 0.226ns(41.016%), Route: 0.325ns(58.984%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.634       2.634         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.634 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.078       4.712         ntclkbufg_1      
 CLMA_62_140/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.000       4.712                          
 clock uncertainty                                       0.050       4.762                          

 Hold time                                              -0.113       4.649                          

 Data required time                                                  4.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.649                          
 Data arrival time                                                  28.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.850  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.716
  Launch Clock Delay      :  2.866
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.866      27.866         u_CORES/capt_o   
 CLMA_66_144/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_66_144/Q2                    tco                   0.224      28.090 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.380      28.470         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_50_145/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.470         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.086%), Route: 0.380ns(62.914%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.634       2.634         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.634 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.082       4.716         ntclkbufg_1      
 CLMS_50_145/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.716                          
 clock uncertainty                                       0.050       4.766                          

 Hold time                                              -0.080       4.686                          

 Data required time                                                  4.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.686                          
 Data arrival time                                                  28.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.854  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.720
  Launch Clock Delay      :  2.866
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.866      27.866         u_CORES/capt_o   
 CLMA_66_144/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_66_144/Q3                    tco                   0.221      28.087 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=17)       0.375      28.462         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_46_144/A0                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.462         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.081%), Route: 0.375ns(62.919%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.634       2.634         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.634 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.086       4.720         ntclkbufg_1      
 CLMA_46_144/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.720                          
 clock uncertainty                                       0.050       4.770                          

 Hold time                                              -0.094       4.676                          

 Data required time                                                  4.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.676                          
 Data arrival time                                                  28.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.786                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.934  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.866
  Launch Clock Delay      :  4.800
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.702      77.702         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.702 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.098      79.800         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q0                    tco                   0.318      80.118 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.754      80.872         u_CORES/conf_sel [0]
 CLMA_66_144/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  80.872         Logic Levels: 0  
                                                                                   Logic: 0.318ns(29.664%), Route: 0.754ns(70.336%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.866     127.866         u_CORES/capt_o   
 CLMA_66_144/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.866                          
 clock uncertainty                                      -0.050     127.816                          

 Setup time                                             -0.079     127.737                          

 Data required time                                                127.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.737                          
 Data arrival time                                                  80.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.151
  Launch Clock Delay      :  4.800
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.702      77.702         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.702 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.098      79.800         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q0                    tco                   0.287      80.087 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.401      80.488         u_CORES/conf_sel [0]
 CLMS_50_149/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.488         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.715%), Route: 0.401ns(58.285%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.151     128.151         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.151                          
 clock uncertainty                                      -0.050     128.101                          

 Setup time                                             -0.617     127.484                          

 Data required time                                                127.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.484                          
 Data arrival time                                                  80.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.151
  Launch Clock Delay      :  4.800
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.702      77.702         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.702 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      2.098      79.800         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q0                    tco                   0.287      80.087 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.401      80.488         u_CORES/conf_sel [0]
 CLMS_50_149/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.488         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.715%), Route: 0.401ns(58.285%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.151     128.151         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.151                          
 clock uncertainty                                      -0.050     128.101                          

 Setup time                                             -0.617     127.484                          

 Data required time                                                127.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.484                          
 Data arrival time                                                  80.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.788
  Launch Clock Delay      :  4.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306     127.306         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.306 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.755     129.061         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q3                    tco                   0.250     129.311 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.336     129.647         u_CORES/id_o [0] 
 CLMS_50_149/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.647         Logic Levels: 0  
                                                                                   Logic: 0.250ns(42.662%), Route: 0.336ns(57.338%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.788     128.788         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.788                          
 clock uncertainty                                       0.050     128.838                          

 Hold time                                              -0.014     128.824                          

 Data required time                                                128.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.824                          
 Data arrival time                                                 129.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.823                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.788
  Launch Clock Delay      :  4.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306     127.306         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.306 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.755     129.061         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q1                    tco                   0.224     129.285 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.352     129.637         u_CORES/id_o [2] 
 CLMS_50_149/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 129.637         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.889%), Route: 0.352ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.788     128.788         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.788                          
 clock uncertainty                                       0.050     128.838                          

 Hold time                                              -0.024     128.814                          

 Data required time                                                128.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.814                          
 Data arrival time                                                 129.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.823                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.773
  Launch Clock Delay      :  4.061
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306     127.306         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.306 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.755     129.061         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q1                    tco                   0.250     129.311 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.332     129.643         u_CORES/id_o [2] 
 CLMS_46_149/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 129.643         Logic Levels: 0  
                                                                                   Logic: 0.250ns(42.955%), Route: 0.332ns(57.045%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.773     128.773         u_CORES/capt_o   
 CLMS_46_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.773                          
 clock uncertainty                                       0.050     128.823                          

 Hold time                                              -0.014     128.809                          

 Data required time                                                128.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.809                          
 Data arrival time                                                 129.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.577
  Launch Clock Delay      :  4.455
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.089      14.455         ntclkbufg_0      
 CLMA_62_132/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_132/Q0                    tco                   0.287      14.742 f       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.467      15.209         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_66_148/Y3                    td                    0.468      15.677 r       u_CORES/u_debug_core_0/u_Storage_Condition/N395/gateop_perm/Z
                                   net (fanout=5)        0.401      16.078         u_CORES/u_debug_core_0/u_Storage_Condition/N395
 CLMA_70_144/CECO                  td                    0.184      16.262 r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      16.262         ntR78            
 CLMA_70_148/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  16.262         Logic Levels: 2  
                                                                                   Logic: 0.939ns(51.965%), Route: 0.868ns(48.035%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.734      33.577         ntclkbufg_0      
 CLMA_70_148/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      34.327                          
 clock uncertainty                                      -0.150      34.177                          

 Setup time                                             -0.729      33.448                          

 Data required time                                                 33.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.448                          
 Data arrival time                                                  16.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.577
  Launch Clock Delay      :  4.455
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.089      14.455         ntclkbufg_0      
 CLMA_62_132/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_132/Q0                    tco                   0.287      14.742 f       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.467      15.209         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_66_148/Y3                    td                    0.468      15.677 r       u_CORES/u_debug_core_0/u_Storage_Condition/N395/gateop_perm/Z
                                   net (fanout=5)        0.401      16.078         u_CORES/u_debug_core_0/u_Storage_Condition/N395
 CLMA_70_144/CECO                  td                    0.184      16.262 r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      16.262         ntR78            
 CLMA_70_148/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  16.262         Logic Levels: 2  
                                                                                   Logic: 0.939ns(51.965%), Route: 0.868ns(48.035%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.734      33.577         ntclkbufg_0      
 CLMA_70_148/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      34.327                          
 clock uncertainty                                      -0.150      34.177                          

 Setup time                                             -0.729      33.448                          

 Data required time                                                 33.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.448                          
 Data arrival time                                                  16.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.577
  Launch Clock Delay      :  4.455
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.089      14.455         ntclkbufg_0      
 CLMA_62_132/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_132/Q0                    tco                   0.287      14.742 f       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.467      15.209         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_66_148/Y3                    td                    0.468      15.677 r       u_CORES/u_debug_core_0/u_Storage_Condition/N395/gateop_perm/Z
                                   net (fanout=5)        0.401      16.078         u_CORES/u_debug_core_0/u_Storage_Condition/N395
 CLMA_70_144/CECO                  td                    0.184      16.262 r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      16.262         ntR78            
 CLMA_70_148/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  16.262         Logic Levels: 2  
                                                                                   Logic: 0.939ns(51.965%), Route: 0.868ns(48.035%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.734      33.577         ntclkbufg_0      
 CLMA_70_148/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      34.327                          
 clock uncertainty                                      -0.150      34.177                          

 Setup time                                             -0.729      33.448                          

 Data required time                                                 33.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.448                          
 Data arrival time                                                  16.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.461
  Launch Clock Delay      :  3.599
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.756      13.599         ntclkbufg_0      
 CLMA_22_152/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK

 CLMA_22_152/Q2                    tco                   0.224      13.823 f       u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/Q
                                   net (fanout=1)        0.085      13.908         u_CORES/u_debug_core_0/trig0_d2 [16]
 CLMS_22_153/A4                                                            f       u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.908         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.095      14.461         ntclkbufg_0      
 CLMS_22_153/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.832      13.629                          
 clock uncertainty                                       0.000      13.629                          

 Hold time                                              -0.035      13.594                          

 Data required time                                                 13.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.594                          
 Data arrival time                                                  13.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DIA[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.422
  Launch Clock Delay      :  3.574
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.731      13.574         ntclkbufg_0      
 CLMS_66_149/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK

 CLMS_66_149/Q2                    tco                   0.224      13.798 f       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.356      14.154         u_CORES/u_debug_core_0/ram_wdat0
 DRM_54_148/DA0[0]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DIA[0]

 Data arrival time                                                  14.154         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.621%), Route: 0.356ns(61.379%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.056      14.422         ntclkbufg_0      
 DRM_54_148/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA
 clock pessimism                                        -0.750      13.672                          
 clock uncertainty                                       0.000      13.672                          

 Hold time                                               0.149      13.821                          

 Data required time                                                 13.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.821                          
 Data arrival time                                                  14.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.478
  Launch Clock Delay      :  3.613
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.770      13.613         ntclkbufg_0      
 CLMS_18_145/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/CLK

 CLMS_18_145/Q3                    tco                   0.226      13.839 r       u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/Q
                                   net (fanout=2)        0.212      14.051         u_CORES/u_debug_core_0/TRIG0_ff[1] [16]
 CLMA_22_140/M1                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv/D

 Data arrival time                                                  14.051         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.112      14.478         ntclkbufg_0      
 CLMA_22_140/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv/CLK
 clock pessimism                                        -0.750      13.728                          
 clock uncertainty                                       0.000      13.728                          

 Hold time                                              -0.014      13.714                          

 Data required time                                                 13.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.714                          
 Data arrival time                                                  14.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  4.488
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.122      14.488         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.291      14.779 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.663      15.442         u_CORES/u_debug_core_0/resetn
 CLMA_38_132/RSCO                  td                    0.147      15.589 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.589         ntR33            
 CLMA_38_136/RSCO                  td                    0.147      15.736 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.736         ntR32            
 CLMA_38_140/RSCO                  td                    0.147      15.883 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.883         ntR31            
 CLMA_38_144/RSCO                  td                    0.147      16.030 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      16.030         ntR30            
 CLMA_38_148/RSCO                  td                    0.147      16.177 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.177         ntR29            
 CLMA_38_152/RSCO                  td                    0.147      16.324 f       u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.324         ntR28            
 CLMA_38_156/RSCO                  td                    0.147      16.471 f       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.471         ntR27            
 CLMA_38_160/RSCO                  td                    0.147      16.618 f       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.618         ntR26            
 CLMA_38_164/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.618         Logic Levels: 8  
                                                                                   Logic: 1.467ns(68.873%), Route: 0.663ns(31.127%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.725      33.568         ntclkbufg_0      
 CLMA_38_164/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      34.091                          
 clock uncertainty                                      -0.150      33.941                          

 Recovery time                                           0.000      33.941                          

 Data required time                                                 33.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.941                          
 Data arrival time                                                  16.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  4.488
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.122      14.488         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.291      14.779 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.663      15.442         u_CORES/u_debug_core_0/resetn
 CLMA_38_132/RSCO                  td                    0.147      15.589 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.589         ntR33            
 CLMA_38_136/RSCO                  td                    0.147      15.736 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.736         ntR32            
 CLMA_38_140/RSCO                  td                    0.147      15.883 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.883         ntR31            
 CLMA_38_144/RSCO                  td                    0.147      16.030 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      16.030         ntR30            
 CLMA_38_148/RSCO                  td                    0.147      16.177 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.177         ntR29            
 CLMA_38_152/RSCO                  td                    0.147      16.324 f       u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.324         ntR28            
 CLMA_38_156/RSCO                  td                    0.147      16.471 f       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.471         ntR27            
 CLMA_38_160/RSCO                  td                    0.147      16.618 f       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.618         ntR26            
 CLMA_38_164/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.618         Logic Levels: 8  
                                                                                   Logic: 1.467ns(68.873%), Route: 0.663ns(31.127%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.725      33.568         ntclkbufg_0      
 CLMA_38_164/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      34.091                          
 clock uncertainty                                      -0.150      33.941                          

 Recovery time                                           0.000      33.941                          

 Data required time                                                 33.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.941                          
 Data arrival time                                                  16.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  4.488
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.122      14.488         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.291      14.779 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.663      15.442         u_CORES/u_debug_core_0/resetn
 CLMA_38_132/RSCO                  td                    0.147      15.589 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.589         ntR33            
 CLMA_38_136/RSCO                  td                    0.147      15.736 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.736         ntR32            
 CLMA_38_140/RSCO                  td                    0.147      15.883 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.883         ntR31            
 CLMA_38_144/RSCO                  td                    0.147      16.030 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      16.030         ntR30            
 CLMA_38_148/RSCO                  td                    0.147      16.177 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.177         ntR29            
 CLMA_38_152/RSCO                  td                    0.147      16.324 f       u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.324         ntR28            
 CLMA_38_156/RSCO                  td                    0.147      16.471 f       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.471         ntR27            
 CLMA_38_160/RSCO                  td                    0.147      16.618 f       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.618         ntR26            
 CLMA_38_164/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.618         Logic Levels: 8  
                                                                                   Logic: 1.467ns(68.873%), Route: 0.663ns(31.127%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.725      33.568         ntclkbufg_0      
 CLMA_38_164/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      34.091                          
 clock uncertainty                                      -0.150      33.941                          

 Recovery time                                           0.000      33.941                          

 Data required time                                                 33.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.941                          
 Data arrival time                                                  16.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  3.626
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.783      13.626         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.224      13.850 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.535      14.385         u_CORES/u_debug_core_0/resetn
 CLMS_38_133/RSCO                  td                    0.105      14.490 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.490         ntR6             
 CLMS_38_137/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv/RS

 Data arrival time                                                  14.490         Logic Levels: 1  
                                                                                   Logic: 0.329ns(38.079%), Route: 0.535ns(61.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.104      14.470         ntclkbufg_0      
 CLMS_38_137/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv/CLK
 clock pessimism                                        -0.523      13.947                          
 clock uncertainty                                       0.000      13.947                          

 Removal time                                            0.000      13.947                          

 Data required time                                                 13.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.947                          
 Data arrival time                                                  14.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  3.626
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.783      13.626         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.224      13.850 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.535      14.385         u_CORES/u_debug_core_0/resetn
 CLMS_38_133/RSCO                  td                    0.105      14.490 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.490         ntR6             
 CLMS_38_137/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.490         Logic Levels: 1  
                                                                                   Logic: 0.329ns(38.079%), Route: 0.535ns(61.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.104      14.470         ntclkbufg_0      
 CLMS_38_137/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      13.947                          
 clock uncertainty                                       0.000      13.947                          

 Removal time                                            0.000      13.947                          

 Data required time                                                 13.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.947                          
 Data arrival time                                                  14.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  3.626
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N0              
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      11.843         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.783      13.626         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.224      13.850 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.535      14.385         u_CORES/u_debug_core_0/resetn
 CLMS_38_133/RSCO                  td                    0.105      14.490 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.490         ntR6             
 CLMS_38_137/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv/RS

 Data arrival time                                                  14.490         Logic Levels: 1  
                                                                                   Logic: 0.329ns(38.079%), Route: 0.535ns(61.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N0              
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543      12.366         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      12.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      2.104      14.470         ntclkbufg_0      
 CLMS_38_137/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv/CLK
 clock pessimism                                        -0.523      13.947                          
 clock uncertainty                                       0.000      13.947                          

 Removal time                                            0.000      13.947                          

 Data required time                                                 13.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.947                          
 Data arrival time                                                  14.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad_clk_2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N0              
 PLL_122_55/CLK_OUT0               td                    0.104       1.939 f       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.552       2.491         nt_ad_clk_2      
 USCM_56_114/CLK_USCM              td                    0.000       2.491 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        2.311       4.802         ntR131           
 IOL_7_109/DO                      td                    0.139       4.941 f       ad_clk_2_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.941         ad_clk_2_obuf/ntO
 IOBS_0_108/PAD                    td                    3.056       7.997 f       ad_clk_2_obuf/opit_0/O
                                   net (fanout=1)        0.065       8.062         ad_clk_2         
 J3                                                                        f       ad_clk_2 (port)  

 Data arrival time                                                   8.062         Logic Levels: 6  
                                                                                   Logic: 4.741ns(58.807%), Route: 3.321ns(41.193%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad_clk_1 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N0              
 PLL_122_55/CLK_OUT0               td                    0.104       1.939 f       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.552       2.491         nt_ad_clk_2      
 USCM_56_114/CLK_USCM              td                    0.000       2.491 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        2.306       4.797         ntR131           
 IOL_7_141/DO                      td                    0.139       4.936 f       ad_clk_1_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.936         ad_clk_1_obuf/ntO
 IOBS_0_140/PAD                    td                    3.056       7.992 f       ad_clk_1_obuf/opit_0/O
                                   net (fanout=1)        0.059       8.051         ad_clk_1         
 L7                                                                        f       ad_clk_1 (port)  

 Data arrival time                                                   8.051         Logic Levels: 6  
                                                                                   Logic: 4.741ns(58.887%), Route: 3.310ns(41.113%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_1[3] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G6                                                      0.000       0.000 f       ad_data_1[3] (port)
                                   net (fanout=1)        0.059       0.059         ad_data_1[3]     
 IOBS_0_201/DIN                    td                    1.367       1.426 f       ad_data_1_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       1.426         ad_data_1_ibuf[3]/ntD
 IOL_7_202/RX_DATA_DD              td                    0.127       1.553 f       ad_data_1_ibuf[3]/opit_1/OUT
                                   net (fanout=2)        1.419       2.972         nt_ad_data_1[3]  
 CLMA_42_141/M3                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D

 Data arrival time                                                   2.972         Logic Levels: 2  
                                                                                   Logic: 1.494ns(50.269%), Route: 1.478ns(49.731%)
====================================================================================================

====================================================================================================

Startpoint  : ad_otr_2 (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J7                                                      0.000       0.000 r       ad_otr_2 (port)  
                                   net (fanout=1)        0.062       0.062         ad_otr_2         
 IOBS_0_148/DIN                    td                    0.913       0.975 r       ad_otr_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         ad_otr_2_ibuf/ntD
 IOL_7_149/RX_DATA_DD              td                    0.082       1.057 r       ad_otr_2_ibuf/opit_1/OUT
                                   net (fanout=2)        0.337       1.394         nt_ad_otr_2      
 CLMA_18_148/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/D

 Data arrival time                                                   1.394         Logic Levels: 2  
                                                                                   Logic: 0.995ns(71.377%), Route: 0.399ns(28.623%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_2[0] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H4                                                      0.000       0.000 r       ad_data_2[0] (port)
                                   net (fanout=1)        0.045       0.045         ad_data_2[0]     
 IOBS_0_136/DIN                    td                    0.913       0.958 r       ad_data_2_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.958         ad_data_2_ibuf[0]/ntD
 IOL_7_137/RX_DATA_DD              td                    0.082       1.040 r       ad_data_2_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.441       1.481         nt_ad_data_2[0]  
 CLMA_26_133/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D

 Data arrival time                                                   1.481         Logic Levels: 2  
                                                                                   Logic: 0.995ns(67.184%), Route: 0.486ns(32.816%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_1[6] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E3                                                      0.000       0.000 r       ad_data_1[6] (port)
                                   net (fanout=1)        0.063       0.063         ad_data_1[6]     
 IOBS_0_168/DIN                    td                    0.913       0.976 r       ad_data_1_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.976         ad_data_1_ibuf[6]/ntD
 IOL_7_169/RX_DATA_DD              td                    0.082       1.058 r       ad_data_1_ibuf[6]/opit_1/OUT
                                   net (fanout=2)        0.564       1.622         nt_ad_data_1[6]  
 CLMA_26_161/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/D

 Data arrival time                                                   1.622         Logic Levels: 2  
                                                                                   Logic: 0.995ns(61.344%), Route: 0.627ns(38.656%)
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_54_148/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.102      25.000          0.898           High Pulse Width  DRM_54_148/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.380      25.000          0.620           Low Pulse Width   CLMS_22_149/CLK         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_50_149/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_50_149/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_50_149/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_54_148/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA
 9.102       10.000          0.898           Low Pulse Width   DRM_54_148/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA
 9.380       10.000          0.620           High Pulse Width  CLMS_46_157/CLK         u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.560
  Launch Clock Delay      :  2.647
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.113       2.647         ntclkbufg_1      
 CLMA_78_140/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_78_140/Q0                    tco                   0.221       2.868 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.419       3.287         u_CORES/u_jtag_hub/data_ctrl
 CLMS_50_141/A2                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.287         Logic Levels: 0  
                                                                                   Logic: 0.221ns(34.531%), Route: 0.419ns(65.469%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563      26.563         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.997      27.560         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.590                          
 clock uncertainty                                      -0.050      27.540                          

 Setup time                                             -0.286      27.254                          

 Data required time                                                 27.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.254                          
 Data arrival time                                                   3.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.967                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.560
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.104       2.638         ntclkbufg_1      
 CLMA_62_136/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_62_136/Q0                    tco                   0.221       2.859 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.369       3.228         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_50_141/A3                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.228         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.458%), Route: 0.369ns(62.542%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563      26.563         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.997      27.560         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.590                          
 clock uncertainty                                      -0.050      27.540                          

 Setup time                                             -0.288      27.252                          

 Data required time                                                 27.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.252                          
 Data arrival time                                                   3.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.560
  Launch Clock Delay      :  2.647
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.113       2.647         ntclkbufg_1      
 CLMA_78_140/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_78_140/Q0                    tco                   0.221       2.868 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.331       3.199         u_CORES/u_jtag_hub/data_ctrl
 CLMS_50_141/C2                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.199         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.036%), Route: 0.331ns(59.964%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563      26.563         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.997      27.560         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.590                          
 clock uncertainty                                      -0.050      27.540                          

 Setup time                                             -0.286      27.254                          

 Data required time                                                 27.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.254                          
 Data arrival time                                                   3.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.662
  Launch Clock Delay      :  2.361
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353       1.353         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.008       2.361         ntclkbufg_1      
 CLMS_38_133/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_133/Q1                    tco                   0.180       2.541 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       2.602         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [60]
 CLMA_38_132/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.602         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.128       2.662         ntclkbufg_1      
 CLMA_38_132/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.286       2.376                          
 clock uncertainty                                       0.000       2.376                          

 Hold time                                              -0.028       2.348                          

 Data required time                                                  2.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.348                          
 Data arrival time                                                   2.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.621
  Launch Clock Delay      :  2.321
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353       1.353         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.968       2.321         ntclkbufg_1      
 CLMS_50_161/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_161/Q3                    tco                   0.178       2.499 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       2.558         u_CORES/u_debug_core_0/ram_radr [0]
 CLMS_50_161/D4                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.558         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.087       2.621         ntclkbufg_1      
 CLMS_50_161/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.300       2.321                          
 clock uncertainty                                       0.000       2.321                          

 Hold time                                              -0.028       2.293                          

 Data required time                                                  2.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.293                          
 Data arrival time                                                   2.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.658
  Launch Clock Delay      :  2.357
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353       1.353         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.004       2.357         ntclkbufg_1      
 CLMS_22_149/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_149/Q0                    tco                   0.179       2.536 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.595         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1]
 CLMS_22_149/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.595         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.124       2.658         ntclkbufg_1      
 CLMS_22_149/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.300       2.358                          
 clock uncertainty                                       0.000       2.358                          

 Hold time                                              -0.029       2.329                          

 Data required time                                                  2.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.329                          
 Data arrival time                                                   2.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  2.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.336      27.336         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_50_149/Y0                    tco                   0.283      27.619 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.293      27.912         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_62_149/Y3                    td                    0.360      28.272 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.156      28.428         u_CORES/u_debug_core_0/_N1877
 CLMA_62_149/Y0                    td                    0.264      28.692 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.404      29.096         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_62_168/Y0                    td                    0.150      29.246 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.256      29.502         u_CORES/u_debug_core_0/u_rd_addr_gen/_N85
 CLMA_62_164/Y0                    td                    0.162      29.664 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.362      30.026         u_CORES/u_debug_core_0/u_rd_addr_gen/_N89
 CLMA_62_169/Y0                    td                    0.162      30.188 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.264      30.452         u_CORES/u_debug_core_0/u_rd_addr_gen/_N385
 CLMA_62_161/D1                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.452         Logic Levels: 5  
                                                                                   Logic: 1.381ns(44.320%), Route: 1.735ns(55.680%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353      51.353         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.959      52.312         ntclkbufg_1      
 CLMA_62_161/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.312                          
 clock uncertainty                                      -0.050      52.262                          

 Setup time                                             -0.162      52.100                          

 Data required time                                                 52.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.100                          
 Data arrival time                                                  30.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  2.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.336      27.336         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_50_149/Y0                    tco                   0.283      27.619 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.293      27.912         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_62_149/Y3                    td                    0.360      28.272 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.156      28.428         u_CORES/u_debug_core_0/_N1877
 CLMA_62_149/Y0                    td                    0.264      28.692 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.404      29.096         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_62_168/Y0                    td                    0.150      29.246 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.256      29.502         u_CORES/u_debug_core_0/u_rd_addr_gen/_N85
 CLMA_62_164/Y0                    td                    0.150      29.652 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.263      29.915         u_CORES/u_debug_core_0/u_rd_addr_gen/_N89
 CLMA_66_164/Y2                    td                    0.162      30.077 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.238      30.315         u_CORES/u_debug_core_0/u_rd_addr_gen/_N387
 CLMA_62_161/C4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.315         Logic Levels: 5  
                                                                                   Logic: 1.369ns(45.955%), Route: 1.610ns(54.045%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353      51.353         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.959      52.312         ntclkbufg_1      
 CLMA_62_161/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.312                          
 clock uncertainty                                      -0.050      52.262                          

 Setup time                                             -0.094      52.168                          

 Data required time                                                 52.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.168                          
 Data arrival time                                                  30.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  2.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.336      27.336         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_50_149/Y0                    tco                   0.283      27.619 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.293      27.912         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_62_149/Y3                    td                    0.360      28.272 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.156      28.428         u_CORES/u_debug_core_0/_N1877
 CLMA_62_149/Y0                    td                    0.264      28.692 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.404      29.096         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_62_168/Y0                    td                    0.150      29.246 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.256      29.502         u_CORES/u_debug_core_0/u_rd_addr_gen/_N85
 CLMA_62_164/Y0                    td                    0.162      29.664 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.516      30.180         u_CORES/u_debug_core_0/u_rd_addr_gen/_N89
 CLMA_62_161/B4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.180         Logic Levels: 4  
                                                                                   Logic: 1.219ns(42.862%), Route: 1.625ns(57.138%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.353      51.353         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.353 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.959      52.312         ntclkbufg_1      
 CLMA_62_161/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.312                          
 clock uncertainty                                      -0.050      52.262                          

 Setup time                                             -0.092      52.170                          

 Data required time                                                 52.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.170                          
 Data arrival time                                                  30.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/I1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.634
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.857      26.857         u_CORES/capt_o   
 CLMA_66_144/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_66_144/Q3                    tco                   0.182      27.039 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=17)       0.205      27.244         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_62_140/A1                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  27.244         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.028%), Route: 0.205ns(52.972%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.100       2.634         ntclkbufg_1      
 CLMA_62_140/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.000       2.634                          
 clock uncertainty                                       0.050       2.684                          

 Hold time                                              -0.093       2.591                          

 Data required time                                                  2.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.591                          
 Data arrival time                                                  27.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.785  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.642
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.857      26.857         u_CORES/capt_o   
 CLMA_66_144/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_66_144/Q3                    tco                   0.182      27.039 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=17)       0.241      27.280         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_46_144/A0                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.280         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.026%), Route: 0.241ns(56.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.108       2.642         ntclkbufg_1      
 CLMA_46_144/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.642                          
 clock uncertainty                                       0.050       2.692                          

 Hold time                                              -0.077       2.615                          

 Data required time                                                  2.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.615                          
 Data arrival time                                                  27.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.665                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.782  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.639
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.857      26.857         u_CORES/capt_o   
 CLMA_66_144/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_66_144/Q2                    tco                   0.180      27.037 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.258      27.295         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_50_145/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.295         Logic Levels: 0  
                                                                                   Logic: 0.180ns(41.096%), Route: 0.258ns(58.904%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.105       2.639         ntclkbufg_1      
 CLMS_50_145/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.639                          
 clock uncertainty                                       0.050       2.689                          

 Hold time                                              -0.066       2.623                          

 Data required time                                                  2.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.623                          
 Data arrival time                                                  27.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.672                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.041
  Launch Clock Delay      :  2.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.734      76.734         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.122      77.856         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q0                    tco                   0.221      78.077 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.271      78.348         u_CORES/conf_sel [0]
 CLMS_50_149/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.348         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.919%), Route: 0.271ns(55.081%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.041     127.041         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.041                          
 clock uncertainty                                      -0.050     126.991                          

 Setup time                                             -0.476     126.515                          

 Data required time                                                126.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.515                          
 Data arrival time                                                  78.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.041
  Launch Clock Delay      :  2.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.734      76.734         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.122      77.856         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q0                    tco                   0.221      78.077 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.271      78.348         u_CORES/conf_sel [0]
 CLMS_50_149/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.348         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.919%), Route: 0.271ns(55.081%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.041     127.041         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.041                          
 clock uncertainty                                      -0.050     126.991                          

 Setup time                                             -0.476     126.515                          

 Data required time                                                126.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.515                          
 Data arrival time                                                  78.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.041
  Launch Clock Delay      :  2.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.734      76.734         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.122      77.856         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q0                    tco                   0.221      78.077 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.271      78.348         u_CORES/conf_sel [0]
 CLMS_50_149/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.348         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.919%), Route: 0.271ns(55.081%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.041     127.041         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.041                          
 clock uncertainty                                      -0.050     126.991                          

 Setup time                                             -0.476     126.515                          

 Data required time                                                126.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.515                          
 Data arrival time                                                  78.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.336
  Launch Clock Delay      :  2.560
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563     126.563         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.997     127.560         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q3                    tco                   0.201     127.761 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.211     127.972         u_CORES/id_o [0] 
 CLMS_50_149/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.972         Logic Levels: 0  
                                                                                   Logic: 0.201ns(48.786%), Route: 0.211ns(51.214%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.336     127.336         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.336                          
 clock uncertainty                                       0.050     127.386                          

 Hold time                                              -0.011     127.375                          

 Data required time                                                127.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.375                          
 Data arrival time                                                 127.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.597                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.336
  Launch Clock Delay      :  2.560
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563     126.563         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.997     127.560         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q1                    tco                   0.201     127.761 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.218     127.979         u_CORES/id_o [2] 
 CLMS_50_149/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 127.979         Logic Levels: 0  
                                                                                   Logic: 0.201ns(47.971%), Route: 0.218ns(52.029%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.336     127.336         u_CORES/capt_o   
 CLMS_50_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.336                          
 clock uncertainty                                       0.050     127.386                          

 Hold time                                              -0.011     127.375                          

 Data required time                                                127.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.375                          
 Data arrival time                                                 127.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.329
  Launch Clock Delay      :  2.560
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.563     126.563         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.563 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.997     127.560         ntclkbufg_1      
 CLMS_50_141/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_141/Q1                    tco                   0.201     127.761 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.213     127.974         u_CORES/id_o [2] 
 CLMS_46_149/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 127.974         Logic Levels: 0  
                                                                                   Logic: 0.201ns(48.551%), Route: 0.213ns(51.449%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.329     127.329         u_CORES/capt_o   
 CLMS_46_149/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.329                          
 clock uncertainty                                       0.050     127.379                          

 Hold time                                              -0.011     127.368                          

 Data required time                                                127.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.368                          
 Data arrival time                                                 127.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.281
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.108      12.717         ntclkbufg_0      
 CLMA_62_132/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_132/Q0                    tco                   0.221      12.938 f       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.321      13.259         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_66_148/Y3                    td                    0.360      13.619 f       u_CORES/u_debug_core_0/u_Storage_Condition/N395/gateop_perm/Z
                                   net (fanout=5)        0.253      13.872         u_CORES/u_debug_core_0/u_Storage_Condition/N395
 CLMA_70_144/CECO                  td                    0.132      14.004 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.004         ntR78            
 CLMA_70_148/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.004         Logic Levels: 2  
                                                                                   Logic: 0.713ns(55.400%), Route: 0.574ns(44.600%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      31.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.978      32.281         ntclkbufg_0      
 CLMA_70_148/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      32.651                          
 clock uncertainty                                      -0.150      32.501                          

 Setup time                                             -0.576      31.925                          

 Data required time                                                 31.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.925                          
 Data arrival time                                                  14.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.921                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.281
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.108      12.717         ntclkbufg_0      
 CLMA_62_132/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_132/Q0                    tco                   0.221      12.938 f       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.321      13.259         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_66_148/Y3                    td                    0.360      13.619 f       u_CORES/u_debug_core_0/u_Storage_Condition/N395/gateop_perm/Z
                                   net (fanout=5)        0.253      13.872         u_CORES/u_debug_core_0/u_Storage_Condition/N395
 CLMA_70_144/CECO                  td                    0.132      14.004 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.004         ntR78            
 CLMA_70_148/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.004         Logic Levels: 2  
                                                                                   Logic: 0.713ns(55.400%), Route: 0.574ns(44.600%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      31.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.978      32.281         ntclkbufg_0      
 CLMA_70_148/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      32.651                          
 clock uncertainty                                      -0.150      32.501                          

 Setup time                                             -0.576      31.925                          

 Data required time                                                 31.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.925                          
 Data arrival time                                                  14.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.921                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.281
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.108      12.717         ntclkbufg_0      
 CLMA_62_132/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_132/Q0                    tco                   0.221      12.938 f       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.321      13.259         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_66_148/Y3                    td                    0.360      13.619 f       u_CORES/u_debug_core_0/u_Storage_Condition/N395/gateop_perm/Z
                                   net (fanout=5)        0.253      13.872         u_CORES/u_debug_core_0/u_Storage_Condition/N395
 CLMA_70_144/CECO                  td                    0.132      14.004 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.004         ntR78            
 CLMA_70_148/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.004         Logic Levels: 2  
                                                                                   Logic: 0.713ns(55.400%), Route: 0.574ns(44.600%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      31.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.978      32.281         ntclkbufg_0      
 CLMA_70_148/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      32.651                          
 clock uncertainty                                      -0.150      32.501                          

 Setup time                                             -0.576      31.925                          

 Data required time                                                 31.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.925                          
 Data arrival time                                                  14.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.921                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.728
  Launch Clock Delay      :  2.303
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.000      12.303         ntclkbufg_0      
 CLMA_22_152/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK

 CLMA_22_152/Q2                    tco                   0.180      12.483 f       u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/Q
                                   net (fanout=1)        0.059      12.542         u_CORES/u_debug_core_0/trig0_d2 [16]
 CLMS_22_153/A4                                                            f       u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.542         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.119      12.728         ntclkbufg_0      
 CLMS_22_153/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.410      12.318                          
 clock uncertainty                                       0.000      12.318                          

 Hold time                                              -0.029      12.289                          

 Data required time                                                 12.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.289                          
 Data arrival time                                                  12.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DIA[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.693
  Launch Clock Delay      :  2.278
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.975      12.278         ntclkbufg_0      
 CLMS_66_149/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK

 CLMS_66_149/Q2                    tco                   0.180      12.458 f       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.243      12.701         u_CORES/u_debug_core_0/ram_wdat0
 DRM_54_148/DA0[0]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DIA[0]

 Data arrival time                                                  12.701         Logic Levels: 0  
                                                                                   Logic: 0.180ns(42.553%), Route: 0.243ns(57.447%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.084      12.693         ntclkbufg_0      
 DRM_54_148/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA
 clock pessimism                                        -0.370      12.323                          
 clock uncertainty                                       0.000      12.323                          

 Hold time                                               0.114      12.437                          

 Data required time                                                 12.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.437                          
 Data arrival time                                                  12.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.699
  Launch Clock Delay      :  2.273
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.970      12.273         ntclkbufg_0      
 CLMA_42_165/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_165/Q0                    tco                   0.179      12.452 f       u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058      12.510         u_CORES/u_debug_core_0/data_pipe[2] [2]
 CLMA_42_165/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.510         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.090      12.699         ntclkbufg_0      
 CLMA_42_165/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.425      12.274                          
 clock uncertainty                                       0.000      12.274                          

 Hold time                                              -0.029      12.245                          

 Data required time                                                 12.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.245                          
 Data arrival time                                                  12.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.173  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.269
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.139      12.748         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.223      12.971 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.846      13.817         u_CORES/u_debug_core_0/resetn
 CLMA_66_156/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/RS

 Data arrival time                                                  13.817         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.861%), Route: 0.846ns(79.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      31.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.966      32.269         ntclkbufg_0      
 CLMA_66_156/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/CLK
 clock pessimism                                         0.306      32.575                          
 clock uncertainty                                      -0.150      32.425                          

 Recovery time                                          -0.476      31.949                          

 Data required time                                                 31.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.949                          
 Data arrival time                                                  13.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.173  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.269
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.139      12.748         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.223      12.971 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.846      13.817         u_CORES/u_debug_core_0/resetn
 CLMA_66_156/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS

 Data arrival time                                                  13.817         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.861%), Route: 0.846ns(79.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      31.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.966      32.269         ntclkbufg_0      
 CLMA_66_156/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK
 clock pessimism                                         0.306      32.575                          
 clock uncertainty                                      -0.150      32.425                          

 Recovery time                                          -0.476      31.949                          

 Data required time                                                 31.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.949                          
 Data arrival time                                                  13.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.173  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.269
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.139      12.748         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.223      12.971 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.846      13.817         u_CORES/u_debug_core_0/resetn
 CLMA_66_156/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS

 Data arrival time                                                  13.817         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.861%), Route: 0.846ns(79.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      31.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      31.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.966      32.269         ntclkbufg_0      
 CLMA_66_156/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK
 clock pessimism                                         0.306      32.575                          
 clock uncertainty                                      -0.150      32.425                          

 Recovery time                                          -0.476      31.949                          

 Data required time                                                 31.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.949                          
 Data arrival time                                                  13.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.733
  Launch Clock Delay      :  2.322
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.019      12.322         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.184      12.506 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.348      12.854         u_CORES/u_debug_core_0/resetn
 CLMS_38_133/RSCO                  td                    0.092      12.946 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.946         ntR6             
 CLMS_38_137/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv/RS

 Data arrival time                                                  12.946         Logic Levels: 1  
                                                                                   Logic: 0.276ns(44.231%), Route: 0.348ns(55.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.124      12.733         ntclkbufg_0      
 CLMS_38_137/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv/CLK
 clock pessimism                                        -0.306      12.427                          
 clock uncertainty                                       0.000      12.427                          

 Removal time                                            0.000      12.427                          

 Data required time                                                 12.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.427                          
 Data arrival time                                                  12.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.733
  Launch Clock Delay      :  2.322
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.019      12.322         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.184      12.506 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.348      12.854         u_CORES/u_debug_core_0/resetn
 CLMS_38_133/RSCO                  td                    0.092      12.946 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.946         ntR6             
 CLMS_38_137/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.946         Logic Levels: 1  
                                                                                   Logic: 0.276ns(44.231%), Route: 0.348ns(55.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.124      12.733         ntclkbufg_0      
 CLMS_38_137/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      12.427                          
 clock uncertainty                                       0.000      12.427                          

 Removal time                                            0.000      12.427                          

 Data required time                                                 12.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.427                          
 Data arrival time                                                  12.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.733
  Launch Clock Delay      :  2.322
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N0              
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      11.303         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.019      12.322         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_30_116/Q1                    tco                   0.184      12.506 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=118)      0.348      12.854         u_CORES/u_debug_core_0/resetn
 CLMS_38_133/RSCO                  td                    0.092      12.946 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.946         ntR6             
 CLMS_38_137/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv/RS

 Data arrival time                                                  12.946         Logic Levels: 1  
                                                                                   Logic: 0.276ns(44.231%), Route: 0.348ns(55.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N0              
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269      11.609         clk_50m_deg180   
 USCM_56_112/CLK_USCM              td                    0.000      11.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.124      12.733         ntclkbufg_0      
 CLMS_38_137/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv/CLK
 clock pessimism                                        -0.306      12.427                          
 clock uncertainty                                       0.000      12.427                          

 Removal time                                            0.000      12.427                          

 Data required time                                                 12.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.427                          
 Data arrival time                                                  12.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad_clk_2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N0              
 PLL_122_55/CLK_OUT0               td                    0.081       1.429 f       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.272       1.701         nt_ad_clk_2      
 USCM_56_114/CLK_USCM              td                    0.000       1.701 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.267       2.968         ntR131           
 IOL_7_109/DO                      td                    0.106       3.074 f       ad_clk_2_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.074         ad_clk_2_obuf/ntO
 IOBS_0_108/PAD                    td                    2.358       5.432 f       ad_clk_2_obuf/opit_0/O
                                   net (fanout=1)        0.065       5.497         ad_clk_2         
 J3                                                                        f       ad_clk_2 (port)  

 Data arrival time                                                   5.497         Logic Levels: 6  
                                                                                   Logic: 3.658ns(66.545%), Route: 1.839ns(33.455%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad_clk_1 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N0              
 PLL_122_55/CLK_OUT0               td                    0.081       1.429 f       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.272       1.701         nt_ad_clk_2      
 USCM_56_114/CLK_USCM              td                    0.000       1.701 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.262       2.963         ntR131           
 IOL_7_141/DO                      td                    0.106       3.069 f       ad_clk_1_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.069         ad_clk_1_obuf/ntO
 IOBS_0_140/PAD                    td                    2.358       5.427 f       ad_clk_1_obuf/opit_0/O
                                   net (fanout=1)        0.059       5.486         ad_clk_1         
 L7                                                                        f       ad_clk_1 (port)  

 Data arrival time                                                   5.486         Logic Levels: 6  
                                                                                   Logic: 3.658ns(66.679%), Route: 1.828ns(33.321%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_1[3] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G6                                                      0.000       0.000 f       ad_data_1[3] (port)
                                   net (fanout=1)        0.059       0.059         ad_data_1[3]     
 IOBS_0_201/DIN                    td                    1.056       1.115 f       ad_data_1_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       1.115         ad_data_1_ibuf[3]/ntD
 IOL_7_202/RX_DATA_DD              td                    0.097       1.212 f       ad_data_1_ibuf[3]/opit_1/OUT
                                   net (fanout=2)        0.953       2.165         nt_ad_data_1[3]  
 CLMA_42_141/M3                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D

 Data arrival time                                                   2.165         Logic Levels: 2  
                                                                                   Logic: 1.153ns(53.256%), Route: 1.012ns(46.744%)
====================================================================================================

====================================================================================================

Startpoint  : ad_otr_2 (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J7                                                      0.000       0.000 r       ad_otr_2 (port)  
                                   net (fanout=1)        0.062       0.062         ad_otr_2         
 IOBS_0_148/DIN                    td                    0.734       0.796 r       ad_otr_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.796         ad_otr_2_ibuf/ntD
 IOL_7_149/RX_DATA_DD              td                    0.066       0.862 r       ad_otr_2_ibuf/opit_1/OUT
                                   net (fanout=2)        0.200       1.062         nt_ad_otr_2      
 CLMA_18_148/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/D

 Data arrival time                                                   1.062         Logic Levels: 2  
                                                                                   Logic: 0.800ns(75.330%), Route: 0.262ns(24.670%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_2[0] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H4                                                      0.000       0.000 r       ad_data_2[0] (port)
                                   net (fanout=1)        0.045       0.045         ad_data_2[0]     
 IOBS_0_136/DIN                    td                    0.734       0.779 r       ad_data_2_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.779         ad_data_2_ibuf[0]/ntD
 IOL_7_137/RX_DATA_DD              td                    0.066       0.845 r       ad_data_2_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.270       1.115         nt_ad_data_2[0]  
 CLMA_26_133/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D

 Data arrival time                                                   1.115         Logic Levels: 2  
                                                                                   Logic: 0.800ns(71.749%), Route: 0.315ns(28.251%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_2[2] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F2                                                      0.000       0.000 r       ad_data_2[2] (port)
                                   net (fanout=1)        0.055       0.055         ad_data_2[2]     
 IOBS_0_160/DIN                    td                    0.734       0.789 r       ad_data_2_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.789         ad_data_2_ibuf[2]/ntD
 IOL_7_161/RX_DATA_DD              td                    0.066       0.855 r       ad_data_2_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.342       1.197         nt_ad_data_2[2]  
 CLMA_26_161/M3                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/D

 Data arrival time                                                   1.197         Logic Levels: 2  
                                                                                   Logic: 0.800ns(66.834%), Route: 0.397ns(33.166%)
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_54_148/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.282      25.000          0.718           High Pulse Width  DRM_54_148/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.504      25.000          0.496           Low Pulse Width   CLMS_22_149/CLK         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_50_149/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_50_149/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_50_149/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_54_148/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA
 9.282       10.000          0.718           Low Pulse Width   DRM_54_148/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA
 9.504       10.000          0.496           High Pulse Width  CLMS_46_157/CLK         u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------+
| Type       | File Name                                                                     
+---------------------------------------------------------------------------------------------+
| Input      | C:/Users/VIDEO/Desktop/37_hs_dual_ad/prj/place_route/hs_dual_ad_pnr.adf       
| Output     | C:/Users/VIDEO/Desktop/37_hs_dual_ad/prj/report_timing/hs_dual_ad_rtp.adf     
|            | C:/Users/VIDEO/Desktop/37_hs_dual_ad/prj/report_timing/hs_dual_ad.rtr         
|            | C:/Users/VIDEO/Desktop/37_hs_dual_ad/prj/report_timing/rtr.db                 
+---------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 839 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:11s
