trace_memory=DDR[0]

[connectivity]
nk=wide_vmul:4

sp=wide_vmul_1.m_axi_gmem:DDR[0]
sp=wide_vmul_1.m_axi_gmem1:DDR[0]
sp=wide_vmul_1.m_axi_gmem2:DDR[0]

sp=wide_vmul_2.m_axi_gmem:DDR[1]
sp=wide_vmul_2.m_axi_gmem1:DDR[1]
sp=wide_vmul_2.m_axi_gmem2:DDR[1]

sp=wide_vmul_3.m_axi_gmem:DDR[2]
sp=wide_vmul_3.m_axi_gmem1:DDR[2]
sp=wide_vmul_3.m_axi_gmem2:DDR[2]

sp=wide_vmul_4.m_axi_gmem:DDR[3]
sp=wide_vmul_4.m_axi_gmem1:DDR[3]
sp=wide_vmul_4.m_axi_gmem2:DDR[3]


[vivado]
prop=run.impl_1.strategy=Performance_Explore
