(define-fun assumption.0 ((RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstrh (_ bv1 1)) (= RTL.mem_state (_ bv3 2))) (and (and (= RTL.mem_state (_ bv3 2)) (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv21 5)))) (= ((_ extract 0 0) RTL.decoded_rd) ((_ extract 0 0) (_ bv21 5))))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv3 2))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (and (and (= RTL.instr_jal (_ bv1 1)) (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv5 5)))) (= ((_ extract 0 0) RTL.latched_rd) ((_ extract 0 0) (_ bv5 5))))) (= RTL.instr_lbu (_ bv1 1))))))
(define-fun assumption.1 ((RTL.mem_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (= RTL.mem_state (_ bv3 2)) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))))))
(define-fun assumption.2 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and true (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (= RTL.mem_instr (_ bv1 1)) (= RTL.instr_jal (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))))))
(define-fun assumption.3 ((RTL.reg_op1 (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv160 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv66 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv5 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv4 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv4 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv65 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.instr_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_maskirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_getq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_sra) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_timer) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_waitirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_setq) ((_ extract 0 0) (_ bv1 1))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bltu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv2 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_sh) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv2147483721 32)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv2147483657 32)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv2147483721 32)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv2147483649 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv2147483721 32)))))) (or (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv2147483721 32)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv0 32)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv2147483721 32)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv1 32)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv2147483721 32)))))) (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1073741825 32))))) (not (= ((_ extract 31 31) RTL.reg_op1) ((_ extract 31 31) (_ bv2684354562 32))))) (not (= ((_ extract 30 30) RTL.reg_op1) ((_ extract 30 30) (_ bv2684354562 32))))) (not (= ((_ extract 29 29) RTL.reg_op1) ((_ extract 29 29) (_ bv2684354562 32))))) (not (= ((_ extract 28 28) RTL.reg_op1) ((_ extract 28 28) (_ bv2684354562 32))))) (not (= ((_ extract 27 27) RTL.reg_op1) ((_ extract 27 27) (_ bv2684354562 32))))) (not (= ((_ extract 26 26) RTL.reg_op1) ((_ extract 26 26) (_ bv2684354562 32))))) (not (= ((_ extract 25 25) RTL.reg_op1) ((_ extract 25 25) (_ bv2684354562 32))))) (not (= ((_ extract 24 24) RTL.reg_op1) ((_ extract 24 24) (_ bv2684354562 32))))) (not (= ((_ extract 23 23) RTL.reg_op1) ((_ extract 23 23) (_ bv2684354562 32))))) (not (= ((_ extract 22 22) RTL.reg_op1) ((_ extract 22 22) (_ bv2684354562 32))))) (not (= ((_ extract 21 21) RTL.reg_op1) ((_ extract 21 21) (_ bv2684354562 32))))) (not (= ((_ extract 20 20) RTL.reg_op1) ((_ extract 20 20) (_ bv2684354562 32))))) (not (= ((_ extract 19 19) RTL.reg_op1) ((_ extract 19 19) (_ bv2684354562 32))))) (not (= ((_ extract 18 18) RTL.reg_op1) ((_ extract 18 18) (_ bv2684354562 32))))) (not (= ((_ extract 17 17) RTL.reg_op1) ((_ extract 17 17) (_ bv2684354562 32))))) (not (= ((_ extract 16 16) RTL.reg_op1) ((_ extract 16 16) (_ bv2684354562 32))))) (not (= ((_ extract 15 15) RTL.reg_op1) ((_ extract 15 15) (_ bv2684354562 32))))) (not (= ((_ extract 14 14) RTL.reg_op1) ((_ extract 14 14) (_ bv2684354562 32))))) (not (= ((_ extract 13 13) RTL.reg_op1) ((_ extract 13 13) (_ bv2684354562 32))))) (not (= ((_ extract 12 12) RTL.reg_op1) ((_ extract 12 12) (_ bv2684354562 32))))) (not (= ((_ extract 11 11) RTL.reg_op1) ((_ extract 11 11) (_ bv2684354562 32))))) (not (= ((_ extract 10 10) RTL.reg_op1) ((_ extract 10 10) (_ bv2684354562 32))))) (not (= ((_ extract 9 9) RTL.reg_op1) ((_ extract 9 9) (_ bv2684354562 32))))) (not (= ((_ extract 8 8) RTL.reg_op1) ((_ extract 8 8) (_ bv2684354562 32))))) (not (= ((_ extract 7 7) RTL.reg_op1) ((_ extract 7 7) (_ bv2684354562 32))))) (not (= ((_ extract 6 6) RTL.reg_op1) ((_ extract 6 6) (_ bv2684354562 32))))) (not (= ((_ extract 5 5) RTL.reg_op1) ((_ extract 5 5) (_ bv2684354562 32))))) (not (= ((_ extract 4 4) RTL.reg_op1) ((_ extract 4 4) (_ bv2684354562 32))))) (not (= ((_ extract 3 3) RTL.reg_op1) ((_ extract 3 3) (_ bv2684354562 32))))) (not (= ((_ extract 2 2) RTL.reg_op1) ((_ extract 2 2) (_ bv2684354562 32))))) (not (= ((_ extract 1 1) RTL.reg_op1) ((_ extract 1 1) (_ bv2684354562 32))))) (not (= ((_ extract 0 0) RTL.reg_op1) ((_ extract 0 0) (_ bv2684354562 32))))) (not (= ((_ extract 31 31) RTL.reg_op2) ((_ extract 31 31) (_ bv2684354562 32))))) (not (= ((_ extract 30 30) RTL.reg_op2) ((_ extract 30 30) (_ bv2684354562 32))))) (not (= ((_ extract 29 29) RTL.reg_op2) ((_ extract 29 29) (_ bv2684354562 32))))) (not (= ((_ extract 28 28) RTL.reg_op2) ((_ extract 28 28) (_ bv2684354562 32))))) (not (= ((_ extract 27 27) RTL.reg_op2) ((_ extract 27 27) (_ bv2684354562 32))))) (not (= ((_ extract 26 26) RTL.reg_op2) ((_ extract 26 26) (_ bv2684354562 32))))) (not (= ((_ extract 25 25) RTL.reg_op2) ((_ extract 25 25) (_ bv2684354562 32))))) (not (= ((_ extract 24 24) RTL.reg_op2) ((_ extract 24 24) (_ bv2684354562 32))))) (not (= ((_ extract 23 23) RTL.reg_op2) ((_ extract 23 23) (_ bv2684354562 32))))) (not (= ((_ extract 22 22) RTL.reg_op2) ((_ extract 22 22) (_ bv2684354562 32))))) (not (= ((_ extract 21 21) RTL.reg_op2) ((_ extract 21 21) (_ bv2684354562 32))))) (not (= ((_ extract 20 20) RTL.reg_op2) ((_ extract 20 20) (_ bv2684354562 32))))) (not (= ((_ extract 19 19) RTL.reg_op2) ((_ extract 19 19) (_ bv2684354562 32))))) (not (= ((_ extract 18 18) RTL.reg_op2) ((_ extract 18 18) (_ bv2684354562 32))))) (not (= ((_ extract 17 17) RTL.reg_op2) ((_ extract 17 17) (_ bv2684354562 32))))) (not (= ((_ extract 16 16) RTL.reg_op2) ((_ extract 16 16) (_ bv2684354562 32))))) (not (= ((_ extract 15 15) RTL.reg_op2) ((_ extract 15 15) (_ bv2684354562 32))))) (not (= ((_ extract 14 14) RTL.reg_op2) ((_ extract 14 14) (_ bv2684354562 32))))) (not (= ((_ extract 13 13) RTL.reg_op2) ((_ extract 13 13) (_ bv2684354562 32))))) (not (= ((_ extract 12 12) RTL.reg_op2) ((_ extract 12 12) (_ bv2684354562 32))))) (not (= ((_ extract 11 11) RTL.reg_op2) ((_ extract 11 11) (_ bv2684354562 32))))) (not (= ((_ extract 10 10) RTL.reg_op2) ((_ extract 10 10) (_ bv2684354562 32))))) (not (= ((_ extract 9 9) RTL.reg_op2) ((_ extract 9 9) (_ bv2684354562 32))))) (not (= ((_ extract 8 8) RTL.reg_op2) ((_ extract 8 8) (_ bv2684354562 32))))) (not (= ((_ extract 7 7) RTL.reg_op2) ((_ extract 7 7) (_ bv2684354562 32))))) (not (= ((_ extract 6 6) RTL.reg_op2) ((_ extract 6 6) (_ bv2684354562 32))))) (not (= ((_ extract 5 5) RTL.reg_op2) ((_ extract 5 5) (_ bv2684354562 32))))) (not (= ((_ extract 4 4) RTL.reg_op2) ((_ extract 4 4) (_ bv2684354562 32))))) (not (= ((_ extract 3 3) RTL.reg_op2) ((_ extract 3 3) (_ bv2684354562 32))))) (not (= ((_ extract 2 2) RTL.reg_op2) ((_ extract 2 2) (_ bv2684354562 32))))) (not (= ((_ extract 1 1) RTL.reg_op2) ((_ extract 1 1) (_ bv2684354562 32))))) (not (= ((_ extract 0 0) RTL.reg_op2) ((_ extract 0 0) (_ bv2684354562 32)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv2147483721 32)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv2147483649 32)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv2147483721 32)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv1 32)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv2147483721 32)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv1 32)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv0 32))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv2147483721 32)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv3221225469 32)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1073741825 32)))))) (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv2 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv2147483649 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv2147483721 32)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967294 32)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv3221225468 32))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv4294967295 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv3221225469 32)))))) (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv3221225468 32))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv4294967295 32)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv3221225471 32)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv3758096385 32)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv0 32))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8)))))) (or (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv4 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv4 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv4 8))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv0 32))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv2684354627 32)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_slli_srli_srai) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_bgeu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_and) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv536870922 32)))))) (or (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv4 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv4 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2147483722 32)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8)))))) (or (or (or (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2684354550 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv128 8)))))) (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2147483650 32)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2147483722 32)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv4 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv4 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2684354550 32)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv192 8)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv2684354562 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv0 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2147483722 32)))))) (or (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv536870918 32)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (or (or (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2684354550 32)))))) (or (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2147483650 32)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv2684354562 32)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2147483722 32)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv536870918 32)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2147483722 32)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv2 32)))))) (or (or (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv3221225470 32)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv536870918 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv3221225470 32)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967294 32)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv3758096386 32)))))) (not (and (and (and (= RTL.mem_valid (_ bv1 1)) (= RTL.instr_jal (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))))))
(define-fun assumption.4 ((RTL.mem_state (_ BitVec 2)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_add (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_retirq (_ bv0 1)) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.latched_rd (_ bv17 5))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))))))
(define-fun assumption.5 ((RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv16 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv80 8))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv192 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv4 8)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv66 8)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv68 8)))))) (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv65 8)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv65 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 4 4) (_ bv3221237747 32))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8)))))) (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv72 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv72 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv136 8)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv136 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv136 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv0 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv0 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv0 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv0 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv0 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv0 8)))))) (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv9 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv129 8)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv129 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (not (and (and (and (and (and (and (and (and (and (= RTL.latched_store (_ bv1 1)) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))))))
(define-fun assumption.6 ((RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_valid (_ bv1 1)) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))))))
(define-fun assumption.7 ((RTL.instr_retirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv0 1)) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))))))
(define-fun assumption.8 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_rdinstr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv0 1)) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (and (and (= RTL.instr_rdcycle (_ bv0 1)) (= ((_ extract 2 1) RTL.latched_rd) ((_ extract 2 1) (_ bv14 5)))) (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv14 5))))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.cpu_state (_ bv1 8))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.9 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv0 1)) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))))))
(define-fun assumption.10 ((RTL.instr_slli (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_slli) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdinstr) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_wdata (_ bv0 1)) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_slli (_ bv1 1))) (and (and (= RTL.instr_slli (_ bv1 1)) (= ((_ extract 0 0) RTL.latched_rd) ((_ extract 0 0) (_ bv31 5)))) (= ((_ extract 4 3) RTL.latched_rd) ((_ extract 4 3) (_ bv31 5))))) (= RTL.latched_branch (_ bv0 1))) (and (= RTL.latched_branch (_ bv0 1)) (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))))))
(define-fun assumption.11 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_and (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_and) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv0 1)) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))))))
(define-fun assumption.12 ((RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_bltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstrh (_ bv1 1)) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bltu (_ bv1 1))) (and (= RTL.instr_bltu (_ bv1 1)) (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1)) (= ((_ extract 1 1) RTL.latched_rd) ((_ extract 1 1) (_ bv30 5)))) (= ((_ extract 4 3) RTL.latched_rd) ((_ extract 4 3) (_ bv30 5))))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))))))
(define-fun assumption.13 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdcycleh) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_branch (_ bv0 1)) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))))))
(define-fun assumption.14 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (and true (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_instr (_ bv0 1)) (= RTL.instr_jal (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))))))
(define-fun assumption.15 ((RTL.instr_sub (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and true (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_rdinstrh) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdcycleh (_ bv1 1)) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (and (= RTL.instr_addi (_ bv0 1)) (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv3 2))))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.reg_sh (_ bv0 5))) (and (and (= RTL.reg_sh (_ bv0 5)) (= ((_ extract 0 0) RTL.latched_rd) ((_ extract 0 0) (_ bv15 5)))) (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv15 5))))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))))))
(define-fun assumption.16 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_bltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv0 1)) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))))))
(define-fun assumption.17 ((RTL.instr_slti (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_rdinstr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_rdinstr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.latched_rd) ((_ extract 0 0) (_ bv1 5)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_rd) ((_ extract 0 0) (_ bv1 5)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_rdinstr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.trap (_ bv0 1)) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.mem_state (_ bv1 2))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (and (and (= RTL.instr_sub (_ bv0 1)) (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv15 5)))) (= ((_ extract 0 0) RTL.latched_rd) ((_ extract 0 0) (_ bv15 5))))) (= RTL.instr_addi (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))))))
(define-fun assumption.18 ((RTL.mem_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_timer) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_instr (_ bv1 1)) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))))))
(define-fun assumption.19 ((RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_timer) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv0 1)) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))))))
(define-fun assumption.20 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_instr (_ bv0 1)) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))))))
(define-fun assumption.21 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and true (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_store (_ bv1 1)) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))))))
(define-fun assumption.22 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1))) Bool (and (and true (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1)) (= RTL.instr_jal (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))))))
(define-fun assumption.23 ((RTL.latched_rd (_ BitVec 5)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1))) Bool (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.is_slli_srli_srai) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sra) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.latched_rd (_ bv16 5))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.decoded_rd (_ bv1 5))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))))))
(define-fun assumption.24 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_maskirq) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_setq) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_waitirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_store (_ bv1 1)) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv0 2))))))
(define-fun assumption.25 ((RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_waitirq) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv2 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv192 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv80 8))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv160 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_maskirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_setq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_getq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv66 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (not (= ((_ extract 0 0) RTL.instr_timer) ((_ extract 0 0) (_ bv1 1))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv0 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv0 8))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv0 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv0 8)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv136 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv136 8)))))) (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv65 8)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv65 8)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv129 8)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv129 8)))))) (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv72 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv72 8)))))) (or (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv9 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_waitirq) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_and) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_or) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_xor) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_add) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_ori) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_xori) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_waitirq) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lhu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_lh) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv3 2)))))) (or (or (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal_jalr_addi_add_sub) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_wdata (_ bv0 1)) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))))))
(define-fun assumption.26 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1))) Bool (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_instr (_ bv0 1)) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))))))
(define-fun assumption.27 ((RTL.latched_branch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_state (_ bv0 2)) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))))))
(define-fun assumption.28 ((RTL.instr_lb (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv1 1)) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))))))
(define-fun assumption.29 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_pseudo_trigger (_ bv1 1)) (= RTL.mem_valid (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))))))
(define-fun assumption.30 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstrh (_ bv0 1)) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))))))
