<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_A_U_ae95c430</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_ae95c430'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_A_U_ae95c430')">rsnoc_z_H_R_G_G2_A_U_ae95c430</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.23</td>
<td class="s7 cl rt"><a href="mod711.html#Line" > 73.49</a></td>
<td class="s5 cl rt"><a href="mod711.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod711.html#Toggle" >  0.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod711.html#Branch" > 60.76</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod711.html#inst_tag_220634"  onclick="showContent('inst_tag_220634')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia</a></td>
<td class="s4 cl rt"> 46.23</td>
<td class="s7 cl rt"><a href="mod711.html#Line" > 73.49</a></td>
<td class="s5 cl rt"><a href="mod711.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod711.html#Toggle" >  0.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod711.html#Branch" > 60.76</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_A_U_ae95c430'>
<hr>
<a name="inst_tag_220634"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_220634" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.23</td>
<td class="s7 cl rt"><a href="mod711.html#Line" > 73.49</a></td>
<td class="s5 cl rt"><a href="mod711.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod711.html#Toggle" >  0.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod711.html#Branch" > 60.76</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.74</td>
<td class="s7 cl rt"> 78.76</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s0 cl rt">  4.53</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.37</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.44</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.68</td>
<td class="wht cl rt"></td>
<td><a href="mod878.html#inst_tag_292357" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305349" id="tag_urg_inst_305349">Ica</a></td>
<td class="s7 cl rt"> 73.84</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  9.73</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305348" id="tag_urg_inst_305348">Ioa</a></td>
<td class="s7 cl rt"> 73.84</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  9.73</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254362" id="tag_urg_inst_254362">ud112</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254361" id="tag_urg_inst_254361">ud30</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159573" id="tag_urg_inst_159573">ud84</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267243" id="tag_urg_inst_267243">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267244" id="tag_urg_inst_267244">ue29</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267245" id="tag_urg_inst_267245">ue604</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267242" id="tag_urg_inst_267242">ue74</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod915.html#inst_tag_298429" id="tag_urg_inst_298429">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_ae95c430'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod711.html" >rsnoc_z_H_R_G_G2_A_U_ae95c430</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>83</td><td>61</td><td>73.49</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104595</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104600</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104605</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104610</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104615</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104620</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104625</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104630</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104711</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104716</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104723</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104728</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104733</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104738</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104743</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104748</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104753</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104758</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104786</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>104804</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104837</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104851</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104865</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104879</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104893</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104907</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104921</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104935</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104949</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104963</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104977</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104991</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>105005</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>105019</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>105033</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>105047</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>105061</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
104594                  	input  [31:0] Gen_Rsp_Data         ;
104595     1/1          	input         Gen_Rsp_Last         ;
104596     1/1          	input  [2:0]  Gen_Rsp_Opc          ;
104597     1/1          	output        Gen_Rsp_Rdy          ;
104598     <font color = "red">0/1     ==>  	input  [3:0]  Gen_Rsp_SeqId        ;</font>
                        MISSING_ELSE
104599                  	input         Gen_Rsp_SeqUnOrdered ;
104600     1/1          	input  [1:0]  Gen_Rsp_Status       ;
104601     1/1          	input         Gen_Rsp_Vld          ;
104602     1/1          	output        PwrKeep              ;
104603     <font color = "red">0/1     ==>  	input         Sys_Clk              ;</font>
                        MISSING_ELSE
104604                  	input         Sys_Clk_ClkS         ;
104605     1/1          	input         Sys_Clk_En           ;
104606     1/1          	input         Sys_Clk_EnS          ;
104607     1/1          	input         Sys_Clk_RetRstN      ;
104608     <font color = "red">0/1     ==>  	input         Sys_Clk_RstN         ;</font>
                        MISSING_ELSE
104609                  	input         Sys_Clk_Tm           ;
104610     1/1          	output        Sys_Pwr_Idle         ;
104611     1/1          	output        Sys_Pwr_WakeUp       ;
104612     1/1          	output        WakeUp_Axi           ;
104613     <font color = "red">0/1     ==>  	output        WakeUp_Gen           ;</font>
                        MISSING_ELSE
104614                  	wire [31:0] u_326_Req_Addr          ;
104615     1/1          	wire [3:0]  u_326_Req_Be            ;
104616     1/1          	wire        u_326_Req_BurstType     ;
104617     1/1          	wire [31:0] u_326_Req_Data          ;
104618     <font color = "red">0/1     ==>  	wire        u_326_Req_Last          ;</font>
                        MISSING_ELSE
104619                  	wire [5:0]  u_326_Req_Len1          ;
104620     1/1          	wire        u_326_Req_Lock          ;
104621     1/1          	wire [2:0]  u_326_Req_Opc           ;
104622     1/1          	wire        u_326_Req_Rdy           ;
104623     <font color = "red">0/1     ==>  	wire [3:0]  u_326_Req_SeqId         ;</font>
                        MISSING_ELSE
104624                  	wire        u_326_Req_SeqUnOrdered  ;
104625     1/1          	wire        u_326_Req_SeqUnique     ;
104626     1/1          	wire [7:0]  u_326_Req_User          ;
104627     1/1          	wire        u_326_Req_Vld           ;
104628     <font color = "red">0/1     ==>  	wire [31:0] u_326_Rsp_Data          ;</font>
                        MISSING_ELSE
104629                  	wire        u_326_Rsp_Last          ;
104630     1/1          	wire [2:0]  u_326_Rsp_Opc           ;
104631     1/1          	wire        u_326_Rsp_Rdy           ;
104632     1/1          	wire [3:0]  u_326_Rsp_SeqId         ;
104633     <font color = "red">0/1     ==>  	wire        u_326_Rsp_SeqUnOrdered  ;</font>
                        MISSING_ELSE
104634                  	wire [1:0]  u_326_Rsp_Status        ;
104635                  	wire        u_326_Rsp_Vld           ;
104636                  	wire        u_363_Idle              ;
104637                  	wire        u_363_WakeUp            ;
104638                  	wire        AwBuf                   ;
104639                  	wire [3:0]  AwId                    ;
104640                  	wire        BarPwr_Idle             ;
104641                  	wire        BarPwr_WakeUp           ;
104642                  	wire        CplVld                  ;
104643                  	wire        DvmPwr_Idle             ;
104644                  	wire        DvmPwr_WakeUp           ;
104645                  	wire [31:0] Gen1_Req_Addr           ;
104646                  	wire [3:0]  Gen1_Req_Be             ;
104647                  	wire        Gen1_Req_BurstType      ;
104648                  	wire [31:0] Gen1_Req_Data           ;
104649                  	wire        Gen1_Req_Last           ;
104650                  	wire [5:0]  Gen1_Req_Len1           ;
104651                  	wire        Gen1_Req_Lock           ;
104652                  	wire [2:0]  Gen1_Req_Opc            ;
104653                  	wire        Gen1_Req_Rdy            ;
104654                  	wire [3:0]  Gen1_Req_SeqId          ;
104655                  	wire        Gen1_Req_SeqUnOrdered   ;
104656                  	wire        Gen1_Req_SeqUnique      ;
104657                  	wire [7:0]  Gen1_Req_User           ;
104658                  	wire        Gen1_Req_Vld            ;
104659                  	wire [31:0] Gen1_Rsp_Data           ;
104660                  	wire        Gen1_Rsp_Last           ;
104661                  	wire [2:0]  Gen1_Rsp_Opc            ;
104662                  	wire        Gen1_Rsp_Rdy            ;
104663                  	wire [3:0]  Gen1_Rsp_SeqId          ;
104664                  	wire        Gen1_Rsp_SeqUnOrdered   ;
104665                  	wire [1:0]  Gen1_Rsp_Status         ;
104666                  	wire        Gen1_Rsp_Vld            ;
104667                  	wire [31:0] Gen2_Req_Addr           ;
104668                  	wire [3:0]  Gen2_Req_Be             ;
104669                  	wire        Gen2_Req_BurstType      ;
104670                  	wire [31:0] Gen2_Req_Data           ;
104671                  	wire        Gen2_Req_Last           ;
104672                  	wire [5:0]  Gen2_Req_Len1           ;
104673                  	wire        Gen2_Req_Lock           ;
104674                  	wire [2:0]  Gen2_Req_Opc            ;
104675                  	wire        Gen2_Req_Rdy            ;
104676                  	wire [3:0]  Gen2_Req_SeqId          ;
104677                  	wire        Gen2_Req_SeqUnOrdered   ;
104678                  	wire        Gen2_Req_SeqUnique      ;
104679                  	wire [7:0]  Gen2_Req_User           ;
104680                  	wire        Gen2_Req_Vld            ;
104681                  	wire [31:0] Gen2_Rsp_Data           ;
104682                  	wire        Gen2_Rsp_Last           ;
104683                  	wire [2:0]  Gen2_Rsp_Opc            ;
104684                  	wire        Gen2_Rsp_Rdy            ;
104685                  	wire [3:0]  Gen2_Rsp_SeqId          ;
104686                  	wire        Gen2_Rsp_SeqUnOrdered   ;
104687                  	wire [1:0]  Gen2_Rsp_Status         ;
104688                  	wire        Gen2_Rsp_Vld            ;
104689                  	wire [31:0] Gen3_Req_Addr           ;
104690                  	wire [3:0]  Gen3_Req_Be             ;
104691                  	wire        Gen3_Req_BurstType      ;
104692                  	wire [31:0] Gen3_Req_Data           ;
104693                  	wire        Gen3_Req_Last           ;
104694                  	wire [5:0]  Gen3_Req_Len1           ;
104695                  	wire        Gen3_Req_Lock           ;
104696                  	wire [2:0]  Gen3_Req_Opc            ;
104697                  	wire        Gen3_Req_Rdy            ;
104698                  	wire [3:0]  Gen3_Req_SeqId          ;
104699                  	wire        Gen3_Req_SeqUnOrdered   ;
104700                  	wire        Gen3_Req_SeqUnique      ;
104701                  	wire [7:0]  Gen3_Req_User           ;
104702                  	wire        Gen3_Req_Vld            ;
104703                  	wire [31:0] Gen3_Rsp_Data           ;
104704                  	wire        Gen3_Rsp_Last           ;
104705                  	wire [2:0]  Gen3_Rsp_Opc            ;
104706                  	wire        Gen3_Rsp_Rdy            ;
104707                  	wire [3:0]  Gen3_Rsp_SeqId          ;
104708                  	wire        Gen3_Rsp_SeqUnOrdered   ;
104709                  	wire [1:0]  Gen3_Rsp_Status         ;
104710                  	wire        Gen3_Rsp_Vld            ;
104711     1/1          	wire [31:0] Gen4_Req_Addr           ;
104712     1/1          	wire [3:0]  Gen4_Req_Be             ;
104713     1/1          	wire        Gen4_Req_BurstType      ;
104714     <font color = "red">0/1     ==>  	wire [31:0] Gen4_Req_Data           ;</font>
                        MISSING_ELSE
104715                  	wire        Gen4_Req_Last           ;
104716     1/1          	wire [5:0]  Gen4_Req_Len1           ;
104717     1/1          	wire        Gen4_Req_Lock           ;
104718     1/1          	wire [2:0]  Gen4_Req_Opc            ;
104719     <font color = "red">0/1     ==>  	wire        Gen4_Req_Rdy            ;</font>
                        MISSING_ELSE
104720                  	wire [3:0]  Gen4_Req_SeqId          ;
104721                  	wire        Gen4_Req_SeqUnOrdered   ;
104722                  	wire        Gen4_Req_SeqUnique      ;
104723     1/1          	wire [7:0]  Gen4_Req_User           ;
104724     1/1          	wire        Gen4_Req_Vld            ;
104725     1/1          	wire [31:0] Gen4_Rsp_Data           ;
104726     <font color = "red">0/1     ==>  	wire        Gen4_Rsp_Last           ;</font>
                        MISSING_ELSE
104727                  	wire [2:0]  Gen4_Rsp_Opc            ;
104728     1/1          	wire        Gen4_Rsp_Rdy            ;
104729     1/1          	wire [3:0]  Gen4_Rsp_SeqId          ;
104730     1/1          	wire        Gen4_Rsp_SeqUnOrdered   ;
104731     <font color = "red">0/1     ==>  	wire [1:0]  Gen4_Rsp_Status         ;</font>
                        MISSING_ELSE
104732                  	wire        Gen4_Rsp_Vld            ;
104733     1/1          	wire        GenIsPre                ;
104734     1/1          	wire [31:0] GenLcl_Req_Addr         ;
104735     1/1          	wire [3:0]  GenLcl_Req_Be           ;
104736     <font color = "red">0/1     ==>  	wire        GenLcl_Req_BurstType    ;</font>
                        MISSING_ELSE
104737                  	wire [31:0] GenLcl_Req_Data         ;
104738     1/1          	wire        GenLcl_Req_Last         ;
104739     1/1          	wire [5:0]  GenLcl_Req_Len1         ;
104740     1/1          	wire        GenLcl_Req_Lock         ;
104741     <font color = "red">0/1     ==>  	wire [2:0]  GenLcl_Req_Opc          ;</font>
                        MISSING_ELSE
104742                  	wire        GenLcl_Req_Rdy          ;
104743     1/1          	wire [3:0]  GenLcl_Req_SeqId        ;
104744     1/1          	wire        GenLcl_Req_SeqUnOrdered ;
104745     1/1          	wire        GenLcl_Req_SeqUnique    ;
104746     <font color = "red">0/1     ==>  	wire [7:0]  GenLcl_Req_User         ;</font>
                        MISSING_ELSE
104747                  	wire        GenLcl_Req_Vld          ;
104748     1/1          	wire [31:0] GenLcl_Rsp_Data         ;
104749     1/1          	wire        GenLcl_Rsp_Last         ;
104750     1/1          	wire [2:0]  GenLcl_Rsp_Opc          ;
104751     <font color = "red">0/1     ==>  	wire        GenLcl_Rsp_Rdy          ;</font>
                        MISSING_ELSE
104752                  	wire [3:0]  GenLcl_Rsp_SeqId        ;
104753     1/1          	wire        GenLcl_Rsp_SeqUnOrdered ;
104754     1/1          	wire [1:0]  GenLcl_Rsp_Status       ;
104755     1/1          	wire        GenLcl_Rsp_Vld          ;
104756     <font color = "red">0/1     ==>  	reg  [3:0]  PndCnt                  ;</font>
                        MISSING_ELSE
104757                  	wire        PndCntDec               ;
104758     1/1          	wire        PndCntEmpty             ;
104759     1/1          	wire        PndCntFull              ;
104760     1/1          	reg         PndCntHead              ;
104761     <font color = "red">0/1     ==>  	wire        PndCntInc               ;</font>
                        MISSING_ELSE
104762                  	wire        ReqPwr_Idle             ;
104763                  	wire        ReqPwr_WakeUp           ;
104764                  	wire        RspPwr_Idle             ;
104765                  	wire        RspPwr_WakeUp           ;
104766                  	wire        Snoop                   ;
104767                  	assign GenLcl_Req_Addr = Gen4_Req_Addr;
104768                  	assign GenLcl_Req_Be = Gen4_Req_Be;
104769                  	assign GenLcl_Req_BurstType = Gen4_Req_BurstType;
104770                  	assign GenLcl_Req_Data = Gen4_Req_Data;
104771                  	assign GenLcl_Req_Last = Gen4_Req_Last;
104772                  	assign GenLcl_Req_Len1 = Gen4_Req_Len1;
104773                  	assign GenLcl_Req_Lock = Gen4_Req_Lock;
104774                  	assign GenLcl_Req_Opc = Gen4_Req_Opc;
104775                  	assign GenLcl_Req_SeqId = Gen4_Req_SeqId;
104776                  	assign GenLcl_Req_SeqUnOrdered = Gen4_Req_SeqUnOrdered;
104777                  	assign GenLcl_Req_SeqUnique = Gen4_Req_SeqUnique;
104778                  	assign GenLcl_Req_User = Gen4_Req_User;
104779                  	assign GenIsPre = PndCntHead &amp; Gen4_Req_Opc == 3'b110;
104780                  	assign PndCntInc = Gen4_Req_Vld &amp; Gen4_Req_Rdy &amp; Gen4_Req_Last &amp; ~ GenIsPre;
104781                  	assign Gen4_Rsp_Vld = GenLcl_Rsp_Vld;
104782                  	assign Gen4_Rsp_Last = GenLcl_Rsp_Last;
104783                  	assign PndCntDec = Gen4_Rsp_Vld &amp; Gen4_Rsp_Rdy &amp; Gen4_Rsp_Last;
104784                  	assign PndCntFull = PndCnt == 4'b1111;
104785                  	assign GenLcl_Req_Vld = Gen4_Req_Vld &amp; ~ PndCntFull;
104786     1/1          	assign GenLcl_Rsp_Rdy = Gen4_Rsp_Rdy;
104787     1/1          	rsnoc_z_H_R_G_U_Q_U_56c39b999d uu56c39b999d(
104788     1/1          		.GenLcl_Req_Addr( u_326_Req_Addr )
104789     <font color = "red">0/1     ==>  	,	.GenLcl_Req_Be( u_326_Req_Be )</font>
                        MISSING_ELSE
104790                  	,	.GenLcl_Req_BurstType( u_326_Req_BurstType )
104791                  	,	.GenLcl_Req_Data( u_326_Req_Data )
104792                  	,	.GenLcl_Req_Last( u_326_Req_Last )
104793                  	,	.GenLcl_Req_Len1( u_326_Req_Len1 )
104794                  	,	.GenLcl_Req_Lock( u_326_Req_Lock )
104795                  	,	.GenLcl_Req_Opc( u_326_Req_Opc )
104796                  	,	.GenLcl_Req_Rdy( u_326_Req_Rdy )
104797                  	,	.GenLcl_Req_SeqId( u_326_Req_SeqId )
104798                  	,	.GenLcl_Req_SeqUnOrdered( u_326_Req_SeqUnOrdered )
104799                  	,	.GenLcl_Req_SeqUnique( u_326_Req_SeqUnique )
104800                  	,	.GenLcl_Req_User( u_326_Req_User )
104801                  	,	.GenLcl_Req_Vld( u_326_Req_Vld )
104802                  	,	.GenLcl_Rsp_Data( u_326_Rsp_Data )
104803                  	,	.GenLcl_Rsp_Last( u_326_Rsp_Last )
104804     1/1          	,	.GenLcl_Rsp_Opc( u_326_Rsp_Opc )
104805     <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Rdy( u_326_Rsp_Rdy )</font>
104806     1/1          	,	.GenLcl_Rsp_SeqId( u_326_Rsp_SeqId )
104807     <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_SeqUnOrdered( u_326_Rsp_SeqUnOrdered )</font>
104808     1/1          	,	.GenLcl_Rsp_Status( u_326_Rsp_Status )
104809     <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Vld( u_326_Rsp_Vld )</font>
104810     1/1          	,	.GenPrt_Req_Addr( Gen_Req_Addr )
104811                  	,	.GenPrt_Req_Be( Gen_Req_Be )
104812                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
104813                  	,	.GenPrt_Req_Data( Gen_Req_Data )
104814                  	,	.GenPrt_Req_Last( Gen_Req_Last )
104815                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
104816                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
104817                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
104818                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
104819                  	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
104820                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
104821                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
104822                  	,	.GenPrt_Req_User( Gen_Req_User )
104823                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
104824                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
104825                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
104826                  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
104827                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
104828                  	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
104829                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
104830                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
104831                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
104832                  	,	.Sys_Clk( Sys_Clk )
104833                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
104834                  	,	.Sys_Clk_En( Sys_Clk_En )
104835                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
104836                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
104837     <font color = "grey">unreachable  </font>	,	.Sys_Clk_RstN( Sys_Clk_RstN )
104838     <font color = "grey">unreachable  </font>	,	.Sys_Clk_Tm( Sys_Clk_Tm )
104839     <font color = "grey">unreachable  </font>	,	.Sys_Pwr_Idle( u_363_Idle )
104840     <font color = "grey">unreachable  </font>	,	.Sys_Pwr_WakeUp( u_363_WakeUp )
                   <font color = "red">==>  MISSING_ELSE</font>
104841     <font color = "grey">unreachable  </font>	);
104842     <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104843     <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
104844                  			PndCntHead &lt;= #1.0 ( 1'b1 );
                   <font color = "red">==>  MISSING_ELSE</font>
104845                  		else if ( Gen4_Req_Vld &amp; Gen4_Req_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
104846                  			PndCntHead &lt;= #1.0 ( Gen4_Req_Last );
104847                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104848                  		if ( ! Sys_Clk_RstN )
104849                  			PndCnt &lt;= #1.0 ( 4'b0 );
104850                  		else if ( PndCntInc | PndCntDec )
104851     <font color = "grey">unreachable  </font>			PndCnt &lt;= #1.0 ( ( PndCnt + { 3'b0 , PndCntInc } ) - { 3'b0 , PndCntDec } );
104852     <font color = "grey">unreachable  </font>	rsnoc_z_H_R_G_U_P_U_aa909924 uuaa909924(
104853     <font color = "grey">unreachable  </font>		.GenLcl_Req_Addr( GenLcl_Req_Addr )
104854     <font color = "grey">unreachable  </font>	,	.GenLcl_Req_Be( GenLcl_Req_Be )
                   <font color = "red">==>  MISSING_ELSE</font>
104855     <font color = "grey">unreachable  </font>	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
104856     <font color = "grey">unreachable  </font>	,	.GenLcl_Req_Data( GenLcl_Req_Data )
104857     <font color = "grey">unreachable  </font>	,	.GenLcl_Req_Last( GenLcl_Req_Last )
104858                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
                   <font color = "red">==>  MISSING_ELSE</font>
104859                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
104860                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
104861                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
104862                  	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
104863                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
104864                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
104865     <font color = "grey">unreachable  </font>	,	.GenLcl_Req_User( GenLcl_Req_User )
104866     <font color = "grey">unreachable  </font>	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
104867     <font color = "grey">unreachable  </font>	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
104868     <font color = "grey">unreachable  </font>	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
                   <font color = "red">==>  MISSING_ELSE</font>
104869     <font color = "grey">unreachable  </font>	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
104870     <font color = "grey">unreachable  </font>	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
104871     <font color = "grey">unreachable  </font>	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
104872                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
                   <font color = "red">==>  MISSING_ELSE</font>
104873                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
104874                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
104875                  	,	.GenPrt_Req_Addr( u_326_Req_Addr )
104876                  	,	.GenPrt_Req_Be( u_326_Req_Be )
104877                  	,	.GenPrt_Req_BurstType( u_326_Req_BurstType )
104878                  	,	.GenPrt_Req_Data( u_326_Req_Data )
104879     <font color = "grey">unreachable  </font>	,	.GenPrt_Req_Last( u_326_Req_Last )
104880     <font color = "grey">unreachable  </font>	,	.GenPrt_Req_Len1( u_326_Req_Len1 )
104881     <font color = "grey">unreachable  </font>	,	.GenPrt_Req_Lock( u_326_Req_Lock )
104882     <font color = "grey">unreachable  </font>	,	.GenPrt_Req_Opc( u_326_Req_Opc )
                   <font color = "red">==>  MISSING_ELSE</font>
104883     <font color = "grey">unreachable  </font>	,	.GenPrt_Req_Rdy( u_326_Req_Rdy )
104884     <font color = "grey">unreachable  </font>	,	.GenPrt_Req_SeqId( u_326_Req_SeqId )
104885     <font color = "grey">unreachable  </font>	,	.GenPrt_Req_SeqUnOrdered( u_326_Req_SeqUnOrdered )
104886                  	,	.GenPrt_Req_SeqUnique( u_326_Req_SeqUnique )
                   <font color = "red">==>  MISSING_ELSE</font>
104887                  	,	.GenPrt_Req_User( u_326_Req_User )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
104888                  	,	.GenPrt_Req_Vld( u_326_Req_Vld )
104889                  	,	.GenPrt_Rsp_Data( u_326_Rsp_Data )
104890                  	,	.GenPrt_Rsp_Last( u_326_Rsp_Last )
104891                  	,	.GenPrt_Rsp_Opc( u_326_Rsp_Opc )
104892                  	,	.GenPrt_Rsp_Rdy( u_326_Rsp_Rdy )
104893     <font color = "grey">unreachable  </font>	,	.GenPrt_Rsp_SeqId( u_326_Rsp_SeqId )
104894     <font color = "grey">unreachable  </font>	,	.GenPrt_Rsp_SeqUnOrdered( u_326_Rsp_SeqUnOrdered )
104895     <font color = "grey">unreachable  </font>	,	.GenPrt_Rsp_Status( u_326_Rsp_Status )
104896     <font color = "grey">unreachable  </font>	,	.GenPrt_Rsp_Vld( u_326_Rsp_Vld )
                   <font color = "red">==>  MISSING_ELSE</font>
104897     <font color = "grey">unreachable  </font>	);
104898     <font color = "grey">unreachable  </font>	assign Gen4_Req_Rdy = GenLcl_Req_Rdy &amp; ~ PndCntFull;
104899     <font color = "grey">unreachable  </font>	assign Gen4_Rsp_Data = GenLcl_Rsp_Data;
104900                  	assign Gen4_Rsp_Opc = GenLcl_Rsp_Opc;
                   <font color = "red">==>  MISSING_ELSE</font>
104901                  	assign Gen4_Rsp_SeqId = GenLcl_Rsp_SeqId;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
104902                  	assign Gen4_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
104903                  	assign Gen4_Rsp_Status = GenLcl_Rsp_Status;
104904                  	rsnoc_z_H_R_N_A_S2_U_B_01cf8df4 B(
104905                  		.Mst_Req_Addr( Gen4_Req_Addr )
104906                  	,	.Mst_Req_Be( Gen4_Req_Be )
104907     <font color = "grey">unreachable  </font>	,	.Mst_Req_BurstType( Gen4_Req_BurstType )
104908     <font color = "grey">unreachable  </font>	,	.Mst_Req_Data( Gen4_Req_Data )
104909     <font color = "grey">unreachable  </font>	,	.Mst_Req_Last( Gen4_Req_Last )
104910     <font color = "grey">unreachable  </font>	,	.Mst_Req_Len1( Gen4_Req_Len1 )
                   <font color = "red">==>  MISSING_ELSE</font>
104911     <font color = "grey">unreachable  </font>	,	.Mst_Req_Lock( Gen4_Req_Lock )
104912     <font color = "grey">unreachable  </font>	,	.Mst_Req_Opc( Gen4_Req_Opc )
104913     <font color = "grey">unreachable  </font>	,	.Mst_Req_Rdy( Gen4_Req_Rdy )
104914                  	,	.Mst_Req_SeqId( Gen4_Req_SeqId )
                   <font color = "red">==>  MISSING_ELSE</font>
104915                  	,	.Mst_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
104916                  	,	.Mst_Req_SeqUnique( Gen4_Req_SeqUnique )
104917                  	,	.Mst_Req_User( Gen4_Req_User )
104918                  	,	.Mst_Req_Vld( Gen4_Req_Vld )
104919                  	,	.Mst_Rsp_Data( Gen4_Rsp_Data )
104920                  	,	.Mst_Rsp_Last( Gen4_Rsp_Last )
104921     <font color = "grey">unreachable  </font>	,	.Mst_Rsp_Opc( Gen4_Rsp_Opc )
104922     <font color = "grey">unreachable  </font>	,	.Mst_Rsp_Rdy( Gen4_Rsp_Rdy )
104923     <font color = "grey">unreachable  </font>	,	.Mst_Rsp_SeqId( Gen4_Rsp_SeqId )
104924     <font color = "grey">unreachable  </font>	,	.Mst_Rsp_SeqUnOrdered( Gen4_Rsp_SeqUnOrdered )
                   <font color = "red">==>  MISSING_ELSE</font>
104925     <font color = "grey">unreachable  </font>	,	.Mst_Rsp_Status( Gen4_Rsp_Status )
104926     <font color = "grey">unreachable  </font>	,	.Mst_Rsp_Vld( Gen4_Rsp_Vld )
104927     <font color = "grey">unreachable  </font>	,	.Slv_Req_Addr( Gen3_Req_Addr )
104928                  	,	.Slv_Req_Be( Gen3_Req_Be )
                   <font color = "red">==>  MISSING_ELSE</font>
104929                  	,	.Slv_Req_BurstType( Gen3_Req_BurstType )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
104930                  	,	.Slv_Req_Data( Gen3_Req_Data )
104931                  	,	.Slv_Req_Last( Gen3_Req_Last )
104932                  	,	.Slv_Req_Len1( Gen3_Req_Len1 )
104933                  	,	.Slv_Req_Lock( Gen3_Req_Lock )
104934                  	,	.Slv_Req_Opc( Gen3_Req_Opc )
104935     <font color = "grey">unreachable  </font>	,	.Slv_Req_Rdy( Gen3_Req_Rdy )
104936     <font color = "grey">unreachable  </font>	,	.Slv_Req_SeqId( Gen3_Req_SeqId )
104937     <font color = "grey">unreachable  </font>	,	.Slv_Req_SeqUnOrdered( Gen3_Req_SeqUnOrdered )
104938     <font color = "grey">unreachable  </font>	,	.Slv_Req_SeqUnique( Gen3_Req_SeqUnique )
                   <font color = "red">==>  MISSING_ELSE</font>
104939     <font color = "grey">unreachable  </font>	,	.Slv_Req_User( Gen3_Req_User )
104940     <font color = "grey">unreachable  </font>	,	.Slv_Req_Vld( Gen3_Req_Vld )
104941     <font color = "grey">unreachable  </font>	,	.Slv_Rsp_Data( Gen3_Rsp_Data )
104942                  	,	.Slv_Rsp_Last( Gen3_Rsp_Last )
                   <font color = "red">==>  MISSING_ELSE</font>
104943                  	,	.Slv_Rsp_Opc( Gen3_Rsp_Opc )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
104944                  	,	.Slv_Rsp_Rdy( Gen3_Rsp_Rdy )
104945                  	,	.Slv_Rsp_SeqId( Gen3_Rsp_SeqId )
104946                  	,	.Slv_Rsp_SeqUnOrdered( Gen3_Rsp_SeqUnOrdered )
104947                  	,	.Slv_Rsp_Status( Gen3_Rsp_Status )
104948                  	,	.Slv_Rsp_Vld( Gen3_Rsp_Vld )
104949     <font color = "grey">unreachable  </font>	,	.Sys_Clk( Sys_Clk )
104950     <font color = "grey">unreachable  </font>	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
104951     <font color = "grey">unreachable  </font>	,	.Sys_Clk_En( Sys_Clk_En )
104952     <font color = "grey">unreachable  </font>	,	.Sys_Clk_EnS( Sys_Clk_EnS )
                   <font color = "red">==>  MISSING_ELSE</font>
104953     <font color = "grey">unreachable  </font>	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
104954     <font color = "grey">unreachable  </font>	,	.Sys_Clk_RstN( Sys_Clk_RstN )
104955     <font color = "grey">unreachable  </font>	,	.Sys_Clk_Tm( Sys_Clk_Tm )
104956                  	,	.Sys_Pwr_Idle( BarPwr_Idle )
                   <font color = "red">==>  MISSING_ELSE</font>
104957                  	,	.Sys_Pwr_WakeUp( BarPwr_WakeUp )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
104958                  	);
104959                  	assign Gen2_Req_Addr = Gen1_Req_Addr;
104960                  	assign Gen2_Req_Be = Gen1_Req_Be;
104961                  	assign Gen2_Req_BurstType = Gen1_Req_BurstType;
104962                  	assign Gen2_Req_Data = Gen1_Req_Data;
104963     <font color = "grey">unreachable  </font>	assign Gen2_Req_Last = Gen1_Req_Last;
104964     <font color = "grey">unreachable  </font>	assign Gen2_Req_Len1 = Gen1_Req_Len1;
104965     <font color = "grey">unreachable  </font>	assign Gen2_Req_Lock = Gen1_Req_Lock;
104966     <font color = "grey">unreachable  </font>	assign Gen2_Req_Opc = Gen1_Req_Opc;
                   <font color = "red">==>  MISSING_ELSE</font>
104967     <font color = "grey">unreachable  </font>	assign Gen2_Req_SeqId = Gen1_Req_SeqId;
104968     <font color = "grey">unreachable  </font>	assign Gen2_Req_SeqUnOrdered = Gen1_Req_SeqUnOrdered;
104969     <font color = "grey">unreachable  </font>	assign Gen2_Req_SeqUnique = Gen1_Req_SeqUnique;
104970                  	assign Gen2_Req_User = Gen1_Req_User;
                   <font color = "red">==>  MISSING_ELSE</font>
104971                  	assign Gen2_Req_Vld = Gen1_Req_Vld;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
104972                  	assign Gen1_Rsp_Data = Gen2_Rsp_Data;
104973                  	assign Gen1_Rsp_Last = Gen2_Rsp_Last;
104974                  	assign Gen1_Rsp_Opc = Gen2_Rsp_Opc;
104975                  	assign Gen1_Rsp_SeqId = Gen2_Rsp_SeqId;
104976                  	assign Gen1_Rsp_SeqUnOrdered = Gen2_Rsp_SeqUnOrdered;
104977     <font color = "grey">unreachable  </font>	assign Gen1_Rsp_Status = Gen2_Rsp_Status;
104978     <font color = "grey">unreachable  </font>	assign Gen1_Rsp_Vld = Gen2_Rsp_Vld;
104979     <font color = "grey">unreachable  </font>	rsnoc_z_H_R_N_A_S2_R_U_01cf8df4 Rsp(
104980     <font color = "grey">unreachable  </font>		.Axi_b_id( Axi_b_id )
                   <font color = "red">==>  MISSING_ELSE</font>
104981     <font color = "grey">unreachable  </font>	,	.Axi_b_ready( Axi_b_ready )
104982     <font color = "grey">unreachable  </font>	,	.Axi_b_resp( Axi_b_resp )
104983     <font color = "grey">unreachable  </font>	,	.Axi_b_valid( Axi_b_valid )
104984                  	,	.Axi_r_data( Axi_r_data )
                   <font color = "red">==>  MISSING_ELSE</font>
104985                  	,	.Axi_r_id( Axi_r_id )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
104986                  	,	.Axi_r_last( Axi_r_last )
104987                  	,	.Axi_r_ready( Axi_r_ready )
104988                  	,	.Axi_r_resp( Axi_r_resp )
104989                  	,	.Axi_r_valid( Axi_r_valid )
104990                  	,	.Gen_Rsp_Data( Gen1_Rsp_Data )
104991     <font color = "grey">unreachable  </font>	,	.Gen_Rsp_Last( Gen1_Rsp_Last )
104992     <font color = "grey">unreachable  </font>	,	.Gen_Rsp_Opc( Gen1_Rsp_Opc )
104993     <font color = "grey">unreachable  </font>	,	.Gen_Rsp_Rdy( Gen1_Rsp_Rdy )
104994     <font color = "grey">unreachable  </font>	,	.Gen_Rsp_SeqId( Gen1_Rsp_SeqId )
                   <font color = "red">==>  MISSING_ELSE</font>
104995     <font color = "grey">unreachable  </font>	,	.Gen_Rsp_SeqUnOrdered( Gen1_Rsp_SeqUnOrdered )
104996     <font color = "grey">unreachable  </font>	,	.Gen_Rsp_Status( Gen1_Rsp_Status )
104997     <font color = "grey">unreachable  </font>	,	.Gen_Rsp_Vld( Gen1_Rsp_Vld )
104998                  	,	.PwrOn( 1'b1 )
                   <font color = "red">==>  MISSING_ELSE</font>
104999                  	,	.Sys_Clk( Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
105000                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
105001                  	,	.Sys_Clk_En( Sys_Clk_En )
105002                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
105003                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
105004                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
105005     <font color = "grey">unreachable  </font>	,	.Sys_Clk_Tm( Sys_Clk_Tm )
105006     <font color = "grey">unreachable  </font>	,	.Sys_Pwr_Idle( RspPwr_Idle )
105007     <font color = "grey">unreachable  </font>	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
105008     <font color = "grey">unreachable  </font>	);
                   <font color = "red">==>  MISSING_ELSE</font>
105009     <font color = "grey">unreachable  </font>	assign Gen2_Rsp_Rdy = Gen1_Rsp_Rdy;
105010     <font color = "grey">unreachable  </font>	rsnoc_z_H_R_N_A_S2_U_D_5133a39c Dvm(
105011     <font color = "grey">unreachable  </font>		.CplVld( CplVld )
105012                  	,	.Mst_Req_Addr( Gen3_Req_Addr )
                   <font color = "red">==>  MISSING_ELSE</font>
105013                  	,	.Mst_Req_Be( Gen3_Req_Be )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
105014                  	,	.Mst_Req_BurstType( Gen3_Req_BurstType )
105015                  	,	.Mst_Req_Data( Gen3_Req_Data )
105016                  	,	.Mst_Req_Last( Gen3_Req_Last )
105017                  	,	.Mst_Req_Len1( Gen3_Req_Len1 )
105018                  	,	.Mst_Req_Lock( Gen3_Req_Lock )
105019     <font color = "grey">unreachable  </font>	,	.Mst_Req_Opc( Gen3_Req_Opc )
105020     <font color = "grey">unreachable  </font>	,	.Mst_Req_Rdy( Gen3_Req_Rdy )
105021     <font color = "grey">unreachable  </font>	,	.Mst_Req_SeqId( Gen3_Req_SeqId )
105022     <font color = "grey">unreachable  </font>	,	.Mst_Req_SeqUnOrdered( Gen3_Req_SeqUnOrdered )
                   <font color = "red">==>  MISSING_ELSE</font>
105023     <font color = "grey">unreachable  </font>	,	.Mst_Req_SeqUnique( Gen3_Req_SeqUnique )
105024     <font color = "grey">unreachable  </font>	,	.Mst_Req_User( Gen3_Req_User )
105025     <font color = "grey">unreachable  </font>	,	.Mst_Req_Vld( Gen3_Req_Vld )
105026                  	,	.Mst_Rsp_Data( Gen3_Rsp_Data )
                   <font color = "red">==>  MISSING_ELSE</font>
105027                  	,	.Mst_Rsp_Last( Gen3_Rsp_Last )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
105028                  	,	.Mst_Rsp_Opc( Gen3_Rsp_Opc )
105029                  	,	.Mst_Rsp_Rdy( Gen3_Rsp_Rdy )
105030                  	,	.Mst_Rsp_SeqId( Gen3_Rsp_SeqId )
105031                  	,	.Mst_Rsp_SeqUnOrdered( Gen3_Rsp_SeqUnOrdered )
105032                  	,	.Mst_Rsp_Status( Gen3_Rsp_Status )
105033     <font color = "grey">unreachable  </font>	,	.Mst_Rsp_Vld( Gen3_Rsp_Vld )
105034     <font color = "grey">unreachable  </font>	,	.Slv_Req_Addr( Gen2_Req_Addr )
105035     <font color = "grey">unreachable  </font>	,	.Slv_Req_Be( Gen2_Req_Be )
105036     <font color = "grey">unreachable  </font>	,	.Slv_Req_BurstType( Gen2_Req_BurstType )
                   <font color = "red">==>  MISSING_ELSE</font>
105037     <font color = "grey">unreachable  </font>	,	.Slv_Req_Data( Gen2_Req_Data )
105038     <font color = "grey">unreachable  </font>	,	.Slv_Req_Last( Gen2_Req_Last )
105039     <font color = "grey">unreachable  </font>	,	.Slv_Req_Len1( Gen2_Req_Len1 )
105040                  	,	.Slv_Req_Lock( Gen2_Req_Lock )
                   <font color = "red">==>  MISSING_ELSE</font>
105041                  	,	.Slv_Req_Opc( Gen2_Req_Opc )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
105042                  	,	.Slv_Req_Rdy( Gen2_Req_Rdy )
105043                  	,	.Slv_Req_SeqId( Gen2_Req_SeqId )
105044                  	,	.Slv_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
105045                  	,	.Slv_Req_SeqUnique( Gen2_Req_SeqUnique )
105046                  	,	.Slv_Req_User( Gen2_Req_User )
105047     <font color = "grey">unreachable  </font>	,	.Slv_Req_Vld( Gen2_Req_Vld )
105048     <font color = "grey">unreachable  </font>	,	.Slv_Rsp_Data( Gen2_Rsp_Data )
105049     <font color = "grey">unreachable  </font>	,	.Slv_Rsp_Last( Gen2_Rsp_Last )
105050     <font color = "grey">unreachable  </font>	,	.Slv_Rsp_Opc( Gen2_Rsp_Opc )
                   <font color = "red">==>  MISSING_ELSE</font>
105051     <font color = "grey">unreachable  </font>	,	.Slv_Rsp_Rdy( Gen2_Rsp_Rdy )
105052     <font color = "grey">unreachable  </font>	,	.Slv_Rsp_SeqId( Gen2_Rsp_SeqId )
105053     <font color = "grey">unreachable  </font>	,	.Slv_Rsp_SeqUnOrdered( Gen2_Rsp_SeqUnOrdered )
105054                  	,	.Slv_Rsp_Status( Gen2_Rsp_Status )
                   <font color = "red">==>  MISSING_ELSE</font>
105055                  	,	.Slv_Rsp_Vld( Gen2_Rsp_Vld )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
105056                  	,	.Snoop( Snoop )
105057                  	,	.Sys_Clk( Sys_Clk )
105058                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
105059                  	,	.Sys_Clk_En( Sys_Clk_En )
105060                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
105061     <font color = "grey">unreachable  </font>	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
105062     <font color = "grey">unreachable  </font>	,	.Sys_Clk_RstN( Sys_Clk_RstN )
105063     <font color = "grey">unreachable  </font>	,	.Sys_Clk_Tm( Sys_Clk_Tm )
105064     <font color = "grey">unreachable  </font>	,	.Sys_Pwr_Idle( DvmPwr_Idle )
                   <font color = "red">==>  MISSING_ELSE</font>
105065     <font color = "grey">unreachable  </font>	,	.Sys_Pwr_WakeUp( DvmPwr_WakeUp )
105066     <font color = "grey">unreachable  </font>	);
105067     <font color = "grey">unreachable  </font>	assign Gen1_Req_Rdy = Gen2_Req_Rdy;
105068                  	rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0 Req(
                   <font color = "red">==>  MISSING_ELSE</font>
105069                  		.AwBuf( AwBuf )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod711.html" >rsnoc_z_H_R_G_G2_A_U_ae95c430</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       104564
 EXPRESSION (u_99 ? u_351e : u_85c9)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       104569
 EXPRESSION (u_c5af ? ((OrdCam_0_PndCnt + 4'b1)) : ((OrdCam_0_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       104572
 EXPRESSION (u_348a ? ((OrdCam_1_PndCnt + 4'b1)) : ((OrdCam_1_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       104575
 EXPRESSION (u_54f9 ? ((OrdCam_2_PndCnt + 4'b1)) : ((OrdCam_2_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       104578
 EXPRESSION (u_5940 ? ((OrdCam_3_PndCnt + 4'b1)) : ((OrdCam_3_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       104581
 EXPRESSION (u_6051 ? ((OrdCam_4_PndCnt + 4'b1)) : ((OrdCam_4_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       104584
 EXPRESSION (u_bda9 ? ((OrdCam_5_PndCnt + 4'b1)) : ((OrdCam_5_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       104587
 EXPRESSION (u_6329 ? ((OrdCam_6_PndCnt + 4'b1)) : ((OrdCam_6_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       104590
 EXPRESSION (u_d170 ? ((OrdCam_7_PndCnt + 4'b1)) : ((OrdCam_7_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod711.html" >rsnoc_z_H_R_G_G2_A_U_ae95c430</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">170</td>
<td class="rt">2</td>
<td class="rt">1.18  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1368</td>
<td class="rt">9</td>
<td class="rt">0.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">684</td>
<td class="rt">6</td>
<td class="rt">0.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">684</td>
<td class="rt">3</td>
<td class="rt">0.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">74</td>
<td class="rt">2</td>
<td class="rt">2.70  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">756</td>
<td class="rt">9</td>
<td class="rt">1.19  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">378</td>
<td class="rt">6</td>
<td class="rt">1.59  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">378</td>
<td class="rt">3</td>
<td class="rt">0.79  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">96</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">612</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">306</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">306</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_IdR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_BufId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_PktCnt1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DbgStall[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_AddrMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>NextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyCxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyLastNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Shortage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_On</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_14a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2390</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2f0d[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_348a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_351e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4008[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4490</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4d1b[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_54f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_57c5[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5940</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6051</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6329</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6dc7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7a9[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_85c9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8d26</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_99</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9bed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a011</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a379[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_aea9[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb2b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bda9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c1fd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c5af</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c7bb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cd12[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d119</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d170</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d5be[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e35c[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e6e4[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fa88</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurPrivateNextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenRxReqIsSeqUniqueOrSeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdIdDec[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_5[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_6[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Free[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_FreeCxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_ValMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchIdMask[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PrvBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod711.html" >rsnoc_z_H_R_G_G2_A_U_ae95c430</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">79</td>
<td class="rt">48</td>
<td class="rt">60.76 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">104564</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">104569</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">104572</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">104575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">104578</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">104581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">104584</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">104587</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">104590</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104595</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104600</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104605</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104610</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104615</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104620</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104625</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104630</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104711</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104716</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104723</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104728</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104733</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104738</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104743</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104748</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104753</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104758</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104786</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">104804</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104564     	output [3:0]  Axi_b_id             ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_99) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104569     	output [3:0]  Axi_r_id             ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_c5af) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104572     	output [1:0]  Axi_r_resp           ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_348a) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104575     	input         Axi_w_last           ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_54f9) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104578     	input         Axi_w_valid          ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_5940) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104581     	output [3:0]  Gen_Req_Be           ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_6051) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104584     	output        Gen_Req_Last         ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_bda9) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104587     	output [2:0]  Gen_Req_Opc          ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_6329) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104590     	output        Gen_Req_SeqUnOrdered ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_d170) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104595     	input         Gen_Rsp_Last         ;
           	<font color = "green">-1-</font>                                    
104596     	input  [2:0]  Gen_Rsp_Opc          ;
           <font color = "green">	==></font>
104597     	output        Gen_Rsp_Rdy          ;
           	<font color = "red">-2-</font>                                    
104598     	input  [3:0]  Gen_Rsp_SeqId        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104600     	input  [1:0]  Gen_Rsp_Status       ;
           	<font color = "green">-1-</font>                                    
104601     	input         Gen_Rsp_Vld          ;
           <font color = "green">	==></font>
104602     	output        PwrKeep              ;
           	<font color = "red">-2-</font>                                    
104603     	input         Sys_Clk              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104605     	input         Sys_Clk_En           ;
           	<font color = "green">-1-</font>                                    
104606     	input         Sys_Clk_EnS          ;
           <font color = "green">	==></font>
104607     	input         Sys_Clk_RetRstN      ;
           	<font color = "red">-2-</font>                                    
104608     	input         Sys_Clk_RstN         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104610     	output        Sys_Pwr_Idle         ;
           	<font color = "green">-1-</font>                                    
104611     	output        Sys_Pwr_WakeUp       ;
           <font color = "green">	==></font>
104612     	output        WakeUp_Axi           ;
           	<font color = "red">-2-</font>                                    
104613     	output        WakeUp_Gen           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104615     	wire [3:0]  u_326_Req_Be            ;
           	<font color = "green">-1-</font>                                     
104616     	wire        u_326_Req_BurstType     ;
           <font color = "green">	==></font>
104617     	wire [31:0] u_326_Req_Data          ;
           	<font color = "red">-2-</font>                                     
104618     	wire        u_326_Req_Last          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104620     	wire        u_326_Req_Lock          ;
           	<font color = "green">-1-</font>                                     
104621     	wire [2:0]  u_326_Req_Opc           ;
           <font color = "green">	==></font>
104622     	wire        u_326_Req_Rdy           ;
           	<font color = "red">-2-</font>                                     
104623     	wire [3:0]  u_326_Req_SeqId         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104625     	wire        u_326_Req_SeqUnique     ;
           	<font color = "green">-1-</font>                                     
104626     	wire [7:0]  u_326_Req_User          ;
           <font color = "green">	==></font>
104627     	wire        u_326_Req_Vld           ;
           	<font color = "red">-2-</font>                                     
104628     	wire [31:0] u_326_Rsp_Data          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104630     	wire [2:0]  u_326_Rsp_Opc           ;
           	<font color = "green">-1-</font>                                     
104631     	wire        u_326_Rsp_Rdy           ;
           <font color = "green">	==></font>
104632     	wire [3:0]  u_326_Rsp_SeqId         ;
           	<font color = "red">-2-</font>                                     
104633     	wire        u_326_Rsp_SeqUnOrdered  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104711     	wire [31:0] Gen4_Req_Addr           ;
           	<font color = "green">-1-</font>                                     
104712     	wire [3:0]  Gen4_Req_Be             ;
           <font color = "green">	==></font>
104713     	wire        Gen4_Req_BurstType      ;
           	<font color = "red">-2-</font>                                     
104714     	wire [31:0] Gen4_Req_Data           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104716     	wire [5:0]  Gen4_Req_Len1           ;
           	<font color = "green">-1-</font>                                     
104717     	wire        Gen4_Req_Lock           ;
           <font color = "green">	==></font>
104718     	wire [2:0]  Gen4_Req_Opc            ;
           	<font color = "red">-2-</font>                                     
104719     	wire        Gen4_Req_Rdy            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104723     	wire [7:0]  Gen4_Req_User           ;
           	<font color = "green">-1-</font>                                     
104724     	wire        Gen4_Req_Vld            ;
           <font color = "green">	==></font>
104725     	wire [31:0] Gen4_Rsp_Data           ;
           	<font color = "red">-2-</font>                                     
104726     	wire        Gen4_Rsp_Last           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104728     	wire        Gen4_Rsp_Rdy            ;
           	<font color = "green">-1-</font>                                     
104729     	wire [3:0]  Gen4_Rsp_SeqId          ;
           <font color = "green">	==></font>
104730     	wire        Gen4_Rsp_SeqUnOrdered   ;
           	<font color = "red">-2-</font>                                     
104731     	wire [1:0]  Gen4_Rsp_Status         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104733     	wire        GenIsPre                ;
           	<font color = "green">-1-</font>                                     
104734     	wire [31:0] GenLcl_Req_Addr         ;
           <font color = "green">	==></font>
104735     	wire [3:0]  GenLcl_Req_Be           ;
           	<font color = "red">-2-</font>                                     
104736     	wire        GenLcl_Req_BurstType    ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104738     	wire        GenLcl_Req_Last         ;
           	<font color = "green">-1-</font>                                     
104739     	wire [5:0]  GenLcl_Req_Len1         ;
           <font color = "green">	==></font>
104740     	wire        GenLcl_Req_Lock         ;
           	<font color = "red">-2-</font>                                     
104741     	wire [2:0]  GenLcl_Req_Opc          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104743     	wire [3:0]  GenLcl_Req_SeqId        ;
           	<font color = "green">-1-</font>                                     
104744     	wire        GenLcl_Req_SeqUnOrdered ;
           <font color = "green">	==></font>
104745     	wire        GenLcl_Req_SeqUnique    ;
           	<font color = "red">-2-</font>                                     
104746     	wire [7:0]  GenLcl_Req_User         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104748     	wire [31:0] GenLcl_Rsp_Data         ;
           	<font color = "green">-1-</font>                                     
104749     	wire        GenLcl_Rsp_Last         ;
           <font color = "green">	==></font>
104750     	wire [2:0]  GenLcl_Rsp_Opc          ;
           	<font color = "red">-2-</font>                                     
104751     	wire        GenLcl_Rsp_Rdy          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104753     	wire        GenLcl_Rsp_SeqUnOrdered ;
           	<font color = "green">-1-</font>                                     
104754     	wire [1:0]  GenLcl_Rsp_Status       ;
           <font color = "green">	==></font>
104755     	wire        GenLcl_Rsp_Vld          ;
           	<font color = "red">-2-</font>                                     
104756     	reg  [3:0]  PndCnt                  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104758     	wire        PndCntEmpty             ;
           	<font color = "green">-1-</font>                                     
104759     	wire        PndCntFull              ;
           <font color = "green">	==></font>
104760     	reg         PndCntHead              ;
           	<font color = "red">-2-</font>                                     
104761     	wire        PndCntInc               ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104786     	assign GenLcl_Rsp_Rdy = Gen4_Rsp_Rdy;
           	<font color = "green">-1-</font>                                     
104787     	rsnoc_z_H_R_G_U_Q_U_56c39b999d uu56c39b999d(
           <font color = "green">	==></font>
104788     		.GenLcl_Req_Addr( u_326_Req_Addr )
           		<font color = "red">-2-</font>                                  
104789     	,	.GenLcl_Req_Be( u_326_Req_Be )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104804     	,	.GenLcl_Rsp_Opc( u_326_Rsp_Opc )
           	<font color = "red">-1-</font> 	                                
104805     	,	.GenLcl_Rsp_Rdy( u_326_Rsp_Rdy )
           <font color = "red">	==></font>
104806     	,	.GenLcl_Rsp_SeqId( u_326_Rsp_SeqId )
           	<font color = "red">-2-</font> 	                                    
104807     	,	.GenLcl_Rsp_SeqUnOrdered( u_326_Rsp_SeqUnOrdered )
           <font color = "red">	==></font>
104808     	,	.GenLcl_Rsp_Status( u_326_Rsp_Status )
           	<font color = "red">-3-</font> 	                                      
104809     	,	.GenLcl_Rsp_Vld( u_326_Rsp_Vld )
           <font color = "red">	==></font>
104810     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_220634">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_A_U_ae95c430">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
