
*** Running vivado
    with args -log quantize_array.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source quantize_array.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May 15 12:48:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source quantize_array.tcl -notrace
Command: synth_design -top quantize_array -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31916
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1128.555 ; gain = 466.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'quantize_array' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:1]
INFO: [Synth 8-6157] synthesizing module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/lut_multiplier.sv:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter IN_W bound to: 32'sb00000000000000000000000000100000 
	Parameter CONST_W bound to: 32'sb00000000000000000000000000010000 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'lut_multiplier_no_dsp_quantization' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/lut_multiplier.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:161]
INFO: [Synth 8-6155] done synthesizing module 'quantize_array' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:1]
WARNING: [Synth 8-7137] Register cycle_cnt_reg in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:168]
WARNING: [Synth 8-7137] Register pixel_in_reg[0] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:121]
WARNING: [Synth 8-7137] Register pixel_in_reg[1] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:121]
WARNING: [Synth 8-7137] Register pixel_in_reg[2] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:121]
WARNING: [Synth 8-7137] Register pixel_in_reg[3] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:121]
WARNING: [Synth 8-7137] Register pixel_in_reg[4] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:121]
WARNING: [Synth 8-7137] Register pixel_in_reg[5] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:121]
WARNING: [Synth 8-7137] Register pixel_in_reg[6] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:121]
WARNING: [Synth 8-7137] Register pixel_in_reg[7] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[0] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:122]
WARNING: [Synth 8-7137] Register qtable_in_reg[1] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:122]
WARNING: [Synth 8-7137] Register qtable_in_reg[2] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:122]
WARNING: [Synth 8-7137] Register qtable_in_reg[3] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:122]
WARNING: [Synth 8-7137] Register qtable_in_reg[4] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:122]
WARNING: [Synth 8-7137] Register qtable_in_reg[5] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:122]
WARNING: [Synth 8-7137] Register qtable_in_reg[6] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:122]
WARNING: [Synth 8-7137] Register qtable_in_reg[7] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:122]
WARNING: [Synth 8-7137] Register result_buffer_reg[0] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[1] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[2] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[3] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[4] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[5] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[6] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[7] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[8] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[9] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[10] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[11] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[12] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[13] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[14] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[15] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[16] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[17] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[18] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[19] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[20] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[21] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[22] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[23] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[24] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[25] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[26] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[27] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[28] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[29] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[30] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[31] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[32] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[33] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[34] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[35] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[36] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[37] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[38] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[39] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[40] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[41] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[42] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[43] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[44] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[45] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[46] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[47] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[48] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[49] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[50] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[51] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[52] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[53] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[54] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[55] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[56] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[57] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[58] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[59] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[60] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[61] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[62] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register result_buffer_reg[63] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:181]
WARNING: [Synth 8-7137] Register addr_reg in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:172]
WARNING: [Synth 8-3848] Net done in module/entity quantize_array does not have driver. [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/rtl/quantization.sv:9]
WARNING: [Synth 8-7129] Port done in module quantize_array is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1271.375 ; gain = 609.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1271.375 ; gain = 609.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1271.375 ; gain = 609.633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'quantize_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              PROCESSING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'quantize_array'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.676 ; gain = 639.934
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 72    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Multipliers : 
	              16x32  Multipliers := 8     
+---Muxes : 
	  65 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 55    
	   4 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 51    
	   8 Input    1 Bit        Muxes := 50    
	   3 Input    1 Bit        Muxes := 63    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port done in module quantize_array is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1553.426 ; gain = 891.684
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1553.426 ; gain = 891.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1553.426 ; gain = 891.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1702.098 ; gain = 1040.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1702.098 ; gain = 1040.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1702.098 ; gain = 1040.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1702.098 ; gain = 1040.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1702.098 ; gain = 1040.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1702.098 ; gain = 1040.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    62|
|2     |LUT1   |     7|
|3     |LUT2   |   135|
|4     |LUT3   |    80|
|5     |LUT4   |   112|
|6     |LUT5   |    31|
|7     |LUT6   |   255|
|8     |MUXF7  |    32|
|9     |FDCE   |     2|
|10    |FDPE   |     1|
|11    |FDRE   |   155|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-----------------------------------+------+
|      |Instance               |Module                             |Cells |
+------+-----------------------+-----------------------------------+------+
|1     |top                    |                                   |   872|
|2     |  \GEN_MULTS[7].u_mul  |lut_multiplier_no_dsp_quantization |   588|
+------+-----------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1702.098 ; gain = 1040.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1702.098 ; gain = 1040.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1702.098 ; gain = 1040.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1754.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bb8b172
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1859.637 ; gain = 1200.879
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2161.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/3_quantization/synthesis_tests/quantization_proj/quantization_proj.runs/synth_1/quantize_array.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file quantize_array_utilization_synth.rpt -pb quantize_array_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 15 12:49:10 2025...
