Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav
