#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Tue Mar 29 21:13:29 2022
# Process ID: 234944
# Current directory: /home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.runs/impl_1
# Command line: vivado -log colordetect_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source colordetect_wrapper.tcl -notrace
# Log file: /home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.runs/impl_1/colordetect_wrapper.vdi
# Journal file: /home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source colordetect_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top colordetect_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_axi_dma_0_0/colordetect_axi_dma_0_0.dcp' for cell 'colordetect_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_axis_dwidth_converter_0_0/colordetect_axis_dwidth_converter_0_0.dcp' for cell 'colordetect_i/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_axis_dwidth_converter_1_0/colordetect_axis_dwidth_converter_1_0.dcp' for cell 'colordetect_i/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_colordetect_accel_0_0/colordetect_colordetect_accel_0_0.dcp' for cell 'colordetect_i/colordetect_accel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_processing_system7_0_0/colordetect_processing_system7_0_0.dcp' for cell 'colordetect_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_rst_ps7_0_100M_0/colordetect_rst_ps7_0_100M_0.dcp' for cell 'colordetect_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_xbar_0/colordetect_xbar_0.dcp' for cell 'colordetect_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_auto_pc_0/colordetect_auto_pc_0.dcp' for cell 'colordetect_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_xbar_1/colordetect_xbar_1.dcp' for cell 'colordetect_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_auto_pc_1/colordetect_auto_pc_1.dcp' for cell 'colordetect_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_auto_us_0/colordetect_auto_us_0.dcp' for cell 'colordetect_i/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_auto_us_1/colordetect_auto_us_1.dcp' for cell 'colordetect_i/axi_interconnect_1/s01_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2396.137 ; gain = 0.000 ; free physical = 49461 ; free virtual = 61568
INFO: [Netlist 29-17] Analyzing 601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_axi_dma_0_0/colordetect_axi_dma_0_0.xdc] for cell 'colordetect_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_axi_dma_0_0/colordetect_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_axi_dma_0_0/colordetect_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_axi_dma_0_0/colordetect_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_axi_dma_0_0/colordetect_axi_dma_0_0.xdc] for cell 'colordetect_i/axi_dma_0/U0'
Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_processing_system7_0_0/colordetect_processing_system7_0_0.xdc] for cell 'colordetect_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_processing_system7_0_0/colordetect_processing_system7_0_0.xdc] for cell 'colordetect_i/processing_system7_0/inst'
Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_rst_ps7_0_100M_0/colordetect_rst_ps7_0_100M_0_board.xdc] for cell 'colordetect_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_rst_ps7_0_100M_0/colordetect_rst_ps7_0_100M_0_board.xdc] for cell 'colordetect_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_rst_ps7_0_100M_0/colordetect_rst_ps7_0_100M_0.xdc] for cell 'colordetect_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_rst_ps7_0_100M_0/colordetect_rst_ps7_0_100M_0.xdc] for cell 'colordetect_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_axi_dma_0_0/colordetect_axi_dma_0_0_clocks.xdc] for cell 'colordetect_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_axi_dma_0_0/colordetect_axi_dma_0_0_clocks.xdc] for cell 'colordetect_i/axi_dma_0/U0'
Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_auto_us_0/colordetect_auto_us_0_clocks.xdc] for cell 'colordetect_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_auto_us_0/colordetect_auto_us_0_clocks.xdc] for cell 'colordetect_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_auto_us_1/colordetect_auto_us_1_clocks.xdc] for cell 'colordetect_i/axi_interconnect_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.gen/sources_1/bd/colordetect/ip/colordetect_auto_us_1/colordetect_auto_us_1_clocks.xdc] for cell 'colordetect_i/axi_interconnect_1/s01_couplers/auto_us/inst'
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.133 ; gain = 0.000 ; free physical = 49340 ; free virtual = 61448
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.133 ; gain = 240.117 ; free physical = 49340 ; free virtual = 61448
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2636.133 ; gain = 0.000 ; free physical = 49331 ; free virtual = 61439

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15e774494

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2849.066 ; gain = 212.934 ; free physical = 48944 ; free virtual = 61051

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 182b280a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 48785 ; free virtual = 60893
INFO: [Opt 31-389] Phase Retarget created 57 cells and removed 143 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 1750ff761

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 48785 ; free virtual = 60892
INFO: [Opt 31-389] Phase Constant propagation created 355 cells and removed 1247 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14df52b19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 48782 ; free virtual = 60890
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 171 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14df52b19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 48784 ; free virtual = 60892
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14df52b19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 48784 ; free virtual = 60892
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14df52b19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 48784 ; free virtual = 60892
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              57  |             143  |                                             24  |
|  Constant propagation         |             355  |            1247  |                                             24  |
|  Sweep                        |               0  |             171  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 48784 ; free virtual = 60892
Ending Logic Optimization Task | Checksum: 107dbca1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 48784 ; free virtual = 60892

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 15 newly gated: 2 Total Ports: 44
Number of Flops added for Enable Generation: 5

Ending PowerOpt Patch Enables Task | Checksum: ff11ab1f

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48746 ; free virtual = 60853
Ending Power Optimization Task | Checksum: ff11ab1f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3422.020 ; gain = 392.016 ; free physical = 48758 ; free virtual = 60866

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: fa8bcbfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48763 ; free virtual = 60871
Ending Final Cleanup Task | Checksum: fa8bcbfa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48763 ; free virtual = 60871

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48763 ; free virtual = 60871
Ending Netlist Obfuscation Task | Checksum: fa8bcbfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48763 ; free virtual = 60871
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3422.020 ; gain = 785.887 ; free physical = 48763 ; free virtual = 60871
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48752 ; free virtual = 60862
INFO: [Common 17-1381] The checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.runs/impl_1/colordetect_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file colordetect_wrapper_drc_opted.rpt -pb colordetect_wrapper_drc_opted.pb -rpx colordetect_wrapper_drc_opted.rpx
Command: report_drc -file colordetect_wrapper_drc_opted.rpt -pb colordetect_wrapper_drc_opted.pb -rpx colordetect_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.runs/impl_1/colordetect_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48690 ; free virtual = 60803
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9fbe5c6a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48690 ; free virtual = 60803
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48690 ; free virtual = 60803

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c47273aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48709 ; free virtual = 60822

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 55bd3dda

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48706 ; free virtual = 60818

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 55bd3dda

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48706 ; free virtual = 60818
Phase 1 Placer Initialization | Checksum: 55bd3dda

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48705 ; free virtual = 60818

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 563a0af2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48674 ; free virtual = 60786

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ecb114c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48676 ; free virtual = 60789

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 764 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 274 nets or cells. Created 0 new cell, deleted 274 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48647 ; free virtual = 60760

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            274  |                   274  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            274  |                   274  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1b11f09d4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48651 ; free virtual = 60764
Phase 2.3 Global Placement Core | Checksum: 189272594

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48649 ; free virtual = 60762
Phase 2 Global Placement | Checksum: 189272594

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48655 ; free virtual = 60768

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13935d056

Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48658 ; free virtual = 60770

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18f85033e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48654 ; free virtual = 60767

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c30238a2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48654 ; free virtual = 60767

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 184e5872d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48654 ; free virtual = 60767

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 28319f375

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48646 ; free virtual = 60758

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b7f050a4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48646 ; free virtual = 60759

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b5269c5f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48646 ; free virtual = 60759
Phase 3 Detail Placement | Checksum: 1b5269c5f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48646 ; free virtual = 60759

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 115ba4e54

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.192 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11d79ad75

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48642 ; free virtual = 60754
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: c4ea5db4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48642 ; free virtual = 60754
Phase 4.1.1.1 BUFG Insertion | Checksum: 115ba4e54

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48642 ; free virtual = 60754
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.514. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48641 ; free virtual = 60754
Phase 4.1 Post Commit Optimization | Checksum: ebf0021f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48641 ; free virtual = 60754

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ebf0021f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48641 ; free virtual = 60754

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ebf0021f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48641 ; free virtual = 60754
Phase 4.3 Placer Reporting | Checksum: ebf0021f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48641 ; free virtual = 60754

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48641 ; free virtual = 60754

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48641 ; free virtual = 60754
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15aa85f13

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48641 ; free virtual = 60754
Ending Placer Task | Checksum: 149531ad8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48641 ; free virtual = 60754
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48672 ; free virtual = 60785
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48633 ; free virtual = 60768
INFO: [Common 17-1381] The checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.runs/impl_1/colordetect_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file colordetect_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48655 ; free virtual = 60775
INFO: [runtcl-4] Executing : report_utilization -file colordetect_wrapper_utilization_placed.rpt -pb colordetect_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file colordetect_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48663 ; free virtual = 60783
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48603 ; free virtual = 60746
INFO: [Common 17-1381] The checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.runs/impl_1/colordetect_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c38be02f ConstDB: 0 ShapeSum: 85c73aa9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 168c676a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48501 ; free virtual = 60627
Post Restoration Checksum: NetGraph: 79318d67 NumContArr: ef94e942 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 168c676a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48501 ; free virtual = 60628

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 168c676a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48467 ; free virtual = 60593

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 168c676a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48467 ; free virtual = 60593
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25e04ed13

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48454 ; free virtual = 60581
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.573  | TNS=0.000  | WHS=-0.304 | THS=-199.915|

Phase 2 Router Initialization | Checksum: 2491cb01e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48451 ; free virtual = 60577

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13166
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13166
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2491cb01e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48447 ; free virtual = 60574
Phase 3 Initial Routing | Checksum: 1195666de

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48443 ; free virtual = 60570

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1374
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.148  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 256b81a32

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48438 ; free virtual = 60565

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.148  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 206f1d6d8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48440 ; free virtual = 60567
Phase 4 Rip-up And Reroute | Checksum: 206f1d6d8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48440 ; free virtual = 60567

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1de6275b2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48439 ; free virtual = 60566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.260  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1de6275b2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48439 ; free virtual = 60566

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1de6275b2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48439 ; free virtual = 60566
Phase 5 Delay and Skew Optimization | Checksum: 1de6275b2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48439 ; free virtual = 60566

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19d1aa9b9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48441 ; free virtual = 60568
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.260  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20b46aa86

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48441 ; free virtual = 60568
Phase 6 Post Hold Fix | Checksum: 20b46aa86

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48441 ; free virtual = 60568

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.41716 %
  Global Horizontal Routing Utilization  = 2.92275 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c0af8883

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48441 ; free virtual = 60568

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c0af8883

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48440 ; free virtual = 60567

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a26d19ea

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48440 ; free virtual = 60567

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.260  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a26d19ea

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48443 ; free virtual = 60570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48482 ; free virtual = 60609

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48482 ; free virtual = 60609
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3422.020 ; gain = 0.000 ; free physical = 48445 ; free virtual = 60600
INFO: [Common 17-1381] The checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.runs/impl_1/colordetect_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file colordetect_wrapper_drc_routed.rpt -pb colordetect_wrapper_drc_routed.pb -rpx colordetect_wrapper_drc_routed.rpx
Command: report_drc -file colordetect_wrapper_drc_routed.rpt -pb colordetect_wrapper_drc_routed.pb -rpx colordetect_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.runs/impl_1/colordetect_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file colordetect_wrapper_methodology_drc_routed.rpt -pb colordetect_wrapper_methodology_drc_routed.pb -rpx colordetect_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file colordetect_wrapper_methodology_drc_routed.rpt -pb colordetect_wrapper_methodology_drc_routed.pb -rpx colordetect_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.runs/impl_1/colordetect_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file colordetect_wrapper_power_routed.rpt -pb colordetect_wrapper_power_summary_routed.pb -rpx colordetect_wrapper_power_routed.rpx
Command: report_power -file colordetect_wrapper_power_routed.rpt -pb colordetect_wrapper_power_summary_routed.pb -rpx colordetect_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
122 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file colordetect_wrapper_route_status.rpt -pb colordetect_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file colordetect_wrapper_timing_summary_routed.rpt -pb colordetect_wrapper_timing_summary_routed.pb -rpx colordetect_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file colordetect_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file colordetect_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file colordetect_wrapper_bus_skew_routed.rpt -pb colordetect_wrapper_bus_skew_routed.pb -rpx colordetect_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block colordetect_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the colordetect_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <colordetect_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <colordetect_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <colordetect_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <colordetect_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force colordetect_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_32ns_32ns_64_1_1_U36/colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U/p output colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_32ns_32ns_64_1_1_U36/colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_32ns_32ns_64_1_1_U36/colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U/p__0 output colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_32ns_32ns_64_1_1_U36/colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_32ns_32ns_64_1_1_U36/colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U/p multiplier stage colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_32ns_32ns_64_1_1_U36/colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_32ns_32ns_64_1_1_U36/colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U/p__0 multiplier stage colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_32ns_32ns_64_1_1_U36/colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_ln73_reg_663_reg multiplier stage colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_ln73_reg_663_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_ln73_reg_663_reg__0 multiplier stage colordetect_i/colordetect_accel_0/inst/bgr2hsv_9_2160_3840_1_U0/mul_ln73_reg_663_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], colordetect_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./colordetect_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/colordetect/colordetect/colordetect.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Mar 29 21:15:52 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3759.223 ; gain = 225.914 ; free physical = 48383 ; free virtual = 60532
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 21:15:52 2022...
