
---------- Begin Simulation Statistics ----------
final_tick                                83711251500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 330272                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683960                       # Number of bytes of host memory used
host_op_rate                                   330921                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   302.78                       # Real time elapsed on the host
host_tick_rate                              276475058                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083711                       # Number of seconds simulated
sim_ticks                                 83711251500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615622                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095573                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103659                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728266                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              708                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478371                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65362                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.674225                       # CPI: cycles per instruction
system.cpu.discardedOps                        190051                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609095                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402674                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001145                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35251527                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597291                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167422503                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132170976                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       190514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        385564                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           76                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       305078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        85385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       612621                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          85406                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              71263                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       141968                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48522                       # Transaction distribution
system.membus.trans_dist::ReadExReq            123811                       # Transaction distribution
system.membus.trans_dist::ReadExResp           123811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         71263                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       580638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 580638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43141376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43141376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            195074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  195074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              195074                       # Request fanout histogram
system.membus.respLayer1.occupancy         1838671250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1558638500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            135898                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       393382                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          174943                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           171647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          171646                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       135478                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       919325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                920165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     71492864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               71546624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          263249                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18171904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           570794                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.149800                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.356979                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 485310     85.02%     85.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  85463     14.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             570794                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          809138500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         767812495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1050000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               112451                       # number of demand (read+write) hits
system.l2.demand_hits::total                   112466                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              112451                       # number of overall hits
system.l2.overall_hits::total                  112466                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             194674                       # number of demand (read+write) misses
system.l2.demand_misses::total                 195079                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            194674                       # number of overall misses
system.l2.overall_misses::total                195079                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34494000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18826267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18860761000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34494000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18826267000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18860761000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           307125                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307545                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          307125                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307545                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.633859                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.634310                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.633859                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.634310                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85170.370370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96706.632627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96682.682400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85170.370370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96706.632627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96682.682400                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              141968                       # number of writebacks
system.l2.writebacks::total                    141968                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        194669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            195074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       194669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           195074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30444000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16879230500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16909674500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30444000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16879230500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16909674500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.633843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.634294                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.633843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.634294                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75170.370370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86707.336556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86683.384254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75170.370370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86707.336556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86683.384254                       # average overall mshr miss latency
system.l2.replacements                         263249                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       251414                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           251414                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       251414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       251414                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        12647                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         12647                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             47836                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47836                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          123811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              123811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12365340500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12365340500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        171647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            171647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.721312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.721312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99872.713248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99872.713248                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       123811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         123811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11127230500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11127230500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.721312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.721312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89872.713248                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89872.713248                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34494000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34494000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85170.370370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85170.370370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30444000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30444000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75170.370370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75170.370370                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         64615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             64615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        70863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           70863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6460926500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6460926500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       135478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        135478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.523059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.523059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91174.893809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91174.893809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        70858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        70858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5752000000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5752000000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.523022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.523022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81176.437382                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81176.437382                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4013.298176                       # Cycle average of tags in use
system.l2.tags.total_refs                      599893                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    267345                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.243891                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     528.634963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.987560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3470.675652                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.129061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.847333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979809                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          500                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2917                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5167705                       # Number of tag accesses
system.l2.tags.data_accesses                  5167705                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       24917632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24969472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18171904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18171904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          194669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              195074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       141968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             141968                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            619272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         297661683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             298280955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       619272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           619272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      217078394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217078394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      217078394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           619272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        297661683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            515359348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    283936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    388253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019695774500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16719                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16720                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              722890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             267437                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      195074                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     141968                       # Number of write requests accepted
system.mem_ctrls.readBursts                    390148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   283936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1085                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17666                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9095087750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1945315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16390019000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23376.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42126.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   287094                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  195788                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                390148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               283936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  166494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   29448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       190079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.582674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.430023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.354806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9594      5.05%      5.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       141032     74.20%     79.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15352      8.08%     87.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3462      1.82%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1773      0.93%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1942      1.02%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1349      0.71%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1276      0.67%     92.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14299      7.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       190079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.269318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.483253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.535655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16643     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           58      0.35%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            7      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16720                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.980860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.930078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.353525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10017     59.91%     59.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              174      1.04%     60.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5020     30.03%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              216      1.29%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1107      6.62%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               46      0.28%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              116      0.69%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16719                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24900032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18170240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24969472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18171904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       297.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       217.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    298.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83711231000                       # Total gap between requests
system.mem_ctrls.avgGap                     248370.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24848192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18170240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 619271.592182563385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 296832164.789699733257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 217058515.724137753248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       389338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       283936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25622500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16364396500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1987699499000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31632.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42031.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7000519.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            671724060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            357003240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1378455540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          735524100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6607994640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21365852070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14152824480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45269378130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.780090                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36569920750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2795260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44346070750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            685525680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            364338975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1399454280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          746460000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6607994640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21687568050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13881905760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45373247385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.020894                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35865953000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2795260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45050038500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83711251500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050094                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050094                       # number of overall hits
system.cpu.icache.overall_hits::total         8050094                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35730500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35730500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35730500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35730500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050514                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050514                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050514                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050514                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85072.619048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85072.619048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85072.619048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85072.619048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35310500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35310500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35310500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35310500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84072.619048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84072.619048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84072.619048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84072.619048                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050094                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35730500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35730500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050514                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050514                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85072.619048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85072.619048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35310500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35310500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84072.619048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84072.619048                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.498373                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050514                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19167.890476                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.498373                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.172607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.172607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32202476                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32202476                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51731902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51731902                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51732501                       # number of overall hits
system.cpu.dcache.overall_hits::total        51732501                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       338810                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         338810                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       346630                       # number of overall misses
system.cpu.dcache.overall_misses::total        346630                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23028280000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23028280000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23028280000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23028280000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52070712                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52070712                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079131                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079131                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006507                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006656                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006656                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67968.123727                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67968.123727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66434.757522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66434.757522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       251414                       # number of writebacks
system.cpu.dcache.writebacks::total            251414                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35640                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35640                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       303170                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       303170                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       307125                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       307125                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20126073500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20126073500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20474310000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20474310000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005822                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005897                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005897                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66385.438863                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66385.438863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66664.420024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66664.420024                       # average overall mshr miss latency
system.cpu.dcache.replacements                 305076                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40986538                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40986538                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       134082                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        134082                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7274883500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7274883500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003261                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003261                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54256.973345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54256.973345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       131523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       131523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6997606000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6997606000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53204.428123                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53204.428123                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10745364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10745364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       204728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       204728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15753396500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15753396500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018696                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018696                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76947.933355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76947.933355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33081                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33081                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       171647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       171647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13128467500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13128467500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76485.272099                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76485.272099                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    348236500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    348236500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88049.683944                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88049.683944                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2007.388793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52039701                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            307124                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            169.441988                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2007.388793                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208623952                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208623952                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83711251500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
