<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\impl\gwsynthesis\Tang20kcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\src\Tang20kcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 27 09:30:46 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8509</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4284</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>0.000</td>
<td>5.698</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>5.698</td>
<td>0.000</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.792</td>
<td>43.875
<td>0.000</td>
<td>11.396</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.188</td>
<td>29.250
<td>0.000</td>
<td>17.094</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>87.750(MHz)</td>
<td>91.475(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.464</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.897</td>
</tr>
<tr>
<td>2</td>
<td>0.841</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.520</td>
</tr>
<tr>
<td>3</td>
<td>1.054</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.307</td>
</tr>
<tr>
<td>4</td>
<td>1.204</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.157</td>
</tr>
<tr>
<td>5</td>
<td>1.267</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.094</td>
</tr>
<tr>
<td>6</td>
<td>1.390</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.971</td>
</tr>
<tr>
<td>7</td>
<td>1.531</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.830</td>
</tr>
<tr>
<td>8</td>
<td>1.547</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.814</td>
</tr>
<tr>
<td>9</td>
<td>1.767</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.594</td>
</tr>
<tr>
<td>10</td>
<td>1.775</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.586</td>
</tr>
<tr>
<td>11</td>
<td>1.792</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.569</td>
</tr>
<tr>
<td>12</td>
<td>1.916</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.445</td>
</tr>
<tr>
<td>13</td>
<td>1.980</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.381</td>
</tr>
<tr>
<td>14</td>
<td>2.033</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.328</td>
</tr>
<tr>
<td>15</td>
<td>2.074</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.287</td>
</tr>
<tr>
<td>16</td>
<td>2.092</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.269</td>
</tr>
<tr>
<td>17</td>
<td>2.095</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.266</td>
</tr>
<tr>
<td>18</td>
<td>2.143</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/DXTMP_9_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.218</td>
</tr>
<tr>
<td>19</td>
<td>2.166</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.195</td>
</tr>
<tr>
<td>20</td>
<td>2.167</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.194</td>
</tr>
<tr>
<td>21</td>
<td>2.172</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.189</td>
</tr>
<tr>
<td>22</td>
<td>2.174</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.187</td>
</tr>
<tr>
<td>23</td>
<td>2.231</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.130</td>
</tr>
<tr>
<td>24</td>
<td>2.231</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.130</td>
</tr>
<tr>
<td>25</td>
<td>2.285</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRDATA_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.076</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.192</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s/CEA</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>2</td>
<td>0.192</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s/CEA</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>3</td>
<td>0.205</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_3_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>4</td>
<td>0.205</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>5</td>
<td>0.213</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>6</td>
<td>0.213</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>7</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>9</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>10</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>11</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>12</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMCC_IN_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>13</td>
<td>0.315</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>14</td>
<td>0.316</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_8_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_7_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>15</td>
<td>0.324</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>16</td>
<td>0.335</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>20</td>
<td>0.337</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>21</td>
<td>0.344</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>22</td>
<td>0.344</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>23</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>24</td>
<td>0.380</td>
<td>u_debugger/ff_rom_address_5_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_1_s/AD[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.498</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/Q</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_address_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2</td>
</tr>
<tr>
<td>9</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/U_VDP_REGISTER/REG_R2_PT_NAM_ADDR_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s7/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s7/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s5/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s5/O</td>
</tr>
<tr>
<td>9.685</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s1/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s1/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I0</td>
</tr>
<tr>
<td>10.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>11.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>11.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>11.801</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>11.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>11.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>11.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.324</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>13.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>14.263</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I3</td>
</tr>
<tr>
<td>14.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>15.608</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1526_s28/I2</td>
</tr>
<tr>
<td>16.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1526_s28/F</td>
</tr>
<tr>
<td>16.726</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1526_s26/I3</td>
</tr>
<tr>
<td>17.275</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1526_s26/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1526_s24/I3</td>
</tr>
<tr>
<td>17.825</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1526_s24/F</td>
</tr>
<tr>
<td>17.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.303, 48.669%; route: 5.362, 49.202%; tC2Q: 0.232, 2.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s7/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s7/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s5/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s5/O</td>
</tr>
<tr>
<td>9.685</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s1/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s1/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I0</td>
</tr>
<tr>
<td>10.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>11.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>11.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>11.801</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>11.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>11.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>11.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.324</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>13.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>14.263</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I3</td>
</tr>
<tr>
<td>14.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>15.520</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s28/I2</td>
</tr>
<tr>
<td>16.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C14[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s28/F</td>
</tr>
<tr>
<td>16.527</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s27/I3</td>
</tr>
<tr>
<td>17.076</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s27/F</td>
</tr>
<tr>
<td>17.077</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s24/I3</td>
</tr>
<tr>
<td>17.448</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s24/F</td>
</tr>
<tr>
<td>17.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.087, 48.361%; route: 5.200, 49.434%; tC2Q: 0.232, 2.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s7/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s7/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s5/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s5/O</td>
</tr>
<tr>
<td>9.685</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s1/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s1/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I0</td>
</tr>
<tr>
<td>10.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>11.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>11.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>11.801</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>11.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>11.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>11.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.324</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>13.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>14.263</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I3</td>
</tr>
<tr>
<td>14.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s28/I2</td>
</tr>
<tr>
<td>15.860</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s28/F</td>
</tr>
<tr>
<td>16.030</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s31/I3</td>
</tr>
<tr>
<td>16.492</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s31/F</td>
</tr>
<tr>
<td>16.665</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s24/I3</td>
</tr>
<tr>
<td>17.235</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s24/F</td>
</tr>
<tr>
<td>17.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.053, 49.031%; route: 5.021, 48.718%; tC2Q: 0.232, 2.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s7/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s7/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s5/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s5/O</td>
</tr>
<tr>
<td>9.685</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s1/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s1/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I0</td>
</tr>
<tr>
<td>10.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>11.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>11.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>11.801</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>11.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>11.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>11.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.324</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>13.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>14.263</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I3</td>
</tr>
<tr>
<td>14.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>15.492</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s28/I0</td>
</tr>
<tr>
<td>16.047</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s28/F</td>
</tr>
<tr>
<td>16.536</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s24/I3</td>
</tr>
<tr>
<td>17.085</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s24/F</td>
</tr>
<tr>
<td>17.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C16[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.754, 46.808%; route: 5.171, 50.907%; tC2Q: 0.232, 2.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s7/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s7/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s5/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s5/O</td>
</tr>
<tr>
<td>9.685</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s1/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s1/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I0</td>
</tr>
<tr>
<td>10.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>11.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>11.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>11.801</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>11.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>11.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>11.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.324</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>13.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>14.263</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I3</td>
</tr>
<tr>
<td>14.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>15.608</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1528_s26/I0</td>
</tr>
<tr>
<td>16.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1528_s26/F</td>
</tr>
<tr>
<td>16.560</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1528_s24/I3</td>
</tr>
<tr>
<td>17.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1528_s24/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C14[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.667, 46.241%; route: 5.194, 51.460%; tC2Q: 0.232, 2.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s7/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s7/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s5/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s5/O</td>
</tr>
<tr>
<td>9.685</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s1/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s1/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I0</td>
</tr>
<tr>
<td>10.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>11.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>11.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>11.801</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>11.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>11.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>11.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.324</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>13.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>14.263</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I3</td>
</tr>
<tr>
<td>14.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>15.608</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1522_s26/I2</td>
</tr>
<tr>
<td>16.178</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1522_s26/F</td>
</tr>
<tr>
<td>16.350</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1522_s24/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1522_s24/F</td>
</tr>
<tr>
<td>16.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.769, 47.832%; route: 4.970, 49.841%; tC2Q: 0.232, 2.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
</tr>
<tr>
<td>9.200</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1894_s5/I3</td>
</tr>
<tr>
<td>9.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1894_s5/F</td>
</tr>
<tr>
<td>10.657</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s12/I2</td>
</tr>
<tr>
<td>11.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s12/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s8/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s8/F</td>
</tr>
<tr>
<td>12.285</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s3/I3</td>
</tr>
<tr>
<td>12.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s3/F</td>
</tr>
<tr>
<td>13.770</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s35/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s35/F</td>
</tr>
<tr>
<td>15.007</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1538_s17/I2</td>
</tr>
<tr>
<td>15.460</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1538_s17/F</td>
</tr>
<tr>
<td>16.387</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1538_s15/I1</td>
</tr>
<tr>
<td>16.758</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1538_s15/F</td>
</tr>
<tr>
<td>16.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/NXTMP_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.275, 33.318%; route: 6.323, 64.322%; tC2Q: 0.232, 2.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s7/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s7/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s5/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s5/O</td>
</tr>
<tr>
<td>9.685</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s1/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s1/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I0</td>
</tr>
<tr>
<td>10.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>11.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>11.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>11.801</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>11.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>11.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>11.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.324</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>13.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>14.263</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I3</td>
</tr>
<tr>
<td>14.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>15.538</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1530_s26/I0</td>
</tr>
<tr>
<td>16.000</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1530_s26/F</td>
</tr>
<tr>
<td>16.172</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1530_s24/I3</td>
</tr>
<tr>
<td>16.742</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1530_s24/F</td>
</tr>
<tr>
<td>16.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.682, 47.711%; route: 4.900, 49.925%; tC2Q: 0.232, 2.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s7/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s7/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s5/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s5/O</td>
</tr>
<tr>
<td>9.685</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s1/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s1/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I0</td>
</tr>
<tr>
<td>10.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>11.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>11.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>11.801</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>11.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>11.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>11.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.324</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>13.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>14.263</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I3</td>
</tr>
<tr>
<td>14.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>15.510</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I0</td>
</tr>
<tr>
<td>15.972</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s20/I1</td>
</tr>
<tr>
<td>16.522</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s20/F</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.661, 48.588%; route: 4.700, 48.994%; tC2Q: 0.232, 2.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
</tr>
<tr>
<td>9.200</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1894_s5/I3</td>
</tr>
<tr>
<td>9.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1894_s5/F</td>
</tr>
<tr>
<td>10.657</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s12/I2</td>
</tr>
<tr>
<td>11.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s12/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s8/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s8/F</td>
</tr>
<tr>
<td>12.285</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s3/I3</td>
</tr>
<tr>
<td>12.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s3/F</td>
</tr>
<tr>
<td>13.770</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s35/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s35/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1540_s16/I2</td>
</tr>
<tr>
<td>15.531</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1540_s16/F</td>
</tr>
<tr>
<td>15.944</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1540_s15/I0</td>
</tr>
<tr>
<td>16.514</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1540_s15/F</td>
</tr>
<tr>
<td>16.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/NXTMP_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.538, 36.909%; route: 5.816, 60.670%; tC2Q: 0.232, 2.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
</tr>
<tr>
<td>9.200</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1894_s5/I3</td>
</tr>
<tr>
<td>9.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1894_s5/F</td>
</tr>
<tr>
<td>10.657</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s12/I2</td>
</tr>
<tr>
<td>11.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s12/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s8/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s8/F</td>
</tr>
<tr>
<td>12.285</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s3/I3</td>
</tr>
<tr>
<td>12.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s3/F</td>
</tr>
<tr>
<td>13.770</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s35/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s35/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1536_s18/I2</td>
</tr>
<tr>
<td>15.531</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1536_s18/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1536_s15/I2</td>
</tr>
<tr>
<td>16.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1536_s15/F</td>
</tr>
<tr>
<td>16.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/NXTMP_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.538, 36.972%; route: 5.799, 60.604%; tC2Q: 0.232, 2.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
</tr>
<tr>
<td>9.200</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1894_s5/I3</td>
</tr>
<tr>
<td>9.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1894_s5/F</td>
</tr>
<tr>
<td>10.657</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s12/I2</td>
</tr>
<tr>
<td>11.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s12/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s8/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s8/F</td>
</tr>
<tr>
<td>12.285</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s3/I3</td>
</tr>
<tr>
<td>12.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s3/F</td>
</tr>
<tr>
<td>13.770</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s35/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s35/F</td>
</tr>
<tr>
<td>14.997</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1546_s16/I2</td>
</tr>
<tr>
<td>15.514</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1546_s16/F</td>
</tr>
<tr>
<td>15.911</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1546_s15/I2</td>
</tr>
<tr>
<td>16.373</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1546_s15/F</td>
</tr>
<tr>
<td>16.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/NXTMP_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.430, 36.315%; route: 5.783, 61.228%; tC2Q: 0.232, 2.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
</tr>
<tr>
<td>9.200</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1894_s5/I3</td>
</tr>
<tr>
<td>9.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1894_s5/F</td>
</tr>
<tr>
<td>10.657</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s12/I2</td>
</tr>
<tr>
<td>11.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s12/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s8/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s8/F</td>
</tr>
<tr>
<td>12.285</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s3/I3</td>
</tr>
<tr>
<td>12.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s3/F</td>
</tr>
<tr>
<td>13.770</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s35/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s35/F</td>
</tr>
<tr>
<td>15.079</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1552_s19/I0</td>
</tr>
<tr>
<td>15.450</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1552_s19/F</td>
</tr>
<tr>
<td>15.847</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1552_s16/I3</td>
</tr>
<tr>
<td>16.309</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1552_s16/F</td>
</tr>
<tr>
<td>16.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/NXTMP_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.284, 35.008%; route: 5.865, 62.519%; tC2Q: 0.232, 2.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s7/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s7/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s5/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s5/O</td>
</tr>
<tr>
<td>9.685</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s1/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s1/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I0</td>
</tr>
<tr>
<td>10.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>11.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>11.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>11.801</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>11.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>11.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>11.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.324</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>13.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>14.263</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I3</td>
</tr>
<tr>
<td>14.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1524_s26/I0</td>
</tr>
<tr>
<td>15.793</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1524_s26/F</td>
</tr>
<tr>
<td>15.795</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1524_s24/I2</td>
</tr>
<tr>
<td>16.257</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1524_s24/F</td>
</tr>
<tr>
<td>16.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 49.038%; route: 4.522, 48.475%; tC2Q: 0.232, 2.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
</tr>
<tr>
<td>9.200</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1894_s5/I3</td>
</tr>
<tr>
<td>9.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1894_s5/F</td>
</tr>
<tr>
<td>10.657</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s12/I2</td>
</tr>
<tr>
<td>11.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s12/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s8/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s8/F</td>
</tr>
<tr>
<td>12.285</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s3/I3</td>
</tr>
<tr>
<td>12.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s3/F</td>
</tr>
<tr>
<td>13.770</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s35/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s35/F</td>
</tr>
<tr>
<td>15.181</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1548_s16/I0</td>
</tr>
<tr>
<td>15.751</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1548_s16/F</td>
</tr>
<tr>
<td>15.753</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1548_s15/I2</td>
</tr>
<tr>
<td>16.215</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1548_s15/F</td>
</tr>
<tr>
<td>16.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/NXTMP_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.483, 37.506%; route: 5.572, 59.996%; tC2Q: 0.232, 2.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
</tr>
<tr>
<td>9.200</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1894_s5/I3</td>
</tr>
<tr>
<td>9.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1894_s5/F</td>
</tr>
<tr>
<td>10.657</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s12/I2</td>
</tr>
<tr>
<td>11.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s12/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s8/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s8/F</td>
</tr>
<tr>
<td>12.285</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s3/I3</td>
</tr>
<tr>
<td>12.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s3/F</td>
</tr>
<tr>
<td>13.770</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s35/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s35/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1534_s16/I2</td>
</tr>
<tr>
<td>15.563</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1534_s16/F</td>
</tr>
<tr>
<td>15.735</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1534_s15/I2</td>
</tr>
<tr>
<td>16.197</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1534_s15/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/NXTMP_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_9_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.462, 37.350%; route: 5.575, 60.147%; tC2Q: 0.232, 2.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
</tr>
<tr>
<td>9.200</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1894_s5/I3</td>
</tr>
<tr>
<td>9.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1894_s5/F</td>
</tr>
<tr>
<td>10.657</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s12/I2</td>
</tr>
<tr>
<td>11.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s12/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s8/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s8/F</td>
</tr>
<tr>
<td>12.285</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s3/I3</td>
</tr>
<tr>
<td>12.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s3/F</td>
</tr>
<tr>
<td>13.770</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s35/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s35/F</td>
</tr>
<tr>
<td>15.181</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1550_s16/I2</td>
</tr>
<tr>
<td>15.730</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1550_s16/F</td>
</tr>
<tr>
<td>15.732</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1550_s15/I2</td>
</tr>
<tr>
<td>16.194</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1550_s15/F</td>
</tr>
<tr>
<td>16.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/NXTMP_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.462, 37.364%; route: 5.572, 60.132%; tC2Q: 0.232, 2.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/DXTMP_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
</tr>
<tr>
<td>9.200</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1894_s5/I3</td>
</tr>
<tr>
<td>9.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1894_s5/F</td>
</tr>
<tr>
<td>10.657</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s12/I2</td>
</tr>
<tr>
<td>11.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s12/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s8/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s8/F</td>
</tr>
<tr>
<td>12.285</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I3</td>
</tr>
<tr>
<td>12.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>13.262</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/DXTMP_9_s14/I0</td>
</tr>
<tr>
<td>13.779</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/DXTMP_9_s14/F</td>
</tr>
<tr>
<td>14.282</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/DXTMP_9_s6/I2</td>
</tr>
<tr>
<td>14.831</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/DXTMP_9_s6/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/DXTMP_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/DXTMP_9_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/DXTMP_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 32.543%; route: 5.986, 64.940%; tC2Q: 0.232, 2.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C2[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>9.206</td>
<td>2.046</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>u_v9958/PRAMDAT_1_s0/I0</td>
</tr>
<tr>
<td>9.577</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_1_s0/F</td>
</tr>
<tr>
<td>10.814</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/I1</td>
</tr>
<tr>
<td>11.185</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>11.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>11.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>11.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.690</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>11.699</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][A]</td>
<td>u_v9958/U_SPRITE/n3133_s10/I0</td>
</tr>
<tr>
<td>12.254</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s10/F</td>
</tr>
<tr>
<td>12.651</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u_v9958/U_SPRITE/n3133_s7/I3</td>
</tr>
<tr>
<td>13.168</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s7/F</td>
</tr>
<tr>
<td>14.081</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[3][B]</td>
<td>u_v9958/U_SPRITE/n3153_s1/I2</td>
</tr>
<tr>
<td>14.636</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3153_s1/F</td>
</tr>
<tr>
<td>14.889</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[3][B]</td>
<td>u_v9958/U_SPRITE/n3193_s0/I2</td>
</tr>
<tr>
<td>15.438</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R35C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3193_s0/F</td>
</tr>
<tr>
<td>16.123</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C33[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.423, 37.230%; route: 5.540, 60.247%; tC2Q: 0.232, 2.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C2[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>9.206</td>
<td>2.046</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>u_v9958/PRAMDAT_1_s0/I0</td>
</tr>
<tr>
<td>9.577</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_1_s0/F</td>
</tr>
<tr>
<td>10.814</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/I1</td>
</tr>
<tr>
<td>11.185</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>11.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>11.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>11.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.690</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>11.699</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][A]</td>
<td>u_v9958/U_SPRITE/n3133_s10/I0</td>
</tr>
<tr>
<td>12.254</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s10/F</td>
</tr>
<tr>
<td>12.651</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u_v9958/U_SPRITE/n3133_s7/I3</td>
</tr>
<tr>
<td>13.168</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s7/F</td>
</tr>
<tr>
<td>14.081</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[3][A]</td>
<td>u_v9958/U_SPRITE/n3163_s3/I2</td>
</tr>
<tr>
<td>14.651</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R35C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3163_s3/F</td>
</tr>
<tr>
<td>14.828</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[3][B]</td>
<td>u_v9958/U_SPRITE/n3163_s0/I3</td>
</tr>
<tr>
<td>15.398</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R36C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3163_s0/F</td>
</tr>
<tr>
<td>16.123</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.459, 37.623%; route: 5.503, 59.854%; tC2Q: 0.232, 2.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
</tr>
<tr>
<td>9.200</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1894_s5/I3</td>
</tr>
<tr>
<td>9.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1894_s5/F</td>
</tr>
<tr>
<td>10.657</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s12/I2</td>
</tr>
<tr>
<td>11.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s12/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s8/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s8/F</td>
</tr>
<tr>
<td>12.285</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SY_9_s3/I3</td>
</tr>
<tr>
<td>12.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SY_9_s3/F</td>
</tr>
<tr>
<td>13.770</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s35/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s35/F</td>
</tr>
<tr>
<td>14.997</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1544_s16/I2</td>
</tr>
<tr>
<td>15.546</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1544_s16/F</td>
</tr>
<tr>
<td>15.548</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1544_s15/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1544_s15/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/NXTMP_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/NXTMP_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.570, 38.849%; route: 5.387, 58.626%; tC2Q: 0.232, 2.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_v9958/VDPCMDVRAMRDDATA_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">u_v9958/VDPCMDVRAMRDDATA_2_s0/Q</td>
</tr>
<tr>
<td>8.122</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s7/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s7/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n297_s5/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n297_s5/O</td>
</tr>
<tr>
<td>9.685</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s1/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s1/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I0</td>
</tr>
<tr>
<td>10.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>11.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>11.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>11.801</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>11.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>11.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>11.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>11.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>11.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>11.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>11.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.324</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s10/I2</td>
</tr>
<tr>
<td>13.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s10/F</td>
</tr>
<tr>
<td>14.254</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I2</td>
</tr>
<tr>
<td>14.625</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>15.043</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>15.370</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>16.116</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.793, 41.289%; route: 5.162, 56.185%; tC2Q: 0.232, 2.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C2[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>9.206</td>
<td>2.046</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>u_v9958/PRAMDAT_1_s0/I0</td>
</tr>
<tr>
<td>9.577</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_1_s0/F</td>
</tr>
<tr>
<td>10.814</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/I1</td>
</tr>
<tr>
<td>11.185</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>11.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>11.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>11.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.690</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>11.699</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][A]</td>
<td>u_v9958/U_SPRITE/n3133_s10/I0</td>
</tr>
<tr>
<td>12.254</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s10/F</td>
</tr>
<tr>
<td>12.651</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u_v9958/U_SPRITE/n3133_s7/I3</td>
</tr>
<tr>
<td>13.168</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s7/F</td>
</tr>
<tr>
<td>13.832</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C31[0][B]</td>
<td>u_v9958/U_SPRITE/n3133_s3/I3</td>
</tr>
<tr>
<td>14.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s3/F</td>
</tr>
<tr>
<td>14.771</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[2][B]</td>
<td>u_v9958/U_SPRITE/n3173_s0/I2</td>
</tr>
<tr>
<td>15.098</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R35C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3173_s0/F</td>
</tr>
<tr>
<td>16.058</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.017, 33.048%; route: 5.880, 64.410%; tC2Q: 0.232, 2.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C2[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>9.206</td>
<td>2.046</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>u_v9958/PRAMDAT_1_s0/I0</td>
</tr>
<tr>
<td>9.577</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_1_s0/F</td>
</tr>
<tr>
<td>10.814</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/I1</td>
</tr>
<tr>
<td>11.185</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>11.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>11.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>11.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.690</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>11.699</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][A]</td>
<td>u_v9958/U_SPRITE/n3133_s10/I0</td>
</tr>
<tr>
<td>12.254</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s10/F</td>
</tr>
<tr>
<td>12.651</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>u_v9958/U_SPRITE/n3133_s7/I3</td>
</tr>
<tr>
<td>13.168</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s7/F</td>
</tr>
<tr>
<td>13.832</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C31[0][B]</td>
<td>u_v9958/U_SPRITE/n3133_s3/I3</td>
</tr>
<tr>
<td>14.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s3/F</td>
</tr>
<tr>
<td>14.771</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[2][B]</td>
<td>u_v9958/U_SPRITE/n3173_s0/I2</td>
</tr>
<tr>
<td>15.098</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R35C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3173_s0/F</td>
</tr>
<tr>
<td>16.058</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.017, 33.048%; route: 5.880, 64.410%; tC2Q: 0.232, 2.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRDATA_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s0/Q</td>
</tr>
<tr>
<td>9.200</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1894_s5/I3</td>
</tr>
<tr>
<td>9.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1894_s5/F</td>
</tr>
<tr>
<td>10.899</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1941_s9/I0</td>
</tr>
<tr>
<td>11.454</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1941_s9/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1941_s6/I0</td>
</tr>
<tr>
<td>12.406</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1941_s6/F</td>
</tr>
<tr>
<td>13.090</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1941_s3/I2</td>
</tr>
<tr>
<td>13.461</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1941_s3/F</td>
</tr>
<tr>
<td>14.268</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRDATA_7_s7/I2</td>
</tr>
<tr>
<td>14.730</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/VRAMWRDATA_7_s7/F</td>
</tr>
<tr>
<td>14.731</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRDATA_7_s6/I0</td>
</tr>
<tr>
<td>15.280</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/VRAMWRDATA_7_s6/F</td>
</tr>
<tr>
<td>16.004</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/VRAMWRDATA_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRDATA_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRDATA_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.945, 32.448%; route: 5.899, 64.996%; tC2Q: 0.232, 2.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R40C35[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>6.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R40C35[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>6.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_3_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_3_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_2_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_2_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C38[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C38</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[2][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C38[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C38</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[2][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C38[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C38</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[2][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C34[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C35</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[2][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C34[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C35</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMCC_IN_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMCC_IN_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMCC_IN_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C35</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0/Q</td>
</tr>
<tr>
<td>6.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C38</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[2][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_8_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R32C39[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_8_s0/Q</td>
</tr>
<tr>
<td>6.494</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_7_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C39</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_7_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C39</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/Q</td>
</tr>
<tr>
<td>6.741</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/Q</td>
</tr>
<tr>
<td>6.754</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_1_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_adr_0_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_debugger/ff_rom_address_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_5_s0/Q</td>
</tr>
<tr>
<td>6.666</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_1_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.296, 59.440%; tC2Q: 0.202, 40.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TRCLRACK_s2/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n1788_s6/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n1788_s6/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TRCLRACK_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_sdr_address_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_address_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_address_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/U_VDP_REGISTER/REG_R2_PT_NAM_ADDR_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/U_VDP_REGISTER/REG_R2_PT_NAM_ADDR_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/U_VDP_REGISTER/REG_R2_PT_NAM_ADDR_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1453</td>
<td>O_sdram_clk_d</td>
<td>0.464</td>
<td>2.442</td>
</tr>
<tr>
<td>1008</td>
<td>n207_5</td>
<td>7.435</td>
<td>2.075</td>
</tr>
<tr>
<td>191</td>
<td>ENABLE</td>
<td>3.394</td>
<td>1.953</td>
</tr>
<tr>
<td>73</td>
<td>DOTSTATE[1]</td>
<td>3.428</td>
<td>2.776</td>
</tr>
<tr>
<td>66</td>
<td>V_CNT[1]</td>
<td>5.784</td>
<td>1.452</td>
</tr>
<tr>
<td>59</td>
<td>PREDOTCOUNTER_YP[0]</td>
<td>5.446</td>
<td>1.609</td>
</tr>
<tr>
<td>59</td>
<td>EIGHTDOTSTATE[1]</td>
<td>3.074</td>
<td>2.544</td>
</tr>
<tr>
<td>55</td>
<td>EIGHTDOTSTATE[0]</td>
<td>3.508</td>
<td>1.904</td>
</tr>
<tr>
<td>53</td>
<td>n1140_29</td>
<td>5.808</td>
<td>1.555</td>
</tr>
<tr>
<td>50</td>
<td>CUR_VDP_COMMAND[7]</td>
<td>1.531</td>
<td>2.381</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C33</td>
<td>93.06%</td>
</tr>
<tr>
<td>R22C27</td>
<td>90.28%</td>
</tr>
<tr>
<td>R34C36</td>
<td>87.50%</td>
</tr>
<tr>
<td>R30C26</td>
<td>87.50%</td>
</tr>
<tr>
<td>R36C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R34C30</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C36</td>
<td>86.11%</td>
</tr>
<tr>
<td>R35C36</td>
<td>84.72%</td>
</tr>
<tr>
<td>R35C37</td>
<td>84.72%</td>
</tr>
<tr>
<td>R30C31</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
