acom -O3 -e 100 -work work -2002  $dsn/src/TestBench/uzd1_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\Gustas\Documents\KTU\Logika\L3\L3\a\src\TestBench\uzd1_TB.vhd
# Compile Entity "uzd1_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "uzd1_tb"
# Warning: ELAB1_0026: TestBench/uzd1_TB.vhd : (65, 0): There is no default binding for component "UZD1". (Port "D7" is not on the entity).
# Compile Configuration "TESTBENCH_FOR_uzd1"
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D7" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D6" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D5" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D4" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D3" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D2" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D1" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D0" is on component "UZD1" but not on the entity "UZD1".
# Error: COMP96_0203: TestBench/uzd1_TB.vhd : (130, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D7" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D6" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D5" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D4" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D3" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D2" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D1" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D0" is on component "UZD1" but not on the entity "UZD1".
# Compile failure 17 Errors 1 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work work -2002  $dsn/src/TestBench/uzd1_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\Gustas\Documents\KTU\Logika\L3\L3\a\src\TestBench\uzd1_TB.vhd
# Compile Entity "uzd1_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "uzd1_tb"
# Warning: ELAB1_0026: TestBench/uzd1_TB.vhd : (65, 0): There is no default binding for component "UZD1". (Port "D7" is not on the entity).
# Compile Configuration "TESTBENCH_FOR_uzd1"
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D7" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D6" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D5" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D4" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D3" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D2" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D1" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (129, 0): Port "D0" is on component "UZD1" but not on the entity "UZD1".
# Error: COMP96_0203: TestBench/uzd1_TB.vhd : (130, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D7" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D6" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D5" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D4" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D3" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D2" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D1" is on component "UZD1" but not on the entity "UZD1".
# Error: ELAB1_0030: TestBench/uzd1_TB.vhd : (130, 0): Port "D0" is on component "UZD1" but not on the entity "UZD1".
# Compile failure 17 Errors 1 Warnings  Analysis time :  78.0 [ms]
