{"blackbox_models": ["/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-09-40/tmp/f3c58ce9bfee4563bbbbcaebd46860f6.bb.v", "/workspace/peripheral-example/verilog/gl/user_project.v"], "libs_synth": ["/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-09-40/tmp/19ce9fc3a21d43e0aa5330161b613c91.lib"]}