INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/ov7670_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/syncgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sim_1/new/sim_ov7670vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ov7670vga
INFO: [VRFC 10-2458] undeclared symbol BRAM_DATAA, assumed default net type wire [C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sim_1/new/sim_ov7670vga.v:55]
