

================================================================
== Vitis HLS Report for 'histogram_reduce'
================================================================
* Date:           Thu Jun  9 19:58:57 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Prefix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      547|      547|  5.470 us|  5.470 us|  547|  547|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |      545|      545|         3|          1|          1|   544|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln25 = store i10 0, i10 %i" [histogram_parallel.cpp:25]   --->   Operation 8 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [histogram_parallel.cpp:25]   --->   Operation 9 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [histogram_parallel.cpp:25]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.77ns)   --->   "%icmp_ln25 = icmp_eq  i10 %i_1, i10 544" [histogram_parallel.cpp:25]   --->   Operation 11 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 544, i64 544, i64 544"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln25 = add i10 %i_1, i10 1" [histogram_parallel.cpp:25]   --->   Operation 13 'add' 'add_ln25' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split, void" [histogram_parallel.cpp:25]   --->   Operation 14 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i10 %i_1" [histogram_parallel.cpp:25]   --->   Operation 15 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hist1_addr = getelementptr i32 %hist1, i64 0, i64 %zext_ln25" [histogram_parallel.cpp:27]   --->   Operation 16 'getelementptr' 'hist1_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%hist1_load = load i10 %hist1_addr" [histogram_parallel.cpp:27]   --->   Operation 17 'load' 'hist1_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%hist2_addr = getelementptr i32 %hist2, i64 0, i64 %zext_ln25" [histogram_parallel.cpp:27]   --->   Operation 18 'getelementptr' 'hist2_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%hist2_load = load i10 %hist2_addr" [histogram_parallel.cpp:27]   --->   Operation 19 'load' 'hist2_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln25 = store i10 %add_ln25, i10 %i" [histogram_parallel.cpp:25]   --->   Operation 20 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%hist1_load = load i10 %hist1_addr" [histogram_parallel.cpp:27]   --->   Operation 21 'load' 'hist1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%hist2_load = load i10 %hist2_addr" [histogram_parallel.cpp:27]   --->   Operation 22 'load' 'hist2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%add_ln27 = add i32 %hist2_load, i32 %hist1_load" [histogram_parallel.cpp:27]   --->   Operation 23 'add' 'add_ln27' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [histogram_parallel.cpp:29]   --->   Operation 29 'ret' 'ret_ln29' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [histogram_parallel.cpp:25]   --->   Operation 24 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [histogram_parallel.cpp:25]   --->   Operation 25 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i32 %hist, i64 0, i64 %zext_ln25" [histogram_parallel.cpp:27]   --->   Operation 26 'getelementptr' 'hist_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.25ns)   --->   "%store_ln27 = store i32 %add_ln27, i10 %hist_addr" [histogram_parallel.cpp:27]   --->   Operation 27 'store' 'store_ln27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hist1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln25        (store            ) [ 0000]
br_ln25           (br               ) [ 0000]
i_1               (load             ) [ 0000]
icmp_ln25         (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
add_ln25          (add              ) [ 0000]
br_ln25           (br               ) [ 0000]
zext_ln25         (zext             ) [ 0111]
hist1_addr        (getelementptr    ) [ 0110]
hist2_addr        (getelementptr    ) [ 0110]
store_ln25        (store            ) [ 0000]
hist1_load        (load             ) [ 0000]
hist2_load        (load             ) [ 0000]
add_ln27          (add              ) [ 0101]
specpipeline_ln25 (specpipeline     ) [ 0000]
specloopname_ln25 (specloopname     ) [ 0000]
hist_addr         (getelementptr    ) [ 0000]
store_ln27        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln29          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hist1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hist2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hist">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="hist1_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="10" slack="0"/>
<pin id="44" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist1_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="10" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hist1_load/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="hist2_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="10" slack="0"/>
<pin id="57" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist2_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hist2_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="hist_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="10" slack="2"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln27_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="1"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln25_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="10" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_1_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln25_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="0" index="1" bw="10" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="add_ln25_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln25_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln25_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="10" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln27_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="123" class="1005" name="icmp_ln25_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="127" class="1005" name="zext_ln25_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="2"/>
<pin id="129" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="132" class="1005" name="hist1_addr_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="1"/>
<pin id="134" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hist1_addr "/>
</bind>
</comp>

<comp id="137" class="1005" name="hist2_addr_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="1"/>
<pin id="139" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hist2_addr "/>
</bind>
</comp>

<comp id="142" class="1005" name="add_ln27_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="28" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="28" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="109"><net_src comp="93" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="60" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="47" pin="3"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="36" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="121"><net_src comp="116" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="122"><net_src comp="116" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="126"><net_src comp="87" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="99" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="135"><net_src comp="40" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="140"><net_src comp="53" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="145"><net_src comp="110" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="73" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist | {3 }
 - Input state : 
	Port: histogram_reduce : hist1 | {1 2 }
	Port: histogram_reduce : hist2 | {1 2 }
  - Chain level:
	State 1
		store_ln25 : 1
		i_1 : 1
		icmp_ln25 : 2
		add_ln25 : 2
		br_ln25 : 3
		zext_ln25 : 2
		hist1_addr : 3
		hist1_load : 4
		hist2_addr : 3
		hist2_load : 4
		store_ln25 : 3
	State 2
		add_ln27 : 1
	State 3
		store_ln27 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |  add_ln25_fu_93 |    0    |    13   |
|          | add_ln27_fu_110 |    0    |    39   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln25_fu_87 |    0    |    11   |
|----------|-----------------|---------|---------|
|   zext   | zext_ln25_fu_99 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    63   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln27_reg_142 |   32   |
|hist1_addr_reg_132|   10   |
|hist2_addr_reg_137|   10   |
|     i_reg_116    |   10   |
| icmp_ln25_reg_123|    1   |
| zext_ln25_reg_127|   64   |
+------------------+--------+
|       Total      |   127  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_60 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   63   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   127  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   127  |   81   |
+-----------+--------+--------+--------+
