# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name f_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_f_0_read \
    op interface \
    ports { f_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name f_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_f_1_read \
    op interface \
    ports { f_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name f_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_f_2_read \
    op interface \
    ports { f_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name f_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_f_3_read \
    op interface \
    ports { f_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name f_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_f_4_read \
    op interface \
    ports { f_4_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name f_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_f_5_read \
    op interface \
    ports { f_5_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name f_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_f_6_read \
    op interface \
    ports { f_6_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name f_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_f_7_read \
    op interface \
    ports { f_7_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name f_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_f_8_read \
    op interface \
    ports { f_8_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name f_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_f_9_read \
    op interface \
    ports { f_9_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name g_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_g_0_read \
    op interface \
    ports { g_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name g_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_g_1_read \
    op interface \
    ports { g_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name g_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_g_2_read \
    op interface \
    ports { g_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name g_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_g_3_read \
    op interface \
    ports { g_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name g_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_g_4_read \
    op interface \
    ports { g_4_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name g_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_g_5_read \
    op interface \
    ports { g_5_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name g_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_g_6_read \
    op interface \
    ports { g_6_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name g_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_g_7_read \
    op interface \
    ports { g_7_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name g_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_g_8_read \
    op interface \
    ports { g_8_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name g_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_g_9_read \
    op interface \
    ports { g_9_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


