Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o Z:/Documents/PhD/Code/OptoHybrid/tb_adc_isim_beh.exe -prj Z:/Documents/PhD/Code/OptoHybrid/tb_adc_beh.prj work.tb_adc 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "Z:/Documents/PhD/Code/OptoHybrid/src/user_package.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OptoHybrid/src/uart_rx.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OptoHybrid/src/adc_switch.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OptoHybrid/src/adc_handler.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OptoHybrid/src/sim/tb_adc.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 118092 KB
Fuse CPU Usage: 249 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package user_package
Compiling package numeric_std
Compiling architecture behavioral of entity uart_rx [uart_rx_default]
Compiling architecture behavioral of entity adc_switch [adc_switch_default]
Compiling architecture behavioral of entity adc_handler [adc_handler_default]
Compiling architecture behavior of entity tb_adc
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable Z:/Documents/PhD/Code/OptoHybrid/tb_adc_isim_beh.exe
Fuse Memory Usage: 135804 KB
Fuse CPU Usage: 545 ms
