

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-3860d9b353b66e89e1a9ca14f6569fffcf247a15_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      2 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
ebb70b8aa687421b721eea3d897aeeba  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_vRk0pO
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Z9PEgQ"
Running: cat _ptx_Z9PEgQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_yDkk7R
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_yDkk7R --output-file  /dev/null 2> _ptx_Z9PEgQinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Z9PEgQ _ptx2_yDkk7R _ptx_Z9PEgQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 91349
gpu_sim_insn = 1245376
gpu_ipc =      13.6332
gpu_tot_sim_cycle = 316035
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9406
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2892
partiton_reqs_in_parallel = 2009678
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.3590
partiton_reqs_in_parallel_util = 2009678
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 91349
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.3035 GB/Sec
L2_BW_total  =       0.6658 GB/Sec
gpu_total_sim_rate=30375

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 538
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16027	W0_Idle:136733	W0_Scoreboard:624265	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 85 
maxdqlatency = 0 
maxmflatency = 40985 
averagemflatency = 8172 
max_icnt2mem_latency = 40750 
max_icnt2sh_latency = 316034 
mrq_lat_table:157 	29 	50 	98 	58 	120 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62 	5 	0 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	101 	23 	23 	0 	5 	0 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	498 	1056 	535 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      4580      4584     11446     11451         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4580      4584     11448     11448         0         0         0     64579     14050     54277         0         0         0         0 
dram[2]:         0         0      4580      4584     11447     61363     64570         0     51680         0         0         0         0         0         0         0 
dram[3]:         0         0      4580      4584     11447     11448         0     57705     64576         0         0         0     91334         0         0         0 
dram[4]:         0         0      4580      4582     11446     11449     57707         0         0         0         0     46748         0         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573         0     50172         0         0         0     91336         0     14313      4839 
dram[6]:         0         0      4580      4581     11446     11449         0         0         0     47604     48460     50926         0         0         0     78020 
dram[7]:         0         0      4580      4581     11447     11452         0         0     36565         0         0         0         0         0         0         0 
dram[8]:         0         0     68230      4584     11446     11449         0         0         0         0     49316         0         0         0         0         0 
dram[9]:         0         0      4580      4584     11447     11452         0         0     46035         0         0         0         0         0         0         0 
dram[10]:         0         0      4580      4584     11446     11449     64572         0         0         0     54275         0         0         0         0     86260 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000  8.500000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[7]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 560/74 = 7.567567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         8        15        15         0         0         0         1         2         1         0         0         0         0 
dram[2]:         0         0         8         8        15        16         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        15        15         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         9         9        15        15         1         0         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         1         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         0         0         0         1 
dram[7]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         9         9        14        14         1         0         0         0         1         0         0         0         0         1 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/47 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       21823     21874     38947     39147    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none       25243     25304     38999     39186    none      none      none        8818     11484      4103    none      none      none      none  
dram[2]:     none      none       25276     25332     39014     36125      7102    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none       24166     24212     39002     39154    none        5840      7961    none      none      none       19737    none      none      none  
dram[4]:     none      none       24114     24189     39041     39147      5811    none      none      none      none         352    none      none           0         0
dram[5]:     none      none       24117     24189     39031     39146      7532    none         352    none      none      none       20492    none           0         0
dram[6]:     none      none       24122     24193     39915     40073    none      none      none         352       352       250    none      none      none       14262
dram[7]:     none      none       24118     24179     38725     38876    none      none       11647    none      none      none      none      none      none      none  
dram[8]:     none      none       21939     24166     38726     38864    none      none      none      none         352    none      none      none      none      none  
dram[9]:     none      none       24109     24171     38759     38879    none      none       10367    none      none      none      none      none      none      none  
dram[10]:     none      none       24105     24158     38742     38871      6349    none      none      none        3246    none      none      none      none       17577
maximum mf latency per bank:
dram[0]:        252         0     10601     10606     10634     10688         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0     10616     10637     10638     10698         0         0         0     17637     10421      8206         0         0         0         0
dram[2]:          0         0     10630     10636     10660     25891     14205         0       250         0         0         0         0         0         0         0
dram[3]:          0         0     10613     10622     10689     10715         0     13452     15923         0         0         0     39475         0         0         0
dram[4]:          0         0     10613     10627     10670     10719     11622         0         0         0         0       352         0         0         0         0
dram[5]:          0         0     10608     10621     10675     10724     15064         0       352         0         0         0     40985         0         0         0
dram[6]:          0         0     10613     10619     10641     10697         0         0         0       352       352       250         0         0         0     28525
dram[7]:          0         0     10607     10618     10641     10680         0         0     11647         0         0         0         0         0         0         0
dram[8]:          0         0     24177     10616     10636     10691         0         0         0         0       352         0         0         0         0         0
dram[9]:          0         0     10603     10615     10651     10685         0         0      9457         0         0         0         0         0         0         0
dram[10]:          0         0     10604     10612     10635     10675     12699         0         0         0      6492         0         0         0         0     35155
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169620 n_nop=169427 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002217
n_activity=440 dram_eff=0.8545
bk0: 4a 169602i bk1: 0a 169621i bk2: 32a 169547i bk3: 32a 169497i bk4: 60a 169473i bk5: 60a 169358i bk6: 0a 169618i bk7: 0a 169618i bk8: 0a 169619i bk9: 0a 169619i bk10: 0a 169620i bk11: 0a 169620i bk12: 0a 169620i bk13: 0a 169620i bk14: 0a 169620i bk15: 0a 169620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.012074
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169620 n_nop=169409 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002382
n_activity=572 dram_eff=0.7063
bk0: 0a 169621i bk1: 0a 169622i bk2: 32a 169546i bk3: 32a 169491i bk4: 60a 169449i bk5: 60a 169338i bk6: 0a 169620i bk7: 0a 169621i bk8: 0a 169621i bk9: 4a 169595i bk10: 8a 169568i bk11: 4a 169592i bk12: 0a 169618i bk13: 0a 169618i bk14: 0a 169619i bk15: 0a 169620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0137307
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169620 n_nop=169414 n_act=7 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002335
n_activity=532 dram_eff=0.7444
bk0: 0a 169621i bk1: 0a 169622i bk2: 32a 169546i bk3: 32a 169491i bk4: 60a 169454i bk5: 64a 169304i bk6: 4a 169593i bk7: 0a 169618i bk8: 4a 169598i bk9: 0a 169617i bk10: 0a 169618i bk11: 0a 169619i bk12: 0a 169620i bk13: 0a 169620i bk14: 0a 169620i bk15: 0a 169621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.012923
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc02c4400, atomic=0 1 entries : 0x7fad33a06df0 :  mf: uid= 50822, sid01:w00, part=3, addr=0xc02c4440, load , size=32, unknown  status = IN_PARTITION_DRAM (316033), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169620 n_nop=169401 n_act=7 n_pre=0 n_req=56 n_rd=208 n_write=4 bw_util=0.0025
n_activity=529 dram_eff=0.8015
bk0: 0a 169621i bk1: 0a 169622i bk2: 36a 169538i bk3: 36a 169482i bk4: 60a 169451i bk5: 60a 169338i bk6: 0a 169619i bk7: 8a 169569i bk8: 4a 169585i bk9: 0a 169617i bk10: 0a 169619i bk11: 0a 169620i bk12: 4a 169595i bk13: 0a 169619i bk14: 0a 169620i bk15: 0a 169620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.011567
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169620 n_nop=169403 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.002464
n_activity=576 dram_eff=0.7257
bk0: 0a 169619i bk1: 0a 169623i bk2: 36a 169540i bk3: 36a 169477i bk4: 60a 169453i bk5: 60a 169341i bk6: 4a 169593i bk7: 0a 169619i bk8: 0a 169619i bk9: 0a 169619i bk10: 0a 169620i bk11: 4a 169600i bk12: 0a 169618i bk13: 0a 169620i bk14: 4a 169600i bk15: 4a 169599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.012133
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc02c7d00, atomic=0 1 entries : 0x7fad32fcad10 :  mf: uid= 50823, sid01:w00, part=5, addr=0xc02c7d60, load , size=32, unknown  status = IN_PARTITION_DRAM (316034), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169620 n_nop=169398 n_act=9 n_pre=0 n_req=55 n_rd=211 n_write=2 bw_util=0.002511
n_activity=599 dram_eff=0.7112
bk0: 0a 169617i bk1: 0a 169620i bk2: 36a 169538i bk3: 36a 169476i bk4: 60a 169457i bk5: 60a 169347i bk6: 4a 169594i bk7: 0a 169618i bk8: 4a 169601i bk9: 0a 169620i bk10: 0a 169621i bk11: 0a 169621i bk12: 3a 169597i bk13: 0a 169619i bk14: 4a 169599i bk15: 4a 169598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169620 n_nop=169411 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.00237
n_activity=560 dram_eff=0.7179
bk0: 0a 169620i bk1: 0a 169621i bk2: 36a 169537i bk3: 36a 169483i bk4: 56a 169456i bk5: 56a 169357i bk6: 0a 169619i bk7: 0a 169620i bk8: 0a 169620i bk9: 4a 169600i bk10: 4a 169600i bk11: 4a 169600i bk12: 0a 169619i bk13: 0a 169620i bk14: 0a 169620i bk15: 4a 169595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0119267
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169620 n_nop=169427 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002217
n_activity=440 dram_eff=0.8545
bk0: 0a 169621i bk1: 0a 169622i bk2: 36a 169539i bk3: 36a 169475i bk4: 56a 169460i bk5: 56a 169362i bk6: 0a 169619i bk7: 0a 169619i bk8: 4a 169600i bk9: 0a 169618i bk10: 0a 169619i bk11: 0a 169619i bk12: 0a 169619i bk13: 0a 169619i bk14: 0a 169620i bk15: 0a 169620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0107829
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169620 n_nop=169420 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.002276
n_activity=492 dram_eff=0.7846
bk0: 0a 169621i bk1: 0a 169623i bk2: 40a 169501i bk3: 36a 169486i bk4: 56a 169464i bk5: 56a 169356i bk6: 0a 169618i bk7: 0a 169619i bk8: 0a 169619i bk9: 0a 169619i bk10: 4a 169601i bk11: 0a 169619i bk12: 0a 169620i bk13: 0a 169620i bk14: 0a 169620i bk15: 0a 169620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00991039
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169620 n_nop=169427 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002217
n_activity=440 dram_eff=0.8545
bk0: 0a 169621i bk1: 0a 169622i bk2: 36a 169539i bk3: 36a 169481i bk4: 56a 169469i bk5: 56a 169361i bk6: 0a 169619i bk7: 0a 169619i bk8: 4a 169600i bk9: 0a 169618i bk10: 0a 169619i bk11: 0a 169619i bk12: 0a 169619i bk13: 0a 169619i bk14: 0a 169620i bk15: 0a 169620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0106237
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169620 n_nop=169414 n_act=7 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002346
n_activity=520 dram_eff=0.7654
bk0: 0a 169619i bk1: 0a 169622i bk2: 36a 169538i bk3: 36a 169487i bk4: 56a 169458i bk5: 56a 169357i bk6: 4a 169593i bk7: 0a 169619i bk8: 0a 169619i bk9: 0a 169620i bk10: 4a 169595i bk11: 0a 169619i bk12: 0a 169619i bk13: 0a 169620i bk14: 0a 169620i bk15: 4a 169594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0103584

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 28, Miss_rate = 0.280, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.573
	minimum = 6
	maximum = 110
Network latency average = 20.0752
	minimum = 6
	maximum = 61
Slowest packet = 27
Flit latency average = 17.5287
	minimum = 6
	maximum = 61
Slowest flit = 2916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000486051
	minimum = 0.000372201 (at node 0)
	maximum = 0.000700614 (at node 1)
Accepted packet rate average = 0.000486051
	minimum = 0.000372201 (at node 0)
	maximum = 0.000700614 (at node 1)
Injected flit rate average = 0.000760056
	minimum = 0.000372201 (at node 0)
	maximum = 0.00182816 (at node 37)
Accepted flit rate average= 0.000760056
	minimum = 0.000503566 (at node 29)
	maximum = 0.00137933 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.573 (1 samples)
	minimum = 6 (1 samples)
	maximum = 110 (1 samples)
Network latency average = 20.0752 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Flit latency average = 17.5287 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000486051 (1 samples)
	minimum = 0.000372201 (1 samples)
	maximum = 0.000700614 (1 samples)
Accepted packet rate average = 0.000486051 (1 samples)
	minimum = 0.000372201 (1 samples)
	maximum = 0.000700614 (1 samples)
Injected flit rate average = 0.000760056 (1 samples)
	minimum = 0.000372201 (1 samples)
	maximum = 0.00182816 (1 samples)
Accepted flit rate average = 0.000760056 (1 samples)
	minimum = 0.000503566 (1 samples)
	maximum = 0.00137933 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 30375 (inst/sec)
gpgpu_simulation_rate = 7708 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2101
gpu_sim_insn = 1114192
gpu_ipc =     530.3151
gpu_tot_sim_cycle = 540286
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3673
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 7801
partiton_reqs_in_parallel = 46141
partiton_reqs_in_parallel_total    = 2009678
partiton_level_parallism =      21.9614
partiton_level_parallism_total  =       3.8051
partiton_reqs_in_parallel_util = 46141
partiton_reqs_in_parallel_util_total    = 2009678
gpu_sim_cycle_parition_util = 2101
gpu_tot_sim_cycle_parition_util    = 91349
partiton_level_parallism_util =      21.9614
partiton_level_parallism_util_total  =      21.9991
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =      96.3630 GB/Sec
L2_BW_total  =       0.7642 GB/Sec
gpu_total_sim_rate=48154

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.1267
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5427
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 541
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20473	W0_Idle:159160	W0_Scoreboard:652190	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 40985 
averagemflatency = 4331 
max_icnt2mem_latency = 40750 
max_icnt2sh_latency = 540285 
mrq_lat_table:366 	61 	96 	141 	83 	214 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	249 	1884 	14 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	443 	145 	79 	0 	1606 	15 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	865 	1669 	1499 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      4580      4584     11446     11451      1007      1007      1023      1025         0         0         0         0         0         0 
dram[1]:         0         0      4580      4584     11448     11448       971       974      1035     64579     14050     54277         0         0         0         0 
dram[2]:         0         0      4580      4584     11447     61363     64570       982     51680       993         0         0         0         0         0         0 
dram[3]:         0         0      4580      4584     11447     11448       987     57705     64576      1000         0         0     91334         0         0         0 
dram[4]:         0         0      4580      4582     11446     11449     57707       971       975      1035         0     46748         0         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573       982     50172      1041         0         0     91336         0     14313      4839 
dram[6]:         0         0      4580      4581     11446     11449       994       967       971     47604     48460     50926         0         0       292     78020 
dram[7]:         0         0      4580      4581     11447     11452       987       991     36565      1040         0         0         0         0         0         0 
dram[8]:         0         0     68230      4584     11446     11449       973       976      1035      1039     49316         0      1559         0         0         0 
dram[9]:         0         0      4580      4584     11447     11452       981       973     46035      1038         0         0         0         0         0         0 
dram[10]:         0         0      4580      4584     11446     11449     64572       988      1036      1038     54275         0         0         0         0     86260 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000  6.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 
dram[7]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 1073/111 = 9.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         0         0         0 
dram[1]:         0         0         8         8        16        16        16        16         6         6         2         1         0         0         0         0 
dram[2]:         0         0         8         8        16        17        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        16        16        16         6         6         0         0         1         0         0         0 
dram[4]:         0         0         9         9        16        16        16        16         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         1         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         0         0         1         2 
dram[7]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        16         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         0         0         0         0         0         0 
dram[10]:         0         0         9         9        16        16        16        16         5         5         1         0         0         0         0         1 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/93 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       21823     21903     36620     36799      1452      1679      1494      1498    none      none      none      none      none      none  
dram[1]:     none      none       25272     25304     36645     36815      1418      1583      1471      3746     11484      4103    none      none      none      none  
dram[2]:     none      none       25276     25332     36679     34194      2026      1494      1296      1447    none      none      none      none      none      none  
dram[3]:     none      none       24166     24212     36645     36782      1283      2589      3430      1419    none      none       19737    none      none      none  
dram[4]:     none      none       24114     24189     36684     36776      1872      1427      1298      1484    none         584    none      none           0         0
dram[5]:     none      none       24117     24189     36672     36776      2077      1383      1278      1444    none      none       20492    none           0         0
dram[6]:     none      none       24122     24193     35088     35211      1368      1517      1272      1287       584       482    none      none           0      9508
dram[7]:     none      none       24144     24179     34051     34172      1391      1470      2927      1388    none      none      none      none      none      none  
dram[8]:     none      none       21939     24166     34061     34175      1398      1411      1490      1440       584    none         242    none      none      none  
dram[9]:     none      none       24109     24171     34093     34219      1375      1461      3015      1422    none      none      none      none      none      none  
dram[10]:     none      none       24131     24158     34087     34193      2047      1522      1473      1489      3246    none      none      none      none       17577
maximum mf latency per bank:
dram[0]:        252         0     10601     10606     10634     10688       449       494       499       531         0         0         0         0         0         0
dram[1]:          0         0     10616     10637     10638     10698       455       496       501     17637     10421      8206         0         0         0         0
dram[2]:          0         0     10630     10636     10660     25891     14205       481       474       530         0         0         0         0         0         0
dram[3]:          0         0     10613     10622     10689     10715       395     13452     15923       489         0         0     39475         0         0         0
dram[4]:          0         0     10613     10627     10670     10719     11622       449       469       518         0       352         0         0         0         0
dram[5]:          0         0     10608     10621     10675     10724     15064       435       492       489         0         0     40985         0         0         0
dram[6]:          0         0     10613     10619     10641     10697       408       445       453       490       352       250         0         0         0     28525
dram[7]:          0         0     10607     10618     10641     10680       417       444     11647       493         0         0         0         0         0         0
dram[8]:          0         0     24177     10616     10636     10691       460       455       514       492       352         0       252         0         0         0
dram[9]:          0         0     10603     10615     10651     10685       439       471      9457       489         0         0         0         0         0         0
dram[10]:          0         0     10604     10612     10635     10675     12699       469       498       506      6492         0         0         0         0     35155
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173520 n_nop=173139 n_act=9 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.004288
n_activity=840 dram_eff=0.8857
bk0: 4a 173502i bk1: 0a 173521i bk2: 32a 173447i bk3: 32a 173397i bk4: 64a 173367i bk5: 64a 173251i bk6: 64a 173365i bk7: 64a 173203i bk8: 24a 173203i bk9: 24a 173177i bk10: 0a 173518i bk11: 0a 173520i bk12: 0a 173520i bk13: 0a 173520i bk14: 0a 173520i bk15: 0a 173520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0297603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173520 n_nop=173126 n_act=11 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004403
n_activity=1007 dram_eff=0.7587
bk0: 0a 173520i bk1: 0a 173523i bk2: 32a 173448i bk3: 32a 173393i bk4: 64a 173343i bk5: 64a 173233i bk6: 64a 173367i bk7: 64a 173238i bk8: 24a 173266i bk9: 24a 173234i bk10: 8a 173466i bk11: 4a 173490i bk12: 0a 173517i bk13: 0a 173517i bk14: 0a 173518i bk15: 0a 173519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0256685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173520 n_nop=173130 n_act=10 n_pre=2 n_req=96 n_rd=376 n_write=2 bw_util=0.004357
n_activity=963 dram_eff=0.785
bk0: 0a 173521i bk1: 0a 173522i bk2: 32a 173446i bk3: 32a 173392i bk4: 64a 173311i bk5: 68a 173157i bk6: 64a 173342i bk7: 64a 173251i bk8: 28a 173194i bk9: 24a 173199i bk10: 0a 173517i bk11: 0a 173519i bk12: 0a 173520i bk13: 0a 173520i bk14: 0a 173520i bk15: 0a 173521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0224988
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173520 n_nop=173127 n_act=9 n_pre=0 n_req=99 n_rd=380 n_write=4 bw_util=0.004426
n_activity=924 dram_eff=0.8312
bk0: 0a 173522i bk1: 0a 173523i bk2: 36a 173439i bk3: 36a 173383i bk4: 64a 173345i bk5: 64a 173229i bk6: 64a 173348i bk7: 64a 173181i bk8: 24a 173184i bk9: 24a 173200i bk10: 0a 173517i bk11: 0a 173519i bk12: 4a 173494i bk13: 0a 173518i bk14: 0a 173519i bk15: 0a 173521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0219917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173520 n_nop=173120 n_act=11 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.004484
n_activity=1004 dram_eff=0.7749
bk0: 0a 173519i bk1: 0a 173523i bk2: 36a 173440i bk3: 36a 173377i bk4: 64a 173345i bk5: 64a 173234i bk6: 64a 173378i bk7: 64a 173252i bk8: 24a 173230i bk9: 24a 173274i bk10: 0a 173519i bk11: 4a 173499i bk12: 0a 173517i bk13: 0a 173519i bk14: 4a 173499i bk15: 4a 173499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0206489
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173520 n_nop=173115 n_act=11 n_pre=0 n_req=100 n_rd=392 n_write=2 bw_util=0.004541
n_activity=1032 dram_eff=0.7636
bk0: 0a 173517i bk1: 0a 173521i bk2: 36a 173439i bk3: 36a 173377i bk4: 64a 173339i bk5: 64a 173229i bk6: 64a 173361i bk7: 64a 173238i bk8: 28a 173185i bk9: 24a 173286i bk10: 0a 173519i bk11: 0a 173520i bk12: 4a 173494i bk13: 0a 173518i bk14: 4a 173498i bk15: 4a 173498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0209774
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173520 n_nop=173105 n_act=13 n_pre=1 n_req=101 n_rd=400 n_write=1 bw_util=0.004622
n_activity=1082 dram_eff=0.7412
bk0: 0a 173518i bk1: 0a 173520i bk2: 36a 173437i bk3: 36a 173383i bk4: 64a 173342i bk5: 64a 173244i bk6: 64a 173339i bk7: 64a 173196i bk8: 24a 173340i bk9: 28a 173219i bk10: 4a 173500i bk11: 4a 173500i bk12: 0a 173520i bk13: 0a 173521i bk14: 4a 173501i bk15: 8a 173422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0242278
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173520 n_nop=173132 n_act=8 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.00438
n_activity=893 dram_eff=0.8511
bk0: 0a 173521i bk1: 0a 173522i bk2: 36a 173439i bk3: 36a 173375i bk4: 64a 173347i bk5: 64a 173248i bk6: 64a 173340i bk7: 64a 173212i bk8: 28a 173256i bk9: 24a 173243i bk10: 0a 173518i bk11: 0a 173518i bk12: 0a 173518i bk13: 0a 173518i bk14: 0a 173519i bk15: 0a 173519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0223778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173520 n_nop=173113 n_act=11 n_pre=1 n_req=104 n_rd=388 n_write=7 bw_util=0.004553
n_activity=979 dram_eff=0.8069
bk0: 0a 173520i bk1: 0a 173522i bk2: 40a 173400i bk3: 36a 173385i bk4: 64a 173348i bk5: 64a 173233i bk6: 64a 173354i bk7: 64a 173218i bk8: 24a 173281i bk9: 24a 173257i bk10: 4a 173500i bk11: 0a 173519i bk12: 4a 173476i bk13: 0a 173519i bk14: 0a 173519i bk15: 0a 173519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0180671
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173520 n_nop=173138 n_act=9 n_pre=1 n_req=93 n_rd=372 n_write=0 bw_util=0.004288
n_activity=860 dram_eff=0.8651
bk0: 0a 173521i bk1: 0a 173522i bk2: 36a 173439i bk3: 36a 173381i bk4: 64a 173356i bk5: 64a 173247i bk6: 64a 173332i bk7: 64a 173204i bk8: 24a 173267i bk9: 20a 173265i bk10: 0a 173516i bk11: 0a 173518i bk12: 0a 173518i bk13: 0a 173518i bk14: 0a 173519i bk15: 0a 173519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0189431
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173520 n_nop=173131 n_act=10 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004368
n_activity=912 dram_eff=0.8311
bk0: 0a 173519i bk1: 0a 173522i bk2: 36a 173440i bk3: 36a 173389i bk4: 64a 173324i bk5: 64a 173228i bk6: 64a 173342i bk7: 64a 173220i bk8: 20a 173269i bk9: 20a 173245i bk10: 4a 173492i bk11: 0a 173516i bk12: 0a 173517i bk13: 0a 173518i bk14: 0a 173519i bk15: 4a 173493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0179115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 194, Miss = 50, Miss_rate = 0.258, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 221, Miss = 51, Miss_rate = 0.231, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3184
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.4778
	minimum = 6
	maximum = 92
Network latency average = 15.2769
	minimum = 6
	maximum = 61
Slowest packet = 4441
Flit latency average = 15.7325
	minimum = 6
	maximum = 60
Slowest flit = 6944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0203429
	minimum = 0.0157143 (at node 0)
	maximum = 0.03 (at node 41)
Accepted packet rate average = 0.0203429
	minimum = 0.0157143 (at node 0)
	maximum = 0.03 (at node 41)
Injected flit rate average = 0.0313143
	minimum = 0.0157143 (at node 0)
	maximum = 0.0795238 (at node 41)
Accepted flit rate average= 0.0313143
	minimum = 0.0219048 (at node 33)
	maximum = 0.05 (at node 5)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.0254 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Network latency average = 17.6761 (2 samples)
	minimum = 6 (2 samples)
	maximum = 61 (2 samples)
Flit latency average = 16.6306 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0104145 (2 samples)
	minimum = 0.00804324 (2 samples)
	maximum = 0.0153503 (2 samples)
Accepted packet rate average = 0.0104145 (2 samples)
	minimum = 0.00804324 (2 samples)
	maximum = 0.0153503 (2 samples)
Injected flit rate average = 0.0160372 (2 samples)
	minimum = 0.00804324 (2 samples)
	maximum = 0.040676 (2 samples)
Accepted flit rate average = 0.0160372 (2 samples)
	minimum = 0.0112042 (2 samples)
	maximum = 0.0256897 (2 samples)
Injected packet size average = 1.5399 (2 samples)
Accepted packet size average = 1.5399 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 49 sec (49 sec)
gpgpu_simulation_rate = 48154 (inst/sec)
gpgpu_simulation_rate = 11026 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 124166
gpu_sim_insn = 1246472
gpu_ipc =      10.0388
gpu_tot_sim_cycle = 891674
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       4.0441
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 7801
partiton_reqs_in_parallel = 2731652
partiton_reqs_in_parallel_total    = 2055819
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.3691
partiton_reqs_in_parallel_util = 2731652
partiton_reqs_in_parallel_util_total    = 2055819
gpu_sim_cycle_parition_util = 124166
gpu_tot_sim_cycle_parition_util    = 93450
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9996
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.8557 GB/Sec
L2_BW_total  =       0.7215 GB/Sec
gpu_total_sim_rate=36060

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0824
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60911
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5427
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 541
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26485	W0_Idle:711483	W0_Scoreboard:1372384	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 78067 
averagemflatency = 2913 
max_icnt2mem_latency = 77821 
max_icnt2sh_latency = 891673 
mrq_lat_table:482 	66 	108 	164 	83 	214 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2570 	1971 	14 	0 	512 	258 	1294 	7 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1893 	149 	79 	0 	2567 	15 	0 	0 	0 	513 	258 	1293 	7 	10 	3 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3116 	1738 	1499 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	15 	0 	0 	2 	5 	6 	8 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      4580     58757     69654     80159      1007      1007      1023      1025         0     71662         0         0     89016         0 
dram[1]:    123416     76242      4580     87876     11448     11448       971       974      1035     64579     14050     54277         0         0         0         0 
dram[2]:     74631         0    106081      4584     11447     61363     64570     50196     57061       993     52170     56129         0         0         0         0 
dram[3]:     90760    113550    110692     77520     89207     11448       987     57705     64576      1000     53909     62680     91334     65696      4703         0 
dram[4]:         0         0      4580     79223     11446     11449     57707       971     73980      1035     68254     46748     99042         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573       982     50172    113358    109190     66032     91336         0     14313      4839 
dram[6]:         0         0     61972      4581     11446     11449       994       967       971     72268     48460     50926         0         0       292     78020 
dram[7]:    124154         0     48993      4581     11447     11452       987     24921     36565      1040     75722     93311         0         0         0    118555 
dram[8]:     54429     11114     68230     52179     11446     11449       973       976      1035     88859     49316     53053     68916         0    122521    122433 
dram[9]:         0     72181    108119    106927     11447     11452       981       973     46035      1038    112180     74865    108821     67403         0         0 
dram[10]:     36500     68641     66745      4584     11446     11449     64572       988      1036      1038     54275    120721         0         0         0     86260 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/184 = 6.679348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       22606     18227     38606     33280      1503      1716      1494      1498    none         352    none      none         900    none  
dram[1]:        170       170     26084     25479     37290     37445      1426      1606      1471      3004      5915      3149    none      none      none      none  
dram[2]:        170    none       20860     26051     37338     34810      2040      4182      1024      1308       265       169    none      none      none      none  
dram[3]:        170       170     20391     20402     33164     37412      1306      2589      2773      1151       465     26197     20438       144      5858    none  
dram[4]:     none      none       24822     17282     37328     36458      1888      1456      3836      1216       233       584       170    none           0         0
dram[5]:     none      none       24857     24895     37277     37381      2084      1383      1070      1155       352       348     20738    none           0         0
dram[6]:     none      none       20383     24898     35686     35789      1368      1517      1158      1094       468       276    none      none           0      5950
dram[7]:        170    none       20413     24897     34636     34751      1414      2976      2633      1239       352       236    none      none      none       78587
dram[8]:        170     12250     22600     20362     34659     34760      1398      1411      1326      1153       584       352       227    none         380       170
dram[9]:     none         170     20343     20366     34697     34841      1390      1490      2840      1422       250       313     72791       186    none      none  
dram[10]:      37468     52996     22101     24852     34678     34765      2061      1530      1422      1298      2019       170    none      none      none       14023
maximum mf latency per bank:
dram[0]:        252         0     10601     16088     59519     10688       449       494       499       531         0       352         0         0       250         0
dram[1]:        341       341     10616     71089     10638     10698       455       496       501     17637     10421      8206         0         0         0         0
dram[2]:        341         0     10630     10636     10660     25891     14205     46173       474       530       359       341         0         0         0         0
dram[3]:        341       341     10613     10622     10689     10715       395     13452     15923       489       352     51256     39475       341      4165         0
dram[4]:          0         0     10613     10627     10670     20676     11622       449     25220       518       358       352       341         0         0         0
dram[5]:          0         0     10608     10621     10675     10724     15064       435       492       489       352       352     40985         0         0         0
dram[6]:          0         0     10613     10619     10641     10697       408       445       453       490       352       347         0         0         0     28525
dram[7]:        341         0     10607     10618     10641     10680       417     25148     11647       493       352       346         0         0         0     78067
dram[8]:        341     10558     24177     10616     10636     10691       460       455       514       492       352       352       347         0       250       341
dram[9]:          0       341     10603     10615     10651     10685       439       471      9457       489       250       346     72011       341         0         0
dram[10]:      35515     51696     39320     10612     10635     10675     12699       469       498       506      6492       341         0         0         0     61703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404077 n_nop=403660 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.00197
n_activity=1128 dram_eff=0.7057
bk0: 4a 404059i bk1: 0a 404078i bk2: 32a 404005i bk3: 40a 403886i bk4: 68a 403891i bk5: 68a 403768i bk6: 64a 403921i bk7: 64a 403759i bk8: 24a 403760i bk9: 24a 403734i bk10: 0a 404075i bk11: 4a 404058i bk12: 0a 404077i bk13: 0a 404078i bk14: 4a 404058i bk15: 0a 404076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0128713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404077 n_nop=403636 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.002084
n_activity=1315 dram_eff=0.6403
bk0: 4a 404053i bk1: 4a 404054i bk2: 32a 404004i bk3: 40a 403880i bk4: 64a 403897i bk5: 64a 403788i bk6: 64a 403923i bk7: 64a 403795i bk8: 24a 403824i bk9: 32a 403778i bk10: 16a 404010i bk11: 8a 404016i bk12: 0a 404073i bk13: 0a 404075i bk14: 0a 404076i bk15: 0a 404077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0110969
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404077 n_nop=403615 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.002163
n_activity=1455 dram_eff=0.6007
bk0: 4a 404053i bk1: 0a 404079i bk2: 36a 403965i bk3: 32a 403949i bk4: 64a 403869i bk5: 68a 403716i bk6: 64a 403901i bk7: 68a 403779i bk8: 36a 403682i bk9: 28a 403749i bk10: 20a 403985i bk11: 8a 404030i bk12: 0a 404072i bk13: 0a 404075i bk14: 0a 404076i bk15: 0a 404079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00979516
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404077 n_nop=403599 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.002252
n_activity=1491 dram_eff=0.6103
bk0: 4a 404053i bk1: 4a 404053i bk2: 40a 403958i bk3: 40a 403900i bk4: 68a 403863i bk5: 64a 403783i bk6: 64a 403906i bk7: 64a 403740i bk8: 32a 403729i bk9: 32a 403745i bk10: 8a 404049i bk11: 8a 404025i bk12: 4a 404049i bk13: 8a 404033i bk14: 4a 404056i bk15: 0a 404077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00962193
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404077 n_nop=403620 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.002148
n_activity=1409 dram_eff=0.616
bk0: 0a 404076i bk1: 0a 404080i bk2: 36a 403997i bk3: 44a 403881i bk4: 64a 403903i bk5: 68a 403760i bk6: 64a 403935i bk7: 64a 403810i bk8: 32a 403718i bk9: 32a 403816i bk10: 8a 404018i bk11: 4a 404054i bk12: 4a 404047i bk13: 0a 404075i bk14: 4a 404055i bk15: 4a 404056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00898591
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404077 n_nop=403643 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.002074
n_activity=1218 dram_eff=0.688
bk0: 0a 404073i bk1: 0a 404077i bk2: 36a 403996i bk3: 36a 403934i bk4: 64a 403896i bk5: 64a 403786i bk6: 64a 403920i bk7: 64a 403797i bk8: 36a 403731i bk9: 28a 403808i bk10: 4a 404057i bk11: 8a 404049i bk12: 4a 404049i bk13: 0a 404073i bk14: 4a 404053i bk15: 4a 404053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00905273
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404077 n_nop=403622 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.002143
n_activity=1344 dram_eff=0.6443
bk0: 0a 404074i bk1: 0a 404076i bk2: 40a 403956i bk3: 36a 403938i bk4: 64a 403897i bk5: 64a 403800i bk6: 64a 403897i bk7: 64a 403754i bk8: 28a 403891i bk9: 32a 403739i bk10: 12a 404044i bk11: 8a 404020i bk12: 0a 404077i bk13: 0a 404078i bk14: 4a 404058i bk15: 12a 403942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0105846
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xc02da800, atomic=0 1 entries : 0x7fad332fc080 :  mf: uid=132707, sid26:w05, part=7, addr=0xc02da840, load , size=32, unknown  status = IN_PARTITION_DRAM (891673), 

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404077 n_nop=403637 n_act=15 n_pre=3 n_req=108 n_rd=419 n_write=3 bw_util=0.002089
n_activity=1246 dram_eff=0.6774
bk0: 3a 404054i bk1: 0a 404079i bk2: 40a 403959i bk3: 36a 403932i bk4: 64a 403904i bk5: 64a 403806i bk6: 64a 403898i bk7: 68a 403738i bk8: 32a 403805i bk9: 28a 403793i bk10: 4a 404056i bk11: 12a 404010i bk12: 0a 404073i bk13: 0a 404074i bk14: 0a 404076i bk15: 4a 404057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00968875
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404077 n_nop=403618 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.002158
n_activity=1353 dram_eff=0.6445
bk0: 4a 404049i bk1: 4a 404055i bk2: 40a 403952i bk3: 40a 403901i bk4: 64a 403903i bk5: 64a 403791i bk6: 64a 403913i bk7: 64a 403777i bk8: 28a 403833i bk9: 28a 403778i bk10: 4a 404059i bk11: 4a 404058i bk12: 8a 403997i bk13: 0a 404077i bk14: 4a 404057i bk15: 4a 404049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00792176
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404077 n_nop=403631 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.002104
n_activity=1299 dram_eff=0.6543
bk0: 0a 404078i bk1: 4a 404053i bk2: 40a 403957i bk3: 40a 403897i bk4: 64a 403909i bk5: 64a 403802i bk6: 64a 403889i bk7: 64a 403763i bk8: 28a 403819i bk9: 20a 403824i bk10: 4a 404057i bk11: 12a 404044i bk12: 4a 404057i bk13: 12a 404000i bk14: 0a 404073i bk15: 0a 404074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00825338
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404077 n_nop=403625 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.002133
n_activity=1341 dram_eff=0.6428
bk0: 4a 404055i bk1: 4a 404057i bk2: 44a 403950i bk3: 36a 403943i bk4: 64a 403879i bk5: 64a 403784i bk6: 64a 403899i bk7: 64a 403777i bk8: 24a 403820i bk9: 24a 403796i bk10: 12a 404013i bk11: 4a 404049i bk12: 0a 404074i bk13: 0a 404075i bk14: 0a 404078i bk15: 16a 403966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00779554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321, Miss = 49, Miss_rate = 0.153, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 324, Miss = 56, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 53, Miss_rate = 0.168, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 325, Miss = 54, Miss_rate = 0.166, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 303, Miss = 51, Miss_rate = 0.168, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3184
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.21719
	minimum = 6
	maximum = 21
Network latency average = 7.2102
	minimum = 6
	maximum = 20
Slowest packet = 9690
Flit latency average = 6.80777
	minimum = 6
	maximum = 19
Slowest flit = 14871
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000391576
	minimum = 0.000257722 (at node 0)
	maximum = 0.000620143 (at node 26)
Accepted packet rate average = 0.000391576
	minimum = 0.000257722 (at node 0)
	maximum = 0.000620143 (at node 26)
Injected flit rate average = 0.000589055
	minimum = 0.000257722 (at node 0)
	maximum = 0.00108324 (at node 48)
Accepted flit rate average= 0.000589055
	minimum = 0.00040269 (at node 30)
	maximum = 0.00117183 (at node 26)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.756 (3 samples)
	minimum = 6 (3 samples)
	maximum = 74.3333 (3 samples)
Network latency average = 14.1874 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47.3333 (3 samples)
Flit latency average = 13.3563 (3 samples)
	minimum = 6 (3 samples)
	maximum = 46.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00707349 (3 samples)
	minimum = 0.00544807 (3 samples)
	maximum = 0.0104403 (3 samples)
Accepted packet rate average = 0.00707349 (3 samples)
	minimum = 0.00544807 (3 samples)
	maximum = 0.0104403 (3 samples)
Injected flit rate average = 0.0108878 (3 samples)
	minimum = 0.00544807 (3 samples)
	maximum = 0.0274784 (3 samples)
Accepted flit rate average = 0.0108878 (3 samples)
	minimum = 0.00760367 (3 samples)
	maximum = 0.0175171 (3 samples)
Injected packet size average = 1.53924 (3 samples)
Accepted packet size average = 1.53924 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 40 sec (100 sec)
gpgpu_simulation_rate = 36060 (inst/sec)
gpgpu_simulation_rate = 8916 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1301
gpu_sim_insn = 1114592
gpu_ipc =     856.7194
gpu_tot_sim_cycle = 1115125
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.2333
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 7975
partiton_reqs_in_parallel = 28622
partiton_reqs_in_parallel_total    = 4787471
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3189
partiton_reqs_in_parallel_util = 28622
partiton_reqs_in_parallel_util_total    = 4787471
gpu_sim_cycle_parition_util = 1301
gpu_tot_sim_cycle_parition_util    = 217616
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9996
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     162.6118 GB/Sec
L2_BW_total  =       0.7666 GB/Sec
gpu_total_sim_rate=44534

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0628
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81621
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
88, 88, 87, 88, 87, 88, 87, 88, 103, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 103, 88, 88, 88, 103, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5427
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 541
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31143	W0_Idle:719064	W0_Scoreboard:1386057	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 78067 
averagemflatency = 2247 
max_icnt2mem_latency = 77821 
max_icnt2sh_latency = 1115124 
mrq_lat_table:482 	66 	108 	164 	83 	214 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4796 	1977 	14 	0 	512 	258 	1294 	7 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2966 	241 	79 	0 	3634 	15 	0 	0 	0 	513 	258 	1293 	7 	10 	3 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4477 	2319 	1605 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	96 	16 	0 	0 	2 	5 	6 	8 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      4580     58757     69654     80159      1007      1007      1023      1025         0     71662         0         0     89016         0 
dram[1]:    123416     76242      4580     87876     11448     11448       971       974      1035     64579     14050     54277         0         0         0         0 
dram[2]:     74631         0    106081      4584     11447     61363     64570     50196     57061       993     52170     56129         0         0         0         0 
dram[3]:     90760    113550    110692     77520     89207     11448       987     57705     64576      1000     53909     62680     91334     65696      4703         0 
dram[4]:         0         0      4580     79223     11446     11449     57707       971     73980      1035     68254     46748     99042         0       228       789 
dram[5]:         0         0      4580      4581     11447     11452     64573       982     50172    113358    109190     66032     91336         0     14313      4839 
dram[6]:         0         0     61972      4581     11446     11449       994       967       971     72268     48460     50926         0         0       292     78020 
dram[7]:    124154         0     48993      4581     11447     11452       987     24921     36565      1040     75722     93311         0         0         0    118555 
dram[8]:     54429     11114     68230     52179     11446     11449       973       976      1035     88859     49316     53053     68916         0    122521    122433 
dram[9]:         0     72181    108119    106927     11447     11452       981       973     46035      1038    112180     74865    108821     67403         0         0 
dram[10]:     36500     68641     66745      4584     11446     11449     64572       988      1036      1038     54275    120721         0         0         0     86260 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/184 = 6.679348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       22606     18227     38681     33309      2251      2452      2323      2293    none         482    none      none         900    none  
dram[1]:        170       170     26100     25479     37345     37516      2174      2334      2268      3576      6031      3227    none      none      none      none  
dram[2]:        170    none       20873     26051     37395     34859      2744      4867      1558      2012       364       169    none      none      none      none  
dram[3]:        170       170     20391     20402     33214     37484      2063      3235      3418      1831       814     26313     20438       144      5858    none  
dram[4]:     none      none       24822     17292     37406     36502      2576      2184      4390      1888       311       584       170    none           0         0
dram[5]:     none      none       24857     24895     37324     37436      2793      2107      1607      1718       584       580     20738    none           0         0
dram[6]:     none      none       20383     24927     35796     35893      2119      2234      1861      1622       700       276    none      none           0      5950
dram[7]:        170    none       20425     24912     34770     34844      2181      3670      3226      1895       584       352    none      none      none       78587
dram[8]:        170     12250     22623     20386     34778     34862      2148      2149      2016      1743       584       584       894    none         380       170
dram[9]:     none         170     20343     20390     34800     34944      2158      2231      3380      2131       482       511     72791       186    none      none  
dram[10]:      37468     52996     22123     24852     34767     34861      2765      2263      2114      1909      2135       170    none      none      none       14023
maximum mf latency per bank:
dram[0]:        252         0     10601     16088     59519     10688       449       494       499       531         0       352         0         0       250         0
dram[1]:        341       341     10616     71089     10638     10698       455       496       501     17637     10421      8206         0         0         0         0
dram[2]:        341         0     10630     10636     10660     25891     14205     46173       474       530       359       341         0         0         0         0
dram[3]:        341       341     10613     10622     10689     10715       395     13452     15923       489       352     51256     39475       341      4165         0
dram[4]:          0         0     10613     10627     10670     20676     11622       449     25220       518       358       352       341         0         0         0
dram[5]:          0         0     10608     10621     10675     10724     15064       435       492       489       352       352     40985         0         0         0
dram[6]:          0         0     10613     10619     10641     10697       408       445       453       490       352       347         0         0         0     28525
dram[7]:        341         0     10607     10618     10641     10680       417     25148     11647       493       352       346         0         0         0     78067
dram[8]:        341     10558     24177     10616     10636     10691       460       455       514       492       352       352       347         0       250       341
dram[9]:          0       341     10603     10615     10651     10685       439       471      9457       489       250       346     72011       341         0         0
dram[10]:      35515     51696     39320     10612     10635     10675     12699       469       498       506      6492       341         0         0         0     61703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406491 n_nop=406074 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.001958
n_activity=1128 dram_eff=0.7057
bk0: 4a 406473i bk1: 0a 406492i bk2: 32a 406419i bk3: 40a 406300i bk4: 68a 406305i bk5: 68a 406182i bk6: 64a 406335i bk7: 64a 406173i bk8: 24a 406174i bk9: 24a 406148i bk10: 0a 406489i bk11: 4a 406472i bk12: 0a 406491i bk13: 0a 406492i bk14: 4a 406472i bk15: 0a 406490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0127949
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406491 n_nop=406050 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.002071
n_activity=1315 dram_eff=0.6403
bk0: 4a 406467i bk1: 4a 406468i bk2: 32a 406418i bk3: 40a 406294i bk4: 64a 406311i bk5: 64a 406202i bk6: 64a 406337i bk7: 64a 406209i bk8: 24a 406238i bk9: 32a 406192i bk10: 16a 406424i bk11: 8a 406430i bk12: 0a 406487i bk13: 0a 406489i bk14: 0a 406490i bk15: 0a 406491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.011031
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406491 n_nop=406029 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.00215
n_activity=1455 dram_eff=0.6007
bk0: 4a 406467i bk1: 0a 406493i bk2: 36a 406379i bk3: 32a 406363i bk4: 64a 406283i bk5: 68a 406130i bk6: 64a 406315i bk7: 68a 406193i bk8: 36a 406096i bk9: 28a 406163i bk10: 20a 406399i bk11: 8a 406444i bk12: 0a 406486i bk13: 0a 406489i bk14: 0a 406490i bk15: 0a 406493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00973699
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406491 n_nop=406013 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.002239
n_activity=1491 dram_eff=0.6103
bk0: 4a 406467i bk1: 4a 406467i bk2: 40a 406372i bk3: 40a 406314i bk4: 68a 406277i bk5: 64a 406197i bk6: 64a 406320i bk7: 64a 406154i bk8: 32a 406143i bk9: 32a 406159i bk10: 8a 406463i bk11: 8a 406439i bk12: 4a 406463i bk13: 8a 406447i bk14: 4a 406470i bk15: 0a 406491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00956479
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406491 n_nop=406034 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.002135
n_activity=1409 dram_eff=0.616
bk0: 0a 406490i bk1: 0a 406494i bk2: 36a 406411i bk3: 44a 406295i bk4: 64a 406317i bk5: 68a 406174i bk6: 64a 406349i bk7: 64a 406224i bk8: 32a 406132i bk9: 32a 406230i bk10: 8a 406432i bk11: 4a 406468i bk12: 4a 406461i bk13: 0a 406489i bk14: 4a 406469i bk15: 4a 406470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00893255
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406491 n_nop=406057 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.002062
n_activity=1218 dram_eff=0.688
bk0: 0a 406487i bk1: 0a 406491i bk2: 36a 406410i bk3: 36a 406348i bk4: 64a 406310i bk5: 64a 406200i bk6: 64a 406334i bk7: 64a 406211i bk8: 36a 406145i bk9: 28a 406222i bk10: 4a 406471i bk11: 8a 406463i bk12: 4a 406463i bk13: 0a 406487i bk14: 4a 406467i bk15: 4a 406467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00899897
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406491 n_nop=406036 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.00213
n_activity=1344 dram_eff=0.6443
bk0: 0a 406488i bk1: 0a 406490i bk2: 40a 406370i bk3: 36a 406352i bk4: 64a 406311i bk5: 64a 406214i bk6: 64a 406311i bk7: 64a 406168i bk8: 28a 406305i bk9: 32a 406153i bk10: 12a 406458i bk11: 8a 406434i bk12: 0a 406491i bk13: 0a 406492i bk14: 4a 406472i bk15: 12a 406356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0105218
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406491 n_nop=406050 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.002081
n_activity=1263 dram_eff=0.6698
bk0: 4a 406466i bk1: 0a 406493i bk2: 40a 406373i bk3: 36a 406346i bk4: 64a 406318i bk5: 64a 406220i bk6: 64a 406312i bk7: 68a 406152i bk8: 32a 406219i bk9: 28a 406207i bk10: 4a 406470i bk11: 12a 406424i bk12: 0a 406487i bk13: 0a 406488i bk14: 0a 406490i bk15: 4a 406471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00963121
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406491 n_nop=406032 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.002145
n_activity=1353 dram_eff=0.6445
bk0: 4a 406463i bk1: 4a 406469i bk2: 40a 406366i bk3: 40a 406315i bk4: 64a 406317i bk5: 64a 406205i bk6: 64a 406327i bk7: 64a 406191i bk8: 28a 406247i bk9: 28a 406192i bk10: 4a 406473i bk11: 4a 406472i bk12: 8a 406411i bk13: 0a 406491i bk14: 4a 406471i bk15: 4a 406463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00787471
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406491 n_nop=406045 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.002091
n_activity=1299 dram_eff=0.6543
bk0: 0a 406492i bk1: 4a 406467i bk2: 40a 406371i bk3: 40a 406311i bk4: 64a 406323i bk5: 64a 406216i bk6: 64a 406303i bk7: 64a 406177i bk8: 28a 406233i bk9: 20a 406238i bk10: 4a 406471i bk11: 12a 406458i bk12: 4a 406471i bk13: 12a 406414i bk14: 0a 406487i bk15: 0a 406488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00820436
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406491 n_nop=406039 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.002121
n_activity=1341 dram_eff=0.6428
bk0: 4a 406469i bk1: 4a 406471i bk2: 44a 406364i bk3: 36a 406357i bk4: 64a 406293i bk5: 64a 406198i bk6: 64a 406313i bk7: 64a 406191i bk8: 24a 406234i bk9: 24a 406210i bk10: 12a 406427i bk11: 4a 406463i bk12: 0a 406488i bk13: 0a 406489i bk14: 0a 406492i bk15: 16a 406380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00774925

========= L2 cache stats =========
L2_cache_bank[0]: Access = 422, Miss = 49, Miss_rate = 0.116, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 426, Miss = 56, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 419, Miss = 53, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 427, Miss = 54, Miss_rate = 0.126, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 451, Miss = 54, Miss_rate = 0.120, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 399, Miss = 51, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3184
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0571
	minimum = 6
	maximum = 48
Network latency average = 9.33692
	minimum = 6
	maximum = 34
Slowest packet = 14951
Flit latency average = 9.29435
	minimum = 6
	maximum = 33
Slowest flit = 23992
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0343385
	minimum = 0.0246154 (at node 20)
	maximum = 0.0569231 (at node 44)
Accepted packet rate average = 0.0343385
	minimum = 0.0246154 (at node 20)
	maximum = 0.0569231 (at node 44)
Injected flit rate average = 0.0515077
	minimum = 0.0246154 (at node 20)
	maximum = 0.0938462 (at node 44)
Accepted flit rate average= 0.0515077
	minimum = 0.0384615 (at node 29)
	maximum = 0.0769231 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.3313 (4 samples)
	minimum = 6 (4 samples)
	maximum = 67.75 (4 samples)
Network latency average = 12.9748 (4 samples)
	minimum = 6 (4 samples)
	maximum = 44 (4 samples)
Flit latency average = 12.3408 (4 samples)
	minimum = 6 (4 samples)
	maximum = 43.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0138897 (4 samples)
	minimum = 0.0102399 (4 samples)
	maximum = 0.022061 (4 samples)
Accepted packet rate average = 0.0138897 (4 samples)
	minimum = 0.0102399 (4 samples)
	maximum = 0.022061 (4 samples)
Injected flit rate average = 0.0210428 (4 samples)
	minimum = 0.0102399 (4 samples)
	maximum = 0.0440703 (4 samples)
Accepted flit rate average = 0.0210428 (4 samples)
	minimum = 0.0153181 (4 samples)
	maximum = 0.0323686 (4 samples)
Injected packet size average = 1.51499 (4 samples)
Accepted packet size average = 1.51499 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 46 sec (106 sec)
gpgpu_simulation_rate = 44534 (inst/sec)
gpgpu_simulation_rate = 10520 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 172528
gpu_sim_insn = 1253132
gpu_ipc =       7.2634
gpu_tot_sim_cycle = 1514875
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.9434
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 7975
partiton_reqs_in_parallel = 3795616
partiton_reqs_in_parallel_total    = 4816093
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.6848
partiton_reqs_in_parallel_util = 3795616
partiton_reqs_in_parallel_util_total    = 4816093
gpu_sim_cycle_parition_util = 172528
gpu_tot_sim_cycle_parition_util    = 218917
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9019
L2_BW  =       2.4052 GB/Sec
L2_BW_total  =       0.8382 GB/Sec
gpu_total_sim_rate=24890

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0483
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
111, 111, 110, 111, 110, 111, 110, 111, 126, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 464, 111, 111, 111, 126, 111, 111, 111, 126, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5461
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 541
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37161	W0_Idle:2226517	W0_Scoreboard:4019934	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 1790 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 1514699 
mrq_lat_table:1181 	72 	117 	271 	84 	214 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8698 	2386 	14 	1 	515 	258 	1298 	16 	18 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5683 	249 	79 	0 	5237 	15 	0 	0 	1 	516 	258 	1297 	16 	18 	27 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8073 	2442 	1605 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	305 	28 	0 	2 	2 	9 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         9         6         4         3         4         2         2         1 
dram[1]:         2         0         8         8        16        16        16         0         6        10         5         2         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         4         6         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11        10         4         3         4         0         4         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         5         7         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0        10         6         6         3         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         9         7         4         3         1         1         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8         8         2         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16         8         6         4         2         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         7         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0        10         6         4         4         1         0         0         4 
maximum service time to same row:
dram[0]:      5742      4567      6305     58757     69654     80159      1007      1007    104255      1025    103021     76069     81248     69317     89016      7641 
dram[1]:    123416     76242      4580     87876     11448     11448       971       974      1970     82585     73553     54277     65812         0      6226     49601 
dram[2]:     74631       858    106081    120495     11447     61363     64570     50196    105687       993     54823     58029    100612    158615     92943     11391 
dram[3]:     90760    113550    110692     77520     89207     11448       987     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:      4476     47534     73787     79223     98472     11449     57707       971     73980      1783    105606     58530     99042      6012    157523     47043 
dram[5]:      2929      3862    140081      4581     11447     11452     64573       982     51180    113358    109190     66032     91336     58140     97553      4839 
dram[6]:      2678      5402     61972     33905     11446    133631    161493       967     78882     72268     48460     85025      2022     91596     21006     78020 
dram[7]:    124154     60206     48993     94404     11447     11452       987     24921     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     11114     85030     52179     11446     11449    167029    169718     37841     88859     56262     65438     68916      2558    122521    122433 
dram[9]:      3780     72181    108119    106927    100656     11452    108937       973     46035     32385    112180     77793    108821     67403    104795      4530 
dram[10]:     36500    161216     66745      4584    139143     96956     64572       988     62732     37313     54275    120721      1534         0         0     86260 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  5.000000  3.500000  2.666667  2.000000  2.666667  2.000000  1.333333  3.500000 
dram[1]:  5.333333  4.000000  8.000000  3.750000  8.500000  8.500000  8.500000 16.000000  4.333333  4.000000  2.600000  2.333333  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  3.400000 10.000000  2.000000  2.666667  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.000000  1.500000  3.666667  8.000000  2.500000  1.500000 
dram[4]:  4.500000  6.000000  5.500000  9.500000  8.500000  8.500000  9.500000 16.000000  2.375000  5.000000  2.000000  4.000000  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  2.333333  1.777778  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  3.500000  3.000000  2.285714  1.833333  7.500000  2.500000  2.750000  3.666667 
dram[7]:  2.333333  2.500000  9.500000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  3.600000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  6.000000  9.500000 16.000000 16.000000  8.500000  8.500000  4.333333  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.000000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  2.285714  2.250000  2.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2051/464 = 4.420259
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         7         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         5         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         5         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         1         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 331
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:       1698       514     14641     13868     39319     32233      2358      2515     12072      2180       340      1885     15961       608     29299       419
dram[1]:        638       306     13534     19160     36051     36056      2196      2412      1284      2169      3203       921       198    none         144       227
dram[2]:        610      2570     17243     19596     36099     32232      8556      5014      1192      1624      4535       313     14319       170     26433       199
dram[3]:        383       701     14709     12325     33891     38170      2148     11232      2257      6085       411     26289     10488       376      5320      9689
dram[4]:        491       169     20994     12340     42102     37154      2586      2240      6510      1003       617     13515       613       770       136      7798
dram[5]:        169       169     34762     12237     32086     38114      2888      2140      8133      5726      7800       303     10429     10159       115       139
dram[6]:        156       169     21024     18107     36479     32496      9745      2302      1129      1273      4989     10694       200       212      5635      2947
dram[7]:        621       441     12308     22434     35396     31528      2277      3721      1933       948       393       450      4603       227       884     26311
dram[8]:        770      2546     14354     12314     35428     35469     10115      2104      1246      1706      1988      2255       664       152       380       205
dram[9]:        787      1483     13764     13739     31527     35560      8378      2323      2774      1303       511       355     18602      3964      1045       624
dram[10]:       5031     13588     17148     12220     35960     31542      3360      2415      1228       918      1176      2203       337    none      none       14345
maximum mf latency per bank:
dram[0]:        359       358     10601     16088     59519     10688       449       494    103709       531       352     14106     63848       353    114622       352
dram[1]:        359       341     10616     71089     10638     10698       455       496       501     17637     14004      8206       341         0       341       341
dram[2]:        341       355     40831     10636     10660     25891    105621     46173       474       530     72632       359    106848       341     72004       341
dram[3]:        341       358     10613     36173     10689     10715       395     84713     15923     79497       369    103748     72099       341     45585     27287
dram[4]:        353       342     10613     10627    105620     20676     11622       449     79498       518       358    103749       358       250       347     45586
dram[5]:        341       342    116450     10621     10675     10724     15064       435     95544     79496    103748       358     40985     57839       347       347
dram[6]:        337       341     10613     36311     10641     10697    130470       445       453       490     72633    111252       352       347     31034     28525
dram[7]:        347       352     10607    126834     10641     10680       417     25148     11647       493       358       359     20901       341       352     78067
dram[8]:        358     10558     24177     10616     10636     10691    135865       455       514       492     14019     20880       347       341       250       341
dram[9]:        352       359     10603     10615     10651     10685    105736       471      9457       489       345       359     72011     20874       358       362
dram[10]:      35515     51696     39320     10612    116457     10675     12699       469       498       506      6492     20881       352         0         0     61703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=726849 n_nop=726161 n_act=43 n_pre=27 n_req=171 n_rd=596 n_write=22 bw_util=0.0017
n_activity=2984 dram_eff=0.4142
bk0: 20a 726706i bk1: 16a 726736i bk2: 44a 726706i bk3: 48a 726620i bk4: 68a 726665i bk5: 72a 726512i bk6: 64a 726695i bk7: 64a 726535i bk8: 40a 726486i bk9: 28a 726482i bk10: 28a 726737i bk11: 36a 726673i bk12: 20a 726732i bk13: 20a 726704i bk14: 12a 726754i bk15: 16a 726749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00741419
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=726849 n_nop=726130 n_act=38 n_pre=23 n_req=190 n_rd=624 n_write=34 bw_util=0.001811
n_activity=3106 dram_eff=0.4237
bk0: 36a 726660i bk1: 8a 726806i bk2: 48a 726685i bk3: 48a 726599i bk4: 68a 726638i bk5: 68a 726532i bk6: 68a 726666i bk7: 64a 726570i bk8: 44a 726494i bk9: 52a 726434i bk10: 44a 726643i bk11: 44a 726611i bk12: 16a 726759i bk13: 0a 726844i bk14: 8a 726803i bk15: 8a 726805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00641949
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=726849 n_nop=726090 n_act=50 n_pre=34 n_req=192 n_rd=644 n_write=31 bw_util=0.001857
n_activity=3492 dram_eff=0.3866
bk0: 8a 726803i bk1: 4a 726827i bk2: 48a 726654i bk3: 40a 726653i bk4: 68a 726607i bk5: 76a 726448i bk6: 68a 726644i bk7: 68a 726556i bk8: 56a 726362i bk9: 40a 726509i bk10: 52a 726502i bk11: 48a 726593i bk12: 28a 726650i bk13: 4a 726809i bk14: 12a 726752i bk15: 24a 726729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00573434
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=726849 n_nop=726086 n_act=46 n_pre=30 n_req=198 n_rd=652 n_write=35 bw_util=0.00189
n_activity=3452 dram_eff=0.398
bk0: 8a 726799i bk1: 8a 726791i bk2: 52a 726640i bk3: 64a 726534i bk4: 68a 726632i bk5: 64a 726558i bk6: 64a 726685i bk7: 72a 726483i bk8: 52a 726414i bk9: 60a 726370i bk10: 44a 726581i bk11: 24a 726716i bk12: 24a 726697i bk13: 16a 726763i bk14: 24a 726683i bk15: 8a 726785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00562015
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=726849 n_nop=726113 n_act=42 n_pre=26 n_req=188 n_rd=640 n_write=28 bw_util=0.001838
n_activity=3275 dram_eff=0.4079
bk0: 20a 726735i bk1: 12a 726777i bk2: 40a 726728i bk3: 56a 726602i bk4: 68a 726646i bk5: 68a 726533i bk6: 72a 726676i bk7: 64a 726591i bk8: 64a 726292i bk9: 64a 726423i bk10: 40a 726626i bk11: 32a 726745i bk12: 8a 726785i bk13: 4a 726825i bk14: 12a 726771i bk15: 16a 726739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00517852
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=726849 n_nop=726100 n_act=45 n_pre=29 n_req=192 n_rd=644 n_write=31 bw_util=0.001857
n_activity=3395 dram_eff=0.3976
bk0: 12a 726784i bk1: 12a 726788i bk2: 40a 726735i bk3: 56a 726601i bk4: 72a 726602i bk5: 64a 726562i bk6: 64a 726697i bk7: 64a 726576i bk8: 52a 726407i bk9: 60a 726428i bk10: 48a 726619i bk11: 48a 726524i bk12: 8a 726783i bk13: 16a 726730i bk14: 8a 726776i bk15: 20a 726727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00538351
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=726849 n_nop=726072 n_act=46 n_pre=30 n_req=203 n_rd=664 n_write=37 bw_util=0.001929
n_activity=3532 dram_eff=0.3969
bk0: 16a 726769i bk1: 8a 726804i bk2: 40a 726726i bk3: 52a 726618i bk4: 64a 726669i bk5: 68a 726536i bk6: 68a 726638i bk7: 64a 726530i bk8: 48a 726548i bk9: 52a 726401i bk10: 52a 726577i bk11: 36a 726635i bk12: 32a 726676i bk13: 12a 726768i bk14: 28a 726678i bk15: 24a 726660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00619799
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=726849 n_nop=726146 n_act=38 n_pre=22 n_req=181 n_rd=616 n_write=27 bw_util=0.001769
n_activity=3011 dram_eff=0.4271
bk0: 16a 726736i bk1: 12a 726773i bk2: 56a 726658i bk3: 52a 726598i bk4: 64a 726672i bk5: 68a 726538i bk6: 64a 726672i bk7: 72a 726508i bk8: 64a 726479i bk9: 56a 726387i bk10: 32a 726724i bk11: 24a 726705i bk12: 12a 726768i bk13: 8a 726801i bk14: 8a 726791i bk15: 8a 726791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00568894
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=726849 n_nop=726137 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.001794
n_activity=3038 dram_eff=0.4292
bk0: 16a 726743i bk1: 12a 726769i bk2: 56a 726640i bk3: 56a 726603i bk4: 64a 726679i bk5: 64a 726568i bk6: 68a 726659i bk7: 68a 726523i bk8: 48a 726520i bk9: 36a 726514i bk10: 36a 726673i bk11: 36a 726635i bk12: 20a 726709i bk13: 12a 726784i bk14: 4a 726825i bk15: 20a 726749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00456353
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=726849 n_nop=726210 n_act=36 n_pre=20 n_req=160 n_rd=564 n_write=19 bw_util=0.001604
n_activity=2427 dram_eff=0.4804
bk0: 8a 726789i bk1: 8a 726790i bk2: 52a 726675i bk3: 52a 726608i bk4: 68a 726643i bk5: 64a 726574i bk6: 68a 726631i bk7: 64a 726535i bk8: 36a 726579i bk9: 36a 726514i bk10: 12a 726815i bk11: 36a 726719i bk12: 12a 726760i bk13: 20a 726703i bk14: 12a 726756i bk15: 16a 726724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00476165
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=726849 n_nop=726126 n_act=43 n_pre=29 n_req=186 n_rd=620 n_write=31 bw_util=0.001791
n_activity=3227 dram_eff=0.4035
bk0: 20a 726725i bk1: 12a 726759i bk2: 52a 726686i bk3: 56a 726610i bk4: 72a 726585i bk5: 68a 726520i bk6: 68a 726642i bk7: 64a 726553i bk8: 48a 726502i bk9: 52a 726358i bk10: 28a 726698i bk11: 40a 726625i bk12: 24a 726709i bk13: 0a 726840i bk14: 0a 726846i bk15: 16a 726737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00463232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 635, Miss = 74, Miss_rate = 0.117, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 84, Miss_rate = 0.135, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 589, Miss = 76, Miss_rate = 0.129, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 85, Miss_rate = 0.147, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 606, Miss = 87, Miss_rate = 0.144, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 636, Miss = 79, Miss_rate = 0.124, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 648, Miss = 78, Miss_rate = 0.120, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13397
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3187
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26367
icnt_total_pkts_simt_to_mem=14376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.21277
	minimum = 6
	maximum = 23
Network latency average = 7.19895
	minimum = 6
	maximum = 23
Slowest packet = 20991
Flit latency average = 6.73672
	minimum = 6
	maximum = 22
Slowest flit = 31777
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000507515
	minimum = 0.000185478 (at node 4)
	maximum = 0.00083755 (at node 32)
Accepted packet rate average = 0.000507515
	minimum = 0.000185478 (at node 4)
	maximum = 0.00083755 (at node 32)
Injected flit rate average = 0.000765909
	minimum = 0.000185478 (at node 4)
	maximum = 0.00161714 (at node 32)
Accepted flit rate average= 0.000765909
	minimum = 0.000370956 (at node 4)
	maximum = 0.00143746 (at node 21)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3076 (5 samples)
	minimum = 6 (5 samples)
	maximum = 58.8 (5 samples)
Network latency average = 11.8196 (5 samples)
	minimum = 6 (5 samples)
	maximum = 39.8 (5 samples)
Flit latency average = 11.22 (5 samples)
	minimum = 6 (5 samples)
	maximum = 39 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0112133 (5 samples)
	minimum = 0.00822901 (5 samples)
	maximum = 0.0178163 (5 samples)
Accepted packet rate average = 0.0112133 (5 samples)
	minimum = 0.00822901 (5 samples)
	maximum = 0.0178163 (5 samples)
Injected flit rate average = 0.0169874 (5 samples)
	minimum = 0.00822901 (5 samples)
	maximum = 0.0355797 (5 samples)
Accepted flit rate average = 0.0169874 (5 samples)
	minimum = 0.0123287 (5 samples)
	maximum = 0.0261823 (5 samples)
Injected packet size average = 1.51493 (5 samples)
Accepted packet size average = 1.51493 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 0 sec (240 sec)
gpgpu_simulation_rate = 24890 (inst/sec)
gpgpu_simulation_rate = 6311 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1434
gpu_sim_insn = 1117092
gpu_ipc =     779.0042
gpu_tot_sim_cycle = 1738459
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.0788
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 8007
partiton_reqs_in_parallel = 31548
partiton_reqs_in_parallel_total    = 8611709
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.9718
partiton_reqs_in_parallel_util = 31548
partiton_reqs_in_parallel_util_total    = 8611709
gpu_sim_cycle_parition_util = 1434
gpu_tot_sim_cycle_parition_util    = 391445
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13397
L2_BW  =     206.2246 GB/Sec
L2_BW_total  =       0.9005 GB/Sec
gpu_total_sim_rate=28707

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130190
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 131, 132, 146, 132, 147, 147, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 153, 153, 153, 168, 153, 506, 153, 153, 153, 168, 153, 153, 153, 168, 168, 153, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8430
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 937
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43161	W0_Idle:2238364	W0_Scoreboard:4034283	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 1516 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 1738458 
mrq_lat_table:1181 	72 	117 	271 	84 	214 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11687 	2511 	20 	1 	515 	258 	1298 	16 	18 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7394 	401 	244 	359 	5837 	108 	40 	0 	1 	516 	258 	1297 	16 	18 	27 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9786 	2750 	1632 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	307 	28 	0 	2 	2 	9 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         9         6         4         3         4         2         2         1 
dram[1]:         2         0         8         8        16        16        16         0         6        10         5         2         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         4         6         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11        10         4         3         4         0         4         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         5         7         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0        10         6         6         3         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         9         7         4         3         1         1         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8         8         2         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16         8         6         4         2         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         7         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0        10         6         4         4         1         0         0         4 
maximum service time to same row:
dram[0]:      5742      4567      6305     58757     69654     80159      1007      1007    104255      1025    103021     76069     81248     69317     89016      7641 
dram[1]:    123416     76242      4580     87876     11448     11448       971       974      1970     82585     73553     54277     65812         0      6226     49601 
dram[2]:     74631       858    106081    120495     11447     61363     64570     50196    105687       993     54823     58029    100612    158615     92943     11391 
dram[3]:     90760    113550    110692     77520     89207     11448       987     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:      4476     47534     73787     79223     98472     11449     57707       971     73980      1783    105606     58530     99042      6012    157523     47043 
dram[5]:      2929      3862    140081      4581     11447     11452     64573       982     51180    113358    109190     66032     91336     58140     97553      4839 
dram[6]:      2678      5402     61972     33905     11446    133631    161493       967     78882     72268     48460     85025      2022     91596     21006     78020 
dram[7]:    124154     60206     48993     94404     11447     11452       987     24921     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     11114     85030     52179     11446     11449    167029    169718     37841     88859     56262     65438     68916      2558    122521    122433 
dram[9]:      3780     72181    108119    106927    100656     11452    108937       973     46035     32385    112180     77793    108821     67403    104795      4530 
dram[10]:     36500    161216     66745      4584    139143     96956     64572       988     62732     37313     54275    120721      1534         0         0     86260 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  5.000000  3.500000  2.666667  2.000000  2.666667  2.000000  1.333333  3.500000 
dram[1]:  5.333333  4.000000  8.000000  3.750000  8.500000  8.500000  8.500000 16.000000  4.333333  4.000000  2.600000  2.333333  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  3.400000 10.000000  2.000000  2.666667  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.000000  1.500000  3.666667  8.000000  2.500000  1.500000 
dram[4]:  4.500000  6.000000  5.500000  9.500000  8.500000  8.500000  9.500000 16.000000  2.375000  5.000000  2.000000  4.000000  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  2.333333  1.777778  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  3.500000  3.000000  2.285714  1.833333  7.500000  2.500000  2.750000  3.666667 
dram[7]:  2.333333  2.500000  9.500000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  3.600000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  6.000000  9.500000 16.000000 16.000000  8.500000  8.500000  4.333333  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.000000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  2.285714  2.250000  2.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2051/464 = 4.420259
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         7         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         5         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         5         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         1         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 331
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:       1698       514     14679     13912     39463     32363      3030      3124     12585      2738       577      2062     15961       608     29299       419
dram[1]:        638       306     13601     19233     36187     36157      2826      3070      1729      2524      3291      1037       198    none         144       227
dram[2]:        610      2570     17321     19640     36266     32326      9162      5707      1470      2104      4622       437     14319       170     26433       199
dram[3]:        383       701     14725     12351     33975     38285      2836     11796      2642      6437       510     26427     10488       376      5320      9689
dram[4]:        491       169     21079     12373     42219     37300      3214      2929      6797      1287       735     13661       613       770       136      7798
dram[5]:        169       169     34833     12237     32193     38274      3613      2831      8509      6073      7896       387     10429     10159       115       139
dram[6]:        156       169     21061     18154     36690     32650     10382      3035      1552      1649      5079     10847       200       212      5635      2947
dram[7]:        621       441     12329     22493     35582     31698      3010      4310      2396      1331       545       539      4603       227       884     26311
dram[8]:        770      2546     14401     12356     35617     35614     10770      2703      1809      2324      2179      2332      3725       152       380       205
dram[9]:        787      1483     13810     13785     31674     35731      9012      2994      3340      1847       720       473     18602      3964      1045       624
dram[10]:       5031     13588     17201     12279     36112     31686      3959      3153      1696      1236      1346      2339       337    none      none       14345
maximum mf latency per bank:
dram[0]:        359       358     10601     16088     59519     10688       449       494    103709       531       363     14106     63848       353    114622       352
dram[1]:        359       341     10616     71089     10638     10698       455       496       501     17637     14004      8206       341         0       341       341
dram[2]:        341       355     40831     10636     10660     25891    105621     46173       474       530     72632       359    106848       341     72004       341
dram[3]:        341       358     10613     36173     10689     10715       395     84713     15923     79497       369    103748     72099       341     45585     27287
dram[4]:        353       342     10613     10627    105620     20676     11622       449     79498       518       358    103749       358       250       347     45586
dram[5]:        341       342    116450     10621     10675     10724     15064       497     95544     79496    103748       358     40985     57839       347       347
dram[6]:        337       341     10613     36311     10641     10697    130470       468       453       490     72633    111252       352       347     31034     28525
dram[7]:        347       352     10607    126834     10641     10680       417     25148     11647       549       363       359     20901       341       352     78067
dram[8]:        358     10558     24177     10616     10636     10691    135865       455       514       492     14019     20880       347       341       250       341
dram[9]:        352       359     10603     10615     10651     10685    105736       471      9457       489       345       359     72011     20874       358       362
dram[10]:      35515     51696     39320     10612    116457     10675     12699       469       498       506      6492     20881       352         0         0     61703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729510 n_nop=728822 n_act=43 n_pre=27 n_req=171 n_rd=596 n_write=22 bw_util=0.001694
n_activity=2984 dram_eff=0.4142
bk0: 20a 729367i bk1: 16a 729397i bk2: 44a 729367i bk3: 48a 729281i bk4: 68a 729326i bk5: 72a 729173i bk6: 64a 729356i bk7: 64a 729196i bk8: 40a 729147i bk9: 28a 729143i bk10: 28a 729398i bk11: 36a 729334i bk12: 20a 729393i bk13: 20a 729365i bk14: 12a 729415i bk15: 16a 729410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00738715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729510 n_nop=728791 n_act=38 n_pre=23 n_req=190 n_rd=624 n_write=34 bw_util=0.001804
n_activity=3106 dram_eff=0.4237
bk0: 36a 729321i bk1: 8a 729467i bk2: 48a 729346i bk3: 48a 729260i bk4: 68a 729299i bk5: 68a 729193i bk6: 68a 729327i bk7: 64a 729231i bk8: 44a 729155i bk9: 52a 729095i bk10: 44a 729304i bk11: 44a 729272i bk12: 16a 729420i bk13: 0a 729505i bk14: 8a 729464i bk15: 8a 729466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00639607
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729510 n_nop=728751 n_act=50 n_pre=34 n_req=192 n_rd=644 n_write=31 bw_util=0.001851
n_activity=3492 dram_eff=0.3866
bk0: 8a 729464i bk1: 4a 729488i bk2: 48a 729315i bk3: 40a 729314i bk4: 68a 729268i bk5: 76a 729109i bk6: 68a 729305i bk7: 68a 729217i bk8: 56a 729023i bk9: 40a 729170i bk10: 52a 729163i bk11: 48a 729254i bk12: 28a 729311i bk13: 4a 729470i bk14: 12a 729413i bk15: 24a 729390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00571342
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729510 n_nop=728747 n_act=46 n_pre=30 n_req=198 n_rd=652 n_write=35 bw_util=0.001883
n_activity=3452 dram_eff=0.398
bk0: 8a 729460i bk1: 8a 729452i bk2: 52a 729301i bk3: 64a 729195i bk4: 68a 729293i bk5: 64a 729219i bk6: 64a 729346i bk7: 72a 729144i bk8: 52a 729075i bk9: 60a 729031i bk10: 44a 729242i bk11: 24a 729377i bk12: 24a 729358i bk13: 16a 729424i bk14: 24a 729344i bk15: 8a 729446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00559965
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729510 n_nop=728774 n_act=42 n_pre=26 n_req=188 n_rd=640 n_write=28 bw_util=0.001831
n_activity=3275 dram_eff=0.4079
bk0: 20a 729396i bk1: 12a 729438i bk2: 40a 729389i bk3: 56a 729263i bk4: 68a 729307i bk5: 68a 729194i bk6: 72a 729337i bk7: 64a 729252i bk8: 64a 728953i bk9: 64a 729084i bk10: 40a 729287i bk11: 32a 729406i bk12: 8a 729446i bk13: 4a 729486i bk14: 12a 729432i bk15: 16a 729400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00515963
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729510 n_nop=728761 n_act=45 n_pre=29 n_req=192 n_rd=644 n_write=31 bw_util=0.001851
n_activity=3395 dram_eff=0.3976
bk0: 12a 729445i bk1: 12a 729449i bk2: 40a 729396i bk3: 56a 729262i bk4: 72a 729263i bk5: 64a 729223i bk6: 64a 729358i bk7: 64a 729237i bk8: 52a 729068i bk9: 60a 729089i bk10: 48a 729280i bk11: 48a 729185i bk12: 8a 729444i bk13: 16a 729391i bk14: 8a 729437i bk15: 20a 729388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00536387
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729510 n_nop=728733 n_act=46 n_pre=30 n_req=203 n_rd=664 n_write=37 bw_util=0.001922
n_activity=3532 dram_eff=0.3969
bk0: 16a 729430i bk1: 8a 729465i bk2: 40a 729387i bk3: 52a 729279i bk4: 64a 729330i bk5: 68a 729197i bk6: 68a 729299i bk7: 64a 729191i bk8: 48a 729209i bk9: 52a 729062i bk10: 52a 729238i bk11: 36a 729296i bk12: 32a 729337i bk13: 12a 729429i bk14: 28a 729339i bk15: 24a 729321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00617538
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729510 n_nop=728807 n_act=38 n_pre=22 n_req=181 n_rd=616 n_write=27 bw_util=0.001763
n_activity=3011 dram_eff=0.4271
bk0: 16a 729397i bk1: 12a 729434i bk2: 56a 729319i bk3: 52a 729259i bk4: 64a 729333i bk5: 68a 729199i bk6: 64a 729333i bk7: 72a 729169i bk8: 64a 729140i bk9: 56a 729048i bk10: 32a 729385i bk11: 24a 729366i bk12: 12a 729429i bk13: 8a 729462i bk14: 8a 729452i bk15: 8a 729452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00566819
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729510 n_nop=728798 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.001788
n_activity=3038 dram_eff=0.4292
bk0: 16a 729404i bk1: 12a 729430i bk2: 56a 729301i bk3: 56a 729264i bk4: 64a 729340i bk5: 64a 729229i bk6: 68a 729320i bk7: 68a 729184i bk8: 48a 729181i bk9: 36a 729175i bk10: 36a 729334i bk11: 36a 729296i bk12: 20a 729370i bk13: 12a 729445i bk14: 4a 729486i bk15: 20a 729410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00454689
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729510 n_nop=728871 n_act=36 n_pre=20 n_req=160 n_rd=564 n_write=19 bw_util=0.001598
n_activity=2427 dram_eff=0.4804
bk0: 8a 729450i bk1: 8a 729451i bk2: 52a 729336i bk3: 52a 729269i bk4: 68a 729304i bk5: 64a 729235i bk6: 68a 729292i bk7: 64a 729196i bk8: 36a 729240i bk9: 36a 729175i bk10: 12a 729476i bk11: 36a 729380i bk12: 12a 729421i bk13: 20a 729364i bk14: 12a 729417i bk15: 16a 729385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00474428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729510 n_nop=728787 n_act=43 n_pre=29 n_req=186 n_rd=620 n_write=31 bw_util=0.001785
n_activity=3227 dram_eff=0.4035
bk0: 20a 729386i bk1: 12a 729420i bk2: 52a 729347i bk3: 56a 729271i bk4: 72a 729246i bk5: 68a 729181i bk6: 68a 729303i bk7: 64a 729214i bk8: 48a 729163i bk9: 52a 729019i bk10: 28a 729359i bk11: 40a 729286i bk12: 24a 729370i bk13: 0a 729501i bk14: 0a 729507i bk15: 16a 729398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00461543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 767, Miss = 74, Miss_rate = 0.096, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 746, Miss = 84, Miss_rate = 0.113, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 721, Miss = 76, Miss_rate = 0.105, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 85, Miss_rate = 0.121, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 734, Miss = 87, Miss_rate = 0.119, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 770, Miss = 79, Miss_rate = 0.103, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1052, Miss = 78, Miss_rate = 0.074, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 711, Miss = 67, Miss_rate = 0.094, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16517
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3187
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31535
icnt_total_pkts_simt_to_mem=18568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.7462
	minimum = 6
	maximum = 303
Network latency average = 16.9295
	minimum = 6
	maximum = 266
Slowest packet = 29419
Flit latency average = 17.6212
	minimum = 6
	maximum = 265
Slowest flit = 44478
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.043545
	minimum = 0.0321005 (at node 20)
	maximum = 0.140963 (at node 44)
Accepted packet rate average = 0.043545
	minimum = 0.0321005 (at node 20)
	maximum = 0.140963 (at node 44)
Injected flit rate average = 0.0653175
	minimum = 0.0390789 (at node 2)
	maximum = 0.174459 (at node 44)
Accepted flit rate average= 0.0653175
	minimum = 0.0516399 (at node 45)
	maximum = 0.24843 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.714 (6 samples)
	minimum = 6 (6 samples)
	maximum = 99.5 (6 samples)
Network latency average = 12.6713 (6 samples)
	minimum = 6 (6 samples)
	maximum = 77.5 (6 samples)
Flit latency average = 12.2869 (6 samples)
	minimum = 6 (6 samples)
	maximum = 76.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0166019 (6 samples)
	minimum = 0.0122076 (6 samples)
	maximum = 0.0383407 (6 samples)
Accepted packet rate average = 0.0166019 (6 samples)
	minimum = 0.0122076 (6 samples)
	maximum = 0.0383407 (6 samples)
Injected flit rate average = 0.0250424 (6 samples)
	minimum = 0.0133707 (6 samples)
	maximum = 0.0587263 (6 samples)
Accepted flit rate average = 0.0250424 (6 samples)
	minimum = 0.0188806 (6 samples)
	maximum = 0.0632236 (6 samples)
Injected packet size average = 1.50841 (6 samples)
Accepted packet size average = 1.50841 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 7 sec (247 sec)
gpgpu_simulation_rate = 28707 (inst/sec)
gpgpu_simulation_rate = 7038 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 27494
gpu_sim_insn = 1294722
gpu_ipc =      47.0911
gpu_tot_sim_cycle = 1993175
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.2071
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 8007
partiton_reqs_in_parallel = 604868
partiton_reqs_in_parallel_total    = 8643257
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6399
partiton_reqs_in_parallel_util = 604868
partiton_reqs_in_parallel_util_total    = 8643257
gpu_sim_cycle_parition_util = 27494
gpu_tot_sim_cycle_parition_util    = 392879
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 16221
partiton_replys_in_parallel_total    = 16517
L2_BW  =      55.9210 GB/Sec
L2_BW_total  =       1.5568 GB/Sec
gpu_total_sim_rate=30163

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0301
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177804
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
155, 155, 154, 155, 154, 155, 169, 155, 170, 170, 155, 170, 155, 155, 534, 155, 178, 178, 178, 178, 178, 178, 178, 178, 178, 193, 178, 178, 178, 178, 178, 178, 176, 176, 477, 191, 176, 529, 176, 176, 176, 335, 176, 176, 176, 191, 191, 176, 155, 155, 155, 155, 378, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9109
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3286
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 937
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49520	W0_Idle:2326726	W0_Scoreboard:4541763	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 829 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 1992806 
mrq_lat_table:3635 	115 	196 	555 	152 	221 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26614 	3784 	20 	1 	515 	260 	1302 	28 	18 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	21702 	465 	244 	359 	7666 	108 	40 	0 	1 	516 	260 	1301 	28 	18 	27 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21902 	2873 	1637 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	355 	28 	1 	3 	2 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         9         6         5         7        10         2         3         6 
dram[1]:        12         4         8         8        16        16        16        16         6        10        12         6         8        10         4         4 
dram[2]:         4         2         8         8        16        15        17        16         7        10         6        12        10         3         2        12 
dram[3]:         4         2         9         9        16        16        16        18        11        10         5         6         6        14         4         6 
dram[4]:         8        12         9        10        16        16        17        16         6         8        11         8        10        22        10         7 
dram[5]:         6         6         9        10        16        16        17        16        10         6        10        10         4         4        12         8 
dram[6]:        14         4        16        10        16        16        16        16         9         7        11         6        14         4        10         8 
dram[7]:         4        20        10         9        16        16        16        16         8         8         6         6         8         4         4         2 
dram[8]:         2         4         9        10        16        16        16        16         8         6        12         6         8         6         1        10 
dram[9]:         2        11         9         9        16        16        16        16        15         7        12         8         3        10         3         4 
dram[10]:         6         2        10        10        16        16        17        16        10         6         6         4        12        28         2         4 
maximum service time to same row:
dram[0]:      5742      4567      6305     58757     69654     80159      1007      1007    104255      1336    103021     76069     81248     69317     89016      7641 
dram[1]:    123416     76242      4580     87876     11448     11448       971       974      1970     82585     73553     54277     65812     19014      6226     49601 
dram[2]:     74631       858    106081    120495     11447     61363     64570     50196    105687       993     54823     58029    100612    158615     92943     11391 
dram[3]:     90760    113550    110692     77520     89207     11448       987     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:      4476     47534     73787     79223     98472     11449     57707       971     73980      2426    105606     58530     99042      9411    157523     47043 
dram[5]:      2929      3862    140081      4581     11447     11452     64573       982     51180    113358    109190     66032     91336     58140     97553      4839 
dram[6]:      3386      5402     61972     33905     11446    133631    161493      3460     78882     72268     48460     85025     15820     91596     21006     78020 
dram[7]:    124154     60206     48993     94404     11447     11452       987     24921     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     11114     85030     52179     11446     11449    167029    169718     37841     88859     56262     65438     68916      2558    122521    122433 
dram[9]:      3780     72181    108119    106927    100656     11452    108937       973     46035     32385    112180     77793    108821     67403    104795      4530 
dram[10]:     36500    161216     66745      4584    139143     96956     64572       988     62732     37313     54275    120721     16785     13728      1116     86260 
average row accesses per activate:
dram[0]:  4.857143  3.857143  4.857143 10.333333  4.333333  5.200000  4.200000  5.250000  3.555556  2.333333  2.545455  2.312500  2.875000  6.500000  4.000000  2.888889 
dram[1]:  4.833333  3.166667  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  3.090909  3.875000  3.166667  2.916667  4.400000  3.000000  5.600000  5.166667 
dram[2]:  4.200000  6.750000  4.000000  4.857143  5.250000  4.000000  5.000000  4.000000  2.666667  4.625000  2.200000  3.153846  2.875000  6.000000  4.400000  7.000000 
dram[3]:  7.666667  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  2.769231  2.400000  3.875000  4.000000  3.222222  2.111111 
dram[4]:  3.375000  3.428571  6.600000  6.333333  9.000000  4.500000  9.500000  8.500000  2.384615  4.714286  2.466667  4.125000  2.428571  4.000000  3.375000  3.181818 
dram[5]:  5.000000  2.333333  5.666667  5.571429  4.166667  5.500000  9.000000  4.750000  2.636364  2.692308  2.500000  2.052632  5.250000  4.428571  2.875000  5.166667 
dram[6]:  5.200000  5.000000  5.500000  6.600000  5.500000  5.200000  4.200000  4.000000  2.187500  2.153846  2.444444  2.714286  3.571429  4.800000  3.222222  3.100000 
dram[7]:  4.666667  4.142857  6.142857  4.625000  5.750000  4.800000  5.000000  5.500000  3.714286  2.769231  2.285714  2.615385  2.777778  5.800000  2.545455  5.200000 
dram[8]:  4.000000  3.125000  4.222222  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.545455  2.727273  2.050000  5.600000  7.000000  6.000000  6.200000 
dram[9]:  4.125000  3.142857  6.666667  5.250000  4.000000  3.000000  8.500000  8.500000  3.428571  2.636364  2.928571  3.000000  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  4.200000  3.888889  2.500000  3.076923  2.000000  5.000000  5.666667  6.666667  3.571429 
average row locality = 4986/1305 = 3.820690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         6         7         6        11         9        12        12        11 
dram[1]:        12         8        11         8         1         2         0         0         7         7        10        10        10         6        12        14 
dram[2]:         9        11        10        11         1         2         1         0         7         9        13        13         8        13        10        13 
dram[3]:        11        11        11        13         3         2         0         2         9         4        10         8        12        11        11         5 
dram[4]:        11        10        11        13         0         3         1         0         5         7         9        10         6        12        11        13 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        13         9        12 
dram[6]:        13        11         9        11         1         3         0         0         6         5        13        10        10        10         9        12 
dram[7]:        13        12        12        12         2         3         0         0         4         9        10        10         9        12         9        11 
dram[8]:        10         9        12        11         2         1         0         0         7         6         8        10        15        13        11        14 
dram[9]:        14         9        13        14         2         1         0         0         3         6        11        12        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         8         7        13         7        11        15         8        10 
total reads: 1380
min_bank_accesses = 0!
chip skew: 136/118 = 1.15
average mf latency per bank:
dram[0]:        736       684      6128      7000     26556     24252      3017      3341      4373      1159       627      1087      6058       448      4095       504
dram[1]:        749       467      7324     10863     28639     22665      2979      3102      1265      1805      2030       879       819      1733       467       504
dram[2]:        498       526      8583      6857     29894     27490      8618      5507      1252      1030      2894      1018      6623       592      5044       440
dram[3]:        346       418      7369      7416     26007     27385      3164     10765      1583      4438       747      5448      4231      1693      2341      2458
dram[4]:        653       542      7414      6626     40486     24074      3602      3168      4623      1445       869      3584       511       884       302      1865
dram[5]:        531       751     10640      6412     25055     28704      3861      3096      4551      3485      4272       662      2262      2294       398       642
dram[6]:        422       325      7519      8630     27478     23292      9157      3101      1312      1302      2429      4623      1440       478      2849      1595
dram[7]:        564       476      6080     10142     25362     24440      3119      4139      1939      1147       633       615      1887       654       680      3451
dram[8]:        574      1185      7263      7594     28993     29141     10040      3056      1162      1448      1142      1678      2395       381       377       495
dram[9]:        402       585      6349      6113     24418     21952      9496      3331      1679      1160       826       578      2525      1238       521       705
dram[10]:       1967      2353      8544      7035     29277     27716      4186      2942      1133      1290       683      1557      1303       592       602      4417
maximum mf latency per bank:
dram[0]:        361       361     10601     16088     59519     10688       449       494    103709       531       363     14106     63848       353    114622       360
dram[1]:        359       375     10616     71089     10638     10698       455       496       501     17637     17733      8206      5433     20755       363       366
dram[2]:        373       363     40831     10636     10660     25891    105621     46173       474       530     72632     17682    106848       362     72004       359
dram[3]:        359       361     10613     36173     10689     10715       395     84713     15923     79497       369    103748     72099     20721     45585     27287
dram[4]:        365       363     10613     10627    105620     20676     11622       449     79498       518       361    103749       367     10385       362     45586
dram[5]:        365       359    116450     10621     10675     10724     15064       497     95544     79496    103748       363     40985     57839       360       361
dram[6]:        363       360     10613     36311     10641     10697    130470       468       453       490     72633    111252     17627       359     31034     28525
dram[7]:        360       364     10607    126834     10641     10680       417     25148     11647       549       376       359     20901       360       361     78067
dram[8]:        363     10558     24177     10616     10636     10691    135865       455       514       492     14019     20880       364       362       359       363
dram[9]:        368       361     10603     10615     10651     10685    105736       471      9457       489      5393       367     72011     20874       370       376
dram[10]:      35515     51696     39320     10612    116457     10675     12699       469       498       506      6492     20881     17794     10459       359     61703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780561 n_nop=778860 n_act=125 n_pre=109 n_req=459 n_rd=1344 n_write=123 bw_util=0.003759
n_activity=8227 dram_eff=0.3566
bk0: 84a 780045i bk1: 68a 780115i bk2: 96a 780066i bk3: 80a 780180i bk4: 96a 780210i bk5: 92a 780121i bk6: 84a 780261i bk7: 84a 780143i bk8: 104a 779872i bk9: 112a 779642i bk10: 88a 780099i bk11: 104a 779849i bk12: 56a 780151i bk13: 56a 780220i bk14: 80a 780049i bk15: 60a 780126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00786614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780561 n_nop=778999 n_act=106 n_pre=90 n_req=430 n_rd=1248 n_write=118 bw_util=0.0035
n_activity=7383 dram_eff=0.37
bk0: 68a 780155i bk1: 44a 780274i bk2: 84a 780141i bk3: 80a 780084i bk4: 84a 780267i bk5: 104a 780035i bk6: 76a 780315i bk7: 76a 780178i bk8: 108a 779837i bk9: 96a 779880i bk10: 112a 779991i bk11: 100a 779954i bk12: 48a 780226i bk13: 36a 780274i bk14: 64a 780186i bk15: 68a 780159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00682842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780561 n_nop=778910 n_act=118 n_pre=102 n_req=456 n_rd=1300 n_write=131 bw_util=0.003667
n_activity=8301 dram_eff=0.3448
bk0: 48a 780242i bk1: 64a 780175i bk2: 88a 780117i bk3: 92a 779993i bk4: 80a 780222i bk5: 88a 780085i bk6: 76a 780300i bk7: 80a 780183i bk8: 100a 779798i bk9: 112a 779806i bk10: 124a 779738i bk11: 112a 779864i bk12: 60a 780140i bk13: 68a 780071i bk14: 48a 780253i bk15: 60a 780209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00623142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780561 n_nop=778898 n_act=120 n_pre=104 n_req=452 n_rd=1316 n_write=123 bw_util=0.003687
n_activity=8264 dram_eff=0.3483
bk0: 48a 780260i bk1: 60a 780206i bk2: 92a 780119i bk3: 104a 779996i bk4: 84a 780228i bk5: 84a 780143i bk6: 72a 780363i bk7: 84a 780101i bk8: 108a 779751i bk9: 92a 779847i bk10: 104a 779922i bk11: 112a 779924i bk12: 76a 780094i bk13: 68a 780117i bk14: 72a 780085i bk15: 56a 780176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00599184
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780561 n_nop=778939 n_act=114 n_pre=98 n_req=444 n_rd=1288 n_write=122 bw_util=0.003613
n_activity=8032 dram_eff=0.3511
bk0: 64a 780132i bk1: 56a 780162i bk2: 88a 780122i bk3: 100a 780039i bk4: 72a 780331i bk5: 96a 780053i bk6: 72a 780385i bk7: 68a 780274i bk8: 104a 779798i bk9: 104a 779959i bk10: 112a 779918i bk11: 92a 780091i bk12: 44a 780207i bk13: 64a 780083i bk14: 64a 780152i bk15: 88a 779947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00572281
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780561 n_nop=778911 n_act=123 n_pre=107 n_req=445 n_rd=1300 n_write=120 bw_util=0.003638
n_activity=8113 dram_eff=0.3501
bk0: 72a 780141i bk1: 36a 780296i bk2: 96a 780124i bk3: 104a 779999i bk4: 88a 780166i bk5: 84a 780161i bk6: 68a 780383i bk7: 76a 780195i bk8: 92a 779797i bk9: 112a 779819i bk10: 112a 779937i bk11: 108a 779709i bk12: 48a 780235i bk13: 72a 780098i bk14: 56a 780177i bk15: 76a 780131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00586373
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780561 n_nop=778842 n_act=132 n_pre=116 n_req=460 n_rd=1348 n_write=123 bw_util=0.003769
n_activity=8381 dram_eff=0.351
bk0: 52a 780165i bk1: 56a 780198i bk2: 96a 780132i bk3: 88a 780091i bk4: 84a 780243i bk5: 92a 780074i bk6: 84a 780257i bk7: 80a 780131i bk8: 116a 779799i bk9: 92a 779802i bk10: 124a 779727i bk11: 112a 779859i bk12: 60a 780137i bk13: 56a 780230i bk14: 80a 780090i bk15: 76a 779981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00696294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780561 n_nop=778869 n_act=122 n_pre=106 n_req=462 n_rd=1336 n_write=128 bw_util=0.003751
n_activity=7955 dram_eff=0.3681
bk0: 60a 780158i bk1: 68a 780081i bk2: 124a 779998i bk3: 100a 779953i bk4: 84a 780253i bk5: 84a 780107i bk6: 80a 780285i bk7: 88a 780153i bk8: 88a 780005i bk9: 108a 779718i bk10: 88a 779899i bk11: 96a 779949i bk12: 64a 780115i bk13: 68a 780163i bk14: 76a 780032i bk15: 60a 780148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00660422
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780561 n_nop=778988 n_act=110 n_pre=94 n_req=439 n_rd=1240 n_write=129 bw_util=0.003508
n_activity=7623 dram_eff=0.3592
bk0: 56a 780187i bk1: 64a 780161i bk2: 104a 780018i bk3: 88a 780101i bk4: 72a 780326i bk5: 76a 780158i bk6: 76a 780330i bk7: 80a 780152i bk8: 92a 779957i bk9: 88a 779864i bk10: 88a 780081i bk11: 124a 779665i bk12: 52a 780178i bk13: 60a 780206i bk14: 52a 780198i bk15: 68a 780179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00553832
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780561 n_nop=778795 n_act=123 n_pre=107 n_req=486 n_rd=1400 n_write=136 bw_util=0.003936
n_activity=8001 dram_eff=0.384
bk0: 76a 780046i bk1: 52a 780209i bk2: 108a 780050i bk3: 112a 779846i bk4: 88a 780182i bk5: 104a 779975i bk6: 68a 780342i bk7: 68a 780226i bk8: 84a 780082i bk9: 92a 779881i bk10: 120a 779826i bk11: 108a 779866i bk12: 92a 779982i bk13: 84a 780003i bk14: 64a 780164i bk15: 80a 780028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00586501
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780561 n_nop=778920 n_act=113 n_pre=97 n_req=453 n_rd=1304 n_write=127 bw_util=0.003667
n_activity=7924 dram_eff=0.3612
bk0: 64a 780177i bk1: 64a 780139i bk2: 96a 780059i bk3: 96a 780026i bk4: 92a 780177i bk5: 76a 780156i bk6: 72a 780320i bk7: 84a 780132i bk8: 108a 779817i bk9: 112a 779730i bk10: 108a 779886i bk11: 92a 779909i bk12: 56a 780152i bk13: 76a 780073i bk14: 48a 780327i bk15: 60a 780157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00592138

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1516, Miss = 172, Miss_rate = 0.113, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[1]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[4]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1484, Miss = 164, Miss_rate = 0.111, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 1361, Miss = 158, Miss_rate = 0.116, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 1535, Miss = 167, Miss_rate = 0.109, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 1698, Miss = 174, Miss_rate = 0.102, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1492, Miss = 163, Miss_rate = 0.109, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 1600, Miss = 148, Miss_rate = 0.092, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 1446, Miss = 175, Miss_rate = 0.121, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3240
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.12169
	minimum = 6
	maximum = 34
Network latency average = 7.11618
	minimum = 6
	maximum = 29
Slowest packet = 33698
Flit latency average = 6.60213
	minimum = 6
	maximum = 28
Slowest flit = 50877
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0118001
	minimum = 0.00614702 (at node 0)
	maximum = 0.0175317 (at node 40)
Accepted packet rate average = 0.0118001
	minimum = 0.00614702 (at node 0)
	maximum = 0.0175317 (at node 40)
Injected flit rate average = 0.017898
	minimum = 0.00745644 (at node 0)
	maximum = 0.0320809 (at node 40)
Accepted flit rate average= 0.017898
	minimum = 0.0109846 (at node 0)
	maximum = 0.0291892 (at node 23)
Injected packet length average = 1.51677
Accepted packet length average = 1.51677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3437 (7 samples)
	minimum = 6 (7 samples)
	maximum = 90.1429 (7 samples)
Network latency average = 11.8777 (7 samples)
	minimum = 6 (7 samples)
	maximum = 70.5714 (7 samples)
Flit latency average = 11.4748 (7 samples)
	minimum = 6 (7 samples)
	maximum = 69.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0159159 (7 samples)
	minimum = 0.0113418 (7 samples)
	maximum = 0.035368 (7 samples)
Accepted packet rate average = 0.0159159 (7 samples)
	minimum = 0.0113418 (7 samples)
	maximum = 0.035368 (7 samples)
Injected flit rate average = 0.0240218 (7 samples)
	minimum = 0.0125258 (7 samples)
	maximum = 0.0549198 (7 samples)
Accepted flit rate average = 0.0240218 (7 samples)
	minimum = 0.0177526 (7 samples)
	maximum = 0.0583615 (7 samples)
Injected packet size average = 1.50929 (7 samples)
Accepted packet size average = 1.50929 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 38 sec (278 sec)
gpgpu_simulation_rate = 30163 (inst/sec)
gpgpu_simulation_rate = 7169 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2950
gpu_sim_insn = 1132352
gpu_ipc =     383.8481
gpu_tot_sim_cycle = 2218275
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.2907
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 8016
partiton_reqs_in_parallel = 64900
partiton_reqs_in_parallel_total    = 9248125
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1983
partiton_reqs_in_parallel_util = 64900
partiton_reqs_in_parallel_util_total    = 9248125
gpu_sim_cycle_parition_util = 2950
gpu_tot_sim_cycle_parition_util    = 420373
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     219.2563 GB/Sec
L2_BW_total  =       1.6904 GB/Sec
gpu_total_sim_rate=32934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0263
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204254
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
212, 197, 211, 197, 211, 227, 241, 212, 242, 227, 212, 212, 227, 197, 591, 227, 199, 199, 214, 214, 214, 214, 199, 214, 214, 214, 199, 214, 214, 214, 199, 214, 197, 212, 513, 227, 212, 565, 197, 197, 197, 371, 197, 212, 212, 227, 227, 212, 191, 191, 191, 191, 414, 191, 176, 176, 191, 176, 191, 191, 191, 191, 176, 176, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 50143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108125	W0_Idle:2363006	W0_Scoreboard:4553816	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 726 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 2218274 
mrq_lat_table:3635 	115 	196 	555 	152 	221 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32743 	4406 	45 	49 	515 	260 	1302 	28 	18 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	23532 	774 	553 	1512 	10090 	816 	67 	24 	41 	516 	260 	1301 	28 	18 	27 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23571 	3236 	1653 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	4776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	361 	28 	1 	3 	2 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         9         6         5         7        10         2         3         6 
dram[1]:        12         4         8         8        16        16        16        16         6        10        12         6         8        10         4         4 
dram[2]:         4         2         8         8        16        15        17        16         7        10         6        12        10         3         2        12 
dram[3]:         4         2         9         9        16        16        16        18        11        10         5         6         6        14         4         6 
dram[4]:         8        12         9        10        16        16        17        16         6         8        11         8        10        22        10         7 
dram[5]:         6         6         9        10        16        16        17        16        10         6        10        10         4         4        12         8 
dram[6]:        14         4        16        10        16        16        16        16         9         7        11         6        14         4        10         8 
dram[7]:         4        20        10         9        16        16        16        16         8         8         6         6         8         4         4         2 
dram[8]:         2         4         9        10        16        16        16        16         8         6        12         6         8         6         1        10 
dram[9]:         2        11         9         9        16        16        16        16        15         7        12         8         3        10         3         4 
dram[10]:         6         2        10        10        16        16        17        16        10         6         6         4        12        28         2         4 
maximum service time to same row:
dram[0]:      5742      4567      6305     58757     69654     80159      1007      1007    104255      1336    103021     76069     81248     69317     89016      7641 
dram[1]:    123416     76242      4580     87876     11448     11448       971       974      1970     82585     73553     54277     65812     19014      6226     49601 
dram[2]:     74631       858    106081    120495     11447     61363     64570     50196    105687       993     54823     58029    100612    158615     92943     11391 
dram[3]:     90760    113550    110692     77520     89207     11448       987     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:      4476     47534     73787     79223     98472     11449     57707       971     73980      2426    105606     58530     99042      9411    157523     47043 
dram[5]:      2929      3862    140081      4581     11447     11452     64573       982     51180    113358    109190     66032     91336     58140     97553      4839 
dram[6]:      3386      5402     61972     33905     11446    133631    161493      3460     78882     72268     48460     85025     15820     91596     21006     78020 
dram[7]:    124154     60206     48993     94404     11447     11452       987     24921     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     11114     85030     52179     11446     11449    167029    169718     37841     88859     56262     65438     68916      2558    122521    122433 
dram[9]:      3780     72181    108119    106927    100656     11452    108937       973     46035     32385    112180     77793    108821     67403    104795      4530 
dram[10]:     36500    161216     66745      4584    139143     96956     64572       988     62732     37313     54275    120721     16785     13728      1116     86260 
average row accesses per activate:
dram[0]:  4.857143  3.857143  4.857143 10.333333  4.333333  5.200000  4.200000  5.250000  3.555556  2.333333  2.545455  2.312500  2.875000  6.500000  4.000000  2.888889 
dram[1]:  4.833333  3.166667  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  3.090909  3.875000  3.166667  2.916667  4.400000  3.000000  5.600000  5.166667 
dram[2]:  4.200000  6.750000  4.000000  4.857143  5.250000  4.000000  5.000000  4.000000  2.666667  4.625000  2.200000  3.153846  2.875000  6.000000  4.400000  7.000000 
dram[3]:  7.666667  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  2.769231  2.400000  3.875000  4.000000  3.222222  2.111111 
dram[4]:  3.375000  3.428571  6.600000  6.333333  9.000000  4.500000  9.500000  8.500000  2.384615  4.714286  2.466667  4.125000  2.428571  4.000000  3.375000  3.181818 
dram[5]:  5.000000  2.333333  5.666667  5.571429  4.166667  5.500000  9.000000  4.750000  2.636364  2.692308  2.500000  2.052632  5.250000  4.428571  2.875000  5.166667 
dram[6]:  5.200000  5.000000  5.500000  6.600000  5.500000  5.200000  4.200000  4.000000  2.187500  2.153846  2.444444  2.714286  3.571429  4.800000  3.222222  3.100000 
dram[7]:  4.666667  4.142857  6.142857  4.625000  5.750000  4.800000  5.000000  5.500000  3.714286  2.769231  2.285714  2.615385  2.777778  5.800000  2.545455  5.200000 
dram[8]:  4.000000  3.125000  4.222222  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.545455  2.727273  2.050000  5.600000  7.000000  6.000000  6.200000 
dram[9]:  4.125000  3.142857  6.666667  5.250000  4.000000  3.000000  8.500000  8.500000  3.428571  2.636364  2.928571  3.000000  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  4.200000  3.888889  2.500000  3.076923  2.000000  5.000000  5.666667  6.666667  3.571429 
average row locality = 4986/1305 = 3.820690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         6         7         6        11         9        12        12        11 
dram[1]:        12         8        11         8         1         2         0         0         7         7        10        10        10         6        12        14 
dram[2]:         9        11        10        11         1         2         1         0         7         9        13        13         8        13        10        13 
dram[3]:        11        11        11        13         3         2         0         2         9         4        10         8        12        11        11         5 
dram[4]:        11        10        11        13         0         3         1         0         5         7         9        10         6        12        11        13 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        13         9        12 
dram[6]:        13        11         9        11         1         3         0         0         6         5        13        10        10        10         9        12 
dram[7]:        13        12        12        12         2         3         0         0         4         9        10        10         9        12         9        11 
dram[8]:        10         9        12        11         2         1         0         0         7         6         8        10        15        13        11        14 
dram[9]:        14         9        13        14         2         1         0         0         3         6        11        12        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         8         7        13         7        11        15         8        10 
total reads: 1380
min_bank_accesses = 0!
chip skew: 136/118 = 1.15
average mf latency per bank:
dram[0]:        736       684      6188      7102     26873     24567      3853      4211      4738      1531       850      1259      6058       448      4095       504
dram[1]:        749       467      7430     11022     29013     22962      3849      3976      1640      2119      2176      1049       819      1733       467       504
dram[2]:        498       526      8794      7019     30379     27929      9336      6353      1591      1312      3024      1163      6623       592      5044       440
dram[3]:        346       418      7547      7618     26412     27812      4116     11490      1872      4925       963      5634      4231      1693      2341      2458
dram[4]:        653       542      7561      6798     41181     24545      4515      4143      4984      1842      1027      3718       511       884       302      1865
dram[5]:        531       751     10730      6526     25540     29215      4817      4073      4912      3808      4390       795      2262      2294       398       642
dram[6]:        422       325      7653      8729     27979     23695     10024      3924      1578      1672      2566      4801      1440       478      2849      1595
dram[7]:        564       476      6155     10262     25709     24792      3980      4998      2369      1459       815       792      1887       654       680      3451
dram[8]:        574      1185      7386      7804     29627     29789     10977      3981      1587      1882      1336      1844     11899       381       377       495
dram[9]:        402       585      6498      6244     24833     22298     10487      4322      2196      1543       958       706      2525      1238       521       705
dram[10]:       1967      2353      8633      7145     29629     28185      5057      3708      1451      1627       841      1787      1303       592       602      4417
maximum mf latency per bank:
dram[0]:        361       361     10601     16088     59519     10688       449       494    103709       531       363     14106     63848       353    114622       360
dram[1]:        359       375     10616     71089     10638     10698       455       496       501     17637     17733      8206      5433     20755       363       366
dram[2]:        373       363     40831     10636     10660     25891    105621     46173       474       530     72632     17682    106848       362     72004       359
dram[3]:        359       361     10613     36173     10689     10715       395     84713     15923     79497       369    103748     72099     20721     45585     27287
dram[4]:        365       363     10613     10627    105620     20676     11622       449     79498       518       361    103749       367     10385       362     45586
dram[5]:        365       359    116450     10621     10675     10724     15064       497     95544     79496    103748       363     40985     57839       360       361
dram[6]:        363       360     10613     36311     10641     10697    130470       468       453       490     72633    111252     17627       359     31034     28525
dram[7]:        360       364     10607    126834     10641     10680       417     25148     11647       549       376       359     20901       360       361     78067
dram[8]:        363     10558     24177     10616     10636     10691    135865       455       514       492     14019     20880       367       362       359       363
dram[9]:        368       361     10603     10615     10651     10685    105736       471      9457       489      5393       367     72011     20874       370       376
dram[10]:      35515     51696     39320     10612    116457     10675     12699       469       498       506      6492     20881     17794     10459       359     61703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786037 n_nop=784336 n_act=125 n_pre=109 n_req=459 n_rd=1344 n_write=123 bw_util=0.003733
n_activity=8227 dram_eff=0.3566
bk0: 84a 785521i bk1: 68a 785591i bk2: 96a 785542i bk3: 80a 785656i bk4: 96a 785686i bk5: 92a 785597i bk6: 84a 785737i bk7: 84a 785619i bk8: 104a 785348i bk9: 112a 785118i bk10: 88a 785575i bk11: 104a 785325i bk12: 56a 785627i bk13: 56a 785696i bk14: 80a 785525i bk15: 60a 785602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00781134
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786037 n_nop=784475 n_act=106 n_pre=90 n_req=430 n_rd=1248 n_write=118 bw_util=0.003476
n_activity=7383 dram_eff=0.37
bk0: 68a 785631i bk1: 44a 785750i bk2: 84a 785617i bk3: 80a 785560i bk4: 84a 785743i bk5: 104a 785511i bk6: 76a 785791i bk7: 76a 785654i bk8: 108a 785313i bk9: 96a 785356i bk10: 112a 785467i bk11: 100a 785430i bk12: 48a 785702i bk13: 36a 785750i bk14: 64a 785662i bk15: 68a 785635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00678085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786037 n_nop=784386 n_act=118 n_pre=102 n_req=456 n_rd=1300 n_write=131 bw_util=0.003641
n_activity=8301 dram_eff=0.3448
bk0: 48a 785718i bk1: 64a 785651i bk2: 88a 785593i bk3: 92a 785469i bk4: 80a 785698i bk5: 88a 785561i bk6: 76a 785776i bk7: 80a 785659i bk8: 100a 785274i bk9: 112a 785282i bk10: 124a 785214i bk11: 112a 785340i bk12: 60a 785616i bk13: 68a 785547i bk14: 48a 785729i bk15: 60a 785685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.006188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786037 n_nop=784374 n_act=120 n_pre=104 n_req=452 n_rd=1316 n_write=123 bw_util=0.003661
n_activity=8264 dram_eff=0.3483
bk0: 48a 785736i bk1: 60a 785682i bk2: 92a 785595i bk3: 104a 785472i bk4: 84a 785704i bk5: 84a 785619i bk6: 72a 785839i bk7: 84a 785577i bk8: 108a 785227i bk9: 92a 785323i bk10: 104a 785398i bk11: 112a 785400i bk12: 76a 785570i bk13: 68a 785593i bk14: 72a 785561i bk15: 56a 785652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0059501
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786037 n_nop=784415 n_act=114 n_pre=98 n_req=444 n_rd=1288 n_write=122 bw_util=0.003588
n_activity=8032 dram_eff=0.3511
bk0: 64a 785608i bk1: 56a 785638i bk2: 88a 785598i bk3: 100a 785515i bk4: 72a 785807i bk5: 96a 785529i bk6: 72a 785861i bk7: 68a 785750i bk8: 104a 785274i bk9: 104a 785435i bk10: 112a 785394i bk11: 92a 785567i bk12: 44a 785683i bk13: 64a 785559i bk14: 64a 785628i bk15: 88a 785423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00568294
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786037 n_nop=784387 n_act=123 n_pre=107 n_req=445 n_rd=1300 n_write=120 bw_util=0.003613
n_activity=8113 dram_eff=0.3501
bk0: 72a 785617i bk1: 36a 785772i bk2: 96a 785600i bk3: 104a 785475i bk4: 88a 785642i bk5: 84a 785637i bk6: 68a 785859i bk7: 76a 785671i bk8: 92a 785273i bk9: 112a 785295i bk10: 112a 785413i bk11: 108a 785185i bk12: 48a 785711i bk13: 72a 785574i bk14: 56a 785653i bk15: 76a 785607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00582288
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786037 n_nop=784318 n_act=132 n_pre=116 n_req=460 n_rd=1348 n_write=123 bw_util=0.003743
n_activity=8381 dram_eff=0.351
bk0: 52a 785641i bk1: 56a 785674i bk2: 96a 785608i bk3: 88a 785567i bk4: 84a 785719i bk5: 92a 785550i bk6: 84a 785733i bk7: 80a 785607i bk8: 116a 785275i bk9: 92a 785278i bk10: 124a 785203i bk11: 112a 785335i bk12: 60a 785613i bk13: 56a 785706i bk14: 80a 785566i bk15: 76a 785457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00691443
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786037 n_nop=784345 n_act=122 n_pre=106 n_req=462 n_rd=1336 n_write=128 bw_util=0.003725
n_activity=7955 dram_eff=0.3681
bk0: 60a 785634i bk1: 68a 785557i bk2: 124a 785474i bk3: 100a 785429i bk4: 84a 785729i bk5: 84a 785583i bk6: 80a 785761i bk7: 88a 785629i bk8: 88a 785481i bk9: 108a 785194i bk10: 88a 785375i bk11: 96a 785425i bk12: 64a 785591i bk13: 68a 785639i bk14: 76a 785508i bk15: 60a 785624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00655822
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786037 n_nop=784464 n_act=110 n_pre=94 n_req=439 n_rd=1240 n_write=129 bw_util=0.003483
n_activity=7623 dram_eff=0.3592
bk0: 56a 785663i bk1: 64a 785637i bk2: 104a 785494i bk3: 88a 785577i bk4: 72a 785802i bk5: 76a 785634i bk6: 76a 785806i bk7: 80a 785628i bk8: 92a 785433i bk9: 88a 785340i bk10: 88a 785557i bk11: 124a 785141i bk12: 52a 785654i bk13: 60a 785682i bk14: 52a 785674i bk15: 68a 785655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00549974
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786037 n_nop=784271 n_act=123 n_pre=107 n_req=486 n_rd=1400 n_write=136 bw_util=0.003908
n_activity=8001 dram_eff=0.384
bk0: 76a 785522i bk1: 52a 785685i bk2: 108a 785526i bk3: 112a 785322i bk4: 88a 785658i bk5: 104a 785451i bk6: 68a 785818i bk7: 68a 785702i bk8: 84a 785558i bk9: 92a 785357i bk10: 120a 785302i bk11: 108a 785342i bk12: 92a 785458i bk13: 84a 785479i bk14: 64a 785640i bk15: 80a 785504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00582415
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786037 n_nop=784396 n_act=113 n_pre=97 n_req=453 n_rd=1304 n_write=127 bw_util=0.003641
n_activity=7924 dram_eff=0.3612
bk0: 64a 785653i bk1: 64a 785615i bk2: 96a 785535i bk3: 96a 785502i bk4: 92a 785653i bk5: 76a 785632i bk6: 72a 785796i bk7: 84a 785608i bk8: 108a 785293i bk9: 112a 785206i bk10: 108a 785362i bk11: 92a 785385i bk12: 56a 785628i bk13: 76a 785549i bk14: 48a 785803i bk15: 60a 785633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00588013

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 172, Miss_rate = 0.097, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[1]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[4]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1741, Miss = 164, Miss_rate = 0.094, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 1597, Miss = 158, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 1796, Miss = 167, Miss_rate = 0.093, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 1958, Miss = 174, Miss_rate = 0.089, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1750, Miss = 163, Miss_rate = 0.093, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 3047, Miss = 148, Miss_rate = 0.049, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 1707, Miss = 175, Miss_rate = 0.103, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3240
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.6334
	minimum = 6
	maximum = 480
Network latency average = 35.1699
	minimum = 6
	maximum = 338
Slowest packet = 68272
Flit latency average = 42.8654
	minimum = 6
	maximum = 337
Slowest flit = 107174
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0462801
	minimum = 0.0325534 (at node 11)
	maximum = 0.245337 (at node 44)
Accepted packet rate average = 0.0462801
	minimum = 0.0325534 (at node 11)
	maximum = 0.245337 (at node 44)
Injected flit rate average = 0.0694201
	minimum = 0.0542557 (at node 11)
	maximum = 0.261614 (at node 44)
Accepted flit rate average= 0.0694201
	minimum = 0.0434045 (at node 11)
	maximum = 0.474398 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3799 (8 samples)
	minimum = 6 (8 samples)
	maximum = 138.875 (8 samples)
Network latency average = 14.7892 (8 samples)
	minimum = 6 (8 samples)
	maximum = 104 (8 samples)
Flit latency average = 15.3986 (8 samples)
	minimum = 6 (8 samples)
	maximum = 103.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0197115 (8 samples)
	minimum = 0.0139932 (8 samples)
	maximum = 0.0616142 (8 samples)
Accepted packet rate average = 0.0197115 (8 samples)
	minimum = 0.0139932 (8 samples)
	maximum = 0.0616142 (8 samples)
Injected flit rate average = 0.0296966 (8 samples)
	minimum = 0.017742 (8 samples)
	maximum = 0.0807566 (8 samples)
Accepted flit rate average = 0.0296966 (8 samples)
	minimum = 0.0209591 (8 samples)
	maximum = 0.110366 (8 samples)
Injected packet size average = 1.50656 (8 samples)
Accepted packet size average = 1.50656 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 49 sec (289 sec)
gpgpu_simulation_rate = 32934 (inst/sec)
gpgpu_simulation_rate = 7675 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 20702
gpu_sim_insn = 1536501
gpu_ipc =      74.2199
gpu_tot_sim_cycle = 2466199
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       4.4824
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 13414
gpu_stall_icnt2sh    = 84406
partiton_reqs_in_parallel = 442111
partiton_reqs_in_parallel_total    = 9313025
partiton_level_parallism =      21.3560
partiton_level_parallism_total  =       3.9555
partiton_reqs_in_parallel_util = 442111
partiton_reqs_in_parallel_util_total    = 9313025
gpu_sim_cycle_parition_util = 20702
gpu_tot_sim_cycle_parition_util    = 423323
partiton_level_parallism_util =      21.3560
partiton_level_parallism_util_total  =      21.9698
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =     359.5675 GB/Sec
L2_BW_total  =       4.5388 GB/Sec
gpu_total_sim_rate=32228

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342430
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
343, 335, 234, 440, 429, 497, 264, 235, 460, 459, 403, 235, 368, 545, 1019, 473, 416, 222, 434, 237, 393, 482, 366, 237, 449, 457, 506, 430, 237, 532, 222, 523, 312, 235, 536, 250, 235, 588, 442, 505, 220, 612, 364, 482, 235, 250, 496, 405, 382, 465, 214, 214, 669, 498, 199, 366, 214, 496, 551, 419, 398, 502, 394, 407, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 125982
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118870
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2226
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:178720	W0_Idle:2413530	W0_Scoreboard:5056314	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 325 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 357 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 2466161 
mrq_lat_table:6738 	180 	326 	938 	424 	573 	426 	106 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	104153 	11267 	308 	49 	515 	260 	1302 	28 	18 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	60559 	6338 	19666 	9159 	16503 	3347 	270 	60 	41 	516 	260 	1301 	28 	18 	27 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49703 	14811 	19495 	624 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	27270 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	403 	28 	1 	3 	2 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         6        24         7        10        22        21         8 
dram[1]:        12        10        14        17        16        16        16        16         8        10        12        12         9        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         6        12        10        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        11        13        17        14        14        12        22 
dram[4]:         8        12        20        16        16        16        17        16         7         8        14         8        10        22        10        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         6        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14         8        14        18        14        20 
dram[8]:        16        13         9        12        16        16        16        16         8        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         7        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:      5742      4567      7998     58757     69654     80159      2690      6324    104255      3594    103021     76069     81248     69317     89016      7641 
dram[1]:    123416     76242      5012     87876     11448     11448       971      3118      6444     82585     73553     54277     65812     19014      6226     49601 
dram[2]:     74631      4390    106081    120495     11447     61363     64570     50196    105687      5500     54823     58029    100612    158615     92943     11391 
dram[3]:     90760    113550    110692     77520     89207     11448       987     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:      4476     47534     73787     79223     98472     11449     57707       971     73980      2920    105606     58530     99042      9411    157523     47043 
dram[5]:      5938      3862    140081      7139     11447     11452     64573      6327     51180    113358    109190     66032     91336     58140     97553      4839 
dram[6]:      3681      7095     61972     33905     11446    133631    161493      3460     78882     72268     48460     85025     15820     91596     21006     78020 
dram[7]:    124154     60206     48993     94404     11447     11452       987     24921     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     11114     85030     52179     11446     11449    167029    169718     37841     88859     56262     65438     68916      5511    122521    122433 
dram[9]:      3780     72181    108119    106927    100656     11452    108937      1507     46035     32385    112180     77793    108821     67403    104795      8341 
dram[10]:     36500    161216     66745      4584    139143     96956     64572       988     62732     37313     54275    120721     16785     13728      2481     86260 
average row accesses per activate:
dram[0]:  4.000000  2.842105  4.615385  5.250000  3.153846  3.583333  2.833333  3.000000  3.222222  2.541667  3.894737  2.451613  3.222222  5.272727  4.133333  2.600000 
dram[1]:  4.692307  3.000000  4.214286  4.571429  3.071429  3.538461  3.444444  3.090909  2.882353  3.000000  3.090909  3.200000  4.142857  4.000000  4.125000  5.000000 
dram[2]:  3.933333  4.428571  3.300000  3.928571  3.700000  2.500000  2.923077  3.300000  2.809524  3.785714  2.500000  2.818182  3.105263  3.823529  4.538462  4.000000 
dram[3]:  4.307693  4.750000  4.714286  2.913043  3.666667  3.181818  4.125000  3.545455  2.947368  2.833333  3.368421  3.047619  3.052632  3.100000  3.263158  3.555556 
dram[4]:  2.909091  3.111111  4.285714  4.285714  4.444445  3.307692  5.200000  3.500000  2.035714  3.000000  3.000000  3.047619  4.055555  3.600000  3.444444  2.869565 
dram[5]:  4.214286  3.421053  3.350000  4.769231  3.818182  3.142857  3.500000  3.777778  2.409091  2.650000  2.916667  2.310345  4.066667  3.562500  3.200000  3.200000 
dram[6]:  3.277778  4.818182  3.647059  4.125000  3.000000  3.900000  3.000000  2.538461  2.178571  2.428571  2.730769  2.640000  3.750000  4.357143  3.550000  3.529412 
dram[7]:  4.142857  3.705882  4.600000  3.588235  2.833333  3.250000  3.300000  3.076923  3.411765  2.545455  2.440000  2.695652  3.388889  4.461538  3.166667  3.250000 
dram[8]:  3.388889  3.631579  3.222222  4.285714  3.300000  3.166667  5.000000  3.363636  2.944444  2.700000  2.750000  2.413793  5.083333  4.769231  4.727273  3.857143 
dram[9]:  3.647059  3.388889  4.400000  4.000000  3.000000  2.833333  4.111111  2.888889  3.600000  3.235294  3.086957  3.000000  4.538462  2.818182  5.454545  4.000000 
dram[10]:  4.153846  3.437500  3.350000  3.875000  3.076923  3.444444  2.692308  3.272727  3.352941  2.454545  2.913043  2.750000  3.555556  3.705882  3.823529  3.857143 
average row locality = 9717/2888 = 3.364612
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        17        17        16        16        17        16 
dram[4]:        19        16        16        16         2         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        15 
dram[8]:        16        16        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        15        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2153
min_bank_accesses = 0!
chip skew: 200/191 = 1.05
average mf latency per bank:
dram[0]:       1574      1431      4504      4597     18170     16136      4718      4564      4507      2723      1958      2348      3639      1376      3366      1237
dram[1]:       1662      1298      5343      5774     16141     15127      5246      4326      3098      2939      2928      2264      1738      1387      1497      1358
dram[2]:       1335      1458      5196      5301     18391     16094      7314      6127      2757      2871      3636      2496      3601      1323      3117      1483
dram[3]:       1490      1470      5013      5560     15902     19312      4768      8787      3403      4434      2453      4712      3390      1925      2263      1825
dram[4]:       1272      1167      5256      5263     19920     16591      5959      4689      4528      2957      2103      3567      1263      1433      1277      2162
dram[5]:       1454      1280      6534      5324     16366     15775      4886      5192      4663      4583      3613      2182      1736      2441      1232      1571
dram[6]:       1337      1356      5049      5259     15893     16814      8506      4646      2527      2801      3255      4338      1781      1300      2208      1979
dram[7]:       1467      1365      4866      7187     18508     16552      4871      4769      2872      2953      2089      2122      1810      1257      1165      3014
dram[8]:       1305      1624      5697      5413     19004     16926      9340      4463      2777      2843      2209      2495      6399      1611      1252      1580
dram[9]:       1632      1376      5104      5260     14604     12928      7507      5164      3162      2746      2427      2178      2882      1704      1472      1504
dram[10]:       2230      2293      5332      5217     19054     20275      5341      4396      3017      2943      2279      2545      1886      1544      1438      3239
maximum mf latency per bank:
dram[0]:        715       489     10601     16088     59519     10688       502       539    103709       531       523     14106     63848       591    114622       631
dram[1]:        679       481     10616     71089     10638     10698       466       496       617     17637     17733      8206      5433     20755       748       466
dram[2]:        460       581     40831     10636     10660     25891    105621     46173       590       530     72632     17682    106848       589     72004       845
dram[3]:        551       615     10613     36173     10689     10715       439     84713     15923     79497       537    103748     72099     20721     45585     27287
dram[4]:        998       576     10613     10627    105620     20676     11622       477     79498       619       430    103749       600     10385      1022     45586
dram[5]:        837       570    116450     10621     10675     10724     15064       497     95544     79496    103748       550     40985     57839       571       572
dram[6]:        710       556     10613     36311     10641     10697    130470       468       465       628     72633    111252     17627       492     31034     28525
dram[7]:        545       406     10607    126834     10641     10680       443     25148     11647       549       461       520     20901       545       411     78067
dram[8]:        692     10558     24177     10616     10636     10691    135865       455       727       492     14019     20880       604       666       573       795
dram[9]:        607       544     10603     10615     10651     10685    105736       471      9457       489      5393       558     72011     20874       692       511
dram[10]:      35515     51696     39320     10612    116457     10675     12699       469       928       783      6492     20881     17794     10459       495     61703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=824476 n_nop=820896 n_act=272 n_pre=256 n_req=910 n_rd=2856 n_write=196 bw_util=0.007403
n_activity=14131 dram_eff=0.432
bk0: 192a 822618i bk1: 152a 823052i bk2: 176a 822984i bk3: 188a 822797i bk4: 152a 823182i bk5: 160a 822973i bk6: 136a 823294i bk7: 156a 823015i bk8: 188a 822756i bk9: 204a 822420i bk10: 216a 822611i bk11: 236a 822016i bk12: 168a 822890i bk13: 164a 822813i bk14: 176a 822788i bk15: 192a 822200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0286825
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=824476 n_nop=821115 n_act=241 n_pre=225 n_req=873 n_rd=2696 n_write=199 bw_util=0.007023
n_activity=13504 dram_eff=0.4288
bk0: 172a 823296i bk1: 172a 823062i bk2: 172a 823051i bk3: 188a 823027i bk4: 160a 823216i bk5: 172a 822965i bk6: 124a 823541i bk7: 136a 823315i bk8: 152a 823201i bk9: 160a 822670i bk10: 208a 822965i bk11: 192a 822902i bk12: 164a 823312i bk13: 180a 822812i bk14: 196a 822707i bk15: 148a 823321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0205828
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=824476 n_nop=821029 n_act=262 n_pre=246 n_req=878 n_rd=2748 n_write=191 bw_util=0.007129
n_activity=14406 dram_eff=0.408
bk0: 172a 823266i bk1: 184a 822989i bk2: 200a 822721i bk3: 148a 823469i bk4: 136a 823527i bk5: 168a 823057i bk6: 148a 823296i bk7: 132a 823346i bk8: 196a 822623i bk9: 172a 822743i bk10: 216a 822732i bk11: 184a 822985i bk12: 172a 822777i bk13: 192a 822702i bk14: 168a 822860i bk15: 160a 822899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0193456
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=824476 n_nop=821054 n_act=257 n_pre=241 n_req=878 n_rd=2728 n_write=196 bw_util=0.007093
n_activity=13799 dram_eff=0.4238
bk0: 156a 823015i bk1: 164a 823045i bk2: 192a 822885i bk3: 200a 822769i bk4: 164a 822977i bk5: 128a 823016i bk6: 132a 823445i bk7: 148a 823203i bk8: 180a 822572i bk9: 164a 822621i bk10: 188a 823035i bk11: 188a 822857i bk12: 168a 823058i bk13: 184a 822760i bk14: 180a 822625i bk15: 192a 822527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0216307
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=824476 n_nop=820900 n_act=276 n_pre=260 n_req=907 n_rd=2844 n_write=196 bw_util=0.007374
n_activity=14451 dram_eff=0.4207
bk0: 180a 822831i bk1: 160a 823055i bk2: 176a 823134i bk3: 176a 823080i bk4: 152a 823244i bk5: 160a 823059i bk6: 100a 823834i bk7: 140a 823335i bk8: 184a 822472i bk9: 188a 822424i bk10: 220a 822731i bk11: 192a 822575i bk12: 228a 822410i bk13: 212a 822352i bk14: 184a 822526i bk15: 192a 822317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0301828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=824476 n_nop=820940 n_act=276 n_pre=260 n_req=897 n_rd=2804 n_write=196 bw_util=0.007277
n_activity=14194 dram_eff=0.4227
bk0: 172a 822907i bk1: 196a 822658i bk2: 192a 822673i bk3: 184a 823124i bk4: 156a 822956i bk5: 164a 822672i bk6: 136a 823213i bk7: 136a 823209i bk8: 172a 822408i bk9: 172a 822793i bk10: 212a 822415i bk11: 200a 822200i bk12: 168a 822757i bk13: 164a 822763i bk14: 188a 822591i bk15: 192a 822631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0326583
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=824476 n_nop=820980 n_act=277 n_pre=261 n_req=888 n_rd=2760 n_write=198 bw_util=0.007175
n_activity=14291 dram_eff=0.414
bk0: 160a 823144i bk1: 148a 823194i bk2: 184a 823047i bk3: 188a 822891i bk4: 156a 823243i bk5: 144a 823333i bk6: 132a 823649i bk7: 132a 823525i bk8: 196a 822932i bk9: 160a 823113i bk10: 216a 822758i bk11: 200a 822949i bk12: 172a 823110i bk13: 176a 823071i bk14: 220a 822849i bk15: 176a 823024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0147075
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=824476 n_nop=821096 n_act=262 n_pre=246 n_req=862 n_rd=2680 n_write=192 bw_util=0.006967
n_activity=13763 dram_eff=0.4174
bk0: 164a 823249i bk1: 188a 823055i bk2: 212a 823196i bk3: 176a 823039i bk4: 124a 823553i bk5: 144a 823297i bk6: 132a 823531i bk7: 160a 823288i bk8: 188a 823020i bk9: 180a 822740i bk10: 176a 822791i bk11: 184a 823031i bk12: 180a 823316i bk13: 160a 823185i bk14: 164a 823188i bk15: 148a 823400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0132751
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=824476 n_nop=821162 n_act=249 n_pre=233 n_req=858 n_rd=2632 n_write=200 bw_util=0.00687
n_activity=13559 dram_eff=0.4177
bk0: 180a 822875i bk1: 212a 822606i bk2: 164a 823363i bk3: 176a 823140i bk4: 120a 823515i bk5: 140a 823246i bk6: 120a 823937i bk7: 148a 823287i bk8: 172a 822696i bk9: 168a 823011i bk10: 200a 822628i bk11: 208a 822738i bk12: 156a 823097i bk13: 184a 823040i bk14: 132a 823052i bk15: 152a 822898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.018237
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=824476 n_nop=820988 n_act=254 n_pre=238 n_req=896 n_rd=2800 n_write=196 bw_util=0.007268
n_activity=13375 dram_eff=0.448
bk0: 184a 823059i bk1: 168a 823051i bk2: 200a 822934i bk3: 176a 822912i bk4: 168a 823087i bk5: 192a 822721i bk6: 148a 823410i bk7: 104a 823381i bk8: 172a 823153i bk9: 172a 822990i bk10: 220a 822662i bk11: 188a 823018i bk12: 172a 823341i bk13: 176a 822816i bk14: 172a 823265i bk15: 188a 822868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.016488
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=824476 n_nop=821065 n_act=263 n_pre=247 n_req=870 n_rd=2708 n_write=193 bw_util=0.007037
n_activity=13823 dram_eff=0.4197
bk0: 152a 823501i bk1: 160a 823156i bk2: 196a 822682i bk3: 184a 822864i bk4: 152a 823403i bk5: 116a 823552i bk6: 136a 823441i bk7: 144a 823390i bk8: 184a 822925i bk9: 168a 822961i bk10: 200a 822994i bk11: 188a 822785i bk12: 192a 822847i bk13: 188a 822831i bk14: 196a 822776i bk15: 152a 822920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0174001

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5342, Miss = 351, Miss_rate = 0.066, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 5374, Miss = 340, Miss_rate = 0.063, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[8]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 5194, Miss = 349, Miss_rate = 0.067, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[11]: Access = 5547, Miss = 352, Miss_rate = 0.063, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[12]: Access = 5525, Miss = 359, Miss_rate = 0.065, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 5168, Miss = 331, Miss_rate = 0.064, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 6308, Miss = 311, Miss_rate = 0.049, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 5419, Miss = 359, Miss_rate = 0.066, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3319
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.6385
	minimum = 6
	maximum = 525
Network latency average = 19.6044
	minimum = 6
	maximum = 484
Slowest packet = 118993
Flit latency average = 17.8994
	minimum = 6
	maximum = 484
Slowest flit = 182468
Fragmentation average = 0.0263644
	minimum = 0
	maximum = 354
Injected packet rate average = 0.0758746
	minimum = 0.0558427 (at node 24)
	maximum = 0.0905995 (at node 39)
Accepted packet rate average = 0.0758746
	minimum = 0.0558427 (at node 24)
	maximum = 0.0905995 (at node 39)
Injected flit rate average = 0.119247
	minimum = 0.0716874 (at node 24)
	maximum = 0.170233 (at node 39)
Accepted flit rate average= 0.119247
	minimum = 0.10386 (at node 44)
	maximum = 0.165258 (at node 2)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4086 (9 samples)
	minimum = 6 (9 samples)
	maximum = 181.778 (9 samples)
Network latency average = 15.3242 (9 samples)
	minimum = 6 (9 samples)
	maximum = 146.222 (9 samples)
Flit latency average = 15.6765 (9 samples)
	minimum = 6 (9 samples)
	maximum = 145.444 (9 samples)
Fragmentation average = 0.00292938 (9 samples)
	minimum = 0 (9 samples)
	maximum = 39.3333 (9 samples)
Injected packet rate average = 0.0259518 (9 samples)
	minimum = 0.0186432 (9 samples)
	maximum = 0.0648348 (9 samples)
Accepted packet rate average = 0.0259518 (9 samples)
	minimum = 0.0186432 (9 samples)
	maximum = 0.0648348 (9 samples)
Injected flit rate average = 0.0396467 (9 samples)
	minimum = 0.0237359 (9 samples)
	maximum = 0.0906984 (9 samples)
Accepted flit rate average = 0.0396467 (9 samples)
	minimum = 0.0301703 (9 samples)
	maximum = 0.116465 (9 samples)
Injected packet size average = 1.5277 (9 samples)
Accepted packet size average = 1.5277 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 43 sec (343 sec)
gpgpu_simulation_rate = 32228 (inst/sec)
gpgpu_simulation_rate = 7190 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4281
gpu_sim_insn = 1211812
gpu_ipc =     283.0675
gpu_tot_sim_cycle = 2692630
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       4.5555
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 13414
gpu_stall_icnt2sh    = 84406
partiton_reqs_in_parallel = 94182
partiton_reqs_in_parallel_total    = 9755136
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6579
partiton_reqs_in_parallel_util = 94182
partiton_reqs_in_parallel_util_total    = 9755136
gpu_sim_cycle_parition_util = 4281
gpu_tot_sim_cycle_parition_util    = 444025
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9701
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     225.1258 GB/Sec
L2_BW_total  =       4.5151 GB/Sec
gpu_total_sim_rate=34167

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373060
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
379, 371, 270, 476, 465, 533, 300, 271, 496, 495, 439, 271, 389, 581, 1055, 509, 452, 258, 470, 273, 429, 518, 402, 273, 485, 493, 542, 466, 273, 568, 258, 559, 348, 271, 572, 286, 271, 624, 478, 541, 256, 648, 400, 518, 271, 286, 532, 441, 418, 501, 250, 250, 705, 534, 235, 402, 250, 532, 587, 455, 434, 538, 430, 443, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 203242
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196068
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2288
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:295580	W0_Idle:2464617	W0_Scoreboard:5068977	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 325 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 345 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 2692629 
mrq_lat_table:6738 	180 	326 	938 	424 	573 	426 	106 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	113178 	12405 	313 	49 	515 	260 	1302 	28 	18 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	62357 	6849 	20066 	10741 	21072 	4644 	276 	65 	41 	516 	260 	1301 	28 	18 	27 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51371 	15180 	19506 	624 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	35390 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	412 	28 	1 	3 	2 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         6        24         7        10        22        21         8 
dram[1]:        12        10        14        17        16        16        16        16         8        10        12        12         9        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         6        12        10        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        11        13        17        14        14        12        22 
dram[4]:         8        12        20        16        16        16        17        16         7         8        14         8        10        22        10        13 
dram[5]:        18        16        20        16        16        16        17        16        10         8        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         6        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14         8        14        18        14        20 
dram[8]:        16        13         9        12        16        16        16        16         8        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         7        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:      5742      4567      7998     58757     69654     80159      2690      6324    104255      3594    103021     76069     81248     69317     89016      7641 
dram[1]:    123416     76242      5012     87876     11448     11448       971      3118      6444     82585     73553     54277     65812     19014      6226     49601 
dram[2]:     74631      4390    106081    120495     11447     61363     64570     50196    105687      5500     54823     58029    100612    158615     92943     11391 
dram[3]:     90760    113550    110692     77520     89207     11448       987     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:      4476     47534     73787     79223     98472     11449     57707       971     73980      2920    105606     58530     99042      9411    157523     47043 
dram[5]:      5938      3862    140081      7139     11447     11452     64573      6327     51180    113358    109190     66032     91336     58140     97553      4839 
dram[6]:      3681      7095     61972     33905     11446    133631    161493      3460     78882     72268     48460     85025     15820     91596     21006     78020 
dram[7]:    124154     60206     48993     94404     11447     11452       987     24921     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     11114     85030     52179     11446     11449    167029    169718     37841     88859     56262     65438     68916      5511    122521    122433 
dram[9]:      3780     72181    108119    106927    100656     11452    108937      1507     46035     32385    112180     77793    108821     67403    104795      8341 
dram[10]:     36500    161216     66745      4584    139143     96956     64572       988     62732     37313     54275    120721     16785     13728      2481     86260 
average row accesses per activate:
dram[0]:  4.000000  2.842105  4.615385  5.250000  3.153846  3.583333  2.833333  3.000000  3.222222  2.541667  3.894737  2.451613  3.222222  5.272727  4.133333  2.600000 
dram[1]:  4.692307  3.000000  4.214286  4.571429  3.071429  3.538461  3.444444  3.090909  2.882353  3.000000  3.090909  3.200000  4.142857  4.000000  4.125000  5.000000 
dram[2]:  3.933333  4.428571  3.300000  3.928571  3.700000  2.500000  2.923077  3.300000  2.809524  3.785714  2.500000  2.818182  3.105263  3.823529  4.538462  4.000000 
dram[3]:  4.307693  4.750000  4.714286  2.913043  3.666667  3.181818  4.125000  3.545455  2.947368  2.833333  3.368421  3.047619  3.052632  3.100000  3.263158  3.555556 
dram[4]:  2.909091  3.111111  4.285714  4.285714  4.444445  3.307692  5.200000  3.500000  2.035714  3.000000  3.000000  3.047619  4.055555  3.600000  3.444444  2.869565 
dram[5]:  4.214286  3.421053  3.350000  4.769231  3.818182  3.142857  3.500000  3.777778  2.409091  2.650000  2.916667  2.310345  4.066667  3.562500  3.200000  3.200000 
dram[6]:  3.277778  4.818182  3.647059  4.125000  3.000000  3.900000  3.000000  2.538461  2.178571  2.428571  2.730769  2.640000  3.750000  4.357143  3.550000  3.529412 
dram[7]:  4.142857  3.705882  4.600000  3.588235  2.833333  3.250000  3.300000  3.076923  3.411765  2.545455  2.440000  2.695652  3.388889  4.461538  3.166667  3.250000 
dram[8]:  3.388889  3.631579  3.222222  4.285714  3.300000  3.166667  5.000000  3.363636  2.944444  2.700000  2.750000  2.413793  5.083333  4.769231  4.727273  3.857143 
dram[9]:  3.647059  3.388889  4.400000  4.000000  3.000000  2.833333  4.111111  2.888889  3.600000  3.235294  3.086957  3.000000  4.538462  2.818182  5.454545  4.000000 
dram[10]:  4.153846  3.437500  3.350000  3.875000  3.076923  3.444444  2.692308  3.272727  3.352941  2.454545  2.913043  2.750000  3.555556  3.705882  3.823529  3.857143 
average row locality = 9717/2888 = 3.364612
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        17        17        16        16        17        16 
dram[4]:        19        16        16        16         2         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        15 
dram[8]:        16        16        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        15        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2153
min_bank_accesses = 0!
chip skew: 200/191 = 1.05
average mf latency per bank:
dram[0]:       1574      1431      4597      4685     18474     16429      5404      5158      4819      3029      2106      2508      3639      1376      3366      1237
dram[1]:       1662      1298      5439      5865     16429     15405      5970      4989      3477      3288      3075      2420      1738      1387      1497      1358
dram[2]:       1335      1458      5283      5421     18739     16409      7902      6807      3043      3195      3779      2659      3601      1323      3117      1483
dram[3]:       1490      1470      5113      5651     16201     19682      5449      9352      3730      4785      2632      4878      3390      1925      2263      1825
dram[4]:       1272      1167      5357      5369     20238     16874      6839      5346      4827      3261      2242      3722      1263      1433      1277      2162
dram[5]:       1454      1280      6634      5444     16686     16098      5598      5873      5006      4915      3744      2329      1736      2441      1232      1571
dram[6]:       1337      1356      5154      5357     16218     17144      9199      5317      2800      3130      3392      4488      1781      1300      2208      1979
dram[7]:       1467      1365      4948      7295     18910     16895      5533      5322      3179      3260      2251      2289      1810      1257      1165      3014
dram[8]:       1305      1624      5821      5529     19478     17321     10215      5145      3180      3215      2388      2652     14122      1611      1252      1580
dram[9]:       1632      1376      5202      5369     14939     13219      8131      6063      3487      3048      2565      2333      2882      1704      1472      1504
dram[10]:       2230      2293      5428      5326     19411     20701      5972      5031      3314      3248      2429      2692      1886      1544      1438      3239
maximum mf latency per bank:
dram[0]:        715       489     10601     16088     59519     10688       502       539    103709       531       523     14106     63848       591    114622       631
dram[1]:        679       481     10616     71089     10638     10698       466       496       617     17637     17733      8206      5433     20755       748       466
dram[2]:        460       581     40831     10636     10660     25891    105621     46173       590       530     72632     17682    106848       589     72004       845
dram[3]:        551       615     10613     36173     10689     10715       439     84713     15923     79497       537    103748     72099     20721     45585     27287
dram[4]:        998       576     10613     10627    105620     20676     11622       477     79498       619       430    103749       600     10385      1022     45586
dram[5]:        837       570    116450     10621     10675     10724     15064       497     95544     79496    103748       550     40985     57839       571       572
dram[6]:        710       556     10613     36311     10641     10697    130470       468       465       628     72633    111252     17627       492     31034     28525
dram[7]:        545       406     10607    126834     10641     10680       443     25148     11647       549       461       520     20901       545       411     78067
dram[8]:        692     10558     24177     10616     10636     10691    135865       455       727       492     14019     20880       604       666       573       795
dram[9]:        607       544     10603     10615     10651     10685    105736       471      9457       489      5393       558     72011     20874       692       511
dram[10]:      35515     51696     39320     10612    116457     10675     12699       469       928       783      6492     20881     17794     10459       495     61703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832424 n_nop=828844 n_act=272 n_pre=256 n_req=910 n_rd=2856 n_write=196 bw_util=0.007333
n_activity=14131 dram_eff=0.432
bk0: 192a 830566i bk1: 152a 831000i bk2: 176a 830932i bk3: 188a 830745i bk4: 152a 831130i bk5: 160a 830921i bk6: 136a 831242i bk7: 156a 830963i bk8: 188a 830704i bk9: 204a 830368i bk10: 216a 830559i bk11: 236a 829964i bk12: 168a 830838i bk13: 164a 830761i bk14: 176a 830736i bk15: 192a 830148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0284086
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832424 n_nop=829063 n_act=241 n_pre=225 n_req=873 n_rd=2696 n_write=199 bw_util=0.006956
n_activity=13504 dram_eff=0.4288
bk0: 172a 831244i bk1: 172a 831010i bk2: 172a 830999i bk3: 188a 830975i bk4: 160a 831164i bk5: 172a 830913i bk6: 124a 831489i bk7: 136a 831263i bk8: 152a 831149i bk9: 160a 830618i bk10: 208a 830913i bk11: 192a 830850i bk12: 164a 831260i bk13: 180a 830760i bk14: 196a 830655i bk15: 148a 831269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0203862
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832424 n_nop=828977 n_act=262 n_pre=246 n_req=878 n_rd=2748 n_write=191 bw_util=0.007061
n_activity=14406 dram_eff=0.408
bk0: 172a 831214i bk1: 184a 830937i bk2: 200a 830669i bk3: 148a 831417i bk4: 136a 831475i bk5: 168a 831005i bk6: 148a 831244i bk7: 132a 831294i bk8: 196a 830571i bk9: 172a 830691i bk10: 216a 830680i bk11: 184a 830933i bk12: 172a 830725i bk13: 192a 830650i bk14: 168a 830808i bk15: 160a 830847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0191609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832424 n_nop=829002 n_act=257 n_pre=241 n_req=878 n_rd=2728 n_write=196 bw_util=0.007025
n_activity=13799 dram_eff=0.4238
bk0: 156a 830963i bk1: 164a 830993i bk2: 192a 830833i bk3: 200a 830717i bk4: 164a 830925i bk5: 128a 830964i bk6: 132a 831393i bk7: 148a 831151i bk8: 180a 830520i bk9: 164a 830569i bk10: 188a 830983i bk11: 188a 830805i bk12: 168a 831006i bk13: 184a 830708i bk14: 180a 830573i bk15: 192a 830475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0214242
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832424 n_nop=828848 n_act=276 n_pre=260 n_req=907 n_rd=2844 n_write=196 bw_util=0.007304
n_activity=14451 dram_eff=0.4207
bk0: 180a 830779i bk1: 160a 831003i bk2: 176a 831082i bk3: 176a 831028i bk4: 152a 831192i bk5: 160a 831007i bk6: 100a 831782i bk7: 140a 831283i bk8: 184a 830420i bk9: 188a 830372i bk10: 220a 830679i bk11: 192a 830523i bk12: 228a 830358i bk13: 212a 830300i bk14: 184a 830474i bk15: 192a 830265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0298946
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832424 n_nop=828888 n_act=276 n_pre=260 n_req=897 n_rd=2804 n_write=196 bw_util=0.007208
n_activity=14194 dram_eff=0.4227
bk0: 172a 830855i bk1: 196a 830606i bk2: 192a 830621i bk3: 184a 831072i bk4: 156a 830904i bk5: 164a 830620i bk6: 136a 831161i bk7: 136a 831157i bk8: 172a 830356i bk9: 172a 830741i bk10: 212a 830363i bk11: 200a 830148i bk12: 168a 830705i bk13: 164a 830711i bk14: 188a 830539i bk15: 192a 830579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0323465
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832424 n_nop=828928 n_act=277 n_pre=261 n_req=888 n_rd=2760 n_write=198 bw_util=0.007107
n_activity=14291 dram_eff=0.414
bk0: 160a 831092i bk1: 148a 831142i bk2: 184a 830995i bk3: 188a 830839i bk4: 156a 831191i bk5: 144a 831281i bk6: 132a 831597i bk7: 132a 831473i bk8: 196a 830880i bk9: 160a 831061i bk10: 216a 830706i bk11: 200a 830897i bk12: 172a 831058i bk13: 176a 831019i bk14: 220a 830797i bk15: 176a 830972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0145671
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832424 n_nop=829044 n_act=262 n_pre=246 n_req=862 n_rd=2680 n_write=192 bw_util=0.0069
n_activity=13763 dram_eff=0.4174
bk0: 164a 831197i bk1: 188a 831003i bk2: 212a 831144i bk3: 176a 830987i bk4: 124a 831501i bk5: 144a 831245i bk6: 132a 831479i bk7: 160a 831236i bk8: 188a 830968i bk9: 180a 830688i bk10: 176a 830739i bk11: 184a 830979i bk12: 180a 831264i bk13: 160a 831133i bk14: 164a 831136i bk15: 148a 831348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0131483
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832424 n_nop=829110 n_act=249 n_pre=233 n_req=858 n_rd=2632 n_write=200 bw_util=0.006804
n_activity=13559 dram_eff=0.4177
bk0: 180a 830823i bk1: 212a 830554i bk2: 164a 831311i bk3: 176a 831088i bk4: 120a 831463i bk5: 140a 831194i bk6: 120a 831885i bk7: 148a 831235i bk8: 172a 830644i bk9: 168a 830959i bk10: 200a 830576i bk11: 208a 830686i bk12: 156a 831045i bk13: 184a 830988i bk14: 132a 831000i bk15: 152a 830846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0180629
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832424 n_nop=828936 n_act=254 n_pre=238 n_req=896 n_rd=2800 n_write=196 bw_util=0.007198
n_activity=13375 dram_eff=0.448
bk0: 184a 831007i bk1: 168a 830999i bk2: 200a 830882i bk3: 176a 830860i bk4: 168a 831035i bk5: 192a 830669i bk6: 148a 831358i bk7: 104a 831329i bk8: 172a 831101i bk9: 172a 830938i bk10: 220a 830610i bk11: 188a 830966i bk12: 172a 831289i bk13: 176a 830764i bk14: 172a 831213i bk15: 188a 830816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0163306
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832424 n_nop=829013 n_act=263 n_pre=247 n_req=870 n_rd=2708 n_write=193 bw_util=0.00697
n_activity=13823 dram_eff=0.4197
bk0: 152a 831449i bk1: 160a 831104i bk2: 196a 830630i bk3: 184a 830812i bk4: 152a 831351i bk5: 116a 831500i bk6: 136a 831389i bk7: 144a 831338i bk8: 184a 830873i bk9: 168a 830909i bk10: 200a 830942i bk11: 188a 830733i bk12: 192a 830795i bk13: 188a 830779i bk14: 196a 830724i bk15: 152a 830868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.017234

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5712, Miss = 351, Miss_rate = 0.061, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 5744, Miss = 340, Miss_rate = 0.059, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[8]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 5562, Miss = 349, Miss_rate = 0.063, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[11]: Access = 5918, Miss = 352, Miss_rate = 0.059, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[12]: Access = 5899, Miss = 359, Miss_rate = 0.061, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 5539, Miss = 331, Miss_rate = 0.060, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 8711, Miss = 311, Miss_rate = 0.036, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 5789, Miss = 359, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3319
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.7409
	minimum = 6
	maximum = 588
Network latency average = 40.9829
	minimum = 6
	maximum = 360
Slowest packet = 239208
Flit latency average = 50.9321
	minimum = 6
	maximum = 359
Slowest flit = 371167
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.047514
	minimum = 0.0364486 (at node 11)
	maximum = 0.280724 (at node 44)
Accepted packet rate average = 0.047514
	minimum = 0.0364486 (at node 11)
	maximum = 0.280724 (at node 44)
Injected flit rate average = 0.071271
	minimum = 0.0531542 (at node 32)
	maximum = 0.291939 (at node 44)
Accepted flit rate average= 0.071271
	minimum = 0.0439252 (at node 11)
	maximum = 0.550234 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.7418 (10 samples)
	minimum = 6 (10 samples)
	maximum = 222.4 (10 samples)
Network latency average = 17.8901 (10 samples)
	minimum = 6 (10 samples)
	maximum = 167.6 (10 samples)
Flit latency average = 19.202 (10 samples)
	minimum = 6 (10 samples)
	maximum = 166.8 (10 samples)
Fragmentation average = 0.00263644 (10 samples)
	minimum = 0 (10 samples)
	maximum = 35.4 (10 samples)
Injected packet rate average = 0.028108 (10 samples)
	minimum = 0.0204237 (10 samples)
	maximum = 0.0864237 (10 samples)
Accepted packet rate average = 0.028108 (10 samples)
	minimum = 0.0204237 (10 samples)
	maximum = 0.0864237 (10 samples)
Injected flit rate average = 0.0428091 (10 samples)
	minimum = 0.0266778 (10 samples)
	maximum = 0.110823 (10 samples)
Accepted flit rate average = 0.0428091 (10 samples)
	minimum = 0.0315458 (10 samples)
	maximum = 0.159842 (10 samples)
Injected packet size average = 1.52302 (10 samples)
Accepted packet size average = 1.52302 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 59 sec (359 sec)
gpgpu_simulation_rate = 34167 (inst/sec)
gpgpu_simulation_rate = 7500 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 55262
gpu_sim_insn = 2703696
gpu_ipc =      48.9250
gpu_tot_sim_cycle = 2975114
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       5.0317
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 209754
gpu_stall_icnt2sh    = 783359
partiton_reqs_in_parallel = 1019424
partiton_reqs_in_parallel_total    = 9849318
partiton_level_parallism =      18.4471
partiton_level_parallism_total  =       3.6532
partiton_reqs_in_parallel_util = 1019424
partiton_reqs_in_parallel_util_total    = 9849318
gpu_sim_cycle_parition_util = 55125
gpu_tot_sim_cycle_parition_util    = 448306
partiton_level_parallism_util =      18.4930
partiton_level_parallism_util_total  =      21.5893
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     515.9812 GB/Sec
L2_BW_total  =      13.6706 GB/Sec
gpu_total_sim_rate=27518

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641988
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1130, 848, 735, 956, 1042, 1110, 893, 832, 1006, 1124, 977, 904, 804, 1122, 1659, 1170, 700, 532, 797, 573, 716, 799, 651, 575, 735, 780, 832, 742, 574, 722, 557, 809, 601, 595, 810, 474, 409, 915, 641, 739, 594, 923, 690, 782, 687, 527, 896, 811, 758, 728, 498, 487, 1055, 796, 500, 640, 556, 782, 886, 825, 709, 841, 704, 710, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1159170
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1146805
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7479
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1626528	W0_Idle:2543830	W0_Scoreboard:5821375	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1056 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 347 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 2974745 
mrq_lat_table:11501 	286 	443 	1224 	759 	1091 	1250 	1031 	667 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	348915 	70277 	3681 	2115 	646 	279 	1417 	1553 	18 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	82570 	17440 	152334 	77052 	46204 	42692 	4454 	2112 	320 	628 	274 	1416 	1553 	18 	27 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	83317 	70649 	127888 	7940 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	485 	48 	17 	5 	2 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         9        24         7        10        22        21         9 
dram[1]:        12        11        14        17        16        16        16        16        10        12        12        12        11        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         8        12        15        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        13        13        17        14        14        12        22 
dram[4]:        10        12        20        16        16        16        17        16        12         8        14         8        10        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         9        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         9        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14         8        14        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:     16997     17209     16866     58757     69654     80159      7183      8744    104255     16357    103021     76069     81248     69317     89016     23586 
dram[1]:    123416     76242      9120     87876     11448     18067     17169      9967     12133     82585     73553     54277     65812     19014     18497     49601 
dram[2]:     74631      9619    106081    120495     16359     61363     64570     50196    105687     16967     54823     58029    100612    158615     92943     11391 
dram[3]:     90760    113550    110692     77520     89207     11448     10242     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:     19068     47534     73787     79223     98472     11449     57707     15189     73980     18094    105606     58530     99042     16016    157523     47043 
dram[5]:     11659      6054    140081      9238     15598     16565     64573     17138     51180    113358    109190     66032     91336     58140     97553     15157 
dram[6]:     16514      9587     61972     33905     12212    133631    161493     16384     78882     72268     48460     85025     16704     91596     21006     78020 
dram[7]:    124154     60206     48993     94404     18677     12526     16311     24921     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     13281     85030     52179     11446     13712    167029    169718     37841     88859     56262     65438     68916     16850    122521    122433 
dram[9]:     13979     72181    108119    106927    100656     15987    108937      8023     46035     32385    112180     77793    108821     67403    104795     12042 
dram[10]:     36500    161216     66745      8711    139143     96956     64572     16654     62732     37313     54275    120721     16785     18336      8057     86260 
average row accesses per activate:
dram[0]:  3.500000  2.951220  3.925926  4.148148  2.793103  3.850000  3.115385  2.566667  3.560000  2.969697  3.026316  2.627907  3.051282  4.310345  3.000000  2.804878 
dram[1]:  3.636364  3.000000  2.942857  3.483871  2.645161  3.200000  2.846154  3.240000  2.906250  3.129032  2.558140  3.147059  3.843750  3.542857  3.400000  3.965517 
dram[2]:  3.138889  3.718750  2.973684  3.218750  4.250000  2.818182  3.695652  3.260870  2.348837  3.629630  2.619048  2.780488  3.230769  3.289474  3.457143  3.222222 
dram[3]:  3.371428  3.833333  3.633333  2.354167  2.965517  3.038461  3.280000  3.636364  2.777778  3.212121  2.973684  2.950000  2.704545  3.105263  2.904762  3.100000 
dram[4]:  3.102564  3.580645  3.566667  3.714286  3.772727  2.633333  4.937500  4.105263  2.722222  3.000000  2.697675  2.590909  3.179487  3.146342  3.297297  2.931818 
dram[5]:  4.166667  2.711111  2.853658  3.194444  3.111111  3.480000  3.038461  3.454545  2.794118  3.031250  2.387755  2.488889  3.150000  3.285714  3.405406  3.256410 
dram[6]:  3.472222  3.933333  2.947368  3.135135  2.724138  3.809524  3.000000  2.785714  2.512195  3.225806  3.025641  2.804878  2.951220  3.270270  3.388889  3.382353 
dram[7]:  3.102564  2.926829  3.666667  4.068965  4.045455  3.608696  3.038461  3.320000  2.970588  2.567568  2.409091  2.500000  2.595745  3.818182  2.688889  3.305556 
dram[8]:  3.222222  3.024390  3.171429  3.312500  3.608696  3.360000  3.944444  2.785714  2.968750  2.648649  2.871795  2.477273  3.709677  3.323529  4.250000  3.457143 
dram[9]:  3.105263  2.850000  3.257143  3.235294  3.346154  3.037037  3.809524  3.590909  3.518518  2.882353  2.825000  2.375000  3.542857  3.205128  3.606061  3.421053 
dram[10]:  3.806452  3.054054  2.945946  3.531250  3.280000  3.160000  3.375000  3.478261  3.750000  2.358974  2.690476  2.319149  3.000000  3.333333  3.351351  3.733333 
average row locality = 18558/5913 = 3.138508
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        11        17        17        16        16        17        16 
dram[4]:        19        16        16        16         3         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        16 
dram[8]:        16        17        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        16        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2158
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:       4698      5533      6887      7232     14203     13468     10047     10837     10930     10077      8526     10328      6081      5501      5689      5063
dram[1]:       4445      5086      7420      8596     12863     13284     10690     11057      9753      9319      9784      9056      5485      4846      5385      4655
dram[2]:       4976      5418      7037      7542     12308     12590     11009     11434      9966      8912     10474      9240      6513      4842      6139      6240
dram[3]:       5435      5239      7898      7781     13298     13577     10021     12994      9578     10086     10602     11040      6617      5770      5072      5559
dram[4]:       5532      4819      7836      7563     15275     13385     11561     10232     10194      9805      9428      9939      5797      5890      4740      5054
dram[5]:       4728      5188      7478      7302     13997     13212     10195     10088     10683     10461      9425      8510      6392      6319      5091      5162
dram[6]:       4981      5133      6896      7514     12459     13470     12836     10115      8706      9336      9827     10414      6158      5070      5753      5983
dram[7]:       4681      4349      6977      8268     11716     12683      9720     10384      8964      9770      8294      8737      5664      6066      5223      6465
dram[8]:       5673      5207      7180      7253     11918     12472     12915     10299      8625      9300     10078      9197     12119      4916      4580      5090
dram[9]:       5742      4935      7853      6983     12097     12110     12543     10492     11063     10367      9459     10104      6319      5569      5080      4494
dram[10]:       4889      4281      8034      7910     14280     12699     11282     10267      9854      9616      9367      8617      5654      5484      5358      5297
maximum mf latency per bank:
dram[0]:      27537     26569     24858     23906     59519     31694     31501     31421    103709     24784     28693     27965     63848     29097    114622     28446
dram[1]:      26375     31084     24874     71089     31757     27205     28069     31458     24663     25020     28067     28069     29066     28909     28524     31248
dram[2]:      31085     24499     40831     24850     27475     27502    105621     46173     24878     24670     72632     28555    106848     25409     72004     31414
dram[3]:      31063     31101     27467     36173     31419     31538     26490     84713     24869     79497     29215    103748     72099     29101     45585     31400
dram[4]:      24532     24478     23631     27468    105620     31560     28021     22333     79498     26690     28035    103749     29055     29064     28537     45586
dram[5]:      22891     22812    116450     24203     31528     31538     27418     27445     95544     79496    103748     28395     40985     57839     28561     28387
dram[6]:      26345     26352     22822     36311     23495     31597    130470     31582     24967     26709     72633    111252     29001     25420     31034     28525
dram[7]:      26665     27447     23880    126834     27188     31696     31537     29013     26714     26585     27945     29312     29047     29050     31083     78067
dram[8]:      27511     26557     24177     23886     31649     31663    135865     31552     21889     24826     29304     29280     25404     29093     25884     31421
dram[9]:      27514     26822     23881     22373     27195     31644    105736     25449     24872     24632     29372     28951     72011     29072     27406     28533
dram[10]:      35515     51696     39320     26604    116457     27196     25580     25495     25060     25052     28816     29356     29087     27264     28511     61703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=935036 n_nop=927936 n_act=522 n_pre=506 n_req=1665 n_rd=5876 n_write=196 bw_util=0.01299
n_activity=25444 dram_eff=0.4773
bk0: 412a 930612i bk1: 420a 930506i bk2: 360a 930857i bk3: 384a 930362i bk4: 312a 930962i bk5: 296a 930679i bk6: 324a 930674i bk7: 308a 930889i bk8: 312a 930859i bk9: 352a 930346i bk10: 380a 930710i bk11: 384a 930967i bk12: 412a 930728i bk13: 432a 930474i bk14: 396a 930560i bk15: 392a 930011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138968
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=935036 n_nop=928019 n_act=515 n_pre=499 n_req=1650 n_rd=5804 n_write=199 bw_util=0.01284
n_activity=25078 dram_eff=0.4787
bk0: 408a 930374i bk1: 388a 930590i bk2: 348a 930909i bk3: 364a 931085i bk4: 316a 931117i bk5: 308a 930925i bk6: 296a 931530i bk7: 324a 930919i bk8: 328a 930951i bk9: 344a 930509i bk10: 376a 931240i bk11: 364a 930948i bk12: 424a 931002i bk13: 420a 930195i bk14: 408a 930235i bk15: 388a 930622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129819
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=935036 n_nop=927761 n_act=538 n_pre=522 n_req=1697 n_rd=6024 n_write=191 bw_util=0.01329
n_activity=26701 dram_eff=0.4655
bk0: 388a 930921i bk1: 412a 930740i bk2: 388a 930703i bk3: 340a 931274i bk4: 328a 930875i bk5: 360a 930240i bk6: 336a 930531i bk7: 300a 930588i bk8: 364a 930680i bk9: 352a 930901i bk10: 376a 930944i bk11: 392a 931588i bk12: 440a 930529i bk13: 432a 930083i bk14: 416a 930299i bk15: 400a 930262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15099
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=935036 n_nop=927723 n_act=556 n_pre=540 n_req=1702 n_rd=6020 n_write=197 bw_util=0.0133
n_activity=26944 dram_eff=0.4615
bk0: 404a 930061i bk1: 396a 930480i bk2: 364a 930307i bk3: 384a 929879i bk4: 332a 930476i bk5: 304a 930733i bk6: 328a 931166i bk7: 312a 931152i bk8: 356a 930740i bk9: 380a 930624i bk10: 384a 931057i bk11: 404a 930801i bk12: 412a 930542i bk13: 408a 930715i bk14: 420a 930297i bk15: 432a 929900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=935036 n_nop=927835 n_act=530 n_pre=514 n_req=1687 n_rd=5960 n_write=197 bw_util=0.01317
n_activity=25905 dram_eff=0.4754
bk0: 408a 930476i bk1: 380a 930516i bk2: 364a 930475i bk3: 352a 930281i bk4: 320a 930484i bk5: 304a 930445i bk6: 312a 931380i bk7: 312a 930786i bk8: 348a 930019i bk9: 332a 929766i bk10: 396a 930281i bk11: 392a 930274i bk12: 432a 930462i bk13: 440a 930166i bk14: 424a 930225i bk15: 444a 929808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153934
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=935036 n_nop=927634 n_act=563 n_pre=547 n_req=1720 n_rd=6096 n_write=196 bw_util=0.01346
n_activity=26455 dram_eff=0.4757
bk0: 436a 929794i bk1: 424a 929479i bk2: 392a 930164i bk3: 396a 930390i bk4: 324a 930617i bk5: 336a 930300i bk6: 312a 930753i bk7: 304a 931090i bk8: 340a 930045i bk9: 348a 930335i bk10: 400a 930162i bk11: 380a 930353i bk12: 428a 930020i bk13: 396a 930463i bk14: 436a 930263i bk15: 444a 929674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.175113
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=935036 n_nop=927752 n_act=545 n_pre=529 n_req=1701 n_rd=6012 n_write=198 bw_util=0.01328
n_activity=26970 dram_eff=0.4605
bk0: 424a 930420i bk1: 408a 930213i bk2: 384a 930307i bk3: 388a 930225i bk4: 304a 931073i bk5: 308a 930892i bk6: 312a 931165i bk7: 312a 931175i bk8: 364a 931173i bk9: 356a 930742i bk10: 404a 930972i bk11: 396a 930900i bk12: 416a 930705i bk13: 416a 930540i bk14: 424a 930288i bk15: 396a 930413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15596
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=935036 n_nop=927709 n_act=555 n_pre=539 n_req=1703 n_rd=6040 n_write=193 bw_util=0.01333
n_activity=26631 dram_eff=0.4681
bk0: 416a 930327i bk1: 416a 930877i bk2: 376a 931111i bk3: 404a 930571i bk4: 344a 930737i bk5: 320a 930380i bk6: 316a 930618i bk7: 332a 930561i bk8: 360a 930302i bk9: 336a 930582i bk10: 356a 930986i bk11: 376a 931160i bk12: 424a 931048i bk13: 432a 930987i bk14: 420a 930417i bk15: 412a 930518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161619
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=935036 n_nop=927999 n_act=518 n_pre=502 n_req=1655 n_rd=5816 n_write=201 bw_util=0.01287
n_activity=25523 dram_eff=0.4715
bk0: 400a 930377i bk1: 428a 930076i bk2: 376a 930435i bk3: 360a 931000i bk4: 320a 930819i bk5: 324a 930388i bk6: 284a 931451i bk7: 312a 930762i bk8: 340a 930305i bk9: 344a 930371i bk10: 384a 930655i bk11: 364a 931405i bk12: 372a 931011i bk13: 388a 930851i bk14: 400a 930200i bk15: 420a 929831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140078
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=935036 n_nop=927758 n_act=537 n_pre=521 n_req=1702 n_rd=6024 n_write=196 bw_util=0.0133
n_activity=25439 dram_eff=0.489
bk0: 408a 931113i bk1: 380a 931059i bk2: 392a 931046i bk3: 376a 930353i bk4: 336a 930580i bk5: 316a 930375i bk6: 320a 930650i bk7: 316a 930207i bk8: 336a 930336i bk9: 344a 930382i bk10: 388a 930413i bk11: 392a 930874i bk12: 432a 930908i bk13: 428a 930364i bk14: 408a 930248i bk15: 452a 930023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157956
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=935036 n_nop=927860 n_act=535 n_pre=519 n_req=1676 n_rd=5928 n_write=194 bw_util=0.01309
n_activity=25727 dram_eff=0.4759
bk0: 408a 930983i bk1: 388a 930717i bk2: 364a 930599i bk3: 388a 930455i bk4: 320a 931018i bk5: 308a 930731i bk6: 320a 931271i bk7: 320a 930920i bk8: 376a 930219i bk9: 320a 931015i bk10: 384a 930556i bk11: 360a 930807i bk12: 440a 930580i bk13: 416a 930529i bk14: 432a 930724i bk15: 384a 930287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19299, Miss = 727, Miss_rate = 0.038, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 19366, Miss = 750, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[8]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 19204, Miss = 767, Miss_rate = 0.040, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 19555, Miss = 757, Miss_rate = 0.039, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 19672, Miss = 758, Miss_rate = 0.039, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 19357, Miss = 745, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 22310, Miss = 719, Miss_rate = 0.032, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 19640, Miss = 755, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3383
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136831
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.8508
	minimum = 6
	maximum = 816
Network latency average = 35.2885
	minimum = 6
	maximum = 764
Slowest packet = 264339
Flit latency average = 29.7267
	minimum = 6
	maximum = 764
Slowest flit = 467017
Fragmentation average = 0.0609175
	minimum = 0
	maximum = 469
Injected packet rate average = 0.108876
	minimum = 0.0815848 (at node 1)
	maximum = 0.126643 (at node 29)
Accepted packet rate average = 0.108876
	minimum = 0.0815848 (at node 1)
	maximum = 0.126643 (at node 29)
Injected flit rate average = 0.186235
	minimum = 0.107579 (at node 1)
	maximum = 0.270487 (at node 29)
Accepted flit rate average= 0.186235
	minimum = 0.161043 (at node 30)
	maximum = 0.240882 (at node 15)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.0245 (11 samples)
	minimum = 6 (11 samples)
	maximum = 276.364 (11 samples)
Network latency average = 19.4718 (11 samples)
	minimum = 6 (11 samples)
	maximum = 221.818 (11 samples)
Flit latency average = 20.1588 (11 samples)
	minimum = 6 (11 samples)
	maximum = 221.091 (11 samples)
Fragmentation average = 0.00793472 (11 samples)
	minimum = 0 (11 samples)
	maximum = 74.8182 (11 samples)
Injected packet rate average = 0.0354506 (11 samples)
	minimum = 0.0259838 (11 samples)
	maximum = 0.0900801 (11 samples)
Accepted packet rate average = 0.0354506 (11 samples)
	minimum = 0.0259838 (11 samples)
	maximum = 0.0900801 (11 samples)
Injected flit rate average = 0.0558478 (11 samples)
	minimum = 0.0340325 (11 samples)
	maximum = 0.125337 (11 samples)
Accepted flit rate average = 0.0558478 (11 samples)
	minimum = 0.0433183 (11 samples)
	maximum = 0.167209 (11 samples)
Injected packet size average = 1.57537 (11 samples)
Accepted packet size average = 1.57537 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 4 sec (544 sec)
gpgpu_simulation_rate = 27518 (inst/sec)
gpgpu_simulation_rate = 5468 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4356
gpu_sim_insn = 1431682
gpu_ipc =     328.6690
gpu_tot_sim_cycle = 3201620
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       5.1229
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 209754
gpu_stall_icnt2sh    = 783359
partiton_reqs_in_parallel = 95832
partiton_reqs_in_parallel_total    = 10868742
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4247
partiton_reqs_in_parallel_util = 95832
partiton_reqs_in_parallel_util_total    = 10868742
gpu_sim_cycle_parition_util = 4356
gpu_tot_sim_cycle_parition_util    = 503431
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5929
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     222.8164 GB/Sec
L2_BW_total  =      13.0066 GB/Sec
gpu_total_sim_rate=29236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1202, 920, 807, 1028, 1114, 1182, 965, 904, 1078, 1196, 1049, 976, 876, 1194, 1731, 1242, 736, 568, 833, 609, 752, 835, 687, 611, 771, 816, 868, 778, 610, 758, 593, 845, 637, 631, 846, 510, 445, 951, 677, 775, 630, 959, 726, 818, 723, 563, 932, 847, 794, 764, 534, 523, 1091, 832, 536, 676, 592, 818, 922, 861, 745, 877, 740, 746, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1237618
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1225253
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7479
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1745282	W0_Idle:2595003	W0_Scoreboard:5833856	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1056 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 344 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 3201619 
mrq_lat_table:11501 	286 	443 	1224 	759 	1091 	1250 	1031 	667 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	357993 	71439 	3681 	2115 	646 	279 	1417 	1553 	18 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	84358 	17916 	152667 	78697 	50856 	44033 	4459 	2112 	320 	628 	274 	1416 	1553 	18 	27 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	85063 	70947 	127892 	7940 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	141156 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	494 	48 	17 	5 	2 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         9        24         7        10        22        21         9 
dram[1]:        12        11        14        17        16        16        16        16        10        12        12        12        11        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         8        12        15        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        13        13        17        14        14        12        22 
dram[4]:        10        12        20        16        16        16        17        16        12         8        14         8        10        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         9        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         9        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14         8        14        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:     16997     17209     16866     58757     69654     80159      7183      8744    104255     16357    103021     76069     81248     69317     89016     23586 
dram[1]:    123416     76242      9120     87876     11448     18067     17169      9967     12133     82585     73553     54277     65812     19014     18497     49601 
dram[2]:     74631      9619    106081    120495     16359     61363     64570     50196    105687     16967     54823     58029    100612    158615     92943     11391 
dram[3]:     90760    113550    110692     77520     89207     11448     10242     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:     19068     47534     73787     79223     98472     11449     57707     15189     73980     18094    105606     58530     99042     16016    157523     47043 
dram[5]:     11659      6054    140081      9238     15598     16565     64573     17138     51180    113358    109190     66032     91336     58140     97553     15157 
dram[6]:     16514      9587     61972     33905     12212    133631    161493     16384     78882     72268     48460     85025     16704     91596     21006     78020 
dram[7]:    124154     60206     48993     94404     18677     12526     16311     24921     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     13281     85030     52179     11446     13712    167029    169718     37841     88859     56262     65438     68916     16850    122521    122433 
dram[9]:     13979     72181    108119    106927    100656     15987    108937      8023     46035     32385    112180     77793    108821     67403    104795     12042 
dram[10]:     36500    161216     66745      8711    139143     96956     64572     16654     62732     37313     54275    120721     16785     18336      8057     86260 
average row accesses per activate:
dram[0]:  3.500000  2.951220  3.925926  4.148148  2.793103  3.850000  3.115385  2.566667  3.560000  2.969697  3.026316  2.627907  3.051282  4.310345  3.000000  2.804878 
dram[1]:  3.636364  3.000000  2.942857  3.483871  2.645161  3.200000  2.846154  3.240000  2.906250  3.129032  2.558140  3.147059  3.843750  3.542857  3.400000  3.965517 
dram[2]:  3.138889  3.718750  2.973684  3.218750  4.250000  2.818182  3.695652  3.260870  2.348837  3.629630  2.619048  2.780488  3.230769  3.289474  3.457143  3.222222 
dram[3]:  3.371428  3.833333  3.633333  2.354167  2.965517  3.038461  3.280000  3.636364  2.777778  3.212121  2.973684  2.950000  2.704545  3.105263  2.904762  3.100000 
dram[4]:  3.102564  3.580645  3.566667  3.714286  3.772727  2.633333  4.937500  4.105263  2.722222  3.000000  2.697675  2.590909  3.179487  3.146342  3.297297  2.931818 
dram[5]:  4.166667  2.711111  2.853658  3.194444  3.111111  3.480000  3.038461  3.454545  2.794118  3.031250  2.387755  2.488889  3.150000  3.285714  3.405406  3.256410 
dram[6]:  3.472222  3.933333  2.947368  3.135135  2.724138  3.809524  3.000000  2.785714  2.512195  3.225806  3.025641  2.804878  2.951220  3.270270  3.388889  3.382353 
dram[7]:  3.102564  2.926829  3.666667  4.068965  4.045455  3.608696  3.038461  3.320000  2.970588  2.567568  2.409091  2.500000  2.595745  3.818182  2.688889  3.305556 
dram[8]:  3.222222  3.024390  3.171429  3.312500  3.608696  3.360000  3.944444  2.785714  2.968750  2.648649  2.871795  2.477273  3.709677  3.323529  4.250000  3.457143 
dram[9]:  3.105263  2.850000  3.257143  3.235294  3.346154  3.037037  3.809524  3.590909  3.518518  2.882353  2.825000  2.375000  3.542857  3.205128  3.606061  3.421053 
dram[10]:  3.806452  3.054054  2.945946  3.531250  3.280000  3.160000  3.375000  3.478261  3.750000  2.358974  2.690476  2.319149  3.000000  3.333333  3.351351  3.733333 
average row locality = 18558/5913 = 3.138508
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        11        17        17        16        16        17        16 
dram[4]:        19        16        16        16         3         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        16 
dram[8]:        16        17        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        16        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2158
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:       4698      5533      6939      7283     14366     13636     10337     11140     11137     10271      8626     10432      6081      5501      5689      5063
dram[1]:       4445      5086      7473      8649     13021     13444     10990     11332      9940      9496      9876      9151      5485      4846      5385      4655
dram[2]:       4976      5418      7088      7609     12465     12743     11275     11734     10143      9088     10566      9332      6513      4842      6139      6240
dram[3]:       5435      5239      7961      7837     13447     13738     10299     13274      9757     10252     10709     11130      6617      5770      5072      5559
dram[4]:       5532      4819      7896      7627     15425     13544     11840     10518     10371      9991      9515     10022      5797      5890      4740      5054
dram[5]:       4728      5188      7535      7365     14164     13377     10508     10400     10873     10639      9510      8600      6392      6319      5091      5162
dram[6]:       4981      5133      6952      7571     12637     13639     13123     10407      8881      9500      9913     10501      6158      5070      5753      5983
dram[7]:       4681      4349      7037      8320     11863     12842     10009     10656      9142      9956      8387      8824      5664      6066      5223      6465
dram[8]:       5673      5207      7246      7323     12123     12655     13295     10627      8852      9501     10185      9300     16244      4916      4580      5090
dram[9]:       5742      4935      7912      7044     12262     12282     12834     10781     11252     10543      9548     10189      6319      5569      5080      4494
dram[10]:       4889      4281      8090      7970     14446     12873     11562     10550     10013      9791      9456      8712      5654      5484      5358      5297
maximum mf latency per bank:
dram[0]:      27537     26569     24858     23906     59519     31694     31501     31421    103709     24784     28693     27965     63848     29097    114622     28446
dram[1]:      26375     31084     24874     71089     31757     27205     28069     31458     24663     25020     28067     28069     29066     28909     28524     31248
dram[2]:      31085     24499     40831     24850     27475     27502    105621     46173     24878     24670     72632     28555    106848     25409     72004     31414
dram[3]:      31063     31101     27467     36173     31419     31538     26490     84713     24869     79497     29215    103748     72099     29101     45585     31400
dram[4]:      24532     24478     23631     27468    105620     31560     28021     22333     79498     26690     28035    103749     29055     29064     28537     45586
dram[5]:      22891     22812    116450     24203     31528     31538     27418     27445     95544     79496    103748     28395     40985     57839     28561     28387
dram[6]:      26345     26352     22822     36311     23495     31597    130470     31582     24967     26709     72633    111252     29001     25420     31034     28525
dram[7]:      26665     27447     23880    126834     27188     31696     31537     29013     26714     26585     27945     29312     29047     29050     31083     78067
dram[8]:      27511     26557     24177     23886     31649     31663    135865     31552     21889     24826     29304     29280     25404     29093     25884     31421
dram[9]:      27514     26822     23881     22373     27195     31644    105736     25449     24872     24632     29372     28951     72011     29072     27406     28533
dram[10]:      35515     51696     39320     26604    116457     27196     25580     25495     25060     25052     28816     29356     29087     27264     28511     61703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943123 n_nop=936023 n_act=522 n_pre=506 n_req=1665 n_rd=5876 n_write=196 bw_util=0.01288
n_activity=25444 dram_eff=0.4773
bk0: 412a 938699i bk1: 420a 938593i bk2: 360a 938944i bk3: 384a 938449i bk4: 312a 939049i bk5: 296a 938766i bk6: 324a 938761i bk7: 308a 938976i bk8: 312a 938946i bk9: 352a 938433i bk10: 380a 938797i bk11: 384a 939054i bk12: 412a 938815i bk13: 432a 938561i bk14: 396a 938647i bk15: 392a 938098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137776
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943123 n_nop=936106 n_act=515 n_pre=499 n_req=1650 n_rd=5804 n_write=199 bw_util=0.01273
n_activity=25078 dram_eff=0.4787
bk0: 408a 938461i bk1: 388a 938677i bk2: 348a 938996i bk3: 364a 939172i bk4: 316a 939204i bk5: 308a 939012i bk6: 296a 939617i bk7: 324a 939006i bk8: 328a 939038i bk9: 344a 938596i bk10: 376a 939327i bk11: 364a 939035i bk12: 424a 939089i bk13: 420a 938282i bk14: 408a 938322i bk15: 388a 938709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128705
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943123 n_nop=935848 n_act=538 n_pre=522 n_req=1697 n_rd=6024 n_write=191 bw_util=0.01318
n_activity=26701 dram_eff=0.4655
bk0: 388a 939008i bk1: 412a 938827i bk2: 388a 938790i bk3: 340a 939361i bk4: 328a 938962i bk5: 360a 938327i bk6: 336a 938618i bk7: 300a 938675i bk8: 364a 938767i bk9: 352a 938988i bk10: 376a 939031i bk11: 392a 939675i bk12: 440a 938616i bk13: 432a 938170i bk14: 416a 938386i bk15: 400a 938349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149695
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943123 n_nop=935810 n_act=556 n_pre=540 n_req=1702 n_rd=6020 n_write=197 bw_util=0.01318
n_activity=26944 dram_eff=0.4615
bk0: 404a 938148i bk1: 396a 938567i bk2: 364a 938394i bk3: 384a 937966i bk4: 332a 938563i bk5: 304a 938820i bk6: 328a 939253i bk7: 312a 939239i bk8: 356a 938827i bk9: 380a 938711i bk10: 384a 939144i bk11: 404a 938888i bk12: 412a 938629i bk13: 408a 938802i bk14: 420a 938384i bk15: 432a 937987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123698
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943123 n_nop=935922 n_act=530 n_pre=514 n_req=1687 n_rd=5960 n_write=197 bw_util=0.01306
n_activity=25905 dram_eff=0.4754
bk0: 408a 938563i bk1: 380a 938603i bk2: 364a 938562i bk3: 352a 938368i bk4: 320a 938571i bk5: 304a 938532i bk6: 312a 939467i bk7: 312a 938873i bk8: 348a 938106i bk9: 332a 937853i bk10: 396a 938368i bk11: 392a 938361i bk12: 432a 938549i bk13: 440a 938253i bk14: 424a 938312i bk15: 444a 937895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152614
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943123 n_nop=935721 n_act=563 n_pre=547 n_req=1720 n_rd=6096 n_write=196 bw_util=0.01334
n_activity=26455 dram_eff=0.4757
bk0: 436a 937881i bk1: 424a 937566i bk2: 392a 938251i bk3: 396a 938477i bk4: 324a 938704i bk5: 336a 938387i bk6: 312a 938840i bk7: 304a 939177i bk8: 340a 938132i bk9: 348a 938422i bk10: 400a 938249i bk11: 380a 938440i bk12: 428a 938107i bk13: 396a 938550i bk14: 436a 938350i bk15: 444a 937761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173612
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943123 n_nop=935839 n_act=545 n_pre=529 n_req=1701 n_rd=6012 n_write=198 bw_util=0.01317
n_activity=26970 dram_eff=0.4605
bk0: 424a 938507i bk1: 408a 938300i bk2: 384a 938394i bk3: 388a 938312i bk4: 304a 939160i bk5: 308a 938979i bk6: 312a 939252i bk7: 312a 939262i bk8: 364a 939260i bk9: 356a 938829i bk10: 404a 939059i bk11: 396a 938987i bk12: 416a 938792i bk13: 416a 938627i bk14: 424a 938375i bk15: 396a 938500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154622
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943123 n_nop=935796 n_act=555 n_pre=539 n_req=1703 n_rd=6040 n_write=193 bw_util=0.01322
n_activity=26631 dram_eff=0.4681
bk0: 416a 938414i bk1: 416a 938964i bk2: 376a 939198i bk3: 404a 938658i bk4: 344a 938824i bk5: 320a 938467i bk6: 316a 938705i bk7: 332a 938648i bk8: 360a 938389i bk9: 336a 938669i bk10: 356a 939073i bk11: 376a 939247i bk12: 424a 939135i bk13: 432a 939074i bk14: 420a 938504i bk15: 412a 938605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.160234
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943123 n_nop=936086 n_act=518 n_pre=502 n_req=1655 n_rd=5816 n_write=201 bw_util=0.01276
n_activity=25523 dram_eff=0.4715
bk0: 400a 938464i bk1: 428a 938163i bk2: 376a 938522i bk3: 360a 939087i bk4: 320a 938906i bk5: 324a 938475i bk6: 284a 939538i bk7: 312a 938849i bk8: 340a 938392i bk9: 344a 938458i bk10: 384a 938742i bk11: 364a 939492i bk12: 372a 939098i bk13: 388a 938938i bk14: 400a 938287i bk15: 420a 937918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138877
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943123 n_nop=935845 n_act=537 n_pre=521 n_req=1702 n_rd=6024 n_write=196 bw_util=0.01319
n_activity=25439 dram_eff=0.489
bk0: 408a 939200i bk1: 380a 939146i bk2: 392a 939133i bk3: 376a 938440i bk4: 336a 938667i bk5: 316a 938462i bk6: 320a 938737i bk7: 316a 938294i bk8: 336a 938423i bk9: 344a 938469i bk10: 388a 938500i bk11: 392a 938961i bk12: 432a 938995i bk13: 428a 938451i bk14: 408a 938335i bk15: 452a 938110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156602
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943123 n_nop=935947 n_act=535 n_pre=519 n_req=1676 n_rd=5928 n_write=194 bw_util=0.01298
n_activity=25727 dram_eff=0.4759
bk0: 408a 939070i bk1: 388a 938804i bk2: 364a 938686i bk3: 388a 938542i bk4: 320a 939105i bk5: 308a 938818i bk6: 320a 939358i bk7: 320a 939007i bk8: 376a 938306i bk9: 320a 939102i bk10: 384a 938643i bk11: 360a 938894i bk12: 440a 938667i bk13: 416a 938616i bk14: 432a 938811i bk15: 384a 938374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145949

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19671, Miss = 727, Miss_rate = 0.037, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 19738, Miss = 750, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[8]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 19576, Miss = 767, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 19927, Miss = 757, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 20048, Miss = 758, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 19733, Miss = 745, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 24734, Miss = 719, Miss_rate = 0.029, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 20012, Miss = 755, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3383
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.2393
	minimum = 6
	maximum = 585
Network latency average = 41.1095
	minimum = 6
	maximum = 366
Slowest packet = 861145
Flit latency average = 51.0975
	minimum = 6
	maximum = 365
Slowest flit = 1430712
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0470264
	minimum = 0.0367394 (at node 1)
	maximum = 0.278301 (at node 44)
Accepted packet rate average = 0.0470264
	minimum = 0.0367394 (at node 1)
	maximum = 0.278301 (at node 44)
Injected flit rate average = 0.0705396
	minimum = 0.0528129 (at node 30)
	maximum = 0.289323 (at node 44)
Accepted flit rate average= 0.0705396
	minimum = 0.0440873 (at node 1)
	maximum = 0.54558 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.7924 (12 samples)
	minimum = 6 (12 samples)
	maximum = 302.083 (12 samples)
Network latency average = 21.2749 (12 samples)
	minimum = 6 (12 samples)
	maximum = 233.833 (12 samples)
Flit latency average = 22.737 (12 samples)
	minimum = 6 (12 samples)
	maximum = 233.083 (12 samples)
Fragmentation average = 0.00727349 (12 samples)
	minimum = 0 (12 samples)
	maximum = 68.5833 (12 samples)
Injected packet rate average = 0.0364152 (12 samples)
	minimum = 0.0268801 (12 samples)
	maximum = 0.105765 (12 samples)
Accepted packet rate average = 0.0364152 (12 samples)
	minimum = 0.0268801 (12 samples)
	maximum = 0.105765 (12 samples)
Injected flit rate average = 0.0570721 (12 samples)
	minimum = 0.0355975 (12 samples)
	maximum = 0.139003 (12 samples)
Accepted flit rate average = 0.0570721 (12 samples)
	minimum = 0.0433823 (12 samples)
	maximum = 0.19874 (12 samples)
Injected packet size average = 1.56726 (12 samples)
Accepted packet size average = 1.56726 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 21 sec (561 sec)
gpgpu_simulation_rate = 29236 (inst/sec)
gpgpu_simulation_rate = 5706 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 87850
gpu_sim_insn = 4962251
gpu_ipc =      56.4855
gpu_tot_sim_cycle = 3516692
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       6.0750
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 763456
gpu_stall_icnt2sh    = 2381388
partiton_reqs_in_parallel = 1378998
partiton_reqs_in_parallel_total    = 10964574
partiton_level_parallism =      15.6972
partiton_level_parallism_total  =       3.5100
partiton_reqs_in_parallel_util = 1378998
partiton_reqs_in_parallel_util_total    = 10964574
gpu_sim_cycle_parition_util = 87333
gpu_tot_sim_cycle_parition_util    = 507787
partiton_level_parallism_util =      15.7901
partiton_level_parallism_util_total  =      20.7413
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     565.0119 GB/Sec
L2_BW_total  =      25.9558 GB/Sec
gpu_total_sim_rate=23843

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966712
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1754, 1634, 1295, 1669, 1698, 1765, 1573, 1558, 1668, 1714, 1770, 1619, 1642, 1791, 2327, 1875, 1005, 797, 1108, 948, 1119, 1113, 944, 895, 1111, 1130, 1151, 1071, 926, 1076, 875, 1126, 901, 869, 1086, 822, 797, 1281, 996, 1097, 868, 1291, 1045, 1117, 1082, 776, 1222, 1160, 1138, 1120, 885, 823, 1460, 1095, 855, 940, 881, 1099, 1257, 1238, 1079, 1171, 994, 1077, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3169945
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3141896
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 23163
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4050405	W0_Idle:2674730	W0_Scoreboard:7538663	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1056 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 596 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 3516426 
mrq_lat_table:14993 	307 	457 	1257 	769 	1091 	1250 	1031 	667 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	714886 	224462 	4755 	4482 	1639 	927 	2343 	4982 	4271 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	102066 	29919 	368031 	212122 	90056 	129346 	11831 	3384 	2273 	1408 	910 	2340 	4962 	4266 	98 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	127225 	181742 	349878 	26310 	519 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	271146 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	526 	91 	69 	49 	7 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         9        24         7        10        22        21         9 
dram[1]:        12        11        14        17        16        16        16        16        10        12        12        12        11        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         8        12        15        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        13        13        17        14        14        12        22 
dram[4]:        10        12        20        16        16        16        17        16        12        10        14         8        10        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         9        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         9        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14        10        14        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:     16997     33732     16866     58757     69654     80159     19740     18332    104255     19531    103021     76069     81248     69317     89016     27511 
dram[1]:    123416     76242     18203     87876     28139     18067     17169     29238     26786     82585     73553     54277     65812     19014     20374     49601 
dram[2]:     74631     18740    106081    120495     16359     61363     64570     50196    105687     16967     54823     58029    100612    158615     92943     22428 
dram[3]:     90760    113550    110692     77520     89207     17514     15071     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:     19068     47534     73787     79223     98472     13154     57707     15189     73980     18094    105606     58530     99042     36470    157523     47043 
dram[5]:     25991     27243    140081     25117     15598     16565     64573     22721     51180    113358    109190     66032     91336     58140     97553     17202 
dram[6]:     21004     14575     61972     33905     20178    133631    161493     17984     78882     72268     48460     85025     21293     91596     26625     78020 
dram[7]:    124154     60206     48993     94404     18677     12526     28072     29715     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     23441     85030     52179     16177     24158    167029    169718     37841     88859     56262     65438     68916     17092    122521    122433 
dram[9]:     18452     72181    108119    106927    100656     17777    108937     21686     46035     32385    112180     77793    108821     67403    104795     15077 
dram[10]:     36500    161216     66745     15488    139143     96956     64572     28939     62732     37313     54275    120721     33410     18336     19878     86260 
average row accesses per activate:
dram[0]:  2.877551  2.857143  3.282051  3.764706  2.833333  3.400000  2.909091  2.823529  3.656250  2.829268  2.791667  2.568627  2.769231  3.717949  2.654546  2.377049 
dram[1]:  3.550000  2.711539  2.909091  3.071429  2.756757  3.090909  2.742857  3.096774  2.720930  3.000000  2.425926  2.620000  3.717949  3.266667  2.959184  3.106383 
dram[2]:  2.800000  3.232558  2.976744  3.095238  3.923077  2.487805  3.592592  3.200000  2.274510  2.974359  2.519231  2.847826  2.823529  3.085106  3.085106  2.880000 
dram[3]:  2.877551  3.589744  3.333333  2.370370  2.914286  2.914286  2.742857  3.161290  2.600000  2.925000  2.693877  2.693877  2.526316  2.823529  2.589286  2.880000 
dram[4]:  2.860000  3.255814  2.909091  3.368421  3.366667  2.550000  3.592592  3.096774  2.720930  2.697675  2.640000  2.471698  3.063830  3.062500  3.222222  2.578947 
dram[5]:  3.500000  2.592592  2.673469  2.976744  2.756757  2.833333  2.771429  3.310345  2.900000  2.900000  2.200000  2.237288  2.882353  3.063830  3.041667  2.843137 
dram[6]:  3.177778  3.333333  2.723404  2.847826  2.833333  3.187500  2.594594  2.400000  2.360000  2.853658  2.808511  2.471698  2.685185  2.900000  3.295455  3.085106 
dram[7]:  3.043478  2.760000  3.200000  3.794118  3.400000  3.090909  2.526316  3.096774  3.000000  2.543478  2.237288  2.471698  2.482759  3.476191  2.571429  2.938776 
dram[8]:  2.780000  2.978723  2.804348  2.976744  3.187500  3.290323  3.200000  2.909091  2.829268  2.565217  2.729167  2.333333  3.212766  2.860000  3.127660  2.938776 
dram[9]:  2.957447  2.448276  2.844445  2.976744  3.000000  2.756757  3.096774  3.428571  3.277778  2.644444  2.673469  2.425926  3.063830  2.979592  3.222222  2.900000 
dram[10]:  3.159091  2.673077  2.708333  3.047619  2.857143  2.631579  3.031250  3.200000  3.105263  2.333333  2.568627  2.436364  2.823529  3.200000  2.880000  3.063830 
average row locality = 22128/7689 = 2.877877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        11        17        17        16        16        17        16 
dram[4]:        19        16        16        16         3         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        16 
dram[8]:        16        17        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        16        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2158
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:      20593     22217     22925     22313     31709     29656     34049     32728     33636     33035     31884     33357     21555     20384     20451     20563
dram[1]:      19952     22185     22287     23543     29411     31211     31438     33951     30212     30740     32077     31714     20100     20385     20668     19099
dram[2]:      22094     21351     23235     23674     29225     31695     32533     32698     33907     31810     32980     32376     22067     20297     20665     21009
dram[3]:      21732     21210     22586     23879     29638     28844     32273     35182     31552     31323     33219     33489     21100     20554     19408     20379
dram[4]:      21472     21722     22987     22201     30819     28667     34129     33610     32389     31795     31692     33260     19521     20468     18432     19936
dram[5]:      20486     20934     23540     22206     30057     28746     31168     31547     33045     33144     31522     30917     21246     20843     19463     19813
dram[6]:      21275     21364     21190     22319     29454     29823     34534     32299     29868     32586     31419     34199     21169     21144     20495     20433
dram[7]:      20821     20613     21853     23318     29266     29742     31486     32799     31737     30580     29931     31819     21199     21116     20278     22303
dram[8]:      22487     21643     21938     23603     29057     30454     34722     31755     30435     31031     31624     30861     28370     19096     18278     20511
dram[9]:      21736     20726     24813     25020     29499     27977     35507     32702     33010     33202     32495     34077     20969     20294     19692     20276
dram[10]:      20440     19661     23574     24051     30947     31338     33420     34007     32713     31534     32052     31304     20599     20606     20458     20271
maximum mf latency per bank:
dram[0]:      55151     59671     63863     63119     59519     55128     58985     57907    103709     58992     56606     55583     63848     57655    114622     70130
dram[1]:      59540     59617     56489     71089     55038     55181     57962     57938     58939     56296     56595     56669     57787     58415     70180     70131
dram[2]:      59484     64175     56736     57730     55080     55689    105621     62552     56452     56429     72632     56838    106848     58422     72004     70005
dram[3]:      59562     64180     63073     64168     57288     57430     62540     84713     56576     79497     56693    103748     72099     58320     70173     70091
dram[4]:      63860     63984     63980     64112    105620     53981     58849     58941     79498     56582     56682    103749     56999     58325     70116     70205
dram[5]:      63856     55327    116450     64032     53884     54591     59002     58936     95544     79496    103748     56039     58304     58378     72927     73075
dram[6]:      55312     55291     63985     63102     54564     54950    130470     54928     58429     58684     72633    111252     60254     60281     73051     73017
dram[7]:      59512     59776     62996    126834     54975     55111     57990     57978     58619     58610     55989     55986     60120     57303     72999     78067
dram[8]:      59599     63916     60772     60871     55094     54941    135865     58780     56343     56411     60056     60058     56718     56743     72942     67567
dram[9]:      64003     63888     60724     63097     55215     55103    105736     58818     56569     58831     60028     60069     72011     62223     67550     67664
dram[10]:      64021     63908     63242     63124    116457     55165     58948     58961     58960     58956     60056     56564     62247     62243     69844     70001
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106246 n_nop=1097438 n_act=684 n_pre=668 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01348
n_activity=35701 dram_eff=0.4177
bk0: 500a 1101277i bk1: 496a 1101351i bk2: 448a 1101591i bk3: 448a 1101269i bk4: 396a 1101838i bk5: 396a 1101459i bk6: 384a 1101582i bk7: 384a 1101860i bk8: 424a 1101686i bk9: 424a 1101234i bk10: 456a 1101532i bk11: 456a 1101843i bk12: 512a 1101414i bk13: 512a 1101295i bk14: 512a 1101169i bk15: 512a 1100492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106246 n_nop=1097439 n_act=680 n_pre=664 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01349
n_activity=35536 dram_eff=0.42
bk0: 496a 1101229i bk1: 496a 1101236i bk2: 448a 1101693i bk3: 448a 1101851i bk4: 396a 1101991i bk5: 396a 1101730i bk6: 384a 1102360i bk7: 384a 1101876i bk8: 424a 1101722i bk9: 424a 1101377i bk10: 460a 1102040i bk11: 460a 1101601i bk12: 512a 1101873i bk13: 512a 1100996i bk14: 512a 1100887i bk15: 512a 1101128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109895
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106246 n_nop=1097441 n_act=685 n_pre=669 n_req=2006 n_rd=7260 n_write=191 bw_util=0.01347
n_activity=35468 dram_eff=0.4202
bk0: 496a 1101575i bk1: 492a 1101513i bk2: 448a 1101655i bk3: 448a 1102019i bk4: 396a 1101781i bk5: 396a 1101170i bk6: 384a 1101551i bk7: 384a 1101472i bk8: 424a 1101583i bk9: 424a 1101672i bk10: 460a 1101719i bk11: 460a 1102546i bk12: 512a 1101315i bk13: 512a 1100926i bk14: 512a 1101035i bk15: 512a 1100923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127676
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106246 n_nop=1097377 n_act=714 n_pre=698 n_req=2012 n_rd=7260 n_write=197 bw_util=0.01348
n_activity=36245 dram_eff=0.4115
bk0: 496a 1100727i bk1: 496a 1101236i bk2: 448a 1101091i bk3: 444a 1100820i bk4: 396a 1101410i bk5: 396a 1101532i bk6: 384a 1102031i bk7: 384a 1101996i bk8: 424a 1101599i bk9: 424a 1101582i bk10: 460a 1101868i bk11: 460a 1101686i bk12: 512a 1101253i bk13: 512a 1101414i bk14: 512a 1100990i bk15: 512a 1100708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105576
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106246 n_nop=1097419 n_act=689 n_pre=673 n_req=2014 n_rd=7268 n_write=197 bw_util=0.0135
n_activity=35898 dram_eff=0.4159
bk0: 496a 1101257i bk1: 496a 1101205i bk2: 448a 1101187i bk3: 448a 1101064i bk4: 392a 1101358i bk5: 396a 1101230i bk6: 384a 1102184i bk7: 384a 1101547i bk8: 424a 1100899i bk9: 424a 1100515i bk10: 460a 1101203i bk11: 460a 1101132i bk12: 512a 1101336i bk13: 512a 1101067i bk14: 516a 1101075i bk15: 516a 1100568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130165
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106246 n_nop=1097356 n_act=719 n_pre=703 n_req=2014 n_rd=7272 n_write=196 bw_util=0.0135
n_activity=35574 dram_eff=0.4199
bk0: 496a 1100634i bk1: 496a 1100310i bk2: 448a 1101068i bk3: 448a 1101322i bk4: 396a 1101445i bk5: 396a 1101125i bk6: 384a 1101600i bk7: 384a 1101980i bk8: 424a 1100940i bk9: 424a 1101224i bk10: 460a 1100996i bk11: 460a 1101054i bk12: 512a 1100807i bk13: 512a 1101166i bk14: 516a 1101045i bk15: 516a 1100463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148075
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106246 n_nop=1097370 n_act=711 n_pre=695 n_req=2016 n_rd=7272 n_write=198 bw_util=0.01351
n_activity=36923 dram_eff=0.4046
bk0: 496a 1101265i bk1: 496a 1100938i bk2: 448a 1101168i bk3: 448a 1101104i bk4: 396a 1101940i bk5: 396a 1101677i bk6: 384a 1101971i bk7: 384a 1101954i bk8: 424a 1102055i bk9: 424a 1101581i bk10: 460a 1101887i bk11: 460a 1101703i bk12: 512a 1101402i bk13: 512a 1101220i bk14: 516a 1101121i bk15: 516a 1101072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131869
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106246 n_nop=1097409 n_act=704 n_pre=688 n_req=2006 n_rd=7252 n_write=193 bw_util=0.01346
n_activity=35748 dram_eff=0.4165
bk0: 492a 1101214i bk1: 488a 1101730i bk2: 448a 1101937i bk3: 448a 1101562i bk4: 396a 1101657i bk5: 396a 1101191i bk6: 384a 1101396i bk7: 384a 1101521i bk8: 424a 1101265i bk9: 424a 1101410i bk10: 460a 1101638i bk11: 460a 1101994i bk12: 512a 1101822i bk13: 512a 1101807i bk14: 512a 1101193i bk15: 512a 1101217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136692
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106246 n_nop=1097411 n_act=697 n_pre=681 n_req=2015 n_rd=7256 n_write=201 bw_util=0.01348
n_activity=36252 dram_eff=0.4114
bk0: 492a 1101005i bk1: 492a 1101004i bk2: 448a 1101235i bk3: 448a 1101773i bk4: 396a 1101660i bk5: 396a 1101320i bk6: 384a 1102188i bk7: 384a 1101717i bk8: 424a 1101133i bk9: 424a 1101204i bk10: 460a 1101508i bk11: 460a 1102127i bk12: 516a 1101558i bk13: 508a 1101424i bk14: 512a 1100724i bk15: 512a 1100494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118486
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106246 n_nop=1097406 n_act=698 n_pre=682 n_req=2012 n_rd=7264 n_write=196 bw_util=0.01349
n_activity=34660 dram_eff=0.4305
bk0: 492a 1101938i bk1: 492a 1101598i bk2: 448a 1101894i bk3: 448a 1101178i bk4: 396a 1101479i bk5: 396a 1101187i bk6: 384a 1101489i bk7: 384a 1101138i bk8: 428a 1101159i bk9: 428a 1101144i bk10: 460a 1101243i bk11: 460a 1101794i bk12: 512a 1101672i bk13: 512a 1101143i bk14: 512a 1100973i bk15: 512a 1100821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133706
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106246 n_nop=1097398 n_act=709 n_pre=693 n_req=2007 n_rd=7252 n_write=194 bw_util=0.01346
n_activity=35916 dram_eff=0.4146
bk0: 492a 1101698i bk1: 492a 1101352i bk2: 448a 1101336i bk3: 448a 1101295i bk4: 392a 1101842i bk5: 392a 1101452i bk6: 384a 1102152i bk7: 384a 1101841i bk8: 428a 1101097i bk9: 428a 1101733i bk10: 456a 1101412i bk11: 460a 1101641i bk12: 512a 1101436i bk13: 512a 1101328i bk14: 512a 1101479i bk15: 512a 1100849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124558

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43728, Miss = 908, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 43586, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 43340, Miss = 909, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 43434, Miss = 909, Miss_rate = 0.021, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 43762, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 43628, Miss = 909, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 48324, Miss = 908, Miss_rate = 0.019, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 44452, Miss = 908, Miss_rate = 0.020, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3402
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664587
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275013
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.7052
	minimum = 6
	maximum = 856
Network latency average = 40.0931
	minimum = 6
	maximum = 654
Slowest packet = 887981
Flit latency average = 31.7555
	minimum = 6
	maximum = 654
Slowest flit = 1483756
Fragmentation average = 0.0639429
	minimum = 0
	maximum = 491
Injected packet rate average = 0.119222
	minimum = 0.0910364 (at node 12)
	maximum = 0.139102 (at node 46)
Accepted packet rate average = 0.119222
	minimum = 0.0910364 (at node 12)
	maximum = 0.139102 (at node 46)
Injected flit rate average = 0.212254
	minimum = 0.113273 (at node 12)
	maximum = 0.320799 (at node 46)
Accepted flit rate average= 0.212254
	minimum = 0.164486 (at node 30)
	maximum = 0.281191 (at node 21)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.7857 (13 samples)
	minimum = 6 (13 samples)
	maximum = 344.692 (13 samples)
Network latency average = 22.7225 (13 samples)
	minimum = 6 (13 samples)
	maximum = 266.154 (13 samples)
Flit latency average = 23.4308 (13 samples)
	minimum = 6 (13 samples)
	maximum = 265.462 (13 samples)
Fragmentation average = 0.0116327 (13 samples)
	minimum = 0 (13 samples)
	maximum = 101.077 (13 samples)
Injected packet rate average = 0.042785 (13 samples)
	minimum = 0.0318152 (13 samples)
	maximum = 0.108329 (13 samples)
Accepted packet rate average = 0.042785 (13 samples)
	minimum = 0.0318152 (13 samples)
	maximum = 0.108329 (13 samples)
Injected flit rate average = 0.0690092 (13 samples)
	minimum = 0.0415726 (13 samples)
	maximum = 0.152987 (13 samples)
Accepted flit rate average = 0.0690092 (13 samples)
	minimum = 0.052698 (13 samples)
	maximum = 0.205083 (13 samples)
Injected packet size average = 1.61293 (13 samples)
Accepted packet size average = 1.61293 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 56 sec (896 sec)
gpgpu_simulation_rate = 23843 (inst/sec)
gpgpu_simulation_rate = 3924 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4340
gpu_sim_insn = 1323702
gpu_ipc =     305.0005
gpu_tot_sim_cycle = 3743182
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       6.0610
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 763456
gpu_stall_icnt2sh    = 2381425
partiton_reqs_in_parallel = 95480
partiton_reqs_in_parallel_total    = 12343572
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3231
partiton_reqs_in_parallel_util = 95480
partiton_reqs_in_parallel_util_total    = 12343572
gpu_sim_cycle_parition_util = 4340
gpu_tot_sim_cycle_parition_util    = 595120
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.7504
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     223.6378 GB/Sec
L2_BW_total  =      24.6445 GB/Sec
gpu_total_sim_rate=24876

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997432
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1826, 1706, 1367, 1741, 1770, 1837, 1645, 1630, 1740, 1786, 1842, 1691, 1714, 1863, 2399, 1947, 1041, 833, 1144, 984, 1155, 1149, 980, 931, 1147, 1166, 1187, 1107, 962, 1112, 911, 1162, 937, 905, 1122, 858, 833, 1317, 1032, 1133, 904, 1327, 1081, 1153, 1118, 812, 1258, 1196, 1174, 1156, 921, 859, 1496, 1131, 891, 976, 917, 1135, 1293, 1274, 1115, 1207, 1030, 1113, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3248479
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3220430
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 23163
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4168743	W0_Idle:2726066	W0_Scoreboard:7551613	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1056 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 592 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 3743181 
mrq_lat_table:14993 	307 	457 	1257 	769 	1091 	1250 	1031 	667 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	723995 	225593 	4755 	4482 	1639 	927 	2343 	4982 	4271 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	103819 	30409 	368338 	213723 	94845 	130642 	11835 	3384 	2273 	1408 	910 	2340 	4962 	4266 	98 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	128860 	182132 	349901 	26310 	519 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	279338 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	535 	91 	69 	49 	7 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         9        24         7        10        22        21         9 
dram[1]:        12        11        14        17        16        16        16        16        10        12        12        12        11        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         8        12        15        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        13        13        17        14        14        12        22 
dram[4]:        10        12        20        16        16        16        17        16        12        10        14         8        10        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         9        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         9        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14        10        14        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:     16997     33732     16866     58757     69654     80159     19740     18332    104255     19531    103021     76069     81248     69317     89016     27511 
dram[1]:    123416     76242     18203     87876     28139     18067     17169     29238     26786     82585     73553     54277     65812     19014     20374     49601 
dram[2]:     74631     18740    106081    120495     16359     61363     64570     50196    105687     16967     54823     58029    100612    158615     92943     22428 
dram[3]:     90760    113550    110692     77520     89207     17514     15071     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:     19068     47534     73787     79223     98472     13154     57707     15189     73980     18094    105606     58530     99042     36470    157523     47043 
dram[5]:     25991     27243    140081     25117     15598     16565     64573     22721     51180    113358    109190     66032     91336     58140     97553     17202 
dram[6]:     21004     14575     61972     33905     20178    133631    161493     17984     78882     72268     48460     85025     21293     91596     26625     78020 
dram[7]:    124154     60206     48993     94404     18677     12526     28072     29715     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     23441     85030     52179     16177     24158    167029    169718     37841     88859     56262     65438     68916     17092    122521    122433 
dram[9]:     18452     72181    108119    106927    100656     17777    108937     21686     46035     32385    112180     77793    108821     67403    104795     15077 
dram[10]:     36500    161216     66745     15488    139143     96956     64572     28939     62732     37313     54275    120721     33410     18336     19878     86260 
average row accesses per activate:
dram[0]:  2.877551  2.857143  3.282051  3.764706  2.833333  3.400000  2.909091  2.823529  3.656250  2.829268  2.791667  2.568627  2.769231  3.717949  2.654546  2.377049 
dram[1]:  3.550000  2.711539  2.909091  3.071429  2.756757  3.090909  2.742857  3.096774  2.720930  3.000000  2.425926  2.620000  3.717949  3.266667  2.959184  3.106383 
dram[2]:  2.800000  3.232558  2.976744  3.095238  3.923077  2.487805  3.592592  3.200000  2.274510  2.974359  2.519231  2.847826  2.823529  3.085106  3.085106  2.880000 
dram[3]:  2.877551  3.589744  3.333333  2.370370  2.914286  2.914286  2.742857  3.161290  2.600000  2.925000  2.693877  2.693877  2.526316  2.823529  2.589286  2.880000 
dram[4]:  2.860000  3.255814  2.909091  3.368421  3.366667  2.550000  3.592592  3.096774  2.720930  2.697675  2.640000  2.471698  3.063830  3.062500  3.222222  2.578947 
dram[5]:  3.500000  2.592592  2.673469  2.976744  2.756757  2.833333  2.771429  3.310345  2.900000  2.900000  2.200000  2.237288  2.882353  3.063830  3.041667  2.843137 
dram[6]:  3.177778  3.333333  2.723404  2.847826  2.833333  3.187500  2.594594  2.400000  2.360000  2.853658  2.808511  2.471698  2.685185  2.900000  3.295455  3.085106 
dram[7]:  3.043478  2.760000  3.200000  3.794118  3.400000  3.090909  2.526316  3.096774  3.000000  2.543478  2.237288  2.471698  2.482759  3.476191  2.571429  2.938776 
dram[8]:  2.780000  2.978723  2.804348  2.976744  3.187500  3.290323  3.200000  2.909091  2.829268  2.565217  2.729167  2.333333  3.212766  2.860000  3.127660  2.938776 
dram[9]:  2.957447  2.448276  2.844445  2.976744  3.000000  2.756757  3.096774  3.428571  3.277778  2.644444  2.673469  2.425926  3.063830  2.979592  3.222222  2.900000 
dram[10]:  3.159091  2.673077  2.708333  3.047619  2.857143  2.631579  3.031250  3.200000  3.105263  2.333333  2.568627  2.436364  2.823529  3.200000  2.880000  3.063830 
average row locality = 22128/7689 = 2.877877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        11        17        17        16        16        17        16 
dram[4]:        19        16        16        16         3         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        16 
dram[8]:        16        17        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        16        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2158
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:      20593     22217     22969     22359     31837     29784     34296     32970     33790     33192     31971     33448     21555     20384     20451     20563
dram[1]:      19952     22185     22330     23589     29536     31337     31670     34186     30367     30889     32156     31789     20100     20385     20668     19099
dram[2]:      22094     21351     23283     23726     29356     31833     32765     32934     34061     31962     33057     32452     22067     20297     20665     21009
dram[3]:      21732     21210     22636     23930     29765     28973     32513     35415     31710     31475     33305     33569     21100     20554     19408     20379
dram[4]:      21472     21722     23035     22252     30946     28789     34355     33849     32540     31945     31766     33334     19521     20468     18432     19936
dram[5]:      20486     20934     23594     22265     30200     28890     31426     31792     33207     33294     31600     30991     21246     20843     19463     19813
dram[6]:      21275     21364     21239     22369     29598     29959     34768     32540     30006     32731     31497     34279     21169     21144     20495     20433
dram[7]:      20821     20613     21899     23369     29395     29870     31721     33036     31890     30726     30006     31895     21199     21116     20278     22303
dram[8]:      22487     21643     21992     23659     29211     30600     35005     32019     30621     31208     31717     30944     31515     19096     18278     20511
dram[9]:      21736     20726     24863     25070     29635     28108     35751     32946     33154     33350     32573     34153     20969     20294     19692     20276
dram[10]:      20440     19661     23620     24103     31086     31475     33657     34246     32848     31675     32128     31379     20599     20606     20458     20271
maximum mf latency per bank:
dram[0]:      55151     59671     63863     63119     59519     55128     58985     57907    103709     58992     56606     55583     63848     57655    114622     70130
dram[1]:      59540     59617     56489     71089     55038     55181     57962     57938     58939     56296     56595     56669     57787     58415     70180     70131
dram[2]:      59484     64175     56736     57730     55080     55689    105621     62552     56452     56429     72632     56838    106848     58422     72004     70005
dram[3]:      59562     64180     63073     64168     57288     57430     62540     84713     56576     79497     56693    103748     72099     58320     70173     70091
dram[4]:      63860     63984     63980     64112    105620     53981     58849     58941     79498     56582     56682    103749     56999     58325     70116     70205
dram[5]:      63856     55327    116450     64032     53884     54591     59002     58936     95544     79496    103748     56039     58304     58378     72927     73075
dram[6]:      55312     55291     63985     63102     54564     54950    130470     54928     58429     58684     72633    111252     60254     60281     73051     73017
dram[7]:      59512     59776     62996    126834     54975     55111     57990     57978     58619     58610     55989     55986     60120     57303     72999     78067
dram[8]:      59599     63916     60772     60871     55094     54941    135865     58780     56343     56411     60056     60058     56718     56743     72942     67567
dram[9]:      64003     63888     60724     63097     55215     55103    105736     58818     56569     58831     60028     60069     72011     62223     67550     67664
dram[10]:      64021     63908     63242     63124    116457     55165     58948     58961     58960     58956     60056     56564     62247     62243     69844     70001
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114303 n_nop=1105495 n_act=684 n_pre=668 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01338
n_activity=35701 dram_eff=0.4177
bk0: 500a 1109334i bk1: 496a 1109408i bk2: 448a 1109648i bk3: 448a 1109326i bk4: 396a 1109895i bk5: 396a 1109516i bk6: 384a 1109639i bk7: 384a 1109917i bk8: 424a 1109743i bk9: 424a 1109291i bk10: 456a 1109589i bk11: 456a 1109900i bk12: 512a 1109471i bk13: 512a 1109352i bk14: 512a 1109226i bk15: 512a 1108549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114303 n_nop=1105496 n_act=680 n_pre=664 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01339
n_activity=35536 dram_eff=0.42
bk0: 496a 1109286i bk1: 496a 1109293i bk2: 448a 1109750i bk3: 448a 1109908i bk4: 396a 1110048i bk5: 396a 1109787i bk6: 384a 1110417i bk7: 384a 1109933i bk8: 424a 1109779i bk9: 424a 1109434i bk10: 460a 1110097i bk11: 460a 1109658i bk12: 512a 1109930i bk13: 512a 1109053i bk14: 512a 1108944i bk15: 512a 1109185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1091
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114303 n_nop=1105498 n_act=685 n_pre=669 n_req=2006 n_rd=7260 n_write=191 bw_util=0.01337
n_activity=35468 dram_eff=0.4202
bk0: 496a 1109632i bk1: 492a 1109570i bk2: 448a 1109712i bk3: 448a 1110076i bk4: 396a 1109838i bk5: 396a 1109227i bk6: 384a 1109608i bk7: 384a 1109529i bk8: 424a 1109640i bk9: 424a 1109729i bk10: 460a 1109776i bk11: 460a 1110603i bk12: 512a 1109372i bk13: 512a 1108983i bk14: 512a 1109092i bk15: 512a 1108980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114303 n_nop=1105434 n_act=714 n_pre=698 n_req=2012 n_rd=7260 n_write=197 bw_util=0.01338
n_activity=36245 dram_eff=0.4115
bk0: 496a 1108784i bk1: 496a 1109293i bk2: 448a 1109148i bk3: 444a 1108877i bk4: 396a 1109467i bk5: 396a 1109589i bk6: 384a 1110088i bk7: 384a 1110053i bk8: 424a 1109656i bk9: 424a 1109639i bk10: 460a 1109925i bk11: 460a 1109743i bk12: 512a 1109310i bk13: 512a 1109471i bk14: 512a 1109047i bk15: 512a 1108765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104813
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114303 n_nop=1105476 n_act=689 n_pre=673 n_req=2014 n_rd=7268 n_write=197 bw_util=0.0134
n_activity=35898 dram_eff=0.4159
bk0: 496a 1109314i bk1: 496a 1109262i bk2: 448a 1109244i bk3: 448a 1109121i bk4: 392a 1109415i bk5: 396a 1109287i bk6: 384a 1110241i bk7: 384a 1109604i bk8: 424a 1108956i bk9: 424a 1108572i bk10: 460a 1109260i bk11: 460a 1109189i bk12: 512a 1109393i bk13: 512a 1109124i bk14: 516a 1109132i bk15: 516a 1108625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129223
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114303 n_nop=1105413 n_act=719 n_pre=703 n_req=2014 n_rd=7272 n_write=196 bw_util=0.0134
n_activity=35574 dram_eff=0.4199
bk0: 496a 1108691i bk1: 496a 1108367i bk2: 448a 1109125i bk3: 448a 1109379i bk4: 396a 1109502i bk5: 396a 1109182i bk6: 384a 1109657i bk7: 384a 1110037i bk8: 424a 1108997i bk9: 424a 1109281i bk10: 460a 1109053i bk11: 460a 1109111i bk12: 512a 1108864i bk13: 512a 1109223i bk14: 516a 1109102i bk15: 516a 1108520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147004
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114303 n_nop=1105427 n_act=711 n_pre=695 n_req=2016 n_rd=7272 n_write=198 bw_util=0.01341
n_activity=36923 dram_eff=0.4046
bk0: 496a 1109322i bk1: 496a 1108995i bk2: 448a 1109225i bk3: 448a 1109161i bk4: 396a 1109997i bk5: 396a 1109734i bk6: 384a 1110028i bk7: 384a 1110011i bk8: 424a 1110112i bk9: 424a 1109638i bk10: 460a 1109944i bk11: 460a 1109760i bk12: 512a 1109459i bk13: 512a 1109277i bk14: 516a 1109178i bk15: 516a 1109129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130916
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114303 n_nop=1105466 n_act=704 n_pre=688 n_req=2006 n_rd=7252 n_write=193 bw_util=0.01336
n_activity=35748 dram_eff=0.4165
bk0: 492a 1109271i bk1: 488a 1109787i bk2: 448a 1109994i bk3: 448a 1109619i bk4: 396a 1109714i bk5: 396a 1109248i bk6: 384a 1109453i bk7: 384a 1109578i bk8: 424a 1109322i bk9: 424a 1109467i bk10: 460a 1109695i bk11: 460a 1110051i bk12: 512a 1109879i bk13: 512a 1109864i bk14: 512a 1109250i bk15: 512a 1109274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135704
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114303 n_nop=1105468 n_act=697 n_pre=681 n_req=2015 n_rd=7256 n_write=201 bw_util=0.01338
n_activity=36252 dram_eff=0.4114
bk0: 492a 1109062i bk1: 492a 1109061i bk2: 448a 1109292i bk3: 448a 1109830i bk4: 396a 1109717i bk5: 396a 1109377i bk6: 384a 1110245i bk7: 384a 1109774i bk8: 424a 1109190i bk9: 424a 1109261i bk10: 460a 1109565i bk11: 460a 1110184i bk12: 516a 1109615i bk13: 508a 1109481i bk14: 512a 1108781i bk15: 512a 1108551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11763
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114303 n_nop=1105463 n_act=698 n_pre=682 n_req=2012 n_rd=7264 n_write=196 bw_util=0.01339
n_activity=34660 dram_eff=0.4305
bk0: 492a 1109995i bk1: 492a 1109655i bk2: 448a 1109951i bk3: 448a 1109235i bk4: 396a 1109536i bk5: 396a 1109244i bk6: 384a 1109546i bk7: 384a 1109195i bk8: 428a 1109216i bk9: 428a 1109201i bk10: 460a 1109300i bk11: 460a 1109851i bk12: 512a 1109729i bk13: 512a 1109200i bk14: 512a 1109030i bk15: 512a 1108878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132739
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1114303 n_nop=1105455 n_act=709 n_pre=693 n_req=2007 n_rd=7252 n_write=194 bw_util=0.01336
n_activity=35916 dram_eff=0.4146
bk0: 492a 1109755i bk1: 492a 1109409i bk2: 448a 1109393i bk3: 448a 1109352i bk4: 392a 1109899i bk5: 392a 1109509i bk6: 384a 1110209i bk7: 384a 1109898i bk8: 428a 1109154i bk9: 428a 1109790i bk10: 456a 1109469i bk11: 460a 1109698i bk12: 512a 1109493i bk13: 512a 1109385i bk14: 512a 1109536i bk15: 512a 1108906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123658

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44100, Miss = 908, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 43958, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 43712, Miss = 909, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 43806, Miss = 909, Miss_rate = 0.021, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 44138, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 44004, Miss = 909, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 50748, Miss = 908, Miss_rate = 0.018, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 44824, Miss = 908, Miss_rate = 0.020, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3402
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.5294
	minimum = 6
	maximum = 588
Network latency average = 41.3625
	minimum = 6
	maximum = 396
Slowest packet = 1928982
Flit latency average = 51.3521
	minimum = 6
	maximum = 395
Slowest flit = 3326076
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0471998
	minimum = 0.0368749 (at node 1)
	maximum = 0.279327 (at node 44)
Accepted packet rate average = 0.0471998
	minimum = 0.0368749 (at node 1)
	maximum = 0.279327 (at node 44)
Injected flit rate average = 0.0707997
	minimum = 0.0530076 (at node 30)
	maximum = 0.290389 (at node 44)
Accepted flit rate average= 0.0707997
	minimum = 0.0442498 (at node 1)
	maximum = 0.547592 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.5531 (14 samples)
	minimum = 6 (14 samples)
	maximum = 362.071 (14 samples)
Network latency average = 24.0539 (14 samples)
	minimum = 6 (14 samples)
	maximum = 275.429 (14 samples)
Flit latency average = 25.4251 (14 samples)
	minimum = 6 (14 samples)
	maximum = 274.714 (14 samples)
Fragmentation average = 0.0108018 (14 samples)
	minimum = 0 (14 samples)
	maximum = 93.8571 (14 samples)
Injected packet rate average = 0.0431003 (14 samples)
	minimum = 0.0321766 (14 samples)
	maximum = 0.120544 (14 samples)
Accepted packet rate average = 0.0431003 (14 samples)
	minimum = 0.0321766 (14 samples)
	maximum = 0.120544 (14 samples)
Injected flit rate average = 0.0691371 (14 samples)
	minimum = 0.0423893 (14 samples)
	maximum = 0.162802 (14 samples)
Accepted flit rate average = 0.0691371 (14 samples)
	minimum = 0.0520946 (14 samples)
	maximum = 0.229547 (14 samples)
Injected packet size average = 1.6041 (14 samples)
Accepted packet size average = 1.6041 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 12 sec (912 sec)
gpgpu_simulation_rate = 24876 (inst/sec)
gpgpu_simulation_rate = 4104 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 33606
gpu_sim_insn = 2978170
gpu_ipc =      88.6202
gpu_tot_sim_cycle = 4004010
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       6.4100
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 1004868
gpu_stall_icnt2sh    = 3006419
partiton_reqs_in_parallel = 497920
partiton_reqs_in_parallel_total    = 12439052
partiton_level_parallism =      14.8164
partiton_level_parallism_total  =       3.2310
partiton_reqs_in_parallel_util = 497920
partiton_reqs_in_parallel_util_total    = 12439052
gpu_sim_cycle_parition_util = 32682
gpu_tot_sim_cycle_parition_util    = 599460
partiton_level_parallism_util =      15.2353
partiton_level_parallism_util_total  =      20.4653
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     547.6465 GB/Sec
L2_BW_total  =      27.6356 GB/Sec
gpu_total_sim_rate=24584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2217, 2135, 1856, 2100, 2197, 2187, 2001, 1945, 2098, 2152, 2211, 2055, 2088, 2235, 2814, 2292, 1268, 996, 1321, 1182, 1319, 1312, 1184, 1123, 1390, 1337, 1354, 1289, 1100, 1294, 1168, 1349, 1134, 1123, 1284, 1025, 1040, 1574, 1194, 1335, 1057, 1489, 1244, 1334, 1321, 990, 1456, 1424, 1352, 1365, 1147, 997, 1690, 1313, 1090, 1188, 1069, 1318, 1506, 1456, 1297, 1373, 1198, 1265, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3936343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3893550
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37907
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4708752	W0_Idle:2755931	W0_Scoreboard:8463913	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1056 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 608 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 4002525 
mrq_lat_table:14999 	307 	457 	1257 	769 	1091 	1250 	1031 	667 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	826603 	305428 	6004 	7058 	3096 	2460 	6179 	6058 	4271 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	115206 	32207 	423682 	266307 	117048 	162869 	19258 	4727 	4414 	2779 	2470 	6109 	5982 	4266 	98 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	147188 	237015 	457134 	33593 	604 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	550 	107 	96 	59 	7 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         9        24         7        10        22        21         9 
dram[1]:        12        11        14        17        16        16        16        16        10        12        12        12        11        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         8        12        15        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        13        13        17        14        14        12        22 
dram[4]:        10        12        20        16        16        16        17        16        12        10        14         8        10        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         9        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         9        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14        10        14        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:     16997     33732     16866     58757     69654     80159     19740     18332    104255     19531    103021     76069     81248     69317     89016     27511 
dram[1]:    123416     76242     18203     87876     28139     18067     17169     29238     26786     82585     73553     54277     65812     19014     20374     49601 
dram[2]:     74631     18740    106081    120495     16359     61363     64570     50196    105687     16967     54823     58029    100612    158615     92943     22428 
dram[3]:     90760    113550    110692     77520     89207     17514     15071     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:     19068     47534     73787     79223     98472     13154     57707     15189     73980     18094    105606     58530     99042     36470    157523     47043 
dram[5]:     25991     27243    140081     25117     15598     16565     64573     22721     51180    113358    109190     66032     91336     58140     97553     17202 
dram[6]:     21004     14575     61972     33905     20178    133631    161493     17984     78882     72268     48460     85025     21293     91596     26625     78020 
dram[7]:    124154     60206     48993     94404     18677     12526     28072     29715     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     23441     85030     52179     16177     24158    167029    169718     37841     88859     56262     65438     68916     17092    122521    122433 
dram[9]:     18452     72181    108119    106927    100656     17777    108937     21686     46035     32385    112180     77793    108821     67403    104795     15077 
dram[10]:     36500    161216     66745     15488    139143     96956     64572     28939     62732     37313     54275    120721     33410     18336     19878     86260 
average row accesses per activate:
dram[0]:  2.877551  2.857143  3.282051  3.764706  2.833333  3.400000  2.909091  2.823529  3.656250  2.829268  2.791667  2.568627  2.769231  3.717949  2.654546  2.377049 
dram[1]:  3.550000  2.711539  2.909091  3.071429  2.756757  3.090909  2.742857  3.096774  2.720930  3.000000  2.425926  2.620000  3.717949  3.266667  2.959184  3.106383 
dram[2]:  2.800000  3.181818  2.976744  3.095238  3.923077  2.487805  3.592592  3.200000  2.274510  2.974359  2.519231  2.847826  2.823529  3.085106  3.085106  2.880000 
dram[3]:  2.877551  3.589744  3.333333  2.345454  2.914286  2.914286  2.742857  3.161290  2.600000  2.925000  2.693877  2.693877  2.526316  2.823529  2.589286  2.880000 
dram[4]:  2.860000  3.255814  2.909091  3.368421  3.290323  2.550000  3.592592  3.096774  2.720930  2.697675  2.640000  2.471698  3.063830  3.062500  3.222222  2.578947 
dram[5]:  3.500000  2.592592  2.673469  2.976744  2.756757  2.833333  2.771429  3.310345  2.900000  2.900000  2.200000  2.237288  2.882353  3.063830  3.041667  2.843137 
dram[6]:  3.177778  3.333333  2.723404  2.847826  2.833333  3.187500  2.594594  2.400000  2.360000  2.853658  2.808511  2.471698  2.685185  2.900000  3.295455  3.085106 
dram[7]:  3.043478  2.725490  3.200000  3.794118  3.400000  3.090909  2.526316  3.096774  3.000000  2.543478  2.237288  2.471698  2.482759  3.476191  2.571429  2.938776 
dram[8]:  2.780000  2.978723  2.804348  2.976744  3.187500  3.290323  3.200000  2.909091  2.829268  2.565217  2.729167  2.333333  3.212766  2.823529  3.127660  2.938776 
dram[9]:  2.957447  2.448276  2.844445  2.976744  3.000000  2.756757  3.096774  3.428571  3.277778  2.644444  2.673469  2.425926  3.063830  2.979592  3.222222  2.900000 
dram[10]:  3.159091  2.673077  2.708333  3.047619  2.857143  2.631579  3.031250  3.200000  3.105263  2.333333  2.538461  2.436364  2.823529  3.200000  2.880000  3.063830 
average row locality = 22134/7695 = 2.876413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        11        17        17        16        16        17        16 
dram[4]:        19        16        16        16         3         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        16 
dram[8]:        16        17        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        16        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2158
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:      25897     27181     27837     27071     38118     36519     40263     39262     42885     41740     41820     43164     26287     23948     25125     25013
dram[1]:      24970     26976     27007     28342     35446     37729     37749     40293     39727     39716     42430     41584     24449     24371     25441     23263
dram[2]:      26221     26121     28302     28825     35591     37012     38360     39144     42336     41179     42175     41954     26287     24224     25179     26048
dram[3]:      26401     25778     27802     28732     35757     35073     38451     41442     40029     39192     42560     42660     25763     24788     23784     24960
dram[4]:      26111     27050     27353     27242     37526     35093     41260     40385     40608     41288     40746     42851     23322     24780     23345     24404
dram[5]:      25340     25890     28510     27324     37276     35684     37666     37936     41656     42154     41184     40323     25469     25029     23746     23909
dram[6]:      25445     26025     26279     26907     35842     36227     41292     38813     38669     41181     40737     42333     25569     25123     24438     24681
dram[7]:      26038     25475     27079     28110     35524     36041     37562     38860     40285     39389     39129     41233     25581     25518     24841     27027
dram[8]:      27272     25838     26875     28595     35314     36843     41169     38621     39541     39486     41464     39839     35348     23028     23029     25109
dram[9]:      26387     25357     30017     30125     36428     35240     41845     38977     41525     42383     42310     43440     25061     24513     24498     24567
dram[10]:      25310     24412     28737     28727     37749     37966     39658     40212     41543     40033     41219     40567     24880     24796     25280     24985
maximum mf latency per bank:
dram[0]:      55151     59671     63863     63119     59519     55128     58985     57907    103709     58992     56606     55583     63848     57655    114622     70130
dram[1]:      59540     59617     56489     71089     55038     55181     57962     57938     58939     56296     56595     56669     57787     58415     70180     70131
dram[2]:      59484     64175     56736     57730     55080     55689    105621     62552     56452     56429     72632     56838    106848     58422     72004     70005
dram[3]:      59562     64180     63073     64168     57288     57430     62540     84713     56576     79497     56693    103748     72099     58320     70173     70091
dram[4]:      63860     63984     63980     64112    105620     53981     58849     58941     79498     56582     56682    103749     56999     58325     70116     70205
dram[5]:      63856     55327    116450     64032     53884     54591     59002     58936     95544     79496    103748     56039     58304     58378     72927     73075
dram[6]:      55312     55291     63985     63102     54564     54950    130470     54928     58429     58684     72633    111252     60254     60281     73051     73017
dram[7]:      59512     59776     62996    126834     54975     55111     57990     57978     58619     58610     55989     55986     60120     57303     72999     78067
dram[8]:      59599     63916     60772     60871     55094     54941    135865     58780     56343     56411     60056     60058     56718     56743     72942     67567
dram[9]:      64003     63888     60724     63097     55215     55103    105736     58818     56569     58831     60028     60069     72011     62223     67550     67664
dram[10]:      64021     63908     63242     63124    116457     55165     58948     58961     58960     58956     60056     56564     62247     62243     69844     70001
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1176703 n_nop=1167895 n_act=684 n_pre=668 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01267
n_activity=35701 dram_eff=0.4177
bk0: 500a 1171734i bk1: 496a 1171808i bk2: 448a 1172048i bk3: 448a 1171726i bk4: 396a 1172295i bk5: 396a 1171916i bk6: 384a 1172039i bk7: 384a 1172317i bk8: 424a 1172143i bk9: 424a 1171691i bk10: 456a 1171989i bk11: 456a 1172300i bk12: 512a 1171871i bk13: 512a 1171752i bk14: 512a 1171626i bk15: 512a 1170949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110525
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1176703 n_nop=1167896 n_act=680 n_pre=664 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01268
n_activity=35536 dram_eff=0.42
bk0: 496a 1171686i bk1: 496a 1171693i bk2: 448a 1172150i bk3: 448a 1172308i bk4: 396a 1172448i bk5: 396a 1172187i bk6: 384a 1172817i bk7: 384a 1172333i bk8: 424a 1172179i bk9: 424a 1171834i bk10: 460a 1172497i bk11: 460a 1172058i bk12: 512a 1172330i bk13: 512a 1171453i bk14: 512a 1171344i bk15: 512a 1171585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103315
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1176703 n_nop=1167892 n_act=686 n_pre=670 n_req=2007 n_rd=7264 n_write=191 bw_util=0.01267
n_activity=35520 dram_eff=0.4198
bk0: 496a 1172033i bk1: 496a 1171939i bk2: 448a 1172111i bk3: 448a 1172475i bk4: 396a 1172237i bk5: 396a 1171626i bk6: 384a 1172007i bk7: 384a 1171928i bk8: 424a 1172040i bk9: 424a 1172129i bk10: 460a 1172176i bk11: 460a 1173003i bk12: 512a 1171773i bk13: 512a 1171384i bk14: 512a 1171493i bk15: 512a 1171381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1176703 n_nop=1167828 n_act=715 n_pre=699 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01268
n_activity=36297 dram_eff=0.4111
bk0: 496a 1171184i bk1: 496a 1171693i bk2: 448a 1171548i bk3: 448a 1171246i bk4: 396a 1171866i bk5: 396a 1171989i bk6: 384a 1172488i bk7: 384a 1172453i bk8: 424a 1172056i bk9: 424a 1172039i bk10: 460a 1172325i bk11: 460a 1172143i bk12: 512a 1171710i bk13: 512a 1171871i bk14: 512a 1171447i bk15: 512a 1171165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0992544
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1176703 n_nop=1167870 n_act=690 n_pre=674 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01269
n_activity=35950 dram_eff=0.4155
bk0: 496a 1171715i bk1: 496a 1171663i bk2: 448a 1171645i bk3: 448a 1171522i bk4: 396a 1171784i bk5: 396a 1171686i bk6: 384a 1172640i bk7: 384a 1172003i bk8: 424a 1171355i bk9: 424a 1170971i bk10: 460a 1171659i bk11: 460a 1171588i bk12: 512a 1171793i bk13: 512a 1171524i bk14: 516a 1171533i bk15: 516a 1171026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1176703 n_nop=1167813 n_act=719 n_pre=703 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01269
n_activity=35574 dram_eff=0.4199
bk0: 496a 1171091i bk1: 496a 1170767i bk2: 448a 1171525i bk3: 448a 1171779i bk4: 396a 1171902i bk5: 396a 1171582i bk6: 384a 1172057i bk7: 384a 1172437i bk8: 424a 1171397i bk9: 424a 1171681i bk10: 460a 1171453i bk11: 460a 1171511i bk12: 512a 1171264i bk13: 512a 1171623i bk14: 516a 1171502i bk15: 516a 1170920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139208
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1176703 n_nop=1167827 n_act=711 n_pre=695 n_req=2016 n_rd=7272 n_write=198 bw_util=0.0127
n_activity=36923 dram_eff=0.4046
bk0: 496a 1171722i bk1: 496a 1171395i bk2: 448a 1171625i bk3: 448a 1171561i bk4: 396a 1172397i bk5: 396a 1172134i bk6: 384a 1172428i bk7: 384a 1172411i bk8: 424a 1172512i bk9: 424a 1172038i bk10: 460a 1172344i bk11: 460a 1172160i bk12: 512a 1171859i bk13: 512a 1171677i bk14: 516a 1171578i bk15: 516a 1171529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123974
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1176703 n_nop=1167860 n_act=705 n_pre=689 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01266
n_activity=35800 dram_eff=0.4161
bk0: 492a 1171672i bk1: 492a 1172156i bk2: 448a 1172393i bk3: 448a 1172018i bk4: 396a 1172113i bk5: 396a 1171647i bk6: 384a 1171852i bk7: 384a 1171977i bk8: 424a 1171721i bk9: 424a 1171867i bk10: 460a 1172095i bk11: 460a 1172452i bk12: 512a 1172280i bk13: 512a 1172265i bk14: 512a 1171651i bk15: 512a 1171675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128507
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1176703 n_nop=1167862 n_act=698 n_pre=682 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01268
n_activity=36304 dram_eff=0.411
bk0: 492a 1171461i bk1: 492a 1171460i bk2: 448a 1171691i bk3: 448a 1172229i bk4: 396a 1172117i bk5: 396a 1171777i bk6: 384a 1172645i bk7: 384a 1172174i bk8: 424a 1171591i bk9: 424a 1171662i bk10: 460a 1171966i bk11: 460a 1172585i bk12: 516a 1172016i bk13: 512a 1171850i bk14: 512a 1171180i bk15: 512a 1170950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111392
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1176703 n_nop=1167863 n_act=698 n_pre=682 n_req=2012 n_rd=7264 n_write=196 bw_util=0.01268
n_activity=34660 dram_eff=0.4305
bk0: 492a 1172395i bk1: 492a 1172055i bk2: 448a 1172351i bk3: 448a 1171635i bk4: 396a 1171936i bk5: 396a 1171644i bk6: 384a 1171946i bk7: 384a 1171595i bk8: 428a 1171616i bk9: 428a 1171601i bk10: 460a 1171700i bk11: 460a 1172251i bk12: 512a 1172129i bk13: 512a 1171600i bk14: 512a 1171430i bk15: 512a 1171278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1257
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1176703 n_nop=1167849 n_act=710 n_pre=694 n_req=2008 n_rd=7256 n_write=194 bw_util=0.01266
n_activity=35968 dram_eff=0.4143
bk0: 492a 1172155i bk1: 492a 1171809i bk2: 448a 1171793i bk3: 448a 1171752i bk4: 392a 1172299i bk5: 392a 1171909i bk6: 384a 1172609i bk7: 384a 1172298i bk8: 428a 1171554i bk9: 428a 1172190i bk10: 460a 1171838i bk11: 460a 1172097i bk12: 512a 1171893i bk13: 512a 1171785i bk14: 512a 1171936i bk15: 512a 1171306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1171

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53071, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 52795, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 52491, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 52590, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 52868, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 52624, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 59628, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 53745, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3402
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.5724
	minimum = 6
	maximum = 764
Network latency average = 44.0224
	minimum = 6
	maximum = 696
Slowest packet = 1956089
Flit latency average = 32.7452
	minimum = 6
	maximum = 696
Slowest flit = 3369329
Fragmentation average = 0.0202941
	minimum = 0
	maximum = 552
Injected packet rate average = 0.11556
	minimum = 0.0842732 (at node 27)
	maximum = 0.133626 (at node 48)
Accepted packet rate average = 0.11556
	minimum = 0.0842732 (at node 27)
	maximum = 0.133626 (at node 48)
Injected flit rate average = 0.198838
	minimum = 0.0872192 (at node 27)
	maximum = 0.323032 (at node 44)
Accepted flit rate average= 0.198838
	minimum = 0.131974 (at node 41)
	maximum = 0.278575 (at node 12)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.3544 (15 samples)
	minimum = 6 (15 samples)
	maximum = 388.867 (15 samples)
Network latency average = 25.3851 (15 samples)
	minimum = 6 (15 samples)
	maximum = 303.467 (15 samples)
Flit latency average = 25.9132 (15 samples)
	minimum = 6 (15 samples)
	maximum = 302.8 (15 samples)
Fragmentation average = 0.0114346 (15 samples)
	minimum = 0 (15 samples)
	maximum = 124.4 (15 samples)
Injected packet rate average = 0.047931 (15 samples)
	minimum = 0.0356497 (15 samples)
	maximum = 0.121416 (15 samples)
Accepted packet rate average = 0.047931 (15 samples)
	minimum = 0.0356497 (15 samples)
	maximum = 0.121416 (15 samples)
Injected flit rate average = 0.0777838 (15 samples)
	minimum = 0.045378 (15 samples)
	maximum = 0.173484 (15 samples)
Accepted flit rate average = 0.0777838 (15 samples)
	minimum = 0.0574199 (15 samples)
	maximum = 0.232816 (15 samples)
Injected packet size average = 1.62283 (15 samples)
Accepted packet size average = 1.62283 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 24 sec (1044 sec)
gpgpu_simulation_rate = 24584 (inst/sec)
gpgpu_simulation_rate = 3835 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2052
gpu_sim_insn = 1122762
gpu_ipc =     547.1550
gpu_tot_sim_cycle = 4228212
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       6.3357
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 1004868
gpu_stall_icnt2sh    = 3006419
partiton_reqs_in_parallel = 45144
partiton_reqs_in_parallel_total    = 12936972
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0704
partiton_reqs_in_parallel_util = 45144
partiton_reqs_in_parallel_util_total    = 12936972
gpu_sim_cycle_parition_util = 2052
gpu_tot_sim_cycle_parition_util    = 632142
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.4703
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     225.5970 GB/Sec
L2_BW_total  =      26.2797 GB/Sec
gpu_total_sim_rate=25416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208197
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2259, 2177, 1898, 2142, 2254, 2259, 2043, 2002, 2155, 2194, 2253, 2097, 2145, 2277, 2856, 2334, 1310, 1053, 1378, 1224, 1361, 1369, 1226, 1165, 1447, 1394, 1411, 1331, 1157, 1366, 1225, 1391, 1155, 1159, 1305, 1061, 1061, 1610, 1215, 1371, 1093, 1525, 1265, 1355, 1357, 1011, 1492, 1460, 1388, 1401, 1168, 1033, 1711, 1334, 1111, 1224, 1090, 1354, 1542, 1492, 1333, 1409, 1219, 1286, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3956465
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3913672
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37907
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4738436	W0_Idle:2778875	W0_Scoreboard:8476870	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1056 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 606 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 4228211 
mrq_lat_table:14999 	307 	457 	1257 	769 	1091 	1250 	1031 	667 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	831201 	305714 	6004 	7058 	3096 	2460 	6179 	6058 	4271 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	117235 	32494 	423945 	266989 	118327 	163210 	19261 	4727 	4414 	2779 	2470 	6109 	5982 	4266 	98 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149006 	237243 	457136 	33593 	604 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	2836 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	555 	107 	96 	59 	7 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         9        24         7        10        22        21         9 
dram[1]:        12        11        14        17        16        16        16        16        10        12        12        12        11        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         8        12        15        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        13        13        17        14        14        12        22 
dram[4]:        10        12        20        16        16        16        17        16        12        10        14         8        10        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         9        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         9        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14        10        14        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:     16997     33732     16866     58757     69654     80159     19740     18332    104255     19531    103021     76069     81248     69317     89016     27511 
dram[1]:    123416     76242     18203     87876     28139     18067     17169     29238     26786     82585     73553     54277     65812     19014     20374     49601 
dram[2]:     74631     18740    106081    120495     16359     61363     64570     50196    105687     16967     54823     58029    100612    158615     92943     22428 
dram[3]:     90760    113550    110692     77520     89207     17514     15071     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:     19068     47534     73787     79223     98472     13154     57707     15189     73980     18094    105606     58530     99042     36470    157523     47043 
dram[5]:     25991     27243    140081     25117     15598     16565     64573     22721     51180    113358    109190     66032     91336     58140     97553     17202 
dram[6]:     21004     14575     61972     33905     20178    133631    161493     17984     78882     72268     48460     85025     21293     91596     26625     78020 
dram[7]:    124154     60206     48993     94404     18677     12526     28072     29715     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     23441     85030     52179     16177     24158    167029    169718     37841     88859     56262     65438     68916     17092    122521    122433 
dram[9]:     18452     72181    108119    106927    100656     17777    108937     21686     46035     32385    112180     77793    108821     67403    104795     15077 
dram[10]:     36500    161216     66745     15488    139143     96956     64572     28939     62732     37313     54275    120721     33410     18336     19878     86260 
average row accesses per activate:
dram[0]:  2.877551  2.857143  3.282051  3.764706  2.833333  3.400000  2.909091  2.823529  3.656250  2.829268  2.791667  2.568627  2.769231  3.717949  2.654546  2.377049 
dram[1]:  3.550000  2.711539  2.909091  3.071429  2.756757  3.090909  2.742857  3.096774  2.720930  3.000000  2.425926  2.620000  3.717949  3.266667  2.959184  3.106383 
dram[2]:  2.800000  3.181818  2.976744  3.095238  3.923077  2.487805  3.592592  3.200000  2.274510  2.974359  2.519231  2.847826  2.823529  3.085106  3.085106  2.880000 
dram[3]:  2.877551  3.589744  3.333333  2.345454  2.914286  2.914286  2.742857  3.161290  2.600000  2.925000  2.693877  2.693877  2.526316  2.823529  2.589286  2.880000 
dram[4]:  2.860000  3.255814  2.909091  3.368421  3.290323  2.550000  3.592592  3.096774  2.720930  2.697675  2.640000  2.471698  3.063830  3.062500  3.222222  2.578947 
dram[5]:  3.500000  2.592592  2.673469  2.976744  2.756757  2.833333  2.771429  3.310345  2.900000  2.900000  2.200000  2.237288  2.882353  3.063830  3.041667  2.843137 
dram[6]:  3.177778  3.333333  2.723404  2.847826  2.833333  3.187500  2.594594  2.400000  2.360000  2.853658  2.808511  2.471698  2.685185  2.900000  3.295455  3.085106 
dram[7]:  3.043478  2.725490  3.200000  3.794118  3.400000  3.090909  2.526316  3.096774  3.000000  2.543478  2.237288  2.471698  2.482759  3.476191  2.571429  2.938776 
dram[8]:  2.780000  2.978723  2.804348  2.976744  3.187500  3.290323  3.200000  2.909091  2.829268  2.565217  2.729167  2.333333  3.212766  2.823529  3.127660  2.938776 
dram[9]:  2.957447  2.448276  2.844445  2.976744  3.000000  2.756757  3.096774  3.428571  3.277778  2.644444  2.673469  2.425926  3.063830  2.979592  3.222222  2.900000 
dram[10]:  3.159091  2.673077  2.708333  3.047619  2.857143  2.631579  3.031250  3.200000  3.105263  2.333333  2.538461  2.436364  2.823529  3.200000  2.880000  3.063830 
average row locality = 22134/7695 = 2.876413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        11        17        17        16        16        17        16 
dram[4]:        19        16        16        16         3         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        16 
dram[8]:        16        17        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        16        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2158
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:      25897     27181     27848     27091     38149     36562     40412     39393     42950     41810     41845     43195     26287     23948     25125     25013
dram[1]:      24970     26976     27016     28356     35496     37776     37900     40428     39789     39786     42460     41611     24449     24371     25441     23263
dram[2]:      26221     26121     28315     28841     35630     37050     38498     39291     42399     41249     42206     41973     26287     24224     25179     26048
dram[3]:      26401     25778     27816     28747     35806     35107     38590     41591     40096     39250     42590     42673     25763     24788     23784     24960
dram[4]:      26111     27050     27366     27262     37578     35135     41402     40529     40676     41353     40771     42875     23322     24780     23345     24404
dram[5]:      25340     25890     28519     27348     37324     35734     37799     38080     41723     42214     41206     40348     25469     25029     23746     23909
dram[6]:      25445     26025     26296     26928     35899     36280     41444     38953     38732     41249     40755     42355     25569     25123     24438     24681
dram[7]:      26038     25475     27090     28129     35587     36089     37703     39006     40350     39455     39160     41258     25581     25518     24841     27027
dram[8]:      27272     25838     26900     28606     35367     36883     41315     38777     39621     39560     41489     39862     36317     23028     23029     25109
dram[9]:      26387     25357     30037     30137     36479     35293     42000     39122     41588     42451     42340     43450     25061     24513     24498     24567
dram[10]:      25310     24412     28750     28745     37797     38018     39800     40352     41602     40097     41250     40594     24880     24796     25280     24985
maximum mf latency per bank:
dram[0]:      55151     59671     63863     63119     59519     55128     58985     57907    103709     58992     56606     55583     63848     57655    114622     70130
dram[1]:      59540     59617     56489     71089     55038     55181     57962     57938     58939     56296     56595     56669     57787     58415     70180     70131
dram[2]:      59484     64175     56736     57730     55080     55689    105621     62552     56452     56429     72632     56838    106848     58422     72004     70005
dram[3]:      59562     64180     63073     64168     57288     57430     62540     84713     56576     79497     56693    103748     72099     58320     70173     70091
dram[4]:      63860     63984     63980     64112    105620     53981     58849     58941     79498     56582     56682    103749     56999     58325     70116     70205
dram[5]:      63856     55327    116450     64032     53884     54591     59002     58936     95544     79496    103748     56039     58304     58378     72927     73075
dram[6]:      55312     55291     63985     63102     54564     54950    130470     54928     58429     58684     72633    111252     60254     60281     73051     73017
dram[7]:      59512     59776     62996    126834     54975     55111     57990     57978     58619     58610     55989     55986     60120     57303     72999     78067
dram[8]:      59599     63916     60772     60871     55094     54941    135865     58780     56343     56411     60056     60058     56718     56743     72942     67567
dram[9]:      64003     63888     60724     63097     55215     55103    105736     58818     56569     58831     60028     60069     72011     62223     67550     67664
dram[10]:      64021     63908     63242     63124    116457     55165     58948     58961     58960     58956     60056     56564     62247     62243     69844     70001
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1180512 n_nop=1171704 n_act=684 n_pre=668 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01263
n_activity=35701 dram_eff=0.4177
bk0: 500a 1175543i bk1: 496a 1175617i bk2: 448a 1175857i bk3: 448a 1175535i bk4: 396a 1176104i bk5: 396a 1175725i bk6: 384a 1175848i bk7: 384a 1176126i bk8: 424a 1175952i bk9: 424a 1175500i bk10: 456a 1175798i bk11: 456a 1176109i bk12: 512a 1175680i bk13: 512a 1175561i bk14: 512a 1175435i bk15: 512a 1174758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1180512 n_nop=1171705 n_act=680 n_pre=664 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01264
n_activity=35536 dram_eff=0.42
bk0: 496a 1175495i bk1: 496a 1175502i bk2: 448a 1175959i bk3: 448a 1176117i bk4: 396a 1176257i bk5: 396a 1175996i bk6: 384a 1176626i bk7: 384a 1176142i bk8: 424a 1175988i bk9: 424a 1175643i bk10: 460a 1176306i bk11: 460a 1175867i bk12: 512a 1176139i bk13: 512a 1175262i bk14: 512a 1175153i bk15: 512a 1175394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1180512 n_nop=1171701 n_act=686 n_pre=670 n_req=2007 n_rd=7264 n_write=191 bw_util=0.01263
n_activity=35520 dram_eff=0.4198
bk0: 496a 1175842i bk1: 496a 1175748i bk2: 448a 1175920i bk3: 448a 1176284i bk4: 396a 1176046i bk5: 396a 1175435i bk6: 384a 1175816i bk7: 384a 1175737i bk8: 424a 1175849i bk9: 424a 1175938i bk10: 460a 1175985i bk11: 460a 1176812i bk12: 512a 1175582i bk13: 512a 1175193i bk14: 512a 1175302i bk15: 512a 1175190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119644
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1180512 n_nop=1171637 n_act=715 n_pre=699 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01264
n_activity=36297 dram_eff=0.4111
bk0: 496a 1174993i bk1: 496a 1175502i bk2: 448a 1175357i bk3: 448a 1175055i bk4: 396a 1175675i bk5: 396a 1175798i bk6: 384a 1176297i bk7: 384a 1176262i bk8: 424a 1175865i bk9: 424a 1175848i bk10: 460a 1176134i bk11: 460a 1175952i bk12: 512a 1175519i bk13: 512a 1175680i bk14: 512a 1175256i bk15: 512a 1174974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0989342
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1180512 n_nop=1171679 n_act=690 n_pre=674 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01265
n_activity=35950 dram_eff=0.4155
bk0: 496a 1175524i bk1: 496a 1175472i bk2: 448a 1175454i bk3: 448a 1175331i bk4: 396a 1175593i bk5: 396a 1175495i bk6: 384a 1176449i bk7: 384a 1175812i bk8: 424a 1175164i bk9: 424a 1174780i bk10: 460a 1175468i bk11: 460a 1175397i bk12: 512a 1175602i bk13: 512a 1175333i bk14: 516a 1175342i bk15: 516a 1174835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1180512 n_nop=1171622 n_act=719 n_pre=703 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01265
n_activity=35574 dram_eff=0.4199
bk0: 496a 1174900i bk1: 496a 1174576i bk2: 448a 1175334i bk3: 448a 1175588i bk4: 396a 1175711i bk5: 396a 1175391i bk6: 384a 1175866i bk7: 384a 1176246i bk8: 424a 1175206i bk9: 424a 1175490i bk10: 460a 1175262i bk11: 460a 1175320i bk12: 512a 1175073i bk13: 512a 1175432i bk14: 516a 1175311i bk15: 516a 1174729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138759
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1180512 n_nop=1171636 n_act=711 n_pre=695 n_req=2016 n_rd=7272 n_write=198 bw_util=0.01266
n_activity=36923 dram_eff=0.4046
bk0: 496a 1175531i bk1: 496a 1175204i bk2: 448a 1175434i bk3: 448a 1175370i bk4: 396a 1176206i bk5: 396a 1175943i bk6: 384a 1176237i bk7: 384a 1176220i bk8: 424a 1176321i bk9: 424a 1175847i bk10: 460a 1176153i bk11: 460a 1175969i bk12: 512a 1175668i bk13: 512a 1175486i bk14: 516a 1175387i bk15: 516a 1175338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123573
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1180512 n_nop=1171669 n_act=705 n_pre=689 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01262
n_activity=35800 dram_eff=0.4161
bk0: 492a 1175481i bk1: 492a 1175965i bk2: 448a 1176202i bk3: 448a 1175827i bk4: 396a 1175922i bk5: 396a 1175456i bk6: 384a 1175661i bk7: 384a 1175786i bk8: 424a 1175530i bk9: 424a 1175676i bk10: 460a 1175904i bk11: 460a 1176261i bk12: 512a 1176089i bk13: 512a 1176074i bk14: 512a 1175460i bk15: 512a 1175484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128093
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1180512 n_nop=1171671 n_act=698 n_pre=682 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01264
n_activity=36304 dram_eff=0.411
bk0: 492a 1175270i bk1: 492a 1175269i bk2: 448a 1175500i bk3: 448a 1176038i bk4: 396a 1175926i bk5: 396a 1175586i bk6: 384a 1176454i bk7: 384a 1175983i bk8: 424a 1175400i bk9: 424a 1175471i bk10: 460a 1175775i bk11: 460a 1176394i bk12: 516a 1175825i bk13: 512a 1175659i bk14: 512a 1174989i bk15: 512a 1174759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111032
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1180512 n_nop=1171672 n_act=698 n_pre=682 n_req=2012 n_rd=7264 n_write=196 bw_util=0.01264
n_activity=34660 dram_eff=0.4305
bk0: 492a 1176204i bk1: 492a 1175864i bk2: 448a 1176160i bk3: 448a 1175444i bk4: 396a 1175745i bk5: 396a 1175453i bk6: 384a 1175755i bk7: 384a 1175404i bk8: 428a 1175425i bk9: 428a 1175410i bk10: 460a 1175509i bk11: 460a 1176060i bk12: 512a 1175938i bk13: 512a 1175409i bk14: 512a 1175239i bk15: 512a 1175087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125295
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1180512 n_nop=1171658 n_act=710 n_pre=694 n_req=2008 n_rd=7256 n_write=194 bw_util=0.01262
n_activity=35968 dram_eff=0.4143
bk0: 492a 1175964i bk1: 492a 1175618i bk2: 448a 1175602i bk3: 448a 1175561i bk4: 392a 1176108i bk5: 392a 1175718i bk6: 384a 1176418i bk7: 384a 1176107i bk8: 428a 1175363i bk9: 428a 1175999i bk10: 460a 1175647i bk11: 460a 1175906i bk12: 512a 1175702i bk13: 512a 1175594i bk14: 512a 1175745i bk15: 512a 1175115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116722

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53254, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 52985, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 52671, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 52786, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 53061, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 52814, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 60528, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 53942, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3402
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292399
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.9127
	minimum = 6
	maximum = 582
Network latency average = 28.0912
	minimum = 6
	maximum = 416
Slowest packet = 2337767
Flit latency average = 32.7877
	minimum = 6
	maximum = 415
Slowest flit = 4024896
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0476255
	minimum = 0.0341297 (at node 21)
	maximum = 0.219405 (at node 44)
Accepted packet rate average = 0.0476255
	minimum = 0.0341297 (at node 21)
	maximum = 0.219405 (at node 44)
Injected flit rate average = 0.0714383
	minimum = 0.0526572 (at node 21)
	maximum = 0.242808 (at node 44)
Accepted flit rate average= 0.0714383
	minimum = 0.0497318 (at node 21)
	maximum = 0.415407 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.7018 (16 samples)
	minimum = 6 (16 samples)
	maximum = 400.938 (16 samples)
Network latency average = 25.5543 (16 samples)
	minimum = 6 (16 samples)
	maximum = 310.5 (16 samples)
Flit latency average = 26.3428 (16 samples)
	minimum = 6 (16 samples)
	maximum = 309.812 (16 samples)
Fragmentation average = 0.0107199 (16 samples)
	minimum = 0 (16 samples)
	maximum = 116.625 (16 samples)
Injected packet rate average = 0.0479119 (16 samples)
	minimum = 0.0355547 (16 samples)
	maximum = 0.12754 (16 samples)
Accepted packet rate average = 0.0479119 (16 samples)
	minimum = 0.0355547 (16 samples)
	maximum = 0.12754 (16 samples)
Injected flit rate average = 0.0773872 (16 samples)
	minimum = 0.0458329 (16 samples)
	maximum = 0.177816 (16 samples)
Accepted flit rate average = 0.0773872 (16 samples)
	minimum = 0.0569394 (16 samples)
	maximum = 0.244228 (16 samples)
Injected packet size average = 1.6152 (16 samples)
Accepted packet size average = 1.6152 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 34 sec (1054 sec)
gpgpu_simulation_rate = 25416 (inst/sec)
gpgpu_simulation_rate = 4011 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5199
gpu_sim_insn = 1288129
gpu_ipc =     247.7648
gpu_tot_sim_cycle = 4460633
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       6.2943
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 1004868
gpu_stall_icnt2sh    = 3006419
partiton_reqs_in_parallel = 114378
partiton_reqs_in_parallel_total    = 12982116
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.9360
partiton_reqs_in_parallel_util = 114378
partiton_reqs_in_parallel_util_total    = 12982116
gpu_sim_cycle_parition_util = 5199
gpu_tot_sim_cycle_parition_util    = 634194
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.4827
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     159.9058 GB/Sec
L2_BW_total  =      25.0968 GB/Sec
gpu_total_sim_rate=26264

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251913
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2305, 2223, 2029, 2283, 2300, 2345, 2159, 2133, 2201, 2295, 2354, 2198, 2246, 2323, 3027, 2380, 1396, 1099, 1424, 1339, 1477, 1415, 1272, 1211, 1578, 1564, 1497, 1377, 1258, 1452, 1311, 1532, 1178, 1237, 1328, 1169, 1084, 1732, 1238, 1394, 1116, 1603, 1288, 1378, 1450, 1034, 1515, 1483, 1411, 1424, 1246, 1056, 1819, 1357, 1189, 1247, 1153, 1377, 1565, 1515, 1356, 1432, 1297, 1309, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3957154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3914361
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37907
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4744948	W0_Idle:2791777	W0_Scoreboard:8597819	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1056 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 602 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 4459612 
mrq_lat_table:14999 	307 	457 	1257 	769 	1091 	1250 	1031 	667 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	839972 	305714 	6004 	7058 	3096 	2460 	6179 	6058 	4271 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	124696 	32546 	423945 	266989 	119585 	163210 	19261 	4727 	4414 	2779 	2470 	6109 	5982 	4266 	98 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156805 	237492 	457136 	33593 	604 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	3559 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	566 	107 	96 	59 	7 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         9        24         7        10        22        21         9 
dram[1]:        12        11        14        17        16        16        16        16        10        12        12        12        11        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         8        12        15        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        13        13        17        14        14        12        22 
dram[4]:        10        12        20        16        16        16        17        16        12        10        14         8        10        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         9        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         9        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14        10        14        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:     16997     33732     16866     58757     69654     80159     19740     18332    104255     19531    103021     76069     81248     69317     89016     27511 
dram[1]:    123416     76242     18203     87876     28139     18067     17169     29238     26786     82585     73553     54277     65812     19014     20374     49601 
dram[2]:     74631     18740    106081    120495     16359     61363     64570     50196    105687     16967     54823     58029    100612    158615     92943     22428 
dram[3]:     90760    113550    110692     77520     89207     17514     15071     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:     19068     47534     73787     79223     98472     13154     57707     15189     73980     18094    105606     58530     99042     36470    157523     47043 
dram[5]:     25991     27243    140081     25117     15598     16565     64573     22721     51180    113358    109190     66032     91336     58140     97553     17202 
dram[6]:     21004     14575     61972     33905     20178    133631    161493     17984     78882     72268     48460     85025     21293     91596     26625     78020 
dram[7]:    124154     60206     48993     94404     18677     12526     28072     29715     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     23441     85030     52179     16177     24158    167029    169718     37841     88859     56262     65438     68916     17092    122521    122433 
dram[9]:     18452     72181    108119    106927    100656     17777    108937     21686     46035     32385    112180     77793    108821     67403    104795     15077 
dram[10]:     36500    161216     66745     15488    139143     96956     64572     28939     62732     37313     54275    120721     33410     18336     19878     86260 
average row accesses per activate:
dram[0]:  2.877551  2.857143  3.282051  3.764706  2.833333  3.400000  2.909091  2.823529  3.656250  2.829268  2.791667  2.568627  2.769231  3.717949  2.654546  2.377049 
dram[1]:  3.550000  2.711539  2.909091  3.071429  2.756757  3.090909  2.742857  3.096774  2.720930  3.000000  2.425926  2.620000  3.717949  3.266667  2.959184  3.106383 
dram[2]:  2.800000  3.181818  2.976744  3.095238  3.923077  2.487805  3.592592  3.200000  2.274510  2.974359  2.519231  2.847826  2.823529  3.085106  3.085106  2.880000 
dram[3]:  2.877551  3.589744  3.333333  2.345454  2.914286  2.914286  2.742857  3.161290  2.600000  2.925000  2.693877  2.693877  2.526316  2.823529  2.589286  2.880000 
dram[4]:  2.860000  3.255814  2.909091  3.368421  3.290323  2.550000  3.592592  3.096774  2.720930  2.697675  2.640000  2.471698  3.063830  3.062500  3.222222  2.578947 
dram[5]:  3.500000  2.592592  2.673469  2.976744  2.756757  2.833333  2.771429  3.310345  2.900000  2.900000  2.200000  2.237288  2.882353  3.063830  3.041667  2.843137 
dram[6]:  3.177778  3.333333  2.723404  2.847826  2.833333  3.187500  2.594594  2.400000  2.360000  2.853658  2.808511  2.471698  2.685185  2.900000  3.295455  3.085106 
dram[7]:  3.043478  2.725490  3.200000  3.794118  3.400000  3.090909  2.526316  3.096774  3.000000  2.543478  2.237288  2.471698  2.482759  3.476191  2.571429  2.938776 
dram[8]:  2.780000  2.978723  2.804348  2.976744  3.187500  3.290323  3.200000  2.909091  2.829268  2.565217  2.729167  2.333333  3.212766  2.823529  3.127660  2.938776 
dram[9]:  2.957447  2.448276  2.844445  2.976744  3.000000  2.756757  3.096774  3.428571  3.277778  2.644444  2.673469  2.425926  3.063830  2.979592  3.222222  2.900000 
dram[10]:  3.159091  2.673077  2.708333  3.047619  2.857143  2.631579  3.031250  3.200000  3.105263  2.333333  2.538461  2.436364  2.823529  3.200000  2.880000  3.063830 
average row locality = 22134/7695 = 2.876413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        11        17        17        16        16        17        16 
dram[4]:        19        16        16        16         3         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        16 
dram[8]:        16        17        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        16        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2158
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:      25942     27211     27919     27165     38275     36699     40459     39438     43008     41886     41914     43273     26319     23977     25150     25053
dram[1]:      24993     27009     27087     28425     35634     37924     37935     40459     39869     39847     42542     41699     24473     24400     25461     23297
dram[2]:      26248     26157     28393     28913     35761     37176     38528     39306     42468     41325     42297     42055     26308     24246     25207     26077
dram[3]:      26426     25801     27899     28822     35932     35235     38618     41607     40171     39355     42662     42752     25798     24828     23806     24989
dram[4]:      26146     27095     27436     27340     37726     35271     41422     40549     40742     41442     40855     42950     23339     24814     23371     24429
dram[5]:      25359     25914     28590     27425     37457     35873     37820     38112     41805     42288     41282     40416     25499     25062     23766     23942
dram[6]:      25474     26048     26371     27005     36013     36407     41483     38973     38792     41322     40833     42445     25613     25163     24476     24711
dram[7]:      26076     25514     27158     28224     35720     36211     37734     39039     40411     39526     39237     41322     25608     25540     24878     27062
dram[8]:      27314     25891     26986     28698     35492     37004     41384     38796     39712     39636     41567     39940     36348     23047     23062     25150
dram[9]:      26404     25379     30099     30209     36621     35441     42029     39148     41669     42533     42406     43521     25102     24547     24532     24607
dram[10]:      25333     24444     28822     28827     37911     38128     39825     40372     41666     40170     41324     40686     24907     24820     25313     25011
maximum mf latency per bank:
dram[0]:      55151     59671     63863     63119     59519     55128     58985     57907    103709     58992     56606     55583     63848     57655    114622     70130
dram[1]:      59540     59617     56489     71089     55038     55181     57962     57938     58939     56296     56595     56669     57787     58415     70180     70131
dram[2]:      59484     64175     56736     57730     55080     55689    105621     62552     56452     56429     72632     56838    106848     58422     72004     70005
dram[3]:      59562     64180     63073     64168     57288     57430     62540     84713     56576     79497     56693    103748     72099     58320     70173     70091
dram[4]:      63860     63984     63980     64112    105620     53981     58849     58941     79498     56582     56682    103749     56999     58325     70116     70205
dram[5]:      63856     55327    116450     64032     53884     54591     59002     58936     95544     79496    103748     56039     58304     58378     72927     73075
dram[6]:      55312     55291     63985     63102     54564     54950    130470     54928     58429     58684     72633    111252     60254     60281     73051     73017
dram[7]:      59512     59776     62996    126834     54975     55111     57990     57978     58619     58610     55989     55986     60120     57303     72999     78067
dram[8]:      59599     63916     60772     60871     55094     54941    135865     58780     56343     56411     60056     60058     56718     56743     72942     67567
dram[9]:      64003     63888     60724     63097     55215     55103    105736     58818     56569     58831     60028     60069     72011     62223     67550     67664
dram[10]:      64021     63908     63242     63124    116457     55165     58948     58961     58960     58956     60056     56564     62247     62243     69844     70001
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1190164 n_nop=1181356 n_act=684 n_pre=668 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01253
n_activity=35701 dram_eff=0.4177
bk0: 500a 1185195i bk1: 496a 1185269i bk2: 448a 1185509i bk3: 448a 1185187i bk4: 396a 1185756i bk5: 396a 1185377i bk6: 384a 1185500i bk7: 384a 1185778i bk8: 424a 1185604i bk9: 424a 1185152i bk10: 456a 1185450i bk11: 456a 1185761i bk12: 512a 1185332i bk13: 512a 1185213i bk14: 512a 1185087i bk15: 512a 1184410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109275
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1190164 n_nop=1181357 n_act=680 n_pre=664 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01254
n_activity=35536 dram_eff=0.42
bk0: 496a 1185147i bk1: 496a 1185154i bk2: 448a 1185611i bk3: 448a 1185769i bk4: 396a 1185909i bk5: 396a 1185648i bk6: 384a 1186278i bk7: 384a 1185794i bk8: 424a 1185640i bk9: 424a 1185295i bk10: 460a 1185958i bk11: 460a 1185519i bk12: 512a 1185791i bk13: 512a 1184914i bk14: 512a 1184805i bk15: 512a 1185046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1190164 n_nop=1181353 n_act=686 n_pre=670 n_req=2007 n_rd=7264 n_write=191 bw_util=0.01253
n_activity=35520 dram_eff=0.4198
bk0: 496a 1185494i bk1: 496a 1185400i bk2: 448a 1185572i bk3: 448a 1185936i bk4: 396a 1185698i bk5: 396a 1185087i bk6: 384a 1185468i bk7: 384a 1185389i bk8: 424a 1185501i bk9: 424a 1185590i bk10: 460a 1185637i bk11: 460a 1186464i bk12: 512a 1185234i bk13: 512a 1184845i bk14: 512a 1184954i bk15: 512a 1184842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118674
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1190164 n_nop=1181289 n_act=715 n_pre=699 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01254
n_activity=36297 dram_eff=0.4111
bk0: 496a 1184645i bk1: 496a 1185154i bk2: 448a 1185009i bk3: 448a 1184707i bk4: 396a 1185327i bk5: 396a 1185450i bk6: 384a 1185949i bk7: 384a 1185914i bk8: 424a 1185517i bk9: 424a 1185500i bk10: 460a 1185786i bk11: 460a 1185604i bk12: 512a 1185171i bk13: 512a 1185332i bk14: 512a 1184908i bk15: 512a 1184626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0981319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1190164 n_nop=1181331 n_act=690 n_pre=674 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01255
n_activity=35950 dram_eff=0.4155
bk0: 496a 1185176i bk1: 496a 1185124i bk2: 448a 1185106i bk3: 448a 1184983i bk4: 396a 1185245i bk5: 396a 1185147i bk6: 384a 1186101i bk7: 384a 1185464i bk8: 424a 1184816i bk9: 424a 1184432i bk10: 460a 1185120i bk11: 460a 1185049i bk12: 512a 1185254i bk13: 512a 1184985i bk14: 516a 1184994i bk15: 516a 1184487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1190164 n_nop=1181274 n_act=719 n_pre=703 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01255
n_activity=35574 dram_eff=0.4199
bk0: 496a 1184552i bk1: 496a 1184228i bk2: 448a 1184986i bk3: 448a 1185240i bk4: 396a 1185363i bk5: 396a 1185043i bk6: 384a 1185518i bk7: 384a 1185898i bk8: 424a 1184858i bk9: 424a 1185142i bk10: 460a 1184914i bk11: 460a 1184972i bk12: 512a 1184725i bk13: 512a 1185084i bk14: 516a 1184963i bk15: 516a 1184381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137634
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1190164 n_nop=1181288 n_act=711 n_pre=695 n_req=2016 n_rd=7272 n_write=198 bw_util=0.01255
n_activity=36923 dram_eff=0.4046
bk0: 496a 1185183i bk1: 496a 1184856i bk2: 448a 1185086i bk3: 448a 1185022i bk4: 396a 1185858i bk5: 396a 1185595i bk6: 384a 1185889i bk7: 384a 1185872i bk8: 424a 1185973i bk9: 424a 1185499i bk10: 460a 1185805i bk11: 460a 1185621i bk12: 512a 1185320i bk13: 512a 1185138i bk14: 516a 1185039i bk15: 516a 1184990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122571
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1190164 n_nop=1181321 n_act=705 n_pre=689 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01252
n_activity=35800 dram_eff=0.4161
bk0: 492a 1185133i bk1: 492a 1185617i bk2: 448a 1185854i bk3: 448a 1185479i bk4: 396a 1185574i bk5: 396a 1185108i bk6: 384a 1185313i bk7: 384a 1185438i bk8: 424a 1185182i bk9: 424a 1185328i bk10: 460a 1185556i bk11: 460a 1185913i bk12: 512a 1185741i bk13: 512a 1185726i bk14: 512a 1185112i bk15: 512a 1185136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127054
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1190164 n_nop=1181323 n_act=698 n_pre=682 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01254
n_activity=36304 dram_eff=0.411
bk0: 492a 1184922i bk1: 492a 1184921i bk2: 448a 1185152i bk3: 448a 1185690i bk4: 396a 1185578i bk5: 396a 1185238i bk6: 384a 1186106i bk7: 384a 1185635i bk8: 424a 1185052i bk9: 424a 1185123i bk10: 460a 1185427i bk11: 460a 1186046i bk12: 516a 1185477i bk13: 512a 1185311i bk14: 512a 1184641i bk15: 512a 1184411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110132
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1190164 n_nop=1181324 n_act=698 n_pre=682 n_req=2012 n_rd=7264 n_write=196 bw_util=0.01254
n_activity=34660 dram_eff=0.4305
bk0: 492a 1185856i bk1: 492a 1185516i bk2: 448a 1185812i bk3: 448a 1185096i bk4: 396a 1185397i bk5: 396a 1185105i bk6: 384a 1185407i bk7: 384a 1185056i bk8: 428a 1185077i bk9: 428a 1185062i bk10: 460a 1185161i bk11: 460a 1185712i bk12: 512a 1185590i bk13: 512a 1185061i bk14: 512a 1184891i bk15: 512a 1184739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124279
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1190164 n_nop=1181310 n_act=710 n_pre=694 n_req=2008 n_rd=7256 n_write=194 bw_util=0.01252
n_activity=35968 dram_eff=0.4143
bk0: 492a 1185616i bk1: 492a 1185270i bk2: 448a 1185254i bk3: 448a 1185213i bk4: 392a 1185760i bk5: 392a 1185370i bk6: 384a 1186070i bk7: 384a 1185759i bk8: 428a 1185015i bk9: 428a 1185651i bk10: 460a 1185299i bk11: 460a 1185558i bk12: 512a 1185354i bk13: 512a 1185246i bk14: 512a 1185397i bk15: 512a 1184767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53639, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53050, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 53180, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 53465, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53225, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 60980, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 54332, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3402
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.32123
	minimum = 6
	maximum = 25
Network latency average = 7.31724
	minimum = 6
	maximum = 25
Slowest packet = 2354309
Flit latency average = 6.89513
	minimum = 6
	maximum = 24
Slowest flit = 4049827
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0337476
	minimum = 0.0229896 (at node 4)
	maximum = 0.0434783 (at node 44)
Accepted packet rate average = 0.0337476
	minimum = 0.0229896 (at node 4)
	maximum = 0.0434783 (at node 44)
Injected flit rate average = 0.0514583
	minimum = 0.0248172 (at node 4)
	maximum = 0.0849365 (at node 44)
Accepted flit rate average= 0.0514583
	minimum = 0.0377068 (at node 48)
	maximum = 0.0766641 (at node 22)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.5617 (17 samples)
	minimum = 6 (17 samples)
	maximum = 378.824 (17 samples)
Network latency average = 24.4815 (17 samples)
	minimum = 6 (17 samples)
	maximum = 293.706 (17 samples)
Flit latency average = 25.1988 (17 samples)
	minimum = 6 (17 samples)
	maximum = 293 (17 samples)
Fragmentation average = 0.0100893 (17 samples)
	minimum = 0 (17 samples)
	maximum = 109.765 (17 samples)
Injected packet rate average = 0.0470787 (17 samples)
	minimum = 0.0348156 (17 samples)
	maximum = 0.122595 (17 samples)
Accepted packet rate average = 0.0470787 (17 samples)
	minimum = 0.0348156 (17 samples)
	maximum = 0.122595 (17 samples)
Injected flit rate average = 0.075862 (17 samples)
	minimum = 0.0445967 (17 samples)
	maximum = 0.172353 (17 samples)
Accepted flit rate average = 0.075862 (17 samples)
	minimum = 0.0558081 (17 samples)
	maximum = 0.234371 (17 samples)
Injected packet size average = 1.61139 (17 samples)
Accepted packet size average = 1.61139 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 49 sec (1069 sec)
gpgpu_simulation_rate = 26264 (inst/sec)
gpgpu_simulation_rate = 4172 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1095
gpu_sim_insn = 1114172
gpu_ipc =    1017.5087
gpu_tot_sim_cycle = 4683878
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       6.2322
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 1004868
gpu_stall_icnt2sh    = 3006433
partiton_reqs_in_parallel = 24090
partiton_reqs_in_parallel_total    = 13096494
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.8012
partiton_reqs_in_parallel_util = 24090
partiton_reqs_in_parallel_util_total    = 13096494
gpu_sim_cycle_parition_util = 1095
gpu_tot_sim_cycle_parition_util    = 639393
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.4853
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     179.3538 GB/Sec
L2_BW_total  =      23.9425 GB/Sec
gpu_total_sim_rate=27154

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272423
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2347, 2265, 2071, 2325, 2342, 2387, 2201, 2175, 2243, 2337, 2396, 2240, 2288, 2365, 3069, 2422, 1417, 1120, 1445, 1360, 1498, 1436, 1293, 1232, 1599, 1585, 1518, 1398, 1279, 1473, 1332, 1553, 1199, 1258, 1349, 1190, 1105, 1753, 1259, 1415, 1137, 1624, 1309, 1399, 1471, 1055, 1536, 1504, 1432, 1445, 1267, 1077, 1840, 1378, 1210, 1268, 1174, 1398, 1586, 1536, 1377, 1453, 1318, 1330, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3957154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3914361
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37907
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4749288	W0_Idle:2795385	W0_Scoreboard:8609383	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1056 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 602 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 4683877 
mrq_lat_table:14999 	307 	457 	1257 	769 	1091 	1250 	1031 	667 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	842044 	305714 	6004 	7058 	3096 	2460 	6179 	6058 	4271 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	126670 	32644 	423945 	266989 	119585 	163210 	19261 	4727 	4414 	2779 	2470 	6109 	5982 	4266 	98 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158522 	237803 	457156 	33593 	604 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	3583 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	569 	107 	96 	59 	7 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         9        24         7        10        22        21         9 
dram[1]:        12        11        14        17        16        16        16        16        10        12        12        12        11        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         8        12        15        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        13        13        17        14        14        12        22 
dram[4]:        10        12        20        16        16        16        17        16        12        10        14         8        10        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         9        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         9        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14        10        14        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:     16997     33732     16866     58757     69654     80159     19740     18332    104255     19531    103021     76069     81248     69317     89016     27511 
dram[1]:    123416     76242     18203     87876     28139     18067     17169     29238     26786     82585     73553     54277     65812     19014     20374     49601 
dram[2]:     74631     18740    106081    120495     16359     61363     64570     50196    105687     16967     54823     58029    100612    158615     92943     22428 
dram[3]:     90760    113550    110692     77520     89207     17514     15071     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:     19068     47534     73787     79223     98472     13154     57707     15189     73980     18094    105606     58530     99042     36470    157523     47043 
dram[5]:     25991     27243    140081     25117     15598     16565     64573     22721     51180    113358    109190     66032     91336     58140     97553     17202 
dram[6]:     21004     14575     61972     33905     20178    133631    161493     17984     78882     72268     48460     85025     21293     91596     26625     78020 
dram[7]:    124154     60206     48993     94404     18677     12526     28072     29715     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     23441     85030     52179     16177     24158    167029    169718     37841     88859     56262     65438     68916     17092    122521    122433 
dram[9]:     18452     72181    108119    106927    100656     17777    108937     21686     46035     32385    112180     77793    108821     67403    104795     15077 
dram[10]:     36500    161216     66745     15488    139143     96956     64572     28939     62732     37313     54275    120721     33410     18336     19878     86260 
average row accesses per activate:
dram[0]:  2.877551  2.857143  3.282051  3.764706  2.833333  3.400000  2.909091  2.823529  3.656250  2.829268  2.791667  2.568627  2.769231  3.717949  2.654546  2.377049 
dram[1]:  3.550000  2.711539  2.909091  3.071429  2.756757  3.090909  2.742857  3.096774  2.720930  3.000000  2.425926  2.620000  3.717949  3.266667  2.959184  3.106383 
dram[2]:  2.800000  3.181818  2.976744  3.095238  3.923077  2.487805  3.592592  3.200000  2.274510  2.974359  2.519231  2.847826  2.823529  3.085106  3.085106  2.880000 
dram[3]:  2.877551  3.589744  3.333333  2.345454  2.914286  2.914286  2.742857  3.161290  2.600000  2.925000  2.693877  2.693877  2.526316  2.823529  2.589286  2.880000 
dram[4]:  2.860000  3.255814  2.909091  3.368421  3.290323  2.550000  3.592592  3.096774  2.720930  2.697675  2.640000  2.471698  3.063830  3.062500  3.222222  2.578947 
dram[5]:  3.500000  2.592592  2.673469  2.976744  2.756757  2.833333  2.771429  3.310345  2.900000  2.900000  2.200000  2.237288  2.882353  3.063830  3.041667  2.843137 
dram[6]:  3.177778  3.333333  2.723404  2.847826  2.833333  3.187500  2.594594  2.400000  2.360000  2.853658  2.808511  2.471698  2.685185  2.900000  3.295455  3.085106 
dram[7]:  3.043478  2.725490  3.200000  3.794118  3.400000  3.090909  2.526316  3.096774  3.000000  2.543478  2.237288  2.471698  2.482759  3.476191  2.571429  2.938776 
dram[8]:  2.780000  2.978723  2.804348  2.976744  3.187500  3.290323  3.200000  2.909091  2.829268  2.565217  2.729167  2.333333  3.212766  2.823529  3.127660  2.938776 
dram[9]:  2.957447  2.448276  2.844445  2.976744  3.000000  2.756757  3.096774  3.428571  3.277778  2.644444  2.673469  2.425926  3.063830  2.979592  3.222222  2.900000 
dram[10]:  3.159091  2.673077  2.708333  3.047619  2.857143  2.631579  3.031250  3.200000  3.105263  2.333333  2.538461  2.436364  2.823529  3.200000  2.880000  3.063830 
average row locality = 22134/7695 = 2.876413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        11        17        17        16        16        17        16 
dram[4]:        19        16        16        16         3         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        16 
dram[8]:        16        17        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        16        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2158
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:      25942     27211     27919     27165     38280     36704     40547     39527     43035     41913     41914     43273     26319     23977     25150     25053
dram[1]:      24993     27009     27087     28425     35639     37929     38024     40547     39897     39874     42542     41699     24473     24400     25461     23297
dram[2]:      26248     26157     28393     28913     35767     37181     38617     39395     42496     41353     42297     42055     26308     24246     25207     26077
dram[3]:      26426     25801     27900     28823     35937     35240     38707     41694     40198     39383     42662     42752     25798     24828     23806     24989
dram[4]:      26146     27095     27436     27340     37731     35276     41509     40638     40769     41470     40856     42950     23339     24814     23371     24429
dram[5]:      25359     25914     28590     27425     37462     35878     37906     38200     41832     42315     41282     40417     25499     25062     23766     23942
dram[6]:      25474     26048     26371     27005     36024     36418     41572     39062     38819     41349     40833     42445     25613     25163     24476     24711
dram[7]:      26076     25514     27158     28224     35731     36221     37822     39127     40438     39553     39237     41322     25608     25540     24878     27062
dram[8]:      27314     25891     26986     28699     35502     37015     41472     38886     39740     39663     41567     39940     36353     23047     23062     25150
dram[9]:      26404     25379     30099     30209     36632     35452     42117     39237     41692     42556     42406     43521     25102     24547     24532     24607
dram[10]:      25333     24444     28822     28827     37923     38140     39912     40460     41688     40192     41324     40686     24907     24820     25313     25011
maximum mf latency per bank:
dram[0]:      55151     59671     63863     63119     59519     55128     58985     57907    103709     58992     56606     55583     63848     57655    114622     70130
dram[1]:      59540     59617     56489     71089     55038     55181     57962     57938     58939     56296     56595     56669     57787     58415     70180     70131
dram[2]:      59484     64175     56736     57730     55080     55689    105621     62552     56452     56429     72632     56838    106848     58422     72004     70005
dram[3]:      59562     64180     63073     64168     57288     57430     62540     84713     56576     79497     56693    103748     72099     58320     70173     70091
dram[4]:      63860     63984     63980     64112    105620     53981     58849     58941     79498     56582     56682    103749     56999     58325     70116     70205
dram[5]:      63856     55327    116450     64032     53884     54591     59002     58936     95544     79496    103748     56039     58304     58378     72927     73075
dram[6]:      55312     55291     63985     63102     54564     54950    130470     54928     58429     58684     72633    111252     60254     60281     73051     73017
dram[7]:      59512     59776     62996    126834     54975     55111     57990     57978     58619     58610     55989     55986     60120     57303     72999     78067
dram[8]:      59599     63916     60772     60871     55094     54941    135865     58780     56343     56411     60056     60058     56718     56743     72942     67567
dram[9]:      64003     63888     60724     63097     55215     55103    105736     58818     56569     58831     60028     60069     72011     62223     67550     67664
dram[10]:      64021     63908     63242     63124    116457     55165     58948     58961     58960     58956     60056     56564     62247     62243     69844     70001
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192196 n_nop=1183388 n_act=684 n_pre=668 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01251
n_activity=35701 dram_eff=0.4177
bk0: 500a 1187227i bk1: 496a 1187301i bk2: 448a 1187541i bk3: 448a 1187219i bk4: 396a 1187788i bk5: 396a 1187409i bk6: 384a 1187532i bk7: 384a 1187810i bk8: 424a 1187636i bk9: 424a 1187184i bk10: 456a 1187482i bk11: 456a 1187793i bk12: 512a 1187364i bk13: 512a 1187245i bk14: 512a 1187119i bk15: 512a 1186442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192196 n_nop=1183389 n_act=680 n_pre=664 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01252
n_activity=35536 dram_eff=0.42
bk0: 496a 1187179i bk1: 496a 1187186i bk2: 448a 1187643i bk3: 448a 1187801i bk4: 396a 1187941i bk5: 396a 1187680i bk6: 384a 1188310i bk7: 384a 1187826i bk8: 424a 1187672i bk9: 424a 1187327i bk10: 460a 1187990i bk11: 460a 1187551i bk12: 512a 1187823i bk13: 512a 1186946i bk14: 512a 1186837i bk15: 512a 1187078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101972
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192196 n_nop=1183385 n_act=686 n_pre=670 n_req=2007 n_rd=7264 n_write=191 bw_util=0.01251
n_activity=35520 dram_eff=0.4198
bk0: 496a 1187526i bk1: 496a 1187432i bk2: 448a 1187604i bk3: 448a 1187968i bk4: 396a 1187730i bk5: 396a 1187119i bk6: 384a 1187500i bk7: 384a 1187421i bk8: 424a 1187533i bk9: 424a 1187622i bk10: 460a 1187669i bk11: 460a 1188496i bk12: 512a 1187266i bk13: 512a 1186877i bk14: 512a 1186986i bk15: 512a 1186874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118471
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192196 n_nop=1183321 n_act=715 n_pre=699 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01252
n_activity=36297 dram_eff=0.4111
bk0: 496a 1186677i bk1: 496a 1187186i bk2: 448a 1187041i bk3: 448a 1186739i bk4: 396a 1187359i bk5: 396a 1187482i bk6: 384a 1187981i bk7: 384a 1187946i bk8: 424a 1187549i bk9: 424a 1187532i bk10: 460a 1187818i bk11: 460a 1187636i bk12: 512a 1187203i bk13: 512a 1187364i bk14: 512a 1186940i bk15: 512a 1186658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0979646
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192196 n_nop=1183363 n_act=690 n_pre=674 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01253
n_activity=35950 dram_eff=0.4155
bk0: 496a 1187208i bk1: 496a 1187156i bk2: 448a 1187138i bk3: 448a 1187015i bk4: 396a 1187277i bk5: 396a 1187179i bk6: 384a 1188133i bk7: 384a 1187496i bk8: 424a 1186848i bk9: 424a 1186464i bk10: 460a 1187152i bk11: 460a 1187081i bk12: 512a 1187286i bk13: 512a 1187017i bk14: 516a 1187026i bk15: 516a 1186519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12078
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192196 n_nop=1183306 n_act=719 n_pre=703 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01253
n_activity=35574 dram_eff=0.4199
bk0: 496a 1186584i bk1: 496a 1186260i bk2: 448a 1187018i bk3: 448a 1187272i bk4: 396a 1187395i bk5: 396a 1187075i bk6: 384a 1187550i bk7: 384a 1187930i bk8: 424a 1186890i bk9: 424a 1187174i bk10: 460a 1186946i bk11: 460a 1187004i bk12: 512a 1186757i bk13: 512a 1187116i bk14: 516a 1186995i bk15: 516a 1186413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137399
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192196 n_nop=1183320 n_act=711 n_pre=695 n_req=2016 n_rd=7272 n_write=198 bw_util=0.01253
n_activity=36923 dram_eff=0.4046
bk0: 496a 1187215i bk1: 496a 1186888i bk2: 448a 1187118i bk3: 448a 1187054i bk4: 396a 1187890i bk5: 396a 1187627i bk6: 384a 1187921i bk7: 384a 1187904i bk8: 424a 1188005i bk9: 424a 1187531i bk10: 460a 1187837i bk11: 460a 1187653i bk12: 512a 1187352i bk13: 512a 1187170i bk14: 516a 1187071i bk15: 516a 1187022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122362
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192196 n_nop=1183353 n_act=705 n_pre=689 n_req=2007 n_rd=7256 n_write=193 bw_util=0.0125
n_activity=35800 dram_eff=0.4161
bk0: 492a 1187165i bk1: 492a 1187649i bk2: 448a 1187886i bk3: 448a 1187511i bk4: 396a 1187606i bk5: 396a 1187140i bk6: 384a 1187345i bk7: 384a 1187470i bk8: 424a 1187214i bk9: 424a 1187360i bk10: 460a 1187588i bk11: 460a 1187945i bk12: 512a 1187773i bk13: 512a 1187758i bk14: 512a 1187144i bk15: 512a 1187168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126837
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192196 n_nop=1183355 n_act=698 n_pre=682 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01252
n_activity=36304 dram_eff=0.411
bk0: 492a 1186954i bk1: 492a 1186953i bk2: 448a 1187184i bk3: 448a 1187722i bk4: 396a 1187610i bk5: 396a 1187270i bk6: 384a 1188138i bk7: 384a 1187667i bk8: 424a 1187084i bk9: 424a 1187155i bk10: 460a 1187459i bk11: 460a 1188078i bk12: 516a 1187509i bk13: 512a 1187343i bk14: 512a 1186673i bk15: 512a 1186443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109944
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192196 n_nop=1183356 n_act=698 n_pre=682 n_req=2012 n_rd=7264 n_write=196 bw_util=0.01251
n_activity=34660 dram_eff=0.4305
bk0: 492a 1187888i bk1: 492a 1187548i bk2: 448a 1187844i bk3: 448a 1187128i bk4: 396a 1187429i bk5: 396a 1187137i bk6: 384a 1187439i bk7: 384a 1187088i bk8: 428a 1187109i bk9: 428a 1187094i bk10: 460a 1187193i bk11: 460a 1187744i bk12: 512a 1187622i bk13: 512a 1187093i bk14: 512a 1186923i bk15: 512a 1186771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124067
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192196 n_nop=1183342 n_act=710 n_pre=694 n_req=2008 n_rd=7256 n_write=194 bw_util=0.0125
n_activity=35968 dram_eff=0.4143
bk0: 492a 1187648i bk1: 492a 1187302i bk2: 448a 1187286i bk3: 448a 1187245i bk4: 392a 1187792i bk5: 392a 1187402i bk6: 384a 1188102i bk7: 384a 1187791i bk8: 428a 1187047i bk9: 428a 1187683i bk10: 460a 1187331i bk11: 460a 1187590i bk12: 512a 1187386i bk13: 512a 1187278i bk14: 512a 1187429i bk15: 512a 1186799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115578

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53731, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53143, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 53273, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 53562, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53322, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61082, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 54426, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3402
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.63634
	minimum = 6
	maximum = 39
Network latency average = 8.45705
	minimum = 6
	maximum = 29
Slowest packet = 2362938
Flit latency average = 8.20721
	minimum = 6
	maximum = 28
Slowest flit = 4064704
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0378793
	minimum = 0.0292505 (at node 3)
	maximum = 0.0466179 (at node 44)
Accepted packet rate average = 0.0378793
	minimum = 0.0292505 (at node 3)
	maximum = 0.0466179 (at node 44)
Injected flit rate average = 0.056819
	minimum = 0.0292505 (at node 3)
	maximum = 0.0904936 (at node 44)
Accepted flit rate average= 0.056819
	minimum = 0.0420475 (at node 28)
	maximum = 0.0767824 (at node 6)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.7325 (18 samples)
	minimum = 6 (18 samples)
	maximum = 359.944 (18 samples)
Network latency average = 23.5913 (18 samples)
	minimum = 6 (18 samples)
	maximum = 279 (18 samples)
Flit latency average = 24.2548 (18 samples)
	minimum = 6 (18 samples)
	maximum = 278.278 (18 samples)
Fragmentation average = 0.00952883 (18 samples)
	minimum = 0 (18 samples)
	maximum = 103.667 (18 samples)
Injected packet rate average = 0.0465676 (18 samples)
	minimum = 0.0345064 (18 samples)
	maximum = 0.118374 (18 samples)
Accepted packet rate average = 0.0465676 (18 samples)
	minimum = 0.0345064 (18 samples)
	maximum = 0.118374 (18 samples)
Injected flit rate average = 0.074804 (18 samples)
	minimum = 0.0437442 (18 samples)
	maximum = 0.167805 (18 samples)
Accepted flit rate average = 0.074804 (18 samples)
	minimum = 0.0550436 (18 samples)
	maximum = 0.225616 (18 samples)
Injected packet size average = 1.60635 (18 samples)
Accepted packet size average = 1.60635 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 55 sec (1075 sec)
gpgpu_simulation_rate = 27154 (inst/sec)
gpgpu_simulation_rate = 4357 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2225
gpu_sim_insn = 1245371
gpu_ipc =     559.7173
gpu_tot_sim_cycle = 4913325
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       6.1946
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 1004868
gpu_stall_icnt2sh    = 3006433
partiton_reqs_in_parallel = 48950
partiton_reqs_in_parallel_total    = 13120584
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.6804
partiton_reqs_in_parallel_util = 48950
partiton_reqs_in_parallel_util_total    = 13120584
gpu_sim_cycle_parition_util = 2225
gpu_tot_sim_cycle_parition_util    = 640488
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.4905
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.6071 GB/Sec
L2_BW_total  =      22.8646 GB/Sec
gpu_total_sim_rate=28103

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295055
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2393, 2311, 2117, 2371, 2388, 2433, 2247, 2221, 2289, 2383, 2442, 2286, 2334, 2411, 3115, 2468, 1440, 1143, 1468, 1383, 1521, 1459, 1316, 1255, 1622, 1608, 1541, 1421, 1302, 1496, 1355, 1576, 1222, 1281, 1372, 1213, 1128, 1776, 1282, 1438, 1160, 1647, 1332, 1422, 1494, 1078, 1559, 1527, 1455, 1468, 1290, 1100, 1863, 1401, 1233, 1291, 1197, 1421, 1609, 1559, 1400, 1476, 1341, 1353, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3957154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3914361
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37907
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4755326	W0_Idle:2802506	W0_Scoreboard:8622655	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1056 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 601 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 4912264 
mrq_lat_table:14999 	307 	457 	1257 	769 	1091 	1250 	1031 	667 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	844124 	305714 	6004 	7058 	3096 	2460 	6179 	6058 	4271 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	128716 	32668 	423945 	266989 	119595 	163210 	19261 	4727 	4414 	2779 	2470 	6109 	5982 	4266 	98 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	160534 	237865 	457156 	33593 	604 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	3589 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	574 	107 	96 	59 	7 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         9        24         7        10        22        21         9 
dram[1]:        12        11        14        17        16        16        16        16        10        12        12        12        11        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         8        12        15        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        13        13        17        14        14        12        22 
dram[4]:        10        12        20        16        16        16        17        16        12        10        14         8        10        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         9        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         9        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14        10        14        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:     16997     33732     16866     58757     69654     80159     19740     18332    104255     19531    103021     76069     81248     69317     89016     27511 
dram[1]:    123416     76242     18203     87876     28139     18067     17169     29238     26786     82585     73553     54277     65812     19014     20374     49601 
dram[2]:     74631     18740    106081    120495     16359     61363     64570     50196    105687     16967     54823     58029    100612    158615     92943     22428 
dram[3]:     90760    113550    110692     77520     89207     17514     15071     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:     19068     47534     73787     79223     98472     13154     57707     15189     73980     18094    105606     58530     99042     36470    157523     47043 
dram[5]:     25991     27243    140081     25117     15598     16565     64573     22721     51180    113358    109190     66032     91336     58140     97553     17202 
dram[6]:     21004     14575     61972     33905     20178    133631    161493     17984     78882     72268     48460     85025     21293     91596     26625     78020 
dram[7]:    124154     60206     48993     94404     18677     12526     28072     29715     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     23441     85030     52179     16177     24158    167029    169718     37841     88859     56262     65438     68916     17092    122521    122433 
dram[9]:     18452     72181    108119    106927    100656     17777    108937     21686     46035     32385    112180     77793    108821     67403    104795     15077 
dram[10]:     36500    161216     66745     15488    139143     96956     64572     28939     62732     37313     54275    120721     33410     18336     19878     86260 
average row accesses per activate:
dram[0]:  2.877551  2.857143  3.282051  3.764706  2.833333  3.400000  2.909091  2.823529  3.656250  2.829268  2.791667  2.568627  2.769231  3.717949  2.654546  2.377049 
dram[1]:  3.550000  2.711539  2.909091  3.071429  2.756757  3.090909  2.742857  3.096774  2.720930  3.000000  2.425926  2.620000  3.717949  3.266667  2.959184  3.106383 
dram[2]:  2.800000  3.181818  2.976744  3.095238  3.923077  2.487805  3.592592  3.200000  2.274510  2.974359  2.519231  2.847826  2.823529  3.085106  3.085106  2.880000 
dram[3]:  2.877551  3.589744  3.333333  2.345454  2.914286  2.914286  2.742857  3.161290  2.600000  2.925000  2.693877  2.693877  2.526316  2.823529  2.589286  2.880000 
dram[4]:  2.860000  3.255814  2.909091  3.368421  3.290323  2.550000  3.592592  3.096774  2.720930  2.697675  2.640000  2.471698  3.063830  3.062500  3.222222  2.578947 
dram[5]:  3.500000  2.592592  2.673469  2.976744  2.756757  2.833333  2.771429  3.310345  2.900000  2.900000  2.200000  2.237288  2.882353  3.063830  3.041667  2.843137 
dram[6]:  3.177778  3.333333  2.723404  2.847826  2.833333  3.187500  2.594594  2.400000  2.360000  2.853658  2.808511  2.471698  2.685185  2.900000  3.295455  3.085106 
dram[7]:  3.043478  2.725490  3.200000  3.794118  3.400000  3.090909  2.526316  3.096774  3.000000  2.543478  2.237288  2.471698  2.482759  3.476191  2.571429  2.938776 
dram[8]:  2.780000  2.978723  2.804348  2.976744  3.187500  3.290323  3.200000  2.909091  2.829268  2.565217  2.729167  2.333333  3.212766  2.823529  3.127660  2.938776 
dram[9]:  2.957447  2.448276  2.844445  2.976744  3.000000  2.756757  3.096774  3.428571  3.277778  2.644444  2.673469  2.425926  3.063830  2.979592  3.222222  2.900000 
dram[10]:  3.159091  2.673077  2.708333  3.047619  2.857143  2.631579  3.031250  3.200000  3.105263  2.333333  2.538461  2.436364  2.823529  3.200000  2.880000  3.063830 
average row locality = 22134/7695 = 2.876413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        11        17        17        16        16        17        16 
dram[4]:        19        16        16        16         3         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        16 
dram[8]:        16        17        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        16        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2158
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:      25942     27211     27952     27198     38357     36781     40547     39527     43035     41913     41914     43274     26319     23977     25150     25053
dram[1]:      24993     27009     27120     28458     35716     38006     38024     40547     39897     39874     42542     41699     24473     24400     25461     23297
dram[2]:      26248     26158     28426     28948     35844     37258     38617     39395     42496     41353     42297     42055     26308     24246     25207     26079
dram[3]:      26428     25801     27938     28861     36014     35317     38709     41694     40198     39383     42662     42753     25798     24828     23806     24989
dram[4]:      26146     27095     27473     27379     37808     35353     41509     40638     40771     41470     40857     42952     23339     24814     23371     24429
dram[5]:      25359     25914     28629     27462     37539     35955     37906     38200     41832     42315     41282     40417     25499     25062     23766     23942
dram[6]:      25478     26048     26408     27041     36095     36490     41572     39062     38819     41349     40833     42445     25613     25163     24476     24711
dram[7]:      26076     25514     27195     28260     35802     36293     37822     39127     40438     39553     39237     41323     25608     25541     24878     27062
dram[8]:      27314     25891     27023     28737     35574     37087     41472     38886     39740     39663     41567     39940     36353     23047     23062     25152
dram[9]:      26404     25379     30136     30247     36705     35524     42117     39237     41692     42556     42406     43521     25102     24547     24532     24607
dram[10]:      25333     24444     28859     28864     37998     38215     39912     40460     41688     40195     41324     40686     24907     24820     25313     25011
maximum mf latency per bank:
dram[0]:      55151     59671     63863     63119     59519     55128     58985     57907    103709     58992     56606     55583     63848     57655    114622     70130
dram[1]:      59540     59617     56489     71089     55038     55181     57962     57938     58939     56296     56595     56669     57787     58415     70180     70131
dram[2]:      59484     64175     56736     57730     55080     55689    105621     62552     56452     56429     72632     56838    106848     58422     72004     70005
dram[3]:      59562     64180     63073     64168     57288     57430     62540     84713     56576     79497     56693    103748     72099     58320     70173     70091
dram[4]:      63860     63984     63980     64112    105620     53981     58849     58941     79498     56582     56682    103749     56999     58325     70116     70205
dram[5]:      63856     55327    116450     64032     53884     54591     59002     58936     95544     79496    103748     56039     58304     58378     72927     73075
dram[6]:      55312     55291     63985     63102     54564     54950    130470     54928     58429     58684     72633    111252     60254     60281     73051     73017
dram[7]:      59512     59776     62996    126834     54975     55111     57990     57978     58619     58610     55989     55986     60120     57303     72999     78067
dram[8]:      59599     63916     60772     60871     55094     54941    135865     58780     56343     56411     60056     60058     56718     56743     72942     67567
dram[9]:      64003     63888     60724     63097     55215     55103    105736     58818     56569     58831     60028     60069     72011     62223     67550     67664
dram[10]:      64021     63908     63242     63124    116457     55165     58948     58961     58960     58956     60056     56564     62247     62243     69844     70001
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1196326 n_nop=1187518 n_act=684 n_pre=668 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01246
n_activity=35701 dram_eff=0.4177
bk0: 500a 1191357i bk1: 496a 1191431i bk2: 448a 1191671i bk3: 448a 1191349i bk4: 396a 1191918i bk5: 396a 1191539i bk6: 384a 1191662i bk7: 384a 1191940i bk8: 424a 1191766i bk9: 424a 1191314i bk10: 456a 1191612i bk11: 456a 1191923i bk12: 512a 1191494i bk13: 512a 1191375i bk14: 512a 1191249i bk15: 512a 1190572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108712
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1196326 n_nop=1187519 n_act=680 n_pre=664 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01248
n_activity=35536 dram_eff=0.42
bk0: 496a 1191309i bk1: 496a 1191316i bk2: 448a 1191773i bk3: 448a 1191931i bk4: 396a 1192071i bk5: 396a 1191810i bk6: 384a 1192440i bk7: 384a 1191956i bk8: 424a 1191802i bk9: 424a 1191457i bk10: 460a 1192120i bk11: 460a 1191681i bk12: 512a 1191953i bk13: 512a 1191076i bk14: 512a 1190967i bk15: 512a 1191208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10162
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1196326 n_nop=1187515 n_act=686 n_pre=670 n_req=2007 n_rd=7264 n_write=191 bw_util=0.01246
n_activity=35520 dram_eff=0.4198
bk0: 496a 1191656i bk1: 496a 1191562i bk2: 448a 1191734i bk3: 448a 1192098i bk4: 396a 1191860i bk5: 396a 1191249i bk6: 384a 1191630i bk7: 384a 1191551i bk8: 424a 1191663i bk9: 424a 1191752i bk10: 460a 1191799i bk11: 460a 1192626i bk12: 512a 1191396i bk13: 512a 1191007i bk14: 512a 1191116i bk15: 512a 1191004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118062
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1196326 n_nop=1187451 n_act=715 n_pre=699 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01247
n_activity=36297 dram_eff=0.4111
bk0: 496a 1190807i bk1: 496a 1191316i bk2: 448a 1191171i bk3: 448a 1190869i bk4: 396a 1191489i bk5: 396a 1191612i bk6: 384a 1192111i bk7: 384a 1192076i bk8: 424a 1191679i bk9: 424a 1191662i bk10: 460a 1191948i bk11: 460a 1191766i bk12: 512a 1191333i bk13: 512a 1191494i bk14: 512a 1191070i bk15: 512a 1190788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0976264
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1196326 n_nop=1187493 n_act=690 n_pre=674 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01249
n_activity=35950 dram_eff=0.4155
bk0: 496a 1191338i bk1: 496a 1191286i bk2: 448a 1191268i bk3: 448a 1191145i bk4: 396a 1191407i bk5: 396a 1191309i bk6: 384a 1192263i bk7: 384a 1191626i bk8: 424a 1190978i bk9: 424a 1190594i bk10: 460a 1191282i bk11: 460a 1191211i bk12: 512a 1191416i bk13: 512a 1191147i bk14: 516a 1191156i bk15: 516a 1190649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120364
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1196326 n_nop=1187436 n_act=719 n_pre=703 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01248
n_activity=35574 dram_eff=0.4199
bk0: 496a 1190714i bk1: 496a 1190390i bk2: 448a 1191148i bk3: 448a 1191402i bk4: 396a 1191525i bk5: 396a 1191205i bk6: 384a 1191680i bk7: 384a 1192060i bk8: 424a 1191020i bk9: 424a 1191304i bk10: 460a 1191076i bk11: 460a 1191134i bk12: 512a 1190887i bk13: 512a 1191246i bk14: 516a 1191125i bk15: 516a 1190543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136925
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1196326 n_nop=1187450 n_act=711 n_pre=695 n_req=2016 n_rd=7272 n_write=198 bw_util=0.01249
n_activity=36923 dram_eff=0.4046
bk0: 496a 1191345i bk1: 496a 1191018i bk2: 448a 1191248i bk3: 448a 1191184i bk4: 396a 1192020i bk5: 396a 1191757i bk6: 384a 1192051i bk7: 384a 1192034i bk8: 424a 1192135i bk9: 424a 1191661i bk10: 460a 1191967i bk11: 460a 1191783i bk12: 512a 1191482i bk13: 512a 1191300i bk14: 516a 1191201i bk15: 516a 1191152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12194
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1196326 n_nop=1187483 n_act=705 n_pre=689 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01245
n_activity=35800 dram_eff=0.4161
bk0: 492a 1191295i bk1: 492a 1191779i bk2: 448a 1192016i bk3: 448a 1191641i bk4: 396a 1191736i bk5: 396a 1191270i bk6: 384a 1191475i bk7: 384a 1191600i bk8: 424a 1191344i bk9: 424a 1191490i bk10: 460a 1191718i bk11: 460a 1192075i bk12: 512a 1191903i bk13: 512a 1191888i bk14: 512a 1191274i bk15: 512a 1191298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126399
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1196326 n_nop=1187485 n_act=698 n_pre=682 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01247
n_activity=36304 dram_eff=0.411
bk0: 492a 1191084i bk1: 492a 1191083i bk2: 448a 1191314i bk3: 448a 1191852i bk4: 396a 1191740i bk5: 396a 1191400i bk6: 384a 1192268i bk7: 384a 1191797i bk8: 424a 1191214i bk9: 424a 1191285i bk10: 460a 1191589i bk11: 460a 1192208i bk12: 516a 1191639i bk13: 512a 1191473i bk14: 512a 1190803i bk15: 512a 1190573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109565
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1196326 n_nop=1187486 n_act=698 n_pre=682 n_req=2012 n_rd=7264 n_write=196 bw_util=0.01247
n_activity=34660 dram_eff=0.4305
bk0: 492a 1192018i bk1: 492a 1191678i bk2: 448a 1191974i bk3: 448a 1191258i bk4: 396a 1191559i bk5: 396a 1191267i bk6: 384a 1191569i bk7: 384a 1191218i bk8: 428a 1191239i bk9: 428a 1191224i bk10: 460a 1191323i bk11: 460a 1191874i bk12: 512a 1191752i bk13: 512a 1191223i bk14: 512a 1191053i bk15: 512a 1190901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123639
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1196326 n_nop=1187472 n_act=710 n_pre=694 n_req=2008 n_rd=7256 n_write=194 bw_util=0.01245
n_activity=35968 dram_eff=0.4143
bk0: 492a 1191778i bk1: 492a 1191432i bk2: 448a 1191416i bk3: 448a 1191375i bk4: 392a 1191922i bk5: 392a 1191532i bk6: 384a 1192232i bk7: 384a 1191921i bk8: 428a 1191177i bk9: 428a 1191813i bk10: 460a 1191461i bk11: 460a 1191720i bk12: 512a 1191516i bk13: 512a 1191408i bk14: 512a 1191559i bk15: 512a 1190929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115179

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53823, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53241, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 53369, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 53657, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53414, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61174, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 54519, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3402
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.54904
	minimum = 6
	maximum = 18
Network latency average = 7.54255
	minimum = 6
	maximum = 16
Slowest packet = 2366356
Flit latency average = 7.13878
	minimum = 6
	maximum = 15
Slowest flit = 4069083
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.018705
	minimum = 0.0143885 (at node 3)
	maximum = 0.022482 (at node 34)
Accepted packet rate average = 0.018705
	minimum = 0.0143885 (at node 3)
	maximum = 0.022482 (at node 34)
Injected flit rate average = 0.0280576
	minimum = 0.0143885 (at node 3)
	maximum = 0.0447392 (at node 34)
Accepted flit rate average= 0.0280576
	minimum = 0.0206835 (at node 28)
	maximum = 0.0420414 (at node 2)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.0387 (19 samples)
	minimum = 6 (19 samples)
	maximum = 341.947 (19 samples)
Network latency average = 22.7466 (19 samples)
	minimum = 6 (19 samples)
	maximum = 265.158 (19 samples)
Flit latency average = 23.354 (19 samples)
	minimum = 6 (19 samples)
	maximum = 264.421 (19 samples)
Fragmentation average = 0.00902731 (19 samples)
	minimum = 0 (19 samples)
	maximum = 98.2105 (19 samples)
Injected packet rate average = 0.0451012 (19 samples)
	minimum = 0.0334476 (19 samples)
	maximum = 0.113327 (19 samples)
Accepted packet rate average = 0.0451012 (19 samples)
	minimum = 0.0334476 (19 samples)
	maximum = 0.113327 (19 samples)
Injected flit rate average = 0.0723437 (19 samples)
	minimum = 0.0421991 (19 samples)
	maximum = 0.161328 (19 samples)
Accepted flit rate average = 0.0723437 (19 samples)
	minimum = 0.0532352 (19 samples)
	maximum = 0.215954 (19 samples)
Injected packet size average = 1.60403 (19 samples)
Accepted packet size average = 1.60403 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 3 sec (1083 sec)
gpgpu_simulation_rate = 28103 (inst/sec)
gpgpu_simulation_rate = 4536 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 967
gpu_sim_insn = 1114112
gpu_ipc =    1152.1323
gpu_tot_sim_cycle = 5136442
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       6.1424
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 1004868
gpu_stall_icnt2sh    = 3006488
partiton_reqs_in_parallel = 21274
partiton_reqs_in_parallel_total    = 13169534
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.5681
partiton_reqs_in_parallel_util = 21274
partiton_reqs_in_parallel_util_total    = 13169534
gpu_sim_cycle_parition_util = 967
gpu_tot_sim_cycle_parition_util    = 642713
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.4928
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.7421 GB/Sec
L2_BW_total  =      21.9092 GB/Sec
gpu_total_sim_rate=28945

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5510
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315535
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2435, 2353, 2159, 2413, 2430, 2475, 2289, 2263, 2331, 2425, 2484, 2328, 2376, 2453, 3157, 2510, 1461, 1164, 1489, 1404, 1542, 1480, 1337, 1276, 1643, 1629, 1562, 1442, 1323, 1517, 1376, 1597, 1243, 1302, 1393, 1234, 1149, 1797, 1303, 1459, 1181, 1668, 1353, 1443, 1515, 1099, 1580, 1548, 1476, 1489, 1311, 1121, 1884, 1422, 1254, 1312, 1218, 1442, 1630, 1580, 1421, 1497, 1362, 1374, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3957154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3914361
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37907
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4759671	W0_Idle:2805618	W0_Scoreboard:8634090	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1056 
maxdqlatency = 0 
maxmflatency = 135865 
averagemflatency = 601 
max_icnt2mem_latency = 135612 
max_icnt2sh_latency = 4912264 
mrq_lat_table:14999 	307 	457 	1257 	769 	1091 	1250 	1031 	667 	301 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846172 	305714 	6004 	7058 	3096 	2460 	6179 	6058 	4271 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	130620 	32812 	423945 	266989 	119595 	163210 	19261 	4727 	4414 	2779 	2470 	6109 	5982 	4266 	98 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162192 	238228 	457183 	33593 	604 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	285696 	3589 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	576 	107 	96 	59 	7 	10 	11 	13 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        12         9        24         7        10        22        21         9 
dram[1]:        12        11        14        17        16        16        16        16        10        12        12        12        11        23        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        14         8        12        15        23        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        13        13        17        14        14        12        22 
dram[4]:        10        12        20        16        16        16        17        16        12        10        14         8        10        22        12        13 
dram[5]:        18        16        20        16        16        16        17        16        10         9        13        10        17        22        12        16 
dram[6]:        14        18        16        16        16        16        16        16         9        11        11         9        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13         8        14        10        14        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11        10        14         8        14        20        21        18 
dram[9]:        24        16        18        20        16        16        16        16        15        12        12         8        24        10        21        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        12        21        12        28        16        14 
maximum service time to same row:
dram[0]:     16997     33732     16866     58757     69654     80159     19740     18332    104255     19531    103021     76069     81248     69317     89016     27511 
dram[1]:    123416     76242     18203     87876     28139     18067     17169     29238     26786     82585     73553     54277     65812     19014     20374     49601 
dram[2]:     74631     18740    106081    120495     16359     61363     64570     50196    105687     16967     54823     58029    100612    158615     92943     22428 
dram[3]:     90760    113550    110692     77520     89207     17514     15071     57705     64576     47739     97480     62680     91334     65696     49331     48524 
dram[4]:     19068     47534     73787     79223     98472     13154     57707     15189     73980     18094    105606     58530     99042     36470    157523     47043 
dram[5]:     25991     27243    140081     25117     15598     16565     64573     22721     51180    113358    109190     66032     91336     58140     97553     17202 
dram[6]:     21004     14575     61972     33905     20178    133631    161493     17984     78882     72268     48460     85025     21293     91596     26625     78020 
dram[7]:    124154     60206     48993     94404     18677     12526     28072     29715     36565     60752     75722     93311     22132     64272    127753    118555 
dram[8]:    122440     23441     85030     52179     16177     24158    167029    169718     37841     88859     56262     65438     68916     17092    122521    122433 
dram[9]:     18452     72181    108119    106927    100656     17777    108937     21686     46035     32385    112180     77793    108821     67403    104795     15077 
dram[10]:     36500    161216     66745     15488    139143     96956     64572     28939     62732     37313     54275    120721     33410     18336     19878     86260 
average row accesses per activate:
dram[0]:  2.877551  2.857143  3.282051  3.764706  2.833333  3.400000  2.909091  2.823529  3.656250  2.829268  2.791667  2.568627  2.769231  3.717949  2.654546  2.377049 
dram[1]:  3.550000  2.711539  2.909091  3.071429  2.756757  3.090909  2.742857  3.096774  2.720930  3.000000  2.425926  2.620000  3.717949  3.266667  2.959184  3.106383 
dram[2]:  2.800000  3.181818  2.976744  3.095238  3.923077  2.487805  3.592592  3.200000  2.274510  2.974359  2.519231  2.847826  2.823529  3.085106  3.085106  2.880000 
dram[3]:  2.877551  3.589744  3.333333  2.345454  2.914286  2.914286  2.742857  3.161290  2.600000  2.925000  2.693877  2.693877  2.526316  2.823529  2.589286  2.880000 
dram[4]:  2.860000  3.255814  2.909091  3.368421  3.290323  2.550000  3.592592  3.096774  2.720930  2.697675  2.640000  2.471698  3.063830  3.062500  3.222222  2.578947 
dram[5]:  3.500000  2.592592  2.673469  2.976744  2.756757  2.833333  2.771429  3.310345  2.900000  2.900000  2.200000  2.237288  2.882353  3.063830  3.041667  2.843137 
dram[6]:  3.177778  3.333333  2.723404  2.847826  2.833333  3.187500  2.594594  2.400000  2.360000  2.853658  2.808511  2.471698  2.685185  2.900000  3.295455  3.085106 
dram[7]:  3.043478  2.725490  3.200000  3.794118  3.400000  3.090909  2.526316  3.096774  3.000000  2.543478  2.237288  2.471698  2.482759  3.476191  2.571429  2.938776 
dram[8]:  2.780000  2.978723  2.804348  2.976744  3.187500  3.290323  3.200000  2.909091  2.829268  2.565217  2.729167  2.333333  3.212766  2.823529  3.127660  2.938776 
dram[9]:  2.957447  2.448276  2.844445  2.976744  3.000000  2.756757  3.096774  3.428571  3.277778  2.644444  2.673469  2.425926  3.063830  2.979592  3.222222  2.900000 
dram[10]:  3.159091  2.673077  2.708333  3.047619  2.857143  2.631579  3.031250  3.200000  3.105263  2.333333  2.538461  2.436364  2.823529  3.200000  2.880000  3.063830 
average row locality = 22134/7695 = 2.876413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        20        17        16        17        18        17 
dram[1]:        18        17        16        17         3         3         0         0        11        11        16        16        17        19        17        18 
dram[2]:        16        16        16        18         3         3         1         0        10        10        16        16        16        17        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        11        17        17        16        16        17        16 
dram[4]:        19        16        16        16         3         3         1         0        11        10        17        16        16        19        16        18 
dram[5]:        16        16        19        16         3         3         1         0        10        10        17        17        19        16        17        16 
dram[6]:        19        16        16        19         3         3         0         0        12        11        17        16        17        17        16        16 
dram[7]:        17        16        16        17         3         3         0         0        11        11        17        16        16        18        16        16 
dram[8]:        16        17        17        16         3         3         0         0        10        12        16        18        22        16        19        16 
dram[9]:        16        19        16        16         3         3         0         0        11        12        16        16        16        18        17        17 
dram[10]:        16        16        18        16         2         2         1         0        11        12        17        19        16        16        16        16 
total reads: 2158
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:      25942     27211     27952     27198     38362     36786     40636     39615     43062     41940     41914     43274     26319     23977     25150     25053
dram[1]:      24993     27009     27120     28458     35721     38011     38113     40636     39924     39901     42542     41699     24473     24400     25461     23297
dram[2]:      26248     26158     28426     28948     35849     37263     38704     39483     42523     41380     42297     42055     26308     24246     25207     26079
dram[3]:      26428     25801     27938     28861     36020     35323     38797     41781     40225     39410     42662     42753     25798     24828     23806     24989
dram[4]:      26146     27095     27473     27379     37814     35358     41597     40726     40797     41497     40857     42952     23339     24814     23371     24429
dram[5]:      25359     25914     28629     27462     37544     35960     37994     38289     41859     42342     41282     40417     25499     25062     23766     23942
dram[6]:      25478     26048     26408     27041     36106     36500     41662     39152     38846     41377     40833     42445     25613     25163     24476     24711
dram[7]:      26076     25514     27195     28260     35812     36303     37912     39215     40465     39580     39237     41323     25608     25541     24878     27062
dram[8]:      27314     25891     27023     28737     35584     37097     41562     38975     39767     39690     41567     39940     36353     23047     23062     25152
dram[9]:      26404     25379     30136     30247     36716     35534     42207     39326     41715     42579     42406     43521     25102     24547     24532     24607
dram[10]:      25333     24444     28859     28864     38009     38226     39999     40549     41710     40217     41324     40686     24907     24820     25313     25011
maximum mf latency per bank:
dram[0]:      55151     59671     63863     63119     59519     55128     58985     57907    103709     58992     56606     55583     63848     57655    114622     70130
dram[1]:      59540     59617     56489     71089     55038     55181     57962     57938     58939     56296     56595     56669     57787     58415     70180     70131
dram[2]:      59484     64175     56736     57730     55080     55689    105621     62552     56452     56429     72632     56838    106848     58422     72004     70005
dram[3]:      59562     64180     63073     64168     57288     57430     62540     84713     56576     79497     56693    103748     72099     58320     70173     70091
dram[4]:      63860     63984     63980     64112    105620     53981     58849     58941     79498     56582     56682    103749     56999     58325     70116     70205
dram[5]:      63856     55327    116450     64032     53884     54591     59002     58936     95544     79496    103748     56039     58304     58378     72927     73075
dram[6]:      55312     55291     63985     63102     54564     54950    130470     54928     58429     58684     72633    111252     60254     60281     73051     73017
dram[7]:      59512     59776     62996    126834     54975     55111     57990     57978     58619     58610     55989     55986     60120     57303     72999     78067
dram[8]:      59599     63916     60772     60871     55094     54941    135865     58780     56343     56411     60056     60058     56718     56743     72942     67567
dram[9]:      64003     63888     60724     63097     55215     55103    105736     58818     56569     58831     60028     60069     72011     62223     67550     67664
dram[10]:      64021     63908     63242     63124    116457     55165     58948     58961     58960     58956     60056     56564     62247     62243     69844     70001
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198120 n_nop=1189312 n_act=684 n_pre=668 n_req=2011 n_rd=7260 n_write=196 bw_util=0.01245
n_activity=35701 dram_eff=0.4177
bk0: 500a 1193151i bk1: 496a 1193225i bk2: 448a 1193465i bk3: 448a 1193143i bk4: 396a 1193712i bk5: 396a 1193333i bk6: 384a 1193456i bk7: 384a 1193734i bk8: 424a 1193560i bk9: 424a 1193108i bk10: 456a 1193406i bk11: 456a 1193717i bk12: 512a 1193288i bk13: 512a 1193169i bk14: 512a 1193043i bk15: 512a 1192366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108549
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198120 n_nop=1189313 n_act=680 n_pre=664 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01246
n_activity=35536 dram_eff=0.42
bk0: 496a 1193103i bk1: 496a 1193110i bk2: 448a 1193567i bk3: 448a 1193725i bk4: 396a 1193865i bk5: 396a 1193604i bk6: 384a 1194234i bk7: 384a 1193750i bk8: 424a 1193596i bk9: 424a 1193251i bk10: 460a 1193914i bk11: 460a 1193475i bk12: 512a 1193747i bk13: 512a 1192870i bk14: 512a 1192761i bk15: 512a 1193002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101468
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198120 n_nop=1189309 n_act=686 n_pre=670 n_req=2007 n_rd=7264 n_write=191 bw_util=0.01244
n_activity=35520 dram_eff=0.4198
bk0: 496a 1193450i bk1: 496a 1193356i bk2: 448a 1193528i bk3: 448a 1193892i bk4: 396a 1193654i bk5: 396a 1193043i bk6: 384a 1193424i bk7: 384a 1193345i bk8: 424a 1193457i bk9: 424a 1193546i bk10: 460a 1193593i bk11: 460a 1194420i bk12: 512a 1193190i bk13: 512a 1192801i bk14: 512a 1192910i bk15: 512a 1192798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198120 n_nop=1189245 n_act=715 n_pre=699 n_req=2013 n_rd=7264 n_write=197 bw_util=0.01245
n_activity=36297 dram_eff=0.4111
bk0: 496a 1192601i bk1: 496a 1193110i bk2: 448a 1192965i bk3: 448a 1192663i bk4: 396a 1193283i bk5: 396a 1193406i bk6: 384a 1193905i bk7: 384a 1193870i bk8: 424a 1193473i bk9: 424a 1193456i bk10: 460a 1193742i bk11: 460a 1193560i bk12: 512a 1193127i bk13: 512a 1193288i bk14: 512a 1192864i bk15: 512a 1192582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0974802
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198120 n_nop=1189287 n_act=690 n_pre=674 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01247
n_activity=35950 dram_eff=0.4155
bk0: 496a 1193132i bk1: 496a 1193080i bk2: 448a 1193062i bk3: 448a 1192939i bk4: 396a 1193201i bk5: 396a 1193103i bk6: 384a 1194057i bk7: 384a 1193420i bk8: 424a 1192772i bk9: 424a 1192388i bk10: 460a 1193076i bk11: 460a 1193005i bk12: 512a 1193210i bk13: 512a 1192941i bk14: 516a 1192950i bk15: 516a 1192443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120183
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198120 n_nop=1189230 n_act=719 n_pre=703 n_req=2014 n_rd=7272 n_write=196 bw_util=0.01247
n_activity=35574 dram_eff=0.4199
bk0: 496a 1192508i bk1: 496a 1192184i bk2: 448a 1192942i bk3: 448a 1193196i bk4: 396a 1193319i bk5: 396a 1192999i bk6: 384a 1193474i bk7: 384a 1193854i bk8: 424a 1192814i bk9: 424a 1193098i bk10: 460a 1192870i bk11: 460a 1192928i bk12: 512a 1192681i bk13: 512a 1193040i bk14: 516a 1192919i bk15: 516a 1192337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13672
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198120 n_nop=1189244 n_act=711 n_pre=695 n_req=2016 n_rd=7272 n_write=198 bw_util=0.01247
n_activity=36923 dram_eff=0.4046
bk0: 496a 1193139i bk1: 496a 1192812i bk2: 448a 1193042i bk3: 448a 1192978i bk4: 396a 1193814i bk5: 396a 1193551i bk6: 384a 1193845i bk7: 384a 1193828i bk8: 424a 1193929i bk9: 424a 1193455i bk10: 460a 1193761i bk11: 460a 1193577i bk12: 512a 1193276i bk13: 512a 1193094i bk14: 516a 1192995i bk15: 516a 1192946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121757
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198120 n_nop=1189277 n_act=705 n_pre=689 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01243
n_activity=35800 dram_eff=0.4161
bk0: 492a 1193089i bk1: 492a 1193573i bk2: 448a 1193810i bk3: 448a 1193435i bk4: 396a 1193530i bk5: 396a 1193064i bk6: 384a 1193269i bk7: 384a 1193394i bk8: 424a 1193138i bk9: 424a 1193284i bk10: 460a 1193512i bk11: 460a 1193869i bk12: 512a 1193697i bk13: 512a 1193682i bk14: 512a 1193068i bk15: 512a 1193092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12621
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198120 n_nop=1189279 n_act=698 n_pre=682 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01245
n_activity=36304 dram_eff=0.411
bk0: 492a 1192878i bk1: 492a 1192877i bk2: 448a 1193108i bk3: 448a 1193646i bk4: 396a 1193534i bk5: 396a 1193194i bk6: 384a 1194062i bk7: 384a 1193591i bk8: 424a 1193008i bk9: 424a 1193079i bk10: 460a 1193383i bk11: 460a 1194002i bk12: 516a 1193433i bk13: 512a 1193267i bk14: 512a 1192597i bk15: 512a 1192367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109401
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198120 n_nop=1189280 n_act=698 n_pre=682 n_req=2012 n_rd=7264 n_write=196 bw_util=0.01245
n_activity=34660 dram_eff=0.4305
bk0: 492a 1193812i bk1: 492a 1193472i bk2: 448a 1193768i bk3: 448a 1193052i bk4: 396a 1193353i bk5: 396a 1193061i bk6: 384a 1193363i bk7: 384a 1193012i bk8: 428a 1193033i bk9: 428a 1193018i bk10: 460a 1193117i bk11: 460a 1193668i bk12: 512a 1193546i bk13: 512a 1193017i bk14: 512a 1192847i bk15: 512a 1192695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123453
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198120 n_nop=1189266 n_act=710 n_pre=694 n_req=2008 n_rd=7256 n_write=194 bw_util=0.01244
n_activity=35968 dram_eff=0.4143
bk0: 492a 1193572i bk1: 492a 1193226i bk2: 448a 1193210i bk3: 448a 1193169i bk4: 392a 1193716i bk5: 392a 1193326i bk6: 384a 1194026i bk7: 384a 1193715i bk8: 428a 1192971i bk9: 428a 1193607i bk10: 460a 1193255i bk11: 460a 1193514i bk12: 512a 1193310i bk13: 512a 1193202i bk14: 512a 1193353i bk15: 512a 1192723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115007

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53915, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53333, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 53461, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 53753, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53510, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61270, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 54611, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3402
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.15161
	minimum = 6
	maximum = 41
Network latency average = 8.8894
	minimum = 6
	maximum = 29
Slowest packet = 2371205
Flit latency average = 8.59733
	minimum = 6
	maximum = 28
Slowest flit = 4078727
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0424017
	minimum = 0.0331263 (at node 3)
	maximum = 0.0496894 (at node 40)
Accepted packet rate average = 0.0424017
	minimum = 0.0331263 (at node 3)
	maximum = 0.0496894 (at node 40)
Injected flit rate average = 0.0636025
	minimum = 0.0331263 (at node 3)
	maximum = 0.0993789 (at node 40)
Accepted flit rate average= 0.0636025
	minimum = 0.047619 (at node 28)
	maximum = 0.0828157 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.5943 (20 samples)
	minimum = 6 (20 samples)
	maximum = 326.9 (20 samples)
Network latency average = 22.0537 (20 samples)
	minimum = 6 (20 samples)
	maximum = 253.35 (20 samples)
Flit latency average = 22.6162 (20 samples)
	minimum = 6 (20 samples)
	maximum = 252.6 (20 samples)
Fragmentation average = 0.00857594 (20 samples)
	minimum = 0 (20 samples)
	maximum = 93.3 (20 samples)
Injected packet rate average = 0.0449662 (20 samples)
	minimum = 0.0334315 (20 samples)
	maximum = 0.110145 (20 samples)
Accepted packet rate average = 0.0449662 (20 samples)
	minimum = 0.0334315 (20 samples)
	maximum = 0.110145 (20 samples)
Injected flit rate average = 0.0719066 (20 samples)
	minimum = 0.0417455 (20 samples)
	maximum = 0.158231 (20 samples)
Accepted flit rate average = 0.0719066 (20 samples)
	minimum = 0.0529543 (20 samples)
	maximum = 0.209298 (20 samples)
Injected packet size average = 1.59913 (20 samples)
Accepted packet size average = 1.59913 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 10 sec (1090 sec)
gpgpu_simulation_rate = 28945 (inst/sec)
gpgpu_simulation_rate = 4712 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 44079 Tlb_hit: 42242 Tlb_miss: 1837 Tlb_hit_rate: 0.958325
Shader1: Tlb_access: 40256 Tlb_hit: 38666 Tlb_miss: 1590 Tlb_hit_rate: 0.960503
Shader2: Tlb_access: 40313 Tlb_hit: 38605 Tlb_miss: 1708 Tlb_hit_rate: 0.957632
Shader3: Tlb_access: 44780 Tlb_hit: 42935 Tlb_miss: 1845 Tlb_hit_rate: 0.958799
Shader4: Tlb_access: 39533 Tlb_hit: 37777 Tlb_miss: 1756 Tlb_hit_rate: 0.955581
Shader5: Tlb_access: 41391 Tlb_hit: 39662 Tlb_miss: 1729 Tlb_hit_rate: 0.958228
Shader6: Tlb_access: 44071 Tlb_hit: 42215 Tlb_miss: 1856 Tlb_hit_rate: 0.957886
Shader7: Tlb_access: 41656 Tlb_hit: 39923 Tlb_miss: 1733 Tlb_hit_rate: 0.958397
Shader8: Tlb_access: 41875 Tlb_hit: 40125 Tlb_miss: 1750 Tlb_hit_rate: 0.958209
Shader9: Tlb_access: 41502 Tlb_hit: 39746 Tlb_miss: 1756 Tlb_hit_rate: 0.957689
Shader10: Tlb_access: 45070 Tlb_hit: 43237 Tlb_miss: 1833 Tlb_hit_rate: 0.959330
Shader11: Tlb_access: 40484 Tlb_hit: 38728 Tlb_miss: 1756 Tlb_hit_rate: 0.956625
Shader12: Tlb_access: 41583 Tlb_hit: 39849 Tlb_miss: 1734 Tlb_hit_rate: 0.958300
Shader13: Tlb_access: 37759 Tlb_hit: 36149 Tlb_miss: 1610 Tlb_hit_rate: 0.957361
Shader14: Tlb_access: 41959 Tlb_hit: 40217 Tlb_miss: 1742 Tlb_hit_rate: 0.958483
Shader15: Tlb_access: 42671 Tlb_hit: 40791 Tlb_miss: 1880 Tlb_hit_rate: 0.955942
Shader16: Tlb_access: 44316 Tlb_hit: 42515 Tlb_miss: 1801 Tlb_hit_rate: 0.959360
Shader17: Tlb_access: 40937 Tlb_hit: 39206 Tlb_miss: 1731 Tlb_hit_rate: 0.957716
Shader18: Tlb_access: 41228 Tlb_hit: 39527 Tlb_miss: 1701 Tlb_hit_rate: 0.958742
Shader19: Tlb_access: 37302 Tlb_hit: 35680 Tlb_miss: 1622 Tlb_hit_rate: 0.956517
Shader20: Tlb_access: 38957 Tlb_hit: 37238 Tlb_miss: 1719 Tlb_hit_rate: 0.955874
Shader21: Tlb_access: 43322 Tlb_hit: 41570 Tlb_miss: 1752 Tlb_hit_rate: 0.959559
Shader22: Tlb_access: 39771 Tlb_hit: 38022 Tlb_miss: 1749 Tlb_hit_rate: 0.956023
Shader23: Tlb_access: 44783 Tlb_hit: 42956 Tlb_miss: 1827 Tlb_hit_rate: 0.959203
Shader24: Tlb_access: 44230 Tlb_hit: 42434 Tlb_miss: 1796 Tlb_hit_rate: 0.959394
Shader25: Tlb_access: 44527 Tlb_hit: 42756 Tlb_miss: 1771 Tlb_hit_rate: 0.960226
Shader26: Tlb_access: 45613 Tlb_hit: 43838 Tlb_miss: 1775 Tlb_hit_rate: 0.961086
Shader27: Tlb_access: 44759 Tlb_hit: 43157 Tlb_miss: 1602 Tlb_hit_rate: 0.964208
Tlb_tot_access: 1178727 Tlb_tot_hit: 1129766, Tlb_tot_miss: 48961, Tlb_tot_hit_rate: 0.958463
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 237 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader1: Tlb_validate: 225 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader2: Tlb_validate: 240 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader3: Tlb_validate: 244 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader4: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader5: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader6: Tlb_validate: 243 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader7: Tlb_validate: 234 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader8: Tlb_validate: 234 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader9: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader10: Tlb_validate: 239 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader11: Tlb_validate: 225 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader12: Tlb_validate: 233 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader13: Tlb_validate: 219 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader14: Tlb_validate: 238 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader15: Tlb_validate: 238 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader16: Tlb_validate: 238 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader17: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader18: Tlb_validate: 217 Tlb_invalidate: 111 Tlb_evict: 0 Tlb_page_evict: 111
Shader19: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader20: Tlb_validate: 224 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader21: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader22: Tlb_validate: 236 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader23: Tlb_validate: 227 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader24: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader25: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader26: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader27: Tlb_validate: 235 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Tlb_tot_valiate: 6487 Tlb_invalidate: 3135, Tlb_tot_evict: 0, Tlb_tot_evict page: 3135
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1837 Page_hit: 1770 Page_miss: 67 Page_hit_rate: 0.963528
Shader1: Page_table_access:1590 Page_hit: 1501 Page_miss: 89 Page_hit_rate: 0.944025
Shader2: Page_table_access:1708 Page_hit: 1609 Page_miss: 99 Page_hit_rate: 0.942037
Shader3: Page_table_access:1845 Page_hit: 1778 Page_miss: 67 Page_hit_rate: 0.963686
Shader4: Page_table_access:1756 Page_hit: 1660 Page_miss: 96 Page_hit_rate: 0.945330
Shader5: Page_table_access:1729 Page_hit: 1646 Page_miss: 83 Page_hit_rate: 0.951995
Shader6: Page_table_access:1856 Page_hit: 1791 Page_miss: 65 Page_hit_rate: 0.964978
Shader7: Page_table_access:1733 Page_hit: 1653 Page_miss: 80 Page_hit_rate: 0.953837
Shader8: Page_table_access:1750 Page_hit: 1668 Page_miss: 82 Page_hit_rate: 0.953143
Shader9: Page_table_access:1756 Page_hit: 1676 Page_miss: 80 Page_hit_rate: 0.954442
Shader10: Page_table_access:1833 Page_hit: 1750 Page_miss: 83 Page_hit_rate: 0.954719
Shader11: Page_table_access:1756 Page_hit: 1676 Page_miss: 80 Page_hit_rate: 0.954442
Shader12: Page_table_access:1734 Page_hit: 1650 Page_miss: 84 Page_hit_rate: 0.951557
Shader13: Page_table_access:1610 Page_hit: 1528 Page_miss: 82 Page_hit_rate: 0.949068
Shader14: Page_table_access:1742 Page_hit: 1656 Page_miss: 86 Page_hit_rate: 0.950631
Shader15: Page_table_access:1880 Page_hit: 1799 Page_miss: 81 Page_hit_rate: 0.956915
Shader16: Page_table_access:1801 Page_hit: 1716 Page_miss: 85 Page_hit_rate: 0.952804
Shader17: Page_table_access:1731 Page_hit: 1647 Page_miss: 84 Page_hit_rate: 0.951473
Shader18: Page_table_access:1701 Page_hit: 1635 Page_miss: 66 Page_hit_rate: 0.961199
Shader19: Page_table_access:1622 Page_hit: 1554 Page_miss: 68 Page_hit_rate: 0.958076
Shader20: Page_table_access:1719 Page_hit: 1655 Page_miss: 64 Page_hit_rate: 0.962769
Shader21: Page_table_access:1752 Page_hit: 1680 Page_miss: 72 Page_hit_rate: 0.958904
Shader22: Page_table_access:1749 Page_hit: 1683 Page_miss: 66 Page_hit_rate: 0.962264
Shader23: Page_table_access:1827 Page_hit: 1763 Page_miss: 64 Page_hit_rate: 0.964970
Shader24: Page_table_access:1796 Page_hit: 1729 Page_miss: 67 Page_hit_rate: 0.962695
Shader25: Page_table_access:1771 Page_hit: 1700 Page_miss: 71 Page_hit_rate: 0.959910
Shader26: Page_table_access:1775 Page_hit: 1706 Page_miss: 69 Page_hit_rate: 0.961127
Shader27: Page_table_access:1602 Page_hit: 1530 Page_miss: 72 Page_hit_rate: 0.955056
Page_talbe_tot_access: 48961 Page_tot_hit: 46809, Page_tot_miss 2152, Page_tot_hit_rate: 0.956047 Page_tot_fault: 40 Page_tot_pending: 2112
Total_memory_access_page_fault: 40, Average_latency: 999830.125000
========================================Page threshing statistics==============================
Page_validate: 624 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.542048
[0-25]: 0.064079, [26-50]: 0.138219, [51-75]: 0.797702, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   316035 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(61.680622)
F:   225609----T:   229039 	 St: c0080000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0084000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c00b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: c00a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: c00a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: c02b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: c0090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: c0094000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: c02e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   302479 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   302479----T:   310719 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   310719----T:   315793 	 St: c02c0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   315793----T:   320867 	 St: c02c8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   538185----T:   540286 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.418636)
F:   540286----T:   542821 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   542822----T:   545357 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   767508----T:   891674 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(83.839294)
F:   768171----T:   771983 	 St: c0010000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   771983----T:   778395 	 St: c0015000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   778395----T:   783910 	 St: c0020000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   783910----T:   788551 	 St: c0029000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   788551----T:   793192 	 St: c0040000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   793192----T:   798707 	 St: c0047000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   798707----T:   803781 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   803781----T:   807593 	 St: c0078000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   807593----T:   810679 	 St: c007d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   810679----T:   818459 	 St: c00e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   818459----T:   821259 	 St: c00ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   821259----T:   829961 	 St: c00f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   829961----T:   835922 	 St: c0120000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   835922----T:   840141 	 St: c012a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   840141----T:   848381 	 St: c0130000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   848381----T:   850986 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   850986----T:   855205 	 St: c0170000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   855205----T:   861166 	 St: c0176000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   861166----T:   864596 	 St: c0180000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   864596----T:   871461 	 St: c0184000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   871461----T:   876102 	 St: c0210000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   876102----T:   881617 	 St: c0217000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   881617----T:   885836 	 St: c0220000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   885836----T:   891797 	 St: c0226000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1113824----T:  1115125 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.878461)
F:  1115125----T:  1117660 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1117661----T:  1120196 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1342347----T:  1514875 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(116.494263)
F:  1343033----T:  1346119 	 St: c0030000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1346119----T:  1353441 	 St: c0033000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1353441----T:  1356871 	 St: c0050000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1356871----T:  1363736 	 St: c0054000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1363736----T:  1370148 	 St: c0060000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1370148----T:  1373960 	 St: c006b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1373960----T:  1379475 	 St: c00d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1379475----T:  1384116 	 St: c00d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1384116----T:  1388757 	 St: c00c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1388757----T:  1394272 	 St: c00c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1394272----T:  1401137 	 St: c0100000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1401137----T:  1404567 	 St: c010c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1404567----T:  1407172 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1407172----T:  1415412 	 St: c0111000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1415412----T:  1422277 	 St: c0190000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1422277----T:  1425707 	 St: c019c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1425707----T:  1428312 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1428312----T:  1436552 	 St: c01a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1436552----T:  1439157 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1439157----T:  1447397 	 St: c0201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1447397----T:  1452038 	 St: c0140000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1452038----T:  1457553 	 St: c0147000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1457553----T:  1464875 	 St: c0150000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1464875----T:  1467961 	 St: c015d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1467961----T:  1470761 	 St: c01c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1470761----T:  1478541 	 St: c01c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1478541----T:  1486781 	 St: c01e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1486781----T:  1489386 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1489386----T:  1497166 	 St: c01d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1497166----T:  1499966 	 St: c01de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1499966----T:  1504607 	 St: c01f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1504607----T:  1510122 	 St: c01f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1737025----T:  1738459 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.968265)
F:  1738459----T:  1740994 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1740995----T:  1743530 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1965681----T:  1993175 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(18.564484)
F:  1966983----T:  1972057 	 St: c0160000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1972057----T:  1977131 	 St: c0168000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1977131----T:  1984453 	 St: c01b0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1984453----T:  1987539 	 St: c01bd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2215325----T:  2218275 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.991897)
F:  2218275----T:  2220810 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2220811----T:  2223346 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2445497----T:  2466199 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(13.978393)
F:  2688349----T:  2692630 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.890615)
F:  2692630----T:  2695165 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2695166----T:  2697701 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2919852----T:  2975114 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(37.313976)
F:  3197264----T:  3201620 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.941256)
F:  3201620----T:  3204155 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3204156----T:  3206691 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3428842----T:  3516692 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(59.318027)
F:  3738842----T:  3743182 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.930452)
F:  3743182----T:  3745717 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3745718----T:  3748253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3970404----T:  4004010 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(22.691425)
F:  4226160----T:  4228212 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.385550)
F:  4228212----T:  4230747 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4230748----T:  4233283 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4455434----T:  4460633 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.510466)
F:  4682783----T:  4683878 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.739365)
F:  4683878----T:  4686413 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4686414----T:  4688949 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4911100----T:  4913325 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.502363)
F:  5135475----T:  5136442 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.652937)
F:  5136442----T:  5138977 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5138978----T:  5141583 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5138978----T:  5147218 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5149823----T:  5152428 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5149823----T:  5158063 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5160668----T:  5163273 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5160668----T:  5176363 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  5178968----T:  5181573 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5178968----T:  5202171 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(15.667117)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 645258(cycle), 435.690735(us)
Tot_kernel_exec_time_and_fault_time: 3311058(cycle), 2235.690674(us)
Tot_memcpy_h2d_time: 431879(cycle), 291.613098(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 457229(cycle), 308.729919(us)
Tot_devicesync_time: 65798(cycle), 44.428089(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 91148(cycle), 61.544903(us)
GPGPU-Sim: *** exit detected ***
