// Seed: 3668293827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri0 id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_6 = -1;
  supply1 id_7 = 1;
  assign id_7 = -1'b0;
  assign id_5 = 1;
  assign id_3 = id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd40,
    parameter id_2  = 32'd26,
    parameter id_8  = 32'd72
) (
    output uwire id_0,
    input wor id_1,
    output uwire _id_2[id_2  %  1 : id_8  >=  id_11],
    output wor id_3,
    output uwire id_4,
    input tri id_5
    , id_13,
    output uwire id_6,
    output uwire id_7,
    input supply0 _id_8,
    input tri id_9,
    input tri id_10,
    output supply1 _id_11
);
  if (1) begin : LABEL_0
    wire id_14, id_15 = id_9;
  end else logic id_16;
  ;
  wire id_17;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_16,
      id_13,
      id_16
  );
  assign modCall_1.id_7 = 0;
  wire id_18;
endmodule
