0.7
2020.2
May 22 2024
19:03:11
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_ifetch_unit.sv,1732048605,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv,cpu_ifetch_unit,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv,1732006746,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_ifetch_unit.sv,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/memory_controller_interface.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/dcache_interface.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid_pkg.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv,cpu_memory_unit,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv,1731999100,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/dcache_interface.sv,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/dcache_interface.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/memory_controller_interface.sv,dcache_dm1cycle,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/dcache_interface.sv,1731713857,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/decoder_logic.sv,,dcache_interface,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/decoder_logic.sv,1732048605,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/decoder_state.sv,,decoder_logic,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/decoder_state.sv,1732055438,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/execute_logic.sv,,decoder_state,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/execute_logic.sv,1732044611,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/execute_state.sv,,execute_logic,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/execute_state.sv,1732055507,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/fake_memory.sv,,execute_state,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/forwarding_unit.sv,1732058773,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/memory_controller_interface.sv,,forward_unit,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/memory_controller_interface.sv,1731969889,systemVerilog,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_ifetch_unit.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/fake_memory.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/rapid_x_testbench.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid_x_cpu.sv,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid_x_cpu.sv,,memory_controller_interface,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/fake_memory.sv,1732046047,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/forwarding_unit.sv,,fake_memory,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/rapid_x_testbench.sv,1732005803,systemVerilog,,,,rapid_x_testbench,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid_pkg.sv,1732002257,systemVerilog,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_ifetch_unit.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/dcache_interface.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/decoder_logic.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/decoder_state.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/execute_logic.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/execute_state.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/forwarding_unit.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/fake_memory.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/rapid_x_testbench.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid_x_cpu.sv;U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/register_file.sv,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv,,$unit_rapid_pkg_sv_2351329124;rapid_pkg,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid_x_cpu.sv,1732054830,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/register_file.sv,,rapid_x_cpu,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/register_file.sv,1732004761,systemVerilog,,U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/rapid_x_testbench.sv,,register_file,,uvm,,,,,,
U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
