
EMCUA.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000131a  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000ec  00000000  00000000  00000194  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000016a  00800100  00800100  0000131a  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  0000131a  2**0
                  CONTENTS, READONLY
  4 .stack.descriptors.hdr 00000134  00000000  00000000  00001349  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000001a0  00000000  00000000  0000147d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000298a  00000000  00000000  0000161d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000db4  00000000  00000000  00003fa7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000fb0  00000000  00000000  00004d5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000424  00000000  00000000  00005d0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002f4  00000000  00000000  00006130  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001184  00000000  00000000  00006424  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002a8  00000000  00000000  000075a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .text         00000004  00001174  00001174  00001308  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00007850  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .progmemx.data 00000033  000000ec  000000ec  00000280  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 16 .text.main    00000140  0000054e  0000054e  000006e2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.motorInit 00000006  00001150  00001150  000012e4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.pwmInit 0000001a  00001046  00001046  000011da  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.applyPWM 00000096  000009b0  000009b0  00000b44  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.getDuty 00000006  00001156  00001156  000012ea  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.setPWM_Ref 00000006  0000115c  0000115c  000012f0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.setStepPWM 00000006  00001162  00001162  000012f6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.applyPWM_Ref 00000046  00000d98  00000d98  00000f2c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.applyControl 00000182  000003cc  000003cc  00000560  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.storeValues 00000032  00000ee4  00000ee4  00001078  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.setRPM_REF 0000000a  00001122  00001122  000012b6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.setGAIN 00000006  00001168  00001168  000012fc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .data.duty_step 00000001  00800288  00000133  000002c7  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 29 .bss.duty_ref 00000001  00800289  00800289  0000131a  2**0
                  ALLOC
 30 .data.GAIN    00000001  0080028a  00001184  00001318  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 31 .data.rpm_ref 00000002  00800286  00001182  00001316  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 32 .bss.logIndex 00000001  0080028b  0080028b  0000131a  2**0
                  ALLOC
 33 .bss.e_prev   00000004  0080026a  0080026a  0000131a  2**0
                  ALLOC
 34 .bss.e        00000004  0080026e  0080026e  0000131a  2**0
                  ALLOC
 35 .bss.u_prev   00000004  00800272  00800272  0000131a  2**0
                  ALLOC
 36 .bss.u        00000004  00800276  00800276  0000131a  2**0
                  ALLOC
 37 .bss.y_rpm    00000004  0080027a  0080027a  0000131a  2**0
                  ALLOC
 38 .bss.duty     00000001  0080028c  0080028c  0000131a  2**0
                  ALLOC
 39 .text.send_LCD_message 00000052  00000c18  00000c18  00000dac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.send_LCD_text 0000004a  00000cbc  00000cbc  00000e50  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.send_LCD_label_value 000000a2  0000090e  0000090e  00000aa2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.setup_LCD_serial_COM 00000046  00000dde  00000dde  00000f72  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.__vector_11 0000004a  00000d06  00000d06  00000e9a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text.sensorInit 0000002c  00000f48  00000f48  000010dc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.adcInit 00000014  000010bc  000010bc  00001250  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.adcRead 0000001c  0000102a  0000102a  000011be  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.periodToRPM 00000038  00000eac  00000eac  00001040  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.millisInit 00000020  00000fec  00000fec  00001180  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.millis  00000016  0000107a  0000107a  0000120e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.resetMillis 00000016  00001090  00001090  00001224  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .bss.lastPeriod 00000004  0080027e  0080027e  0000131a  2**0
                  ALLOC
 52 .data.firstFall 00000001  0080028d  00001185  00001319  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 53 .bss.g_millis 00000004  00800282  00800282  0000131a  2**0
                  ALLOC
 54 .progmemx.data 00000014  0000011f  0000011f  000002b3  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 55 .text.parseCommand 00000298  00000134  00000134  000002c8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.uartInit 0000002a  00000fa0  00000fa0  00001134  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.uartReadChar 0000000e  000010d0  000010d0  00001264  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.uartCommandTask 00000052  00000c6a  00000c6a  00000dfe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .bss.cmdIndex 00000001  0080028e  0080028e  0000131a  2**0
                  ALLOC
 60 .text         0000000e  000010de  000010de  00001272  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text         000000ce  00000840  00000840  000009d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text         0000000a  0000112c  0000112c  000012c0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text         00000008  00001140  00001140  000012d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text         000000de  0000068e  0000068e  00000822  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text         0000005e  00000bba  00000bba  00000d4e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text         0000007a  00000ad6  00000ad6  00000c6a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text         00000048  00000d50  00000d50  00000ee4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text         0000000c  00001116  00001116  000012aa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text         00000006  0000116e  0000116e  00001302  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text         0000000e  000010ec  000010ec  00001280  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text         0000000e  000010fa  000010fa  0000128e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text         00000022  00000fca  00000fca  0000115e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text         00000044  00000e24  00000e24  00000fb8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text         0000000e  00001108  00001108  0000129c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text         0000000a  00001136  00001136  000012ca  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text         00000008  00001148  00001148  000012dc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text         000000d4  0000076c  0000076c  00000900  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text.libgcc.div 00000044  00000e68  00000e68  00000ffc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text.libgcc.mul 0000001e  0000100c  0000100c  000011a0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 80 .text.libgcc  0000001a  00001060  00001060  000011f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 81 .text.__dummy_fini 00000002  0000117c  0000117c  00001310  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 82 .text.__dummy_funcs_on_exit 00000002  0000117e  0000117e  00001312  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 83 .text.__dummy_simulator_exit 00000002  00001180  00001180  00001314  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 84 .text.exit    00000016  000010a6  000010a6  0000123a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 85 .text.atoi    00000090  00000a46  00000a46  00000bda  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 86 .text.memcpy  00000032  00000f16  00000f16  000010aa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 87 .text.strlen  0000002c  00000f74  00000f74  00001108  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 88 .text.strncmp 0000006a  00000b50  00000b50  00000ce4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 89 .text._Exit   00000004  00001178  00001178  0000130c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 4c 00 	jmp	0x98	; 0x98 <__ctors_end>
   4:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
   8:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
   c:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  10:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  14:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  18:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  1c:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  20:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  24:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  28:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  2c:	0c 94 83 06 	jmp	0xd06	; 0xd06 <__vector_11>
  30:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  34:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  38:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  3c:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  40:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  44:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  48:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  4c:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  50:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  54:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  58:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  5c:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  60:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>
  64:	0c 94 ba 08 	jmp	0x1174	; 0x1174 <__bad_interrupt>

00000068 <.dinit>:
  68:	01 00       	.word	0x0001	; ????
  6a:	02 86       	std	Z+10, r0	; 0x0a
  6c:	80 02       	muls	r24, r16
  6e:	86 02       	muls	r24, r22
  70:	88 00       	.word	0x0088	; ????
  72:	11 82       	std	Z+1, r1	; 0x01
  74:	02 88       	ldd	r0, Z+18	; 0x12
  76:	02 89       	ldd	r16, Z+18	; 0x12
  78:	00 01       	movw	r0, r0
  7a:	33 02       	muls	r19, r19
  7c:	89 02       	muls	r24, r25
  7e:	8a 80       	ldd	r8, Y+2	; 0x02
  80:	02 8a       	std	Z+18, r0	; 0x12
  82:	02 8b       	std	Z+18, r16	; 0x12
  84:	00 11       	cpse	r16, r0
  86:	84 02       	muls	r24, r20
  88:	8b 02       	muls	r24, r27
  8a:	8d 80       	ldd	r8, Y+5	; 0x05
  8c:	02 8d       	ldd	r16, Z+26	; 0x1a
  8e:	02 8e       	std	Z+26, r0	; 0x1a
  90:	00 11       	cpse	r16, r0
  92:	85 02       	muls	r24, r21
  94:	8e 02       	muls	r24, r30
  96:	8f 80       	ldd	r8, Y+7	; 0x07

00000098 <__ctors_end>:
  98:	11 24       	eor	r1, r1
  9a:	1f be       	out	0x3f, r1	; 63
  9c:	cf ef       	ldi	r28, 0xFF	; 255
  9e:	d8 e0       	ldi	r29, 0x08	; 8
  a0:	de bf       	out	0x3e, r29	; 62
  a2:	cd bf       	out	0x3d, r28	; 61

000000a4 <__do_copy_data>:
  a4:	e8 e6       	ldi	r30, 0x68	; 104
  a6:	f0 e0       	ldi	r31, 0x00	; 0
  a8:	40 e0       	ldi	r20, 0x00	; 0
  aa:	17 c0       	rjmp	.+46     	; 0xda <__do_clear_bss+0x8>
  ac:	b5 91       	lpm	r27, Z+
  ae:	a5 91       	lpm	r26, Z+
  b0:	35 91       	lpm	r19, Z+
  b2:	25 91       	lpm	r18, Z+
  b4:	05 91       	lpm	r16, Z+
  b6:	07 fd       	sbrc	r16, 7
  b8:	0c c0       	rjmp	.+24     	; 0xd2 <__do_clear_bss>
  ba:	95 91       	lpm	r25, Z+
  bc:	85 91       	lpm	r24, Z+
  be:	ef 01       	movw	r28, r30
  c0:	f9 2f       	mov	r31, r25
  c2:	e8 2f       	mov	r30, r24
  c4:	05 90       	lpm	r0, Z+
  c6:	0d 92       	st	X+, r0
  c8:	a2 17       	cp	r26, r18
  ca:	b3 07       	cpc	r27, r19
  cc:	d9 f7       	brne	.-10     	; 0xc4 <__do_copy_data+0x20>
  ce:	fe 01       	movw	r30, r28
  d0:	04 c0       	rjmp	.+8      	; 0xda <__do_clear_bss+0x8>

000000d2 <__do_clear_bss>:
  d2:	1d 92       	st	X+, r1
  d4:	a2 17       	cp	r26, r18
  d6:	b3 07       	cpc	r27, r19
  d8:	e1 f7       	brne	.-8      	; 0xd2 <__do_clear_bss>
  da:	e8 39       	cpi	r30, 0x98	; 152
  dc:	f4 07       	cpc	r31, r20
  de:	31 f7       	brne	.-52     	; 0xac <__do_copy_data+0x8>
  e0:	0e 94 a7 02 	call	0x54e	; 0x54e <main>
  e4:	0c 94 53 08 	jmp	0x10a6	; 0x10a6 <exit>

000000e8 <_exit>:
  e8:	f8 94       	cli

000000ea <__stop_program>:
  ea:	ff cf       	rjmp	.-2      	; 0xea <__stop_program>

Disassembly of section .text:

00001174 <__bad_interrupt>:
    1174:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.main:

0000054e <main>:
#include <xc.h>
#include "EMCUA.h"

int main(void){
 54e:	cf 93       	push	r28
 550:	df 93       	push	r29
 552:	cd b7       	in	r28, 0x3d	; 61
 554:	de b7       	in	r29, 0x3e	; 62
 556:	e0 97       	sbiw	r28, 0x30	; 48
 558:	0f b6       	in	r0, 0x3f	; 63
 55a:	f8 94       	cli
 55c:	de bf       	out	0x3e, r29	; 62
 55e:	0f be       	out	0x3f, r0	; 63
 560:	cd bf       	out	0x3d, r28	; 61
  motorInit();
 562:	0e 94 a8 08 	call	0x1150	; 0x1150 <motorInit>
  pwmInit();
 566:	0e 94 23 08 	call	0x1046	; 0x1046 <pwmInit>
  sensorInit();
 56a:	0e 94 a4 07 	call	0xf48	; 0xf48 <sensorInit>
  millisInit();
 56e:	0e 94 f6 07 	call	0xfec	; 0xfec <millisInit>
  adcInit();
 572:	0e 94 5e 08 	call	0x10bc	; 0x10bc <adcInit>
  uartInit(74880);
 576:	60 e8       	ldi	r22, 0x80	; 128
 578:	74 e2       	ldi	r23, 0x24	; 36
 57a:	81 e0       	ldi	r24, 0x01	; 1
 57c:	90 e0       	ldi	r25, 0x00	; 0
 57e:	0e 94 d0 07 	call	0xfa0	; 0xfa0 <uartInit>
  setup_LCD_serial_COM();
 582:	0e 94 ef 06 	call	0xdde	; 0xdde <setup_LCD_serial_COM>

  unsigned long rpm;
  uint8_t duty;

  duty = 60;
  applyPWM(1, duty); // start Motor
 586:	6c e3       	ldi	r22, 0x3C	; 60
 588:	81 e0       	ldi	r24, 0x01	; 1
 58a:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <applyPWM>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 58e:	2f ef       	ldi	r18, 0xFF	; 255
 590:	81 ee       	ldi	r24, 0xE1	; 225
 592:	94 e0       	ldi	r25, 0x04	; 4
 594:	21 50       	subi	r18, 0x01	; 1
 596:	80 40       	sbci	r24, 0x00	; 0
 598:	90 40       	sbci	r25, 0x00	; 0
 59a:	e1 f7       	brne	.-8      	; 0x594 <main+0x46>
 59c:	00 c0       	rjmp	.+0      	; 0x59e <main+0x50>
 59e:	00 00       	nop
  _delay_ms(100);

  char MA [16] = "MA   -  DT:     ";
 5a0:	2c ee       	ldi	r18, 0xEC	; 236
 5a2:	30 e0       	ldi	r19, 0x00	; 0
 5a4:	40 e0       	ldi	r20, 0x00	; 0
 5a6:	80 e1       	ldi	r24, 0x10	; 16
 5a8:	f9 01       	movw	r30, r18
 5aa:	de 01       	movw	r26, r28
 5ac:	11 96       	adiw	r26, 0x01	; 1
 5ae:	74 2f       	mov	r23, r20
 5b0:	0e 94 30 08 	call	0x1060	; 0x1060 <__movmemx_qi>
  char MF [16] = "MF   -  DT:     ";
 5b4:	2d ef       	ldi	r18, 0xFD	; 253
 5b6:	30 e0       	ldi	r19, 0x00	; 0
 5b8:	40 e0       	ldi	r20, 0x00	; 0
 5ba:	80 e1       	ldi	r24, 0x10	; 16
 5bc:	f9 01       	movw	r30, r18
 5be:	de 01       	movw	r26, r28
 5c0:	51 96       	adiw	r26, 0x11	; 17
 5c2:	74 2f       	mov	r23, r20
 5c4:	0e 94 30 08 	call	0x1060	; 0x1060 <__movmemx_qi>
  char GR [16] = "SPEED:          "; // General 
 5c8:	2e e0       	ldi	r18, 0x0E	; 14
 5ca:	31 e0       	ldi	r19, 0x01	; 1
 5cc:	40 e0       	ldi	r20, 0x00	; 0
 5ce:	80 e1       	ldi	r24, 0x10	; 16
 5d0:	f9 01       	movw	r30, r18
 5d2:	de 01       	movw	r26, r28
 5d4:	91 96       	adiw	r26, 0x21	; 33
 5d6:	74 2f       	mov	r23, r20
 5d8:	0e 94 30 08 	call	0x1060	; 0x1060 <__movmemx_qi>
  
  uint8_t CL = 0;
  uint8_t OL = 1;
 5dc:	11 e0       	ldi	r17, 0x01	; 1

  char MA [16] = "MA   -  DT:     ";
  char MF [16] = "MF   -  DT:     ";
  char GR [16] = "SPEED:          "; // General 
  
  uint8_t CL = 0;
 5de:	00 e0       	ldi	r16, 0x00	; 0
  uint8_t OL = 1;
  while (1) {
    uint8_t response = uartCommandTask();
 5e0:	0e 94 35 06 	call	0xc6a	; 0xc6a <uartCommandTask>
    if (response == MF_RESPONSE){
 5e4:	83 30       	cpi	r24, 0x03	; 3
 5e6:	19 f0       	breq	.+6      	; 0x5ee <main+0xa0>
      CL = 1;
      OL = 0;
    }
    else if(response == MA_RESPONSE){
 5e8:	81 30       	cpi	r24, 0x01	; 1
 5ea:	31 f4       	brne	.+12     	; 0x5f8 <main+0xaa>
 5ec:	03 c0       	rjmp	.+6      	; 0x5f4 <main+0xa6>
  uint8_t OL = 1;
  while (1) {
    uint8_t response = uartCommandTask();
    if (response == MF_RESPONSE){
      CL = 1;
      OL = 0;
 5ee:	10 e0       	ldi	r17, 0x00	; 0
  uint8_t CL = 0;
  uint8_t OL = 1;
  while (1) {
    uint8_t response = uartCommandTask();
    if (response == MF_RESPONSE){
      CL = 1;
 5f0:	01 e0       	ldi	r16, 0x01	; 1
 5f2:	02 c0       	rjmp	.+4      	; 0x5f8 <main+0xaa>
      OL = 0;
    }
    else if(response == MA_RESPONSE){
      CL = 0;
      OL = 1;
 5f4:	11 e0       	ldi	r17, 0x01	; 1
    if (response == MF_RESPONSE){
      CL = 1;
      OL = 0;
    }
    else if(response == MA_RESPONSE){
      CL = 0;
 5f6:	00 e0       	ldi	r16, 0x00	; 0
      OL = 1;
    }

    uint16_t val = adcRead();
 5f8:	0e 94 15 08 	call	0x102a	; 0x102a <adcRead>
    if (val < THRESHOLD) {
 5fc:	0a 97       	sbiw	r24, 0x0a	; 10
 5fe:	80 f7       	brcc	.-32     	; 0x5e0 <main+0x92>
      if (firstFall) {
 600:	80 91 8d 02 	lds	r24, 0x028D	; 0x80028d <firstFall>
 604:	88 23       	and	r24, r24
 606:	29 f0       	breq	.+10     	; 0x612 <main+0xc4>
        resetMillis();
 608:	0e 94 48 08 	call	0x1090	; 0x1090 <resetMillis>
        firstFall = 0;
 60c:	10 92 8d 02 	sts	0x028D, r1	; 0x80028d <firstFall>
 610:	39 c0       	rjmp	.+114    	; 0x684 <main+0x136>
      } else {
        lastPeriod = millis();
 612:	0e 94 3d 08 	call	0x107a	; 0x107a <millis>
 616:	60 93 7e 02 	sts	0x027E, r22	; 0x80027e <lastPeriod>
 61a:	70 93 7f 02 	sts	0x027F, r23	; 0x80027f <lastPeriod+0x1>
 61e:	80 93 80 02 	sts	0x0280, r24	; 0x800280 <lastPeriod+0x2>
 622:	90 93 81 02 	sts	0x0281, r25	; 0x800281 <lastPeriod+0x3>
        rpm = periodToRPM(lastPeriod);
 626:	0e 94 56 07 	call	0xeac	; 0xeac <periodToRPM>
 62a:	6b 01       	movw	r12, r22
 62c:	7c 01       	movw	r14, r24

        if(OL){ // Open-loop control
 62e:	11 23       	and	r17, r17
 630:	61 f0       	breq	.+24     	; 0x64a <main+0xfc>
          applyPWM_Ref();
 632:	0e 94 cc 06 	call	0xd98	; 0xd98 <applyPWM_Ref>
          duty = getDuty();
 636:	0e 94 ab 08 	call	0x1156	; 0x1156 <getDuty>
          //uartSendInt(duty);
          send_LCD_label_value(MA, duty, 1);
 63a:	68 2f       	mov	r22, r24
 63c:	70 e0       	ldi	r23, 0x00	; 0
 63e:	41 e0       	ldi	r20, 0x01	; 1
 640:	ce 01       	movw	r24, r28
 642:	01 96       	adiw	r24, 0x01	; 1
 644:	0e 94 87 04 	call	0x90e	; 0x90e <send_LCD_label_value>
 648:	15 c0       	rjmp	.+42     	; 0x674 <main+0x126>
        }
        else if(CL){ // Closed-loop control
 64a:	00 23       	and	r16, r16
 64c:	99 f0       	breq	.+38     	; 0x674 <main+0x126>
          duty = applyControl(rpm);
 64e:	0e 94 e6 01 	call	0x3cc	; 0x3cc <applyControl>
 652:	b8 2e       	mov	r11, r24
          applyPWM(1, duty);
 654:	68 2f       	mov	r22, r24
 656:	81 e0       	ldi	r24, 0x01	; 1
 658:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <applyPWM>
          storeValues(rpm, duty);
 65c:	4b 2d       	mov	r20, r11
 65e:	c7 01       	movw	r24, r14
 660:	b6 01       	movw	r22, r12
 662:	0e 94 72 07 	call	0xee4	; 0xee4 <storeValues>
          //uartSendInt(duty);
          send_LCD_label_value(MF, (uint16_t)duty, 1);
 666:	6b 2d       	mov	r22, r11
 668:	70 e0       	ldi	r23, 0x00	; 0
 66a:	41 e0       	ldi	r20, 0x01	; 1
 66c:	ce 01       	movw	r24, r28
 66e:	41 96       	adiw	r24, 0x11	; 17
 670:	0e 94 87 04 	call	0x90e	; 0x90e <send_LCD_label_value>
        }
        
        send_LCD_label_value(GR, rpm, 2);
 674:	42 e0       	ldi	r20, 0x02	; 2
 676:	b6 01       	movw	r22, r12
 678:	ce 01       	movw	r24, r28
 67a:	81 96       	adiw	r24, 0x21	; 33
 67c:	0e 94 87 04 	call	0x90e	; 0x90e <send_LCD_label_value>

        //uartSendInt(rpm);

        resetMillis();
 680:	0e 94 48 08 	call	0x1090	; 0x1090 <resetMillis>
      }
      while (adcRead() < THRESHOLD);
 684:	0e 94 15 08 	call	0x102a	; 0x102a <adcRead>
 688:	0a 97       	sbiw	r24, 0x0a	; 10
 68a:	e0 f3       	brcs	.-8      	; 0x684 <main+0x136>
 68c:	a9 cf       	rjmp	.-174    	; 0x5e0 <main+0x92>

Disassembly of section .text.motorInit:

00001150 <motorInit>:
uint8_t duty_ref = 0;
uint8_t duty_step = 1;

// GENERAL
void motorInit(void){
  DDRD = 0UL
    1150:	88 e2       	ldi	r24, 0x28	; 40
    1152:	8a b9       	out	0x0a, r24	; 10
    1154:	08 95       	ret

Disassembly of section .text.pwmInit:

00001046 <pwmInit>:
      Timer/Counter0 (OC0B) - PD5
        Mode Fast PWM 8-bit: WGM02:0 = 3 -> WGM02=0, WGM01=1, WGM00=1
        COM0B1:0 = 2 -> non-inverting (Clear on compare match)
        Prescaler CS02:0 = 011 -> clk/64
      ----------------------- */
  TCCR0A = (1 << WGM01) | (1 << WGM00)    // Fast PWM (WGM01:0 = 11) 
    1046:	83 e2       	ldi	r24, 0x23	; 35
    1048:	84 bd       	out	0x24, r24	; 36
           |(1 << COM0B1);                // non-inverting on OC0B 
  TCCR0B = (0 << WGM02)                   // WGM02 = 0 -> completes WGM = 3 
    104a:	93 e0       	ldi	r25, 0x03	; 3
    104c:	95 bd       	out	0x25, r25	; 37
           |(1 << CS01) | (1 << CS00);    // CS02:0 = 0b011 -> clk/64

  // 0% duty
  OCR0B = 0;
    104e:	18 bc       	out	0x28, r1	; 40
      Timer/Counter2 (OC2B) - PD3
        Mode Fast PWM 8-bit: WGM22:0 = 3 -> WGM22=0, WGM21=1, WGM20=1
        COM2B1:0 = 2 -> non-inverting
        Prescaler CS22:0 = 100 -> clk/64 (Timer2 prescaler bits differ but /64 available)
      ----------------------- */
  TCCR2A = (1 << WGM21) | (1 << WGM20)    // Fast PWM (WGM21:0 = 11)
    1050:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
           |(1 << COM2B1);                // non-inverting on OC2B
  TCCR2B = (0 << WGM22)                   // WGM22 = 0 -> completes WGM = 3
    1054:	84 e0       	ldi	r24, 0x04	; 4
    1056:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
           |(1 << CS22);                  // CS22:0 = 100 -> clk/64 for Timer2

  // 0% duty
  OCR2B = 0;
    105a:	10 92 b4 00 	sts	0x00B4, r1	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
    105e:	08 95       	ret

Disassembly of section .text.applyPWM:

000009b0 <applyPWM>:
  else if (powerMode == OFF){ //turn off
    if(direction == 1){
      PORTD &= ~(1<<clockwise_PIN);
    }
    else if(direction == -1){
      PORTD &= ~(1<<counterclockwise_PIN);
 9b0:	cf 93       	push	r28
 9b2:	c8 2f       	mov	r28, r24
 9b4:	60 93 8c 02 	sts	0x028C, r22	; 0x80028c <duty>
 9b8:	65 36       	cpi	r22, 0x65	; 101
 9ba:	18 f0       	brcs	.+6      	; 0x9c2 <applyPWM+0x12>
 9bc:	84 e6       	ldi	r24, 0x64	; 100
 9be:	80 93 8c 02 	sts	0x028C, r24	; 0x80028c <duty>
 9c2:	80 91 8c 02 	lds	r24, 0x028C	; 0x80028c <duty>
 9c6:	84 32       	cpi	r24, 0x24	; 36
 9c8:	18 f4       	brcc	.+6      	; 0x9d0 <applyPWM+0x20>
 9ca:	84 e2       	ldi	r24, 0x24	; 36
 9cc:	80 93 8c 02 	sts	0x028C, r24	; 0x80028c <duty>
 9d0:	20 91 8c 02 	lds	r18, 0x028C	; 0x80028c <duty>
 9d4:	30 e0       	ldi	r19, 0x00	; 0
 9d6:	af ef       	ldi	r26, 0xFF	; 255
 9d8:	b0 e0       	ldi	r27, 0x00	; 0
 9da:	0e 94 06 08 	call	0x100c	; 0x100c <__umulhisi3>
 9de:	24 e6       	ldi	r18, 0x64	; 100
 9e0:	30 e0       	ldi	r19, 0x00	; 0
 9e2:	40 e0       	ldi	r20, 0x00	; 0
 9e4:	50 e0       	ldi	r21, 0x00	; 0
 9e6:	0e 94 34 07 	call	0xe68	; 0xe68 <__udivmodsi4>
 9ea:	9f b7       	in	r25, 0x3f	; 63
 9ec:	f8 94       	cli
 9ee:	c1 30       	cpi	r28, 0x01	; 1
 9f0:	69 f4       	brne	.+26     	; 0xa0c <applyPWM+0x5c>
 9f2:	e0 eb       	ldi	r30, 0xB0	; 176
 9f4:	f0 e0       	ldi	r31, 0x00	; 0
 9f6:	80 81       	ld	r24, Z
 9f8:	8f 7c       	andi	r24, 0xCF	; 207
 9fa:	80 62       	ori	r24, 0x20	; 32
 9fc:	80 83       	st	Z, r24
 9fe:	84 b5       	in	r24, 0x24	; 36
 a00:	8f 7c       	andi	r24, 0xCF	; 207
 a02:	84 bd       	out	0x24, r24	; 36
 a04:	20 93 b4 00 	sts	0x00B4, r18	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
 a08:	18 bc       	out	0x28, r1	; 40
 a0a:	1a c0       	rjmp	.+52     	; 0xa40 <applyPWM+0x90>
 a0c:	cf 3f       	cpi	r28, 0xFF	; 255
 a0e:	69 f4       	brne	.+26     	; 0xa2a <applyPWM+0x7a>
 a10:	84 b5       	in	r24, 0x24	; 36
 a12:	8f 7c       	andi	r24, 0xCF	; 207
 a14:	80 62       	ori	r24, 0x20	; 32
 a16:	84 bd       	out	0x24, r24	; 36
 a18:	e0 eb       	ldi	r30, 0xB0	; 176
 a1a:	f0 e0       	ldi	r31, 0x00	; 0
 a1c:	80 81       	ld	r24, Z
 a1e:	8f 7c       	andi	r24, 0xCF	; 207
 a20:	80 83       	st	Z, r24
 a22:	28 bd       	out	0x28, r18	; 40
 a24:	10 92 b4 00 	sts	0x00B4, r1	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
 a28:	0b c0       	rjmp	.+22     	; 0xa40 <applyPWM+0x90>
 a2a:	84 b5       	in	r24, 0x24	; 36
 a2c:	8f 7c       	andi	r24, 0xCF	; 207
 a2e:	84 bd       	out	0x24, r24	; 36
 a30:	e0 eb       	ldi	r30, 0xB0	; 176
 a32:	f0 e0       	ldi	r31, 0x00	; 0
 a34:	80 81       	ld	r24, Z
 a36:	8f 7c       	andi	r24, 0xCF	; 207
 a38:	80 83       	st	Z, r24
 a3a:	10 92 b4 00 	sts	0x00B4, r1	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
 a3e:	18 bc       	out	0x28, r1	; 40
 a40:	9f bf       	out	0x3f, r25	; 63
 a42:	cf 91       	pop	r28
 a44:	08 95       	ret

Disassembly of section .text.getDuty:

00001156 <getDuty>:

  SREG = sreg;
}
uint8_t getDuty(void){
  return duty;
}
    1156:	80 91 8c 02 	lds	r24, 0x028C	; 0x80028c <duty>
    115a:	08 95       	ret

Disassembly of section .text.setPWM_Ref:

0000115c <setPWM_Ref>:

// OPEN-LOOP CONTROL
void setPWM_Ref(uint8_t duty_ref_){
  duty_ref = duty_ref_;
    115c:	80 93 89 02 	sts	0x0289, r24	; 0x800289 <duty_ref>
    1160:	08 95       	ret

Disassembly of section .text.setStepPWM:

00001162 <setStepPWM>:
}
void setStepPWM(uint8_t duty_step_){
  duty_step = duty_step_;
    1162:	80 93 88 02 	sts	0x0288, r24	; 0x800288 <duty_step>
    1166:	08 95       	ret

Disassembly of section .text.applyPWM_Ref:

00000d98 <applyPWM_Ref>:
  else if (powerMode == OFF){ //turn off
    if(direction == 1){
      PORTD &= ~(1<<clockwise_PIN);
    }
    else if(direction == -1){
      PORTD &= ~(1<<counterclockwise_PIN);
 d98:	20 91 89 02 	lds	r18, 0x0289	; 0x800289 <duty_ref>
 d9c:	80 91 8c 02 	lds	r24, 0x028C	; 0x80028c <duty>
 da0:	92 2f       	mov	r25, r18
 da2:	98 1b       	sub	r25, r24
 da4:	19 16       	cp	r1, r25
 da6:	54 f4       	brge	.+20     	; 0xdbc <applyPWM_Ref+0x24>
 da8:	90 91 88 02 	lds	r25, 0x0288	; 0x800288 <duty_step>
 dac:	89 0f       	add	r24, r25
 dae:	80 93 8c 02 	sts	0x028C, r24	; 0x80028c <duty>
 db2:	28 17       	cp	r18, r24
 db4:	70 f4       	brcc	.+28     	; 0xdd2 <applyPWM_Ref+0x3a>
 db6:	20 93 8c 02 	sts	0x028C, r18	; 0x80028c <duty>
 dba:	0b c0       	rjmp	.+22     	; 0xdd2 <applyPWM_Ref+0x3a>
 dbc:	99 23       	and	r25, r25
 dbe:	4c f4       	brge	.+18     	; 0xdd2 <applyPWM_Ref+0x3a>
 dc0:	90 91 88 02 	lds	r25, 0x0288	; 0x800288 <duty_step>
 dc4:	89 1b       	sub	r24, r25
 dc6:	80 93 8c 02 	sts	0x028C, r24	; 0x80028c <duty>
 dca:	82 17       	cp	r24, r18
 dcc:	10 f4       	brcc	.+4      	; 0xdd2 <applyPWM_Ref+0x3a>
 dce:	20 93 8c 02 	sts	0x028C, r18	; 0x80028c <duty>
 dd2:	60 91 8c 02 	lds	r22, 0x028C	; 0x80028c <duty>
 dd6:	81 e0       	ldi	r24, 0x01	; 1
 dd8:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <applyPWM>
 ddc:	08 95       	ret

Disassembly of section .text.applyControl:

000003cc <applyControl>:
 3cc:	8f 92       	push	r8
 3ce:	9f 92       	push	r9
 3d0:	af 92       	push	r10
 3d2:	bf 92       	push	r11
 3d4:	cf 92       	push	r12
 3d6:	df 92       	push	r13
 3d8:	ef 92       	push	r14
 3da:	ff 92       	push	r15
 3dc:	0e 94 6b 05 	call	0xad6	; 0xad6 <__floatunsisf>
 3e0:	6b 01       	movw	r12, r22
 3e2:	7c 01       	movw	r14, r24
 3e4:	60 93 7a 02 	sts	0x027A, r22	; 0x80027a <y_rpm>
 3e8:	70 93 7b 02 	sts	0x027B, r23	; 0x80027b <y_rpm+0x1>
 3ec:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <y_rpm+0x2>
 3f0:	90 93 7d 02 	sts	0x027D, r25	; 0x80027d <y_rpm+0x3>
 3f4:	60 91 86 02 	lds	r22, 0x0286	; 0x800286 <rpm_ref>
 3f8:	70 91 87 02 	lds	r23, 0x0287	; 0x800287 <rpm_ref+0x1>
 3fc:	80 e0       	ldi	r24, 0x00	; 0
 3fe:	90 e0       	ldi	r25, 0x00	; 0
 400:	0e 94 6b 05 	call	0xad6	; 0xad6 <__floatunsisf>
 404:	a7 01       	movw	r20, r14
 406:	96 01       	movw	r18, r12
 408:	0e 94 6f 08 	call	0x10de	; 0x10de <__subsf3>
 40c:	6b 01       	movw	r12, r22
 40e:	7c 01       	movw	r14, r24
 410:	60 93 6e 02 	sts	0x026E, r22	; 0x80026e <e>
 414:	70 93 6f 02 	sts	0x026F, r23	; 0x80026f <e+0x1>
 418:	80 93 70 02 	sts	0x0270, r24	; 0x800270 <e+0x2>
 41c:	90 93 71 02 	sts	0x0271, r25	; 0x800271 <e+0x3>
 420:	60 91 8a 02 	lds	r22, 0x028A	; 0x80028a <GAIN>
 424:	70 e0       	ldi	r23, 0x00	; 0
 426:	80 e0       	ldi	r24, 0x00	; 0
 428:	90 e0       	ldi	r25, 0x00	; 0
 42a:	0e 94 6d 05 	call	0xada	; 0xada <__floatsisf>
 42e:	2d ec       	ldi	r18, 0xCD	; 205
 430:	3c ec       	ldi	r19, 0xCC	; 204
 432:	4c e4       	ldi	r20, 0x4C	; 76
 434:	5d e3       	ldi	r21, 0x3D	; 61
 436:	0e 94 a4 08 	call	0x1148	; 0x1148 <__mulsf3>
 43a:	4b 01       	movw	r8, r22
 43c:	5c 01       	movw	r10, r24
 43e:	20 91 6a 02 	lds	r18, 0x026A	; 0x80026a <_end>
 442:	30 91 6b 02 	lds	r19, 0x026B	; 0x80026b <_end+0x1>
 446:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <_end+0x2>
 44a:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <_end+0x3>
 44e:	c7 01       	movw	r24, r14
 450:	b6 01       	movw	r22, r12
 452:	0e 94 6f 08 	call	0x10de	; 0x10de <__subsf3>
 456:	9b 01       	movw	r18, r22
 458:	ac 01       	movw	r20, r24
 45a:	c5 01       	movw	r24, r10
 45c:	b4 01       	movw	r22, r8
 45e:	0e 94 a4 08 	call	0x1148	; 0x1148 <__mulsf3>
 462:	20 91 72 02 	lds	r18, 0x0272	; 0x800272 <u_prev>
 466:	30 91 73 02 	lds	r19, 0x0273	; 0x800273 <u_prev+0x1>
 46a:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <u_prev+0x2>
 46e:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <u_prev+0x3>
 472:	0e 94 70 08 	call	0x10e0	; 0x10e0 <__addsf3>
 476:	4b 01       	movw	r8, r22
 478:	5c 01       	movw	r10, r24
 47a:	2d ec       	ldi	r18, 0xCD	; 205
 47c:	3c ec       	ldi	r19, 0xCC	; 204
 47e:	4c ec       	ldi	r20, 0xCC	; 204
 480:	5d e3       	ldi	r21, 0x3D	; 61
 482:	c7 01       	movw	r24, r14
 484:	b6 01       	movw	r22, r12
 486:	0e 94 a4 08 	call	0x1148	; 0x1148 <__mulsf3>
 48a:	9b 01       	movw	r18, r22
 48c:	ac 01       	movw	r20, r24
 48e:	c5 01       	movw	r24, r10
 490:	b4 01       	movw	r22, r8
 492:	0e 94 70 08 	call	0x10e0	; 0x10e0 <__addsf3>
 496:	60 93 76 02 	sts	0x0276, r22	; 0x800276 <u>
 49a:	70 93 77 02 	sts	0x0277, r23	; 0x800277 <u+0x1>
 49e:	80 93 78 02 	sts	0x0278, r24	; 0x800278 <u+0x2>
 4a2:	90 93 79 02 	sts	0x0279, r25	; 0x800279 <u+0x3>
 4a6:	20 e0       	ldi	r18, 0x00	; 0
 4a8:	30 e0       	ldi	r19, 0x00	; 0
 4aa:	48 ec       	ldi	r20, 0xC8	; 200
 4ac:	52 e4       	ldi	r21, 0x42	; 66
 4ae:	0e 94 9b 08 	call	0x1136	; 0x1136 <__gesf2>
 4b2:	18 16       	cp	r1, r24
 4b4:	64 f4       	brge	.+24     	; 0x4ce <__EEPROM_REGION_LENGTH__+0xce>
 4b6:	80 e0       	ldi	r24, 0x00	; 0
 4b8:	90 e0       	ldi	r25, 0x00	; 0
 4ba:	a8 ec       	ldi	r26, 0xC8	; 200
 4bc:	b2 e4       	ldi	r27, 0x42	; 66
 4be:	80 93 76 02 	sts	0x0276, r24	; 0x800276 <u>
 4c2:	90 93 77 02 	sts	0x0277, r25	; 0x800277 <u+0x1>
 4c6:	a0 93 78 02 	sts	0x0278, r26	; 0x800278 <u+0x2>
 4ca:	b0 93 79 02 	sts	0x0279, r27	; 0x800279 <u+0x3>
 4ce:	60 91 76 02 	lds	r22, 0x0276	; 0x800276 <u>
 4d2:	70 91 77 02 	lds	r23, 0x0277	; 0x800277 <u+0x1>
 4d6:	80 91 78 02 	lds	r24, 0x0278	; 0x800278 <u+0x2>
 4da:	90 91 79 02 	lds	r25, 0x0279	; 0x800279 <u+0x3>
 4de:	20 e0       	ldi	r18, 0x00	; 0
 4e0:	30 e0       	ldi	r19, 0x00	; 0
 4e2:	40 e1       	ldi	r20, 0x10	; 16
 4e4:	52 e4       	ldi	r21, 0x42	; 66
 4e6:	0e 94 96 08 	call	0x112c	; 0x112c <__cmpsf2>
 4ea:	88 23       	and	r24, r24
 4ec:	64 f4       	brge	.+24     	; 0x506 <__EEPROM_REGION_LENGTH__+0x106>
 4ee:	80 e0       	ldi	r24, 0x00	; 0
 4f0:	90 e0       	ldi	r25, 0x00	; 0
 4f2:	a0 e1       	ldi	r26, 0x10	; 16
 4f4:	b2 e4       	ldi	r27, 0x42	; 66
 4f6:	80 93 76 02 	sts	0x0276, r24	; 0x800276 <u>
 4fa:	90 93 77 02 	sts	0x0277, r25	; 0x800277 <u+0x1>
 4fe:	a0 93 78 02 	sts	0x0278, r26	; 0x800278 <u+0x2>
 502:	b0 93 79 02 	sts	0x0279, r27	; 0x800279 <u+0x3>
 506:	60 91 76 02 	lds	r22, 0x0276	; 0x800276 <u>
 50a:	70 91 77 02 	lds	r23, 0x0277	; 0x800277 <u+0x1>
 50e:	80 91 78 02 	lds	r24, 0x0278	; 0x800278 <u+0x2>
 512:	90 91 79 02 	lds	r25, 0x0279	; 0x800279 <u+0x3>
 516:	60 93 72 02 	sts	0x0272, r22	; 0x800272 <u_prev>
 51a:	70 93 73 02 	sts	0x0273, r23	; 0x800273 <u_prev+0x1>
 51e:	80 93 74 02 	sts	0x0274, r24	; 0x800274 <u_prev+0x2>
 522:	90 93 75 02 	sts	0x0275, r25	; 0x800275 <u_prev+0x3>
 526:	c0 92 6a 02 	sts	0x026A, r12	; 0x80026a <_end>
 52a:	d0 92 6b 02 	sts	0x026B, r13	; 0x80026b <_end+0x1>
 52e:	e0 92 6c 02 	sts	0x026C, r14	; 0x80026c <_end+0x2>
 532:	f0 92 6d 02 	sts	0x026D, r15	; 0x80026d <_end+0x3>
 536:	0e 94 dd 05 	call	0xbba	; 0xbba <__fixunssfsi>
 53a:	86 2f       	mov	r24, r22
 53c:	ff 90       	pop	r15
 53e:	ef 90       	pop	r14
 540:	df 90       	pop	r13
 542:	cf 90       	pop	r12
 544:	bf 90       	pop	r11
 546:	af 90       	pop	r10
 548:	9f 90       	pop	r9
 54a:	8f 90       	pop	r8
 54c:	08 95       	ret

Disassembly of section .text.storeValues:

00000ee4 <storeValues>:
 ee4:	50 91 8b 02 	lds	r21, 0x028B	; 0x80028b <logIndex>
 ee8:	50 34       	cpi	r21, 0x40	; 64
 eea:	a0 f4       	brcc	.+40     	; 0xf14 <storeValues+0x30>
 eec:	e5 2f       	mov	r30, r21
 eee:	f0 e0       	ldi	r31, 0x00	; 0
 ef0:	9f 01       	movw	r18, r30
 ef2:	22 0f       	add	r18, r18
 ef4:	33 1f       	adc	r19, r19
 ef6:	22 0f       	add	r18, r18
 ef8:	33 1f       	adc	r19, r19
 efa:	e2 0f       	add	r30, r18
 efc:	f3 1f       	adc	r31, r19
 efe:	e0 50       	subi	r30, 0x00	; 0
 f00:	ff 4f       	sbci	r31, 0xFF	; 255
 f02:	60 83       	st	Z, r22
 f04:	71 83       	std	Z+1, r23	; 0x01
 f06:	82 83       	std	Z+2, r24	; 0x02
 f08:	93 83       	std	Z+3, r25	; 0x03
 f0a:	44 83       	std	Z+4, r20	; 0x04
 f0c:	81 e0       	ldi	r24, 0x01	; 1
 f0e:	85 0f       	add	r24, r21
 f10:	80 93 8b 02 	sts	0x028B, r24	; 0x80028b <logIndex>
 f14:	08 95       	ret

Disassembly of section .text.setRPM_REF:

00001122 <setRPM_REF>:
    logBuffer[logIndex].duty = duty;
    logIndex++;
  }
}
void setRPM_REF(uint16_t ref){
  rpm_ref = ref;
    1122:	90 93 87 02 	sts	0x0287, r25	; 0x800287 <rpm_ref+0x1>
    1126:	80 93 86 02 	sts	0x0286, r24	; 0x800286 <rpm_ref>
    112a:	08 95       	ret

Disassembly of section .text.setGAIN:

00001168 <setGAIN>:
}

void setGAIN(uint8_t GAIN_){
  GAIN = GAIN_;
    1168:	80 93 8a 02 	sts	0x028A, r24	; 0x80028a <GAIN>
    116c:	08 95       	ret

Disassembly of section .text.send_LCD_message:

00000c18 <send_LCD_message>:
	send_LCD_text(label,16,line);
}

void clear_LCD(){
	send_LCD_message(0x01, 0); // resets cursor position
	send_LCD_message(0x06, 0); // clear display
 c18:	9b b1       	in	r25, 0x0b	; 11
 c1a:	9b 7f       	andi	r25, 0xFB	; 251
 c1c:	9b b9       	out	0x0b, r25	; 11
 c1e:	48 2f       	mov	r20, r24
 c20:	46 95       	lsr	r20
 c22:	46 95       	lsr	r20
 c24:	20 e4       	ldi	r18, 0x40	; 64
 c26:	82 9f       	mul	r24, r18
 c28:	c0 01       	movw	r24, r0
 c2a:	11 24       	eor	r1, r1
 c2c:	35 b1       	in	r19, 0x05	; 5
 c2e:	30 7c       	andi	r19, 0xC0	; 192
 c30:	35 b9       	out	0x05, r19	; 5
 c32:	25 b1       	in	r18, 0x05	; 5
 c34:	24 2b       	or	r18, r20
 c36:	25 b9       	out	0x05, r18	; 5
 c38:	2b b1       	in	r18, 0x0b	; 11
 c3a:	2b 72       	andi	r18, 0x2B	; 43
 c3c:	2b b9       	out	0x0b, r18	; 11
 c3e:	61 30       	cpi	r22, 0x01	; 1
 c40:	39 f4       	brne	.+14     	; 0xc50 <send_LCD_message+0x38>
 c42:	9b b1       	in	r25, 0x0b	; 11
 c44:	89 2b       	or	r24, r25
 c46:	8b b9       	out	0x0b, r24	; 11
 c48:	8b b1       	in	r24, 0x0b	; 11
 c4a:	84 61       	ori	r24, 0x14	; 20
 c4c:	8b b9       	out	0x0b, r24	; 11
 c4e:	06 c0       	rjmp	.+12     	; 0xc5c <send_LCD_message+0x44>
 c50:	9b b1       	in	r25, 0x0b	; 11
 c52:	89 2b       	or	r24, r25
 c54:	8b b9       	out	0x0b, r24	; 11
 c56:	8b b1       	in	r24, 0x0b	; 11
 c58:	84 60       	ori	r24, 0x04	; 4
 c5a:	8b b9       	out	0x0b, r24	; 11
 c5c:	8f e8       	ldi	r24, 0x8F	; 143
 c5e:	91 e0       	ldi	r25, 0x01	; 1
 c60:	01 97       	sbiw	r24, 0x01	; 1
 c62:	f1 f7       	brne	.-4      	; 0xc60 <send_LCD_message+0x48>
 c64:	00 c0       	rjmp	.+0      	; 0xc66 <send_LCD_message+0x4e>
 c66:	00 00       	nop
 c68:	08 95       	ret

Disassembly of section .text.send_LCD_text:

00000cbc <send_LCD_text>:
 cbc:	0f 93       	push	r16
 cbe:	1f 93       	push	r17
 cc0:	cf 93       	push	r28
 cc2:	df 93       	push	r29
 cc4:	8c 01       	movw	r16, r24
 cc6:	d6 2f       	mov	r29, r22
 cc8:	41 30       	cpi	r20, 0x01	; 1
 cca:	19 f0       	breq	.+6      	; 0xcd2 <send_LCD_text+0x16>
 ccc:	42 30       	cpi	r20, 0x02	; 2
 cce:	31 f0       	breq	.+12     	; 0xcdc <send_LCD_text+0x20>
 cd0:	09 c0       	rjmp	.+18     	; 0xce4 <send_LCD_text+0x28>
 cd2:	60 e0       	ldi	r22, 0x00	; 0
 cd4:	82 e0       	ldi	r24, 0x02	; 2
 cd6:	0e 94 0c 06 	call	0xc18	; 0xc18 <send_LCD_message>
 cda:	04 c0       	rjmp	.+8      	; 0xce4 <send_LCD_text+0x28>
 cdc:	60 e0       	ldi	r22, 0x00	; 0
 cde:	80 ec       	ldi	r24, 0xC0	; 192
 ce0:	0e 94 0c 06 	call	0xc18	; 0xc18 <send_LCD_message>
 ce4:	c0 e0       	ldi	r28, 0x00	; 0
 ce6:	08 c0       	rjmp	.+16     	; 0xcf8 <send_LCD_text+0x3c>
 ce8:	f8 01       	movw	r30, r16
 cea:	ec 0f       	add	r30, r28
 cec:	f1 1d       	adc	r31, r1
 cee:	61 e0       	ldi	r22, 0x01	; 1
 cf0:	80 81       	ld	r24, Z
 cf2:	0e 94 0c 06 	call	0xc18	; 0xc18 <send_LCD_message>
 cf6:	cf 5f       	subi	r28, 0xFF	; 255
 cf8:	cd 17       	cp	r28, r29
 cfa:	b0 f3       	brcs	.-20     	; 0xce8 <send_LCD_text+0x2c>
 cfc:	df 91       	pop	r29
 cfe:	cf 91       	pop	r28
 d00:	1f 91       	pop	r17
 d02:	0f 91       	pop	r16
 d04:	08 95       	ret

Disassembly of section .text.send_LCD_label_value:

0000090e <send_LCD_label_value>:
 90e:	0f 93       	push	r16
 910:	1f 93       	push	r17
 912:	cf 93       	push	r28
 914:	df 93       	push	r29
 916:	8c 01       	movw	r16, r24
 918:	eb 01       	movw	r28, r22
 91a:	8b e0       	ldi	r24, 0x0B	; 11
 91c:	06 c0       	rjmp	.+12     	; 0x92a <send_LCD_label_value+0x1c>
 91e:	f8 01       	movw	r30, r16
 920:	e8 0f       	add	r30, r24
 922:	f1 1d       	adc	r31, r1
 924:	90 e2       	ldi	r25, 0x20	; 32
 926:	90 83       	st	Z, r25
 928:	8f 5f       	subi	r24, 0xFF	; 255
 92a:	80 31       	cpi	r24, 0x10	; 16
 92c:	c0 f3       	brcs	.-16     	; 0x91e <send_LCD_label_value+0x10>
 92e:	80 e3       	ldi	r24, 0x30	; 48
 930:	f8 01       	movw	r30, r16
 932:	86 87       	std	Z+14, r24	; 0x0e
 934:	20 97       	sbiw	r28, 0x00	; 0
 936:	81 f5       	brne	.+96     	; 0x998 <send_LCD_label_value+0x8a>
 938:	87 87       	std	Z+15, r24	; 0x0f
 93a:	31 c0       	rjmp	.+98     	; 0x99e <send_LCD_label_value+0x90>
 93c:	ef e0       	ldi	r30, 0x0F	; 15
 93e:	f0 e0       	ldi	r31, 0x00	; 0
 940:	e5 1b       	sub	r30, r21
 942:	f1 09       	sbc	r31, r1
 944:	e0 0f       	add	r30, r16
 946:	f1 1f       	adc	r31, r17
 948:	9e 01       	movw	r18, r28
 94a:	ad ec       	ldi	r26, 0xCD	; 205
 94c:	bc ec       	ldi	r27, 0xCC	; 204
 94e:	0e 94 06 08 	call	0x100c	; 0x100c <__umulhisi3>
 952:	96 95       	lsr	r25
 954:	87 95       	ror	r24
 956:	96 95       	lsr	r25
 958:	87 95       	ror	r24
 95a:	96 95       	lsr	r25
 95c:	87 95       	ror	r24
 95e:	9c 01       	movw	r18, r24
 960:	22 0f       	add	r18, r18
 962:	33 1f       	adc	r19, r19
 964:	88 0f       	add	r24, r24
 966:	99 1f       	adc	r25, r25
 968:	88 0f       	add	r24, r24
 96a:	99 1f       	adc	r25, r25
 96c:	88 0f       	add	r24, r24
 96e:	99 1f       	adc	r25, r25
 970:	82 0f       	add	r24, r18
 972:	93 1f       	adc	r25, r19
 974:	9e 01       	movw	r18, r28
 976:	28 1b       	sub	r18, r24
 978:	39 0b       	sbc	r19, r25
 97a:	c9 01       	movw	r24, r18
 97c:	80 5d       	subi	r24, 0xD0	; 208
 97e:	80 83       	st	Z, r24
 980:	9e 01       	movw	r18, r28
 982:	0e 94 06 08 	call	0x100c	; 0x100c <__umulhisi3>
 986:	ec 01       	movw	r28, r24
 988:	d6 95       	lsr	r29
 98a:	c7 95       	ror	r28
 98c:	d6 95       	lsr	r29
 98e:	c7 95       	ror	r28
 990:	d6 95       	lsr	r29
 992:	c7 95       	ror	r28
 994:	5f 5f       	subi	r21, 0xFF	; 255
 996:	01 c0       	rjmp	.+2      	; 0x99a <send_LCD_label_value+0x8c>
 998:	50 e0       	ldi	r21, 0x00	; 0
 99a:	20 97       	sbiw	r28, 0x00	; 0
 99c:	79 f6       	brne	.-98     	; 0x93c <send_LCD_label_value+0x2e>
 99e:	60 e1       	ldi	r22, 0x10	; 16
 9a0:	c8 01       	movw	r24, r16
 9a2:	0e 94 5e 06 	call	0xcbc	; 0xcbc <send_LCD_text>
 9a6:	df 91       	pop	r29
 9a8:	cf 91       	pop	r28
 9aa:	1f 91       	pop	r17
 9ac:	0f 91       	pop	r16
 9ae:	08 95       	ret

Disassembly of section .text.setup_LCD_serial_COM:

00000dde <setup_LCD_serial_COM>:
}

void setup_LCD_serial_COM(){
	DDRB |= (1<<DDB0)|(1<<DDB1)|(1<<DDB2)|(1<<DDB3)|(1<<DDB4)|(1<<DDB5); // define from PB0 to PB5 as output
 dde:	84 b1       	in	r24, 0x04	; 4
 de0:	8f 63       	ori	r24, 0x3F	; 63
 de2:	84 b9       	out	0x04, r24	; 4
	DDRD |= (1<<DDD2)|(1<<DDD4)|(1<<DDD6)|(1<<DDD7); // define PD2,PD4,PD6,PD7 as output
 de4:	8a b1       	in	r24, 0x0a	; 10
 de6:	84 6d       	ori	r24, 0xD4	; 212
 de8:	8a b9       	out	0x0a, r24	; 10
	
	send_LCD_message(0x38, 0); // sets display mode as 8 bits three times PS: 
 dea:	60 e0       	ldi	r22, 0x00	; 0
 dec:	88 e3       	ldi	r24, 0x38	; 56
 dee:	0e 94 0c 06 	call	0xc18	; 0xc18 <send_LCD_message>
	send_LCD_message(0x38, 0);
 df2:	60 e0       	ldi	r22, 0x00	; 0
 df4:	88 e3       	ldi	r24, 0x38	; 56
 df6:	0e 94 0c 06 	call	0xc18	; 0xc18 <send_LCD_message>
	send_LCD_message(0x38, 0);
 dfa:	60 e0       	ldi	r22, 0x00	; 0
 dfc:	88 e3       	ldi	r24, 0x38	; 56
 dfe:	0e 94 0c 06 	call	0xc18	; 0xc18 <send_LCD_message>
	send_LCD_message(0x0E, 0); // sets cursor to underline and blink
 e02:	60 e0       	ldi	r22, 0x00	; 0
 e04:	8e e0       	ldi	r24, 0x0E	; 14
 e06:	0e 94 0c 06 	call	0xc18	; 0xc18 <send_LCD_message>
	send_LCD_message(0x01, 0); // clear display
 e0a:	60 e0       	ldi	r22, 0x00	; 0
 e0c:	81 e0       	ldi	r24, 0x01	; 1
 e0e:	0e 94 0c 06 	call	0xc18	; 0xc18 <send_LCD_message>
	send_LCD_message(0x02, 0); 
 e12:	60 e0       	ldi	r22, 0x00	; 0
 e14:	82 e0       	ldi	r24, 0x02	; 2
 e16:	0e 94 0c 06 	call	0xc18	; 0xc18 <send_LCD_message>
	send_LCD_message(0x06, 0); 
 e1a:	60 e0       	ldi	r22, 0x00	; 0
 e1c:	86 e0       	ldi	r24, 0x06	; 6
 e1e:	0e 94 0c 06 	call	0xc18	; 0xc18 <send_LCD_message>
 e22:	08 95       	ret

Disassembly of section .text.__vector_11:

00000d06 <__vector_11>:

void sensorReadAndSend(void) {
  ADCSRA |= (1 << ADSC);            // Starts conversion
  while (ADCSRA & (1 << ADSC));     // Wanting ending
  uint16_t adcValue = ADC;          // Read
  uartSendInt(adcValue);            // Send to serial
 d06:	1f 92       	push	r1
 d08:	0f 92       	push	r0
 d0a:	0f b6       	in	r0, 0x3f	; 63
 d0c:	0f 92       	push	r0
 d0e:	11 24       	eor	r1, r1
 d10:	8f 93       	push	r24
 d12:	9f 93       	push	r25
 d14:	af 93       	push	r26
 d16:	bf 93       	push	r27
 d18:	80 91 82 02 	lds	r24, 0x0282	; 0x800282 <g_millis>
 d1c:	90 91 83 02 	lds	r25, 0x0283	; 0x800283 <g_millis+0x1>
 d20:	a0 91 84 02 	lds	r26, 0x0284	; 0x800284 <g_millis+0x2>
 d24:	b0 91 85 02 	lds	r27, 0x0285	; 0x800285 <g_millis+0x3>
 d28:	01 96       	adiw	r24, 0x01	; 1
 d2a:	a1 1d       	adc	r26, r1
 d2c:	b1 1d       	adc	r27, r1
 d2e:	80 93 82 02 	sts	0x0282, r24	; 0x800282 <g_millis>
 d32:	90 93 83 02 	sts	0x0283, r25	; 0x800283 <g_millis+0x1>
 d36:	a0 93 84 02 	sts	0x0284, r26	; 0x800284 <g_millis+0x2>
 d3a:	b0 93 85 02 	sts	0x0285, r27	; 0x800285 <g_millis+0x3>
 d3e:	bf 91       	pop	r27
 d40:	af 91       	pop	r26
 d42:	9f 91       	pop	r25
 d44:	8f 91       	pop	r24
 d46:	0f 90       	pop	r0
 d48:	0f be       	out	0x3f, r0	; 63
 d4a:	0f 90       	pop	r0
 d4c:	1f 90       	pop	r1
 d4e:	18 95       	reti

Disassembly of section .text.sensorInit:

00000f48 <sensorInit>:
 f48:	84 b1       	in	r24, 0x04	; 4
 f4a:	81 60       	ori	r24, 0x01	; 1
 f4c:	84 b9       	out	0x04, r24	; 4
 f4e:	85 b1       	in	r24, 0x05	; 5
 f50:	8e 7f       	andi	r24, 0xFE	; 254
 f52:	85 b9       	out	0x05, r24	; 5
 f54:	81 e4       	ldi	r24, 0x41	; 65
 f56:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
 f5a:	81 e8       	ldi	r24, 0x81	; 129
 f5c:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 f60:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <__TEXT_REGION_LENGTH__+0x7f807b>
 f64:	82 e0       	ldi	r24, 0x02	; 2
 f66:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__TEXT_REGION_LENGTH__+0x7f807e>
 f6a:	e0 e4       	ldi	r30, 0x40	; 64
 f6c:	f2 e0       	ldi	r31, 0x02	; 2
 f6e:	10 86       	std	Z+8, r1	; 0x08
 f70:	11 86       	std	Z+9, r1	; 0x09
 f72:	08 95       	ret

Disassembly of section .text.adcInit:

000010bc <adcInit>:
  g_sensor.led_state = 0;
  g_sensor.debouncing = 0;
}

void adcInit(void) {
  ADMUX = (1 << REFS0) | (ADC_CHANNEL & 0x0F);
    10bc:	81 e4       	ldi	r24, 0x41	; 65
    10be:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
  ADCSRA = (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1); // prescaler 64
    10c2:	86 e8       	ldi	r24, 0x86	; 134
    10c4:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
  DIDR0 = (1 << ADC_CHANNEL);
    10c8:	82 e0       	ldi	r24, 0x02	; 2
    10ca:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__TEXT_REGION_LENGTH__+0x7f807e>
    10ce:	08 95       	ret

Disassembly of section .text.adcRead:

0000102a <adcRead>:
}

uint16_t adcRead(void) {
  ADCSRA |= (1 << ADSC);
    102a:	ea e7       	ldi	r30, 0x7A	; 122
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	80 81       	ld	r24, Z
    1030:	80 64       	ori	r24, 0x40	; 64
    1032:	80 83       	st	Z, r24
  while (ADCSRA & (1 << ADSC));
    1034:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
    1038:	86 fd       	sbrc	r24, 6
    103a:	fc cf       	rjmp	.-8      	; 0x1034 <adcRead+0xa>
  return ADC;
    103c:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
    1040:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
}
    1044:	08 95       	ret

Disassembly of section .text.periodToRPM:

00000eac <periodToRPM>:

void sensorReadAndSend(void) {
  ADCSRA |= (1 << ADSC);            // Starts conversion
  while (ADCSRA & (1 << ADSC));     // Wanting ending
  uint16_t adcValue = ADC;          // Read
  uartSendInt(adcValue);            // Send to serial
 eac:	61 15       	cp	r22, r1
 eae:	71 05       	cpc	r23, r1
 eb0:	81 05       	cpc	r24, r1
 eb2:	91 05       	cpc	r25, r1
 eb4:	99 f0       	breq	.+38     	; 0xedc <periodToRPM+0x30>
 eb6:	0e 94 6b 05 	call	0xad6	; 0xad6 <__floatunsisf>
 eba:	9b 01       	movw	r18, r22
 ebc:	ac 01       	movw	r20, r24
 ebe:	60 e0       	ldi	r22, 0x00	; 0
 ec0:	70 e0       	ldi	r23, 0x00	; 0
 ec2:	8a e7       	ldi	r24, 0x7A	; 122
 ec4:	94 e4       	ldi	r25, 0x44	; 68
 ec6:	0e 94 a0 08 	call	0x1140	; 0x1140 <__divsf3>
 eca:	20 e0       	ldi	r18, 0x00	; 0
 ecc:	30 e0       	ldi	r19, 0x00	; 0
 ece:	40 e7       	ldi	r20, 0x70	; 112
 ed0:	52 e4       	ldi	r21, 0x42	; 66
 ed2:	0e 94 a4 08 	call	0x1148	; 0x1148 <__mulsf3>
 ed6:	0e 94 dd 05 	call	0xbba	; 0xbba <__fixunssfsi>
 eda:	08 95       	ret
 edc:	60 e0       	ldi	r22, 0x00	; 0
 ede:	70 e0       	ldi	r23, 0x00	; 0
 ee0:	cb 01       	movw	r24, r22
 ee2:	08 95       	ret

Disassembly of section .text.millisInit:

00000fec <millisInit>:
}

void millisInit(void) {
  // Timer1 in mode CTC, interrupt 1ms
  TCCR1A = 0;
     fec:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
  TCCR1B = (1 << WGM12) | (1 << CS11) | (1 << CS10); // CTC, prescaler 64
     ff0:	8b e0       	ldi	r24, 0x0B	; 11
     ff2:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
  OCR1A = (F_CPU / 64 / 1000) - 1;    // 1ms
     ff6:	89 ef       	ldi	r24, 0xF9	; 249
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
     ffe:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
  TIMSK1 = (1 << OCIE1A);
    1002:	82 e0       	ldi	r24, 0x02	; 2
    1004:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
  sei();
    1008:	78 94       	sei
    100a:	08 95       	ret

Disassembly of section .text.millis:

0000107a <millis>:
}

unsigned long millis(void) {
  unsigned long m;
  cli();
    107a:	f8 94       	cli
  m = g_millis;
    107c:	60 91 82 02 	lds	r22, 0x0282	; 0x800282 <g_millis>
    1080:	70 91 83 02 	lds	r23, 0x0283	; 0x800283 <g_millis+0x1>
    1084:	80 91 84 02 	lds	r24, 0x0284	; 0x800284 <g_millis+0x2>
    1088:	90 91 85 02 	lds	r25, 0x0285	; 0x800285 <g_millis+0x3>
  sei();
    108c:	78 94       	sei
  return m;
}
    108e:	08 95       	ret

Disassembly of section .text.resetMillis:

00001090 <resetMillis>:

void resetMillis(void) {
  cli();
    1090:	f8 94       	cli
  g_millis = 0;
    1092:	10 92 82 02 	sts	0x0282, r1	; 0x800282 <g_millis>
    1096:	10 92 83 02 	sts	0x0283, r1	; 0x800283 <g_millis+0x1>
    109a:	10 92 84 02 	sts	0x0284, r1	; 0x800284 <g_millis+0x2>
    109e:	10 92 85 02 	sts	0x0285, r1	; 0x800285 <g_millis+0x3>
  sei();
    10a2:	78 94       	sei
    10a4:	08 95       	ret

Disassembly of section .text.parseCommand:

00000134 <parseCommand>:
  uartSendChar('\r');
  uartSendChar('\n');
}

void uartEnableRX(void){
  UCSR0B |= (1 << RXEN0);
 134:	6f 92       	push	r6
 136:	7f 92       	push	r7
 138:	8f 92       	push	r8
 13a:	9f 92       	push	r9
 13c:	af 92       	push	r10
 13e:	bf 92       	push	r11
 140:	cf 92       	push	r12
 142:	ef 92       	push	r14
 144:	ff 92       	push	r15
 146:	0f 93       	push	r16
 148:	1f 93       	push	r17
 14a:	cf 93       	push	r28
 14c:	df 93       	push	r29
 14e:	00 d0       	rcall	.+0      	; 0x150 <parseCommand+0x1c>
 150:	00 d0       	rcall	.+0      	; 0x152 <parseCommand+0x1e>
 152:	0f 92       	push	r0
 154:	cd b7       	in	r28, 0x3d	; 61
 156:	de b7       	in	r29, 0x3e	; 62
 158:	7c 01       	movw	r14, r24
 15a:	3c 01       	movw	r6, r24
 15c:	80 e8       	ldi	r24, 0x80	; 128
 15e:	88 2e       	mov	r8, r24
 160:	04 e0       	ldi	r16, 0x04	; 4
 162:	10 e0       	ldi	r17, 0x00	; 0
 164:	2f e1       	ldi	r18, 0x1F	; 31
 166:	31 e0       	ldi	r19, 0x01	; 1
 168:	40 e0       	ldi	r20, 0x00	; 0
 16a:	88 2d       	mov	r24, r8
 16c:	b3 01       	movw	r22, r6
 16e:	0e 94 a8 05 	call	0xb50	; 0xb50 <strncmp>
 172:	89 2b       	or	r24, r25
 174:	b9 f5       	brne	.+110    	; 0x1e4 <parseCommand+0xb0>
 176:	84 e0       	ldi	r24, 0x04	; 4
 178:	e8 0e       	add	r14, r24
 17a:	f1 1c       	adc	r15, r1
 17c:	37 01       	movw	r6, r14
 17e:	80 e8       	ldi	r24, 0x80	; 128
 180:	88 2e       	mov	r8, r24
 182:	88 2d       	mov	r24, r8
 184:	b3 01       	movw	r22, r6
 186:	0e 94 ba 07 	call	0xf74	; 0xf74 <strlen>
 18a:	04 97       	sbiw	r24, 0x04	; 4
 18c:	58 f4       	brcc	.+22     	; 0x1a4 <parseCommand+0x70>
 18e:	83 e0       	ldi	r24, 0x03	; 3
 190:	0a c1       	rjmp	.+532    	; 0x3a6 <parseCommand+0x272>
 192:	f7 01       	movw	r30, r14
 194:	e8 0f       	add	r30, r24
 196:	f9 1f       	adc	r31, r25
 198:	20 81       	ld	r18, Z
 19a:	20 53       	subi	r18, 0x30	; 48
 19c:	2a 30       	cpi	r18, 0x0A	; 10
 19e:	50 f4       	brcc	.+20     	; 0x1b4 <parseCommand+0x80>
 1a0:	01 96       	adiw	r24, 0x01	; 1
 1a2:	02 c0       	rjmp	.+4      	; 0x1a8 <parseCommand+0x74>
 1a4:	80 e0       	ldi	r24, 0x00	; 0
 1a6:	90 e0       	ldi	r25, 0x00	; 0
 1a8:	84 30       	cpi	r24, 0x04	; 4
 1aa:	91 05       	cpc	r25, r1
 1ac:	94 f3       	brlt	.-28     	; 0x192 <parseCommand+0x5e>
 1ae:	81 e0       	ldi	r24, 0x01	; 1
 1b0:	90 e0       	ldi	r25, 0x00	; 0
 1b2:	02 c0       	rjmp	.+4      	; 0x1b8 <parseCommand+0x84>
 1b4:	80 e0       	ldi	r24, 0x00	; 0
 1b6:	90 e0       	ldi	r25, 0x00	; 0
 1b8:	89 2b       	or	r24, r25
 1ba:	09 f4       	brne	.+2      	; 0x1be <parseCommand+0x8a>
 1bc:	eb c0       	rjmp	.+470    	; 0x394 <parseCommand+0x260>
 1be:	24 e0       	ldi	r18, 0x04	; 4
 1c0:	30 e0       	ldi	r19, 0x00	; 0
 1c2:	68 2d       	mov	r22, r8
 1c4:	a3 01       	movw	r20, r6
 1c6:	8e 01       	movw	r16, r28
 1c8:	0f 5f       	subi	r16, 0xFF	; 255
 1ca:	1f 4f       	sbci	r17, 0xFF	; 255
 1cc:	c8 01       	movw	r24, r16
 1ce:	0e 94 8b 07 	call	0xf16	; 0xf16 <memcpy>
 1d2:	1d 82       	std	Y+5, r1	; 0x05
 1d4:	b8 01       	movw	r22, r16
 1d6:	80 e8       	ldi	r24, 0x80	; 128
 1d8:	0e 94 23 05 	call	0xa46	; 0xa46 <atoi>
 1dc:	0e 94 91 08 	call	0x1122	; 0x1122 <setRPM_REF>
 1e0:	83 e0       	ldi	r24, 0x03	; 3
 1e2:	e1 c0       	rjmp	.+450    	; 0x3a6 <parseCommand+0x272>
 1e4:	04 e0       	ldi	r16, 0x04	; 4
 1e6:	10 e0       	ldi	r17, 0x00	; 0
 1e8:	24 e2       	ldi	r18, 0x24	; 36
 1ea:	31 e0       	ldi	r19, 0x01	; 1
 1ec:	40 e0       	ldi	r20, 0x00	; 0
 1ee:	88 2d       	mov	r24, r8
 1f0:	b3 01       	movw	r22, r6
 1f2:	0e 94 a8 05 	call	0xb50	; 0xb50 <strncmp>
 1f6:	89 2b       	or	r24, r25
 1f8:	e9 f5       	brne	.+122    	; 0x274 <parseCommand+0x140>
 1fa:	84 e0       	ldi	r24, 0x04	; 4
 1fc:	e8 0e       	add	r14, r24
 1fe:	f1 1c       	adc	r15, r1
 200:	57 01       	movw	r10, r14
 202:	80 e8       	ldi	r24, 0x80	; 128
 204:	c8 2e       	mov	r12, r24
 206:	8c 2d       	mov	r24, r12
 208:	b5 01       	movw	r22, r10
 20a:	0e 94 ba 07 	call	0xf74	; 0xf74 <strlen>
 20e:	4c 01       	movw	r8, r24
 210:	01 97       	sbiw	r24, 0x01	; 1
 212:	02 97       	sbiw	r24, 0x02	; 2
 214:	68 f0       	brcs	.+26     	; 0x230 <parseCommand+0xfc>
 216:	83 e0       	ldi	r24, 0x03	; 3
 218:	c6 c0       	rjmp	.+396    	; 0x3a6 <parseCommand+0x272>
 21a:	f7 01       	movw	r30, r14
 21c:	e2 0f       	add	r30, r18
 21e:	f3 1f       	adc	r31, r19
 220:	80 81       	ld	r24, Z
 222:	90 e0       	ldi	r25, 0x00	; 0
 224:	c0 97       	sbiw	r24, 0x30	; 48
 226:	0a 97       	sbiw	r24, 0x0a	; 10
 228:	58 f4       	brcc	.+22     	; 0x240 <parseCommand+0x10c>
 22a:	2f 5f       	subi	r18, 0xFF	; 255
 22c:	3f 4f       	sbci	r19, 0xFF	; 255
 22e:	02 c0       	rjmp	.+4      	; 0x234 <parseCommand+0x100>
 230:	20 e0       	ldi	r18, 0x00	; 0
 232:	30 e0       	ldi	r19, 0x00	; 0
 234:	28 15       	cp	r18, r8
 236:	39 05       	cpc	r19, r9
 238:	80 f3       	brcs	.-32     	; 0x21a <parseCommand+0xe6>
 23a:	81 e0       	ldi	r24, 0x01	; 1
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	02 c0       	rjmp	.+4      	; 0x244 <parseCommand+0x110>
 240:	80 e0       	ldi	r24, 0x00	; 0
 242:	90 e0       	ldi	r25, 0x00	; 0
 244:	89 2b       	or	r24, r25
 246:	09 f4       	brne	.+2      	; 0x24a <parseCommand+0x116>
 248:	a7 c0       	rjmp	.+334    	; 0x398 <parseCommand+0x264>
 24a:	94 01       	movw	r18, r8
 24c:	6c 2d       	mov	r22, r12
 24e:	a5 01       	movw	r20, r10
 250:	8e 01       	movw	r16, r28
 252:	0f 5f       	subi	r16, 0xFF	; 255
 254:	1f 4f       	sbci	r17, 0xFF	; 255
 256:	c8 01       	movw	r24, r16
 258:	0e 94 8b 07 	call	0xf16	; 0xf16 <memcpy>
 25c:	f8 01       	movw	r30, r16
 25e:	e8 0d       	add	r30, r8
 260:	f9 1d       	adc	r31, r9
 262:	10 82       	st	Z, r1
 264:	b8 01       	movw	r22, r16
 266:	80 e8       	ldi	r24, 0x80	; 128
 268:	0e 94 23 05 	call	0xa46	; 0xa46 <atoi>
 26c:	0e 94 b4 08 	call	0x1168	; 0x1168 <setGAIN>
 270:	83 e0       	ldi	r24, 0x03	; 3
 272:	99 c0       	rjmp	.+306    	; 0x3a6 <parseCommand+0x272>
 274:	04 e0       	ldi	r16, 0x04	; 4
 276:	10 e0       	ldi	r17, 0x00	; 0
 278:	29 e2       	ldi	r18, 0x29	; 41
 27a:	31 e0       	ldi	r19, 0x01	; 1
 27c:	40 e0       	ldi	r20, 0x00	; 0
 27e:	88 2d       	mov	r24, r8
 280:	b3 01       	movw	r22, r6
 282:	0e 94 a8 05 	call	0xb50	; 0xb50 <strncmp>
 286:	89 2b       	or	r24, r25
 288:	e9 f5       	brne	.+122    	; 0x304 <parseCommand+0x1d0>
 28a:	84 e0       	ldi	r24, 0x04	; 4
 28c:	e8 0e       	add	r14, r24
 28e:	f1 1c       	adc	r15, r1
 290:	47 01       	movw	r8, r14
 292:	80 e8       	ldi	r24, 0x80	; 128
 294:	a8 2e       	mov	r10, r24
 296:	8a 2d       	mov	r24, r10
 298:	b4 01       	movw	r22, r8
 29a:	0e 94 ba 07 	call	0xf74	; 0xf74 <strlen>
 29e:	3c 01       	movw	r6, r24
 2a0:	01 97       	sbiw	r24, 0x01	; 1
 2a2:	02 97       	sbiw	r24, 0x02	; 2
 2a4:	68 f0       	brcs	.+26     	; 0x2c0 <parseCommand+0x18c>
 2a6:	81 e0       	ldi	r24, 0x01	; 1
 2a8:	7e c0       	rjmp	.+252    	; 0x3a6 <parseCommand+0x272>
 2aa:	f7 01       	movw	r30, r14
 2ac:	e2 0f       	add	r30, r18
 2ae:	f3 1f       	adc	r31, r19
 2b0:	80 81       	ld	r24, Z
 2b2:	90 e0       	ldi	r25, 0x00	; 0
 2b4:	c0 97       	sbiw	r24, 0x30	; 48
 2b6:	0a 97       	sbiw	r24, 0x0a	; 10
 2b8:	58 f4       	brcc	.+22     	; 0x2d0 <parseCommand+0x19c>
 2ba:	2f 5f       	subi	r18, 0xFF	; 255
 2bc:	3f 4f       	sbci	r19, 0xFF	; 255
 2be:	02 c0       	rjmp	.+4      	; 0x2c4 <parseCommand+0x190>
 2c0:	20 e0       	ldi	r18, 0x00	; 0
 2c2:	30 e0       	ldi	r19, 0x00	; 0
 2c4:	26 15       	cp	r18, r6
 2c6:	37 05       	cpc	r19, r7
 2c8:	80 f3       	brcs	.-32     	; 0x2aa <parseCommand+0x176>
 2ca:	81 e0       	ldi	r24, 0x01	; 1
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	02 c0       	rjmp	.+4      	; 0x2d4 <parseCommand+0x1a0>
 2d0:	80 e0       	ldi	r24, 0x00	; 0
 2d2:	90 e0       	ldi	r25, 0x00	; 0
 2d4:	89 2b       	or	r24, r25
 2d6:	09 f4       	brne	.+2      	; 0x2da <parseCommand+0x1a6>
 2d8:	61 c0       	rjmp	.+194    	; 0x39c <parseCommand+0x268>
 2da:	93 01       	movw	r18, r6
 2dc:	6a 2d       	mov	r22, r10
 2de:	a4 01       	movw	r20, r8
 2e0:	8e 01       	movw	r16, r28
 2e2:	0f 5f       	subi	r16, 0xFF	; 255
 2e4:	1f 4f       	sbci	r17, 0xFF	; 255
 2e6:	c8 01       	movw	r24, r16
 2e8:	0e 94 8b 07 	call	0xf16	; 0xf16 <memcpy>
 2ec:	f8 01       	movw	r30, r16
 2ee:	e6 0d       	add	r30, r6
 2f0:	f7 1d       	adc	r31, r7
 2f2:	10 82       	st	Z, r1
 2f4:	b8 01       	movw	r22, r16
 2f6:	80 e8       	ldi	r24, 0x80	; 128
 2f8:	0e 94 23 05 	call	0xa46	; 0xa46 <atoi>
 2fc:	0e 94 ae 08 	call	0x115c	; 0x115c <setPWM_Ref>
 300:	81 e0       	ldi	r24, 0x01	; 1
 302:	51 c0       	rjmp	.+162    	; 0x3a6 <parseCommand+0x272>
 304:	04 e0       	ldi	r16, 0x04	; 4
 306:	10 e0       	ldi	r17, 0x00	; 0
 308:	2e e2       	ldi	r18, 0x2E	; 46
 30a:	31 e0       	ldi	r19, 0x01	; 1
 30c:	40 e0       	ldi	r20, 0x00	; 0
 30e:	88 2d       	mov	r24, r8
 310:	b3 01       	movw	r22, r6
 312:	0e 94 a8 05 	call	0xb50	; 0xb50 <strncmp>
 316:	89 2b       	or	r24, r25
 318:	09 f0       	breq	.+2      	; 0x31c <parseCommand+0x1e8>
 31a:	42 c0       	rjmp	.+132    	; 0x3a0 <parseCommand+0x26c>
 31c:	84 e0       	ldi	r24, 0x04	; 4
 31e:	e8 0e       	add	r14, r24
 320:	f1 1c       	adc	r15, r1
 322:	37 01       	movw	r6, r14
 324:	80 e8       	ldi	r24, 0x80	; 128
 326:	88 2e       	mov	r8, r24
 328:	88 2d       	mov	r24, r8
 32a:	b3 01       	movw	r22, r6
 32c:	0e 94 ba 07 	call	0xf74	; 0xf74 <strlen>
 330:	5c 01       	movw	r10, r24
 332:	01 97       	sbiw	r24, 0x01	; 1
 334:	02 97       	sbiw	r24, 0x02	; 2
 336:	68 f0       	brcs	.+26     	; 0x352 <parseCommand+0x21e>
 338:	81 e0       	ldi	r24, 0x01	; 1
 33a:	35 c0       	rjmp	.+106    	; 0x3a6 <parseCommand+0x272>
 33c:	f7 01       	movw	r30, r14
 33e:	e2 0f       	add	r30, r18
 340:	f3 1f       	adc	r31, r19
 342:	80 81       	ld	r24, Z
 344:	90 e0       	ldi	r25, 0x00	; 0
 346:	c0 97       	sbiw	r24, 0x30	; 48
 348:	0a 97       	sbiw	r24, 0x0a	; 10
 34a:	58 f4       	brcc	.+22     	; 0x362 <parseCommand+0x22e>
 34c:	2f 5f       	subi	r18, 0xFF	; 255
 34e:	3f 4f       	sbci	r19, 0xFF	; 255
 350:	02 c0       	rjmp	.+4      	; 0x356 <parseCommand+0x222>
 352:	20 e0       	ldi	r18, 0x00	; 0
 354:	30 e0       	ldi	r19, 0x00	; 0
 356:	2a 15       	cp	r18, r10
 358:	3b 05       	cpc	r19, r11
 35a:	80 f3       	brcs	.-32     	; 0x33c <parseCommand+0x208>
 35c:	81 e0       	ldi	r24, 0x01	; 1
 35e:	90 e0       	ldi	r25, 0x00	; 0
 360:	02 c0       	rjmp	.+4      	; 0x366 <parseCommand+0x232>
 362:	80 e0       	ldi	r24, 0x00	; 0
 364:	90 e0       	ldi	r25, 0x00	; 0
 366:	89 2b       	or	r24, r25
 368:	e9 f0       	breq	.+58     	; 0x3a4 <parseCommand+0x270>
 36a:	95 01       	movw	r18, r10
 36c:	68 2d       	mov	r22, r8
 36e:	a3 01       	movw	r20, r6
 370:	8e 01       	movw	r16, r28
 372:	0f 5f       	subi	r16, 0xFF	; 255
 374:	1f 4f       	sbci	r17, 0xFF	; 255
 376:	c8 01       	movw	r24, r16
 378:	0e 94 8b 07 	call	0xf16	; 0xf16 <memcpy>
 37c:	f8 01       	movw	r30, r16
 37e:	ea 0d       	add	r30, r10
 380:	fb 1d       	adc	r31, r11
 382:	10 82       	st	Z, r1
 384:	b8 01       	movw	r22, r16
 386:	80 e8       	ldi	r24, 0x80	; 128
 388:	0e 94 23 05 	call	0xa46	; 0xa46 <atoi>
 38c:	0e 94 b1 08 	call	0x1162	; 0x1162 <setStepPWM>
 390:	81 e0       	ldi	r24, 0x01	; 1
 392:	09 c0       	rjmp	.+18     	; 0x3a6 <parseCommand+0x272>
 394:	83 e0       	ldi	r24, 0x03	; 3
 396:	07 c0       	rjmp	.+14     	; 0x3a6 <parseCommand+0x272>
 398:	83 e0       	ldi	r24, 0x03	; 3
 39a:	05 c0       	rjmp	.+10     	; 0x3a6 <parseCommand+0x272>
 39c:	81 e0       	ldi	r24, 0x01	; 1
 39e:	03 c0       	rjmp	.+6      	; 0x3a6 <parseCommand+0x272>
 3a0:	80 e0       	ldi	r24, 0x00	; 0
 3a2:	01 c0       	rjmp	.+2      	; 0x3a6 <parseCommand+0x272>
 3a4:	81 e0       	ldi	r24, 0x01	; 1
 3a6:	0f 90       	pop	r0
 3a8:	0f 90       	pop	r0
 3aa:	0f 90       	pop	r0
 3ac:	0f 90       	pop	r0
 3ae:	0f 90       	pop	r0
 3b0:	df 91       	pop	r29
 3b2:	cf 91       	pop	r28
 3b4:	1f 91       	pop	r17
 3b6:	0f 91       	pop	r16
 3b8:	ff 90       	pop	r15
 3ba:	ef 90       	pop	r14
 3bc:	cf 90       	pop	r12
 3be:	bf 90       	pop	r11
 3c0:	af 90       	pop	r10
 3c2:	9f 90       	pop	r9
 3c4:	8f 90       	pop	r8
 3c6:	7f 90       	pop	r7
 3c8:	6f 90       	pop	r6
 3ca:	08 95       	ret

Disassembly of section .text.uartInit:

00000fa0 <uartInit>:
 fa0:	9b 01       	movw	r18, r22
 fa2:	ac 01       	movw	r20, r24
 fa4:	60 e4       	ldi	r22, 0x40	; 64
 fa6:	72 e4       	ldi	r23, 0x42	; 66
 fa8:	8f e0       	ldi	r24, 0x0F	; 15
 faa:	90 e0       	ldi	r25, 0x00	; 0
 fac:	0e 94 34 07 	call	0xe68	; 0xe68 <__udivmodsi4>
 fb0:	21 50       	subi	r18, 0x01	; 1
 fb2:	31 09       	sbc	r19, r1
 fb4:	30 93 c5 00 	sts	0x00C5, r19	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 fb8:	20 93 c4 00 	sts	0x00C4, r18	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 fbc:	88 e1       	ldi	r24, 0x18	; 24
 fbe:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 fc2:	86 e0       	ldi	r24, 0x06	; 6
 fc4:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 fc8:	08 95       	ret

Disassembly of section .text.uartReadChar:

000010d0 <uartReadChar>:
}

char uartReadChar(void){
  while (!(UCSR0A & (1 << RXC0)));
    10d0:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
    10d4:	88 23       	and	r24, r24
    10d6:	e4 f7       	brge	.-8      	; 0x10d0 <uartReadChar>
  return UDR0;
    10d8:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
}
    10dc:	08 95       	ret

Disassembly of section .text.uartCommandTask:

00000c6a <uartCommandTask>:
  uartSendChar('\r');
  uartSendChar('\n');
}

void uartEnableRX(void){
  UCSR0B |= (1 << RXEN0);
 c6a:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 c6e:	88 23       	and	r24, r24
 c70:	0c f5       	brge	.+66     	; 0xcb4 <uartCommandTask+0x4a>
 c72:	0e 94 68 08 	call	0x10d0	; 0x10d0 <uartReadChar>
 c76:	8a 30       	cpi	r24, 0x0A	; 10
 c78:	11 f0       	breq	.+4      	; 0xc7e <uartCommandTask+0x14>
 c7a:	8d 30       	cpi	r24, 0x0D	; 13
 c7c:	69 f4       	brne	.+26     	; 0xc98 <uartCommandTask+0x2e>
 c7e:	e0 91 8e 02 	lds	r30, 0x028E	; 0x80028e <cmdIndex>
 c82:	f0 e0       	ldi	r31, 0x00	; 0
 c84:	e6 5b       	subi	r30, 0xB6	; 182
 c86:	fd 4f       	sbci	r31, 0xFD	; 253
 c88:	10 82       	st	Z, r1
 c8a:	10 92 8e 02 	sts	0x028E, r1	; 0x80028e <cmdIndex>
 c8e:	8a e4       	ldi	r24, 0x4A	; 74
 c90:	92 e0       	ldi	r25, 0x02	; 2
 c92:	0e 94 9a 00 	call	0x134	; 0x134 <parseCommand>
 c96:	08 95       	ret
 c98:	e0 91 8e 02 	lds	r30, 0x028E	; 0x80028e <cmdIndex>
 c9c:	ef 31       	cpi	r30, 0x1F	; 31
 c9e:	60 f4       	brcc	.+24     	; 0xcb8 <uartCommandTask+0x4e>
 ca0:	91 e0       	ldi	r25, 0x01	; 1
 ca2:	9e 0f       	add	r25, r30
 ca4:	90 93 8e 02 	sts	0x028E, r25	; 0x80028e <cmdIndex>
 ca8:	f0 e0       	ldi	r31, 0x00	; 0
 caa:	e6 5b       	subi	r30, 0xB6	; 182
 cac:	fd 4f       	sbci	r31, 0xFD	; 253
 cae:	80 83       	st	Z, r24
 cb0:	80 e0       	ldi	r24, 0x00	; 0
 cb2:	08 95       	ret
 cb4:	80 e0       	ldi	r24, 0x00	; 0
 cb6:	08 95       	ret
 cb8:	80 e0       	ldi	r24, 0x00	; 0
 cba:	08 95       	ret

Disassembly of section .text:

000010de <__subsf3>:
    10de:	50 58       	subi	r21, 0x80	; 128

000010e0 <__addsf3>:
    10e0:	bb 27       	eor	r27, r27
    10e2:	aa 27       	eor	r26, r26
    10e4:	0e 94 20 04 	call	0x840	; 0x840 <__addsf3x>
    10e8:	0c 94 e5 07 	jmp	0xfca	; 0xfca <__fp_round>

Disassembly of section .text:

00000840 <__addsf3x>:
 840:	11 c0       	rjmp	.+34     	; 0x864 <__addsf3x+0x24>
 842:	0e 94 76 08 	call	0x10ec	; 0x10ec <__fp_pscA>
 846:	38 f0       	brcs	.+14     	; 0x856 <__addsf3x+0x16>
 848:	0e 94 7d 08 	call	0x10fa	; 0x10fa <__fp_pscB>
 84c:	20 f0       	brcs	.+8      	; 0x856 <__addsf3x+0x16>
 84e:	39 f4       	brne	.+14     	; 0x85e <__addsf3x+0x1e>
 850:	9f 3f       	cpi	r25, 0xFF	; 255
 852:	19 f4       	brne	.+6      	; 0x85a <__addsf3x+0x1a>
 854:	26 f4       	brtc	.+8      	; 0x85e <__addsf3x+0x1e>
 856:	0c 94 b7 08 	jmp	0x116e	; 0x116e <__fp_nan>
 85a:	0e f4       	brtc	.+2      	; 0x85e <__addsf3x+0x1e>
 85c:	e0 95       	com	r30
 85e:	e7 fb       	bst	r30, 7
 860:	0c 94 8b 08 	jmp	0x1116	; 0x1116 <__fp_inf>
 864:	e9 2f       	mov	r30, r25
 866:	0e 94 12 07 	call	0xe24	; 0xe24 <__fp_split3>
 86a:	58 f3       	brcs	.-42     	; 0x842 <__addsf3x+0x2>
 86c:	ba 17       	cp	r27, r26
 86e:	62 07       	cpc	r22, r18
 870:	73 07       	cpc	r23, r19
 872:	84 07       	cpc	r24, r20
 874:	95 07       	cpc	r25, r21
 876:	20 f0       	brcs	.+8      	; 0x880 <__addsf3x+0x40>
 878:	79 f4       	brne	.+30     	; 0x898 <__addsf3x+0x58>
 87a:	a6 f5       	brtc	.+104    	; 0x8e4 <__addsf3x+0xa4>
 87c:	0c 94 84 08 	jmp	0x1108	; 0x1108 <__fp_zero>
 880:	0e f4       	brtc	.+2      	; 0x884 <__addsf3x+0x44>
 882:	e0 95       	com	r30
 884:	0b 2e       	mov	r0, r27
 886:	ba 2f       	mov	r27, r26
 888:	a0 2d       	mov	r26, r0
 88a:	0b 01       	movw	r0, r22
 88c:	b9 01       	movw	r22, r18
 88e:	90 01       	movw	r18, r0
 890:	0c 01       	movw	r0, r24
 892:	ca 01       	movw	r24, r20
 894:	a0 01       	movw	r20, r0
 896:	11 24       	eor	r1, r1
 898:	ff 27       	eor	r31, r31
 89a:	59 1b       	sub	r21, r25
 89c:	99 f0       	breq	.+38     	; 0x8c4 <__addsf3x+0x84>
 89e:	59 3f       	cpi	r21, 0xF9	; 249
 8a0:	50 f4       	brcc	.+20     	; 0x8b6 <__addsf3x+0x76>
 8a2:	50 3e       	cpi	r21, 0xE0	; 224
 8a4:	68 f1       	brcs	.+90     	; 0x900 <__stack+0x1>
 8a6:	1a 16       	cp	r1, r26
 8a8:	f0 40       	sbci	r31, 0x00	; 0
 8aa:	a2 2f       	mov	r26, r18
 8ac:	23 2f       	mov	r18, r19
 8ae:	34 2f       	mov	r19, r20
 8b0:	44 27       	eor	r20, r20
 8b2:	58 5f       	subi	r21, 0xF8	; 248
 8b4:	f3 cf       	rjmp	.-26     	; 0x89c <__addsf3x+0x5c>
 8b6:	46 95       	lsr	r20
 8b8:	37 95       	ror	r19
 8ba:	27 95       	ror	r18
 8bc:	a7 95       	ror	r26
 8be:	f0 40       	sbci	r31, 0x00	; 0
 8c0:	53 95       	inc	r21
 8c2:	c9 f7       	brne	.-14     	; 0x8b6 <__addsf3x+0x76>
 8c4:	7e f4       	brtc	.+30     	; 0x8e4 <__addsf3x+0xa4>
 8c6:	1f 16       	cp	r1, r31
 8c8:	ba 0b       	sbc	r27, r26
 8ca:	62 0b       	sbc	r22, r18
 8cc:	73 0b       	sbc	r23, r19
 8ce:	84 0b       	sbc	r24, r20
 8d0:	ba f0       	brmi	.+46     	; 0x900 <__stack+0x1>
 8d2:	91 50       	subi	r25, 0x01	; 1
 8d4:	a1 f0       	breq	.+40     	; 0x8fe <__addsf3x+0xbe>
 8d6:	ff 0f       	add	r31, r31
 8d8:	bb 1f       	adc	r27, r27
 8da:	66 1f       	adc	r22, r22
 8dc:	77 1f       	adc	r23, r23
 8de:	88 1f       	adc	r24, r24
 8e0:	c2 f7       	brpl	.-16     	; 0x8d2 <__addsf3x+0x92>
 8e2:	0e c0       	rjmp	.+28     	; 0x900 <__stack+0x1>
 8e4:	ba 0f       	add	r27, r26
 8e6:	62 1f       	adc	r22, r18
 8e8:	73 1f       	adc	r23, r19
 8ea:	84 1f       	adc	r24, r20
 8ec:	48 f4       	brcc	.+18     	; 0x900 <__stack+0x1>
 8ee:	87 95       	ror	r24
 8f0:	77 95       	ror	r23
 8f2:	67 95       	ror	r22
 8f4:	b7 95       	ror	r27
 8f6:	f7 95       	ror	r31
 8f8:	9e 3f       	cpi	r25, 0xFE	; 254
 8fa:	08 f0       	brcs	.+2      	; 0x8fe <__addsf3x+0xbe>
 8fc:	b0 cf       	rjmp	.-160    	; 0x85e <__addsf3x+0x1e>
 8fe:	93 95       	inc	r25
 900:	88 0f       	add	r24, r24
 902:	08 f0       	brcs	.+2      	; 0x906 <__stack+0x7>
 904:	99 27       	eor	r25, r25
 906:	ee 0f       	add	r30, r30
 908:	97 95       	ror	r25
 90a:	87 95       	ror	r24
 90c:	08 95       	ret

Disassembly of section .text:

0000112c <__cmpsf2>:
    112c:	0e 94 a8 06 	call	0xd50	; 0xd50 <__fp_cmp>
    1130:	08 f4       	brcc	.+2      	; 0x1134 <__cmpsf2+0x8>
    1132:	81 e0       	ldi	r24, 0x01	; 1
    1134:	08 95       	ret

Disassembly of section .text:

00001140 <__divsf3>:
    1140:	0e 94 47 03 	call	0x68e	; 0x68e <__divsf3x>
    1144:	0c 94 e5 07 	jmp	0xfca	; 0xfca <__fp_round>

Disassembly of section .text:

0000068e <__divsf3x>:
 68e:	10 c0       	rjmp	.+32     	; 0x6b0 <__divsf3x+0x22>
 690:	0e 94 7d 08 	call	0x10fa	; 0x10fa <__fp_pscB>
 694:	58 f0       	brcs	.+22     	; 0x6ac <__divsf3x+0x1e>
 696:	0e 94 76 08 	call	0x10ec	; 0x10ec <__fp_pscA>
 69a:	40 f0       	brcs	.+16     	; 0x6ac <__divsf3x+0x1e>
 69c:	29 f4       	brne	.+10     	; 0x6a8 <__divsf3x+0x1a>
 69e:	5f 3f       	cpi	r21, 0xFF	; 255
 6a0:	29 f0       	breq	.+10     	; 0x6ac <__divsf3x+0x1e>
 6a2:	0c 94 8b 08 	jmp	0x1116	; 0x1116 <__fp_inf>
 6a6:	51 11       	cpse	r21, r1
 6a8:	0c 94 85 08 	jmp	0x110a	; 0x110a <__fp_szero>
 6ac:	0c 94 b7 08 	jmp	0x116e	; 0x116e <__fp_nan>
 6b0:	0e 94 12 07 	call	0xe24	; 0xe24 <__fp_split3>
 6b4:	68 f3       	brcs	.-38     	; 0x690 <__divsf3x+0x2>

000006b6 <__divsf3_pse>:
 6b6:	99 23       	and	r25, r25
 6b8:	b1 f3       	breq	.-20     	; 0x6a6 <__divsf3x+0x18>
 6ba:	55 23       	and	r21, r21
 6bc:	91 f3       	breq	.-28     	; 0x6a2 <__divsf3x+0x14>
 6be:	95 1b       	sub	r25, r21
 6c0:	55 0b       	sbc	r21, r21
 6c2:	bb 27       	eor	r27, r27
 6c4:	aa 27       	eor	r26, r26
 6c6:	62 17       	cp	r22, r18
 6c8:	73 07       	cpc	r23, r19
 6ca:	84 07       	cpc	r24, r20
 6cc:	38 f0       	brcs	.+14     	; 0x6dc <__divsf3_pse+0x26>
 6ce:	9f 5f       	subi	r25, 0xFF	; 255
 6d0:	5f 4f       	sbci	r21, 0xFF	; 255
 6d2:	22 0f       	add	r18, r18
 6d4:	33 1f       	adc	r19, r19
 6d6:	44 1f       	adc	r20, r20
 6d8:	aa 1f       	adc	r26, r26
 6da:	a9 f3       	breq	.-22     	; 0x6c6 <__divsf3_pse+0x10>
 6dc:	35 d0       	rcall	.+106    	; 0x748 <__divsf3_pse+0x92>
 6de:	0e 2e       	mov	r0, r30
 6e0:	3a f0       	brmi	.+14     	; 0x6f0 <__divsf3_pse+0x3a>
 6e2:	e0 e8       	ldi	r30, 0x80	; 128
 6e4:	32 d0       	rcall	.+100    	; 0x74a <__divsf3_pse+0x94>
 6e6:	91 50       	subi	r25, 0x01	; 1
 6e8:	50 40       	sbci	r21, 0x00	; 0
 6ea:	e6 95       	lsr	r30
 6ec:	00 1c       	adc	r0, r0
 6ee:	ca f7       	brpl	.-14     	; 0x6e2 <__divsf3_pse+0x2c>
 6f0:	2b d0       	rcall	.+86     	; 0x748 <__divsf3_pse+0x92>
 6f2:	fe 2f       	mov	r31, r30
 6f4:	29 d0       	rcall	.+82     	; 0x748 <__divsf3_pse+0x92>
 6f6:	66 0f       	add	r22, r22
 6f8:	77 1f       	adc	r23, r23
 6fa:	88 1f       	adc	r24, r24
 6fc:	bb 1f       	adc	r27, r27
 6fe:	26 17       	cp	r18, r22
 700:	37 07       	cpc	r19, r23
 702:	48 07       	cpc	r20, r24
 704:	ab 07       	cpc	r26, r27
 706:	b0 e8       	ldi	r27, 0x80	; 128
 708:	09 f0       	breq	.+2      	; 0x70c <__divsf3_pse+0x56>
 70a:	bb 0b       	sbc	r27, r27
 70c:	80 2d       	mov	r24, r0
 70e:	bf 01       	movw	r22, r30
 710:	ff 27       	eor	r31, r31
 712:	93 58       	subi	r25, 0x83	; 131
 714:	5f 4f       	sbci	r21, 0xFF	; 255
 716:	3a f0       	brmi	.+14     	; 0x726 <__divsf3_pse+0x70>
 718:	9e 3f       	cpi	r25, 0xFE	; 254
 71a:	51 05       	cpc	r21, r1
 71c:	78 f0       	brcs	.+30     	; 0x73c <__divsf3_pse+0x86>
 71e:	0c 94 8b 08 	jmp	0x1116	; 0x1116 <__fp_inf>
 722:	0c 94 85 08 	jmp	0x110a	; 0x110a <__fp_szero>
 726:	5f 3f       	cpi	r21, 0xFF	; 255
 728:	e4 f3       	brlt	.-8      	; 0x722 <__divsf3_pse+0x6c>
 72a:	98 3e       	cpi	r25, 0xE8	; 232
 72c:	d4 f3       	brlt	.-12     	; 0x722 <__divsf3_pse+0x6c>
 72e:	86 95       	lsr	r24
 730:	77 95       	ror	r23
 732:	67 95       	ror	r22
 734:	b7 95       	ror	r27
 736:	f7 95       	ror	r31
 738:	9f 5f       	subi	r25, 0xFF	; 255
 73a:	c9 f7       	brne	.-14     	; 0x72e <__divsf3_pse+0x78>
 73c:	88 0f       	add	r24, r24
 73e:	91 1d       	adc	r25, r1
 740:	96 95       	lsr	r25
 742:	87 95       	ror	r24
 744:	97 f9       	bld	r25, 7
 746:	08 95       	ret
 748:	e1 e0       	ldi	r30, 0x01	; 1
 74a:	66 0f       	add	r22, r22
 74c:	77 1f       	adc	r23, r23
 74e:	88 1f       	adc	r24, r24
 750:	bb 1f       	adc	r27, r27
 752:	62 17       	cp	r22, r18
 754:	73 07       	cpc	r23, r19
 756:	84 07       	cpc	r24, r20
 758:	ba 07       	cpc	r27, r26
 75a:	20 f0       	brcs	.+8      	; 0x764 <__divsf3_pse+0xae>
 75c:	62 1b       	sub	r22, r18
 75e:	73 0b       	sbc	r23, r19
 760:	84 0b       	sbc	r24, r20
 762:	ba 0b       	sbc	r27, r26
 764:	ee 1f       	adc	r30, r30
 766:	88 f7       	brcc	.-30     	; 0x74a <__divsf3_pse+0x94>
 768:	e0 95       	com	r30
 76a:	08 95       	ret

Disassembly of section .text:

00000bba <__fixunssfsi>:
 bba:	0e 94 1a 07 	call	0xe34	; 0xe34 <__fp_splitA>
 bbe:	88 f0       	brcs	.+34     	; 0xbe2 <__fixunssfsi+0x28>
 bc0:	9f 57       	subi	r25, 0x7F	; 127
 bc2:	98 f0       	brcs	.+38     	; 0xbea <__fixunssfsi+0x30>
 bc4:	b9 2f       	mov	r27, r25
 bc6:	99 27       	eor	r25, r25
 bc8:	b7 51       	subi	r27, 0x17	; 23
 bca:	b0 f0       	brcs	.+44     	; 0xbf8 <__fixunssfsi+0x3e>
 bcc:	e1 f0       	breq	.+56     	; 0xc06 <__fixunssfsi+0x4c>
 bce:	66 0f       	add	r22, r22
 bd0:	77 1f       	adc	r23, r23
 bd2:	88 1f       	adc	r24, r24
 bd4:	99 1f       	adc	r25, r25
 bd6:	1a f0       	brmi	.+6      	; 0xbde <__fixunssfsi+0x24>
 bd8:	ba 95       	dec	r27
 bda:	c9 f7       	brne	.-14     	; 0xbce <__fixunssfsi+0x14>
 bdc:	14 c0       	rjmp	.+40     	; 0xc06 <__fixunssfsi+0x4c>
 bde:	b1 30       	cpi	r27, 0x01	; 1
 be0:	91 f0       	breq	.+36     	; 0xc06 <__fixunssfsi+0x4c>
 be2:	0e 94 84 08 	call	0x1108	; 0x1108 <__fp_zero>
 be6:	b1 e0       	ldi	r27, 0x01	; 1
 be8:	08 95       	ret
 bea:	0c 94 84 08 	jmp	0x1108	; 0x1108 <__fp_zero>
 bee:	67 2f       	mov	r22, r23
 bf0:	78 2f       	mov	r23, r24
 bf2:	88 27       	eor	r24, r24
 bf4:	b8 5f       	subi	r27, 0xF8	; 248
 bf6:	39 f0       	breq	.+14     	; 0xc06 <__fixunssfsi+0x4c>
 bf8:	b9 3f       	cpi	r27, 0xF9	; 249
 bfa:	cc f3       	brlt	.-14     	; 0xbee <__fixunssfsi+0x34>
 bfc:	86 95       	lsr	r24
 bfe:	77 95       	ror	r23
 c00:	67 95       	ror	r22
 c02:	b3 95       	inc	r27
 c04:	d9 f7       	brne	.-10     	; 0xbfc <__fixunssfsi+0x42>
 c06:	3e f4       	brtc	.+14     	; 0xc16 <__fixunssfsi+0x5c>
 c08:	90 95       	com	r25
 c0a:	80 95       	com	r24
 c0c:	70 95       	com	r23
 c0e:	61 95       	neg	r22
 c10:	7f 4f       	sbci	r23, 0xFF	; 255
 c12:	8f 4f       	sbci	r24, 0xFF	; 255
 c14:	9f 4f       	sbci	r25, 0xFF	; 255
 c16:	08 95       	ret

Disassembly of section .text:

00000ad6 <__floatunsisf>:
 ad6:	e8 94       	clt
 ad8:	09 c0       	rjmp	.+18     	; 0xaec <__floatsisf+0x12>

00000ada <__floatsisf>:
 ada:	97 fb       	bst	r25, 7
 adc:	3e f4       	brtc	.+14     	; 0xaec <__floatsisf+0x12>
 ade:	90 95       	com	r25
 ae0:	80 95       	com	r24
 ae2:	70 95       	com	r23
 ae4:	61 95       	neg	r22
 ae6:	7f 4f       	sbci	r23, 0xFF	; 255
 ae8:	8f 4f       	sbci	r24, 0xFF	; 255
 aea:	9f 4f       	sbci	r25, 0xFF	; 255
 aec:	99 23       	and	r25, r25
 aee:	a9 f0       	breq	.+42     	; 0xb1a <__floatsisf+0x40>
 af0:	f9 2f       	mov	r31, r25
 af2:	96 e9       	ldi	r25, 0x96	; 150
 af4:	bb 27       	eor	r27, r27
 af6:	93 95       	inc	r25
 af8:	f6 95       	lsr	r31
 afa:	87 95       	ror	r24
 afc:	77 95       	ror	r23
 afe:	67 95       	ror	r22
 b00:	b7 95       	ror	r27
 b02:	f1 11       	cpse	r31, r1
 b04:	f8 cf       	rjmp	.-16     	; 0xaf6 <__floatsisf+0x1c>
 b06:	fa f4       	brpl	.+62     	; 0xb46 <__floatsisf+0x6c>
 b08:	bb 0f       	add	r27, r27
 b0a:	11 f4       	brne	.+4      	; 0xb10 <__floatsisf+0x36>
 b0c:	60 ff       	sbrs	r22, 0
 b0e:	1b c0       	rjmp	.+54     	; 0xb46 <__floatsisf+0x6c>
 b10:	6f 5f       	subi	r22, 0xFF	; 255
 b12:	7f 4f       	sbci	r23, 0xFF	; 255
 b14:	8f 4f       	sbci	r24, 0xFF	; 255
 b16:	9f 4f       	sbci	r25, 0xFF	; 255
 b18:	16 c0       	rjmp	.+44     	; 0xb46 <__floatsisf+0x6c>
 b1a:	88 23       	and	r24, r24
 b1c:	11 f0       	breq	.+4      	; 0xb22 <__floatsisf+0x48>
 b1e:	96 e9       	ldi	r25, 0x96	; 150
 b20:	11 c0       	rjmp	.+34     	; 0xb44 <__floatsisf+0x6a>
 b22:	77 23       	and	r23, r23
 b24:	21 f0       	breq	.+8      	; 0xb2e <__floatsisf+0x54>
 b26:	9e e8       	ldi	r25, 0x8E	; 142
 b28:	87 2f       	mov	r24, r23
 b2a:	76 2f       	mov	r23, r22
 b2c:	05 c0       	rjmp	.+10     	; 0xb38 <__floatsisf+0x5e>
 b2e:	66 23       	and	r22, r22
 b30:	71 f0       	breq	.+28     	; 0xb4e <__floatsisf+0x74>
 b32:	96 e8       	ldi	r25, 0x86	; 134
 b34:	86 2f       	mov	r24, r22
 b36:	70 e0       	ldi	r23, 0x00	; 0
 b38:	60 e0       	ldi	r22, 0x00	; 0
 b3a:	2a f0       	brmi	.+10     	; 0xb46 <__floatsisf+0x6c>
 b3c:	9a 95       	dec	r25
 b3e:	66 0f       	add	r22, r22
 b40:	77 1f       	adc	r23, r23
 b42:	88 1f       	adc	r24, r24
 b44:	da f7       	brpl	.-10     	; 0xb3c <__floatsisf+0x62>
 b46:	88 0f       	add	r24, r24
 b48:	96 95       	lsr	r25
 b4a:	87 95       	ror	r24
 b4c:	97 f9       	bld	r25, 7
 b4e:	08 95       	ret

Disassembly of section .text:

00000d50 <__fp_cmp>:
 d50:	99 0f       	add	r25, r25
 d52:	00 08       	sbc	r0, r0
 d54:	55 0f       	add	r21, r21
 d56:	aa 0b       	sbc	r26, r26
 d58:	e0 e8       	ldi	r30, 0x80	; 128
 d5a:	fe ef       	ldi	r31, 0xFE	; 254
 d5c:	16 16       	cp	r1, r22
 d5e:	17 06       	cpc	r1, r23
 d60:	e8 07       	cpc	r30, r24
 d62:	f9 07       	cpc	r31, r25
 d64:	c0 f0       	brcs	.+48     	; 0xd96 <__fp_cmp+0x46>
 d66:	12 16       	cp	r1, r18
 d68:	13 06       	cpc	r1, r19
 d6a:	e4 07       	cpc	r30, r20
 d6c:	f5 07       	cpc	r31, r21
 d6e:	98 f0       	brcs	.+38     	; 0xd96 <__fp_cmp+0x46>
 d70:	62 1b       	sub	r22, r18
 d72:	73 0b       	sbc	r23, r19
 d74:	84 0b       	sbc	r24, r20
 d76:	95 0b       	sbc	r25, r21
 d78:	39 f4       	brne	.+14     	; 0xd88 <__fp_cmp+0x38>
 d7a:	0a 26       	eor	r0, r26
 d7c:	61 f0       	breq	.+24     	; 0xd96 <__fp_cmp+0x46>
 d7e:	23 2b       	or	r18, r19
 d80:	24 2b       	or	r18, r20
 d82:	25 2b       	or	r18, r21
 d84:	21 f4       	brne	.+8      	; 0xd8e <__fp_cmp+0x3e>
 d86:	08 95       	ret
 d88:	0a 26       	eor	r0, r26
 d8a:	09 f4       	brne	.+2      	; 0xd8e <__fp_cmp+0x3e>
 d8c:	a1 40       	sbci	r26, 0x01	; 1
 d8e:	a6 95       	lsr	r26
 d90:	8f ef       	ldi	r24, 0xFF	; 255
 d92:	81 1d       	adc	r24, r1
 d94:	81 1d       	adc	r24, r1
 d96:	08 95       	ret

Disassembly of section .text:

00001116 <__fp_inf>:
    1116:	97 f9       	bld	r25, 7
    1118:	9f 67       	ori	r25, 0x7F	; 127
    111a:	80 e8       	ldi	r24, 0x80	; 128
    111c:	70 e0       	ldi	r23, 0x00	; 0
    111e:	60 e0       	ldi	r22, 0x00	; 0
    1120:	08 95       	ret

Disassembly of section .text:

0000116e <__fp_nan>:
    116e:	9f ef       	ldi	r25, 0xFF	; 255
    1170:	80 ec       	ldi	r24, 0xC0	; 192
    1172:	08 95       	ret

Disassembly of section .text:

000010ec <__fp_pscA>:
    10ec:	00 24       	eor	r0, r0
    10ee:	0a 94       	dec	r0
    10f0:	16 16       	cp	r1, r22
    10f2:	17 06       	cpc	r1, r23
    10f4:	18 06       	cpc	r1, r24
    10f6:	09 06       	cpc	r0, r25
    10f8:	08 95       	ret

Disassembly of section .text:

000010fa <__fp_pscB>:
    10fa:	00 24       	eor	r0, r0
    10fc:	0a 94       	dec	r0
    10fe:	12 16       	cp	r1, r18
    1100:	13 06       	cpc	r1, r19
    1102:	14 06       	cpc	r1, r20
    1104:	05 06       	cpc	r0, r21
    1106:	08 95       	ret

Disassembly of section .text:

00000fca <__fp_round>:
 fca:	09 2e       	mov	r0, r25
 fcc:	03 94       	inc	r0
 fce:	00 0c       	add	r0, r0
 fd0:	11 f4       	brne	.+4      	; 0xfd6 <__fp_round+0xc>
 fd2:	88 23       	and	r24, r24
 fd4:	52 f0       	brmi	.+20     	; 0xfea <__fp_round+0x20>
 fd6:	bb 0f       	add	r27, r27
 fd8:	40 f4       	brcc	.+16     	; 0xfea <__fp_round+0x20>
 fda:	bf 2b       	or	r27, r31
 fdc:	11 f4       	brne	.+4      	; 0xfe2 <__fp_round+0x18>
 fde:	60 ff       	sbrs	r22, 0
 fe0:	04 c0       	rjmp	.+8      	; 0xfea <__fp_round+0x20>
 fe2:	6f 5f       	subi	r22, 0xFF	; 255
 fe4:	7f 4f       	sbci	r23, 0xFF	; 255
 fe6:	8f 4f       	sbci	r24, 0xFF	; 255
 fe8:	9f 4f       	sbci	r25, 0xFF	; 255
 fea:	08 95       	ret

Disassembly of section .text:

00000e24 <__fp_split3>:
 e24:	57 fd       	sbrc	r21, 7
 e26:	90 58       	subi	r25, 0x80	; 128
 e28:	44 0f       	add	r20, r20
 e2a:	55 1f       	adc	r21, r21
 e2c:	59 f0       	breq	.+22     	; 0xe44 <__fp_splitA+0x10>
 e2e:	5f 3f       	cpi	r21, 0xFF	; 255
 e30:	71 f0       	breq	.+28     	; 0xe4e <__fp_splitA+0x1a>
 e32:	47 95       	ror	r20

00000e34 <__fp_splitA>:
 e34:	88 0f       	add	r24, r24
 e36:	97 fb       	bst	r25, 7
 e38:	99 1f       	adc	r25, r25
 e3a:	61 f0       	breq	.+24     	; 0xe54 <__fp_splitA+0x20>
 e3c:	9f 3f       	cpi	r25, 0xFF	; 255
 e3e:	79 f0       	breq	.+30     	; 0xe5e <__fp_splitA+0x2a>
 e40:	87 95       	ror	r24
 e42:	08 95       	ret
 e44:	12 16       	cp	r1, r18
 e46:	13 06       	cpc	r1, r19
 e48:	14 06       	cpc	r1, r20
 e4a:	55 1f       	adc	r21, r21
 e4c:	f2 cf       	rjmp	.-28     	; 0xe32 <__fp_split3+0xe>
 e4e:	46 95       	lsr	r20
 e50:	f1 df       	rcall	.-30     	; 0xe34 <__fp_splitA>
 e52:	08 c0       	rjmp	.+16     	; 0xe64 <__fp_splitA+0x30>
 e54:	16 16       	cp	r1, r22
 e56:	17 06       	cpc	r1, r23
 e58:	18 06       	cpc	r1, r24
 e5a:	99 1f       	adc	r25, r25
 e5c:	f1 cf       	rjmp	.-30     	; 0xe40 <__fp_splitA+0xc>
 e5e:	86 95       	lsr	r24
 e60:	71 05       	cpc	r23, r1
 e62:	61 05       	cpc	r22, r1
 e64:	08 94       	sec
 e66:	08 95       	ret

Disassembly of section .text:

00001108 <__fp_zero>:
    1108:	e8 94       	clt

0000110a <__fp_szero>:
    110a:	bb 27       	eor	r27, r27
    110c:	66 27       	eor	r22, r22
    110e:	77 27       	eor	r23, r23
    1110:	cb 01       	movw	r24, r22
    1112:	97 f9       	bld	r25, 7
    1114:	08 95       	ret

Disassembly of section .text:

00001136 <__gesf2>:
    1136:	0e 94 a8 06 	call	0xd50	; 0xd50 <__fp_cmp>
    113a:	08 f4       	brcc	.+2      	; 0x113e <__gesf2+0x8>
    113c:	8f ef       	ldi	r24, 0xFF	; 255
    113e:	08 95       	ret

Disassembly of section .text:

00001148 <__mulsf3>:
    1148:	0e 94 b6 03 	call	0x76c	; 0x76c <__mulsf3x>
    114c:	0c 94 e5 07 	jmp	0xfca	; 0xfca <__fp_round>

Disassembly of section .text:

0000076c <__mulsf3x>:
 76c:	0f c0       	rjmp	.+30     	; 0x78c <__mulsf3x+0x20>
 76e:	0e 94 76 08 	call	0x10ec	; 0x10ec <__fp_pscA>
 772:	38 f0       	brcs	.+14     	; 0x782 <__mulsf3x+0x16>
 774:	0e 94 7d 08 	call	0x10fa	; 0x10fa <__fp_pscB>
 778:	20 f0       	brcs	.+8      	; 0x782 <__mulsf3x+0x16>
 77a:	95 23       	and	r25, r21
 77c:	11 f0       	breq	.+4      	; 0x782 <__mulsf3x+0x16>
 77e:	0c 94 8b 08 	jmp	0x1116	; 0x1116 <__fp_inf>
 782:	0c 94 b7 08 	jmp	0x116e	; 0x116e <__fp_nan>
 786:	11 24       	eor	r1, r1
 788:	0c 94 85 08 	jmp	0x110a	; 0x110a <__fp_szero>
 78c:	0e 94 12 07 	call	0xe24	; 0xe24 <__fp_split3>
 790:	70 f3       	brcs	.-36     	; 0x76e <__mulsf3x+0x2>

00000792 <__mulsf3_pse>:
 792:	95 9f       	mul	r25, r21
 794:	c1 f3       	breq	.-16     	; 0x786 <__mulsf3x+0x1a>
 796:	95 0f       	add	r25, r21
 798:	50 e0       	ldi	r21, 0x00	; 0
 79a:	55 1f       	adc	r21, r21
 79c:	62 9f       	mul	r22, r18
 79e:	f0 01       	movw	r30, r0
 7a0:	72 9f       	mul	r23, r18
 7a2:	bb 27       	eor	r27, r27
 7a4:	f0 0d       	add	r31, r0
 7a6:	b1 1d       	adc	r27, r1
 7a8:	63 9f       	mul	r22, r19
 7aa:	aa 27       	eor	r26, r26
 7ac:	f0 0d       	add	r31, r0
 7ae:	b1 1d       	adc	r27, r1
 7b0:	aa 1f       	adc	r26, r26
 7b2:	64 9f       	mul	r22, r20
 7b4:	66 27       	eor	r22, r22
 7b6:	b0 0d       	add	r27, r0
 7b8:	a1 1d       	adc	r26, r1
 7ba:	66 1f       	adc	r22, r22
 7bc:	82 9f       	mul	r24, r18
 7be:	22 27       	eor	r18, r18
 7c0:	b0 0d       	add	r27, r0
 7c2:	a1 1d       	adc	r26, r1
 7c4:	62 1f       	adc	r22, r18
 7c6:	73 9f       	mul	r23, r19
 7c8:	b0 0d       	add	r27, r0
 7ca:	a1 1d       	adc	r26, r1
 7cc:	62 1f       	adc	r22, r18
 7ce:	83 9f       	mul	r24, r19
 7d0:	a0 0d       	add	r26, r0
 7d2:	61 1d       	adc	r22, r1
 7d4:	22 1f       	adc	r18, r18
 7d6:	74 9f       	mul	r23, r20
 7d8:	33 27       	eor	r19, r19
 7da:	a0 0d       	add	r26, r0
 7dc:	61 1d       	adc	r22, r1
 7de:	23 1f       	adc	r18, r19
 7e0:	84 9f       	mul	r24, r20
 7e2:	60 0d       	add	r22, r0
 7e4:	21 1d       	adc	r18, r1
 7e6:	82 2f       	mov	r24, r18
 7e8:	76 2f       	mov	r23, r22
 7ea:	6a 2f       	mov	r22, r26
 7ec:	11 24       	eor	r1, r1
 7ee:	9f 57       	subi	r25, 0x7F	; 127
 7f0:	50 40       	sbci	r21, 0x00	; 0
 7f2:	9a f0       	brmi	.+38     	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
 7f4:	f1 f0       	breq	.+60     	; 0x832 <__DATA_REGION_LENGTH__+0x32>
 7f6:	88 23       	and	r24, r24
 7f8:	4a f0       	brmi	.+18     	; 0x80c <__DATA_REGION_LENGTH__+0xc>
 7fa:	ee 0f       	add	r30, r30
 7fc:	ff 1f       	adc	r31, r31
 7fe:	bb 1f       	adc	r27, r27
 800:	66 1f       	adc	r22, r22
 802:	77 1f       	adc	r23, r23
 804:	88 1f       	adc	r24, r24
 806:	91 50       	subi	r25, 0x01	; 1
 808:	50 40       	sbci	r21, 0x00	; 0
 80a:	a9 f7       	brne	.-22     	; 0x7f6 <__mulsf3_pse+0x64>
 80c:	9e 3f       	cpi	r25, 0xFE	; 254
 80e:	51 05       	cpc	r21, r1
 810:	80 f0       	brcs	.+32     	; 0x832 <__DATA_REGION_LENGTH__+0x32>
 812:	0c 94 8b 08 	jmp	0x1116	; 0x1116 <__fp_inf>
 816:	0c 94 85 08 	jmp	0x110a	; 0x110a <__fp_szero>
 81a:	5f 3f       	cpi	r21, 0xFF	; 255
 81c:	e4 f3       	brlt	.-8      	; 0x816 <__DATA_REGION_LENGTH__+0x16>
 81e:	98 3e       	cpi	r25, 0xE8	; 232
 820:	d4 f3       	brlt	.-12     	; 0x816 <__DATA_REGION_LENGTH__+0x16>
 822:	86 95       	lsr	r24
 824:	77 95       	ror	r23
 826:	67 95       	ror	r22
 828:	b7 95       	ror	r27
 82a:	f7 95       	ror	r31
 82c:	e7 95       	ror	r30
 82e:	9f 5f       	subi	r25, 0xFF	; 255
 830:	c1 f7       	brne	.-16     	; 0x822 <__DATA_REGION_LENGTH__+0x22>
 832:	fe 2b       	or	r31, r30
 834:	88 0f       	add	r24, r24
 836:	91 1d       	adc	r25, r1
 838:	96 95       	lsr	r25
 83a:	87 95       	ror	r24
 83c:	97 f9       	bld	r25, 7
 83e:	08 95       	ret

Disassembly of section .text.libgcc.div:

00000e68 <__udivmodsi4>:
 e68:	a1 e2       	ldi	r26, 0x21	; 33
 e6a:	1a 2e       	mov	r1, r26
 e6c:	aa 1b       	sub	r26, r26
 e6e:	bb 1b       	sub	r27, r27
 e70:	fd 01       	movw	r30, r26
 e72:	0d c0       	rjmp	.+26     	; 0xe8e <__udivmodsi4_ep>

00000e74 <__udivmodsi4_loop>:
 e74:	aa 1f       	adc	r26, r26
 e76:	bb 1f       	adc	r27, r27
 e78:	ee 1f       	adc	r30, r30
 e7a:	ff 1f       	adc	r31, r31
 e7c:	a2 17       	cp	r26, r18
 e7e:	b3 07       	cpc	r27, r19
 e80:	e4 07       	cpc	r30, r20
 e82:	f5 07       	cpc	r31, r21
 e84:	20 f0       	brcs	.+8      	; 0xe8e <__udivmodsi4_ep>
 e86:	a2 1b       	sub	r26, r18
 e88:	b3 0b       	sbc	r27, r19
 e8a:	e4 0b       	sbc	r30, r20
 e8c:	f5 0b       	sbc	r31, r21

00000e8e <__udivmodsi4_ep>:
 e8e:	66 1f       	adc	r22, r22
 e90:	77 1f       	adc	r23, r23
 e92:	88 1f       	adc	r24, r24
 e94:	99 1f       	adc	r25, r25
 e96:	1a 94       	dec	r1
 e98:	69 f7       	brne	.-38     	; 0xe74 <__udivmodsi4_loop>
 e9a:	60 95       	com	r22
 e9c:	70 95       	com	r23
 e9e:	80 95       	com	r24
 ea0:	90 95       	com	r25
 ea2:	9b 01       	movw	r18, r22
 ea4:	ac 01       	movw	r20, r24
 ea6:	bd 01       	movw	r22, r26
 ea8:	cf 01       	movw	r24, r30
 eaa:	08 95       	ret

Disassembly of section .text.libgcc.mul:

0000100c <__umulhisi3>:
    100c:	a2 9f       	mul	r26, r18
    100e:	b0 01       	movw	r22, r0
    1010:	b3 9f       	mul	r27, r19
    1012:	c0 01       	movw	r24, r0
    1014:	a3 9f       	mul	r26, r19
    1016:	70 0d       	add	r23, r0
    1018:	81 1d       	adc	r24, r1
    101a:	11 24       	eor	r1, r1
    101c:	91 1d       	adc	r25, r1
    101e:	b2 9f       	mul	r27, r18
    1020:	70 0d       	add	r23, r0
    1022:	81 1d       	adc	r24, r1
    1024:	11 24       	eor	r1, r1
    1026:	91 1d       	adc	r25, r1
    1028:	08 95       	ret

Disassembly of section .text.libgcc:

00001060 <__movmemx_qi>:
    1060:	99 27       	eor	r25, r25

00001062 <__movmemx_hi>:
    1062:	77 fd       	sbrc	r23, 7
    1064:	05 c0       	rjmp	.+10     	; 0x1070 <__movmemx_hi+0xe>
    1066:	05 90       	lpm	r0, Z+
    1068:	0d 92       	st	X+, r0
    106a:	01 97       	sbiw	r24, 0x01	; 1
    106c:	e1 f7       	brne	.-8      	; 0x1066 <__movmemx_hi+0x4>
    106e:	08 95       	ret
    1070:	01 90       	ld	r0, Z+
    1072:	0d 92       	st	X+, r0
    1074:	01 97       	sbiw	r24, 0x01	; 1
    1076:	e1 f7       	brne	.-8      	; 0x1070 <__movmemx_hi+0xe>
    1078:	08 95       	ret

Disassembly of section .text.__dummy_fini:

0000117c <_fini>:
    117c:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

0000117e <__funcs_on_exit>:
    117e:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00001180 <__simulator_exit>:
    1180:	08 95       	ret

Disassembly of section .text.exit:

000010a6 <exit>:
    10a6:	ec 01       	movw	r28, r24
    10a8:	0e 94 bf 08 	call	0x117e	; 0x117e <__funcs_on_exit>
    10ac:	0e 94 be 08 	call	0x117c	; 0x117c <_fini>
    10b0:	ce 01       	movw	r24, r28
    10b2:	0e 94 c0 08 	call	0x1180	; 0x1180 <__simulator_exit>
    10b6:	ce 01       	movw	r24, r28
    10b8:	0e 94 bc 08 	call	0x1178	; 0x1178 <_Exit>

Disassembly of section .text.atoi:

00000a46 <atoi>:
 a46:	cf 93       	push	r28
 a48:	9b 01       	movw	r18, r22
 a4a:	48 2f       	mov	r20, r24
 a4c:	f9 01       	movw	r30, r18
 a4e:	84 91       	lpm	r24, Z
 a50:	47 fd       	sbrc	r20, 7
 a52:	80 81       	ld	r24, Z
 a54:	80 32       	cpi	r24, 0x20	; 32
 a56:	c9 f1       	breq	.+114    	; 0xaca <atoi+0x84>
 a58:	68 2f       	mov	r22, r24
 a5a:	08 2e       	mov	r0, r24
 a5c:	00 0c       	add	r0, r0
 a5e:	77 0b       	sbc	r23, r23
 a60:	69 50       	subi	r22, 0x09	; 9
 a62:	71 09       	sbc	r23, r1
 a64:	65 30       	cpi	r22, 0x05	; 5
 a66:	71 05       	cpc	r23, r1
 a68:	80 f1       	brcs	.+96     	; 0xaca <atoi+0x84>
 a6a:	8b 32       	cpi	r24, 0x2B	; 43
 a6c:	49 f5       	brne	.+82     	; 0xac0 <atoi+0x7a>
 a6e:	a0 e0       	ldi	r26, 0x00	; 0
 a70:	b0 e0       	ldi	r27, 0x00	; 0
 a72:	2f 5f       	subi	r18, 0xFF	; 255
 a74:	3f 4f       	sbci	r19, 0xFF	; 255
 a76:	4f 4f       	sbci	r20, 0xFF	; 255
 a78:	02 c0       	rjmp	.+4      	; 0xa7e <atoi+0x38>
 a7a:	a0 e0       	ldi	r26, 0x00	; 0
 a7c:	b0 e0       	ldi	r27, 0x00	; 0
 a7e:	80 e0       	ldi	r24, 0x00	; 0
 a80:	90 e0       	ldi	r25, 0x00	; 0
 a82:	ca e0       	ldi	r28, 0x0A	; 10
 a84:	f9 01       	movw	r30, r18
 a86:	64 91       	lpm	r22, Z
 a88:	47 fd       	sbrc	r20, 7
 a8a:	60 81       	ld	r22, Z
 a8c:	06 2e       	mov	r0, r22
 a8e:	00 0c       	add	r0, r0
 a90:	77 0b       	sbc	r23, r23
 a92:	60 53       	subi	r22, 0x30	; 48
 a94:	71 09       	sbc	r23, r1
 a96:	6a 30       	cpi	r22, 0x0A	; 10
 a98:	71 05       	cpc	r23, r1
 a9a:	60 f4       	brcc	.+24     	; 0xab4 <atoi+0x6e>
 a9c:	c8 9f       	mul	r28, r24
 a9e:	f0 01       	movw	r30, r0
 aa0:	c9 9f       	mul	r28, r25
 aa2:	f0 0d       	add	r31, r0
 aa4:	11 24       	eor	r1, r1
 aa6:	2f 5f       	subi	r18, 0xFF	; 255
 aa8:	3f 4f       	sbci	r19, 0xFF	; 255
 aaa:	4f 4f       	sbci	r20, 0xFF	; 255
 aac:	cf 01       	movw	r24, r30
 aae:	86 1b       	sub	r24, r22
 ab0:	97 0b       	sbc	r25, r23
 ab2:	e8 cf       	rjmp	.-48     	; 0xa84 <atoi+0x3e>
 ab4:	ab 2b       	or	r26, r27
 ab6:	69 f4       	brne	.+26     	; 0xad2 <atoi+0x8c>
 ab8:	91 95       	neg	r25
 aba:	81 95       	neg	r24
 abc:	91 09       	sbc	r25, r1
 abe:	09 c0       	rjmp	.+18     	; 0xad2 <atoi+0x8c>
 ac0:	8d 32       	cpi	r24, 0x2D	; 45
 ac2:	d9 f6       	brne	.-74     	; 0xa7a <atoi+0x34>
 ac4:	a1 e0       	ldi	r26, 0x01	; 1
 ac6:	b0 e0       	ldi	r27, 0x00	; 0
 ac8:	d4 cf       	rjmp	.-88     	; 0xa72 <atoi+0x2c>
 aca:	2f 5f       	subi	r18, 0xFF	; 255
 acc:	3f 4f       	sbci	r19, 0xFF	; 255
 ace:	4f 4f       	sbci	r20, 0xFF	; 255
 ad0:	bd cf       	rjmp	.-134    	; 0xa4c <atoi+0x6>
 ad2:	cf 91       	pop	r28
 ad4:	08 95       	ret

Disassembly of section .text.memcpy:

00000f16 <memcpy>:
 f16:	cf 92       	push	r12
 f18:	df 92       	push	r13
 f1a:	ef 92       	push	r14
 f1c:	6a 01       	movw	r12, r20
 f1e:	e6 2e       	mov	r14, r22
 f20:	dc 01       	movw	r26, r24
 f22:	28 0f       	add	r18, r24
 f24:	39 1f       	adc	r19, r25
 f26:	a2 17       	cp	r26, r18
 f28:	b3 07       	cpc	r27, r19
 f2a:	51 f0       	breq	.+20     	; 0xf40 <memcpy+0x2a>
 f2c:	f6 01       	movw	r30, r12
 f2e:	44 91       	lpm	r20, Z
 f30:	e7 fc       	sbrc	r14, 7
 f32:	40 81       	ld	r20, Z
 f34:	4d 93       	st	X+, r20
 f36:	4f ef       	ldi	r20, 0xFF	; 255
 f38:	c4 1a       	sub	r12, r20
 f3a:	d4 0a       	sbc	r13, r20
 f3c:	e4 0a       	sbc	r14, r20
 f3e:	f3 cf       	rjmp	.-26     	; 0xf26 <memcpy+0x10>
 f40:	ef 90       	pop	r14
 f42:	df 90       	pop	r13
 f44:	cf 90       	pop	r12
 f46:	08 95       	ret

Disassembly of section .text.strlen:

00000f74 <strlen>:
 f74:	cf 92       	push	r12
 f76:	df 92       	push	r13
 f78:	ef 92       	push	r14
 f7a:	6b 01       	movw	r12, r22
 f7c:	e8 2e       	mov	r14, r24
 f7e:	a8 2f       	mov	r26, r24
 f80:	cb 01       	movw	r24, r22
 f82:	fc 01       	movw	r30, r24
 f84:	24 91       	lpm	r18, Z
 f86:	a7 fd       	sbrc	r26, 7
 f88:	20 81       	ld	r18, Z
 f8a:	22 23       	and	r18, r18
 f8c:	19 f0       	breq	.+6      	; 0xf94 <strlen+0x20>
 f8e:	01 96       	adiw	r24, 0x01	; 1
 f90:	a1 1d       	adc	r26, r1
 f92:	f7 cf       	rjmp	.-18     	; 0xf82 <strlen+0xe>
 f94:	8c 19       	sub	r24, r12
 f96:	9d 09       	sbc	r25, r13
 f98:	ef 90       	pop	r14
 f9a:	df 90       	pop	r13
 f9c:	cf 90       	pop	r12
 f9e:	08 95       	ret

Disassembly of section .text.strncmp:

00000b50 <strncmp>:
 b50:	cf 92       	push	r12
 b52:	df 92       	push	r13
 b54:	ef 92       	push	r14
 b56:	0f 93       	push	r16
 b58:	1f 93       	push	r17
 b5a:	6b 01       	movw	r12, r22
 b5c:	e8 2e       	mov	r14, r24
 b5e:	01 15       	cp	r16, r1
 b60:	11 05       	cpc	r17, r1
 b62:	19 f1       	breq	.+70     	; 0xbaa <strncmp+0x5a>
 b64:	01 50       	subi	r16, 0x01	; 1
 b66:	11 09       	sbc	r17, r1
 b68:	f6 01       	movw	r30, r12
 b6a:	84 91       	lpm	r24, Z
 b6c:	e7 fc       	sbrc	r14, 7
 b6e:	80 81       	ld	r24, Z
 b70:	88 23       	and	r24, r24
 b72:	99 f0       	breq	.+38     	; 0xb9a <strncmp+0x4a>
 b74:	f9 01       	movw	r30, r18
 b76:	94 91       	lpm	r25, Z
 b78:	47 fd       	sbrc	r20, 7
 b7a:	90 81       	ld	r25, Z
 b7c:	99 23       	and	r25, r25
 b7e:	69 f0       	breq	.+26     	; 0xb9a <strncmp+0x4a>
 b80:	01 15       	cp	r16, r1
 b82:	11 05       	cpc	r17, r1
 b84:	51 f0       	breq	.+20     	; 0xb9a <strncmp+0x4a>
 b86:	89 13       	cpse	r24, r25
 b88:	08 c0       	rjmp	.+16     	; 0xb9a <strncmp+0x4a>
 b8a:	8f ef       	ldi	r24, 0xFF	; 255
 b8c:	c8 1a       	sub	r12, r24
 b8e:	d8 0a       	sbc	r13, r24
 b90:	e8 0a       	sbc	r14, r24
 b92:	2f 5f       	subi	r18, 0xFF	; 255
 b94:	3f 4f       	sbci	r19, 0xFF	; 255
 b96:	4f 4f       	sbci	r20, 0xFF	; 255
 b98:	e5 cf       	rjmp	.-54     	; 0xb64 <strncmp+0x14>
 b9a:	90 e0       	ldi	r25, 0x00	; 0
 b9c:	f9 01       	movw	r30, r18
 b9e:	24 91       	lpm	r18, Z
 ba0:	47 fd       	sbrc	r20, 7
 ba2:	20 81       	ld	r18, Z
 ba4:	82 1b       	sub	r24, r18
 ba6:	91 09       	sbc	r25, r1
 ba8:	02 c0       	rjmp	.+4      	; 0xbae <strncmp+0x5e>
 baa:	80 e0       	ldi	r24, 0x00	; 0
 bac:	90 e0       	ldi	r25, 0x00	; 0
 bae:	1f 91       	pop	r17
 bb0:	0f 91       	pop	r16
 bb2:	ef 90       	pop	r14
 bb4:	df 90       	pop	r13
 bb6:	cf 90       	pop	r12
 bb8:	08 95       	ret

Disassembly of section .text._Exit:

00001178 <_Exit>:
    1178:	0e 94 74 00 	call	0xe8	; 0xe8 <_exit>
