    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT5_PC0
LED__0__PORT EQU 5
LED__0__SHIFT EQU 0
LED__1__MASK EQU 0x02
LED__1__PC EQU CYREG_PRT5_PC1
LED__1__PORT EQU 5
LED__1__SHIFT EQU 1
LED__2__MASK EQU 0x04
LED__2__PC EQU CYREG_PRT5_PC2
LED__2__PORT EQU 5
LED__2__SHIFT EQU 2
LED__3__MASK EQU 0x08
LED__3__PC EQU CYREG_PRT5_PC3
LED__3__PORT EQU 5
LED__3__SHIFT EQU 3
LED__AG EQU CYREG_PRT5_AG
LED__AMUX EQU CYREG_PRT5_AMUX
LED__BIE EQU CYREG_PRT5_BIE
LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED__BYP EQU CYREG_PRT5_BYP
LED__CTL EQU CYREG_PRT5_CTL
LED__DM0 EQU CYREG_PRT5_DM0
LED__DM1 EQU CYREG_PRT5_DM1
LED__DM2 EQU CYREG_PRT5_DM2
LED__DR EQU CYREG_PRT5_DR
LED__INP_DIS EQU CYREG_PRT5_INP_DIS
LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT5_LCD_EN
LED__PORT EQU 5
LED__PRT EQU CYREG_PRT5_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED__PS EQU CYREG_PRT5_PS
LED__SLW EQU CYREG_PRT5_SLW

; Rx_1
Rx_1__0__MASK EQU 0x80
Rx_1__0__PC EQU CYREG_PRT1_PC7
Rx_1__0__PORT EQU 1
Rx_1__0__SHIFT EQU 7
Rx_1__AG EQU CYREG_PRT1_AG
Rx_1__AMUX EQU CYREG_PRT1_AMUX
Rx_1__BIE EQU CYREG_PRT1_BIE
Rx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_1__BYP EQU CYREG_PRT1_BYP
Rx_1__CTL EQU CYREG_PRT1_CTL
Rx_1__DM0 EQU CYREG_PRT1_DM0
Rx_1__DM1 EQU CYREG_PRT1_DM1
Rx_1__DM2 EQU CYREG_PRT1_DM2
Rx_1__DR EQU CYREG_PRT1_DR
Rx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_1__MASK EQU 0x80
Rx_1__PORT EQU 1
Rx_1__PRT EQU CYREG_PRT1_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_1__PS EQU CYREG_PRT1_PS
Rx_1__SHIFT EQU 7
Rx_1__SLW EQU CYREG_PRT1_SLW

; Tx_1
Tx_1__0__MASK EQU 0x40
Tx_1__0__PC EQU CYREG_PRT1_PC6
Tx_1__0__PORT EQU 1
Tx_1__0__SHIFT EQU 6
Tx_1__AG EQU CYREG_PRT1_AG
Tx_1__AMUX EQU CYREG_PRT1_AMUX
Tx_1__BIE EQU CYREG_PRT1_BIE
Tx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_1__BYP EQU CYREG_PRT1_BYP
Tx_1__CTL EQU CYREG_PRT1_CTL
Tx_1__DM0 EQU CYREG_PRT1_DM0
Tx_1__DM1 EQU CYREG_PRT1_DM1
Tx_1__DM2 EQU CYREG_PRT1_DM2
Tx_1__DR EQU CYREG_PRT1_DR
Tx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_1__MASK EQU 0x40
Tx_1__PORT EQU 1
Tx_1__PRT EQU CYREG_PRT1_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_1__PS EQU CYREG_PRT1_PS
Tx_1__SHIFT EQU 6
Tx_1__SLW EQU CYREG_PRT1_SLW

; DIPSW
DIPSW__0__AG EQU CYREG_PRT12_AG
DIPSW__0__BIE EQU CYREG_PRT12_BIE
DIPSW__0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DIPSW__0__BYP EQU CYREG_PRT12_BYP
DIPSW__0__DM0 EQU CYREG_PRT12_DM0
DIPSW__0__DM1 EQU CYREG_PRT12_DM1
DIPSW__0__DM2 EQU CYREG_PRT12_DM2
DIPSW__0__DR EQU CYREG_PRT12_DR
DIPSW__0__INP_DIS EQU CYREG_PRT12_INP_DIS
DIPSW__0__MASK EQU 0x40
DIPSW__0__PC EQU CYREG_PRT12_PC6
DIPSW__0__PORT EQU 12
DIPSW__0__PRT EQU CYREG_PRT12_PRT
DIPSW__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DIPSW__0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DIPSW__0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DIPSW__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DIPSW__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DIPSW__0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DIPSW__0__PS EQU CYREG_PRT12_PS
DIPSW__0__SHIFT EQU 6
DIPSW__0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DIPSW__0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DIPSW__0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DIPSW__0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DIPSW__0__SLW EQU CYREG_PRT12_SLW
DIPSW__1__AG EQU CYREG_PRT12_AG
DIPSW__1__BIE EQU CYREG_PRT12_BIE
DIPSW__1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DIPSW__1__BYP EQU CYREG_PRT12_BYP
DIPSW__1__DM0 EQU CYREG_PRT12_DM0
DIPSW__1__DM1 EQU CYREG_PRT12_DM1
DIPSW__1__DM2 EQU CYREG_PRT12_DM2
DIPSW__1__DR EQU CYREG_PRT12_DR
DIPSW__1__INP_DIS EQU CYREG_PRT12_INP_DIS
DIPSW__1__MASK EQU 0x80
DIPSW__1__PC EQU CYREG_PRT12_PC7
DIPSW__1__PORT EQU 12
DIPSW__1__PRT EQU CYREG_PRT12_PRT
DIPSW__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DIPSW__1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DIPSW__1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DIPSW__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DIPSW__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DIPSW__1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DIPSW__1__PS EQU CYREG_PRT12_PS
DIPSW__1__SHIFT EQU 7
DIPSW__1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DIPSW__1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DIPSW__1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DIPSW__1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DIPSW__1__SLW EQU CYREG_PRT12_SLW
DIPSW__2__AG EQU CYREG_PRT5_AG
DIPSW__2__AMUX EQU CYREG_PRT5_AMUX
DIPSW__2__BIE EQU CYREG_PRT5_BIE
DIPSW__2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DIPSW__2__BYP EQU CYREG_PRT5_BYP
DIPSW__2__CTL EQU CYREG_PRT5_CTL
DIPSW__2__DM0 EQU CYREG_PRT5_DM0
DIPSW__2__DM1 EQU CYREG_PRT5_DM1
DIPSW__2__DM2 EQU CYREG_PRT5_DM2
DIPSW__2__DR EQU CYREG_PRT5_DR
DIPSW__2__INP_DIS EQU CYREG_PRT5_INP_DIS
DIPSW__2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DIPSW__2__LCD_EN EQU CYREG_PRT5_LCD_EN
DIPSW__2__MASK EQU 0x10
DIPSW__2__PC EQU CYREG_PRT5_PC4
DIPSW__2__PORT EQU 5
DIPSW__2__PRT EQU CYREG_PRT5_PRT
DIPSW__2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DIPSW__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DIPSW__2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DIPSW__2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DIPSW__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DIPSW__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DIPSW__2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DIPSW__2__PS EQU CYREG_PRT5_PS
DIPSW__2__SHIFT EQU 4
DIPSW__2__SLW EQU CYREG_PRT5_SLW
DIPSW__3__AG EQU CYREG_PRT5_AG
DIPSW__3__AMUX EQU CYREG_PRT5_AMUX
DIPSW__3__BIE EQU CYREG_PRT5_BIE
DIPSW__3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DIPSW__3__BYP EQU CYREG_PRT5_BYP
DIPSW__3__CTL EQU CYREG_PRT5_CTL
DIPSW__3__DM0 EQU CYREG_PRT5_DM0
DIPSW__3__DM1 EQU CYREG_PRT5_DM1
DIPSW__3__DM2 EQU CYREG_PRT5_DM2
DIPSW__3__DR EQU CYREG_PRT5_DR
DIPSW__3__INP_DIS EQU CYREG_PRT5_INP_DIS
DIPSW__3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DIPSW__3__LCD_EN EQU CYREG_PRT5_LCD_EN
DIPSW__3__MASK EQU 0x20
DIPSW__3__PC EQU CYREG_PRT5_PC5
DIPSW__3__PORT EQU 5
DIPSW__3__PRT EQU CYREG_PRT5_PRT
DIPSW__3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DIPSW__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DIPSW__3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DIPSW__3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DIPSW__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DIPSW__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DIPSW__3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DIPSW__3__PS EQU CYREG_PRT5_PS
DIPSW__3__SHIFT EQU 5
DIPSW__3__SLW EQU CYREG_PRT5_SLW

; USBFS_arb_int
USBFS_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_arb_int__INTC_MASK EQU 0x400000
USBFS_arb_int__INTC_NUMBER EQU 22
USBFS_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_bus_reset
USBFS_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_bus_reset__INTC_MASK EQU 0x800000
USBFS_bus_reset__INTC_NUMBER EQU 23
USBFS_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_Dm
USBFS_Dm__0__MASK EQU 0x80
USBFS_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_Dm__0__PORT EQU 15
USBFS_Dm__0__SHIFT EQU 7
USBFS_Dm__AG EQU CYREG_PRT15_AG
USBFS_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_Dm__DR EQU CYREG_PRT15_DR
USBFS_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dm__MASK EQU 0x80
USBFS_Dm__PORT EQU 15
USBFS_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dm__PS EQU CYREG_PRT15_PS
USBFS_Dm__SHIFT EQU 7
USBFS_Dm__SLW EQU CYREG_PRT15_SLW

; USBFS_Dp
USBFS_Dp__0__MASK EQU 0x40
USBFS_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_Dp__0__PORT EQU 15
USBFS_Dp__0__SHIFT EQU 6
USBFS_Dp__AG EQU CYREG_PRT15_AG
USBFS_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_Dp__DR EQU CYREG_PRT15_DR
USBFS_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dp__MASK EQU 0x40
USBFS_Dp__PORT EQU 15
USBFS_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dp__PS EQU CYREG_PRT15_PS
USBFS_Dp__SHIFT EQU 6
USBFS_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBFS_dp_int
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_dp_int__INTC_MASK EQU 0x1000
USBFS_dp_int__INTC_NUMBER EQU 12
USBFS_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_0
USBFS_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_0__INTC_MASK EQU 0x1000000
USBFS_ep_0__INTC_NUMBER EQU 24
USBFS_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_1
USBFS_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_1__INTC_MASK EQU 0x01
USBFS_ep_1__INTC_NUMBER EQU 0
USBFS_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBFS_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_2
USBFS_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_2__INTC_MASK EQU 0x02
USBFS_ep_2__INTC_NUMBER EQU 1
USBFS_ep_2__INTC_PRIOR_NUM EQU 7
USBFS_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBFS_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_sof_int
USBFS_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_sof_int__INTC_MASK EQU 0x200000
USBFS_sof_int__INTC_NUMBER EQU 21
USBFS_sof_int__INTC_PRIOR_NUM EQU 7
USBFS_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBFS_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_USB
USBFS_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_USB__CR0 EQU CYREG_USB_CR0
USBFS_USB__CR1 EQU CYREG_USB_CR1
USBFS_USB__CWA EQU CYREG_USB_CWA
USBFS_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_USB__PM_ACT_MSK EQU 0x01
USBFS_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_USB__PM_STBY_MSK EQU 0x01
USBFS_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; BUSCLK
BUSCLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
BUSCLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
BUSCLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
BUSCLK__CFG2_SRC_SEL_MASK EQU 0x07
BUSCLK__INDEX EQU 0x01
BUSCLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
BUSCLK__PM_ACT_MSK EQU 0x02
BUSCLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
BUSCLK__PM_STBY_MSK EQU 0x02

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

; WAITCLK
WAITCLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
WAITCLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
WAITCLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
WAITCLK__CFG2_SRC_SEL_MASK EQU 0x07
WAITCLK__INDEX EQU 0x02
WAITCLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WAITCLK__PM_ACT_MSK EQU 0x04
WAITCLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WAITCLK__PM_STBY_MSK EQU 0x04

; CBUS_BHE
CBUS_BHE__0__MASK EQU 0x10
CBUS_BHE__0__PC EQU CYREG_PRT3_PC4
CBUS_BHE__0__PORT EQU 3
CBUS_BHE__0__SHIFT EQU 4
CBUS_BHE__AG EQU CYREG_PRT3_AG
CBUS_BHE__AMUX EQU CYREG_PRT3_AMUX
CBUS_BHE__BIE EQU CYREG_PRT3_BIE
CBUS_BHE__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CBUS_BHE__BYP EQU CYREG_PRT3_BYP
CBUS_BHE__CTL EQU CYREG_PRT3_CTL
CBUS_BHE__DM0 EQU CYREG_PRT3_DM0
CBUS_BHE__DM1 EQU CYREG_PRT3_DM1
CBUS_BHE__DM2 EQU CYREG_PRT3_DM2
CBUS_BHE__DR EQU CYREG_PRT3_DR
CBUS_BHE__INP_DIS EQU CYREG_PRT3_INP_DIS
CBUS_BHE__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CBUS_BHE__LCD_EN EQU CYREG_PRT3_LCD_EN
CBUS_BHE__MASK EQU 0x10
CBUS_BHE__PORT EQU 3
CBUS_BHE__PRT EQU CYREG_PRT3_PRT
CBUS_BHE__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CBUS_BHE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CBUS_BHE__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CBUS_BHE__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CBUS_BHE__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CBUS_BHE__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CBUS_BHE__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CBUS_BHE__PS EQU CYREG_PRT3_PS
CBUS_BHE__SHIFT EQU 4
CBUS_BHE__SLW EQU CYREG_PRT3_SLW

; CBUS_IOR
CBUS_IOR__0__MASK EQU 0x02
CBUS_IOR__0__PC EQU CYREG_PRT12_PC1
CBUS_IOR__0__PORT EQU 12
CBUS_IOR__0__SHIFT EQU 1
CBUS_IOR__AG EQU CYREG_PRT12_AG
CBUS_IOR__BIE EQU CYREG_PRT12_BIE
CBUS_IOR__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CBUS_IOR__BYP EQU CYREG_PRT12_BYP
CBUS_IOR__DM0 EQU CYREG_PRT12_DM0
CBUS_IOR__DM1 EQU CYREG_PRT12_DM1
CBUS_IOR__DM2 EQU CYREG_PRT12_DM2
CBUS_IOR__DR EQU CYREG_PRT12_DR
CBUS_IOR__INP_DIS EQU CYREG_PRT12_INP_DIS
CBUS_IOR__MASK EQU 0x02
CBUS_IOR__PORT EQU 12
CBUS_IOR__PRT EQU CYREG_PRT12_PRT
CBUS_IOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CBUS_IOR__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CBUS_IOR__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CBUS_IOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CBUS_IOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CBUS_IOR__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CBUS_IOR__PS EQU CYREG_PRT12_PS
CBUS_IOR__SHIFT EQU 1
CBUS_IOR__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CBUS_IOR__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CBUS_IOR__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CBUS_IOR__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CBUS_IOR__SLW EQU CYREG_PRT12_SLW

; CBUS_IOW
CBUS_IOW__0__MASK EQU 0x80
CBUS_IOW__0__PC EQU CYREG_PRT3_PC7
CBUS_IOW__0__PORT EQU 3
CBUS_IOW__0__SHIFT EQU 7
CBUS_IOW__AG EQU CYREG_PRT3_AG
CBUS_IOW__AMUX EQU CYREG_PRT3_AMUX
CBUS_IOW__BIE EQU CYREG_PRT3_BIE
CBUS_IOW__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CBUS_IOW__BYP EQU CYREG_PRT3_BYP
CBUS_IOW__CTL EQU CYREG_PRT3_CTL
CBUS_IOW__DM0 EQU CYREG_PRT3_DM0
CBUS_IOW__DM1 EQU CYREG_PRT3_DM1
CBUS_IOW__DM2 EQU CYREG_PRT3_DM2
CBUS_IOW__DR EQU CYREG_PRT3_DR
CBUS_IOW__INP_DIS EQU CYREG_PRT3_INP_DIS
CBUS_IOW__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CBUS_IOW__LCD_EN EQU CYREG_PRT3_LCD_EN
CBUS_IOW__MASK EQU 0x80
CBUS_IOW__PORT EQU 3
CBUS_IOW__PRT EQU CYREG_PRT3_PRT
CBUS_IOW__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CBUS_IOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CBUS_IOW__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CBUS_IOW__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CBUS_IOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CBUS_IOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CBUS_IOW__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CBUS_IOW__PS EQU CYREG_PRT3_PS
CBUS_IOW__SHIFT EQU 7
CBUS_IOW__SLW EQU CYREG_PRT3_SLW

; CBUS_MRC
CBUS_MRC__0__MASK EQU 0x40
CBUS_MRC__0__PC EQU CYREG_PRT3_PC6
CBUS_MRC__0__PORT EQU 3
CBUS_MRC__0__SHIFT EQU 6
CBUS_MRC__AG EQU CYREG_PRT3_AG
CBUS_MRC__AMUX EQU CYREG_PRT3_AMUX
CBUS_MRC__BIE EQU CYREG_PRT3_BIE
CBUS_MRC__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CBUS_MRC__BYP EQU CYREG_PRT3_BYP
CBUS_MRC__CTL EQU CYREG_PRT3_CTL
CBUS_MRC__DM0 EQU CYREG_PRT3_DM0
CBUS_MRC__DM1 EQU CYREG_PRT3_DM1
CBUS_MRC__DM2 EQU CYREG_PRT3_DM2
CBUS_MRC__DR EQU CYREG_PRT3_DR
CBUS_MRC__INP_DIS EQU CYREG_PRT3_INP_DIS
CBUS_MRC__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CBUS_MRC__LCD_EN EQU CYREG_PRT3_LCD_EN
CBUS_MRC__MASK EQU 0x40
CBUS_MRC__PORT EQU 3
CBUS_MRC__PRT EQU CYREG_PRT3_PRT
CBUS_MRC__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CBUS_MRC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CBUS_MRC__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CBUS_MRC__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CBUS_MRC__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CBUS_MRC__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CBUS_MRC__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CBUS_MRC__PS EQU CYREG_PRT3_PS
CBUS_MRC__SHIFT EQU 6
CBUS_MRC__SLW EQU CYREG_PRT3_SLW

; CBUS_MWC
CBUS_MWC__0__MASK EQU 0x20
CBUS_MWC__0__PC EQU CYREG_PRT3_PC5
CBUS_MWC__0__PORT EQU 3
CBUS_MWC__0__SHIFT EQU 5
CBUS_MWC__AG EQU CYREG_PRT3_AG
CBUS_MWC__AMUX EQU CYREG_PRT3_AMUX
CBUS_MWC__BIE EQU CYREG_PRT3_BIE
CBUS_MWC__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CBUS_MWC__BYP EQU CYREG_PRT3_BYP
CBUS_MWC__CTL EQU CYREG_PRT3_CTL
CBUS_MWC__DM0 EQU CYREG_PRT3_DM0
CBUS_MWC__DM1 EQU CYREG_PRT3_DM1
CBUS_MWC__DM2 EQU CYREG_PRT3_DM2
CBUS_MWC__DR EQU CYREG_PRT3_DR
CBUS_MWC__INP_DIS EQU CYREG_PRT3_INP_DIS
CBUS_MWC__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CBUS_MWC__LCD_EN EQU CYREG_PRT3_LCD_EN
CBUS_MWC__MASK EQU 0x20
CBUS_MWC__PORT EQU 3
CBUS_MWC__PRT EQU CYREG_PRT3_PRT
CBUS_MWC__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CBUS_MWC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CBUS_MWC__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CBUS_MWC__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CBUS_MWC__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CBUS_MWC__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CBUS_MWC__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CBUS_MWC__PS EQU CYREG_PRT3_PS
CBUS_MWC__SHIFT EQU 5
CBUS_MWC__SLW EQU CYREG_PRT3_SLW

; CBUS_MWE
CBUS_MWE__0__MASK EQU 0x08
CBUS_MWE__0__PC EQU CYREG_PRT3_PC3
CBUS_MWE__0__PORT EQU 3
CBUS_MWE__0__SHIFT EQU 3
CBUS_MWE__AG EQU CYREG_PRT3_AG
CBUS_MWE__AMUX EQU CYREG_PRT3_AMUX
CBUS_MWE__BIE EQU CYREG_PRT3_BIE
CBUS_MWE__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CBUS_MWE__BYP EQU CYREG_PRT3_BYP
CBUS_MWE__CTL EQU CYREG_PRT3_CTL
CBUS_MWE__DM0 EQU CYREG_PRT3_DM0
CBUS_MWE__DM1 EQU CYREG_PRT3_DM1
CBUS_MWE__DM2 EQU CYREG_PRT3_DM2
CBUS_MWE__DR EQU CYREG_PRT3_DR
CBUS_MWE__INP_DIS EQU CYREG_PRT3_INP_DIS
CBUS_MWE__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CBUS_MWE__LCD_EN EQU CYREG_PRT3_LCD_EN
CBUS_MWE__MASK EQU 0x08
CBUS_MWE__PORT EQU 3
CBUS_MWE__PRT EQU CYREG_PRT3_PRT
CBUS_MWE__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CBUS_MWE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CBUS_MWE__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CBUS_MWE__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CBUS_MWE__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CBUS_MWE__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CBUS_MWE__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CBUS_MWE__PS EQU CYREG_PRT3_PS
CBUS_MWE__SHIFT EQU 3
CBUS_MWE__SLW EQU CYREG_PRT3_SLW

; CBUS_SCLK
CBUS_SCLK__0__MASK EQU 0x02
CBUS_SCLK__0__PC EQU CYREG_PRT3_PC1
CBUS_SCLK__0__PORT EQU 3
CBUS_SCLK__0__SHIFT EQU 1
CBUS_SCLK__AG EQU CYREG_PRT3_AG
CBUS_SCLK__AMUX EQU CYREG_PRT3_AMUX
CBUS_SCLK__BIE EQU CYREG_PRT3_BIE
CBUS_SCLK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CBUS_SCLK__BYP EQU CYREG_PRT3_BYP
CBUS_SCLK__CTL EQU CYREG_PRT3_CTL
CBUS_SCLK__DM0 EQU CYREG_PRT3_DM0
CBUS_SCLK__DM1 EQU CYREG_PRT3_DM1
CBUS_SCLK__DM2 EQU CYREG_PRT3_DM2
CBUS_SCLK__DR EQU CYREG_PRT3_DR
CBUS_SCLK__INP_DIS EQU CYREG_PRT3_INP_DIS
CBUS_SCLK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CBUS_SCLK__LCD_EN EQU CYREG_PRT3_LCD_EN
CBUS_SCLK__MASK EQU 0x02
CBUS_SCLK__PORT EQU 3
CBUS_SCLK__PRT EQU CYREG_PRT3_PRT
CBUS_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CBUS_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CBUS_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CBUS_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CBUS_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CBUS_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CBUS_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CBUS_SCLK__PS EQU CYREG_PRT3_PS
CBUS_SCLK__SHIFT EQU 1
CBUS_SCLK__SLW EQU CYREG_PRT3_SLW

; SWReadClk
SWReadClk__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
SWReadClk__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
SWReadClk__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
SWReadClk__CFG2_SRC_SEL_MASK EQU 0x07
SWReadClk__INDEX EQU 0x04
SWReadClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SWReadClk__PM_ACT_MSK EQU 0x10
SWReadClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SWReadClk__PM_STBY_MSK EQU 0x10

; TickTimer_TimerHW
TickTimer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
TickTimer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
TickTimer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
TickTimer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
TickTimer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
TickTimer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
TickTimer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
TickTimer_TimerHW__PER0 EQU CYREG_TMR0_PER0
TickTimer_TimerHW__PER1 EQU CYREG_TMR0_PER1
TickTimer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
TickTimer_TimerHW__PM_ACT_MSK EQU 0x01
TickTimer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
TickTimer_TimerHW__PM_STBY_MSK EQU 0x01
TickTimer_TimerHW__RT0 EQU CYREG_TMR0_RT0
TickTimer_TimerHW__RT1 EQU CYREG_TMR0_RT1
TickTimer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; CBUS_IORDY
CBUS_IORDY__0__MASK EQU 0x04
CBUS_IORDY__0__PC EQU CYREG_PRT3_PC2
CBUS_IORDY__0__PORT EQU 3
CBUS_IORDY__0__SHIFT EQU 2
CBUS_IORDY__AG EQU CYREG_PRT3_AG
CBUS_IORDY__AMUX EQU CYREG_PRT3_AMUX
CBUS_IORDY__BIE EQU CYREG_PRT3_BIE
CBUS_IORDY__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CBUS_IORDY__BYP EQU CYREG_PRT3_BYP
CBUS_IORDY__CTL EQU CYREG_PRT3_CTL
CBUS_IORDY__DM0 EQU CYREG_PRT3_DM0
CBUS_IORDY__DM1 EQU CYREG_PRT3_DM1
CBUS_IORDY__DM2 EQU CYREG_PRT3_DM2
CBUS_IORDY__DR EQU CYREG_PRT3_DR
CBUS_IORDY__INP_DIS EQU CYREG_PRT3_INP_DIS
CBUS_IORDY__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CBUS_IORDY__LCD_EN EQU CYREG_PRT3_LCD_EN
CBUS_IORDY__MASK EQU 0x04
CBUS_IORDY__PORT EQU 3
CBUS_IORDY__PRT EQU CYREG_PRT3_PRT
CBUS_IORDY__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CBUS_IORDY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CBUS_IORDY__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CBUS_IORDY__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CBUS_IORDY__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CBUS_IORDY__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CBUS_IORDY__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CBUS_IORDY__PS EQU CYREG_PRT3_PS
CBUS_IORDY__SHIFT EQU 2
CBUS_IORDY__SLW EQU CYREG_PRT3_SLW

; CBUS_RESET
CBUS_RESET__0__MASK EQU 0x01
CBUS_RESET__0__PC EQU CYREG_PRT12_PC0
CBUS_RESET__0__PORT EQU 12
CBUS_RESET__0__SHIFT EQU 0
CBUS_RESET__AG EQU CYREG_PRT12_AG
CBUS_RESET__BIE EQU CYREG_PRT12_BIE
CBUS_RESET__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CBUS_RESET__BYP EQU CYREG_PRT12_BYP
CBUS_RESET__DM0 EQU CYREG_PRT12_DM0
CBUS_RESET__DM1 EQU CYREG_PRT12_DM1
CBUS_RESET__DM2 EQU CYREG_PRT12_DM2
CBUS_RESET__DR EQU CYREG_PRT12_DR
CBUS_RESET__INP_DIS EQU CYREG_PRT12_INP_DIS
CBUS_RESET__MASK EQU 0x01
CBUS_RESET__PORT EQU 12
CBUS_RESET__PRT EQU CYREG_PRT12_PRT
CBUS_RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CBUS_RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CBUS_RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CBUS_RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CBUS_RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CBUS_RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CBUS_RESET__PS EQU CYREG_PRT12_PS
CBUS_RESET__SHIFT EQU 0
CBUS_RESET__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CBUS_RESET__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CBUS_RESET__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CBUS_RESET__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CBUS_RESET__SLW EQU CYREG_PRT12_SLW

; LEDControl
LEDControl_Sync_ctrl_reg__0__MASK EQU 0x01
LEDControl_Sync_ctrl_reg__0__POS EQU 0
LEDControl_Sync_ctrl_reg__1__MASK EQU 0x02
LEDControl_Sync_ctrl_reg__1__POS EQU 1
LEDControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
LEDControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
LEDControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
LEDControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
LEDControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
LEDControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
LEDControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
LEDControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
LEDControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
LEDControl_Sync_ctrl_reg__2__MASK EQU 0x04
LEDControl_Sync_ctrl_reg__2__POS EQU 2
LEDControl_Sync_ctrl_reg__3__MASK EQU 0x08
LEDControl_Sync_ctrl_reg__3__POS EQU 3
LEDControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
LEDControl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
LEDControl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
LEDControl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
LEDControl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
LEDControl_Sync_ctrl_reg__MASK EQU 0x0F
LEDControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
LEDControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
LEDControl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

; CBUSControl
CBUSControl_Lsb__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
CBUSControl_Lsb__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
CBUSControl_Lsb__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
CBUSControl_Lsb__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
CBUSControl_Lsb__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
CBUSControl_Lsb__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
CBUSControl_Lsb__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
CBUSControl_Lsb__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
CBUSControl_Lsb__A0_REG EQU CYREG_B0_UDB14_A0
CBUSControl_Lsb__A1_REG EQU CYREG_B0_UDB14_A1
CBUSControl_Lsb__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
CBUSControl_Lsb__D0_REG EQU CYREG_B0_UDB14_D0
CBUSControl_Lsb__D1_REG EQU CYREG_B0_UDB14_D1
CBUSControl_Lsb__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
CBUSControl_Lsb__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
CBUSControl_Lsb__F0_REG EQU CYREG_B0_UDB14_F0
CBUSControl_Lsb__F1_REG EQU CYREG_B0_UDB14_F1
CBUSControl_Lsb__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
CBUSControl_Lsb__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
CBUSControl_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
CBUSControl_Lsb_PO__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
CBUSControl_Lsb_PO__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
CBUSControl_Lsb_PO__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
CBUSControl_Lsb_PO__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
CBUSControl_Lsb_PO__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
CBUSControl_Lsb_PO__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
CBUSControl_Lsb_PO__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
CBUSControl_Lsb_PO__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
CBUSControl_Lsb_PO__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
CBUSControl_Lsb_PO__CONTROL_REG EQU CYREG_B0_UDB14_CTL
CBUSControl_Lsb_PO__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
CBUSControl_Lsb_PO__COUNT_REG EQU CYREG_B0_UDB14_CTL
CBUSControl_Lsb_PO__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
CBUSControl_Lsb_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
CBUSControl_Lsb_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
CBUSControl_Lsb_PO__PERIOD_REG EQU CYREG_B0_UDB14_MSK
CBUSControl_LsbReg__0__MASK EQU 0x01
CBUSControl_LsbReg__0__POS EQU 0
CBUSControl_LsbReg__1__MASK EQU 0x02
CBUSControl_LsbReg__1__POS EQU 1
CBUSControl_LsbReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
CBUSControl_LsbReg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
CBUSControl_LsbReg__2__MASK EQU 0x04
CBUSControl_LsbReg__2__POS EQU 2
CBUSControl_LsbReg__3__MASK EQU 0x08
CBUSControl_LsbReg__3__POS EQU 3
CBUSControl_LsbReg__4__MASK EQU 0x10
CBUSControl_LsbReg__4__POS EQU 4
CBUSControl_LsbReg__5__MASK EQU 0x20
CBUSControl_LsbReg__5__POS EQU 5
CBUSControl_LsbReg__6__MASK EQU 0x40
CBUSControl_LsbReg__6__POS EQU 6
CBUSControl_LsbReg__7__MASK EQU 0x80
CBUSControl_LsbReg__7__POS EQU 7
CBUSControl_LsbReg__MASK EQU 0xFF
CBUSControl_LsbReg__MASK_REG EQU CYREG_B0_UDB14_MSK
CBUSControl_LsbReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
CBUSControl_LsbReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
CBUSControl_LsbReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
CBUSControl_LsbReg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
CBUSControl_LsbReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
CBUSControl_LsbReg__STATUS_REG EQU CYREG_B0_UDB14_ST
CBUSControl_Msb__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
CBUSControl_Msb__A0_REG EQU CYREG_B0_UDB15_A0
CBUSControl_Msb__A1_REG EQU CYREG_B0_UDB15_A1
CBUSControl_Msb__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
CBUSControl_Msb__D0_REG EQU CYREG_B0_UDB15_D0
CBUSControl_Msb__D1_REG EQU CYREG_B0_UDB15_D1
CBUSControl_Msb__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
CBUSControl_Msb__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
CBUSControl_Msb__F0_REG EQU CYREG_B0_UDB15_F0
CBUSControl_Msb__F1_REG EQU CYREG_B0_UDB15_F1
CBUSControl_Msb__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CBUSControl_Msb__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CBUSControl_Msb_PO__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
CBUSControl_Msb_PO__CONTROL_REG EQU CYREG_B0_UDB15_CTL
CBUSControl_Msb_PO__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
CBUSControl_Msb_PO__COUNT_REG EQU CYREG_B0_UDB15_CTL
CBUSControl_Msb_PO__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
CBUSControl_Msb_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CBUSControl_Msb_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CBUSControl_Msb_PO__PERIOD_REG EQU CYREG_B0_UDB15_MSK
CBUSControl_MsbReg__0__MASK EQU 0x01
CBUSControl_MsbReg__0__POS EQU 0
CBUSControl_MsbReg__1__MASK EQU 0x02
CBUSControl_MsbReg__1__POS EQU 1
CBUSControl_MsbReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
CBUSControl_MsbReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
CBUSControl_MsbReg__2__MASK EQU 0x04
CBUSControl_MsbReg__2__POS EQU 2
CBUSControl_MsbReg__3__MASK EQU 0x08
CBUSControl_MsbReg__3__POS EQU 3
CBUSControl_MsbReg__4__MASK EQU 0x10
CBUSControl_MsbReg__4__POS EQU 4
CBUSControl_MsbReg__5__MASK EQU 0x20
CBUSControl_MsbReg__5__POS EQU 5
CBUSControl_MsbReg__6__MASK EQU 0x40
CBUSControl_MsbReg__6__POS EQU 6
CBUSControl_MsbReg__7__MASK EQU 0x80
CBUSControl_MsbReg__7__POS EQU 7
CBUSControl_MsbReg__MASK EQU 0xFF
CBUSControl_MsbReg__MASK_REG EQU CYREG_B0_UDB01_MSK
CBUSControl_MsbReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
CBUSControl_MsbReg__STATUS_REG EQU CYREG_B0_UDB01_ST
CBUSControl_StsReg__0__MASK EQU 0x01
CBUSControl_StsReg__0__POS EQU 0
CBUSControl_StsReg__1__MASK EQU 0x02
CBUSControl_StsReg__1__POS EQU 1
CBUSControl_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
CBUSControl_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
CBUSControl_StsReg__MASK EQU 0x03
CBUSControl_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
CBUSControl_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
CBUSControl_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST

; CBUS_ADDR_H
CBUS_ADDR_H__0__AG EQU CYREG_PRT6_AG
CBUS_ADDR_H__0__AMUX EQU CYREG_PRT6_AMUX
CBUS_ADDR_H__0__BIE EQU CYREG_PRT6_BIE
CBUS_ADDR_H__0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CBUS_ADDR_H__0__BYP EQU CYREG_PRT6_BYP
CBUS_ADDR_H__0__CTL EQU CYREG_PRT6_CTL
CBUS_ADDR_H__0__DM0 EQU CYREG_PRT6_DM0
CBUS_ADDR_H__0__DM1 EQU CYREG_PRT6_DM1
CBUS_ADDR_H__0__DM2 EQU CYREG_PRT6_DM2
CBUS_ADDR_H__0__DR EQU CYREG_PRT6_DR
CBUS_ADDR_H__0__INP_DIS EQU CYREG_PRT6_INP_DIS
CBUS_ADDR_H__0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CBUS_ADDR_H__0__LCD_EN EQU CYREG_PRT6_LCD_EN
CBUS_ADDR_H__0__MASK EQU 0x04
CBUS_ADDR_H__0__PC EQU CYREG_PRT6_PC2
CBUS_ADDR_H__0__PORT EQU 6
CBUS_ADDR_H__0__PRT EQU CYREG_PRT6_PRT
CBUS_ADDR_H__0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CBUS_ADDR_H__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CBUS_ADDR_H__0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CBUS_ADDR_H__0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CBUS_ADDR_H__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CBUS_ADDR_H__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CBUS_ADDR_H__0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CBUS_ADDR_H__0__PS EQU CYREG_PRT6_PS
CBUS_ADDR_H__0__SHIFT EQU 2
CBUS_ADDR_H__0__SLW EQU CYREG_PRT6_SLW
CBUS_ADDR_H__1__AG EQU CYREG_PRT6_AG
CBUS_ADDR_H__1__AMUX EQU CYREG_PRT6_AMUX
CBUS_ADDR_H__1__BIE EQU CYREG_PRT6_BIE
CBUS_ADDR_H__1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CBUS_ADDR_H__1__BYP EQU CYREG_PRT6_BYP
CBUS_ADDR_H__1__CTL EQU CYREG_PRT6_CTL
CBUS_ADDR_H__1__DM0 EQU CYREG_PRT6_DM0
CBUS_ADDR_H__1__DM1 EQU CYREG_PRT6_DM1
CBUS_ADDR_H__1__DM2 EQU CYREG_PRT6_DM2
CBUS_ADDR_H__1__DR EQU CYREG_PRT6_DR
CBUS_ADDR_H__1__INP_DIS EQU CYREG_PRT6_INP_DIS
CBUS_ADDR_H__1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CBUS_ADDR_H__1__LCD_EN EQU CYREG_PRT6_LCD_EN
CBUS_ADDR_H__1__MASK EQU 0x01
CBUS_ADDR_H__1__PC EQU CYREG_PRT6_PC0
CBUS_ADDR_H__1__PORT EQU 6
CBUS_ADDR_H__1__PRT EQU CYREG_PRT6_PRT
CBUS_ADDR_H__1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CBUS_ADDR_H__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CBUS_ADDR_H__1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CBUS_ADDR_H__1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CBUS_ADDR_H__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CBUS_ADDR_H__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CBUS_ADDR_H__1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CBUS_ADDR_H__1__PS EQU CYREG_PRT6_PS
CBUS_ADDR_H__1__SHIFT EQU 0
CBUS_ADDR_H__1__SLW EQU CYREG_PRT6_SLW
CBUS_ADDR_H__2__AG EQU CYREG_PRT4_AG
CBUS_ADDR_H__2__AMUX EQU CYREG_PRT4_AMUX
CBUS_ADDR_H__2__BIE EQU CYREG_PRT4_BIE
CBUS_ADDR_H__2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CBUS_ADDR_H__2__BYP EQU CYREG_PRT4_BYP
CBUS_ADDR_H__2__CTL EQU CYREG_PRT4_CTL
CBUS_ADDR_H__2__DM0 EQU CYREG_PRT4_DM0
CBUS_ADDR_H__2__DM1 EQU CYREG_PRT4_DM1
CBUS_ADDR_H__2__DM2 EQU CYREG_PRT4_DM2
CBUS_ADDR_H__2__DR EQU CYREG_PRT4_DR
CBUS_ADDR_H__2__INP_DIS EQU CYREG_PRT4_INP_DIS
CBUS_ADDR_H__2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CBUS_ADDR_H__2__LCD_EN EQU CYREG_PRT4_LCD_EN
CBUS_ADDR_H__2__MASK EQU 0x40
CBUS_ADDR_H__2__PC EQU CYREG_PRT4_PC6
CBUS_ADDR_H__2__PORT EQU 4
CBUS_ADDR_H__2__PRT EQU CYREG_PRT4_PRT
CBUS_ADDR_H__2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CBUS_ADDR_H__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CBUS_ADDR_H__2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CBUS_ADDR_H__2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CBUS_ADDR_H__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CBUS_ADDR_H__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CBUS_ADDR_H__2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CBUS_ADDR_H__2__PS EQU CYREG_PRT4_PS
CBUS_ADDR_H__2__SHIFT EQU 6
CBUS_ADDR_H__2__SLW EQU CYREG_PRT4_SLW
CBUS_ADDR_H__3__AG EQU CYREG_PRT4_AG
CBUS_ADDR_H__3__AMUX EQU CYREG_PRT4_AMUX
CBUS_ADDR_H__3__BIE EQU CYREG_PRT4_BIE
CBUS_ADDR_H__3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CBUS_ADDR_H__3__BYP EQU CYREG_PRT4_BYP
CBUS_ADDR_H__3__CTL EQU CYREG_PRT4_CTL
CBUS_ADDR_H__3__DM0 EQU CYREG_PRT4_DM0
CBUS_ADDR_H__3__DM1 EQU CYREG_PRT4_DM1
CBUS_ADDR_H__3__DM2 EQU CYREG_PRT4_DM2
CBUS_ADDR_H__3__DR EQU CYREG_PRT4_DR
CBUS_ADDR_H__3__INP_DIS EQU CYREG_PRT4_INP_DIS
CBUS_ADDR_H__3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CBUS_ADDR_H__3__LCD_EN EQU CYREG_PRT4_LCD_EN
CBUS_ADDR_H__3__MASK EQU 0x10
CBUS_ADDR_H__3__PC EQU CYREG_PRT4_PC4
CBUS_ADDR_H__3__PORT EQU 4
CBUS_ADDR_H__3__PRT EQU CYREG_PRT4_PRT
CBUS_ADDR_H__3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CBUS_ADDR_H__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CBUS_ADDR_H__3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CBUS_ADDR_H__3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CBUS_ADDR_H__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CBUS_ADDR_H__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CBUS_ADDR_H__3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CBUS_ADDR_H__3__PS EQU CYREG_PRT4_PS
CBUS_ADDR_H__3__SHIFT EQU 4
CBUS_ADDR_H__3__SLW EQU CYREG_PRT4_SLW
CBUS_ADDR_H__4__AG EQU CYREG_PRT4_AG
CBUS_ADDR_H__4__AMUX EQU CYREG_PRT4_AMUX
CBUS_ADDR_H__4__BIE EQU CYREG_PRT4_BIE
CBUS_ADDR_H__4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CBUS_ADDR_H__4__BYP EQU CYREG_PRT4_BYP
CBUS_ADDR_H__4__CTL EQU CYREG_PRT4_CTL
CBUS_ADDR_H__4__DM0 EQU CYREG_PRT4_DM0
CBUS_ADDR_H__4__DM1 EQU CYREG_PRT4_DM1
CBUS_ADDR_H__4__DM2 EQU CYREG_PRT4_DM2
CBUS_ADDR_H__4__DR EQU CYREG_PRT4_DR
CBUS_ADDR_H__4__INP_DIS EQU CYREG_PRT4_INP_DIS
CBUS_ADDR_H__4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CBUS_ADDR_H__4__LCD_EN EQU CYREG_PRT4_LCD_EN
CBUS_ADDR_H__4__MASK EQU 0x04
CBUS_ADDR_H__4__PC EQU CYREG_PRT4_PC2
CBUS_ADDR_H__4__PORT EQU 4
CBUS_ADDR_H__4__PRT EQU CYREG_PRT4_PRT
CBUS_ADDR_H__4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CBUS_ADDR_H__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CBUS_ADDR_H__4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CBUS_ADDR_H__4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CBUS_ADDR_H__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CBUS_ADDR_H__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CBUS_ADDR_H__4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CBUS_ADDR_H__4__PS EQU CYREG_PRT4_PS
CBUS_ADDR_H__4__SHIFT EQU 2
CBUS_ADDR_H__4__SLW EQU CYREG_PRT4_SLW
CBUS_ADDR_H__5__AG EQU CYREG_PRT0_AG
CBUS_ADDR_H__5__AMUX EQU CYREG_PRT0_AMUX
CBUS_ADDR_H__5__BIE EQU CYREG_PRT0_BIE
CBUS_ADDR_H__5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CBUS_ADDR_H__5__BYP EQU CYREG_PRT0_BYP
CBUS_ADDR_H__5__CTL EQU CYREG_PRT0_CTL
CBUS_ADDR_H__5__DM0 EQU CYREG_PRT0_DM0
CBUS_ADDR_H__5__DM1 EQU CYREG_PRT0_DM1
CBUS_ADDR_H__5__DM2 EQU CYREG_PRT0_DM2
CBUS_ADDR_H__5__DR EQU CYREG_PRT0_DR
CBUS_ADDR_H__5__INP_DIS EQU CYREG_PRT0_INP_DIS
CBUS_ADDR_H__5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CBUS_ADDR_H__5__LCD_EN EQU CYREG_PRT0_LCD_EN
CBUS_ADDR_H__5__MASK EQU 0x40
CBUS_ADDR_H__5__PC EQU CYREG_PRT0_PC6
CBUS_ADDR_H__5__PORT EQU 0
CBUS_ADDR_H__5__PRT EQU CYREG_PRT0_PRT
CBUS_ADDR_H__5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CBUS_ADDR_H__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CBUS_ADDR_H__5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CBUS_ADDR_H__5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CBUS_ADDR_H__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CBUS_ADDR_H__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CBUS_ADDR_H__5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CBUS_ADDR_H__5__PS EQU CYREG_PRT0_PS
CBUS_ADDR_H__5__SHIFT EQU 6
CBUS_ADDR_H__5__SLW EQU CYREG_PRT0_SLW
CBUS_ADDR_H__6__AG EQU CYREG_PRT0_AG
CBUS_ADDR_H__6__AMUX EQU CYREG_PRT0_AMUX
CBUS_ADDR_H__6__BIE EQU CYREG_PRT0_BIE
CBUS_ADDR_H__6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CBUS_ADDR_H__6__BYP EQU CYREG_PRT0_BYP
CBUS_ADDR_H__6__CTL EQU CYREG_PRT0_CTL
CBUS_ADDR_H__6__DM0 EQU CYREG_PRT0_DM0
CBUS_ADDR_H__6__DM1 EQU CYREG_PRT0_DM1
CBUS_ADDR_H__6__DM2 EQU CYREG_PRT0_DM2
CBUS_ADDR_H__6__DR EQU CYREG_PRT0_DR
CBUS_ADDR_H__6__INP_DIS EQU CYREG_PRT0_INP_DIS
CBUS_ADDR_H__6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CBUS_ADDR_H__6__LCD_EN EQU CYREG_PRT0_LCD_EN
CBUS_ADDR_H__6__MASK EQU 0x10
CBUS_ADDR_H__6__PC EQU CYREG_PRT0_PC4
CBUS_ADDR_H__6__PORT EQU 0
CBUS_ADDR_H__6__PRT EQU CYREG_PRT0_PRT
CBUS_ADDR_H__6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CBUS_ADDR_H__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CBUS_ADDR_H__6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CBUS_ADDR_H__6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CBUS_ADDR_H__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CBUS_ADDR_H__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CBUS_ADDR_H__6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CBUS_ADDR_H__6__PS EQU CYREG_PRT0_PS
CBUS_ADDR_H__6__SHIFT EQU 4
CBUS_ADDR_H__6__SLW EQU CYREG_PRT0_SLW
CBUS_ADDR_H__7__AG EQU CYREG_PRT0_AG
CBUS_ADDR_H__7__AMUX EQU CYREG_PRT0_AMUX
CBUS_ADDR_H__7__BIE EQU CYREG_PRT0_BIE
CBUS_ADDR_H__7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CBUS_ADDR_H__7__BYP EQU CYREG_PRT0_BYP
CBUS_ADDR_H__7__CTL EQU CYREG_PRT0_CTL
CBUS_ADDR_H__7__DM0 EQU CYREG_PRT0_DM0
CBUS_ADDR_H__7__DM1 EQU CYREG_PRT0_DM1
CBUS_ADDR_H__7__DM2 EQU CYREG_PRT0_DM2
CBUS_ADDR_H__7__DR EQU CYREG_PRT0_DR
CBUS_ADDR_H__7__INP_DIS EQU CYREG_PRT0_INP_DIS
CBUS_ADDR_H__7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CBUS_ADDR_H__7__LCD_EN EQU CYREG_PRT0_LCD_EN
CBUS_ADDR_H__7__MASK EQU 0x04
CBUS_ADDR_H__7__PC EQU CYREG_PRT0_PC2
CBUS_ADDR_H__7__PORT EQU 0
CBUS_ADDR_H__7__PRT EQU CYREG_PRT0_PRT
CBUS_ADDR_H__7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CBUS_ADDR_H__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CBUS_ADDR_H__7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CBUS_ADDR_H__7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CBUS_ADDR_H__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CBUS_ADDR_H__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CBUS_ADDR_H__7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CBUS_ADDR_H__7__PS EQU CYREG_PRT0_PS
CBUS_ADDR_H__7__SHIFT EQU 2
CBUS_ADDR_H__7__SLW EQU CYREG_PRT0_SLW

; CBUS_ADDR_L
CBUS_ADDR_L__0__AG EQU CYREG_PRT6_AG
CBUS_ADDR_L__0__AMUX EQU CYREG_PRT6_AMUX
CBUS_ADDR_L__0__BIE EQU CYREG_PRT6_BIE
CBUS_ADDR_L__0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CBUS_ADDR_L__0__BYP EQU CYREG_PRT6_BYP
CBUS_ADDR_L__0__CTL EQU CYREG_PRT6_CTL
CBUS_ADDR_L__0__DM0 EQU CYREG_PRT6_DM0
CBUS_ADDR_L__0__DM1 EQU CYREG_PRT6_DM1
CBUS_ADDR_L__0__DM2 EQU CYREG_PRT6_DM2
CBUS_ADDR_L__0__DR EQU CYREG_PRT6_DR
CBUS_ADDR_L__0__INP_DIS EQU CYREG_PRT6_INP_DIS
CBUS_ADDR_L__0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CBUS_ADDR_L__0__LCD_EN EQU CYREG_PRT6_LCD_EN
CBUS_ADDR_L__0__MASK EQU 0x40
CBUS_ADDR_L__0__PC EQU CYREG_PRT6_PC6
CBUS_ADDR_L__0__PORT EQU 6
CBUS_ADDR_L__0__PRT EQU CYREG_PRT6_PRT
CBUS_ADDR_L__0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CBUS_ADDR_L__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CBUS_ADDR_L__0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CBUS_ADDR_L__0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CBUS_ADDR_L__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CBUS_ADDR_L__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CBUS_ADDR_L__0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CBUS_ADDR_L__0__PS EQU CYREG_PRT6_PS
CBUS_ADDR_L__0__SHIFT EQU 6
CBUS_ADDR_L__0__SLW EQU CYREG_PRT6_SLW
CBUS_ADDR_L__1__AG EQU CYREG_PRT6_AG
CBUS_ADDR_L__1__AMUX EQU CYREG_PRT6_AMUX
CBUS_ADDR_L__1__BIE EQU CYREG_PRT6_BIE
CBUS_ADDR_L__1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CBUS_ADDR_L__1__BYP EQU CYREG_PRT6_BYP
CBUS_ADDR_L__1__CTL EQU CYREG_PRT6_CTL
CBUS_ADDR_L__1__DM0 EQU CYREG_PRT6_DM0
CBUS_ADDR_L__1__DM1 EQU CYREG_PRT6_DM1
CBUS_ADDR_L__1__DM2 EQU CYREG_PRT6_DM2
CBUS_ADDR_L__1__DR EQU CYREG_PRT6_DR
CBUS_ADDR_L__1__INP_DIS EQU CYREG_PRT6_INP_DIS
CBUS_ADDR_L__1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CBUS_ADDR_L__1__LCD_EN EQU CYREG_PRT6_LCD_EN
CBUS_ADDR_L__1__MASK EQU 0x10
CBUS_ADDR_L__1__PC EQU CYREG_PRT6_PC4
CBUS_ADDR_L__1__PORT EQU 6
CBUS_ADDR_L__1__PRT EQU CYREG_PRT6_PRT
CBUS_ADDR_L__1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CBUS_ADDR_L__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CBUS_ADDR_L__1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CBUS_ADDR_L__1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CBUS_ADDR_L__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CBUS_ADDR_L__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CBUS_ADDR_L__1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CBUS_ADDR_L__1__PS EQU CYREG_PRT6_PS
CBUS_ADDR_L__1__SHIFT EQU 4
CBUS_ADDR_L__1__SLW EQU CYREG_PRT6_SLW
CBUS_ADDR_L__2__AG EQU CYREG_PRT12_AG
CBUS_ADDR_L__2__BIE EQU CYREG_PRT12_BIE
CBUS_ADDR_L__2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CBUS_ADDR_L__2__BYP EQU CYREG_PRT12_BYP
CBUS_ADDR_L__2__DM0 EQU CYREG_PRT12_DM0
CBUS_ADDR_L__2__DM1 EQU CYREG_PRT12_DM1
CBUS_ADDR_L__2__DM2 EQU CYREG_PRT12_DM2
CBUS_ADDR_L__2__DR EQU CYREG_PRT12_DR
CBUS_ADDR_L__2__INP_DIS EQU CYREG_PRT12_INP_DIS
CBUS_ADDR_L__2__MASK EQU 0x10
CBUS_ADDR_L__2__PC EQU CYREG_PRT12_PC4
CBUS_ADDR_L__2__PORT EQU 12
CBUS_ADDR_L__2__PRT EQU CYREG_PRT12_PRT
CBUS_ADDR_L__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CBUS_ADDR_L__2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CBUS_ADDR_L__2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CBUS_ADDR_L__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CBUS_ADDR_L__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CBUS_ADDR_L__2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CBUS_ADDR_L__2__PS EQU CYREG_PRT12_PS
CBUS_ADDR_L__2__SHIFT EQU 4
CBUS_ADDR_L__2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CBUS_ADDR_L__2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CBUS_ADDR_L__2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CBUS_ADDR_L__2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CBUS_ADDR_L__2__SLW EQU CYREG_PRT12_SLW
CBUS_ADDR_L__3__AG EQU CYREG_PRT2_AG
CBUS_ADDR_L__3__AMUX EQU CYREG_PRT2_AMUX
CBUS_ADDR_L__3__BIE EQU CYREG_PRT2_BIE
CBUS_ADDR_L__3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CBUS_ADDR_L__3__BYP EQU CYREG_PRT2_BYP
CBUS_ADDR_L__3__CTL EQU CYREG_PRT2_CTL
CBUS_ADDR_L__3__DM0 EQU CYREG_PRT2_DM0
CBUS_ADDR_L__3__DM1 EQU CYREG_PRT2_DM1
CBUS_ADDR_L__3__DM2 EQU CYREG_PRT2_DM2
CBUS_ADDR_L__3__DR EQU CYREG_PRT2_DR
CBUS_ADDR_L__3__INP_DIS EQU CYREG_PRT2_INP_DIS
CBUS_ADDR_L__3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CBUS_ADDR_L__3__LCD_EN EQU CYREG_PRT2_LCD_EN
CBUS_ADDR_L__3__MASK EQU 0x40
CBUS_ADDR_L__3__PC EQU CYREG_PRT2_PC6
CBUS_ADDR_L__3__PORT EQU 2
CBUS_ADDR_L__3__PRT EQU CYREG_PRT2_PRT
CBUS_ADDR_L__3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CBUS_ADDR_L__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CBUS_ADDR_L__3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CBUS_ADDR_L__3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CBUS_ADDR_L__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CBUS_ADDR_L__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CBUS_ADDR_L__3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CBUS_ADDR_L__3__PS EQU CYREG_PRT2_PS
CBUS_ADDR_L__3__SHIFT EQU 6
CBUS_ADDR_L__3__SLW EQU CYREG_PRT2_SLW
CBUS_ADDR_L__4__AG EQU CYREG_PRT2_AG
CBUS_ADDR_L__4__AMUX EQU CYREG_PRT2_AMUX
CBUS_ADDR_L__4__BIE EQU CYREG_PRT2_BIE
CBUS_ADDR_L__4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CBUS_ADDR_L__4__BYP EQU CYREG_PRT2_BYP
CBUS_ADDR_L__4__CTL EQU CYREG_PRT2_CTL
CBUS_ADDR_L__4__DM0 EQU CYREG_PRT2_DM0
CBUS_ADDR_L__4__DM1 EQU CYREG_PRT2_DM1
CBUS_ADDR_L__4__DM2 EQU CYREG_PRT2_DM2
CBUS_ADDR_L__4__DR EQU CYREG_PRT2_DR
CBUS_ADDR_L__4__INP_DIS EQU CYREG_PRT2_INP_DIS
CBUS_ADDR_L__4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CBUS_ADDR_L__4__LCD_EN EQU CYREG_PRT2_LCD_EN
CBUS_ADDR_L__4__MASK EQU 0x10
CBUS_ADDR_L__4__PC EQU CYREG_PRT2_PC4
CBUS_ADDR_L__4__PORT EQU 2
CBUS_ADDR_L__4__PRT EQU CYREG_PRT2_PRT
CBUS_ADDR_L__4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CBUS_ADDR_L__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CBUS_ADDR_L__4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CBUS_ADDR_L__4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CBUS_ADDR_L__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CBUS_ADDR_L__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CBUS_ADDR_L__4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CBUS_ADDR_L__4__PS EQU CYREG_PRT2_PS
CBUS_ADDR_L__4__SHIFT EQU 4
CBUS_ADDR_L__4__SLW EQU CYREG_PRT2_SLW
CBUS_ADDR_L__5__AG EQU CYREG_PRT2_AG
CBUS_ADDR_L__5__AMUX EQU CYREG_PRT2_AMUX
CBUS_ADDR_L__5__BIE EQU CYREG_PRT2_BIE
CBUS_ADDR_L__5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CBUS_ADDR_L__5__BYP EQU CYREG_PRT2_BYP
CBUS_ADDR_L__5__CTL EQU CYREG_PRT2_CTL
CBUS_ADDR_L__5__DM0 EQU CYREG_PRT2_DM0
CBUS_ADDR_L__5__DM1 EQU CYREG_PRT2_DM1
CBUS_ADDR_L__5__DM2 EQU CYREG_PRT2_DM2
CBUS_ADDR_L__5__DR EQU CYREG_PRT2_DR
CBUS_ADDR_L__5__INP_DIS EQU CYREG_PRT2_INP_DIS
CBUS_ADDR_L__5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CBUS_ADDR_L__5__LCD_EN EQU CYREG_PRT2_LCD_EN
CBUS_ADDR_L__5__MASK EQU 0x04
CBUS_ADDR_L__5__PC EQU CYREG_PRT2_PC2
CBUS_ADDR_L__5__PORT EQU 2
CBUS_ADDR_L__5__PRT EQU CYREG_PRT2_PRT
CBUS_ADDR_L__5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CBUS_ADDR_L__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CBUS_ADDR_L__5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CBUS_ADDR_L__5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CBUS_ADDR_L__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CBUS_ADDR_L__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CBUS_ADDR_L__5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CBUS_ADDR_L__5__PS EQU CYREG_PRT2_PS
CBUS_ADDR_L__5__SHIFT EQU 2
CBUS_ADDR_L__5__SLW EQU CYREG_PRT2_SLW
CBUS_ADDR_L__6__AG EQU CYREG_PRT2_AG
CBUS_ADDR_L__6__AMUX EQU CYREG_PRT2_AMUX
CBUS_ADDR_L__6__BIE EQU CYREG_PRT2_BIE
CBUS_ADDR_L__6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CBUS_ADDR_L__6__BYP EQU CYREG_PRT2_BYP
CBUS_ADDR_L__6__CTL EQU CYREG_PRT2_CTL
CBUS_ADDR_L__6__DM0 EQU CYREG_PRT2_DM0
CBUS_ADDR_L__6__DM1 EQU CYREG_PRT2_DM1
CBUS_ADDR_L__6__DM2 EQU CYREG_PRT2_DM2
CBUS_ADDR_L__6__DR EQU CYREG_PRT2_DR
CBUS_ADDR_L__6__INP_DIS EQU CYREG_PRT2_INP_DIS
CBUS_ADDR_L__6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CBUS_ADDR_L__6__LCD_EN EQU CYREG_PRT2_LCD_EN
CBUS_ADDR_L__6__MASK EQU 0x01
CBUS_ADDR_L__6__PC EQU CYREG_PRT2_PC0
CBUS_ADDR_L__6__PORT EQU 2
CBUS_ADDR_L__6__PRT EQU CYREG_PRT2_PRT
CBUS_ADDR_L__6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CBUS_ADDR_L__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CBUS_ADDR_L__6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CBUS_ADDR_L__6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CBUS_ADDR_L__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CBUS_ADDR_L__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CBUS_ADDR_L__6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CBUS_ADDR_L__6__PS EQU CYREG_PRT2_PS
CBUS_ADDR_L__6__SHIFT EQU 0
CBUS_ADDR_L__6__SLW EQU CYREG_PRT2_SLW
CBUS_ADDR_L__7__AG EQU CYREG_PRT15_AG
CBUS_ADDR_L__7__AMUX EQU CYREG_PRT15_AMUX
CBUS_ADDR_L__7__BIE EQU CYREG_PRT15_BIE
CBUS_ADDR_L__7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CBUS_ADDR_L__7__BYP EQU CYREG_PRT15_BYP
CBUS_ADDR_L__7__CTL EQU CYREG_PRT15_CTL
CBUS_ADDR_L__7__DM0 EQU CYREG_PRT15_DM0
CBUS_ADDR_L__7__DM1 EQU CYREG_PRT15_DM1
CBUS_ADDR_L__7__DM2 EQU CYREG_PRT15_DM2
CBUS_ADDR_L__7__DR EQU CYREG_PRT15_DR
CBUS_ADDR_L__7__INP_DIS EQU CYREG_PRT15_INP_DIS
CBUS_ADDR_L__7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CBUS_ADDR_L__7__LCD_EN EQU CYREG_PRT15_LCD_EN
CBUS_ADDR_L__7__MASK EQU 0x10
CBUS_ADDR_L__7__PC EQU CYREG_IO_PC_PRT15_PC4
CBUS_ADDR_L__7__PORT EQU 15
CBUS_ADDR_L__7__PRT EQU CYREG_PRT15_PRT
CBUS_ADDR_L__7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CBUS_ADDR_L__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CBUS_ADDR_L__7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CBUS_ADDR_L__7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CBUS_ADDR_L__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CBUS_ADDR_L__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CBUS_ADDR_L__7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CBUS_ADDR_L__7__PS EQU CYREG_PRT15_PS
CBUS_ADDR_L__7__SHIFT EQU 4
CBUS_ADDR_L__7__SLW EQU CYREG_PRT15_SLW

; CBUS_ADDR_U
CBUS_ADDR_U__0__AG EQU CYREG_PRT0_AG
CBUS_ADDR_U__0__AMUX EQU CYREG_PRT0_AMUX
CBUS_ADDR_U__0__BIE EQU CYREG_PRT0_BIE
CBUS_ADDR_U__0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CBUS_ADDR_U__0__BYP EQU CYREG_PRT0_BYP
CBUS_ADDR_U__0__CTL EQU CYREG_PRT0_CTL
CBUS_ADDR_U__0__DM0 EQU CYREG_PRT0_DM0
CBUS_ADDR_U__0__DM1 EQU CYREG_PRT0_DM1
CBUS_ADDR_U__0__DM2 EQU CYREG_PRT0_DM2
CBUS_ADDR_U__0__DR EQU CYREG_PRT0_DR
CBUS_ADDR_U__0__INP_DIS EQU CYREG_PRT0_INP_DIS
CBUS_ADDR_U__0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CBUS_ADDR_U__0__LCD_EN EQU CYREG_PRT0_LCD_EN
CBUS_ADDR_U__0__MASK EQU 0x02
CBUS_ADDR_U__0__PC EQU CYREG_PRT0_PC1
CBUS_ADDR_U__0__PORT EQU 0
CBUS_ADDR_U__0__PRT EQU CYREG_PRT0_PRT
CBUS_ADDR_U__0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CBUS_ADDR_U__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CBUS_ADDR_U__0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CBUS_ADDR_U__0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CBUS_ADDR_U__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CBUS_ADDR_U__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CBUS_ADDR_U__0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CBUS_ADDR_U__0__PS EQU CYREG_PRT0_PS
CBUS_ADDR_U__0__SHIFT EQU 1
CBUS_ADDR_U__0__SLW EQU CYREG_PRT0_SLW
CBUS_ADDR_U__1__AG EQU CYREG_PRT0_AG
CBUS_ADDR_U__1__AMUX EQU CYREG_PRT0_AMUX
CBUS_ADDR_U__1__BIE EQU CYREG_PRT0_BIE
CBUS_ADDR_U__1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CBUS_ADDR_U__1__BYP EQU CYREG_PRT0_BYP
CBUS_ADDR_U__1__CTL EQU CYREG_PRT0_CTL
CBUS_ADDR_U__1__DM0 EQU CYREG_PRT0_DM0
CBUS_ADDR_U__1__DM1 EQU CYREG_PRT0_DM1
CBUS_ADDR_U__1__DM2 EQU CYREG_PRT0_DM2
CBUS_ADDR_U__1__DR EQU CYREG_PRT0_DR
CBUS_ADDR_U__1__INP_DIS EQU CYREG_PRT0_INP_DIS
CBUS_ADDR_U__1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CBUS_ADDR_U__1__LCD_EN EQU CYREG_PRT0_LCD_EN
CBUS_ADDR_U__1__MASK EQU 0x01
CBUS_ADDR_U__1__PC EQU CYREG_PRT0_PC0
CBUS_ADDR_U__1__PORT EQU 0
CBUS_ADDR_U__1__PRT EQU CYREG_PRT0_PRT
CBUS_ADDR_U__1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CBUS_ADDR_U__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CBUS_ADDR_U__1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CBUS_ADDR_U__1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CBUS_ADDR_U__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CBUS_ADDR_U__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CBUS_ADDR_U__1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CBUS_ADDR_U__1__PS EQU CYREG_PRT0_PS
CBUS_ADDR_U__1__SHIFT EQU 0
CBUS_ADDR_U__1__SLW EQU CYREG_PRT0_SLW
CBUS_ADDR_U__2__AG EQU CYREG_PRT4_AG
CBUS_ADDR_U__2__AMUX EQU CYREG_PRT4_AMUX
CBUS_ADDR_U__2__BIE EQU CYREG_PRT4_BIE
CBUS_ADDR_U__2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CBUS_ADDR_U__2__BYP EQU CYREG_PRT4_BYP
CBUS_ADDR_U__2__CTL EQU CYREG_PRT4_CTL
CBUS_ADDR_U__2__DM0 EQU CYREG_PRT4_DM0
CBUS_ADDR_U__2__DM1 EQU CYREG_PRT4_DM1
CBUS_ADDR_U__2__DM2 EQU CYREG_PRT4_DM2
CBUS_ADDR_U__2__DR EQU CYREG_PRT4_DR
CBUS_ADDR_U__2__INP_DIS EQU CYREG_PRT4_INP_DIS
CBUS_ADDR_U__2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CBUS_ADDR_U__2__LCD_EN EQU CYREG_PRT4_LCD_EN
CBUS_ADDR_U__2__MASK EQU 0x02
CBUS_ADDR_U__2__PC EQU CYREG_PRT4_PC1
CBUS_ADDR_U__2__PORT EQU 4
CBUS_ADDR_U__2__PRT EQU CYREG_PRT4_PRT
CBUS_ADDR_U__2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CBUS_ADDR_U__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CBUS_ADDR_U__2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CBUS_ADDR_U__2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CBUS_ADDR_U__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CBUS_ADDR_U__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CBUS_ADDR_U__2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CBUS_ADDR_U__2__PS EQU CYREG_PRT4_PS
CBUS_ADDR_U__2__SHIFT EQU 1
CBUS_ADDR_U__2__SLW EQU CYREG_PRT4_SLW
CBUS_ADDR_U__3__AG EQU CYREG_PRT4_AG
CBUS_ADDR_U__3__AMUX EQU CYREG_PRT4_AMUX
CBUS_ADDR_U__3__BIE EQU CYREG_PRT4_BIE
CBUS_ADDR_U__3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CBUS_ADDR_U__3__BYP EQU CYREG_PRT4_BYP
CBUS_ADDR_U__3__CTL EQU CYREG_PRT4_CTL
CBUS_ADDR_U__3__DM0 EQU CYREG_PRT4_DM0
CBUS_ADDR_U__3__DM1 EQU CYREG_PRT4_DM1
CBUS_ADDR_U__3__DM2 EQU CYREG_PRT4_DM2
CBUS_ADDR_U__3__DR EQU CYREG_PRT4_DR
CBUS_ADDR_U__3__INP_DIS EQU CYREG_PRT4_INP_DIS
CBUS_ADDR_U__3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CBUS_ADDR_U__3__LCD_EN EQU CYREG_PRT4_LCD_EN
CBUS_ADDR_U__3__MASK EQU 0x01
CBUS_ADDR_U__3__PC EQU CYREG_PRT4_PC0
CBUS_ADDR_U__3__PORT EQU 4
CBUS_ADDR_U__3__PRT EQU CYREG_PRT4_PRT
CBUS_ADDR_U__3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CBUS_ADDR_U__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CBUS_ADDR_U__3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CBUS_ADDR_U__3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CBUS_ADDR_U__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CBUS_ADDR_U__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CBUS_ADDR_U__3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CBUS_ADDR_U__3__PS EQU CYREG_PRT4_PS
CBUS_ADDR_U__3__SHIFT EQU 0
CBUS_ADDR_U__3__SLW EQU CYREG_PRT4_SLW
CBUS_ADDR_U__4__AG EQU CYREG_PRT12_AG
CBUS_ADDR_U__4__BIE EQU CYREG_PRT12_BIE
CBUS_ADDR_U__4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CBUS_ADDR_U__4__BYP EQU CYREG_PRT12_BYP
CBUS_ADDR_U__4__DM0 EQU CYREG_PRT12_DM0
CBUS_ADDR_U__4__DM1 EQU CYREG_PRT12_DM1
CBUS_ADDR_U__4__DM2 EQU CYREG_PRT12_DM2
CBUS_ADDR_U__4__DR EQU CYREG_PRT12_DR
CBUS_ADDR_U__4__INP_DIS EQU CYREG_PRT12_INP_DIS
CBUS_ADDR_U__4__MASK EQU 0x08
CBUS_ADDR_U__4__PC EQU CYREG_PRT12_PC3
CBUS_ADDR_U__4__PORT EQU 12
CBUS_ADDR_U__4__PRT EQU CYREG_PRT12_PRT
CBUS_ADDR_U__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CBUS_ADDR_U__4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CBUS_ADDR_U__4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CBUS_ADDR_U__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CBUS_ADDR_U__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CBUS_ADDR_U__4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CBUS_ADDR_U__4__PS EQU CYREG_PRT12_PS
CBUS_ADDR_U__4__SHIFT EQU 3
CBUS_ADDR_U__4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CBUS_ADDR_U__4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CBUS_ADDR_U__4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CBUS_ADDR_U__4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CBUS_ADDR_U__4__SLW EQU CYREG_PRT12_SLW
CBUS_ADDR_U__5__AG EQU CYREG_PRT12_AG
CBUS_ADDR_U__5__BIE EQU CYREG_PRT12_BIE
CBUS_ADDR_U__5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CBUS_ADDR_U__5__BYP EQU CYREG_PRT12_BYP
CBUS_ADDR_U__5__DM0 EQU CYREG_PRT12_DM0
CBUS_ADDR_U__5__DM1 EQU CYREG_PRT12_DM1
CBUS_ADDR_U__5__DM2 EQU CYREG_PRT12_DM2
CBUS_ADDR_U__5__DR EQU CYREG_PRT12_DR
CBUS_ADDR_U__5__INP_DIS EQU CYREG_PRT12_INP_DIS
CBUS_ADDR_U__5__MASK EQU 0x04
CBUS_ADDR_U__5__PC EQU CYREG_PRT12_PC2
CBUS_ADDR_U__5__PORT EQU 12
CBUS_ADDR_U__5__PRT EQU CYREG_PRT12_PRT
CBUS_ADDR_U__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CBUS_ADDR_U__5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CBUS_ADDR_U__5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CBUS_ADDR_U__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CBUS_ADDR_U__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CBUS_ADDR_U__5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CBUS_ADDR_U__5__PS EQU CYREG_PRT12_PS
CBUS_ADDR_U__5__SHIFT EQU 2
CBUS_ADDR_U__5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CBUS_ADDR_U__5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CBUS_ADDR_U__5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CBUS_ADDR_U__5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CBUS_ADDR_U__5__SLW EQU CYREG_PRT12_SLW
CBUS_ADDR_U__6__AG EQU CYREG_PRT15_AG
CBUS_ADDR_U__6__AMUX EQU CYREG_PRT15_AMUX
CBUS_ADDR_U__6__BIE EQU CYREG_PRT15_BIE
CBUS_ADDR_U__6__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CBUS_ADDR_U__6__BYP EQU CYREG_PRT15_BYP
CBUS_ADDR_U__6__CTL EQU CYREG_PRT15_CTL
CBUS_ADDR_U__6__DM0 EQU CYREG_PRT15_DM0
CBUS_ADDR_U__6__DM1 EQU CYREG_PRT15_DM1
CBUS_ADDR_U__6__DM2 EQU CYREG_PRT15_DM2
CBUS_ADDR_U__6__DR EQU CYREG_PRT15_DR
CBUS_ADDR_U__6__INP_DIS EQU CYREG_PRT15_INP_DIS
CBUS_ADDR_U__6__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CBUS_ADDR_U__6__LCD_EN EQU CYREG_PRT15_LCD_EN
CBUS_ADDR_U__6__MASK EQU 0x08
CBUS_ADDR_U__6__PC EQU CYREG_IO_PC_PRT15_PC3
CBUS_ADDR_U__6__PORT EQU 15
CBUS_ADDR_U__6__PRT EQU CYREG_PRT15_PRT
CBUS_ADDR_U__6__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CBUS_ADDR_U__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CBUS_ADDR_U__6__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CBUS_ADDR_U__6__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CBUS_ADDR_U__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CBUS_ADDR_U__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CBUS_ADDR_U__6__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CBUS_ADDR_U__6__PS EQU CYREG_PRT15_PS
CBUS_ADDR_U__6__SHIFT EQU 3
CBUS_ADDR_U__6__SLW EQU CYREG_PRT15_SLW
CBUS_ADDR_U__7__AG EQU CYREG_PRT15_AG
CBUS_ADDR_U__7__AMUX EQU CYREG_PRT15_AMUX
CBUS_ADDR_U__7__BIE EQU CYREG_PRT15_BIE
CBUS_ADDR_U__7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CBUS_ADDR_U__7__BYP EQU CYREG_PRT15_BYP
CBUS_ADDR_U__7__CTL EQU CYREG_PRT15_CTL
CBUS_ADDR_U__7__DM0 EQU CYREG_PRT15_DM0
CBUS_ADDR_U__7__DM1 EQU CYREG_PRT15_DM1
CBUS_ADDR_U__7__DM2 EQU CYREG_PRT15_DM2
CBUS_ADDR_U__7__DR EQU CYREG_PRT15_DR
CBUS_ADDR_U__7__INP_DIS EQU CYREG_PRT15_INP_DIS
CBUS_ADDR_U__7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CBUS_ADDR_U__7__LCD_EN EQU CYREG_PRT15_LCD_EN
CBUS_ADDR_U__7__MASK EQU 0x04
CBUS_ADDR_U__7__PC EQU CYREG_IO_PC_PRT15_PC2
CBUS_ADDR_U__7__PORT EQU 15
CBUS_ADDR_U__7__PRT EQU CYREG_PRT15_PRT
CBUS_ADDR_U__7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CBUS_ADDR_U__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CBUS_ADDR_U__7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CBUS_ADDR_U__7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CBUS_ADDR_U__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CBUS_ADDR_U__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CBUS_ADDR_U__7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CBUS_ADDR_U__7__PS EQU CYREG_PRT15_PS
CBUS_ADDR_U__7__SHIFT EQU 2
CBUS_ADDR_U__7__SLW EQU CYREG_PRT15_SLW

; CBUS_DATA_H
CBUS_DATA_H__0__AG EQU CYREG_PRT6_AG
CBUS_DATA_H__0__AMUX EQU CYREG_PRT6_AMUX
CBUS_DATA_H__0__BIE EQU CYREG_PRT6_BIE
CBUS_DATA_H__0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CBUS_DATA_H__0__BYP EQU CYREG_PRT6_BYP
CBUS_DATA_H__0__CTL EQU CYREG_PRT6_CTL
CBUS_DATA_H__0__DM0 EQU CYREG_PRT6_DM0
CBUS_DATA_H__0__DM1 EQU CYREG_PRT6_DM1
CBUS_DATA_H__0__DM2 EQU CYREG_PRT6_DM2
CBUS_DATA_H__0__DR EQU CYREG_PRT6_DR
CBUS_DATA_H__0__INP_DIS EQU CYREG_PRT6_INP_DIS
CBUS_DATA_H__0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CBUS_DATA_H__0__LCD_EN EQU CYREG_PRT6_LCD_EN
CBUS_DATA_H__0__MASK EQU 0x08
CBUS_DATA_H__0__PC EQU CYREG_PRT6_PC3
CBUS_DATA_H__0__PORT EQU 6
CBUS_DATA_H__0__PRT EQU CYREG_PRT6_PRT
CBUS_DATA_H__0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CBUS_DATA_H__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CBUS_DATA_H__0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CBUS_DATA_H__0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CBUS_DATA_H__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CBUS_DATA_H__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CBUS_DATA_H__0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CBUS_DATA_H__0__PS EQU CYREG_PRT6_PS
CBUS_DATA_H__0__SHIFT EQU 3
CBUS_DATA_H__0__SLW EQU CYREG_PRT6_SLW
CBUS_DATA_H__1__AG EQU CYREG_PRT6_AG
CBUS_DATA_H__1__AMUX EQU CYREG_PRT6_AMUX
CBUS_DATA_H__1__BIE EQU CYREG_PRT6_BIE
CBUS_DATA_H__1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CBUS_DATA_H__1__BYP EQU CYREG_PRT6_BYP
CBUS_DATA_H__1__CTL EQU CYREG_PRT6_CTL
CBUS_DATA_H__1__DM0 EQU CYREG_PRT6_DM0
CBUS_DATA_H__1__DM1 EQU CYREG_PRT6_DM1
CBUS_DATA_H__1__DM2 EQU CYREG_PRT6_DM2
CBUS_DATA_H__1__DR EQU CYREG_PRT6_DR
CBUS_DATA_H__1__INP_DIS EQU CYREG_PRT6_INP_DIS
CBUS_DATA_H__1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CBUS_DATA_H__1__LCD_EN EQU CYREG_PRT6_LCD_EN
CBUS_DATA_H__1__MASK EQU 0x02
CBUS_DATA_H__1__PC EQU CYREG_PRT6_PC1
CBUS_DATA_H__1__PORT EQU 6
CBUS_DATA_H__1__PRT EQU CYREG_PRT6_PRT
CBUS_DATA_H__1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CBUS_DATA_H__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CBUS_DATA_H__1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CBUS_DATA_H__1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CBUS_DATA_H__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CBUS_DATA_H__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CBUS_DATA_H__1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CBUS_DATA_H__1__PS EQU CYREG_PRT6_PS
CBUS_DATA_H__1__SHIFT EQU 1
CBUS_DATA_H__1__SLW EQU CYREG_PRT6_SLW
CBUS_DATA_H__2__AG EQU CYREG_PRT4_AG
CBUS_DATA_H__2__AMUX EQU CYREG_PRT4_AMUX
CBUS_DATA_H__2__BIE EQU CYREG_PRT4_BIE
CBUS_DATA_H__2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CBUS_DATA_H__2__BYP EQU CYREG_PRT4_BYP
CBUS_DATA_H__2__CTL EQU CYREG_PRT4_CTL
CBUS_DATA_H__2__DM0 EQU CYREG_PRT4_DM0
CBUS_DATA_H__2__DM1 EQU CYREG_PRT4_DM1
CBUS_DATA_H__2__DM2 EQU CYREG_PRT4_DM2
CBUS_DATA_H__2__DR EQU CYREG_PRT4_DR
CBUS_DATA_H__2__INP_DIS EQU CYREG_PRT4_INP_DIS
CBUS_DATA_H__2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CBUS_DATA_H__2__LCD_EN EQU CYREG_PRT4_LCD_EN
CBUS_DATA_H__2__MASK EQU 0x80
CBUS_DATA_H__2__PC EQU CYREG_PRT4_PC7
CBUS_DATA_H__2__PORT EQU 4
CBUS_DATA_H__2__PRT EQU CYREG_PRT4_PRT
CBUS_DATA_H__2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CBUS_DATA_H__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CBUS_DATA_H__2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CBUS_DATA_H__2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CBUS_DATA_H__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CBUS_DATA_H__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CBUS_DATA_H__2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CBUS_DATA_H__2__PS EQU CYREG_PRT4_PS
CBUS_DATA_H__2__SHIFT EQU 7
CBUS_DATA_H__2__SLW EQU CYREG_PRT4_SLW
CBUS_DATA_H__3__AG EQU CYREG_PRT4_AG
CBUS_DATA_H__3__AMUX EQU CYREG_PRT4_AMUX
CBUS_DATA_H__3__BIE EQU CYREG_PRT4_BIE
CBUS_DATA_H__3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CBUS_DATA_H__3__BYP EQU CYREG_PRT4_BYP
CBUS_DATA_H__3__CTL EQU CYREG_PRT4_CTL
CBUS_DATA_H__3__DM0 EQU CYREG_PRT4_DM0
CBUS_DATA_H__3__DM1 EQU CYREG_PRT4_DM1
CBUS_DATA_H__3__DM2 EQU CYREG_PRT4_DM2
CBUS_DATA_H__3__DR EQU CYREG_PRT4_DR
CBUS_DATA_H__3__INP_DIS EQU CYREG_PRT4_INP_DIS
CBUS_DATA_H__3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CBUS_DATA_H__3__LCD_EN EQU CYREG_PRT4_LCD_EN
CBUS_DATA_H__3__MASK EQU 0x20
CBUS_DATA_H__3__PC EQU CYREG_PRT4_PC5
CBUS_DATA_H__3__PORT EQU 4
CBUS_DATA_H__3__PRT EQU CYREG_PRT4_PRT
CBUS_DATA_H__3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CBUS_DATA_H__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CBUS_DATA_H__3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CBUS_DATA_H__3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CBUS_DATA_H__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CBUS_DATA_H__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CBUS_DATA_H__3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CBUS_DATA_H__3__PS EQU CYREG_PRT4_PS
CBUS_DATA_H__3__SHIFT EQU 5
CBUS_DATA_H__3__SLW EQU CYREG_PRT4_SLW
CBUS_DATA_H__4__AG EQU CYREG_PRT4_AG
CBUS_DATA_H__4__AMUX EQU CYREG_PRT4_AMUX
CBUS_DATA_H__4__BIE EQU CYREG_PRT4_BIE
CBUS_DATA_H__4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CBUS_DATA_H__4__BYP EQU CYREG_PRT4_BYP
CBUS_DATA_H__4__CTL EQU CYREG_PRT4_CTL
CBUS_DATA_H__4__DM0 EQU CYREG_PRT4_DM0
CBUS_DATA_H__4__DM1 EQU CYREG_PRT4_DM1
CBUS_DATA_H__4__DM2 EQU CYREG_PRT4_DM2
CBUS_DATA_H__4__DR EQU CYREG_PRT4_DR
CBUS_DATA_H__4__INP_DIS EQU CYREG_PRT4_INP_DIS
CBUS_DATA_H__4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CBUS_DATA_H__4__LCD_EN EQU CYREG_PRT4_LCD_EN
CBUS_DATA_H__4__MASK EQU 0x08
CBUS_DATA_H__4__PC EQU CYREG_PRT4_PC3
CBUS_DATA_H__4__PORT EQU 4
CBUS_DATA_H__4__PRT EQU CYREG_PRT4_PRT
CBUS_DATA_H__4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CBUS_DATA_H__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CBUS_DATA_H__4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CBUS_DATA_H__4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CBUS_DATA_H__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CBUS_DATA_H__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CBUS_DATA_H__4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CBUS_DATA_H__4__PS EQU CYREG_PRT4_PS
CBUS_DATA_H__4__SHIFT EQU 3
CBUS_DATA_H__4__SLW EQU CYREG_PRT4_SLW
CBUS_DATA_H__5__AG EQU CYREG_PRT0_AG
CBUS_DATA_H__5__AMUX EQU CYREG_PRT0_AMUX
CBUS_DATA_H__5__BIE EQU CYREG_PRT0_BIE
CBUS_DATA_H__5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CBUS_DATA_H__5__BYP EQU CYREG_PRT0_BYP
CBUS_DATA_H__5__CTL EQU CYREG_PRT0_CTL
CBUS_DATA_H__5__DM0 EQU CYREG_PRT0_DM0
CBUS_DATA_H__5__DM1 EQU CYREG_PRT0_DM1
CBUS_DATA_H__5__DM2 EQU CYREG_PRT0_DM2
CBUS_DATA_H__5__DR EQU CYREG_PRT0_DR
CBUS_DATA_H__5__INP_DIS EQU CYREG_PRT0_INP_DIS
CBUS_DATA_H__5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CBUS_DATA_H__5__LCD_EN EQU CYREG_PRT0_LCD_EN
CBUS_DATA_H__5__MASK EQU 0x80
CBUS_DATA_H__5__PC EQU CYREG_PRT0_PC7
CBUS_DATA_H__5__PORT EQU 0
CBUS_DATA_H__5__PRT EQU CYREG_PRT0_PRT
CBUS_DATA_H__5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CBUS_DATA_H__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CBUS_DATA_H__5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CBUS_DATA_H__5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CBUS_DATA_H__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CBUS_DATA_H__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CBUS_DATA_H__5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CBUS_DATA_H__5__PS EQU CYREG_PRT0_PS
CBUS_DATA_H__5__SHIFT EQU 7
CBUS_DATA_H__5__SLW EQU CYREG_PRT0_SLW
CBUS_DATA_H__6__AG EQU CYREG_PRT0_AG
CBUS_DATA_H__6__AMUX EQU CYREG_PRT0_AMUX
CBUS_DATA_H__6__BIE EQU CYREG_PRT0_BIE
CBUS_DATA_H__6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CBUS_DATA_H__6__BYP EQU CYREG_PRT0_BYP
CBUS_DATA_H__6__CTL EQU CYREG_PRT0_CTL
CBUS_DATA_H__6__DM0 EQU CYREG_PRT0_DM0
CBUS_DATA_H__6__DM1 EQU CYREG_PRT0_DM1
CBUS_DATA_H__6__DM2 EQU CYREG_PRT0_DM2
CBUS_DATA_H__6__DR EQU CYREG_PRT0_DR
CBUS_DATA_H__6__INP_DIS EQU CYREG_PRT0_INP_DIS
CBUS_DATA_H__6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CBUS_DATA_H__6__LCD_EN EQU CYREG_PRT0_LCD_EN
CBUS_DATA_H__6__MASK EQU 0x20
CBUS_DATA_H__6__PC EQU CYREG_PRT0_PC5
CBUS_DATA_H__6__PORT EQU 0
CBUS_DATA_H__6__PRT EQU CYREG_PRT0_PRT
CBUS_DATA_H__6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CBUS_DATA_H__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CBUS_DATA_H__6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CBUS_DATA_H__6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CBUS_DATA_H__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CBUS_DATA_H__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CBUS_DATA_H__6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CBUS_DATA_H__6__PS EQU CYREG_PRT0_PS
CBUS_DATA_H__6__SHIFT EQU 5
CBUS_DATA_H__6__SLW EQU CYREG_PRT0_SLW
CBUS_DATA_H__7__AG EQU CYREG_PRT0_AG
CBUS_DATA_H__7__AMUX EQU CYREG_PRT0_AMUX
CBUS_DATA_H__7__BIE EQU CYREG_PRT0_BIE
CBUS_DATA_H__7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CBUS_DATA_H__7__BYP EQU CYREG_PRT0_BYP
CBUS_DATA_H__7__CTL EQU CYREG_PRT0_CTL
CBUS_DATA_H__7__DM0 EQU CYREG_PRT0_DM0
CBUS_DATA_H__7__DM1 EQU CYREG_PRT0_DM1
CBUS_DATA_H__7__DM2 EQU CYREG_PRT0_DM2
CBUS_DATA_H__7__DR EQU CYREG_PRT0_DR
CBUS_DATA_H__7__INP_DIS EQU CYREG_PRT0_INP_DIS
CBUS_DATA_H__7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CBUS_DATA_H__7__LCD_EN EQU CYREG_PRT0_LCD_EN
CBUS_DATA_H__7__MASK EQU 0x08
CBUS_DATA_H__7__PC EQU CYREG_PRT0_PC3
CBUS_DATA_H__7__PORT EQU 0
CBUS_DATA_H__7__PRT EQU CYREG_PRT0_PRT
CBUS_DATA_H__7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CBUS_DATA_H__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CBUS_DATA_H__7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CBUS_DATA_H__7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CBUS_DATA_H__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CBUS_DATA_H__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CBUS_DATA_H__7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CBUS_DATA_H__7__PS EQU CYREG_PRT0_PS
CBUS_DATA_H__7__SHIFT EQU 3
CBUS_DATA_H__7__SLW EQU CYREG_PRT0_SLW

; CBUS_DATA_L
CBUS_DATA_L__0__AG EQU CYREG_PRT6_AG
CBUS_DATA_L__0__AMUX EQU CYREG_PRT6_AMUX
CBUS_DATA_L__0__BIE EQU CYREG_PRT6_BIE
CBUS_DATA_L__0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CBUS_DATA_L__0__BYP EQU CYREG_PRT6_BYP
CBUS_DATA_L__0__CTL EQU CYREG_PRT6_CTL
CBUS_DATA_L__0__DM0 EQU CYREG_PRT6_DM0
CBUS_DATA_L__0__DM1 EQU CYREG_PRT6_DM1
CBUS_DATA_L__0__DM2 EQU CYREG_PRT6_DM2
CBUS_DATA_L__0__DR EQU CYREG_PRT6_DR
CBUS_DATA_L__0__INP_DIS EQU CYREG_PRT6_INP_DIS
CBUS_DATA_L__0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CBUS_DATA_L__0__LCD_EN EQU CYREG_PRT6_LCD_EN
CBUS_DATA_L__0__MASK EQU 0x80
CBUS_DATA_L__0__PC EQU CYREG_PRT6_PC7
CBUS_DATA_L__0__PORT EQU 6
CBUS_DATA_L__0__PRT EQU CYREG_PRT6_PRT
CBUS_DATA_L__0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CBUS_DATA_L__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CBUS_DATA_L__0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CBUS_DATA_L__0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CBUS_DATA_L__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CBUS_DATA_L__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CBUS_DATA_L__0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CBUS_DATA_L__0__PS EQU CYREG_PRT6_PS
CBUS_DATA_L__0__SHIFT EQU 7
CBUS_DATA_L__0__SLW EQU CYREG_PRT6_SLW
CBUS_DATA_L__1__AG EQU CYREG_PRT6_AG
CBUS_DATA_L__1__AMUX EQU CYREG_PRT6_AMUX
CBUS_DATA_L__1__BIE EQU CYREG_PRT6_BIE
CBUS_DATA_L__1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CBUS_DATA_L__1__BYP EQU CYREG_PRT6_BYP
CBUS_DATA_L__1__CTL EQU CYREG_PRT6_CTL
CBUS_DATA_L__1__DM0 EQU CYREG_PRT6_DM0
CBUS_DATA_L__1__DM1 EQU CYREG_PRT6_DM1
CBUS_DATA_L__1__DM2 EQU CYREG_PRT6_DM2
CBUS_DATA_L__1__DR EQU CYREG_PRT6_DR
CBUS_DATA_L__1__INP_DIS EQU CYREG_PRT6_INP_DIS
CBUS_DATA_L__1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CBUS_DATA_L__1__LCD_EN EQU CYREG_PRT6_LCD_EN
CBUS_DATA_L__1__MASK EQU 0x20
CBUS_DATA_L__1__PC EQU CYREG_PRT6_PC5
CBUS_DATA_L__1__PORT EQU 6
CBUS_DATA_L__1__PRT EQU CYREG_PRT6_PRT
CBUS_DATA_L__1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CBUS_DATA_L__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CBUS_DATA_L__1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CBUS_DATA_L__1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CBUS_DATA_L__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CBUS_DATA_L__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CBUS_DATA_L__1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CBUS_DATA_L__1__PS EQU CYREG_PRT6_PS
CBUS_DATA_L__1__SHIFT EQU 5
CBUS_DATA_L__1__SLW EQU CYREG_PRT6_SLW
CBUS_DATA_L__2__AG EQU CYREG_PRT12_AG
CBUS_DATA_L__2__BIE EQU CYREG_PRT12_BIE
CBUS_DATA_L__2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CBUS_DATA_L__2__BYP EQU CYREG_PRT12_BYP
CBUS_DATA_L__2__DM0 EQU CYREG_PRT12_DM0
CBUS_DATA_L__2__DM1 EQU CYREG_PRT12_DM1
CBUS_DATA_L__2__DM2 EQU CYREG_PRT12_DM2
CBUS_DATA_L__2__DR EQU CYREG_PRT12_DR
CBUS_DATA_L__2__INP_DIS EQU CYREG_PRT12_INP_DIS
CBUS_DATA_L__2__MASK EQU 0x20
CBUS_DATA_L__2__PC EQU CYREG_PRT12_PC5
CBUS_DATA_L__2__PORT EQU 12
CBUS_DATA_L__2__PRT EQU CYREG_PRT12_PRT
CBUS_DATA_L__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CBUS_DATA_L__2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CBUS_DATA_L__2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CBUS_DATA_L__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CBUS_DATA_L__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CBUS_DATA_L__2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CBUS_DATA_L__2__PS EQU CYREG_PRT12_PS
CBUS_DATA_L__2__SHIFT EQU 5
CBUS_DATA_L__2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CBUS_DATA_L__2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CBUS_DATA_L__2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CBUS_DATA_L__2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CBUS_DATA_L__2__SLW EQU CYREG_PRT12_SLW
CBUS_DATA_L__3__AG EQU CYREG_PRT2_AG
CBUS_DATA_L__3__AMUX EQU CYREG_PRT2_AMUX
CBUS_DATA_L__3__BIE EQU CYREG_PRT2_BIE
CBUS_DATA_L__3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CBUS_DATA_L__3__BYP EQU CYREG_PRT2_BYP
CBUS_DATA_L__3__CTL EQU CYREG_PRT2_CTL
CBUS_DATA_L__3__DM0 EQU CYREG_PRT2_DM0
CBUS_DATA_L__3__DM1 EQU CYREG_PRT2_DM1
CBUS_DATA_L__3__DM2 EQU CYREG_PRT2_DM2
CBUS_DATA_L__3__DR EQU CYREG_PRT2_DR
CBUS_DATA_L__3__INP_DIS EQU CYREG_PRT2_INP_DIS
CBUS_DATA_L__3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CBUS_DATA_L__3__LCD_EN EQU CYREG_PRT2_LCD_EN
CBUS_DATA_L__3__MASK EQU 0x80
CBUS_DATA_L__3__PC EQU CYREG_PRT2_PC7
CBUS_DATA_L__3__PORT EQU 2
CBUS_DATA_L__3__PRT EQU CYREG_PRT2_PRT
CBUS_DATA_L__3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CBUS_DATA_L__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CBUS_DATA_L__3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CBUS_DATA_L__3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CBUS_DATA_L__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CBUS_DATA_L__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CBUS_DATA_L__3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CBUS_DATA_L__3__PS EQU CYREG_PRT2_PS
CBUS_DATA_L__3__SHIFT EQU 7
CBUS_DATA_L__3__SLW EQU CYREG_PRT2_SLW
CBUS_DATA_L__4__AG EQU CYREG_PRT2_AG
CBUS_DATA_L__4__AMUX EQU CYREG_PRT2_AMUX
CBUS_DATA_L__4__BIE EQU CYREG_PRT2_BIE
CBUS_DATA_L__4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CBUS_DATA_L__4__BYP EQU CYREG_PRT2_BYP
CBUS_DATA_L__4__CTL EQU CYREG_PRT2_CTL
CBUS_DATA_L__4__DM0 EQU CYREG_PRT2_DM0
CBUS_DATA_L__4__DM1 EQU CYREG_PRT2_DM1
CBUS_DATA_L__4__DM2 EQU CYREG_PRT2_DM2
CBUS_DATA_L__4__DR EQU CYREG_PRT2_DR
CBUS_DATA_L__4__INP_DIS EQU CYREG_PRT2_INP_DIS
CBUS_DATA_L__4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CBUS_DATA_L__4__LCD_EN EQU CYREG_PRT2_LCD_EN
CBUS_DATA_L__4__MASK EQU 0x20
CBUS_DATA_L__4__PC EQU CYREG_PRT2_PC5
CBUS_DATA_L__4__PORT EQU 2
CBUS_DATA_L__4__PRT EQU CYREG_PRT2_PRT
CBUS_DATA_L__4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CBUS_DATA_L__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CBUS_DATA_L__4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CBUS_DATA_L__4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CBUS_DATA_L__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CBUS_DATA_L__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CBUS_DATA_L__4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CBUS_DATA_L__4__PS EQU CYREG_PRT2_PS
CBUS_DATA_L__4__SHIFT EQU 5
CBUS_DATA_L__4__SLW EQU CYREG_PRT2_SLW
CBUS_DATA_L__5__AG EQU CYREG_PRT2_AG
CBUS_DATA_L__5__AMUX EQU CYREG_PRT2_AMUX
CBUS_DATA_L__5__BIE EQU CYREG_PRT2_BIE
CBUS_DATA_L__5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CBUS_DATA_L__5__BYP EQU CYREG_PRT2_BYP
CBUS_DATA_L__5__CTL EQU CYREG_PRT2_CTL
CBUS_DATA_L__5__DM0 EQU CYREG_PRT2_DM0
CBUS_DATA_L__5__DM1 EQU CYREG_PRT2_DM1
CBUS_DATA_L__5__DM2 EQU CYREG_PRT2_DM2
CBUS_DATA_L__5__DR EQU CYREG_PRT2_DR
CBUS_DATA_L__5__INP_DIS EQU CYREG_PRT2_INP_DIS
CBUS_DATA_L__5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CBUS_DATA_L__5__LCD_EN EQU CYREG_PRT2_LCD_EN
CBUS_DATA_L__5__MASK EQU 0x08
CBUS_DATA_L__5__PC EQU CYREG_PRT2_PC3
CBUS_DATA_L__5__PORT EQU 2
CBUS_DATA_L__5__PRT EQU CYREG_PRT2_PRT
CBUS_DATA_L__5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CBUS_DATA_L__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CBUS_DATA_L__5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CBUS_DATA_L__5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CBUS_DATA_L__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CBUS_DATA_L__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CBUS_DATA_L__5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CBUS_DATA_L__5__PS EQU CYREG_PRT2_PS
CBUS_DATA_L__5__SHIFT EQU 3
CBUS_DATA_L__5__SLW EQU CYREG_PRT2_SLW
CBUS_DATA_L__6__AG EQU CYREG_PRT2_AG
CBUS_DATA_L__6__AMUX EQU CYREG_PRT2_AMUX
CBUS_DATA_L__6__BIE EQU CYREG_PRT2_BIE
CBUS_DATA_L__6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CBUS_DATA_L__6__BYP EQU CYREG_PRT2_BYP
CBUS_DATA_L__6__CTL EQU CYREG_PRT2_CTL
CBUS_DATA_L__6__DM0 EQU CYREG_PRT2_DM0
CBUS_DATA_L__6__DM1 EQU CYREG_PRT2_DM1
CBUS_DATA_L__6__DM2 EQU CYREG_PRT2_DM2
CBUS_DATA_L__6__DR EQU CYREG_PRT2_DR
CBUS_DATA_L__6__INP_DIS EQU CYREG_PRT2_INP_DIS
CBUS_DATA_L__6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CBUS_DATA_L__6__LCD_EN EQU CYREG_PRT2_LCD_EN
CBUS_DATA_L__6__MASK EQU 0x02
CBUS_DATA_L__6__PC EQU CYREG_PRT2_PC1
CBUS_DATA_L__6__PORT EQU 2
CBUS_DATA_L__6__PRT EQU CYREG_PRT2_PRT
CBUS_DATA_L__6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CBUS_DATA_L__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CBUS_DATA_L__6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CBUS_DATA_L__6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CBUS_DATA_L__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CBUS_DATA_L__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CBUS_DATA_L__6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CBUS_DATA_L__6__PS EQU CYREG_PRT2_PS
CBUS_DATA_L__6__SHIFT EQU 1
CBUS_DATA_L__6__SLW EQU CYREG_PRT2_SLW
CBUS_DATA_L__7__AG EQU CYREG_PRT15_AG
CBUS_DATA_L__7__AMUX EQU CYREG_PRT15_AMUX
CBUS_DATA_L__7__BIE EQU CYREG_PRT15_BIE
CBUS_DATA_L__7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CBUS_DATA_L__7__BYP EQU CYREG_PRT15_BYP
CBUS_DATA_L__7__CTL EQU CYREG_PRT15_CTL
CBUS_DATA_L__7__DM0 EQU CYREG_PRT15_DM0
CBUS_DATA_L__7__DM1 EQU CYREG_PRT15_DM1
CBUS_DATA_L__7__DM2 EQU CYREG_PRT15_DM2
CBUS_DATA_L__7__DR EQU CYREG_PRT15_DR
CBUS_DATA_L__7__INP_DIS EQU CYREG_PRT15_INP_DIS
CBUS_DATA_L__7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CBUS_DATA_L__7__LCD_EN EQU CYREG_PRT15_LCD_EN
CBUS_DATA_L__7__MASK EQU 0x20
CBUS_DATA_L__7__PC EQU CYREG_IO_PC_PRT15_PC5
CBUS_DATA_L__7__PORT EQU 15
CBUS_DATA_L__7__PRT EQU CYREG_PRT15_PRT
CBUS_DATA_L__7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CBUS_DATA_L__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CBUS_DATA_L__7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CBUS_DATA_L__7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CBUS_DATA_L__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CBUS_DATA_L__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CBUS_DATA_L__7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CBUS_DATA_L__7__PS EQU CYREG_PRT15_PS
CBUS_DATA_L__7__SHIFT EQU 5
CBUS_DATA_L__7__SLW EQU CYREG_PRT15_SLW

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

; CBusAddrRegH
CBusAddrRegH_Sync_ctrl_reg__0__MASK EQU 0x01
CBusAddrRegH_Sync_ctrl_reg__0__POS EQU 0
CBusAddrRegH_Sync_ctrl_reg__1__MASK EQU 0x02
CBusAddrRegH_Sync_ctrl_reg__1__POS EQU 1
CBusAddrRegH_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
CBusAddrRegH_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
CBusAddrRegH_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
CBusAddrRegH_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
CBusAddrRegH_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
CBusAddrRegH_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
CBusAddrRegH_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
CBusAddrRegH_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
CBusAddrRegH_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
CBusAddrRegH_Sync_ctrl_reg__2__MASK EQU 0x04
CBusAddrRegH_Sync_ctrl_reg__2__POS EQU 2
CBusAddrRegH_Sync_ctrl_reg__3__MASK EQU 0x08
CBusAddrRegH_Sync_ctrl_reg__3__POS EQU 3
CBusAddrRegH_Sync_ctrl_reg__4__MASK EQU 0x10
CBusAddrRegH_Sync_ctrl_reg__4__POS EQU 4
CBusAddrRegH_Sync_ctrl_reg__5__MASK EQU 0x20
CBusAddrRegH_Sync_ctrl_reg__5__POS EQU 5
CBusAddrRegH_Sync_ctrl_reg__6__MASK EQU 0x40
CBusAddrRegH_Sync_ctrl_reg__6__POS EQU 6
CBusAddrRegH_Sync_ctrl_reg__7__MASK EQU 0x80
CBusAddrRegH_Sync_ctrl_reg__7__POS EQU 7
CBusAddrRegH_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
CBusAddrRegH_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
CBusAddrRegH_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
CBusAddrRegH_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
CBusAddrRegH_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
CBusAddrRegH_Sync_ctrl_reg__MASK EQU 0xFF
CBusAddrRegH_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
CBusAddrRegH_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
CBusAddrRegH_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; CBusAddrRegL
CBusAddrRegL_Sync_ctrl_reg__0__MASK EQU 0x01
CBusAddrRegL_Sync_ctrl_reg__0__POS EQU 0
CBusAddrRegL_Sync_ctrl_reg__1__MASK EQU 0x02
CBusAddrRegL_Sync_ctrl_reg__1__POS EQU 1
CBusAddrRegL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CBusAddrRegL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
CBusAddrRegL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
CBusAddrRegL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
CBusAddrRegL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
CBusAddrRegL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
CBusAddrRegL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
CBusAddrRegL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
CBusAddrRegL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
CBusAddrRegL_Sync_ctrl_reg__2__MASK EQU 0x04
CBusAddrRegL_Sync_ctrl_reg__2__POS EQU 2
CBusAddrRegL_Sync_ctrl_reg__3__MASK EQU 0x08
CBusAddrRegL_Sync_ctrl_reg__3__POS EQU 3
CBusAddrRegL_Sync_ctrl_reg__4__MASK EQU 0x10
CBusAddrRegL_Sync_ctrl_reg__4__POS EQU 4
CBusAddrRegL_Sync_ctrl_reg__5__MASK EQU 0x20
CBusAddrRegL_Sync_ctrl_reg__5__POS EQU 5
CBusAddrRegL_Sync_ctrl_reg__6__MASK EQU 0x40
CBusAddrRegL_Sync_ctrl_reg__6__POS EQU 6
CBusAddrRegL_Sync_ctrl_reg__7__MASK EQU 0x80
CBusAddrRegL_Sync_ctrl_reg__7__POS EQU 7
CBusAddrRegL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CBusAddrRegL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
CBusAddrRegL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
CBusAddrRegL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
CBusAddrRegL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
CBusAddrRegL_Sync_ctrl_reg__MASK EQU 0xFF
CBusAddrRegL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CBusAddrRegL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CBusAddrRegL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; CBusAddrRegU
CBusAddrRegU_Sync_ctrl_reg__0__MASK EQU 0x01
CBusAddrRegU_Sync_ctrl_reg__0__POS EQU 0
CBusAddrRegU_Sync_ctrl_reg__1__MASK EQU 0x02
CBusAddrRegU_Sync_ctrl_reg__1__POS EQU 1
CBusAddrRegU_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
CBusAddrRegU_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
CBusAddrRegU_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
CBusAddrRegU_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
CBusAddrRegU_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
CBusAddrRegU_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
CBusAddrRegU_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
CBusAddrRegU_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
CBusAddrRegU_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
CBusAddrRegU_Sync_ctrl_reg__2__MASK EQU 0x04
CBusAddrRegU_Sync_ctrl_reg__2__POS EQU 2
CBusAddrRegU_Sync_ctrl_reg__3__MASK EQU 0x08
CBusAddrRegU_Sync_ctrl_reg__3__POS EQU 3
CBusAddrRegU_Sync_ctrl_reg__4__MASK EQU 0x10
CBusAddrRegU_Sync_ctrl_reg__4__POS EQU 4
CBusAddrRegU_Sync_ctrl_reg__5__MASK EQU 0x20
CBusAddrRegU_Sync_ctrl_reg__5__POS EQU 5
CBusAddrRegU_Sync_ctrl_reg__6__MASK EQU 0x40
CBusAddrRegU_Sync_ctrl_reg__6__POS EQU 6
CBusAddrRegU_Sync_ctrl_reg__7__MASK EQU 0x80
CBusAddrRegU_Sync_ctrl_reg__7__POS EQU 7
CBusAddrRegU_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
CBusAddrRegU_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
CBusAddrRegU_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
CBusAddrRegU_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
CBusAddrRegU_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
CBusAddrRegU_Sync_ctrl_reg__MASK EQU 0xFF
CBusAddrRegU_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CBusAddrRegU_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CBusAddrRegU_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; DigitalReset
DigitalReset_Sync_ctrl_reg__0__MASK EQU 0x01
DigitalReset_Sync_ctrl_reg__0__POS EQU 0
DigitalReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
DigitalReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
DigitalReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
DigitalReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
DigitalReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
DigitalReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
DigitalReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
DigitalReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
DigitalReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
DigitalReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
DigitalReset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
DigitalReset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
DigitalReset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
DigitalReset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
DigitalReset_Sync_ctrl_reg__MASK EQU 0x01
DigitalReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DigitalReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DigitalReset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

; DipSwReadReg
DipSwReadReg_sts_sts_reg__0__MASK EQU 0x01
DipSwReadReg_sts_sts_reg__0__POS EQU 0
DipSwReadReg_sts_sts_reg__1__MASK EQU 0x02
DipSwReadReg_sts_sts_reg__1__POS EQU 1
DipSwReadReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
DipSwReadReg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
DipSwReadReg_sts_sts_reg__2__MASK EQU 0x04
DipSwReadReg_sts_sts_reg__2__POS EQU 2
DipSwReadReg_sts_sts_reg__3__MASK EQU 0x08
DipSwReadReg_sts_sts_reg__3__POS EQU 3
DipSwReadReg_sts_sts_reg__MASK EQU 0x0F
DipSwReadReg_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB09_MSK
DipSwReadReg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
DipSwReadReg_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB09_ST

; TickTimerISR
TickTimerISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TickTimerISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TickTimerISR__INTC_MASK EQU 0x20000
TickTimerISR__INTC_NUMBER EQU 17
TickTimerISR__INTC_PRIOR_NUM EQU 7
TickTimerISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
TickTimerISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TickTimerISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ChipWaitTimer0
ChipWaitTimer0_datapath_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
ChipWaitTimer0_datapath_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
ChipWaitTimer0_datapath_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
ChipWaitTimer0_datapath_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
ChipWaitTimer0_datapath_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ChipWaitTimer0_datapath_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
ChipWaitTimer0_datapath_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
ChipWaitTimer0_datapath_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
ChipWaitTimer0_datapath_u0__A0_REG EQU CYREG_B0_UDB06_A0
ChipWaitTimer0_datapath_u0__A1_REG EQU CYREG_B0_UDB06_A1
ChipWaitTimer0_datapath_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
ChipWaitTimer0_datapath_u0__D0_REG EQU CYREG_B0_UDB06_D0
ChipWaitTimer0_datapath_u0__D1_REG EQU CYREG_B0_UDB06_D1
ChipWaitTimer0_datapath_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ChipWaitTimer0_datapath_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
ChipWaitTimer0_datapath_u0__F0_REG EQU CYREG_B0_UDB06_F0
ChipWaitTimer0_datapath_u0__F1_REG EQU CYREG_B0_UDB06_F1
ChipWaitTimer0_datapath_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
ChipWaitTimer0_datapath_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
ChipWaitTimer0_datapath_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
ChipWaitTimer0_datapath_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
ChipWaitTimer0_datapath_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ChipWaitTimer0_datapath_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
ChipWaitTimer0_datapath_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
ChipWaitTimer0_datapath_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
ChipWaitTimer0_datapath_u1__A0_REG EQU CYREG_B0_UDB07_A0
ChipWaitTimer0_datapath_u1__A1_REG EQU CYREG_B0_UDB07_A1
ChipWaitTimer0_datapath_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
ChipWaitTimer0_datapath_u1__D0_REG EQU CYREG_B0_UDB07_D0
ChipWaitTimer0_datapath_u1__D1_REG EQU CYREG_B0_UDB07_D1
ChipWaitTimer0_datapath_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ChipWaitTimer0_datapath_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
ChipWaitTimer0_datapath_u1__F0_REG EQU CYREG_B0_UDB07_F0
ChipWaitTimer0_datapath_u1__F1_REG EQU CYREG_B0_UDB07_F1
ChipWaitTimer0_StsReg__0__MASK EQU 0x01
ChipWaitTimer0_StsReg__0__POS EQU 0
ChipWaitTimer0_StsReg__1__MASK EQU 0x02
ChipWaitTimer0_StsReg__1__POS EQU 1
ChipWaitTimer0_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ChipWaitTimer0_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
ChipWaitTimer0_StsReg__MASK EQU 0x03
ChipWaitTimer0_StsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
ChipWaitTimer0_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ChipWaitTimer0_StsReg__STATUS_REG EQU CYREG_B0_UDB06_ST

; ChipWaitTimer1
ChipWaitTimer1_datapath_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
ChipWaitTimer1_datapath_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
ChipWaitTimer1_datapath_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
ChipWaitTimer1_datapath_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
ChipWaitTimer1_datapath_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
ChipWaitTimer1_datapath_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
ChipWaitTimer1_datapath_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
ChipWaitTimer1_datapath_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
ChipWaitTimer1_datapath_u0__A0_REG EQU CYREG_B0_UDB00_A0
ChipWaitTimer1_datapath_u0__A1_REG EQU CYREG_B0_UDB00_A1
ChipWaitTimer1_datapath_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
ChipWaitTimer1_datapath_u0__D0_REG EQU CYREG_B0_UDB00_D0
ChipWaitTimer1_datapath_u0__D1_REG EQU CYREG_B0_UDB00_D1
ChipWaitTimer1_datapath_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
ChipWaitTimer1_datapath_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
ChipWaitTimer1_datapath_u0__F0_REG EQU CYREG_B0_UDB00_F0
ChipWaitTimer1_datapath_u0__F1_REG EQU CYREG_B0_UDB00_F1
ChipWaitTimer1_datapath_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
ChipWaitTimer1_datapath_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
ChipWaitTimer1_datapath_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
ChipWaitTimer1_datapath_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
ChipWaitTimer1_datapath_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ChipWaitTimer1_datapath_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
ChipWaitTimer1_datapath_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
ChipWaitTimer1_datapath_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
ChipWaitTimer1_datapath_u1__A0_REG EQU CYREG_B0_UDB01_A0
ChipWaitTimer1_datapath_u1__A1_REG EQU CYREG_B0_UDB01_A1
ChipWaitTimer1_datapath_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
ChipWaitTimer1_datapath_u1__D0_REG EQU CYREG_B0_UDB01_D0
ChipWaitTimer1_datapath_u1__D1_REG EQU CYREG_B0_UDB01_D1
ChipWaitTimer1_datapath_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ChipWaitTimer1_datapath_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
ChipWaitTimer1_datapath_u1__F0_REG EQU CYREG_B0_UDB01_F0
ChipWaitTimer1_datapath_u1__F1_REG EQU CYREG_B0_UDB01_F1
ChipWaitTimer1_StsReg__0__MASK EQU 0x01
ChipWaitTimer1_StsReg__0__POS EQU 0
ChipWaitTimer1_StsReg__1__MASK EQU 0x02
ChipWaitTimer1_StsReg__1__POS EQU 1
ChipWaitTimer1_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
ChipWaitTimer1_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
ChipWaitTimer1_StsReg__MASK EQU 0x03
ChipWaitTimer1_StsReg__MASK_REG EQU CYREG_B0_UDB00_MSK
ChipWaitTimer1_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
ChipWaitTimer1_StsReg__STATUS_REG EQU CYREG_B0_UDB00_ST

; ChipWaitTimer2
ChipWaitTimer2_datapath_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
ChipWaitTimer2_datapath_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
ChipWaitTimer2_datapath_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
ChipWaitTimer2_datapath_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
ChipWaitTimer2_datapath_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ChipWaitTimer2_datapath_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
ChipWaitTimer2_datapath_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
ChipWaitTimer2_datapath_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
ChipWaitTimer2_datapath_u0__A0_REG EQU CYREG_B0_UDB02_A0
ChipWaitTimer2_datapath_u0__A1_REG EQU CYREG_B0_UDB02_A1
ChipWaitTimer2_datapath_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
ChipWaitTimer2_datapath_u0__D0_REG EQU CYREG_B0_UDB02_D0
ChipWaitTimer2_datapath_u0__D1_REG EQU CYREG_B0_UDB02_D1
ChipWaitTimer2_datapath_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ChipWaitTimer2_datapath_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
ChipWaitTimer2_datapath_u0__F0_REG EQU CYREG_B0_UDB02_F0
ChipWaitTimer2_datapath_u0__F1_REG EQU CYREG_B0_UDB02_F1
ChipWaitTimer2_datapath_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ChipWaitTimer2_datapath_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ChipWaitTimer2_datapath_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
ChipWaitTimer2_datapath_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
ChipWaitTimer2_datapath_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
ChipWaitTimer2_datapath_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
ChipWaitTimer2_datapath_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ChipWaitTimer2_datapath_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
ChipWaitTimer2_datapath_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
ChipWaitTimer2_datapath_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
ChipWaitTimer2_datapath_u1__A0_REG EQU CYREG_B0_UDB03_A0
ChipWaitTimer2_datapath_u1__A1_REG EQU CYREG_B0_UDB03_A1
ChipWaitTimer2_datapath_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
ChipWaitTimer2_datapath_u1__D0_REG EQU CYREG_B0_UDB03_D0
ChipWaitTimer2_datapath_u1__D1_REG EQU CYREG_B0_UDB03_D1
ChipWaitTimer2_datapath_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ChipWaitTimer2_datapath_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
ChipWaitTimer2_datapath_u1__F0_REG EQU CYREG_B0_UDB03_F0
ChipWaitTimer2_datapath_u1__F1_REG EQU CYREG_B0_UDB03_F1
ChipWaitTimer2_datapath_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ChipWaitTimer2_datapath_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ChipWaitTimer2_StsReg__0__MASK EQU 0x01
ChipWaitTimer2_StsReg__0__POS EQU 0
ChipWaitTimer2_StsReg__1__MASK EQU 0x02
ChipWaitTimer2_StsReg__1__POS EQU 1
ChipWaitTimer2_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ChipWaitTimer2_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
ChipWaitTimer2_StsReg__MASK EQU 0x03
ChipWaitTimer2_StsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
ChipWaitTimer2_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ChipWaitTimer2_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ChipWaitTimer2_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ChipWaitTimer2_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
ChipWaitTimer2_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
ChipWaitTimer2_StsReg__STATUS_REG EQU CYREG_B0_UDB02_ST

; ChipWaitTimer3
ChipWaitTimer3_datapath_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
ChipWaitTimer3_datapath_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
ChipWaitTimer3_datapath_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
ChipWaitTimer3_datapath_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
ChipWaitTimer3_datapath_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
ChipWaitTimer3_datapath_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
ChipWaitTimer3_datapath_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
ChipWaitTimer3_datapath_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
ChipWaitTimer3_datapath_u0__A0_REG EQU CYREG_B1_UDB06_A0
ChipWaitTimer3_datapath_u0__A1_REG EQU CYREG_B1_UDB06_A1
ChipWaitTimer3_datapath_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
ChipWaitTimer3_datapath_u0__D0_REG EQU CYREG_B1_UDB06_D0
ChipWaitTimer3_datapath_u0__D1_REG EQU CYREG_B1_UDB06_D1
ChipWaitTimer3_datapath_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
ChipWaitTimer3_datapath_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
ChipWaitTimer3_datapath_u0__F0_REG EQU CYREG_B1_UDB06_F0
ChipWaitTimer3_datapath_u0__F1_REG EQU CYREG_B1_UDB06_F1
ChipWaitTimer3_datapath_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
ChipWaitTimer3_datapath_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
ChipWaitTimer3_datapath_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
ChipWaitTimer3_datapath_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
ChipWaitTimer3_datapath_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ChipWaitTimer3_datapath_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
ChipWaitTimer3_datapath_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
ChipWaitTimer3_datapath_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
ChipWaitTimer3_datapath_u1__A0_REG EQU CYREG_B1_UDB07_A0
ChipWaitTimer3_datapath_u1__A1_REG EQU CYREG_B1_UDB07_A1
ChipWaitTimer3_datapath_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
ChipWaitTimer3_datapath_u1__D0_REG EQU CYREG_B1_UDB07_D0
ChipWaitTimer3_datapath_u1__D1_REG EQU CYREG_B1_UDB07_D1
ChipWaitTimer3_datapath_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ChipWaitTimer3_datapath_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
ChipWaitTimer3_datapath_u1__F0_REG EQU CYREG_B1_UDB07_F0
ChipWaitTimer3_datapath_u1__F1_REG EQU CYREG_B1_UDB07_F1
ChipWaitTimer3_StsReg__0__MASK EQU 0x01
ChipWaitTimer3_StsReg__0__POS EQU 0
ChipWaitTimer3_StsReg__1__MASK EQU 0x02
ChipWaitTimer3_StsReg__1__POS EQU 1
ChipWaitTimer3_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ChipWaitTimer3_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
ChipWaitTimer3_StsReg__MASK EQU 0x03
ChipWaitTimer3_StsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
ChipWaitTimer3_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ChipWaitTimer3_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ChipWaitTimer3_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ChipWaitTimer3_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
ChipWaitTimer3_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
ChipWaitTimer3_StsReg__STATUS_REG EQU CYREG_B0_UDB03_ST

; ChipWaitTimer4
ChipWaitTimer4_datapath_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
ChipWaitTimer4_datapath_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
ChipWaitTimer4_datapath_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
ChipWaitTimer4_datapath_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
ChipWaitTimer4_datapath_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ChipWaitTimer4_datapath_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
ChipWaitTimer4_datapath_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
ChipWaitTimer4_datapath_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
ChipWaitTimer4_datapath_u0__A0_REG EQU CYREG_B0_UDB04_A0
ChipWaitTimer4_datapath_u0__A1_REG EQU CYREG_B0_UDB04_A1
ChipWaitTimer4_datapath_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
ChipWaitTimer4_datapath_u0__D0_REG EQU CYREG_B0_UDB04_D0
ChipWaitTimer4_datapath_u0__D1_REG EQU CYREG_B0_UDB04_D1
ChipWaitTimer4_datapath_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ChipWaitTimer4_datapath_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
ChipWaitTimer4_datapath_u0__F0_REG EQU CYREG_B0_UDB04_F0
ChipWaitTimer4_datapath_u0__F1_REG EQU CYREG_B0_UDB04_F1
ChipWaitTimer4_datapath_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
ChipWaitTimer4_datapath_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
ChipWaitTimer4_datapath_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
ChipWaitTimer4_datapath_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
ChipWaitTimer4_datapath_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ChipWaitTimer4_datapath_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
ChipWaitTimer4_datapath_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
ChipWaitTimer4_datapath_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
ChipWaitTimer4_datapath_u1__A0_REG EQU CYREG_B0_UDB05_A0
ChipWaitTimer4_datapath_u1__A1_REG EQU CYREG_B0_UDB05_A1
ChipWaitTimer4_datapath_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
ChipWaitTimer4_datapath_u1__D0_REG EQU CYREG_B0_UDB05_D0
ChipWaitTimer4_datapath_u1__D1_REG EQU CYREG_B0_UDB05_D1
ChipWaitTimer4_datapath_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ChipWaitTimer4_datapath_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
ChipWaitTimer4_datapath_u1__F0_REG EQU CYREG_B0_UDB05_F0
ChipWaitTimer4_datapath_u1__F1_REG EQU CYREG_B0_UDB05_F1
ChipWaitTimer4_datapath_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ChipWaitTimer4_datapath_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ChipWaitTimer4_StsReg__0__MASK EQU 0x01
ChipWaitTimer4_StsReg__0__POS EQU 0
ChipWaitTimer4_StsReg__1__MASK EQU 0x02
ChipWaitTimer4_StsReg__1__POS EQU 1
ChipWaitTimer4_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
ChipWaitTimer4_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
ChipWaitTimer4_StsReg__MASK EQU 0x03
ChipWaitTimer4_StsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
ChipWaitTimer4_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
ChipWaitTimer4_StsReg__STATUS_REG EQU CYREG_B1_UDB06_ST

; ChipWaitTimer5
ChipWaitTimer5_datapath_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
ChipWaitTimer5_datapath_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
ChipWaitTimer5_datapath_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
ChipWaitTimer5_datapath_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
ChipWaitTimer5_datapath_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ChipWaitTimer5_datapath_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
ChipWaitTimer5_datapath_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
ChipWaitTimer5_datapath_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
ChipWaitTimer5_datapath_u0__A0_REG EQU CYREG_B0_UDB08_A0
ChipWaitTimer5_datapath_u0__A1_REG EQU CYREG_B0_UDB08_A1
ChipWaitTimer5_datapath_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
ChipWaitTimer5_datapath_u0__D0_REG EQU CYREG_B0_UDB08_D0
ChipWaitTimer5_datapath_u0__D1_REG EQU CYREG_B0_UDB08_D1
ChipWaitTimer5_datapath_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ChipWaitTimer5_datapath_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
ChipWaitTimer5_datapath_u0__F0_REG EQU CYREG_B0_UDB08_F0
ChipWaitTimer5_datapath_u0__F1_REG EQU CYREG_B0_UDB08_F1
ChipWaitTimer5_datapath_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ChipWaitTimer5_datapath_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ChipWaitTimer5_datapath_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
ChipWaitTimer5_datapath_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
ChipWaitTimer5_datapath_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
ChipWaitTimer5_datapath_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
ChipWaitTimer5_datapath_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ChipWaitTimer5_datapath_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
ChipWaitTimer5_datapath_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
ChipWaitTimer5_datapath_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
ChipWaitTimer5_datapath_u1__A0_REG EQU CYREG_B0_UDB09_A0
ChipWaitTimer5_datapath_u1__A1_REG EQU CYREG_B0_UDB09_A1
ChipWaitTimer5_datapath_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
ChipWaitTimer5_datapath_u1__D0_REG EQU CYREG_B0_UDB09_D0
ChipWaitTimer5_datapath_u1__D1_REG EQU CYREG_B0_UDB09_D1
ChipWaitTimer5_datapath_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ChipWaitTimer5_datapath_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
ChipWaitTimer5_datapath_u1__F0_REG EQU CYREG_B0_UDB09_F0
ChipWaitTimer5_datapath_u1__F1_REG EQU CYREG_B0_UDB09_F1
ChipWaitTimer5_StsReg__0__MASK EQU 0x01
ChipWaitTimer5_StsReg__0__POS EQU 0
ChipWaitTimer5_StsReg__1__MASK EQU 0x02
ChipWaitTimer5_StsReg__1__POS EQU 1
ChipWaitTimer5_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ChipWaitTimer5_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
ChipWaitTimer5_StsReg__MASK EQU 0x03
ChipWaitTimer5_StsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
ChipWaitTimer5_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ChipWaitTimer5_StsReg__STATUS_REG EQU CYREG_B0_UDB11_ST

; ChipWaitTimer6
ChipWaitTimer6_datapath_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
ChipWaitTimer6_datapath_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
ChipWaitTimer6_datapath_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
ChipWaitTimer6_datapath_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
ChipWaitTimer6_datapath_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ChipWaitTimer6_datapath_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
ChipWaitTimer6_datapath_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
ChipWaitTimer6_datapath_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
ChipWaitTimer6_datapath_u0__A0_REG EQU CYREG_B1_UDB08_A0
ChipWaitTimer6_datapath_u0__A1_REG EQU CYREG_B1_UDB08_A1
ChipWaitTimer6_datapath_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
ChipWaitTimer6_datapath_u0__D0_REG EQU CYREG_B1_UDB08_D0
ChipWaitTimer6_datapath_u0__D1_REG EQU CYREG_B1_UDB08_D1
ChipWaitTimer6_datapath_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ChipWaitTimer6_datapath_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
ChipWaitTimer6_datapath_u0__F0_REG EQU CYREG_B1_UDB08_F0
ChipWaitTimer6_datapath_u0__F1_REG EQU CYREG_B1_UDB08_F1
ChipWaitTimer6_datapath_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
ChipWaitTimer6_datapath_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
ChipWaitTimer6_datapath_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
ChipWaitTimer6_datapath_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
ChipWaitTimer6_datapath_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
ChipWaitTimer6_datapath_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
ChipWaitTimer6_datapath_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
ChipWaitTimer6_datapath_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
ChipWaitTimer6_datapath_u1__A0_REG EQU CYREG_B1_UDB09_A0
ChipWaitTimer6_datapath_u1__A1_REG EQU CYREG_B1_UDB09_A1
ChipWaitTimer6_datapath_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
ChipWaitTimer6_datapath_u1__D0_REG EQU CYREG_B1_UDB09_D0
ChipWaitTimer6_datapath_u1__D1_REG EQU CYREG_B1_UDB09_D1
ChipWaitTimer6_datapath_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
ChipWaitTimer6_datapath_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
ChipWaitTimer6_datapath_u1__F0_REG EQU CYREG_B1_UDB09_F0
ChipWaitTimer6_datapath_u1__F1_REG EQU CYREG_B1_UDB09_F1
ChipWaitTimer6_StsReg__0__MASK EQU 0x01
ChipWaitTimer6_StsReg__0__POS EQU 0
ChipWaitTimer6_StsReg__1__MASK EQU 0x02
ChipWaitTimer6_StsReg__1__POS EQU 1
ChipWaitTimer6_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ChipWaitTimer6_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
ChipWaitTimer6_StsReg__MASK EQU 0x03
ChipWaitTimer6_StsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
ChipWaitTimer6_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ChipWaitTimer6_StsReg__STATUS_REG EQU CYREG_B0_UDB07_ST

; ChipWaitTimer7
ChipWaitTimer7_datapath_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
ChipWaitTimer7_datapath_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
ChipWaitTimer7_datapath_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
ChipWaitTimer7_datapath_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
ChipWaitTimer7_datapath_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
ChipWaitTimer7_datapath_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
ChipWaitTimer7_datapath_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
ChipWaitTimer7_datapath_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
ChipWaitTimer7_datapath_u0__A0_REG EQU CYREG_B1_UDB10_A0
ChipWaitTimer7_datapath_u0__A1_REG EQU CYREG_B1_UDB10_A1
ChipWaitTimer7_datapath_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
ChipWaitTimer7_datapath_u0__D0_REG EQU CYREG_B1_UDB10_D0
ChipWaitTimer7_datapath_u0__D1_REG EQU CYREG_B1_UDB10_D1
ChipWaitTimer7_datapath_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
ChipWaitTimer7_datapath_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
ChipWaitTimer7_datapath_u0__F0_REG EQU CYREG_B1_UDB10_F0
ChipWaitTimer7_datapath_u0__F1_REG EQU CYREG_B1_UDB10_F1
ChipWaitTimer7_datapath_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ChipWaitTimer7_datapath_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ChipWaitTimer7_datapath_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
ChipWaitTimer7_datapath_u1__A0_REG EQU CYREG_B1_UDB11_A0
ChipWaitTimer7_datapath_u1__A1_REG EQU CYREG_B1_UDB11_A1
ChipWaitTimer7_datapath_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
ChipWaitTimer7_datapath_u1__D0_REG EQU CYREG_B1_UDB11_D0
ChipWaitTimer7_datapath_u1__D1_REG EQU CYREG_B1_UDB11_D1
ChipWaitTimer7_datapath_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ChipWaitTimer7_datapath_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
ChipWaitTimer7_datapath_u1__F0_REG EQU CYREG_B1_UDB11_F0
ChipWaitTimer7_datapath_u1__F1_REG EQU CYREG_B1_UDB11_F1
ChipWaitTimer7_StsReg__0__MASK EQU 0x01
ChipWaitTimer7_StsReg__0__POS EQU 0
ChipWaitTimer7_StsReg__1__MASK EQU 0x02
ChipWaitTimer7_StsReg__1__POS EQU 1
ChipWaitTimer7_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ChipWaitTimer7_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
ChipWaitTimer7_StsReg__MASK EQU 0x03
ChipWaitTimer7_StsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
ChipWaitTimer7_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ChipWaitTimer7_StsReg__STATUS_REG EQU CYREG_B1_UDB08_ST

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E15F069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
