#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May 25 15:34:57 2021
# Process ID: 3448
# Current directory: C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1096.602 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7z007sclg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1096.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/constrs_1/new/contraint.xdc]
Finished Parsing XDC File [C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.srcs/constrs_1/new/contraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1096.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1096.602 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1096.602 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21a40a0f6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1547.184 ; gain = 450.582

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a2c653ab4ffb2ab1.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1821.027 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ba2b62ff

Time (s): cpu = 00:00:06 ; elapsed = 00:03:28 . Memory (MB): peak = 1821.027 ; gain = 68.016

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 158917a1b

Time (s): cpu = 00:00:06 ; elapsed = 00:03:29 . Memory (MB): peak = 1821.027 ; gain = 68.016
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 53 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1199f11ab

Time (s): cpu = 00:00:06 ; elapsed = 00:03:29 . Memory (MB): peak = 1821.027 ; gain = 68.016
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1ce2ea9a4

Time (s): cpu = 00:00:07 ; elapsed = 00:03:30 . Memory (MB): peak = 1821.027 ; gain = 68.016
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 304 cells
INFO: [Opt 31-1021] In phase Sweep, 995 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1ce2ea9a4

Time (s): cpu = 00:00:07 ; elapsed = 00:03:30 . Memory (MB): peak = 1821.027 ; gain = 68.016
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1ce2ea9a4

Time (s): cpu = 00:00:08 ; elapsed = 00:03:30 . Memory (MB): peak = 1821.027 ; gain = 68.016
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1ce2ea9a4

Time (s): cpu = 00:00:08 ; elapsed = 00:03:30 . Memory (MB): peak = 1821.027 ; gain = 68.016
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              53  |                                             66  |
|  Constant propagation         |               0  |              16  |                                             47  |
|  Sweep                        |               0  |             304  |                                            995  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1821.027 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b9d4fb69

Time (s): cpu = 00:00:08 ; elapsed = 00:03:31 . Memory (MB): peak = 1821.027 ; gain = 68.016

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 16f32c0c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1909.438 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16f32c0c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1909.438 ; gain = 88.410

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16f32c0c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1909.438 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1909.438 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19adc2768

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1909.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:03:53 . Memory (MB): peak = 1909.438 ; gain = 812.836
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1909.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1909.438 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fd7522de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1909.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 106bbe261

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10e0b1e73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10e0b1e73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1909.438 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10e0b1e73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15d62da54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 173 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 70 nets or cells. Created 0 new cell, deleted 70 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1909.438 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             70  |                    70  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             70  |                    70  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a605454b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.438 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 223876a06

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.438 ; gain = 0.000
Phase 2 Global Placement | Checksum: 223876a06

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 183538f7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15d849f1e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 191e0e4d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11bbc2340

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a7ede162

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17c5e2b3e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20099a6e8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1909.438 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20099a6e8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 164e57c8e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.802 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cb2c266a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.380 . Memory (MB): peak = 1909.438 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b44c882b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1909.438 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 164e57c8e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.438 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.802. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b781ed21

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.438 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b781ed21

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b781ed21

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b781ed21

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.438 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1909.438 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1abeb6da5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.438 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1abeb6da5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.438 ; gain = 0.000
Ending Placer Task | Checksum: 10b4f0425

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1909.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1909.438 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1909.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1909.438 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1909.438 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.902 . Memory (MB): peak = 1909.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 37205aae ConstDB: 0 ShapeSum: d42ea977 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1578ce7ae

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1939.898 ; gain = 30.461
Post Restoration Checksum: NetGraph: 5d2d510f NumContArr: fa5f969f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1578ce7ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1939.918 ; gain = 30.480

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1578ce7ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1945.941 ; gain = 36.504

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1578ce7ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1945.941 ; gain = 36.504
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1eddc3c7e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1954.395 ; gain = 44.957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.846 | TNS=0.000  | WHS=-0.184 | THS=-116.823|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 17cb1b415

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1960.938 ; gain = 51.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.846 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2193c0584

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1975.223 ; gain = 65.785
Phase 2 Router Initialization | Checksum: 1e5a42d1b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1975.223 ; gain = 65.785

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182995 %
  Global Horizontal Routing Utilization  = 0.00344669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5155
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5155
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b594538e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1975.223 ; gain = 65.785

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 343
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.510 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c4fd610e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1975.223 ; gain = 65.785

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.510 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12f9ea06d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1975.223 ; gain = 65.785
Phase 4 Rip-up And Reroute | Checksum: 12f9ea06d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1975.223 ; gain = 65.785

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12f9ea06d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1975.223 ; gain = 65.785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12f9ea06d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1975.223 ; gain = 65.785
Phase 5 Delay and Skew Optimization | Checksum: 12f9ea06d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1975.223 ; gain = 65.785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 6de6a743

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.223 ; gain = 65.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.625 | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a78a6430

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.223 ; gain = 65.785
Phase 6 Post Hold Fix | Checksum: a78a6430

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.223 ; gain = 65.785

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.54744 %
  Global Horizontal Routing Utilization  = 2.37086 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 99332ad4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.223 ; gain = 65.785

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 99332ad4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.223 ; gain = 65.785

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fd7ebfcc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1975.223 ; gain = 65.785

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.625 | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fd7ebfcc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1975.223 ; gain = 65.785
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1975.223 ; gain = 65.785

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 1975.223 ; gain = 65.785
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1980.871 ; gain = 5.648
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Bluns/Desktop/ADD/Kode/ZyngHW-2017_4/acc_ila/acc_ila.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May 25 15:40:38 2021...
