`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 19 2021 16:41:41 KST (Jan 19 2021 07:41:41 UTC)

module st_weight_addr_gen_Add3u1u1u1_1(in3, in2, in1, out1);
  input in3, in2, in1;
  output [1:0] out1;
  wire in3, in2, in1;
  wire [1:0] out1;
  wire addinc_add_28_2_n_1, addinc_add_28_2_n_2, addinc_add_28_2_n_3,
       addinc_add_28_2_n_4, addinc_add_28_2_n_5;
  NAND3X1 addinc_add_28_2_g19(.A (addinc_add_28_2_n_3), .B
       (addinc_add_28_2_n_2), .C (addinc_add_28_2_n_4), .Y (out1[1]));
  MXI2X1 addinc_add_28_2_g21(.A (addinc_add_28_2_n_1), .B (in3), .S0
       (in2), .Y (addinc_add_28_2_n_5));
  NAND2X1 addinc_add_28_2_g22(.A (in3), .B (in1), .Y
       (addinc_add_28_2_n_4));
  NAND2X1 addinc_add_28_2_g23(.A (in2), .B (in1), .Y
       (addinc_add_28_2_n_3));
  NAND2X1 addinc_add_28_2_g24(.A (in3), .B (in2), .Y
       (addinc_add_28_2_n_2));
  CLKINVX12 addinc_add_28_2_g26(.A (in3), .Y (addinc_add_28_2_n_1));
  XOR2XL addinc_add_28_2_g2(.A (in1), .B (addinc_add_28_2_n_5), .Y
       (out1[0]));
endmodule


