{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674203071301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674203071301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 17:24:31 2023 " "Processing started: Fri Jan 20 17:24:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674203071301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674203071301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674203071301 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674203071541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG " "Found entity 1: SEG" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203071572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674203071572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 2 2 " "Found 2 design units, including 2 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203071572 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM " "Found entity 2: FSM" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203071572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674203071572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674203071606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:i_fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:i_fsm\"" {  } { { "lab5.v" "i_fsm" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203071642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(99) " "Verilog HDL assignment warning at lab5.v(99): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203071642 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(100) " "Verilog HDL assignment warning at lab5.v(100): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203071642 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(101) " "Verilog HDL assignment warning at lab5.v(101): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203071642 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(107) " "Verilog HDL assignment warning at lab5.v(107): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203071642 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(108) " "Verilog HDL assignment warning at lab5.v(108): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203071642 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(115) " "Verilog HDL assignment warning at lab5.v(115): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203071642 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(116) " "Verilog HDL assignment warning at lab5.v(116): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203071642 "|lab5|FSM:i_fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab5.v(97) " "Verilog HDL Case Statement information at lab5.v(97): all case item expressions in this case statement are onehot" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1674203071642 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(129) " "Verilog HDL assignment warning at lab5.v(129): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203071642 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(130) " "Verilog HDL assignment warning at lab5.v(130): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203071642 "|lab5|FSM:i_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG SEG:i_seg0 " "Elaborating entity \"SEG\" for hierarchy \"SEG:i_seg0\"" {  } { { "lab5.v" "i_seg0" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203071658 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(33) " "Verilog HDL Always Construct warning at 7SEG.v(33): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(56) " "Verilog HDL Always Construct warning at 7SEG.v(56): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(79) " "Verilog HDL Always Construct warning at 7SEG.v(79): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(102) " "Verilog HDL Always Construct warning at 7SEG.v(102): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "7SEG.v(28) " "Verilog HDL Case Statement warning at 7SEG.v(28): incomplete case statement has no default case item" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX0_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX1_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX2_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX3_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203071658 "|lab5|SEG:i_seg0"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "i_pulseKey0 pulseKey " "Node instance \"i_pulseKey0\" instantiates undefined entity \"pulseKey\"" {  } { { "lab5.v" "i_pulseKey0" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203071658 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "i_pulseKey1 pulseKey " "Node instance \"i_pulseKey1\" instantiates undefined entity \"pulseKey\"" {  } { { "lab5.v" "i_pulseKey1" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203071658 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "i_pulseKey2 pulseKey " "Node instance \"i_pulseKey2\" instantiates undefined entity \"pulseKey\"" {  } { { "lab5.v" "i_pulseKey2" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 31 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203071658 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "i_pulseKey3 pulseKey " "Node instance \"i_pulseKey3\" instantiates undefined entity \"pulseKey\"" {  } { { "lab5.v" "i_pulseKey3" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203071658 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "i_pulseKey4 pulseKey " "Node instance \"i_pulseKey4\" instantiates undefined entity \"pulseKey\"" {  } { { "lab5.v" "i_pulseKey4" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 43 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203071658 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "i_pulseKey9 pulseKey " "Node instance \"i_pulseKey9\" instantiates undefined entity \"pulseKey\"" {  } { { "lab5.v" "i_pulseKey9" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203071658 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674203071705 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 20 17:24:31 2023 " "Processing ended: Fri Jan 20 17:24:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674203071705 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674203071705 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674203071705 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674203071705 ""}
