<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1488179206">
  <File Type="OPT-DCP" Name="MIPS_CPU_opt.dcp"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/impl_1/constrs_in.xml"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/impl_1/sources.xml"/>
  <File Type="PWROPT-DCP" Name="MIPS_CPU_pwropt.dcp"/>
  <File Type="ROUTE-DCP" Name="MIPS_CPU_routed.dcp"/>
  <File Type="PA-TCL" Name="MIPS_CPU.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/impl_1/impl_1.psg"/>
  <File Type="OPT-DRC" Name="MIPS_CPU_drc_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="MIPS_CPU_drc_pwropted.rpt"/>
  <File Type="OPT-HWDEF" Name="MIPS_CPU.hwdef"/>
  <File Type="PLACE-DCP" Name="MIPS_CPU_placed.dcp"/>
  <File Type="PLACE-IO" Name="MIPS_CPU_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="MIPS_CPU_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="MIPS_CPU_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="MIPS_CPU_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="MIPS_CPU_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="MIPS_CPU_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="MIPS_CPU_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="MIPS_CPU_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="MIPS_CPU_physopt.dcp"/>
  <File Type="RDI-RDI" Name="MIPS_CPU.vdi"/>
  <File Type="PHYSOPT-DRC" Name="MIPS_CPU_drc_physopted.rpt"/>
  <File Type="ROUTE-DRC" Name="MIPS_CPU_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="MIPS_CPU_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="MIPS_CPU_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="MIPS_CPU_power_summary_routed.pb"/>
  <File Type="ROUTE-STATUS" Name="MIPS_CPU_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="MIPS_CPU_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="MIPS_CPU_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="MIPS_CPU_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="MIPS_CPU_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="MIPS_CPU_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="MIPS_CPU_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="MIPS_CPU_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="MIPS_CPU_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="MIPS_CPU_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="MIPS_CPU_timing_summary_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="MIPS_CPU.bit"/>
  <File Type="BG-BIN" Name="MIPS_CPU.bin"/>
  <File Type="BITSTR-MSK" Name="MIPS_CPU.msk"/>
  <File Type="BITSTR-RBT" Name="MIPS_CPU.rbt"/>
  <File Type="BITSTR-NKY" Name="MIPS_CPU.nky"/>
  <File Type="BITSTR-BMM" Name="MIPS_CPU_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="MIPS_CPU.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="MIPS_CPU.sysdef"/>
  <File Type="BG-BGN" Name="MIPS_CPU.bgn"/>
  <File Type="BG-DRC" Name="MIPS_CPU.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../open-hust-verilog-master/integer_to_segment.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../open-hust-verilog-master/data_to_segment.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/CP0.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ROM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/RAM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/RegFile.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ControlUnit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../open-hust-verilog-master/tick_divider.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../open-hust-verilog-master/led_unit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/IF.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/HazardUnit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/WB.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MEM_WB.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MEM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/IF_ID.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ID_EX.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ID.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/EX_MEM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/EX.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MIPS_CPU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="MIPS_CPU"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/yingjiao.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
