============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Jul 03 2017  02:02:18 pm
  Module:                 gcm_aes_core
  Technology libraries:   tcbn16ffplusglbwp7d5t16p96cpdssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmbssgnp0p63v0c_ccs 111
                          tcbn16ffplusllbwp7d5t16p96cpdlvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusllbwp7d5t16p96cpdulvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmbulvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmblvtssgnp0p63v0c_ccs 111
  Operating conditions:   ssgnp0p63v0c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock vir_CORE_CLOCK)                  launch                                            0 R 
(iodelay.tcl_line_13_1122_1)            ext delay                              +100     100 F 
i_enable                           (u)  in port               115 1115.0   23  +157     257 F 
g13968/in_0                                                                      +0     257   
g13968/z                           (u)  unmapped_not            4   20.0    0   +49     306 R 
g14015/in_1                                                                      +0     306   
g14015/z                           (u)  unmapped_nor2         192 1440.0    0  +160     466 F 
mux_365_28_g96/sel0                                                              +0     466   
mux_365_28_g96/z                   (u)  unmapped_bmux3          5   25.0    0   +86     552 F 
u_j0_generator/i_iv[0] 
u_j0_generator/o_j0[32] 
u_inc32_block/i_block[32] 
  inc_add_56_42_12/A[32] 
    g315/in_0                                                                    +0     552   
    g315/z                         (u)  unmapped_xor2           1    5.0    0   +53     605 F 
  inc_add_56_42_12/Z[32] 
  mux_o_block_62_27_g32/data0                                                    +0     605   
  mux_o_block_62_27_g32/z          (u)  unmapped_bmux3          1    5.0    0   +53     658 F 
u_inc32_block/o_block[32] 
u_gctr_function/i_initial_counter_block[32] 
  mux_112_43_g1031/data1                                                         +0     658   
  mux_112_43_g1031/z               (u)  unmapped_mux6           5   25.0    0   +88     746 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[32] 
    inc_add_56_42_12/A[32] 
      g19/in_0                                                                   +0     746   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48     794 R 
      g61/in_0                                                                   +0     794   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60     854 F 
      g109/in_0                                                                  +0     854   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72     926 R 
      g159/in_0                                                                  +0     926   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1011 F 
      g198/in_1                                                                  +0    1011   
      g198/z                       (u)  unmapped_nand2          1    5.0    0   +27    1038 R 
      g444/in_0                                                                  +0    1038   
      g444/z                       (u)  unmapped_complex2       1    5.0    0   +27    1066 R 
      g483/in_0                                                                  +0    1066   
      g483/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1119 F 
    inc_add_56_42_12/Z[49] 
    mux_o_block_62_27_g15/data0                                                  +0    1119   
    mux_o_block_62_27_g15/z        (u)  unmapped_bmux3          1    5.0    0   +53    1172 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[49] 
  mux_112_8_g79/data0                                                            +0    1172   
  mux_112_8_g79/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1253 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[49] 
    inc_add_56_42_12/A[49] 
      g27/in_1                                                                   +0    1253   
      g27/z                        (u)  unmapped_nand2          3   15.0    0   +48    1301 R 
      g73/in_0                                                                   +0    1301   
      g73/z                        (u)  unmapped_nor2           5   25.0    0   +60    1361 F 
      g119/in_0                                                                  +0    1361   
      g119/z                       (u)  unmapped_nand2          8   40.0    0   +70    1431 R 
      g169/in_0                                                                  +0    1431   
      g169/z                       (u)  unmapped_nor2           1    5.0    0   +27    1458 F 
      g217/in_1                                                                  +0    1458   
      g217/z                       (u)  unmapped_nand2          1    5.0    0   +27    1485 R 
      g458/in_0                                                                  +0    1485   
      g458/z                       (u)  unmapped_complex2       1    5.0    0   +27    1512 R 
      g497/in_0                                                                  +0    1512   
      g497/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1566 R 
    inc_add_56_42_12/Z[63] 
    mux_o_block_62_27_g1/data0                                                   +0    1566   
    mux_o_block_62_27_g1/z         (u)  unmapped_bmux3          1    5.0    0   +53    1619 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[63] 
  counter_block_final_d_reg[63]/D       unmapped_d_flop                          +0    1619   
  counter_block_final_d_reg[63]/CP      setup                             100  +202    1821 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -330     970   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -851ps (TIMING VIOLATION)
Start-point  : i_enable
End-point    : u_gctr_function/counter_block_final_d_reg[63]/D

(u) : Net has unmapped pin(s).

path   2:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock vir_CORE_CLOCK)                  launch                                            0 R 
(iodelay.tcl_line_13_1122_1)            ext delay                              +100     100 F 
i_enable                           (u)  in port               115 1115.0   23  +157     257 F 
g13968/in_0                                                                      +0     257   
g13968/z                           (u)  unmapped_not            4   20.0    0   +49     306 R 
g14015/in_1                                                                      +0     306   
g14015/z                           (u)  unmapped_nor2         192 1440.0    0  +160     466 F 
mux_365_28_g96/sel0                                                              +0     466   
mux_365_28_g96/z                   (u)  unmapped_bmux3          5   25.0    0   +86     552 F 
u_j0_generator/i_iv[0] 
u_j0_generator/o_j0[32] 
u_inc32_block/i_block[32] 
  inc_add_56_42_12/A[32] 
    g315/in_0                                                                    +0     552   
    g315/z                         (u)  unmapped_xor2           1    5.0    0   +53     605 F 
  inc_add_56_42_12/Z[32] 
  mux_o_block_62_27_g32/data0                                                    +0     605   
  mux_o_block_62_27_g32/z          (u)  unmapped_bmux3          1    5.0    0   +53     658 F 
u_inc32_block/o_block[32] 
u_gctr_function/i_initial_counter_block[32] 
  mux_112_43_g1031/data1                                                         +0     658   
  mux_112_43_g1031/z               (u)  unmapped_mux6           5   25.0    0   +88     746 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[32] 
    inc_add_56_42_12/A[32] 
      g19/in_0                                                                   +0     746   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48     794 R 
      g61/in_0                                                                   +0     794   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60     854 F 
      g109/in_0                                                                  +0     854   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72     926 R 
      g159/in_0                                                                  +0     926   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1011 F 
      g198/in_1                                                                  +0    1011   
      g198/z                       (u)  unmapped_nand2          1    5.0    0   +27    1038 R 
      g444/in_0                                                                  +0    1038   
      g444/z                       (u)  unmapped_complex2       1    5.0    0   +27    1066 R 
      g483/in_0                                                                  +0    1066   
      g483/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1119 F 
    inc_add_56_42_12/Z[49] 
    mux_o_block_62_27_g15/data0                                                  +0    1119   
    mux_o_block_62_27_g15/z        (u)  unmapped_bmux3          1    5.0    0   +53    1172 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[49] 
  mux_112_8_g79/data0                                                            +0    1172   
  mux_112_8_g79/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1253 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[49] 
    inc_add_56_42_12/A[49] 
      g27/in_1                                                                   +0    1253   
      g27/z                        (u)  unmapped_nand2          3   15.0    0   +48    1301 R 
      g73/in_0                                                                   +0    1301   
      g73/z                        (u)  unmapped_nor2           5   25.0    0   +60    1361 F 
      g119/in_0                                                                  +0    1361   
      g119/z                       (u)  unmapped_nand2          8   40.0    0   +70    1431 R 
      g168/in_0                                                                  +0    1431   
      g168/z                       (u)  unmapped_nor2           1    5.0    0   +27    1458 F 
      g216/in_1                                                                  +0    1458   
      g216/z                       (u)  unmapped_nand2          1    5.0    0   +27    1485 R 
      g457/in_0                                                                  +0    1485   
      g457/z                       (u)  unmapped_complex2       1    5.0    0   +27    1512 R 
      g496/in_0                                                                  +0    1512   
      g496/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1566 R 
    inc_add_56_42_12/Z[62] 
    mux_o_block_62_27_g2/data0                                                   +0    1566   
    mux_o_block_62_27_g2/z         (u)  unmapped_bmux3          1    5.0    0   +53    1619 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[62] 
  counter_block_final_d_reg[62]/D       unmapped_d_flop                          +0    1619   
  counter_block_final_d_reg[62]/CP      setup                             100  +202    1821 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -330     970   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -851ps (TIMING VIOLATION)
Start-point  : i_enable
End-point    : u_gctr_function/counter_block_final_d_reg[62]/D

(u) : Net has unmapped pin(s).

path   3:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock vir_CORE_CLOCK)                  launch                                            0 R 
(iodelay.tcl_line_13_1122_1)            ext delay                              +100     100 F 
i_enable                           (u)  in port               115 1115.0   23  +157     257 F 
g13968/in_0                                                                      +0     257   
g13968/z                           (u)  unmapped_not            4   20.0    0   +49     306 R 
g14015/in_1                                                                      +0     306   
g14015/z                           (u)  unmapped_nor2         192 1440.0    0  +160     466 F 
mux_365_28_g96/sel0                                                              +0     466   
mux_365_28_g96/z                   (u)  unmapped_bmux3          5   25.0    0   +86     552 F 
u_j0_generator/i_iv[0] 
u_j0_generator/o_j0[32] 
u_inc32_block/i_block[32] 
  inc_add_56_42_12/A[32] 
    g315/in_0                                                                    +0     552   
    g315/z                         (u)  unmapped_xor2           1    5.0    0   +53     605 F 
  inc_add_56_42_12/Z[32] 
  mux_o_block_62_27_g32/data0                                                    +0     605   
  mux_o_block_62_27_g32/z          (u)  unmapped_bmux3          1    5.0    0   +53     658 F 
u_inc32_block/o_block[32] 
u_gctr_function/i_initial_counter_block[32] 
  mux_112_43_g1031/data1                                                         +0     658   
  mux_112_43_g1031/z               (u)  unmapped_mux6           5   25.0    0   +88     746 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[32] 
    inc_add_56_42_12/A[32] 
      g19/in_0                                                                   +0     746   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48     794 R 
      g61/in_0                                                                   +0     794   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60     854 F 
      g109/in_0                                                                  +0     854   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72     926 R 
      g159/in_0                                                                  +0     926   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1011 F 
      g198/in_1                                                                  +0    1011   
      g198/z                       (u)  unmapped_nand2          1    5.0    0   +27    1038 R 
      g444/in_0                                                                  +0    1038   
      g444/z                       (u)  unmapped_complex2       1    5.0    0   +27    1066 R 
      g483/in_0                                                                  +0    1066   
      g483/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1119 F 
    inc_add_56_42_12/Z[49] 
    mux_o_block_62_27_g15/data0                                                  +0    1119   
    mux_o_block_62_27_g15/z        (u)  unmapped_bmux3          1    5.0    0   +53    1172 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[49] 
  mux_112_8_g79/data0                                                            +0    1172   
  mux_112_8_g79/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1253 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[49] 
    inc_add_56_42_12/A[49] 
      g27/in_1                                                                   +0    1253   
      g27/z                        (u)  unmapped_nand2          3   15.0    0   +48    1301 R 
      g73/in_0                                                                   +0    1301   
      g73/z                        (u)  unmapped_nor2           5   25.0    0   +60    1361 F 
      g119/in_0                                                                  +0    1361   
      g119/z                       (u)  unmapped_nand2          8   40.0    0   +70    1431 R 
      g167/in_0                                                                  +0    1431   
      g167/z                       (u)  unmapped_nor2           1    5.0    0   +27    1458 F 
      g215/in_1                                                                  +0    1458   
      g215/z                       (u)  unmapped_nand2          1    5.0    0   +27    1485 R 
      g456/in_0                                                                  +0    1485   
      g456/z                       (u)  unmapped_complex2       1    5.0    0   +27    1512 R 
      g495/in_0                                                                  +0    1512   
      g495/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1566 R 
    inc_add_56_42_12/Z[61] 
    mux_o_block_62_27_g3/data0                                                   +0    1566   
    mux_o_block_62_27_g3/z         (u)  unmapped_bmux3          1    5.0    0   +53    1619 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[61] 
  counter_block_final_d_reg[61]/D       unmapped_d_flop                          +0    1619   
  counter_block_final_d_reg[61]/CP      setup                             100  +202    1821 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -330     970   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -851ps (TIMING VIOLATION)
Start-point  : i_enable
End-point    : u_gctr_function/counter_block_final_d_reg[61]/D

(u) : Net has unmapped pin(s).

path   4:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock vir_CORE_CLOCK)                  launch                                            0 R 
(iodelay.tcl_line_13_1122_1)            ext delay                              +100     100 F 
i_enable                           (u)  in port               115 1115.0   23  +157     257 F 
g13968/in_0                                                                      +0     257   
g13968/z                           (u)  unmapped_not            4   20.0    0   +49     306 R 
g14015/in_1                                                                      +0     306   
g14015/z                           (u)  unmapped_nor2         192 1440.0    0  +160     466 F 
mux_365_28_g96/sel0                                                              +0     466   
mux_365_28_g96/z                   (u)  unmapped_bmux3          5   25.0    0   +86     552 F 
u_j0_generator/i_iv[0] 
u_j0_generator/o_j0[32] 
u_inc32_block/i_block[32] 
  inc_add_56_42_12/A[32] 
    g315/in_0                                                                    +0     552   
    g315/z                         (u)  unmapped_xor2           1    5.0    0   +53     605 F 
  inc_add_56_42_12/Z[32] 
  mux_o_block_62_27_g32/data0                                                    +0     605   
  mux_o_block_62_27_g32/z          (u)  unmapped_bmux3          1    5.0    0   +53     658 F 
u_inc32_block/o_block[32] 
u_gctr_function/i_initial_counter_block[32] 
  mux_112_43_g1031/data1                                                         +0     658   
  mux_112_43_g1031/z               (u)  unmapped_mux6           5   25.0    0   +88     746 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[32] 
    inc_add_56_42_12/A[32] 
      g19/in_0                                                                   +0     746   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48     794 R 
      g61/in_0                                                                   +0     794   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60     854 F 
      g109/in_0                                                                  +0     854   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72     926 R 
      g159/in_0                                                                  +0     926   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1011 F 
      g198/in_1                                                                  +0    1011   
      g198/z                       (u)  unmapped_nand2          1    5.0    0   +27    1038 R 
      g444/in_0                                                                  +0    1038   
      g444/z                       (u)  unmapped_complex2       1    5.0    0   +27    1066 R 
      g483/in_0                                                                  +0    1066   
      g483/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1119 F 
    inc_add_56_42_12/Z[49] 
    mux_o_block_62_27_g15/data0                                                  +0    1119   
    mux_o_block_62_27_g15/z        (u)  unmapped_bmux3          1    5.0    0   +53    1172 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[49] 
  mux_112_8_g79/data0                                                            +0    1172   
  mux_112_8_g79/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1253 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[49] 
    inc_add_56_42_12/A[49] 
      g27/in_1                                                                   +0    1253   
      g27/z                        (u)  unmapped_nand2          3   15.0    0   +48    1301 R 
      g73/in_0                                                                   +0    1301   
      g73/z                        (u)  unmapped_nor2           5   25.0    0   +60    1361 F 
      g119/in_0                                                                  +0    1361   
      g119/z                       (u)  unmapped_nand2          8   40.0    0   +70    1431 R 
      g413/in_0                                                                  +0    1431   
      g413/z                       (u)  unmapped_complex2       1    5.0    0   +27    1458 F 
      g214/in_1                                                                  +0    1458   
      g214/z                       (u)  unmapped_nand2          1    5.0    0   +27    1485 R 
      g455/in_0                                                                  +0    1485   
      g455/z                       (u)  unmapped_complex2       1    5.0    0   +27    1512 R 
      g494/in_0                                                                  +0    1512   
      g494/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1566 R 
    inc_add_56_42_12/Z[60] 
    mux_o_block_62_27_g4/data0                                                   +0    1566   
    mux_o_block_62_27_g4/z         (u)  unmapped_bmux3          1    5.0    0   +53    1619 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[60] 
  counter_block_final_d_reg[60]/D       unmapped_d_flop                          +0    1619   
  counter_block_final_d_reg[60]/CP      setup                             100  +202    1821 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -330     970   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -851ps (TIMING VIOLATION)
Start-point  : i_enable
End-point    : u_gctr_function/counter_block_final_d_reg[60]/D

(u) : Net has unmapped pin(s).

path   5:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock vir_CORE_CLOCK)                  launch                                            0 R 
(iodelay.tcl_line_13_1122_1)            ext delay                              +100     100 F 
i_enable                           (u)  in port               115 1115.0   23  +157     257 F 
g13968/in_0                                                                      +0     257   
g13968/z                           (u)  unmapped_not            4   20.0    0   +49     306 R 
g14015/in_1                                                                      +0     306   
g14015/z                           (u)  unmapped_nor2         192 1440.0    0  +160     466 F 
mux_365_28_g96/sel0                                                              +0     466   
mux_365_28_g96/z                   (u)  unmapped_bmux3          5   25.0    0   +86     552 F 
u_j0_generator/i_iv[0] 
u_j0_generator/o_j0[32] 
u_inc32_block/i_block[32] 
  inc_add_56_42_12/A[32] 
    g315/in_0                                                                    +0     552   
    g315/z                         (u)  unmapped_xor2           1    5.0    0   +53     605 F 
  inc_add_56_42_12/Z[32] 
  mux_o_block_62_27_g32/data0                                                    +0     605   
  mux_o_block_62_27_g32/z          (u)  unmapped_bmux3          1    5.0    0   +53     658 F 
u_inc32_block/o_block[32] 
u_gctr_function/i_initial_counter_block[32] 
  mux_112_43_g1031/data1                                                         +0     658   
  mux_112_43_g1031/z               (u)  unmapped_mux6           5   25.0    0   +88     746 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[32] 
    inc_add_56_42_12/A[32] 
      g19/in_0                                                                   +0     746   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48     794 R 
      g61/in_0                                                                   +0     794   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60     854 F 
      g109/in_0                                                                  +0     854   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72     926 R 
      g159/in_0                                                                  +0     926   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1011 F 
      g198/in_1                                                                  +0    1011   
      g198/z                       (u)  unmapped_nand2          1    5.0    0   +27    1038 R 
      g444/in_0                                                                  +0    1038   
      g444/z                       (u)  unmapped_complex2       1    5.0    0   +27    1066 R 
      g483/in_0                                                                  +0    1066   
      g483/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1119 F 
    inc_add_56_42_12/Z[49] 
    mux_o_block_62_27_g15/data0                                                  +0    1119   
    mux_o_block_62_27_g15/z        (u)  unmapped_bmux3          1    5.0    0   +53    1172 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[49] 
  mux_112_8_g79/data0                                                            +0    1172   
  mux_112_8_g79/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1253 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[49] 
    inc_add_56_42_12/A[49] 
      g27/in_1                                                                   +0    1253   
      g27/z                        (u)  unmapped_nand2          3   15.0    0   +48    1301 R 
      g73/in_0                                                                   +0    1301   
      g73/z                        (u)  unmapped_nor2           5   25.0    0   +60    1361 F 
      g119/in_0                                                                  +0    1361   
      g119/z                       (u)  unmapped_nand2          8   40.0    0   +70    1431 R 
      g412/in_0                                                                  +0    1431   
      g412/z                       (u)  unmapped_complex2       1    5.0    0   +27    1458 F 
      g213/in_1                                                                  +0    1458   
      g213/z                       (u)  unmapped_nand2          1    5.0    0   +27    1485 R 
      g454/in_0                                                                  +0    1485   
      g454/z                       (u)  unmapped_complex2       1    5.0    0   +27    1512 R 
      g493/in_0                                                                  +0    1512   
      g493/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1566 R 
    inc_add_56_42_12/Z[59] 
    mux_o_block_62_27_g5/data0                                                   +0    1566   
    mux_o_block_62_27_g5/z         (u)  unmapped_bmux3          1    5.0    0   +53    1619 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[59] 
  counter_block_final_d_reg[59]/D       unmapped_d_flop                          +0    1619   
  counter_block_final_d_reg[59]/CP      setup                             100  +202    1821 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -330     970   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -851ps (TIMING VIOLATION)
Start-point  : i_enable
End-point    : u_gctr_function/counter_block_final_d_reg[59]/D

(u) : Net has unmapped pin(s).

path   6:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock vir_CORE_CLOCK)                  launch                                            0 R 
(iodelay.tcl_line_13_1122_1)            ext delay                              +100     100 F 
i_enable                           (u)  in port               115 1115.0   23  +157     257 F 
g13968/in_0                                                                      +0     257   
g13968/z                           (u)  unmapped_not            4   20.0    0   +49     306 R 
g14015/in_1                                                                      +0     306   
g14015/z                           (u)  unmapped_nor2         192 1440.0    0  +160     466 F 
mux_365_28_g96/sel0                                                              +0     466   
mux_365_28_g96/z                   (u)  unmapped_bmux3          5   25.0    0   +86     552 F 
u_j0_generator/i_iv[0] 
u_j0_generator/o_j0[32] 
u_inc32_block/i_block[32] 
  inc_add_56_42_12/A[32] 
    g315/in_0                                                                    +0     552   
    g315/z                         (u)  unmapped_xor2           1    5.0    0   +53     605 F 
  inc_add_56_42_12/Z[32] 
  mux_o_block_62_27_g32/data0                                                    +0     605   
  mux_o_block_62_27_g32/z          (u)  unmapped_bmux3          1    5.0    0   +53     658 F 
u_inc32_block/o_block[32] 
u_gctr_function/i_initial_counter_block[32] 
  mux_112_43_g1031/data1                                                         +0     658   
  mux_112_43_g1031/z               (u)  unmapped_mux6           5   25.0    0   +88     746 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[32] 
    inc_add_56_42_12/A[32] 
      g19/in_0                                                                   +0     746   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48     794 R 
      g61/in_0                                                                   +0     794   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60     854 F 
      g109/in_0                                                                  +0     854   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72     926 R 
      g159/in_0                                                                  +0     926   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1011 F 
      g198/in_1                                                                  +0    1011   
      g198/z                       (u)  unmapped_nand2          1    5.0    0   +27    1038 R 
      g444/in_0                                                                  +0    1038   
      g444/z                       (u)  unmapped_complex2       1    5.0    0   +27    1066 R 
      g483/in_0                                                                  +0    1066   
      g483/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1119 F 
    inc_add_56_42_12/Z[49] 
    mux_o_block_62_27_g15/data0                                                  +0    1119   
    mux_o_block_62_27_g15/z        (u)  unmapped_bmux3          1    5.0    0   +53    1172 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[49] 
  mux_112_8_g79/data0                                                            +0    1172   
  mux_112_8_g79/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1253 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[49] 
    inc_add_56_42_12/A[49] 
      g27/in_1                                                                   +0    1253   
      g27/z                        (u)  unmapped_nand2          3   15.0    0   +48    1301 R 
      g73/in_0                                                                   +0    1301   
      g73/z                        (u)  unmapped_nor2           5   25.0    0   +60    1361 F 
      g119/in_0                                                                  +0    1361   
      g119/z                       (u)  unmapped_nand2          8   40.0    0   +70    1431 R 
      g162/in_1                                                                  +0    1431   
      g162/z                       (u)  unmapped_nor2           1    5.0    0   +27    1458 F 
      g212/in_1                                                                  +0    1458   
      g212/z                       (u)  unmapped_nand2          1    5.0    0   +27    1485 R 
      g453/in_0                                                                  +0    1485   
      g453/z                       (u)  unmapped_complex2       1    5.0    0   +27    1512 R 
      g492/in_0                                                                  +0    1512   
      g492/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1566 R 
    inc_add_56_42_12/Z[58] 
    mux_o_block_62_27_g6/data0                                                   +0    1566   
    mux_o_block_62_27_g6/z         (u)  unmapped_bmux3          1    5.0    0   +53    1619 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[58] 
  counter_block_final_d_reg[58]/D       unmapped_d_flop                          +0    1619   
  counter_block_final_d_reg[58]/CP      setup                             100  +202    1821 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -330     970   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -851ps (TIMING VIOLATION)
Start-point  : i_enable
End-point    : u_gctr_function/counter_block_final_d_reg[58]/D

(u) : Net has unmapped pin(s).

path   7:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock vir_CORE_CLOCK)                  launch                                            0 R 
(iodelay.tcl_line_13_1122_1)            ext delay                              +100     100 F 
i_enable                           (u)  in port               115 1115.0   23  +157     257 F 
g13968/in_0                                                                      +0     257   
g13968/z                           (u)  unmapped_not            4   20.0    0   +49     306 R 
g14015/in_1                                                                      +0     306   
g14015/z                           (u)  unmapped_nor2         192 1440.0    0  +160     466 F 
mux_365_28_g96/sel0                                                              +0     466   
mux_365_28_g96/z                   (u)  unmapped_bmux3          5   25.0    0   +86     552 F 
u_j0_generator/i_iv[0] 
u_j0_generator/o_j0[32] 
u_inc32_block/i_block[32] 
  inc_add_56_42_12/A[32] 
    g315/in_0                                                                    +0     552   
    g315/z                         (u)  unmapped_xor2           1    5.0    0   +53     605 F 
  inc_add_56_42_12/Z[32] 
  mux_o_block_62_27_g32/data0                                                    +0     605   
  mux_o_block_62_27_g32/z          (u)  unmapped_bmux3          1    5.0    0   +53     658 F 
u_inc32_block/o_block[32] 
u_gctr_function/i_initial_counter_block[32] 
  mux_112_43_g1031/data1                                                         +0     658   
  mux_112_43_g1031/z               (u)  unmapped_mux6           5   25.0    0   +88     746 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[32] 
    inc_add_56_42_12/A[32] 
      g19/in_0                                                                   +0     746   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48     794 R 
      g61/in_0                                                                   +0     794   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60     854 F 
      g109/in_0                                                                  +0     854   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72     926 R 
      g159/in_0                                                                  +0     926   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1011 F 
      g198/in_1                                                                  +0    1011   
      g198/z                       (u)  unmapped_nand2          1    5.0    0   +27    1038 R 
      g444/in_0                                                                  +0    1038   
      g444/z                       (u)  unmapped_complex2       1    5.0    0   +27    1066 R 
      g483/in_0                                                                  +0    1066   
      g483/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1119 F 
    inc_add_56_42_12/Z[49] 
    mux_o_block_62_27_g15/data0                                                  +0    1119   
    mux_o_block_62_27_g15/z        (u)  unmapped_bmux3          1    5.0    0   +53    1172 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[49] 
  mux_112_8_g79/data0                                                            +0    1172   
  mux_112_8_g79/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1253 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[49] 
    inc_add_56_42_12/A[49] 
      g27/in_1                                                                   +0    1253   
      g27/z                        (u)  unmapped_nand2          3   15.0    0   +48    1301 R 
      g73/in_0                                                                   +0    1301   
      g73/z                        (u)  unmapped_nor2           5   25.0    0   +60    1361 F 
      g119/in_0                                                                  +0    1361   
      g119/z                       (u)  unmapped_nand2          8   40.0    0   +70    1431 R 
      g411/in_0                                                                  +0    1431   
      g411/z                       (u)  unmapped_complex2       1    5.0    0   +27    1458 F 
      g211/in_1                                                                  +0    1458   
      g211/z                       (u)  unmapped_nand2          1    5.0    0   +27    1485 R 
      g452/in_0                                                                  +0    1485   
      g452/z                       (u)  unmapped_complex2       1    5.0    0   +27    1512 R 
      g491/in_0                                                                  +0    1512   
      g491/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1566 R 
    inc_add_56_42_12/Z[57] 
    mux_o_block_62_27_g7/data0                                                   +0    1566   
    mux_o_block_62_27_g7/z         (u)  unmapped_bmux3          1    5.0    0   +53    1619 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[57] 
  counter_block_final_d_reg[57]/D       unmapped_d_flop                          +0    1619   
  counter_block_final_d_reg[57]/CP      setup                             100  +202    1821 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -330     970   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -851ps (TIMING VIOLATION)
Start-point  : i_enable
End-point    : u_gctr_function/counter_block_final_d_reg[57]/D

(u) : Net has unmapped pin(s).

path   8:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 R 
      g438/in_1                                                                  +0     905   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1007 F 
      g219/in_1                                                                  +0    1007   
      g219/z                       (u)  unmapped_nand2          1    5.0    0   +27    1034 R 
      g467/in_0                                                                  +0    1034   
      g467/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1087 F 
    inc_add_56_42_12/Z[33] 
    mux_o_block_62_27_g31/data0                                                  +0    1087   
    mux_o_block_62_27_g31/z        (u)  unmapped_bmux3          1    5.0    0   +53    1140 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[33] 
  mux_112_8_g95/data0                                                            +0    1140   
  mux_112_8_g95/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1222 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[33] 
    inc_add_56_42_12/A[33] 
      g19/in_1                                                                   +0    1222   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48    1269 R 
      g61/in_0                                                                   +0    1269   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60    1329 F 
      g109/in_0                                                                  +0    1329   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72    1401 R 
      g159/in_0                                                                  +0    1401   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1487 F 
      g425/in_1                                                                  +0    1487   
      g425/z                       (u)  unmapped_complex2       1    5.0    0   +27    1514 R 
      g451/in_0                                                                  +0    1514   
      g451/z                       (u)  unmapped_complex2       1    5.0    0   +27    1541 R 
      g490/in_0                                                                  +0    1541   
      g490/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1594 R 
    inc_add_56_42_12/Z[56] 
    mux_o_block_62_27_g8/data0                                                   +0    1594   
    mux_o_block_62_27_g8/z         (u)  unmapped_bmux3          1    5.0    0   +53    1647 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[56] 
  counter_block_final_d_reg[56]/D       unmapped_d_flop                          +0    1647   
  counter_block_final_d_reg[56]/CP      setup                             100  +202    1849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -849ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[56]/D

(u) : Net has unmapped pin(s).

path   9:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 R 
      g438/in_1                                                                  +0     905   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1007 F 
      g219/in_1                                                                  +0    1007   
      g219/z                       (u)  unmapped_nand2          1    5.0    0   +27    1034 R 
      g467/in_0                                                                  +0    1034   
      g467/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1087 F 
    inc_add_56_42_12/Z[33] 
    mux_o_block_62_27_g31/data0                                                  +0    1087   
    mux_o_block_62_27_g31/z        (u)  unmapped_bmux3          1    5.0    0   +53    1140 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[33] 
  mux_112_8_g95/data0                                                            +0    1140   
  mux_112_8_g95/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1222 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[33] 
    inc_add_56_42_12/A[33] 
      g19/in_1                                                                   +0    1222   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48    1269 R 
      g61/in_0                                                                   +0    1269   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60    1329 F 
      g109/in_0                                                                  +0    1329   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72    1401 R 
      g159/in_0                                                                  +0    1401   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1487 F 
      g424/in_1                                                                  +0    1487   
      g424/z                       (u)  unmapped_complex2       1    5.0    0   +27    1514 R 
      g450/in_0                                                                  +0    1514   
      g450/z                       (u)  unmapped_complex2       1    5.0    0   +27    1541 R 
      g489/in_0                                                                  +0    1541   
      g489/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1594 R 
    inc_add_56_42_12/Z[55] 
    mux_o_block_62_27_g9/data0                                                   +0    1594   
    mux_o_block_62_27_g9/z         (u)  unmapped_bmux3          1    5.0    0   +53    1647 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[55] 
  counter_block_final_d_reg[55]/D       unmapped_d_flop                          +0    1647   
  counter_block_final_d_reg[55]/CP      setup                             100  +202    1849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -849ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[55]/D

(u) : Net has unmapped pin(s).

path  10:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 R 
      g438/in_1                                                                  +0     905   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1007 F 
      g219/in_1                                                                  +0    1007   
      g219/z                       (u)  unmapped_nand2          1    5.0    0   +27    1034 R 
      g467/in_0                                                                  +0    1034   
      g467/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1087 F 
    inc_add_56_42_12/Z[33] 
    mux_o_block_62_27_g31/data0                                                  +0    1087   
    mux_o_block_62_27_g31/z        (u)  unmapped_bmux3          1    5.0    0   +53    1140 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[33] 
  mux_112_8_g95/data0                                                            +0    1140   
  mux_112_8_g95/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1222 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[33] 
    inc_add_56_42_12/A[33] 
      g19/in_1                                                                   +0    1222   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48    1269 R 
      g61/in_0                                                                   +0    1269   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60    1329 F 
      g109/in_0                                                                  +0    1329   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72    1401 R 
      g159/in_0                                                                  +0    1401   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1487 F 
      g423/in_0                                                                  +0    1487   
      g423/z                       (u)  unmapped_complex2       1    5.0    0   +27    1514 R 
      g449/in_0                                                                  +0    1514   
      g449/z                       (u)  unmapped_complex2       1    5.0    0   +27    1541 R 
      g488/in_0                                                                  +0    1541   
      g488/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1594 R 
    inc_add_56_42_12/Z[54] 
    mux_o_block_62_27_g10/data0                                                  +0    1594   
    mux_o_block_62_27_g10/z        (u)  unmapped_bmux3          1    5.0    0   +53    1647 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[54] 
  counter_block_final_d_reg[54]/D       unmapped_d_flop                          +0    1647   
  counter_block_final_d_reg[54]/CP      setup                             100  +202    1849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -849ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[54]/D

(u) : Net has unmapped pin(s).

path  11:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 R 
      g438/in_1                                                                  +0     905   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1007 F 
      g219/in_1                                                                  +0    1007   
      g219/z                       (u)  unmapped_nand2          1    5.0    0   +27    1034 R 
      g467/in_0                                                                  +0    1034   
      g467/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1087 F 
    inc_add_56_42_12/Z[33] 
    mux_o_block_62_27_g31/data0                                                  +0    1087   
    mux_o_block_62_27_g31/z        (u)  unmapped_bmux3          1    5.0    0   +53    1140 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[33] 
  mux_112_8_g95/data0                                                            +0    1140   
  mux_112_8_g95/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1222 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[33] 
    inc_add_56_42_12/A[33] 
      g19/in_1                                                                   +0    1222   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48    1269 R 
      g61/in_0                                                                   +0    1269   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60    1329 F 
      g109/in_0                                                                  +0    1329   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72    1401 R 
      g159/in_0                                                                  +0    1401   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1487 F 
      g422/in_1                                                                  +0    1487   
      g422/z                       (u)  unmapped_complex2       1    5.0    0   +27    1514 R 
      g448/in_0                                                                  +0    1514   
      g448/z                       (u)  unmapped_complex2       1    5.0    0   +27    1541 R 
      g487/in_0                                                                  +0    1541   
      g487/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1594 R 
    inc_add_56_42_12/Z[53] 
    mux_o_block_62_27_g11/data0                                                  +0    1594   
    mux_o_block_62_27_g11/z        (u)  unmapped_bmux3          1    5.0    0   +53    1647 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[53] 
  counter_block_final_d_reg[53]/D       unmapped_d_flop                          +0    1647   
  counter_block_final_d_reg[53]/CP      setup                             100  +202    1849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -849ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[53]/D

(u) : Net has unmapped pin(s).

path  12:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 R 
      g438/in_1                                                                  +0     905   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1007 F 
      g219/in_1                                                                  +0    1007   
      g219/z                       (u)  unmapped_nand2          1    5.0    0   +27    1034 R 
      g467/in_0                                                                  +0    1034   
      g467/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1087 F 
    inc_add_56_42_12/Z[33] 
    mux_o_block_62_27_g31/data0                                                  +0    1087   
    mux_o_block_62_27_g31/z        (u)  unmapped_bmux3          1    5.0    0   +53    1140 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[33] 
  mux_112_8_g95/data0                                                            +0    1140   
  mux_112_8_g95/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1222 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[33] 
    inc_add_56_42_12/A[33] 
      g19/in_1                                                                   +0    1222   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48    1269 R 
      g61/in_0                                                                   +0    1269   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60    1329 F 
      g109/in_0                                                                  +0    1329   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72    1401 R 
      g159/in_0                                                                  +0    1401   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1487 F 
      g202/in_1                                                                  +0    1487   
      g202/z                       (u)  unmapped_nand2          1    5.0    0   +27    1514 R 
      g447/in_0                                                                  +0    1514   
      g447/z                       (u)  unmapped_complex2       1    5.0    0   +27    1541 R 
      g486/in_0                                                                  +0    1541   
      g486/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1594 R 
    inc_add_56_42_12/Z[52] 
    mux_o_block_62_27_g12/data0                                                  +0    1594   
    mux_o_block_62_27_g12/z        (u)  unmapped_bmux3          1    5.0    0   +53    1647 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[52] 
  counter_block_final_d_reg[52]/D       unmapped_d_flop                          +0    1647   
  counter_block_final_d_reg[52]/CP      setup                             100  +202    1849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -849ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[52]/D

(u) : Net has unmapped pin(s).

path  13:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 R 
      g438/in_1                                                                  +0     905   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1007 F 
      g219/in_1                                                                  +0    1007   
      g219/z                       (u)  unmapped_nand2          1    5.0    0   +27    1034 R 
      g467/in_0                                                                  +0    1034   
      g467/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1087 F 
    inc_add_56_42_12/Z[33] 
    mux_o_block_62_27_g31/data0                                                  +0    1087   
    mux_o_block_62_27_g31/z        (u)  unmapped_bmux3          1    5.0    0   +53    1140 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[33] 
  mux_112_8_g95/data0                                                            +0    1140   
  mux_112_8_g95/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1222 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[33] 
    inc_add_56_42_12/A[33] 
      g19/in_1                                                                   +0    1222   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48    1269 R 
      g61/in_0                                                                   +0    1269   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60    1329 F 
      g109/in_0                                                                  +0    1329   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72    1401 R 
      g159/in_0                                                                  +0    1401   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1487 F 
      g201/in_1                                                                  +0    1487   
      g201/z                       (u)  unmapped_nand2          1    5.0    0   +27    1514 R 
      g446/in_0                                                                  +0    1514   
      g446/z                       (u)  unmapped_complex2       1    5.0    0   +27    1541 R 
      g485/in_0                                                                  +0    1541   
      g485/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1594 R 
    inc_add_56_42_12/Z[51] 
    mux_o_block_62_27_g13/data0                                                  +0    1594   
    mux_o_block_62_27_g13/z        (u)  unmapped_bmux3          1    5.0    0   +53    1647 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[51] 
  counter_block_final_d_reg[51]/D       unmapped_d_flop                          +0    1647   
  counter_block_final_d_reg[51]/CP      setup                             100  +202    1849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -849ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[51]/D

(u) : Net has unmapped pin(s).

path  14:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 R 
      g438/in_1                                                                  +0     905   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1007 F 
      g219/in_1                                                                  +0    1007   
      g219/z                       (u)  unmapped_nand2          1    5.0    0   +27    1034 R 
      g467/in_0                                                                  +0    1034   
      g467/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1087 F 
    inc_add_56_42_12/Z[33] 
    mux_o_block_62_27_g31/data0                                                  +0    1087   
    mux_o_block_62_27_g31/z        (u)  unmapped_bmux3          1    5.0    0   +53    1140 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[33] 
  mux_112_8_g95/data0                                                            +0    1140   
  mux_112_8_g95/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1222 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[33] 
    inc_add_56_42_12/A[33] 
      g19/in_1                                                                   +0    1222   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48    1269 R 
      g61/in_0                                                                   +0    1269   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60    1329 F 
      g109/in_0                                                                  +0    1329   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72    1401 R 
      g159/in_0                                                                  +0    1401   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1487 F 
      g421/in_0                                                                  +0    1487   
      g421/z                       (u)  unmapped_complex2       1    5.0    0   +27    1514 R 
      g445/in_0                                                                  +0    1514   
      g445/z                       (u)  unmapped_complex2       1    5.0    0   +27    1541 R 
      g484/in_0                                                                  +0    1541   
      g484/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1594 R 
    inc_add_56_42_12/Z[50] 
    mux_o_block_62_27_g14/data0                                                  +0    1594   
    mux_o_block_62_27_g14/z        (u)  unmapped_bmux3          1    5.0    0   +53    1647 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[50] 
  counter_block_final_d_reg[50]/D       unmapped_d_flop                          +0    1647   
  counter_block_final_d_reg[50]/CP      setup                             100  +202    1849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -849ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[50]/D

(u) : Net has unmapped pin(s).

path  15:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 R 
      g438/in_1                                                                  +0     905   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1007 F 
      g219/in_1                                                                  +0    1007   
      g219/z                       (u)  unmapped_nand2          1    5.0    0   +27    1034 R 
      g467/in_0                                                                  +0    1034   
      g467/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1087 F 
    inc_add_56_42_12/Z[33] 
    mux_o_block_62_27_g31/data0                                                  +0    1087   
    mux_o_block_62_27_g31/z        (u)  unmapped_bmux3          1    5.0    0   +53    1140 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[33] 
  mux_112_8_g95/data0                                                            +0    1140   
  mux_112_8_g95/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1222 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[33] 
    inc_add_56_42_12/A[33] 
      g19/in_1                                                                   +0    1222   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48    1269 R 
      g61/in_0                                                                   +0    1269   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60    1329 F 
      g109/in_0                                                                  +0    1329   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72    1401 R 
      g159/in_0                                                                  +0    1401   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1487 F 
      g198/in_1                                                                  +0    1487   
      g198/z                       (u)  unmapped_nand2          1    5.0    0   +27    1514 R 
      g444/in_0                                                                  +0    1514   
      g444/z                       (u)  unmapped_complex2       1    5.0    0   +27    1541 R 
      g483/in_0                                                                  +0    1541   
      g483/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1594 R 
    inc_add_56_42_12/Z[49] 
    mux_o_block_62_27_g15/data0                                                  +0    1594   
    mux_o_block_62_27_g15/z        (u)  unmapped_bmux3          1    5.0    0   +53    1647 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[49] 
  counter_block_final_d_reg[49]/D       unmapped_d_flop                          +0    1647   
  counter_block_final_d_reg[49]/CP      setup                             100  +202    1849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -849ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[49]/D

(u) : Net has unmapped pin(s).

path  16:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 R 
      g438/in_1                                                                  +0     905   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1007 F 
      g219/in_1                                                                  +0    1007   
      g219/z                       (u)  unmapped_nand2          1    5.0    0   +27    1034 R 
      g467/in_0                                                                  +0    1034   
      g467/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1087 F 
    inc_add_56_42_12/Z[33] 
    mux_o_block_62_27_g31/data0                                                  +0    1087   
    mux_o_block_62_27_g31/z        (u)  unmapped_bmux3          1    5.0    0   +53    1140 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[33] 
  mux_112_8_g95/data0                                                            +0    1140   
  mux_112_8_g95/z                  (u)  unmapped_bmux3          4   20.0    0   +82    1222 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[33] 
    inc_add_56_42_12/A[33] 
      g19/in_1                                                                   +0    1222   
      g19/z                        (u)  unmapped_nand2          3   15.0    0   +48    1269 R 
      g61/in_0                                                                   +0    1269   
      g61/z                        (u)  unmapped_nor2           5   25.0    0   +60    1329 F 
      g109/in_0                                                                  +0    1329   
      g109/z                       (u)  unmapped_nand2          9   45.0    0   +72    1401 R 
      g159/in_0                                                                  +0    1401   
      g159/z                       (u)  unmapped_nor2          16   80.0    0   +86    1487 F 
      g239/in_0                                                                  +0    1487   
      g239/z                       (u)  unmapped_nand2          1    5.0    0   +27    1514 R 
      g482/in_0                                                                  +0    1514   
      g482/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1567 R 
    inc_add_56_42_12/Z[48] 
    mux_o_block_62_27_g16/data0                                                  +0    1567   
    mux_o_block_62_27_g16/z        (u)  unmapped_bmux3          1    5.0    0   +53    1620 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[48] 
  counter_block_final_d_reg[48]/D       unmapped_d_flop                          +0    1620   
  counter_block_final_d_reg[48]/CP      setup                             100  +202    1822 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -822ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[48]/D

(u) : Net has unmapped pin(s).

path  17:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g238/in_1                                                                  +0    1433   
      g238/z                       (u)  unmapped_nand2          1    5.0    0   +27    1460 R 
      g481/in_0                                                                  +0    1460   
      g481/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[47] 
    mux_o_block_62_27_g17/data0                                                  +0    1513   
    mux_o_block_62_27_g17/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[47] 
  counter_block_final_d_reg[47]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[47]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[47]/D

(u) : Net has unmapped pin(s).

path  18:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g237/in_1                                                                  +0    1433   
      g237/z                       (u)  unmapped_nand2          1    5.0    0   +27    1460 R 
      g480/in_0                                                                  +0    1460   
      g480/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[46] 
    mux_o_block_62_27_g18/data0                                                  +0    1513   
    mux_o_block_62_27_g18/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[46] 
  counter_block_final_d_reg[46]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[46]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[46]/D

(u) : Net has unmapped pin(s).

path  19:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g236/in_1                                                                  +0    1433   
      g236/z                       (u)  unmapped_nand2          1    5.0    0   +27    1460 R 
      g479/in_0                                                                  +0    1460   
      g479/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[45] 
    mux_o_block_62_27_g19/data0                                                  +0    1513   
    mux_o_block_62_27_g19/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[45] 
  counter_block_final_d_reg[45]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[45]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[45]/D

(u) : Net has unmapped pin(s).

path  20:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g235/in_1                                                                  +0    1433   
      g235/z                       (u)  unmapped_nand2          1    5.0    0   +27    1460 R 
      g478/in_0                                                                  +0    1460   
      g478/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[44] 
    mux_o_block_62_27_g20/data0                                                  +0    1513   
    mux_o_block_62_27_g20/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[44] 
  counter_block_final_d_reg[44]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[44]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[44]/D

(u) : Net has unmapped pin(s).

path  21:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g234/in_1                                                                  +0    1433   
      g234/z                       (u)  unmapped_nand2          1    5.0    0   +27    1460 R 
      g477/in_0                                                                  +0    1460   
      g477/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[43] 
    mux_o_block_62_27_g21/data0                                                  +0    1513   
    mux_o_block_62_27_g21/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[43] 
  counter_block_final_d_reg[43]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[43]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[43]/D

(u) : Net has unmapped pin(s).

path  22:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g233/in_1                                                                  +0    1433   
      g233/z                       (u)  unmapped_nand2          1    5.0    0   +27    1460 R 
      g476/in_0                                                                  +0    1460   
      g476/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[42] 
    mux_o_block_62_27_g22/data0                                                  +0    1513   
    mux_o_block_62_27_g22/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[42] 
  counter_block_final_d_reg[42]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[42]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[42]/D

(u) : Net has unmapped pin(s).

path  23:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g232/in_1                                                                  +0    1433   
      g232/z                       (u)  unmapped_nand2          1    5.0    0   +27    1460 R 
      g475/in_0                                                                  +0    1460   
      g475/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[41] 
    mux_o_block_62_27_g23/data0                                                  +0    1513   
    mux_o_block_62_27_g23/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[41] 
  counter_block_final_d_reg[41]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[41]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[41]/D

(u) : Net has unmapped pin(s).

path  24:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g443/in_1                                                                  +0    1433   
      g443/z                       (u)  unmapped_complex2       1    5.0    0   +27    1460 R 
      g474/in_0                                                                  +0    1460   
      g474/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[40] 
    mux_o_block_62_27_g24/data0                                                  +0    1513   
    mux_o_block_62_27_g24/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[40] 
  counter_block_final_d_reg[40]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[40]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[40]/D

(u) : Net has unmapped pin(s).

path  25:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g442/in_1                                                                  +0    1433   
      g442/z                       (u)  unmapped_complex2       1    5.0    0   +27    1460 R 
      g473/in_0                                                                  +0    1460   
      g473/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[39] 
    mux_o_block_62_27_g25/data0                                                  +0    1513   
    mux_o_block_62_27_g25/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[39] 
  counter_block_final_d_reg[39]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[39]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[39]/D

(u) : Net has unmapped pin(s).

path  26:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g441/in_1                                                                  +0    1433   
      g441/z                       (u)  unmapped_complex2       1    5.0    0   +27    1460 R 
      g472/in_0                                                                  +0    1460   
      g472/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[38] 
    mux_o_block_62_27_g26/data0                                                  +0    1513   
    mux_o_block_62_27_g26/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[38] 
  counter_block_final_d_reg[38]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[38]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[38]/D

(u) : Net has unmapped pin(s).

path  27:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g440/in_1                                                                  +0    1433   
      g440/z                       (u)  unmapped_complex2       1    5.0    0   +27    1460 R 
      g471/in_0                                                                  +0    1460   
      g471/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[37] 
    mux_o_block_62_27_g27/data0                                                  +0    1513   
    mux_o_block_62_27_g27/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[37] 
  counter_block_final_d_reg[37]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[37]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[37]/D

(u) : Net has unmapped pin(s).

path  28:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g223/in_1                                                                  +0    1433   
      g223/z                       (u)  unmapped_nand2          1    5.0    0   +27    1460 R 
      g470/in_0                                                                  +0    1460   
      g470/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[36] 
    mux_o_block_62_27_g28/data0                                                  +0    1513   
    mux_o_block_62_27_g28/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[36] 
  counter_block_final_d_reg[36]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[36]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[36]/D

(u) : Net has unmapped pin(s).

path  29:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g222/in_1                                                                  +0    1433   
      g222/z                       (u)  unmapped_nand2          1    5.0    0   +27    1460 R 
      g469/in_0                                                                  +0    1460   
      g469/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[35] 
    mux_o_block_62_27_g29/data0                                                  +0    1513   
    mux_o_block_62_27_g29/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[35] 
  counter_block_final_d_reg[35]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[35]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[35]/D

(u) : Net has unmapped pin(s).

path  30:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g439/in_1                                                                  +0    1433   
      g439/z                       (u)  unmapped_complex2       1    5.0    0   +27    1460 R 
      g468/in_0                                                                  +0    1460   
      g468/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[34] 
    mux_o_block_62_27_g30/data0                                                  +0    1513   
    mux_o_block_62_27_g30/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[34] 
  counter_block_final_d_reg[34]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[34]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[34]/D

(u) : Net has unmapped pin(s).

path  31:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 F 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 F 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 F 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 R 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 F 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 R 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 F 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 F 
      g219/in_1                                                                  +0    1433   
      g219/z                       (u)  unmapped_nand2          1    5.0    0   +27    1460 R 
      g467/in_0                                                                  +0    1460   
      g467/z                       (u)  unmapped_xnor2          1    5.0    0   +53    1513 R 
    inc_add_56_42_12/Z[33] 
    mux_o_block_62_27_g31/data0                                                  +0    1513   
    mux_o_block_62_27_g31/z        (u)  unmapped_bmux3          1    5.0    0   +53    1566 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[33] 
  counter_block_final_d_reg[33]/D       unmapped_d_flop                          +0    1566   
  counter_block_final_d_reg[33]/CP      setup                             100  +202    1768 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -768ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[33]/D

(u) : Net has unmapped pin(s).

path  32:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 F 
      g148/in_0                                                                  +0    1304   
      g148/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 R 
      g438/in_0                                                                  +0    1331   
      g438/z                       (u)  unmapped_complex2      32  160.0    0  +101    1433 R 
      g315/in_1                                                                  +0    1433   
      g315/z                       (u)  unmapped_xor2           1    5.0    0   +53    1486 R 
    inc_add_56_42_12/Z[32] 
    mux_o_block_62_27_g32/data0                                                  +0    1486   
    mux_o_block_62_27_g32/z        (u)  unmapped_bmux3          1    5.0    0   +53    1539 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[32] 
  counter_block_final_d_reg[32]/D       unmapped_d_flop                          +0    1539   
  counter_block_final_d_reg[32]/CP      setup                             100  +202    1741 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -741ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[32]/D

(u) : Net has unmapped pin(s).

path  33:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 F 
      g147/in_0                                                                  +0    1304   
      g147/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 R 
      g437/in_0                                                                  +0    1331   
      g437/z                       (u)  unmapped_complex2       1    5.0    0   +27    1359 R 
      g314/in_1                                                                  +0    1359   
      g314/z                       (u)  unmapped_xor2           1    5.0    0   +53    1412 R 
    inc_add_56_42_12/Z[31] 
    mux_o_block_62_27_g33/data0                                                  +0    1412   
    mux_o_block_62_27_g33/z        (u)  unmapped_bmux3          1    5.0    0   +53    1465 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[31] 
  counter_block_final_d_reg[31]/D       unmapped_d_flop                          +0    1465   
  counter_block_final_d_reg[31]/CP      setup                             100  +202    1667 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -667ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[31]/D

(u) : Net has unmapped pin(s).

path  34:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 F 
      g146/in_0                                                                  +0    1304   
      g146/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 R 
      g436/in_0                                                                  +0    1331   
      g436/z                       (u)  unmapped_complex2       1    5.0    0   +27    1359 R 
      g313/in_1                                                                  +0    1359   
      g313/z                       (u)  unmapped_xor2           1    5.0    0   +53    1412 R 
    inc_add_56_42_12/Z[30] 
    mux_o_block_62_27_g34/data0                                                  +0    1412   
    mux_o_block_62_27_g34/z        (u)  unmapped_bmux3          1    5.0    0   +53    1465 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[30] 
  counter_block_final_d_reg[30]/D       unmapped_d_flop                          +0    1465   
  counter_block_final_d_reg[30]/CP      setup                             100  +202    1667 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -667ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[30]/D

(u) : Net has unmapped pin(s).

path  35:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 F 
      g145/in_0                                                                  +0    1304   
      g145/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 R 
      g435/in_0                                                                  +0    1331   
      g435/z                       (u)  unmapped_complex2       1    5.0    0   +27    1359 R 
      g312/in_1                                                                  +0    1359   
      g312/z                       (u)  unmapped_xor2           1    5.0    0   +53    1412 R 
    inc_add_56_42_12/Z[29] 
    mux_o_block_62_27_g35/data0                                                  +0    1412   
    mux_o_block_62_27_g35/z        (u)  unmapped_bmux3          1    5.0    0   +53    1465 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[29] 
  counter_block_final_d_reg[29]/D       unmapped_d_flop                          +0    1465   
  counter_block_final_d_reg[29]/CP      setup                             100  +202    1667 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -667ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[29]/D

(u) : Net has unmapped pin(s).

path  36:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 F 
      g407/in_1                                                                  +0    1304   
      g407/z                       (u)  unmapped_complex2       1    5.0    0   +27    1331 R 
      g434/in_0                                                                  +0    1331   
      g434/z                       (u)  unmapped_complex2       1    5.0    0   +27    1359 R 
      g311/in_1                                                                  +0    1359   
      g311/z                       (u)  unmapped_xor2           1    5.0    0   +53    1412 R 
    inc_add_56_42_12/Z[28] 
    mux_o_block_62_27_g36/data0                                                  +0    1412   
    mux_o_block_62_27_g36/z        (u)  unmapped_bmux3          1    5.0    0   +53    1465 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[28] 
  counter_block_final_d_reg[28]/D       unmapped_d_flop                          +0    1465   
  counter_block_final_d_reg[28]/CP      setup                             100  +202    1667 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -667ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[28]/D

(u) : Net has unmapped pin(s).

path  37:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 F 
      g406/in_0                                                                  +0    1304   
      g406/z                       (u)  unmapped_complex2       1    5.0    0   +27    1331 R 
      g433/in_0                                                                  +0    1331   
      g433/z                       (u)  unmapped_complex2       1    5.0    0   +27    1359 R 
      g310/in_1                                                                  +0    1359   
      g310/z                       (u)  unmapped_xor2           1    5.0    0   +53    1412 R 
    inc_add_56_42_12/Z[27] 
    mux_o_block_62_27_g37/data0                                                  +0    1412   
    mux_o_block_62_27_g37/z        (u)  unmapped_bmux3          1    5.0    0   +53    1465 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[27] 
  counter_block_final_d_reg[27]/D       unmapped_d_flop                          +0    1465   
  counter_block_final_d_reg[27]/CP      setup                             100  +202    1667 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -667ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[27]/D

(u) : Net has unmapped pin(s).

path  38:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 F 
      g140/in_1                                                                  +0    1304   
      g140/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 R 
      g432/in_0                                                                  +0    1331   
      g432/z                       (u)  unmapped_complex2       1    5.0    0   +27    1359 R 
      g309/in_1                                                                  +0    1359   
      g309/z                       (u)  unmapped_xor2           1    5.0    0   +53    1412 R 
    inc_add_56_42_12/Z[26] 
    mux_o_block_62_27_g38/data0                                                  +0    1412   
    mux_o_block_62_27_g38/z        (u)  unmapped_bmux3          1    5.0    0   +53    1465 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[26] 
  counter_block_final_d_reg[26]/D       unmapped_d_flop                          +0    1465   
  counter_block_final_d_reg[26]/CP      setup                             100  +202    1667 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -667ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[26]/D

(u) : Net has unmapped pin(s).

path  39:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 F 
      g405/in_0                                                                  +0    1304   
      g405/z                       (u)  unmapped_complex2       1    5.0    0   +27    1331 R 
      g431/in_0                                                                  +0    1331   
      g431/z                       (u)  unmapped_complex2       1    5.0    0   +27    1359 R 
      g308/in_1                                                                  +0    1359   
      g308/z                       (u)  unmapped_xor2           1    5.0    0   +53    1412 R 
    inc_add_56_42_12/Z[25] 
    mux_o_block_62_27_g39/data0                                                  +0    1412   
    mux_o_block_62_27_g39/z        (u)  unmapped_bmux3          1    5.0    0   +53    1465 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[25] 
  counter_block_final_d_reg[25]/D       unmapped_d_flop                          +0    1465   
  counter_block_final_d_reg[25]/CP      setup                             100  +202    1667 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -667ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[25]/D

(u) : Net has unmapped pin(s).

path  40:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_56_42_12/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g49/in_0                                                                   +0    1172   
      g49/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g99/in_0                                                                   +0    1233   
      g99/z                        (u)  unmapped_nand2          9   45.0    0   +72    1304 F 
      g181/in_0                                                                  +0    1304   
      g181/z                       (u)  unmapped_nor2           1    5.0    0   +27    1331 R 
      g307/in_1                                                                  +0    1331   
      g307/z                       (u)  unmapped_xor2           1    5.0    0   +53    1384 R 
    inc_add_56_42_12/Z[24] 
    mux_o_block_62_27_g40/data0                                                  +0    1384   
    mux_o_block_62_27_g40/z        (u)  unmapped_bmux3          1    5.0    0   +53    1438 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[24] 
  counter_block_final_d_reg[24]/D       unmapped_d_flop                          +0    1438   
  counter_block_final_d_reg[24]/CP      setup                             100  +202    1640 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -640ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[24]/D

(u) : Net has unmapped pin(s).

path  41:

                  Pin                              Type         Fanout  Load  Slew Delay Arrival   
                                                                        (fF)  (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                             launch                                          0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                              100             0 R 
  genif_1_delay_delay_l_reg[0]/Q          (u)  unmapped_d_flop       8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                           +0     176   
g13973/z                                  (u)  unmapped_not          1    5.0    0   +21     196 F 
g14017/in_0                                                                           +0     196   
g14017/z                                  (u)  unmapped_nand2      517 2585.0    0  +174     370 R 
g15341/in_0                                                                           +0     370   
g15341/z                                  (u)  unmapped_or2          1    5.0    0   +27     397 R 
g14036/in_2                                                                           +0     397   
g14036/z                                  (u)  unmapped_nor4        62  310.0    0  +151     548 F 
u_gctr_function/i_rf_mode_gmac 
  genfor_gctr_base_0__u_aes_round_ladder_xor_data__ii/i_rf_mode_gmac 
    g1/in_0                                                                           +0     548   
    g1/z                                  (u)  unmapped_not        128  640.0    0  +136     684 R 
    g130/in_1                                                                         +0     684   
    g130/z                                (u)  unmapped_and2         1    5.0    0   +27     711 R 
    g257/in_1                                                                         +0     711   
    g257/z                                (u)  unmapped_xor2         4   45.6    0   +98     809 R 
  genfor_gctr_base_0__u_aes_round_ladder_xor_data__ii/o_data[127] 
u_gctr_function/o_ciphertext[127] 
mux_665_86_g129/data1                                                                 +0     809   
mux_665_86_g129/z                         (u)  unmapped_bmux3        2   10.0    0   +65     874 R 
mux_j0_tag_locked_reg_842_11_g10872/data0                                             +0     874   
mux_j0_tag_locked_reg_842_11_g10872/z     (u)  unmapped_mux6         3   15.0    0   +76     949 R 
g4270/in_0                                                                            +0     949   
g4270/z                                   (u)  unmapped_xor2         2   10.0    0   +65    1014 R 
g383/data1                                                                            +0    1014   
g383/z                                    (u)  unmapped_bmux3        1    5.0    0   +53    1067 R 
g384/data1                                                                            +0    1067   
g384/z                                    (u)  unmapped_bmux3        2   35.6    0   +92    1159 R 
g128/in_0                                                                             +0    1159   
g128/z                                    (u)  unmapped_xnor2        1    5.0    0   +53    1212 F 
g160/in_3                                                                             +0    1212   
g160/z                                    (u)  unmapped_nand4        1    5.0    0   +61    1273 R 
g168/in_3                                                                             +0    1273   
g168/z                                    (u)  unmapped_nor4         1    5.0    0   +61    1334 F 
g170/in_3                                                                             +0    1334   
g170/z                                    (u)  unmapped_nand4        1    5.0    0   +61    1395 R 
g13981/in_0                                                                           +0    1395   
g13981/z                                  (u)  unmapped_not          1    5.0    0   +21    1416 F 
g14040/in_1                                                                           +0    1416   
g14040/z                                  (u)  unmapped_nand2        1    5.0    0   +27    1443 R 
g15343/in_1                                                                           +0    1443   
g15343/z                                       unmapped_and2         1   30.6    0   +63    1506 R 
o_fail                                         out port                               +1    1507 R 
(iodelay.tcl_line_19_1386_1)                   ext delay                            +100    1607 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CORE_CLOCK)                         capture                                      1300 R 
                                               adjustments                          -330     970   
---------------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_vir_CORE_CLOCK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CORE_CLOCK' (path_group 'vir_CORE_CLOCK')
Timing slack :    -637ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : o_fail

(u) : Net has unmapped pin(s).

path  42:

              Pin                          Type          Fanout   Load  Slew Delay Arrival   
                                                                  (fF)  (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CORE_CLOCK)                launch                                             0 R 
(iodelay.tcl_line_13_1121_1)          ext delay                               +100     100 F 
i_valid                          (u)  in port               130  1290.0   23  +165     265 F 
u_gcm_aes_ghash_fsm/i_valid 
  g476/in_0                                                                     +0     265   
  g476/z                         (u)  unmapped_not            1     5.0    0   +21     286 R 
  g493/in_0                                                                     +0     286   
  g493/z                         (u)  unmapped_nor2           1     5.0    0   +27     313 F 
  g494/in_0                                                                     +0     313   
  g494/z                         (u)  unmapped_not            2    10.0    0   +32     345 R 
  g504/in_0                                                                     +0     345   
  g504/z                         (u)  unmapped_nand2          2    10.0    0   +39     384 F 
  g507/in_1                                                                     +0     384   
  g507/z                         (u)  unmapped_nand2          1     5.0    0   +27     411 R 
  g509/in_3                                                                     +0     411   
  g509/z                         (u)  unmapped_nand4          1     5.0    0   +61     472 F 
u_gcm_aes_ghash_fsm/o_valid_ghash 
u_ghash_wrapper/i_valid_ghash 
  genif_new_pipelined_u_ghash_core/i_valid 
    g3103/in_0                                                                  +0     472   
    g3103/z                      (u)  unmapped_not            2    10.0    0   +32     504 R 
    g3117/in_1                                                                  +0     504   
    g3117/z                      (u)  unmapped_nor2           1     5.0    0   +27     531 F 
    g3118/in_0                                                                  +0     531   
    g3118/z                      (u)  unmapped_not            2    10.0    0   +32     564 R 
    g3121/in_0                                                                  +0     564   
    g3121/z                      (u)  unmapped_nand2       8150 78940.0    0  +256     819 F 
    g3764/in_0                                                                  +0     819   
    g3764/z                      (u)  unmapped_complex2       2    10.0    0   +39     858 R 
    g2900/in_0                                                                  +0     858   
    g2900/z                      (u)  unmapped_xor2           1     5.0    0   +53     911 R 
    g2902/in_0                                                                  +0     911   
    g2902/z                      (u)  unmapped_xor2           1     5.0    0   +53     964 R 
    g4019/in_1                                                                  +0     964   
    g4019/z                      (u)  unmapped_complex2       5    25.0    0   +60    1024 R 
    u_gf_2to128_multiplier_booth1_subrem_prod/i_data[0] 
      g18317/in_0                                                               +0    1024   
      g18317/z                   (u)  unmapped_xor2           3    15.0    0   +74    1098 R 
      g18446/in_0                                                               +0    1098   
      g18446/z                   (u)  unmapped_xor2           2    10.0    0   +65    1162 R 
      g34461/in_0                                                               +0    1162   
      g34461/z                   (u)  unmapped_xor2           1     5.0    0   +53    1216 R 
      g34463/in_0                                                               +0    1216   
      g34463/z                   (u)  unmapped_xor2           1     5.0    0   +53    1269 R 
    u_gf_2to128_multiplier_booth1_subrem_prod/o_sub_remainder[122] 
    g1863/in_1                                                                  +0    1269   
    g1863/z                      (u)  unmapped_xor2           4    20.0    0   +82    1350 R 
    g2117/in_0                                                                  +0    1350   
    g2117/z                      (u)  unmapped_xor2           1     5.0    0   +53    1403 R 
    mux_o_data_y_525_23_g6/data0                                                +0    1403   
    mux_o_data_y_525_23_g6/z     (u)  unmapped_bmux3          1     5.0    0   +53    1456 R 
    o_data_y_reg[122]/D               unmapped_d_flop                           +0    1456   
    o_data_y_reg[122]/CP              setup                              100  +133    1590 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CORE_CLOCK)                    capture                                         1300 R 
                                      adjustments                             -330     970   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -620ps (TIMING VIOLATION)
Start-point  : i_valid
End-point    : u_ghash_wrapper/genif_new_pipelined_u_ghash_core/o_data_y_reg[122]/D

(u) : Net has unmapped pin(s).

path  43:

              Pin                          Type          Fanout   Load  Slew Delay Arrival   
                                                                  (fF)  (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CORE_CLOCK)                launch                                             0 R 
(iodelay.tcl_line_13_1121_1)          ext delay                               +100     100 F 
i_valid                          (u)  in port               130  1290.0   23  +165     265 F 
u_gcm_aes_ghash_fsm/i_valid 
  g476/in_0                                                                     +0     265   
  g476/z                         (u)  unmapped_not            1     5.0    0   +21     286 R 
  g493/in_0                                                                     +0     286   
  g493/z                         (u)  unmapped_nor2           1     5.0    0   +27     313 F 
  g494/in_0                                                                     +0     313   
  g494/z                         (u)  unmapped_not            2    10.0    0   +32     345 R 
  g504/in_0                                                                     +0     345   
  g504/z                         (u)  unmapped_nand2          2    10.0    0   +39     384 F 
  g507/in_1                                                                     +0     384   
  g507/z                         (u)  unmapped_nand2          1     5.0    0   +27     411 R 
  g509/in_3                                                                     +0     411   
  g509/z                         (u)  unmapped_nand4          1     5.0    0   +61     472 F 
u_gcm_aes_ghash_fsm/o_valid_ghash 
u_ghash_wrapper/i_valid_ghash 
  genif_new_pipelined_u_ghash_core/i_valid 
    g3103/in_0                                                                  +0     472   
    g3103/z                      (u)  unmapped_not            2    10.0    0   +32     504 R 
    g3117/in_1                                                                  +0     504   
    g3117/z                      (u)  unmapped_nor2           1     5.0    0   +27     531 F 
    g3118/in_0                                                                  +0     531   
    g3118/z                      (u)  unmapped_not            2    10.0    0   +32     564 R 
    g3121/in_0                                                                  +0     564   
    g3121/z                      (u)  unmapped_nand2       8150 78940.0    0  +256     819 F 
    g3761/in_0                                                                  +0     819   
    g3761/z                      (u)  unmapped_complex2       2    10.0    0   +39     858 R 
    g2891/in_0                                                                  +0     858   
    g2891/z                      (u)  unmapped_xor2           1     5.0    0   +53     911 R 
    g2893/in_0                                                                  +0     911   
    g2893/z                      (u)  unmapped_xor2           1     5.0    0   +53     964 R 
    g4016/in_1                                                                  +0     964   
    g4016/z                      (u)  unmapped_complex2       5    25.0    0   +60    1024 R 
    u_gf_2to128_multiplier_booth1_subrem_prod/i_data[3] 
      g18576/in_1                                                               +0    1024   
      g18576/z                   (u)  unmapped_xor2           1     5.0    0   +53    1077 R 
      g18704/in_0                                                               +0    1077   
      g18704/z                   (u)  unmapped_xor2           2    10.0    0   +65    1142 R 
      g34455/in_0                                                               +0    1142   
      g34455/z                   (u)  unmapped_xor2           1     5.0    0   +53    1195 R 
      g34457/in_0                                                               +0    1195   
      g34457/z                   (u)  unmapped_xor2           1     5.0    0   +53    1248 R 
    u_gf_2to128_multiplier_booth1_subrem_prod/o_sub_remainder[124] 
    g1865/in_1                                                                  +0    1248   
    g1865/z                      (u)  unmapped_xor2           4    20.0    0   +82    1330 R 
    g2119/in_0                                                                  +0    1330   
    g2119/z                      (u)  unmapped_xor2           1     5.0    0   +53    1383 R 
    mux_o_data_y_525_23_g4/data0                                                +0    1383   
    mux_o_data_y_525_23_g4/z     (u)  unmapped_bmux3          1     5.0    0   +53    1436 R 
    o_data_y_reg[124]/D               unmapped_d_flop                           +0    1436   
    o_data_y_reg[124]/CP              setup                              100  +133    1569 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CORE_CLOCK)                    capture                                         1300 R 
                                      adjustments                             -330     970   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -599ps (TIMING VIOLATION)
Start-point  : i_valid
End-point    : u_ghash_wrapper/genif_new_pipelined_u_ghash_core/o_data_y_reg[124]/D

(u) : Net has unmapped pin(s).

path  44:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_53_42_11/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g33/in_0                                                                   +0    1172   
      g33/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g58/in_0                                                                   +0    1233   
      g58/z                        (u)  unmapped_nand2          1    5.0    0   +27    1260 F 
      g98/in_0                                                                   +0    1260   
      g98/z                        (u)  unmapped_nor2           1    5.0    0   +27    1287 R 
      g150/in_1                                                                  +0    1287   
      g150/z                       (u)  unmapped_xor2           1    5.0    0   +53    1340 R 
    inc_add_53_42_11/Z[23] 
    mux_o_block_62_27_g41/data1                                                  +0    1340   
    mux_o_block_62_27_g41/z        (u)  unmapped_bmux3          1    5.0    0   +53    1393 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[23] 
  counter_block_final_d_reg[23]/D       unmapped_d_flop                          +0    1393   
  counter_block_final_d_reg[23]/CP      setup                             100  +202    1595 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -595ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[23]/D

(u) : Net has unmapped pin(s).

path  45:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_53_42_11/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g33/in_0                                                                   +0    1172   
      g33/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g171/in_1                                                                  +0    1233   
      g171/z                       (u)  unmapped_complex2       1    5.0    0   +27    1260 F 
      g97/in_0                                                                   +0    1260   
      g97/z                        (u)  unmapped_nor2           1    5.0    0   +27    1287 R 
      g149/in_1                                                                  +0    1287   
      g149/z                       (u)  unmapped_xor2           1    5.0    0   +53    1340 R 
    inc_add_53_42_11/Z[22] 
    mux_o_block_62_27_g42/data1                                                  +0    1340   
    mux_o_block_62_27_g42/z        (u)  unmapped_bmux3          1    5.0    0   +53    1393 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[22] 
  counter_block_final_d_reg[22]/D       unmapped_d_flop                          +0    1393   
  counter_block_final_d_reg[22]/CP      setup                             100  +202    1595 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -595ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[22]/D

(u) : Net has unmapped pin(s).

path  46:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 F 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 R 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 F 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 R 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 R 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_56_42_12/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 F 
      g384/in_0                                                                  +0     639   
      g384/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 R 
      g400/in_1                                                                  +0     687   
      g400/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 F 
      g404/in_1                                                                  +0     747   
      g404/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 R 
      g420/in_1                                                                  +0     819   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87     905 F 
      g428/in_0                                                                  +0     905   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27     933 R 
      g300/in_1                                                                  +0     933   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53     986 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0     986   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1039 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[17] 
  mux_112_8_g111/data0                                                           +0    1039   
  mux_112_8_g111/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1125 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[17] 
    inc_add_53_42_11/A[17] 
      g11/in_1                                                                   +0    1125   
      g11/z                        (u)  unmapped_nand2          3   15.0    0   +48    1172 F 
      g33/in_0                                                                   +0    1172   
      g33/z                        (u)  unmapped_nor2           5   25.0    0   +60    1233 R 
      g55/in_1                                                                   +0    1233   
      g55/z                        (u)  unmapped_nand2          1    5.0    0   +27    1260 F 
      g96/in_0                                                                   +0    1260   
      g96/z                        (u)  unmapped_nor2           1    5.0    0   +27    1287 R 
      g148/in_1                                                                  +0    1287   
      g148/z                       (u)  unmapped_xor2           1    5.0    0   +53    1340 R 
    inc_add_53_42_11/Z[21] 
    mux_o_block_62_27_g43/data1                                                  +0    1340   
    mux_o_block_62_27_g43/z        (u)  unmapped_bmux3          1    5.0    0   +53    1393 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[21] 
  counter_block_final_d_reg[21]/D       unmapped_d_flop                          +0    1393   
  counter_block_final_d_reg[21]/CP      setup                             100  +202    1595 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -595ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[21]/D

(u) : Net has unmapped pin(s).

path  47:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_53_42_11/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g159/in_0                                                                  +0     639   
      g159/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g167/in_1                                                                  +0     687   
      g167/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g173/in_1                                                                  +0     747   
      g173/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g65/in_1                                                                   +0     819   
      g65/z                        (u)  unmapped_nand2          1    5.0    0   +27     846 R 
      g195/in_0                                                                  +0     846   
      g195/z                       (u)  unmapped_xnor2          1    5.0    0   +53     899 R 
    inc_add_53_42_11/Z[9] 
    mux_o_block_62_27_g55/data1                                                  +0     899   
    mux_o_block_62_27_g55/z        (u)  unmapped_bmux3          1    5.0    0   +53     952 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[9] 
  mux_112_8_g119/data0                                                           +0     952   
  mux_112_8_g119/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1038 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[9] 
    inc_add_56_42_12/A[9] 
      g7/in_1                                                                    +0    1038   
      g7/z                         (u)  unmapped_nand2          3   15.0    0   +48    1086 F 
      g43/in_0                                                                   +0    1086   
      g43/z                        (u)  unmapped_nor2           5   25.0    0   +60    1146 R 
      g94/in_0                                                                   +0    1146   
      g94/z                        (u)  unmapped_nand2          1    5.0    0   +27    1173 F 
      g420/in_0                                                                  +0    1173   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87    1260 F 
      g430/in_1                                                                  +0    1260   
      g430/z                       (u)  unmapped_complex2       1    5.0    0   +27    1287 R 
      g303/in_1                                                                  +0    1287   
      g303/z                       (u)  unmapped_xor2           1    5.0    0   +53    1340 R 
    inc_add_56_42_12/Z[20] 
    mux_o_block_62_27_g44/data0                                                  +0    1340   
    mux_o_block_62_27_g44/z        (u)  unmapped_bmux3          1    5.0    0   +53    1393 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[20] 
  counter_block_final_d_reg[20]/D       unmapped_d_flop                          +0    1393   
  counter_block_final_d_reg[20]/CP      setup                             100  +202    1595 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -595ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[20]/D

(u) : Net has unmapped pin(s).

path  48:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_53_42_11/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g159/in_0                                                                  +0     639   
      g159/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g167/in_1                                                                  +0     687   
      g167/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g173/in_1                                                                  +0     747   
      g173/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g65/in_1                                                                   +0     819   
      g65/z                        (u)  unmapped_nand2          1    5.0    0   +27     846 R 
      g195/in_0                                                                  +0     846   
      g195/z                       (u)  unmapped_xnor2          1    5.0    0   +53     899 R 
    inc_add_53_42_11/Z[9] 
    mux_o_block_62_27_g55/data1                                                  +0     899   
    mux_o_block_62_27_g55/z        (u)  unmapped_bmux3          1    5.0    0   +53     952 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[9] 
  mux_112_8_g119/data0                                                           +0     952   
  mux_112_8_g119/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1038 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[9] 
    inc_add_56_42_12/A[9] 
      g7/in_1                                                                    +0    1038   
      g7/z                         (u)  unmapped_nand2          3   15.0    0   +48    1086 F 
      g43/in_0                                                                   +0    1086   
      g43/z                        (u)  unmapped_nor2           5   25.0    0   +60    1146 R 
      g94/in_0                                                                   +0    1146   
      g94/z                        (u)  unmapped_nand2          1    5.0    0   +27    1173 F 
      g420/in_0                                                                  +0    1173   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87    1260 F 
      g429/in_1                                                                  +0    1260   
      g429/z                       (u)  unmapped_complex2       1    5.0    0   +27    1287 R 
      g302/in_1                                                                  +0    1287   
      g302/z                       (u)  unmapped_xor2           1    5.0    0   +53    1340 R 
    inc_add_56_42_12/Z[19] 
    mux_o_block_62_27_g45/data0                                                  +0    1340   
    mux_o_block_62_27_g45/z        (u)  unmapped_bmux3          1    5.0    0   +53    1393 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[19] 
  counter_block_final_d_reg[19]/D       unmapped_d_flop                          +0    1393   
  counter_block_final_d_reg[19]/CP      setup                             100  +202    1595 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -595ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[19]/D

(u) : Net has unmapped pin(s).

path  49:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_53_42_11/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g159/in_0                                                                  +0     639   
      g159/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g167/in_1                                                                  +0     687   
      g167/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g173/in_1                                                                  +0     747   
      g173/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g65/in_1                                                                   +0     819   
      g65/z                        (u)  unmapped_nand2          1    5.0    0   +27     846 R 
      g195/in_0                                                                  +0     846   
      g195/z                       (u)  unmapped_xnor2          1    5.0    0   +53     899 R 
    inc_add_53_42_11/Z[9] 
    mux_o_block_62_27_g55/data1                                                  +0     899   
    mux_o_block_62_27_g55/z        (u)  unmapped_bmux3          1    5.0    0   +53     952 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[9] 
  mux_112_8_g119/data0                                                           +0     952   
  mux_112_8_g119/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1038 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[9] 
    inc_add_56_42_12/A[9] 
      g7/in_1                                                                    +0    1038   
      g7/z                         (u)  unmapped_nand2          3   15.0    0   +48    1086 F 
      g43/in_0                                                                   +0    1086   
      g43/z                        (u)  unmapped_nor2           5   25.0    0   +60    1146 R 
      g94/in_0                                                                   +0    1146   
      g94/z                        (u)  unmapped_nand2          1    5.0    0   +27    1173 F 
      g420/in_0                                                                  +0    1173   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87    1260 F 
      g173/in_1                                                                  +0    1260   
      g173/z                       (u)  unmapped_nor2           1    5.0    0   +27    1287 R 
      g301/in_1                                                                  +0    1287   
      g301/z                       (u)  unmapped_xor2           1    5.0    0   +53    1340 R 
    inc_add_56_42_12/Z[18] 
    mux_o_block_62_27_g46/data0                                                  +0    1340   
    mux_o_block_62_27_g46/z        (u)  unmapped_bmux3          1    5.0    0   +53    1393 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[18] 
  counter_block_final_d_reg[18]/D       unmapped_d_flop                          +0    1393   
  counter_block_final_d_reg[18]/CP      setup                             100  +202    1595 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -595ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[18]/D

(u) : Net has unmapped pin(s).

path  50:

               Pin                           Type          Fanout  Load  Slew Delay Arrival   
                                                                   (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock CORE_CLOCK)                      launch                                            0 R 
u_common_fix_delay_line_w_valid__aad_i_sop
  genif_1_delay_delay_l_reg[0]/CP                                         100             0 R 
  genif_1_delay_delay_l_reg[0]/Q   (u)  unmapped_d_flop         8   40.0    0  +176     176 R 
u_common_fix_delay_line_w_valid__aad_i_sop/o_data_out[0] 
g13973/in_0                                                                      +0     176   
g13973/z                           (u)  unmapped_not            1    5.0    0   +21     196 F 
g14017/in_0                                                                      +0     196   
g14017/z                           (u)  unmapped_nand2        517 2585.0    0  +174     370 R 
u_gctr_function/i_sop_pre 
  g1194/in_1                                                                     +0     370   
  g1194/z                          (u)  unmapped_nor2         128  640.0    0  +143     513 F 
  mux_112_43_g479/sel1                                                           +0     513   
  mux_112_43_g479/z                (u)  unmapped_mux6           5   25.0    0   +88     601 F 
  genfor_gctr_base_0__u_inc32_block_ii/i_block[0] 
    inc_add_53_42_11/A[0] 
      g1/in_0                                                                    +0     601   
      g1/z                         (u)  unmapped_nand2          2   10.0    0   +39     639 R 
      g159/in_0                                                                  +0     639   
      g159/z                       (u)  unmapped_complex2       3   15.0    0   +48     687 F 
      g167/in_1                                                                  +0     687   
      g167/z                       (u)  unmapped_complex2       5   25.0    0   +60     747 R 
      g173/in_1                                                                  +0     747   
      g173/z                       (u)  unmapped_complex2       9   45.0    0   +72     819 F 
      g65/in_1                                                                   +0     819   
      g65/z                        (u)  unmapped_nand2          1    5.0    0   +27     846 R 
      g195/in_0                                                                  +0     846   
      g195/z                       (u)  unmapped_xnor2          1    5.0    0   +53     899 R 
    inc_add_53_42_11/Z[9] 
    mux_o_block_62_27_g55/data1                                                  +0     899   
    mux_o_block_62_27_g55/z        (u)  unmapped_bmux3          1    5.0    0   +53     952 R 
  genfor_gctr_base_0__u_inc32_block_ii/o_block[9] 
  mux_112_8_g119/data0                                                           +0     952   
  mux_112_8_g119/z                 (u)  unmapped_bmux3          5   25.0    0   +86    1038 R 
  genfor_gctr_base_1__u_inc32_block_ii/i_block[9] 
    inc_add_56_42_12/A[9] 
      g7/in_1                                                                    +0    1038   
      g7/z                         (u)  unmapped_nand2          3   15.0    0   +48    1086 F 
      g43/in_0                                                                   +0    1086   
      g43/z                        (u)  unmapped_nor2           5   25.0    0   +60    1146 R 
      g94/in_0                                                                   +0    1146   
      g94/z                        (u)  unmapped_nand2          1    5.0    0   +27    1173 F 
      g420/in_0                                                                  +0    1173   
      g420/z                       (u)  unmapped_complex2      17   85.0    0   +87    1260 F 
      g428/in_0                                                                  +0    1260   
      g428/z                       (u)  unmapped_complex2       1    5.0    0   +27    1287 R 
      g300/in_1                                                                  +0    1287   
      g300/z                       (u)  unmapped_xor2           1    5.0    0   +53    1340 R 
    inc_add_56_42_12/Z[17] 
    mux_o_block_62_27_g47/data0                                                  +0    1340   
    mux_o_block_62_27_g47/z        (u)  unmapped_bmux3          1    5.0    0   +53    1393 R 
  genfor_gctr_base_1__u_inc32_block_ii/o_block[17] 
  counter_block_final_d_reg[17]/D       unmapped_d_flop                          +0    1393   
  counter_block_final_d_reg[17]/CP      setup                             100  +202    1595 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CORE_CLOCK)                      capture                                        1300 R 
                                        adjustments                            -300    1000   
----------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CORE_CLOCK_to_CORE_CLOCK_setup_uncertainty' path adjust    -300ps
Cost Group   : 'CORE_CLOCK' (path_group 'CORE_CLOCK')
Timing slack :    -595ps (TIMING VIOLATION)
Start-point  : u_common_fix_delay_line_w_valid__aad_i_sop/genif_1_delay_delay_l_reg[0]/CP
End-point    : u_gctr_function/counter_block_final_d_reg[17]/D

(u) : Net has unmapped pin(s).
