{
  "Top": "my_prj",
  "RtlTop": "my_prj",
  "RtlPrefix": "",
  "RtlSubPrefix": "my_prj_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku040",
    "Package": "-ffva1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<28, 19, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "x_0",
          "name": "x_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_1",
          "name": "x_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_2",
          "name": "x_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_3",
          "name": "x_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_4",
          "name": "x_4",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_5",
          "name": "x_5",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_6",
          "name": "x_6",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_7",
          "name": "x_7",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_8",
          "name": "x_8",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_9",
          "name": "x_9",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_10",
          "name": "x_10",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_11",
          "name": "x_11",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_12",
          "name": "x_12",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_13",
          "name": "x_13",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "score": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<28, 19, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "score_0",
          "name": "score_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "score_0_ap_vld",
          "name": "score_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "score_1",
          "name": "score_1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_addr64=0",
      "config_interface -m_axi_latency=0"
    ],
    "DirectiveTcl": [
      "set_directive_top my_prj -name my_prj",
      "set_directive_top my_prj -name my_prj",
      "set_directive_top my_prj -name my_prj"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "my_prj"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "25",
    "Uncertainty": "6.75",
    "IsCombinational": "1",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "my_prj",
    "Version": "1.0",
    "DisplayName": "My_prj",
    "Revision": "2113432292",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_my_prj_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/firmware\/my_prj.cpp",
      "..\/..\/firmware\/BDT.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/my_prj_decision_function.vhd",
      "impl\/vhdl\/my_prj_mux_104_28_1_1.vhd",
      "impl\/vhdl\/my_prj.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/my_prj_decision_function.v",
      "impl\/verilog\/my_prj_mux_104_28_1_1.v",
      "impl\/verilog\/my_prj.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/my_prj.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "x_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_0": "DATA"},
      "ports": ["x_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_1": "DATA"},
      "ports": ["x_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_2": "DATA"},
      "ports": ["x_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_3": "DATA"},
      "ports": ["x_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_4": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_4": "DATA"},
      "ports": ["x_4"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_5": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_5": "DATA"},
      "ports": ["x_5"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_6": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_6": "DATA"},
      "ports": ["x_6"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_7": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_7": "DATA"},
      "ports": ["x_7"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_8": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_8": "DATA"},
      "ports": ["x_8"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_9": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_9": "DATA"},
      "ports": ["x_9"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_10": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_10": "DATA"},
      "ports": ["x_10"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_11": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_11": "DATA"},
      "ports": ["x_11"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_12": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_12": "DATA"},
      "ports": ["x_12"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_13": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"x_13": "DATA"},
      "ports": ["x_13"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "score_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "28",
      "portMap": {"score_0": "DATA"},
      "ports": ["score_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "score"
        }]
    },
    "score_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"score_1": "DATA"},
      "ports": ["score_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "score"
        }]
    }
  },
  "RtlPorts": {
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "x_0": {
      "dir": "in",
      "width": "28"
    },
    "x_1": {
      "dir": "in",
      "width": "28"
    },
    "x_2": {
      "dir": "in",
      "width": "28"
    },
    "x_3": {
      "dir": "in",
      "width": "28"
    },
    "x_4": {
      "dir": "in",
      "width": "28"
    },
    "x_5": {
      "dir": "in",
      "width": "28"
    },
    "x_6": {
      "dir": "in",
      "width": "28"
    },
    "x_7": {
      "dir": "in",
      "width": "28"
    },
    "x_8": {
      "dir": "in",
      "width": "28"
    },
    "x_9": {
      "dir": "in",
      "width": "28"
    },
    "x_10": {
      "dir": "in",
      "width": "28"
    },
    "x_11": {
      "dir": "in",
      "width": "28"
    },
    "x_12": {
      "dir": "in",
      "width": "28"
    },
    "x_13": {
      "dir": "in",
      "width": "28"
    },
    "score_0": {
      "dir": "out",
      "width": "28"
    },
    "score_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "score_1": {
      "dir": "in",
      "width": "28"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "my_prj",
      "Instances": [{
          "ModuleName": "decision_function",
          "InstanceName": "ref_tmp_i_i_decision_function_fu_105"
        }]
    },
    "Info": {
      "decision_function": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "my_prj": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "decision_function": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "3.878"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "484800",
          "UTIL_FF": "0",
          "LUT": "294",
          "AVAIL_LUT": "242400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1200",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1920",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "my_prj": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "3.878"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "484800",
          "UTIL_FF": "0",
          "LUT": "294",
          "AVAIL_LUT": "242400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1200",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1920",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-17 17:32:41 PST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
