C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\phammel\Desktop\starter\irc\synthesis   -part A2F200M3F  -package FBGA484  -grade STD    -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\phammel\Desktop\starter\irc\synthesis\synlog\report\ir_fpga_mapper.xml  -top_level_module  ir  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\phammel\Desktop\starter\irc\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\phammel\Desktop\starter\irc\synthesis\ir.edn   -freq 100.000   C:\Users\phammel\Desktop\starter\irc\synthesis\synwork\ir_prem.srd  -sap  C:\Users\phammel\Desktop\starter\irc\synthesis\ir.sap  -otap  C:\Users\phammel\Desktop\starter\irc\synthesis\ir.tap  -omap  C:\Users\phammel\Desktop\starter\irc\synthesis\ir.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v  -sap  C:\Users\phammel\Desktop\starter\irc\synthesis\ir.sap  -ologparam  C:\Users\phammel\Desktop\starter\irc\synthesis\syntmp\ir.plg  -osyn  C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srm  -prjdir  C:\Users\phammel\Desktop\starter\irc\synthesis\  -prjname  ir_syn  -log  C:\Users\phammel\Desktop\starter\irc\synthesis\synlog\ir_fpga_mapper.srr 
relcom:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A2F200M3F -package FBGA484 -grade STD -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\ir_fpga_mapper.xml -top_level_module ir -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\ir.edn -freq 100.000 ..\synwork\ir_prem.srd -sap ..\ir.sap -otap ..\ir.tap -omap ..\ir.map -devicelib ..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v -sap ..\ir.sap -ologparam ir.plg -osyn ..\ir.srm -prjdir ..\ -prjname ir_syn -log ..\synlog\ir_fpga_mapper.srr
rc:0 success:1 runtime:0
file:..\scratchproject.prs|io:o|time:1582760320|size:2155|exec:0|csum:
file:..\ir.edn|io:o|time:1582762788|size:98824|exec:0|csum:
file:..\synwork\ir_prem.srd|io:i|time:1582762788|size:10629|exec:0|csum:770E78A1489B3BF7AE8603428BB0D84E
file:..\ir.sap|io:o|time:1582762788|size:112|exec:0|csum:
file:..\ir.tap|io:o|time:0|size:0|exec:0|csum:
file:..\ir.map|io:o|time:1582762788|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v|io:i|time:1509027488|size:72817|exec:0|csum:792D908376FAE59463CBCC67F19D1698
file:..\ir.sap|io:o|time:1582762788|size:112|exec:0|csum:
file:ir.plg|io:o|time:1582762788|size:350|exec:0|csum:
file:..\ir.srm|io:o|time:1582762788|size:62301|exec:0|csum:
file:..\synlog\ir_fpga_mapper.srr|io:o|time:1582762788|size:13018|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509373872|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509375286|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
