<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Assignment1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="leftrightshift.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="leftrightshift.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="leftrightshift.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="leftrightshift.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="leftrightshift.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="leftrightshift.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="leftrightshift.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="leftrightshift.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="leftrightshift.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="leftrightshift.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="leftrightshift.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="leftrightshift.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="leftrightshift.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="leftrightshift.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="leftrightshift.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="leftrightshift.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="leftrightshift.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="leftrightshift.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="leftrightshift.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="leftrightshift_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="leftrightshift_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="leftrightshift_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="leftrightshift_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="leftrightshift_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="leftrightshift_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="leftrightshift_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="leftrightshift_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="leftrightshift_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="leftrightshift_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="leftrightshift_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="leftrightshift_summary.xml"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="leftrightshift_test_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="leftrightshift_test_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="leftrightshift_test_par.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="leftrightshift_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="leftrightshift_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="leftshift_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mux2to1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="muxlayer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/leftrightshift_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/leftrightshift_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/leftrightshift_timesim.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1583578055" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4259068587942043452" xil_pn:start_ts="1583578055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583578055" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2573353354044523868" xil_pn:start_ts="1583578055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583578055" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1583578055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583578055" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1710746411817091362" xil_pn:start_ts="1583578055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583578055" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1583578055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583578055" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4200000355387002030" xil_pn:start_ts="1583578055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583578067" xil_pn:in_ck="158441971753348" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="9000687645578571041" xil_pn:start_ts="1583578055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="leftrightshift.lso"/>
      <outfile xil_pn:name="leftrightshift.ngc"/>
      <outfile xil_pn:name="leftrightshift.ngr"/>
      <outfile xil_pn:name="leftrightshift.prj"/>
      <outfile xil_pn:name="leftrightshift.stx"/>
      <outfile xil_pn:name="leftrightshift.syr"/>
      <outfile xil_pn:name="leftrightshift.xst"/>
      <outfile xil_pn:name="leftrightshift_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1583578067" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5466174375227726199" xil_pn:start_ts="1583578067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583578075" xil_pn:in_ck="-856338311637206515" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6930311595971892373" xil_pn:start_ts="1583578067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="leftrightshift.bld"/>
      <outfile xil_pn:name="leftrightshift.ngd"/>
      <outfile xil_pn:name="leftrightshift_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1583578101" xil_pn:in_ck="-856338311637206514" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1583578075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="leftrightshift.pcf"/>
      <outfile xil_pn:name="leftrightshift_map.map"/>
      <outfile xil_pn:name="leftrightshift_map.mrp"/>
      <outfile xil_pn:name="leftrightshift_map.ncd"/>
      <outfile xil_pn:name="leftrightshift_map.ngm"/>
      <outfile xil_pn:name="leftrightshift_map.xrpt"/>
      <outfile xil_pn:name="leftrightshift_summary.xml"/>
      <outfile xil_pn:name="leftrightshift_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1583578133" xil_pn:in_ck="-985383088847740889" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1583578101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="leftrightshift.ncd"/>
      <outfile xil_pn:name="leftrightshift.pad"/>
      <outfile xil_pn:name="leftrightshift.par"/>
      <outfile xil_pn:name="leftrightshift.ptwx"/>
      <outfile xil_pn:name="leftrightshift.unroutes"/>
      <outfile xil_pn:name="leftrightshift.xpi"/>
      <outfile xil_pn:name="leftrightshift_pad.csv"/>
      <outfile xil_pn:name="leftrightshift_pad.txt"/>
      <outfile xil_pn:name="leftrightshift_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1583578147" xil_pn:in_ck="-856338311637206646" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-4820249743759303644" xil_pn:start_ts="1583578133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/leftrightshift_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/leftrightshift_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/leftrightshift_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1583794888" xil_pn:in_ck="-4556890360403275081" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1583794888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="leftrightshift_test.v"/>
      <outfile xil_pn:name="muxtest.v"/>
      <outfile xil_pn:name="netgen/par/leftrightshift_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/leftrightshift_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1583794894" xil_pn:in_ck="8392522262593182316" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="4385732646618768041" xil_pn:start_ts="1583794888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="leftrightshift_test_isim_par.exe"/>
      <outfile xil_pn:name="leftrightshift_test_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1583794894" xil_pn:in_ck="-2818106787975214199" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="7116598813833671534" xil_pn:start_ts="1583794894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="leftrightshift_test_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1583578133" xil_pn:in_ck="-856338311637206646" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1583578120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="leftrightshift.twr"/>
      <outfile xil_pn:name="leftrightshift.twx"/>
    </transform>
  </transforms>

</generated_project>
