m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.1 2024.02, Feb  1 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/WORKSPACE/axi_verification/axilite/sim/rundir
T_opt
!s11d axilite_tx_agent_pkg D:/WORKSPACE/axi_verification/axilite/sim/rundir/work_tb 1 axilite_interface 1 D:/WORKSPACE/axi_verification/axilite/sim/rundir/work_tb 
!s110 1752816335
V0]hZba:40T5GP_V0bQ5020
04 4 4 work glbl fast 0
07 11 4 work_tb axilite_top fast 0
=1-5c5f67ab5bf3-6879dacc-d9-41b4
R0
!s12f OEM100
!s12b OEM100
!s124 OEM100
o-quiet -auto_acc_if_foreign -work work_rtl -L work_rtl +acc
tCvgOpt 0
n@_opt
OL;O;2024.1;79
vglbl
2C:/MentorGraphics/fpga_libs/Xilinx/vivado_2024.1/xeclib/unisims/glbl.v
!s110 1752816325
!i10b 1
!s100 6<:f0;2k>4:>cM]0?1=;G0
IXb7^A2lPaXmUX9c1QzdH^3
R1
w1733380230
8C:/MentorGraphics/fpga_libs/Xilinx/vivado_2024.1/xeclib/unisims/glbl.v
FC:/MentorGraphics/fpga_libs/Xilinx/vivado_2024.1/xeclib/unisims/glbl.v
!i122 2
L0 7 78
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2024.1;79
r1
!s85 0
31
!s108 1752816325.000000
!s107 C:/MentorGraphics/fpga_libs/Xilinx/vivado_2024.1/xeclib/unisims/glbl.v|
!s90 -reportprogress|300|-work|work_rtl|C:/MentorGraphics/fpga_libs/Xilinx/vivado_2024.1/xeclib/unisims/glbl.v|
!i113 0
o-work work_rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z4 tCoverage 95 CvgOpt 0
vTimer_regs
2D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl/Timer_regs.sv
Z5 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
DXx4 work 14 Timer_regs_pkg 0 22 S?]bmfDjY1[j^emcFHdfO2
Z6 !s110 1752816324
!i10b 1
!s100 f3[gmgG2_KOJSd3Lzz:Za3
Iik3XKBliKIHXcz=ISB`DQ0
S1
R1
w1695214949
8D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl/Timer_regs.sv
FD:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl/Timer_regs.sv
!i122 1
L0 4 508
R2
R3
r1
!s85 0
31
Z7 !s108 1752816324.000000
!s107 D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl/Timer_regs.sv|
!s90 -reportprogress|300|-sv|-permissive|-timescale|1ns/1ps|-quiet|-work|work_rtl|+incdir+D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code|+incdir+D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl|D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl/Timer_regs.sv|
!i113 0
Z8 o-permissive -quiet -sv -timescale 1ns/1ps -work work_rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -permissive -quiet -sv -timescale 1ns/1ps -work work_rtl +incdir+D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code +incdir+D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
n@timer_regs
XTimer_regs_pkg
2D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl/Timer_regs_pkg.sv
R5
R6
!i10b 1
!s100 ZaDl?4X^Vh<M14?m2g<[e0
IS?]bmfDjY1[j^emcFHdfO2
S1
R1
w1695101483
8D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl/Timer_regs_pkg.sv
FD:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl/Timer_regs_pkg.sv
!i122 0
L0 1 0
VS?]bmfDjY1[j^emcFHdfO2
R3
r1
!s85 0
31
R7
!s107 D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl/Timer_regs_pkg.sv|
!s90 -reportprogress|300|-sv|-permissive|-timescale|1ns/1ps|-quiet|-work|work_rtl|+incdir+D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code|+incdir+D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl|D:/WORKSPACE/axi_verification/axilite/sim/scripts/../../code/rtl/Timer_regs_pkg.sv|
!i113 0
R8
R9
R4
n@timer_regs_pkg
