Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 10 00:14:46 2018
| Host         : DESKTOP-5J8LVLP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MB_PL_wrapper_control_sets_placed.rpt
| Design       : MB_PL_wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   697 |
| Unused register locations in slices containing registers |  2047 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3491 |         1085 |
| No           | No                    | Yes                    |             190 |           56 |
| No           | Yes                   | No                     |            2533 |          997 |
| Yes          | No                    | No                     |            3307 |          941 |
| Yes          | No                    | Yes                    |             191 |           51 |
| Yes          | Yes                   | No                     |            3953 |         1311 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                             |                                                                                                                                               Enable Signal                                                                                                                                               |                                                                                                                                                     Set/Reset Signal                                                                                                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                    | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                                                            |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                                                                                                                                                                |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                                                                 |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_1                                                                                                                                                                                                                               |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/timer0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/timer0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                                                     |                1 |              1 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[3]_0[0]                                                                                                                                                            | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                              |                1 |              1 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ints/U0/INTC_CORE_I/p_27_out                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                       | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                              |                1 |              1 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                  | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                           |                1 |              1 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                            |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_1                                                                                                                                                                                                                |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ints/U0/INTC_CORE_I/p_28_out                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ints/U0/INTC_CORE_I/p_26_out                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                                                  |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                                                           |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crcokdelay                                                                                                                                                                                                                                                              |                1 |              1 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                                                  |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/rst                                                                                                                                                                                                                                                             |                1 |              1 |
| ~MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             | MB_PL_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                            | MB_PL_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             | MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                             | MB_PL_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                                                                    |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |
| ~MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                                        |                1 |              1 |
|  MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                 | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                                                     |                1 |              1 |
|  MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                 | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                                                     |                1 |              1 |
|  MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                 | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                                                                                      |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                          |                1 |              1 |
|  MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                 | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                                                     |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ints/U0/INTC_CORE_I/p_25_out                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                                                                                 | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                        |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                                                 |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                                                                                 |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                                 | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                1 |              1 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                      | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |                1 |              2 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                           |                1 |              2 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                       | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                |                1 |              2 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                1 |              2 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                 | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                                             |                1 |              2 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                        |                1 |              3 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                        |                1 |              3 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                2 |              3 |
|  MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                2 |              3 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[3]                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  MB_PL_i/sseg/U0/clk240hz                                            |                                                                                                                                                                                                                                                                                                           | MB_PL_i/sseg/U0/pos[1]                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                                          | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                                 | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                                                                                       |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out2                                          | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                                        | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                    |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/wait_cnt_r_reg[0][0]                                                                                                                                                                                                                                     |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                       | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                           |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                   | MB_PL_i/HYGRO/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                      |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                | MB_PL_i/WIFI/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0                                                                                                                                                                                              |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out3                                          | MB_PL_i/rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out3                                          | MB_PL_i/rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D[0]                                                                                                                                                                                                                                               | MB_PL_i/rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                                                                                                                         |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                              | MB_PL_i/WIFI/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                   |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                 | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                     |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                        | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                                                                                                            |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                  | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                                                                                                            |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                         | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                        |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                         | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                        |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                                             | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                                                |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                           |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[3]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                            | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                                                             | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                                               |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                                                                       |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Allow_MODF_Strobe_reg                                                                                                                                                              |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                                  | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0]_0[0]                                                                                                                                                                                                                                  |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                   | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                              |                4 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                3 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                          | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                           |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                              |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/src_arst                                                                                                                                                                               |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/src_arst                                                                                                                                                                                        |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                                                                 | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                            |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                                  | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                  | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/src_arst                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                    | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                                       | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[3]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/emac_tx_wr_i                                                                                                                                                                                                                                     | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state                                                                                                                                                                                                                                                    | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_0                                                                                                                                                                                                                                             | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/src_arst                                                                                                                                                                              |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                               | MB_PL_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1_n_0                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                                                             | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                        | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1__0_n_0                                                                                                                                                                                       |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/from_sys_reg                                                                                                                                                                                                                                                            |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Allow_MODF_Strobe_reg                                                                                                                                                             |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                                                      | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                              | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                                   |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                  |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                                    | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                                                  |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ints/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                               | MB_PL_i/ints/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                 | MB_PL_i/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                   |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                 | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                     |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                   | MB_PL_i/timer0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                     |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                3 |              4 |
|  MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     | MB_PL_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                                      | MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                                    |                1 |              4 |
| ~MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             | MB_PL_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                                                      | MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                     |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/from_sys_reg                                                                                                                                                                                                                                                           |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd[0]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q[0]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                             | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_RST/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                       |                3 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                    | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ints/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                 |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                                                                                           |                3 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native                                                                                                                                                                                           | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                                                |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                                          |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                                                                     | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                                                       | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                        |                2 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                        |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                                                                                                                                                 |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                                                              | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                           |                2 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                        | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                              | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                                             |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out2                                          |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                3 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                         |                1 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                    | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                                                                          |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                   | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                                             |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                3 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                  | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  MB_PL_i/clks/inst/clk_out3                                          | MB_PL_i/rmii/U0/RMII_FIXED.I_RX/Q[0]                                                                                                                                                                                                                                                                      | MB_PL_i/rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                                                                                                                         |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out3                                          | MB_PL_i/rmii/U0/RMII_FIXED.I_TX/tx_in_reg_en                                                                                                                                                                                                                                                              | MB_PL_i/rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                                                                                                                         |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                                                                         | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                                        |                1 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                              | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                                             |                1 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                3 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                                                                                                                                                |                4 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                             | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                           |                3 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                                | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                                 | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                           |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                        |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                                                                                   | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                4 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                                | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                     |                3 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                        | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                                                      |                2 |              5 |
|  MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/count_reg[4][0]                                                                                                                                                                                                              | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |                1 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                                            | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                4 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                      | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                                                                 |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                                    | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_2[0]                                                                                                                                                                                                                                    | MB_PL_i/ether/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_5                                                                                                                                                                                                                                                      |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/sysrst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                                         | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                       | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                3 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                  |                2 |              5 |
|  MB_PL_i/ether/U0/phy_tx_clk_core                                    |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0]                                                                                  |                1 |              5 |
|  MB_PL_i/ether/U0/phy_tx_clk_core                                    |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ether/U0/BUS_RST_TX_SYNC_CORE_I/scndry_out                                                                                                                                                                                                                                                                       |                2 |              5 |
|  MB_PL_i/ether/U0/C                                                  |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                          |                1 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                              | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                                             |                1 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                              | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                                             |                1 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                              | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                                             |                1 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                              | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                                             |                1 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                              | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                                             |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                                     | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                1 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                            | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                        |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                          |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                                                              |                1 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                                         | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                     |                3 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/RD_PRI_REG.rd_wait_limit_reg[0][0]                                                                                                                                                                                 |                1 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                            |                2 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                    | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                            |                2 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                          |                1 |              5 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                                         |                1 |              5 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                        |                3 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                            |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                         | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                 | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                       | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                                      |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                        | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                           |                5 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                             | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                           |                3 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                    | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                               |                1 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                    |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                                 | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                           |                1 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                           |                1 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                4 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                                                                  | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                   |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                                  |                3 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                                  |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                        | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                                       |                3 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0]                                                                                  |                3 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_2_n_0                                                                                                                              | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                           |                5 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_RST/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                         | MB_PL_i/mig_RST/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                  | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                                                            |                3 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                       | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                                                                                                  |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                  | MB_PL_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                                                                                            |                1 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                       | MB_PL_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                               |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_1_n_0                                                                                                                                                                                          |                1 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                                            | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                           |                1 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                                                 | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                              |                4 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                         | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                                                                                                            |                1 |              6 |
|  MB_PL_i/ether/U0/C                                                  |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ether/U0/BUS_RST_RX_SYNC_CORE_I/scndry_out                                                                                                                                                                                                                                                                       |                1 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                       | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                           |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                   | MB_PL_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                                                                                             |                1 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                                            | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                              |                2 |              6 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             | MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                                      | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                           |                4 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_f                                                                                                                                                       | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                                                                                                         |                2 |              6 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             | MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                | MB_PL_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                                       | MB_PL_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                                       | MB_PL_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                4 |              6 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             | MB_PL_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                       | MB_PL_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                4 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_c                                                                                                                                                       | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                                                            |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                                                     | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                                      |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                 | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                  |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_0[0]                                                                                                                                                                                         | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                4 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                           |                3 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                         | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                              |                3 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt                                                                                                                                                                                                                                                       | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                         | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0                                                                                                                                                  |                6 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                3 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                                                                | MB_PL_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                3 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                             | MB_PL_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                                       | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/refresh_timer.refresh_timer_r_reg[1][0]                                                                                                                                                                              |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                                                                            | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                            |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                                                                | MB_PL_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                3 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/cnt_read_reg[5][0]                                                                                                                                                              | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                            |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                          |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                | MB_PL_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                                       | MB_PL_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                3 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                                      |                2 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/sysrst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                          | MB_PL_i/sysrst/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/status_reg_reg[0][0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                                    |                1 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                                                |                2 |              6 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                2 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ints/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                   |                5 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                               |                4 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                              | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                     |                2 |              7 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                                                  |                2 |              7 |
|  MB_PL_i/clks/inst/clk_out3                                          |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                3 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                 | MB_PL_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                2 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                     |                3 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt[6]_i_2_n_0                                                                                                                                                                                                                                | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt0                                                                                                                                                                                                                                                         |                3 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                        | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                2 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                   | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                     |                3 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                3 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |                4 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1_n_0                                                                                                                                                                                                  |                2 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                              | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                4 |              7 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                                                                | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                           |                4 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                             |                4 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                3 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                     |                3 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                   | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                     |                3 |              7 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                3 |              7 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/int_addr_reg[3][0]                                                                                                                                                                  | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                            |                4 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                        |                3 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                                     | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                        |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[127][0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                   | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                                                 |                4 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                 | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                                     |                3 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                      | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                        |                2 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                                     | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                        |                4 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                                     | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                        |                3 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                        |                2 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                                        | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                        |                3 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                      | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                        |                3 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                  | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                              |                3 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/int_addr_reg[3][0]                                                                                                                                                                    | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                            |                4 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/axlen_cnt_reg[7][0]                                                                                                                                                                   | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                            |                5 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[3]_0[0]                                                                                                                                                            | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                            |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                                               | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                     |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                 | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                1 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                       | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                         |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[28]                                                                                                                                                                                           |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]  | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                       |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                 | MB_PL_i/HYGRO/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                      |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                  | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                        |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                 |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                       | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                              |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                         | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                              |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                              |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                        | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                                                                                                            |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                      | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                   |                4 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                       | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                                             | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                4 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]_0                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                                                  | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                4 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ints/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                               | MB_PL_i/ints/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                   |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                     | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                          | MB_PL_i/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                   |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                 | MB_PL_i/timer0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                     |                5 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     | MB_PL_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                   | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                      | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                |                2 |              8 |
| ~MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                     | MB_PL_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                7 |              8 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             | MB_PL_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  MB_PL_i/ether/U0/C                                                  | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]_0                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/enb                                                                                                                                  | MB_PL_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                2 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]  | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                       |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                        | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                         |                1 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                  | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                         |                1 |              8 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                  | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                                                                                                                                                   | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                3 |              8 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                                                                   | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                4 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                                                                                                | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                                                                                                                                             |                3 |              9 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                                                     |                2 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                                        | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                4 |              9 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                                                        | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                                                          |                2 |              9 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                5 |              9 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                                        | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                                                          |                2 |              9 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                             | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                          |                3 |              9 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                                                 |                2 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                 | MB_PL_i/timer0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                     |                4 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                                        | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                     |                3 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                 | MB_PL_i/HYGRO/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                      |                5 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                                       | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                5 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                      |                3 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[0]                                                                                                                                                                                               |                2 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                4 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                    | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |                2 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                6 |              9 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                4 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                     | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                |                3 |              9 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                               | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                              |                2 |             10 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                       | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                           |                4 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/I_AXI_NATIVE_IPIF/reg_data_out0                                                                                                                                                                                                                                                          | MB_PL_i/ether/U0/I_AXI_NATIVE_IPIF/reg_data_out_reg[6]_1                                                                                                                                                                                                                                                                 |                3 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                         | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                              |                2 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                                                       | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                4 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                4 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                       |                2 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                                                         | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                     |                4 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                        | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                3 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                       |                3 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                        | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                3 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                        | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                4 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                        | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                4 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                        | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                4 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                         | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                             |                2 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                        | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                3 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                        | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                3 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                        | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |                4 |             10 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             | MB_PL_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                4 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                   | MB_PL_i/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                                      |                2 |             10 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_reg_addr_reg[4][0]                                                                                                                                                                                                                                       | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |                3 |             11 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                5 |             11 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                     | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                               |                3 |             11 |
|  MB_PL_i/clks/inst/clk_out2                                          | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                                            | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                                                                                             |                2 |             11 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                3 |             11 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                                                                                                             | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |                3 |             11 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                                                                   | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                           |                4 |             11 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_2[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                5 |             11 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                    | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                             |                4 |             11 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                      | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                |                2 |             11 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             11 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/count_r_reg[0]                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                5 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/rx_addr_en                                                                                                                                                                                             | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr_reg[0]                                                                                                                                                                                                                                                    |                3 |             12 |
|  MB_PL_i/clks/inst/clk_out2                                          | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                                                | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                    |                2 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                            | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                5 |             12 |
|  MB_PL_i/ether/U0/C                                                  | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]_0                                                                                                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                          |                3 |             12 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               12 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                                                                               | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                                                                                                                             |                3 |             12 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                  | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                           |                5 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1_reg[3][0]    | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/count_r_reg[0]                                                                                                                                                                                            | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                6 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txNibbleCnt_pad_reg[11][0]                                                                                                                                                                                                                       | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |                3 |             12 |
|  MB_PL_i/sseg/U0/clk240hz                                            |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                                           | MB_PL_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                4 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                             | MB_PL_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                5 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                                           | MB_PL_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                5 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                             | MB_PL_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                4 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]_0                                                                                                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                          |                3 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/timer0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                     |                5 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                                           | MB_PL_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                4 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                             | MB_PL_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                5 |             12 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                                                                                                 |                3 |             12 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                 | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                                                                                                 |                3 |             12 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/tx_addr_en                                                                                                                                                                                                                                       | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txbuffer_addr_reg[0]                                                                                                                                                                                                                                            |                3 |             12 |
|  MB_PL_i/clks/inst/clk_out2                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                    |                3 |             13 |
|  MB_PL_i/ether/U0/phy_tx_clk_core                                    | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                     | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0]                                                                                  |                3 |             13 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                                               | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                        |                3 |             13 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                                                  | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                        |                4 |             13 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                 |                6 |             14 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                              |                5 |             14 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                     | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0]                                                                                  |                3 |             14 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                            |                5 |             14 |
|  MB_PL_i/clks/inst/clk_out2                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                                                           |                4 |             15 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                5 |             15 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |                7 |             15 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                            | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                4 |             16 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_wr_data_reg_reg[15][0]                                                                                                                                                                                                                                   | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |                3 |             16 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                                        |                4 |             16 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                |                7 |             16 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                                                         | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                6 |             16 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                5 |             16 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/I_AXI_NATIVE_IPIF/TX_PONG_REG_GEN.pong_pkt_lenth_reg[15][0]                                                                                                                                                                                                                              | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |                5 |             16 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             16 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                5 |             16 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                                                                   | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |                5 |             16 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                     | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                |                4 |             16 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                              | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                            |                8 |             17 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                   |                8 |             17 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ints/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                 | MB_PL_i/ints/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                   |                4 |             17 |
|  sys_clock_IBUF                                                      |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                6 |             18 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                       |                4 |             20 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                        | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                                   |                4 |             20 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axibus/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                |                8 |             20 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                       |                4 |             20 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                  |                5 |             20 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                                                               | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                                   |                4 |             20 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                5 |             20 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                           |               14 |             21 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                             | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                                   |                5 |             21 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                         | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |               10 |             21 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                           |                8 |             23 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                                                            |                5 |             23 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1_reg[3][0]                                                                                                                                                                                  | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                |                9 |             23 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                         | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                |                7 |             23 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |               10 |             24 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                         | MB_PL_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                9 |             24 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                              | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |               10 |             24 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                         |               12 |             24 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                             |                9 |             24 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                         | MB_PL_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                9 |             24 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                8 |             24 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                         | MB_PL_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                9 |             24 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/axlen_cnt_reg[7][0]                                                                                                                                                                   | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                            |                8 |             24 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                                                                                                           | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                5 |             25 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                                                               |               12 |             25 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                     |               13 |             26 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                7 |             26 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                |                6 |             26 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                7 |             26 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                           |               17 |             26 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                                   | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                8 |             26 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                                                      | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                6 |             26 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                               |                7 |             26 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                6 |             26 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                5 |             26 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                7 |             27 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                           |               17 |             27 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                8 |             29 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                                                                                                 |               11 |             29 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ints/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                                                                                       |                8 |             29 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                           |               16 |             29 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                                      |               12 |             30 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                8 |             30 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_6                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |               11 |             30 |
|  MB_PL_i/ether/U0/C                                                  |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                7 |             31 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                              |               12 |             31 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Use_XX_Accesses.xx_data_reg[31][0]                                                                                                                                                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |               11 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axibus/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                                                             | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                7 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axibus/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                            | MB_PL_i/axibus/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                |               13 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                         | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                                                       |                8 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                                                       | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                7 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                         | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |               12 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ints/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                          | MB_PL_i/ints/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                   |               10 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                                                   | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                7 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                 | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                                           |                8 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |               11 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                             | MB_PL_i/HYGRO/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                      |                6 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                            | MB_PL_i/HYGRO/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                      |                8 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                            | MB_PL_i/HYGRO/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                     |               32 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                                                                                                             | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |               10 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                                                                             | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                                                           |                7 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                                              | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                8 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                                                                          |               16 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                                   |               12 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                8 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                                                                     | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                                    |                5 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/timer0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                                             | MB_PL_i/timer0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                     |                5 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ints/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |               11 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/timer0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                                                                   | MB_PL_i/timer0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                     |               11 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                 | MB_PL_i/WIFI/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |               32 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/timer0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I_0                                                                                                                                                                                                                                 | MB_PL_i/timer0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                     |               10 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                | MB_PL_i/timer0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                     |               32 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/timer0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                           | MB_PL_i/timer0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                                     |                4 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I_0                                                                                                                                                                                                                  | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |               13 |             32 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                             | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                            |               11 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                                                    | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |               11 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                              | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                5 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                                                                     | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                                    |                8 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                                                                             | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/crc_local_reg[31][0]                                                                                                                                                                                                                                                    |               10 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                            | MB_PL_i/WIFI/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                5 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                                                                       |                                                                                                                                                                                                                                                                                                                          |                4 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                                                                                    | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |                8 |             32 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt_reg[7][0]                                                                                                                                                                 | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                            |               14 |             32 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axibus/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                6 |             33 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |               14 |             33 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |               16 |             33 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axibus/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             33 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                          |               10 |             33 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                7 |             34 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                              |               13 |             34 |
|  MB_PL_i/ether/U0/phy_tx_clk_core                                    |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |               10 |             35 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                9 |             35 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |               15 |             35 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AID_q_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |               10 |             36 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |               10 |             36 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                5 |             36 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                9 |             36 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                                                                                                            |               13 |             36 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                8 |             36 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |               11 |             36 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                6 |             37 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |               11 |             37 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |               10 |             37 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                8 |             37 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |               10 |             37 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |               11 |             38 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             38 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                9 |             38 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |               12 |             38 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                7 |             39 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                7 |             39 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |               13 |             39 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                8 |             39 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |               11 |             39 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |               12 |             40 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/gpio0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[12]                                                                                                                                                                                                            |                8 |             40 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                9 |             40 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |               13 |             40 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                              |               14 |             40 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |               11 |             40 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                           |               12 |             40 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                           |               21 |             40 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |               10 |             41 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |               13 |             41 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |               14 |             41 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |               12 |             41 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |               12 |             41 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                           |               13 |             41 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |               10 |             41 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[62]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                9 |             42 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[62]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |               11 |             42 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/HYGRO/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                 |               13 |             43 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |               13 |             43 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |               15 |             45 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                             | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |               13 |             46 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |               15 |             46 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             | MB_PL_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |               14 |             47 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                           |               15 |             47 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                             | MB_PL_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |               11 |             49 |
|  MB_PL_i/clks/inst/clk_out3                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                                                                                                                         |               24 |             59 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |               33 |             63 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/ints/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                8 |             64 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ALS/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                |               15 |             64 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |               18 |             64 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |               17 |             64 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |               15 |             64 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                8 |             64 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |               15 |             65 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |               19 |             65 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |               23 |             73 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |               17 |             73 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]                                                                                                                                                                                              | MB_PL_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |               14 |             74 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               11 |             75 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                              | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                             |               19 |             79 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |               10 |             80 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |               10 |             80 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/WIFI/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |               20 |             81 |
|  MB_PL_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31             |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |               29 |             82 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                               |                                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                                                            |               28 |             91 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                              |               33 |             93 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                 | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |               38 |             95 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |               12 |             96 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                                              |                                                                                                                                                                                                                                                                                                                          |               12 |             96 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                             | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                                                            |               23 |             96 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |               12 |             96 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                           |                                                                                                                                                                                                                                                                                                                          |               12 |             96 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                                                               |               40 |             98 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                                                            |               35 |             98 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |               13 |            104 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |               13 |            104 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |               13 |            104 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                                         |                                                                                                                                                                                                                                                                                                                          |               14 |            112 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                                                         |                                                                                                                                                                                                                                                                                                                          |               14 |            112 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                                                         |                                                                                                                                                                                                                                                                                                                          |               14 |            112 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[27]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |               16 |            128 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |               47 |            128 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |               33 |            128 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2[131]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |               22 |            129 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |               40 |            129 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/ether/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                                                        |               56 |            142 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[0]_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |               50 |            144 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |               39 |            144 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we                                           |                                                                                                                                                                                                                                                                                                                          |               22 |            176 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |               24 |            192 |
|  MB_PL_i/clks/inst/clk_out1                                          | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                 | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |               71 |            221 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           | MB_PL_i/MB_UC/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                            |              117 |            266 |
|  MB_PL_i/clks/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |              409 |           1343 |
|  MB_PL_i/mig_7/u_MB_PL_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |              638 |           2015 |
+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    46 |
| 2      |                     8 |
| 3      |                    11 |
| 4      |                   105 |
| 5      |                    56 |
| 6      |                    70 |
| 7      |                    21 |
| 8      |                    69 |
| 9      |                    25 |
| 10     |                    21 |
| 11     |                    11 |
| 12     |                    23 |
| 13     |                     4 |
| 14     |                     4 |
| 15     |                     3 |
| 16+    |                   220 |
+--------+-----------------------+


