<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v</a>
defines: 
time_elapsed: 1.231s
ram usage: 38612 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpdulurtp3/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:8</a>: No timescale set for &#34;cam&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:8</a>: Compile module &#34;work@cam&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:8</a>: Top level module &#34;work@cam&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpdulurtp3/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_cam
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpdulurtp3/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpdulurtp3/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_cam&#39;.
verilog-ast&gt; AST_MODULE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:8</a>.0-8.0&gt; [0x3b2a520] str=&#39;\work_cam&#39;
verilog-ast&gt;   AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:16</a>.0-16.0&gt; [0x3b40560] str=&#39;\ADDR_WIDTH&#39; basic_prep
verilog-ast&gt;     AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:16</a>.0-16.0&gt; [0x3b40680] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
verilog-ast&gt;   AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:17</a>.0-17.0&gt; [0x3b40860] str=&#39;\DEPTH&#39; basic_prep
verilog-ast&gt;     AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:17</a>.0-17.0&gt; [0x3b40980] bits=&#39;00000000000000000000000100000000&#39;(32) basic_prep range=[31:0] int=256
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:13</a>.0-13.0&gt; [0x3b42760] str=&#39;\cam_addr_out&#39; output reg basic_prep port=10 range=[7:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:26</a>.0-26.0&gt; [0x3b40c80] basic_prep range=[7:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b40e00] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b40f80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:12</a>.0-12.0&gt; [0x3b42640] str=&#39;\cam_hit_out&#39; output reg basic_prep port=9 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:28</a>.0-28.0&gt; [0x3b41220] str=&#39;\cam_addr_combo&#39; logic reg basic_prep range=[7:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:28</a>.0-28.0&gt; [0x3b41340] basic_prep range=[7:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b30d90] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3a350] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:29</a>.0-29.0&gt; [0x3b3a4b0] str=&#39;\cam_hit_combo&#39; logic reg basic_prep range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:30</a>.0-30.0&gt; [0x3b41b00] str=&#39;\found_match&#39; logic reg basic_prep range=[0:0]
verilog-ast&gt;   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:31</a>.0-31.0&gt; [0x3b42940 -&gt; 0x3b4bbe0] str=&#39;\i&#39; basic_prep
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:9</a>.0-9.0&gt; [0x3b422e0] str=&#39;\clk&#39; input basic_prep port=6 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:10</a>.0-10.0&gt; [0x3b42400] str=&#39;\cam_enable&#39; input basic_prep port=7 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:11</a>.0-11.0&gt; [0x3b42520] str=&#39;\cam_data_in&#39; input basic_prep port=8 range=[255:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:21</a>.0-21.0&gt; [0x3b41f80] basic_prep range=[255:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b420a0] bits=&#39;00000000000000000000000011111111&#39;(32) basic_prep range=[31:0] int=255
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b421c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:33</a>.0-33.0&gt; [0x3b2cb80]
verilog-ast&gt;     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:33</a>.0-33.0&gt; [0x3b2cec0 -&gt; 0x3b42520] str=&#39;\cam_data_in&#39; basic_prep
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b2ed60] reg basic_prep range=[0:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:33</a>.0-33.0&gt; [0x3b2cce0]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:33</a>.0-33.0&gt; [0x3b2d100]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:34</a>.0-34.0&gt; [0x3b2d3a0] basic_prep
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:34</a>.0-34.0&gt; [0x3b2d520 -&gt; 0x3b41220] str=&#39;\cam_addr_combo&#39; basic_prep
verilog-ast&gt;           AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:34</a>.0-34.0&gt; [0x3b2d740] bits=&#39;0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&#39;(256) basic_prep range=[255:0]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:35</a>.0-35.0&gt; [0x3b2de60] basic_prep
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:35</a>.0-35.0&gt; [0x3b2df80 -&gt; 0x3b41b00] str=&#39;\found_match&#39; basic_prep
verilog-ast&gt;           AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b2e160] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:36</a>.0-36.0&gt; [0x3b2e280] basic_prep
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:36</a>.0-36.0&gt; [0x3b2e3a0 -&gt; 0x3b3a4b0] str=&#39;\cam_hit_combo&#39; basic_prep
verilog-ast&gt;           AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b2e620] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
verilog-ast&gt;         AST_FOR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x3b2e740]
verilog-ast&gt;           AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b2e860]
verilog-ast&gt;             AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x3b2e9c0] basic_prep range=[0:0]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b2ec00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x3b2ee80]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x3b2efa0] str=&#39;\i&#39;
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x3b2f1c0] str=&#39;\DEPTH&#39;
verilog-ast&gt;           AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x3b2f380]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x3b2f4a0] str=&#39;\i&#39;
verilog-ast&gt;             AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x3b2f6c0]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x3b2f880] str=&#39;\i&#39;
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b2fac0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;           AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3d2e0]
verilog-ast&gt;             AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x3b2fc20]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x3b2fd40]
verilog-ast&gt;                 AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b2fec0]
verilog-ast&gt;                   AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x3b2ffe0]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x3b301c0] str=&#39;\cam_data_in&#39;
verilog-ast&gt;                       AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x3b2d280]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x3b303c0] str=&#39;\i&#39;
verilog-ast&gt;                     AST_LOGIC_NOT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x3b3a700]
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x3b3a880] str=&#39;\found_match&#39;
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3aaa0]
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3abc0] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3bd80]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x3b3ace0]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:39</a>.0-39.0&gt; [0x3b3ae00]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:39</a>.0-39.0&gt; [0x3b3b000] str=&#39;\found_match&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3b2a0] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:40</a>.0-40.0&gt; [0x3b3b3c0]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:40</a>.0-40.0&gt; [0x3b3b4e0] str=&#39;\cam_hit_combo&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3b780] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:41</a>.0-41.0&gt; [0x3b3b8a0]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:41</a>.0-41.0&gt; [0x3b3b9c0] str=&#39;\cam_addr_combo&#39;
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:41</a>.0-41.0&gt; [0x3b3bbc0] str=&#39;\i&#39;
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3bea0]
verilog-ast&gt;                     AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3bfc0]
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3d1c0]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:42</a>.0-42.0&gt; [0x3b3c0e0]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:43</a>.0-43.0&gt; [0x3b3c200]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:43</a>.0-43.0&gt; [0x3b3c3c0] str=&#39;\found_match&#39;
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:43</a>.0-43.0&gt; [0x3b3c5e0] str=&#39;\found_match&#39;
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:44</a>.0-44.0&gt; [0x3b3c7a0]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:44</a>.0-44.0&gt; [0x3b3c8e0] str=&#39;\cam_hit_combo&#39;
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:44</a>.0-44.0&gt; [0x3b3cb00] str=&#39;\cam_hit_combo&#39;
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:45</a>.0-45.0&gt; [0x3b3ccc0]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:45</a>.0-45.0&gt; [0x3b3cde0] str=&#39;\cam_addr_combo&#39;
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:45</a>.0-45.0&gt; [0x3b3d000] str=&#39;\cam_addr_combo&#39;
verilog-ast&gt;   AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:51</a>.0-51.0&gt; [0x3b3d400]
verilog-ast&gt;     AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:51</a>.0-51.0&gt; [0x3b3d6a0]
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:51</a>.0-51.0&gt; [0x3b3d820] str=&#39;\clk&#39;
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:51</a>.0-51.0&gt; [0x3b3d520]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:51</a>.0-51.0&gt; [0x3b3da00]
verilog-ast&gt;         AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:52</a>.0-52.0&gt; [0x3b3db20]
verilog-ast&gt;           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3dca0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:52</a>.0-52.0&gt; [0x3b3ddc0] str=&#39;\cam_enable&#39;
verilog-ast&gt;             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3dfa0]
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3e0c0] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3ee80]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:52</a>.0-52.0&gt; [0x3b3e1e0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-53" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:53</a>.0-53.0&gt; [0x3b3e380]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-53" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:53</a>.0-53.0&gt; [0x3b3e580] str=&#39;\cam_hit_out&#39;
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-53" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:53</a>.0-53.0&gt; [0x3b3e7a0] str=&#39;\cam_hit_combo&#39;
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:54</a>.0-54.0&gt; [0x3b3e960]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:54</a>.0-54.0&gt; [0x3b3eaa0] str=&#39;\cam_addr_out&#39;
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:54</a>.0-54.0&gt; [0x3b3ecc0] str=&#39;\cam_addr_combo&#39;
verilog-ast&gt;             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3efa0]
verilog-ast&gt;               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3f0c0]
verilog-ast&gt;               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b40320]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:55</a>.0-55.0&gt; [0x3b3f1e0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:56</a>.0-56.0&gt; [0x3b3f300]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:56</a>.0-56.0&gt; [0x3b3f4e0] str=&#39;\cam_hit_out&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3f780] bits=&#39;00000000000000000000000000000000&#39;(32) signed range=[31:0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:57</a>.0-57.0&gt; [0x3b3f8a0]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:57</a>.0-57.0&gt; [0x3b3f9c0] str=&#39;\cam_addr_out&#39;
verilog-ast&gt;                     AST_REPLICATE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:57</a>.0-57.0&gt; [0x3b3fbe0]
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:57</a>.0-57.0&gt; [0x3b3fda0] str=&#39;\ADDR_WIDTH&#39;
verilog-ast&gt;                       AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b3ffc0]
verilog-ast&gt;                         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3b40200] bits=&#39;00000000000000000000000000000000&#39;(32) signed range=[31:0]
verilog-ast&gt;   AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:0</a>.0-0.0&gt; [0x3b4bbe0] str=&#39;\i&#39;
<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>