/*
 * Generated by Bluespec Compiler, version 2012.01.A (build 26572, 2012-01-17)
 * 
 * On Wed Jun  3 12:55:27 KST 2015
 * 
 */

/* Generation options: */
#ifndef __mkMemory_h__
#define __mkMemory_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"

namespace bluesim
{
  
  /* Class declaration for the mkMemory module */
  class MOD_mkMemory : public Module {
   
   /* Clock handles */
   private:
    tClock __clk_handle_0;
   
   /* Clock gate handles */
   public:
    tUInt8 *clk_gate[0];
   
   /* Instantiation parameters */
   public:
   
   /* Module state */
   public:
    MOD_Reg<tUInt8> INST_dMemCnt;
    MOD_Reg<tUWide> INST_dMemReqQ_data;
    MOD_Reg<tUWide> INST_dMemReqQ_data_1;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy;
    MOD_Reg<tUInt8> INST_dMemReqQ_deqEn_dummy2;
    MOD_Reg<tUInt8> INST_dMemReqQ_deqEn_dummy2_1;
    MOD_Reg<tUInt8> INST_dMemReqQ_deqEn_dummy2_2;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_1;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_2;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_3;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_4;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_5;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_6;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_7;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_8;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_lat;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_lat_1;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_lat_2;
    MOD_Reg<tUInt8> INST_dMemReqQ_deqEn_rl;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy;
    MOD_Reg<tUInt8> INST_dMemReqQ_deqP_dummy2;
    MOD_Reg<tUInt8> INST_dMemReqQ_deqP_dummy2_1;
    MOD_Reg<tUInt8> INST_dMemReqQ_deqP_dummy2_2;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_1;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_2;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_3;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_4;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_5;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_6;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_7;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_8;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_lat;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_lat_1;
    MOD_Wire<tUInt8> INST_dMemReqQ_deqP_lat_2;
    MOD_Reg<tUInt8> INST_dMemReqQ_deqP_rl;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy;
    MOD_Reg<tUInt8> INST_dMemReqQ_enqEn_dummy2;
    MOD_Reg<tUInt8> INST_dMemReqQ_enqEn_dummy2_1;
    MOD_Reg<tUInt8> INST_dMemReqQ_enqEn_dummy2_2;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_1;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_2;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_3;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_4;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_5;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_6;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_7;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_8;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_lat;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_lat_1;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_lat_2;
    MOD_Reg<tUInt8> INST_dMemReqQ_enqEn_rl;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy;
    MOD_Reg<tUInt8> INST_dMemReqQ_enqP_dummy2;
    MOD_Reg<tUInt8> INST_dMemReqQ_enqP_dummy2_1;
    MOD_Reg<tUInt8> INST_dMemReqQ_enqP_dummy2_2;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_1;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_2;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_3;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_4;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_5;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_6;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_7;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_8;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_lat;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_lat_1;
    MOD_Wire<tUInt8> INST_dMemReqQ_enqP_lat_2;
    MOD_Reg<tUInt8> INST_dMemReqQ_enqP_rl;
    MOD_Wire<tUWide> INST_dMemReqQ_tempData_dummy;
    MOD_Reg<tUInt8> INST_dMemReqQ_tempData_dummy2;
    MOD_Reg<tUInt8> INST_dMemReqQ_tempData_dummy2_1;
    MOD_Wire<tUWide> INST_dMemReqQ_tempData_dummy_1;
    MOD_Wire<tUWide> INST_dMemReqQ_tempData_dummy_2;
    MOD_Wire<tUWide> INST_dMemReqQ_tempData_dummy_3;
    MOD_Wire<tUWide> INST_dMemReqQ_tempData_lat;
    MOD_Wire<tUWide> INST_dMemReqQ_tempData_lat_1;
    MOD_Reg<tUWide> INST_dMemReqQ_tempData_rl;
    MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_dummy;
    MOD_Reg<tUInt8> INST_dMemReqQ_tempEnqP_dummy2;
    MOD_Reg<tUInt8> INST_dMemReqQ_tempEnqP_dummy2_1;
    MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_dummy_1;
    MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_dummy_2;
    MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_dummy_3;
    MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_lat;
    MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_lat_1;
    MOD_Reg<tUInt8> INST_dMemReqQ_tempEnqP_rl;
    MOD_Reg<tUWide> INST_dMemRespQ_data;
    MOD_Reg<tUWide> INST_dMemRespQ_data_1;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy;
    MOD_Reg<tUInt8> INST_dMemRespQ_deqEn_dummy2;
    MOD_Reg<tUInt8> INST_dMemRespQ_deqEn_dummy2_1;
    MOD_Reg<tUInt8> INST_dMemRespQ_deqEn_dummy2_2;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_1;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_2;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_3;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_4;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_5;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_6;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_7;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_8;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_lat;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_lat_1;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_lat_2;
    MOD_Reg<tUInt8> INST_dMemRespQ_deqEn_rl;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy;
    MOD_Reg<tUInt8> INST_dMemRespQ_deqP_dummy2;
    MOD_Reg<tUInt8> INST_dMemRespQ_deqP_dummy2_1;
    MOD_Reg<tUInt8> INST_dMemRespQ_deqP_dummy2_2;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_1;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_2;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_3;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_4;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_5;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_6;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_7;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_8;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_lat;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_lat_1;
    MOD_Wire<tUInt8> INST_dMemRespQ_deqP_lat_2;
    MOD_Reg<tUInt8> INST_dMemRespQ_deqP_rl;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy;
    MOD_Reg<tUInt8> INST_dMemRespQ_enqEn_dummy2;
    MOD_Reg<tUInt8> INST_dMemRespQ_enqEn_dummy2_1;
    MOD_Reg<tUInt8> INST_dMemRespQ_enqEn_dummy2_2;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_1;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_2;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_3;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_4;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_5;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_6;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_7;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_8;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_lat;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_lat_1;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_lat_2;
    MOD_Reg<tUInt8> INST_dMemRespQ_enqEn_rl;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy;
    MOD_Reg<tUInt8> INST_dMemRespQ_enqP_dummy2;
    MOD_Reg<tUInt8> INST_dMemRespQ_enqP_dummy2_1;
    MOD_Reg<tUInt8> INST_dMemRespQ_enqP_dummy2_2;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_1;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_2;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_3;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_4;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_5;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_6;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_7;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_8;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_lat;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_lat_1;
    MOD_Wire<tUInt8> INST_dMemRespQ_enqP_lat_2;
    MOD_Reg<tUInt8> INST_dMemRespQ_enqP_rl;
    MOD_Wire<tUWide> INST_dMemRespQ_tempData_dummy;
    MOD_Reg<tUInt8> INST_dMemRespQ_tempData_dummy2;
    MOD_Reg<tUInt8> INST_dMemRespQ_tempData_dummy2_1;
    MOD_Wire<tUWide> INST_dMemRespQ_tempData_dummy_1;
    MOD_Wire<tUWide> INST_dMemRespQ_tempData_dummy_2;
    MOD_Wire<tUWide> INST_dMemRespQ_tempData_dummy_3;
    MOD_Wire<tUWide> INST_dMemRespQ_tempData_lat;
    MOD_Wire<tUWide> INST_dMemRespQ_tempData_lat_1;
    MOD_Reg<tUWide> INST_dMemRespQ_tempData_rl;
    MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_dummy;
    MOD_Reg<tUInt8> INST_dMemRespQ_tempEnqP_dummy2;
    MOD_Reg<tUInt8> INST_dMemRespQ_tempEnqP_dummy2_1;
    MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_dummy_1;
    MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_dummy_2;
    MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_dummy_3;
    MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_lat;
    MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_lat_1;
    MOD_Reg<tUInt8> INST_dMemRespQ_tempEnqP_rl;
    MOD_Reg<tUInt8> INST_dMemStatus;
    MOD_Reg<tUWide> INST_dMemTempData;
    MOD_Reg<tUInt8> INST_iMemCnt;
    MOD_Reg<tUWide> INST_iMemReqQ_data;
    MOD_Reg<tUWide> INST_iMemReqQ_data_1;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy;
    MOD_Reg<tUInt8> INST_iMemReqQ_deqEn_dummy2;
    MOD_Reg<tUInt8> INST_iMemReqQ_deqEn_dummy2_1;
    MOD_Reg<tUInt8> INST_iMemReqQ_deqEn_dummy2_2;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_1;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_2;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_3;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_4;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_5;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_6;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_7;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_8;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_lat;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_lat_1;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_lat_2;
    MOD_Reg<tUInt8> INST_iMemReqQ_deqEn_rl;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy;
    MOD_Reg<tUInt8> INST_iMemReqQ_deqP_dummy2;
    MOD_Reg<tUInt8> INST_iMemReqQ_deqP_dummy2_1;
    MOD_Reg<tUInt8> INST_iMemReqQ_deqP_dummy2_2;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_1;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_2;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_3;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_4;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_5;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_6;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_7;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_8;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_lat;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_lat_1;
    MOD_Wire<tUInt8> INST_iMemReqQ_deqP_lat_2;
    MOD_Reg<tUInt8> INST_iMemReqQ_deqP_rl;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy;
    MOD_Reg<tUInt8> INST_iMemReqQ_enqEn_dummy2;
    MOD_Reg<tUInt8> INST_iMemReqQ_enqEn_dummy2_1;
    MOD_Reg<tUInt8> INST_iMemReqQ_enqEn_dummy2_2;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_1;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_2;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_3;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_4;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_5;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_6;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_7;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_8;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_lat;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_lat_1;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_lat_2;
    MOD_Reg<tUInt8> INST_iMemReqQ_enqEn_rl;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy;
    MOD_Reg<tUInt8> INST_iMemReqQ_enqP_dummy2;
    MOD_Reg<tUInt8> INST_iMemReqQ_enqP_dummy2_1;
    MOD_Reg<tUInt8> INST_iMemReqQ_enqP_dummy2_2;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_1;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_2;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_3;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_4;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_5;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_6;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_7;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_8;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_lat;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_lat_1;
    MOD_Wire<tUInt8> INST_iMemReqQ_enqP_lat_2;
    MOD_Reg<tUInt8> INST_iMemReqQ_enqP_rl;
    MOD_Wire<tUWide> INST_iMemReqQ_tempData_dummy;
    MOD_Reg<tUInt8> INST_iMemReqQ_tempData_dummy2;
    MOD_Reg<tUInt8> INST_iMemReqQ_tempData_dummy2_1;
    MOD_Wire<tUWide> INST_iMemReqQ_tempData_dummy_1;
    MOD_Wire<tUWide> INST_iMemReqQ_tempData_dummy_2;
    MOD_Wire<tUWide> INST_iMemReqQ_tempData_dummy_3;
    MOD_Wire<tUWide> INST_iMemReqQ_tempData_lat;
    MOD_Wire<tUWide> INST_iMemReqQ_tempData_lat_1;
    MOD_Reg<tUWide> INST_iMemReqQ_tempData_rl;
    MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_dummy;
    MOD_Reg<tUInt8> INST_iMemReqQ_tempEnqP_dummy2;
    MOD_Reg<tUInt8> INST_iMemReqQ_tempEnqP_dummy2_1;
    MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_dummy_1;
    MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_dummy_2;
    MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_dummy_3;
    MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_lat;
    MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_lat_1;
    MOD_Reg<tUInt8> INST_iMemReqQ_tempEnqP_rl;
    MOD_Reg<tUWide> INST_iMemRespQ_data;
    MOD_Reg<tUWide> INST_iMemRespQ_data_1;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy;
    MOD_Reg<tUInt8> INST_iMemRespQ_deqEn_dummy2;
    MOD_Reg<tUInt8> INST_iMemRespQ_deqEn_dummy2_1;
    MOD_Reg<tUInt8> INST_iMemRespQ_deqEn_dummy2_2;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_1;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_2;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_3;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_4;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_5;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_6;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_7;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_8;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_lat;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_lat_1;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_lat_2;
    MOD_Reg<tUInt8> INST_iMemRespQ_deqEn_rl;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy;
    MOD_Reg<tUInt8> INST_iMemRespQ_deqP_dummy2;
    MOD_Reg<tUInt8> INST_iMemRespQ_deqP_dummy2_1;
    MOD_Reg<tUInt8> INST_iMemRespQ_deqP_dummy2_2;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_1;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_2;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_3;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_4;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_5;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_6;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_7;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_8;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_lat;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_lat_1;
    MOD_Wire<tUInt8> INST_iMemRespQ_deqP_lat_2;
    MOD_Reg<tUInt8> INST_iMemRespQ_deqP_rl;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy;
    MOD_Reg<tUInt8> INST_iMemRespQ_enqEn_dummy2;
    MOD_Reg<tUInt8> INST_iMemRespQ_enqEn_dummy2_1;
    MOD_Reg<tUInt8> INST_iMemRespQ_enqEn_dummy2_2;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_1;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_2;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_3;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_4;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_5;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_6;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_7;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_8;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_lat;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_lat_1;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_lat_2;
    MOD_Reg<tUInt8> INST_iMemRespQ_enqEn_rl;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy;
    MOD_Reg<tUInt8> INST_iMemRespQ_enqP_dummy2;
    MOD_Reg<tUInt8> INST_iMemRespQ_enqP_dummy2_1;
    MOD_Reg<tUInt8> INST_iMemRespQ_enqP_dummy2_2;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_1;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_2;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_3;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_4;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_5;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_6;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_7;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_8;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_lat;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_lat_1;
    MOD_Wire<tUInt8> INST_iMemRespQ_enqP_lat_2;
    MOD_Reg<tUInt8> INST_iMemRespQ_enqP_rl;
    MOD_Wire<tUWide> INST_iMemRespQ_tempData_dummy;
    MOD_Reg<tUInt8> INST_iMemRespQ_tempData_dummy2;
    MOD_Reg<tUInt8> INST_iMemRespQ_tempData_dummy2_1;
    MOD_Wire<tUWide> INST_iMemRespQ_tempData_dummy_1;
    MOD_Wire<tUWide> INST_iMemRespQ_tempData_dummy_2;
    MOD_Wire<tUWide> INST_iMemRespQ_tempData_dummy_3;
    MOD_Wire<tUWide> INST_iMemRespQ_tempData_lat;
    MOD_Wire<tUWide> INST_iMemRespQ_tempData_lat_1;
    MOD_Reg<tUWide> INST_iMemRespQ_tempData_rl;
    MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_dummy;
    MOD_Reg<tUInt8> INST_iMemRespQ_tempEnqP_dummy2;
    MOD_Reg<tUInt8> INST_iMemRespQ_tempEnqP_dummy2_1;
    MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_dummy_1;
    MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_dummy_2;
    MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_dummy_3;
    MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_lat;
    MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_lat_1;
    MOD_Reg<tUInt8> INST_iMemRespQ_tempEnqP_rl;
    MOD_Reg<tUInt8> INST_iMemStatus;
    MOD_Reg<tUWide> INST_iMemTempData;
    MOD_RegFile<tUInt32,tUInt32> INST_mem;
    MOD_Reg<tUInt32> INST_penaltyCnt;
   
   /* Constructor */
   public:
    MOD_mkMemory(char const *name, Module *parent);
   
   /* Symbol init methods */
   private:
    void init_symbols_0();
   
   /* Reset signal definitions */
   private:
    tUInt8 PORT_RST_N;
   
   /* Port definitions */
   public:
    tUWide PORT_iReq_r;
    tUWide PORT_dReq_r;
    tUWide PORT_iResp;
    tUWide PORT_dResp;
   
   /* Publicly accessible definitions */
   public:
    tUInt8 DEF_dMemRespQ_deqEn_rl__h51957;
    tUInt8 DEF_iMemRespQ_deqEn_rl__h21852;
    tUInt8 DEF_iMemCnt_97_EQ_IF_IF_iMemReqQ_deqP_dummy2_98_AN_ETC___d995;
    tUInt8 DEF_x__h67250;
    tUInt8 DEF_dMemCnt_91_EQ_IF_IF_dMemReqQ_deqP_dummy2_92_AN_ETC___d992;
    tUInt8 DEF_IF_IF_dMemReqQ_deqP_dummy2_92_AND_dMemReqQ_deq_ETC___d987;
    tUInt8 DEF_x__h64595;
    tUInt8 DEF_penaltyCnt_05_EQ_100___d993;
    tUInt8 DEF_NOT_dMemCnt_91_EQ_IF_IF_dMemReqQ_deqP_dummy2_9_ETC___d604;
    tUInt32 DEF__read__h60574;
    tUInt8 DEF_dMemRespQ_deqEn_dummy2_2__h57847;
    tUInt8 DEF_dMemRespQ_enqEn_dummy2_2__h56344;
    tUInt8 DEF_dMemReqQ_deqEn_dummy2_2__h42822;
    tUInt8 DEF_dMemReqQ_enqEn_dummy2_2__h41319;
    tUInt8 DEF_iMemRespQ_deqEn_dummy2_2__h27748;
    tUInt8 DEF_iMemRespQ_enqEn_dummy2_2__h26245;
    tUInt8 DEF_iMemReqQ_deqEn_dummy2_2__h12717;
    tUInt8 DEF_iMemReqQ_enqEn_dummy2_2__h11214;
    tUWide DEF_dMemReqQ_data_1___d881;
    tUWide DEF_dMemReqQ_data___d880;
    tUWide DEF_iMemReqQ_data_1___d876;
    tUWide DEF_iMemReqQ_data___d875;
    tUInt8 DEF_upd__h60932;
    tUInt8 DEF_upd__h64736;
    tUInt8 DEF_dMemStatus__h60805;
    tUInt8 DEF_iMemStatus__h64611;
    tUInt8 DEF_dMemRespQ_enqEn_rl__h50356;
    tUInt8 DEF_dMemReqQ_deqEn_rl__h36846;
    tUInt8 DEF_dMemReqQ_enqEn_rl__h35245;
    tUInt8 DEF_dMemReqQ_deqP_dummy2_2__h41903;
    tUInt8 DEF_dMemReqQ_deqP_dummy2_1__h60987;
    tUInt8 DEF_dMemReqQ_deqP_dummy2__h60975;
    tUInt8 DEF_iMemRespQ_enqEn_rl__h20251;
    tUInt8 DEF_iMemReqQ_deqEn_rl__h6741;
    tUInt8 DEF_iMemReqQ_enqEn_rl__h5140;
    tUInt8 DEF_iMemReqQ_deqP_dummy2_2__h11798;
    tUInt8 DEF_iMemReqQ_deqP_dummy2_1__h64791;
    tUInt8 DEF_iMemReqQ_deqP_dummy2__h64779;
    tUInt8 DEF__read_burstLength__h64876;
    tUInt8 DEF__read_burstLength__h64884;
    tUInt8 DEF__read_burstLength__h61072;
    tUInt8 DEF__read_burstLength__h61080;
    tUInt8 DEF_dMemReqQ_data_00_BIT_165___d930;
    tUInt8 DEF_dMemReqQ_data_1_98_BIT_165___d931;
    tUInt8 DEF_IF_iMemReqQ_deqP_dummy2_98_AND_iMemReqQ_deqP_d_ETC___d957;
    tUInt8 DEF_IF_iMemReqQ_deqP_dummy2_98_AND_iMemReqQ_deqP_d_ETC___d849;
    tUInt8 DEF_IF_dMemReqQ_deqP_dummy2_92_AND_dMemReqQ_deqP_d_ETC___d956;
    tUInt8 DEF_IF_dMemReqQ_deqP_dummy2_92_AND_dMemReqQ_deqP_d_ETC___d848;
    tUInt8 DEF_y__h64619;
    tUInt8 DEF_y__h60815;
    tUInt8 DEF_NOT_iMemCnt_97_EQ_IF_IF_iMemReqQ_deqP_dummy2_9_ETC___d710;
   
   /* Local definitions */
   private:
    tUInt8 DEF_IF_dMemRespQ_tempEnqP_lat_whas__95_THEN_dMemRe_ETC___d982;
    tUInt8 DEF_IF_dMemRespQ_tempEnqP_lat_whas__95_THEN_NOT_dM_ETC___d965;
    tUInt8 DEF_dMemRespQ_deqEn_lat_1_whas____d924;
    tUInt8 DEF_dMemRespQ_enqEn_lat_1_whas____d922;
    tUInt8 DEF_IF_dMemReqQ_tempEnqP_lat_whas__44_THEN_dMemReq_ETC___d977;
    tUInt8 DEF_IF_dMemReqQ_tempEnqP_lat_whas__44_THEN_NOT_dMe_ETC___d963;
    tUInt8 DEF_dMemReqQ_deqEn_lat_1_whas____d916;
    tUInt8 DEF_dMemReqQ_enqEn_lat_1_whas____d914;
    tUInt8 DEF_IF_iMemRespQ_tempEnqP_lat_whas__03_THEN_iMemRe_ETC___d972;
    tUInt8 DEF_IF_iMemRespQ_tempEnqP_lat_whas__03_THEN_NOT_iM_ETC___d961;
    tUInt8 DEF_iMemRespQ_deqEn_lat_1_whas____d908;
    tUInt8 DEF_iMemRespQ_enqEn_lat_1_whas____d906;
    tUInt8 DEF_IF_iMemReqQ_tempEnqP_lat_whas__1_THEN_iMemReqQ_ETC___d967;
    tUInt8 DEF_IF_iMemReqQ_tempEnqP_lat_whas__1_THEN_NOT_iMem_ETC___d958;
    tUInt8 DEF_iMemReqQ_deqEn_lat_1_whas____d900;
    tUInt8 DEF_iMemReqQ_enqEn_lat_1_whas____d823;
    tUWide DEF_dMemReqQ_tempData_rl___d882;
    tUWide DEF_dMemReqQ_tempData_lat_1_wget____d893;
    tUWide DEF_dMemReqQ_tempData_lat_wget____d892;
    tUWide DEF_iMemReqQ_tempData_rl___d877;
    tUWide DEF_iMemReqQ_tempData_lat_1_wget____d886;
    tUWide DEF_iMemReqQ_tempData_lat_wget____d885;
    tUWide DEF_dMemRespQ_tempData_rl__h54398;
    tUWide DEF_dMemRespQ_tempData_lat_1_wget____d486;
    tUWide DEF_dMemRespQ_tempData_lat_wget____d896;
    tUWide DEF_dMemRespQ_data_1__h73842;
    tUWide DEF_dMemRespQ_data__h73805;
    tUWide DEF_iMemRespQ_tempData_rl__h24299;
    tUWide DEF_iMemRespQ_tempData_lat_1_wget____d194;
    tUWide DEF_iMemRespQ_tempData_lat_wget____d889;
    tUWide DEF_iMemRespQ_data_1__h70560;
    tUWide DEF_iMemRespQ_data__h70523;
    tUWide DEF_dMemTempData__h63028;
    tUWide DEF_iMemTempData__h65788;
    tUInt8 DEF_dMemRespQ_tempEnqP_rl___d884;
    tUInt8 DEF_dMemRespQ_tempEnqP_lat_wget____d897;
    tUInt8 DEF_dMemReqQ_tempEnqP_rl___d883;
    tUInt8 DEF_dMemReqQ_tempEnqP_lat_wget____d894;
    tUInt8 DEF_iMemRespQ_tempEnqP_rl___d879;
    tUInt8 DEF_iMemRespQ_tempEnqP_lat_wget____d890;
    tUInt8 DEF_iMemReqQ_tempEnqP_rl___d878;
    tUInt8 DEF_iMemReqQ_tempEnqP_lat_wget____d887;
    tUInt8 DEF_upd__h72536;
    tUInt8 DEF_upd__h56967;
    tUInt8 DEF_upd__h57000;
    tUInt8 DEF_upd__h64154;
    tUInt8 DEF_upd__h56687;
    tUInt8 DEF_upd__h56720;
    tUInt8 DEF_upd__h41942;
    tUInt8 DEF_upd__h41975;
    tUInt8 DEF_upd__h71658;
    tUInt8 DEF_upd__h41662;
    tUInt8 DEF_upd__h41695;
    tUInt8 DEF_upd__h69254;
    tUInt8 DEF_upd__h26868;
    tUInt8 DEF_upd__h26901;
    tUInt8 DEF_upd__h66826;
    tUInt8 DEF_upd__h26588;
    tUInt8 DEF_upd__h26621;
    tUInt8 DEF_upd__h11837;
    tUInt8 DEF_upd__h11870;
    tUInt8 DEF_upd__h68376;
    tUInt8 DEF_upd__h11557;
    tUInt8 DEF_upd__h11590;
    tUInt8 DEF_dMemRespQ_tempEnqP_lat_whas____d927;
    tUInt8 DEF_dMemRespQ_tempData_lat_whas____d952;
    tUInt8 DEF_dMemRespQ_deqEn_lat_1_wget____d871;
    tUInt8 DEF_dMemRespQ_deqEn_lat_whas____d925;
    tUInt8 DEF_dMemRespQ_deqEn_lat_wget____d870;
    tUInt8 DEF_dMemRespQ_enqEn_lat_1_wget____d869;
    tUInt8 DEF_dMemRespQ_enqEn_lat_whas____d923;
    tUInt8 DEF_dMemRespQ_enqEn_lat_wget____d868;
    tUInt8 DEF_dMemRespQ_deqP_dummy2_2__h56928;
    tUInt8 DEF_dMemRespQ_enqP_dummy2_2__h56648;
    tUInt8 DEF_dMemReqQ_tempEnqP_lat_whas____d919;
    tUInt8 DEF_dMemReqQ_tempData_lat_whas____d946;
    tUInt8 DEF_dMemReqQ_deqEn_lat_1_wget____d866;
    tUInt8 DEF_dMemReqQ_deqEn_lat_whas____d917;
    tUInt8 DEF_dMemReqQ_deqEn_lat_wget____d865;
    tUInt8 DEF_dMemReqQ_enqEn_lat_1_wget____d864;
    tUInt8 DEF_dMemReqQ_enqEn_lat_whas____d915;
    tUInt8 DEF_dMemReqQ_enqEn_lat_wget____d863;
    tUInt8 DEF_dMemReqQ_enqP_dummy2_2__h41623;
    tUInt8 DEF_iMemRespQ_tempEnqP_lat_whas____d911;
    tUInt8 DEF_iMemRespQ_tempData_lat_whas____d942;
    tUInt8 DEF_iMemRespQ_deqEn_lat_1_wget____d861;
    tUInt8 DEF_iMemRespQ_deqEn_lat_whas____d909;
    tUInt8 DEF_iMemRespQ_deqEn_lat_wget____d860;
    tUInt8 DEF_iMemRespQ_enqEn_lat_1_wget____d859;
    tUInt8 DEF_iMemRespQ_enqEn_lat_whas____d907;
    tUInt8 DEF_iMemRespQ_enqEn_lat_wget____d858;
    tUInt8 DEF_iMemRespQ_deqP_dummy2_2__h26829;
    tUInt8 DEF_iMemRespQ_enqP_dummy2_2__h26549;
    tUInt8 DEF_iMemReqQ_tempEnqP_lat_whas____d903;
    tUInt8 DEF_iMemReqQ_tempData_lat_whas____d936;
    tUInt8 DEF_iMemReqQ_deqEn_lat_1_wget____d856;
    tUInt8 DEF_iMemReqQ_deqEn_lat_whas____d901;
    tUInt8 DEF_iMemReqQ_deqEn_lat_wget____d855;
    tUInt8 DEF_iMemReqQ_enqEn_lat_1_wget____d854;
    tUInt8 DEF_iMemReqQ_enqEn_lat_whas____d899;
    tUInt8 DEF_iMemReqQ_enqEn_lat_wget____d853;
    tUInt8 DEF_iMemReqQ_enqP_dummy2_2__h11518;
    tUInt8 DEF_dMemRespQ_tempEnqP_lat_wget__96_BITS_2_TO_0___d867;
    tUInt8 DEF_dMemReqQ_tempEnqP_lat_wget__45_BITS_2_TO_0___d862;
    tUInt8 DEF_iMemRespQ_tempEnqP_lat_wget__04_BITS_2_TO_0___d857;
    tUInt8 DEF_iMemReqQ_tempEnqP_lat_wget__2_BITS_2_TO_0___d852;
    tUInt8 DEF_dMemRespQ_tempEnqP_rl_98_BIT_3___d929;
    tUInt8 DEF_dMemRespQ_tempEnqP_lat_wget__96_BIT_3___d928;
    tUInt8 DEF_dMemReqQ_tempEnqP_rl_47_BIT_3___d921;
    tUInt8 DEF_dMemReqQ_tempEnqP_lat_wget__45_BIT_3___d920;
    tUInt8 DEF_iMemRespQ_tempEnqP_rl_06_BIT_3___d913;
    tUInt8 DEF_iMemRespQ_tempEnqP_lat_wget__04_BIT_3___d912;
    tUInt8 DEF_iMemReqQ_tempEnqP_rl_4_BIT_3___d905;
    tUInt8 DEF_iMemReqQ_tempEnqP_lat_wget__2_BIT_3___d904;
    tUWide DEF_IF_dMemReqQ_tempData_dummy2_1_12_THEN_IF_dMemR_ETC___d874;
    tUWide DEF_IF_dMemReqQ_tempData_lat_whas__36_THEN_dMemReq_ETC___d962;
    tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d436;
    tUWide DEF_IF_dMemReqQ_tempData_lat_1_whas__34_THEN_dMemR_ETC___d340;
    tUWide DEF_IF_iMemReqQ_tempData_dummy2_1_19_THEN_IF_iMemR_ETC___d873;
    tUWide DEF_IF_iMemReqQ_tempData_lat_whas__3_THEN_iMemReqQ_ETC___d959;
    tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d143;
    tUWide DEF_IF_iMemReqQ_tempData_lat_1_whas__1_THEN_iMemRe_ETC___d47;
    tUWide DEF_IF_dMemRespQ_tempData_dummy2_1_63_THEN_IF_dMem_ETC___d851;
    tUWide DEF_IF_dMemRespQ_tempData_lat_whas__87_THEN_dMemRe_ETC___d964;
    tUWide DEF_DONTCARE_CONCAT_DONTCARE_70_CONCAT_DONTCARE_CO_ETC___d577;
    tUWide DEF_IF_dMemRespQ_tempData_lat_1_whas__85_THEN_dMem_ETC___d491;
    tUWide DEF_IF_iMemRespQ_tempData_dummy2_1_71_THEN_IF_iMem_ETC___d850;
    tUWide DEF_IF_iMemRespQ_tempData_lat_whas__95_THEN_iMemRe_ETC___d960;
    tUWide DEF_DONTCARE_CONCAT_DONTCARE_78_CONCAT_DONTCARE_CO_ETC___d285;
    tUWide DEF_IF_iMemRespQ_tempData_lat_1_whas__93_THEN_iMem_ETC___d199;
    tUInt8 DEF_IF_dMemRespQ_tempEnqP_lat_whas__95_THEN_dMemRe_ETC___d847;
    tUInt8 DEF_IF_dMemRespQ_deqP_lat_1_whas__57_THEN_dMemResp_ETC___d845;
    tUInt8 DEF_IF_dMemRespQ_enqP_lat_1_whas__47_THEN_dMemResp_ETC___d843;
    tUInt8 DEF_IF_dMemReqQ_tempEnqP_lat_whas__44_THEN_dMemReq_ETC___d842;
    tUInt8 DEF_IF_dMemReqQ_deqP_lat_1_whas__06_THEN_dMemReqQ__ETC___d838;
    tUInt8 DEF_IF_dMemReqQ_enqP_lat_1_whas__96_THEN_dMemReqQ__ETC___d836;
    tUInt8 DEF_IF_iMemRespQ_tempEnqP_lat_whas__03_THEN_iMemRe_ETC___d835;
    tUInt8 DEF_IF_iMemRespQ_deqP_lat_1_whas__65_THEN_iMemResp_ETC___d833;
    tUInt8 DEF_IF_iMemRespQ_enqP_lat_1_whas__55_THEN_iMemResp_ETC___d831;
    tUInt8 DEF_IF_iMemReqQ_tempEnqP_lat_whas__1_THEN_iMemReqQ_ETC___d830;
    tUInt8 DEF_IF_iMemReqQ_deqP_lat_1_whas__3_THEN_iMemReqQ_d_ETC___d826;
    tUInt8 DEF_IF_iMemReqQ_enqP_lat_1_whas_THEN_iMemReqQ_enqP_ETC___d824;
    tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_35_CO_ETC___d142;
    tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_28_CO_ETC___d435;
    tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE___d135;
    tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE___d428;
    tUWide DEF_IF_iMemCnt_97_EQ_3_38_THEN_mem_sub_0_CONCAT_IF_ETC___d760;
    tUWide DEF_IF_dMemCnt_91_EQ_3_72_THEN_mem_sub_0_CONCAT_IF_ETC___d691;
    tUInt8 DEF__0_CONCAT_DONTCARE___d872;
   
   /* Rules */
   public:
    void RL_iMemReqQ_enqP_canon();
    void RL_iMemReqQ_deqP_canon();
    void RL_iMemReqQ_enqEn_canon();
    void RL_iMemReqQ_deqEn_canon();
    void RL_iMemReqQ_tempData_canon();
    void RL_iMemReqQ_tempEnqP_canon();
    void RL_iMemReqQ_canonicalize();
    void RL_iMemRespQ_enqP_canon();
    void RL_iMemRespQ_deqP_canon();
    void RL_iMemRespQ_enqEn_canon();
    void RL_iMemRespQ_deqEn_canon();
    void RL_iMemRespQ_tempData_canon();
    void RL_iMemRespQ_tempEnqP_canon();
    void RL_iMemRespQ_canonicalize();
    void RL_dMemReqQ_enqP_canon();
    void RL_dMemReqQ_deqP_canon();
    void RL_dMemReqQ_enqEn_canon();
    void RL_dMemReqQ_deqEn_canon();
    void RL_dMemReqQ_tempData_canon();
    void RL_dMemReqQ_tempEnqP_canon();
    void RL_dMemReqQ_canonicalize();
    void RL_dMemRespQ_enqP_canon();
    void RL_dMemRespQ_deqP_canon();
    void RL_dMemRespQ_enqEn_canon();
    void RL_dMemRespQ_deqEn_canon();
    void RL_dMemRespQ_tempData_canon();
    void RL_dMemRespQ_tempEnqP_canon();
    void RL_dMemRespQ_canonicalize();
    void RL_getDResp();
    void RL_getIResp();
   
   /* Methods */
   public:
    void METH_iReq(tUWide ARG_iReq_r);
    tUInt8 METH_RDY_iReq();
    tUWide METH_iResp();
    tUInt8 METH_RDY_iResp();
    void METH_dReq(tUWide ARG_dReq_r);
    tUInt8 METH_RDY_dReq();
    tUWide METH_dResp();
    tUInt8 METH_RDY_dResp();
   
   /* Reset routines */
   public:
    void reset_RST_N(tUInt8 ARG_rst_in);
   
   /* Static handles to reset routines */
   public:
   
   /* Pointers to reset fns in parent module for asserting output resets */
   private:
   
   /* Functions for the parent module to register its reset fns */
   public:
   
   /* Functions to set the elaborated clock id */
   public:
    void set_clk_0(char const *s);
   
   /* State dumping routine */
   public:
    void dump_state(unsigned int indent);
   
   /* VCD dumping routines */
   public:
    unsigned int dump_VCD_defs(unsigned int levels);
    void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMemory &backing);
    void vcd_defs(tVCDDumpType dt, MOD_mkMemory &backing);
    void vcd_prims(tVCDDumpType dt, MOD_mkMemory &backing);
  };
}

#endif /* ifndef __mkMemory_h__ */
