;redcode
;assert 1
	SPL 0, <403
	CMP -608, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN 210, 60
	SLT 821, @910
	SUB @0, @2
	SUB @0, @2
	SLT 821, @910
	SLT -806, -10
	JMZ -11, @-20
	MOV -11, <-20
	CMP <121, 103
	SLT <121, 103
	DJN -11, @-20
	SLT <821, 102
	SUB @121, @106
	ADD 10, 20
	JMZ -11, @-20
	JMZ -11, @-20
	SPL 0, <402
	SUB -608, <-126
	SLT 213, 30
	DAT <280, #0
	SUB <3, @3
	DJN -31, @-31
	SLT 821, @910
	MOV @-128, 100
	SUB <121, 103
	SUB 30, 9
	DJN 213, 30
	SLT <121, 103
	CMP -806, -10
	SUB @121, @106
	DJN 213, 30
	ADD #30, 19
	MOV @-128, 100
	SUB <3, @3
	CMP <121, 103
	SUB <3, @3
	DJN 213, 30
	CMP <121, 103
	CMP -608, <-126
	DJN 213, 30
	SUB <3, @3
	DJN -1, @-20
	DJN 210, 60
	SUB <3, @3
	DJN -11, @-20
	CMP -608, <-126
	MOV -1, <-20
