1.3, 3.2
'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.3 Reserved Register and Bit Behavior', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.3 Reserved Register and Bit Behavior', '3.3 Reserved Register, Bit and Bit Field Value Behavior'
'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)', '3.5.4 Component Tag CSR (Configuration Space Offset 0x6C)'
'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', '3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)'
'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)'
'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)', '3.5.7 Standard Route Default Port CSR (Configuration Space Offset 0x78)'
'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.3 Reserved Register and Bit Behavior', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 16-Bit Packet CRC Code', '2.4.2 CRC-16 Code'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol', '3.4.5 Status Control Symbol'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '3.4.7 Link-Response Control Symbol'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command', '3.5.5.2 Reset-Device Command'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Input-Status Command', '3.5.5.3 Port-status1 Command'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Multicast-Event Control Symbol', '3.5.6.1 Multicast-Event Control Symbol'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6 Retimers and Repeaters', '4.11 Retimers and Repeaters'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6.1 Retimers', '4.11.1 Retimers'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6.2 Repeaters', '4.11.2 Repeaters'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Port Initialization', '4.12 Port Initialization'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 1x Mode Initialization', '4.12.1 1x Mode Initialization'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '4.12.2 1x/Nx Mode Initialization'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.3 State Machines', '4.12.4 State Machines'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.3.1 State Machine Conventions', '4.12.4.1.1 State Machine Conventions'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '4.12.4.1.2 State Machine Functions'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '4.12.4.1.3 State Machine Variables'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '4.12.4.2 Lane Synchronization State Machine'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '4.12.4.3 Lane Alignment State Machine'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '4.12.4.5 1x Mode Initialization State Machine'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.1 Introduction', '8.1 Introduction'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.2 Signal Definitions', '8.2 Signal Definitions'
'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.3 Serial RapidIO Interface Diagrams', '8.3 Serial RapidIO Interface Diagrams'
'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.6 Deadlock Considerations', '2.7 Deadlock Considerations'
'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Type 9 Extended Packet Format (Extended Data-Streaming Class)', '4.3 Type 9 Extended Packet Format'
'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.3 Reserved Register and Bit Behavior', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4 Capability Registers (CARs)', '5.5 Capability Registers (CARs)'
'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '5.5.1 Source Operations CAR (Configuration Space Offset 0x18)'
'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '5.5.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5 Command and Status Registers (CSRs)', '5.6 Command and Status Registers (CSRs)'
'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', '3.2.1 Processing Elements Features CAR (Configuration Space Offset 0x10)'
'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
