# compile vhdl design source files
vhdl xbip_utils_v3_0_8  \
"../../../../lab4.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl axi_utils_v2_0_4  \
"../../../../lab4.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_4  \
"../../../../lab4.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../lab4.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_4  \
"../../../../lab4.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_multadd_v3_0_4  \
"../../../../lab4.ip_user_files/ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_4  \
"../../../../lab4.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_13  \
"../../../../lab4.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl floating_point_v7_1_5  \
"../../../../lab4.ip_user_files/ipstatic/hdl/floating_point_v7_1_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../lab4.srcs/sources_1/ip/fp_multiplier/sim/fp_multiplier.vhd" \
"../../../../lab4.srcs/sources_1/ip/fp_adder_subtractor/sim/fp_adder_subtractor.vhd" \
"../../../../../lab3/lab3.srcs/sources_1/new/complex_pkg.vhd" \
"../../../../../lab3/lab3.srcs/sources_1/new/display_butterfly.vhd" \
"../../../../lab4.srcs/sources_1/new/fft_8point.vhd" \
"../../../../../../Lab 4/lab4.srcs/sources_1/new/fft_butterfly.vhd" \
"../../../../../lab3/lab3.srcs/sources_1/new/sevenseg.vhd" \
"../../../../../lab3/lab3.srcs/sources_1/new/sevenseg_decode.vhd" \
"../../../../lab4.srcs/sim_1/new/fft_testbench.vhd" \

# Do not sort compile order
nosort
