|sobel_edge_dector
sys_clk => sys_clk.IN7
sys_rst_n => sys_rst_n.IN6
cam_pclk => cam_pclk.IN3
cam_vsync => cam_vsync.IN1
cam_href => cam_href.IN1
cam_data[0] => cam_data[0].IN1
cam_data[1] => cam_data[1].IN1
cam_data[2] => cam_data[2].IN1
cam_data[3] => cam_data[3].IN1
cam_data[4] => cam_data[4].IN1
cam_data[5] => cam_data[5].IN1
cam_data[6] => cam_data[6].IN1
cam_data[7] => cam_data[7].IN1
cam_rst_n <= <VCC>
cam_pwdn <= <GND>
cam_scl <= i2c_dri:u_i2c_dri.scl
cam_sda <> i2c_dri:u_i2c_dri.sda
sdram_clk <= sdram_top:u_sdram_top.sdram_clk
sdram_cke <= sdram_top:u_sdram_top.sdram_cke
sdram_cs_n <= sdram_top:u_sdram_top.sdram_cs_n
sdram_ras_n <= sdram_top:u_sdram_top.sdram_ras_n
sdram_cas_n <= sdram_top:u_sdram_top.sdram_cas_n
sdram_we_n <= sdram_top:u_sdram_top.sdram_we_n
sdram_ba[0] <= sdram_top:u_sdram_top.sdram_ba
sdram_ba[1] <= sdram_top:u_sdram_top.sdram_ba
sdram_dqm[0] <= sdram_top:u_sdram_top.sdram_dqm
sdram_dqm[1] <= sdram_top:u_sdram_top.sdram_dqm
sdram_addr[0] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[1] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[2] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[3] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[4] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[5] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[6] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[7] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[8] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[9] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[10] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[11] <= sdram_top:u_sdram_top.sdram_addr
sdram_addr[12] <= sdram_top:u_sdram_top.sdram_addr
sdram_data[0] <> sdram_top:u_sdram_top.sdram_data
sdram_data[1] <> sdram_top:u_sdram_top.sdram_data
sdram_data[2] <> sdram_top:u_sdram_top.sdram_data
sdram_data[3] <> sdram_top:u_sdram_top.sdram_data
sdram_data[4] <> sdram_top:u_sdram_top.sdram_data
sdram_data[5] <> sdram_top:u_sdram_top.sdram_data
sdram_data[6] <> sdram_top:u_sdram_top.sdram_data
sdram_data[7] <> sdram_top:u_sdram_top.sdram_data
sdram_data[8] <> sdram_top:u_sdram_top.sdram_data
sdram_data[9] <> sdram_top:u_sdram_top.sdram_data
sdram_data[10] <> sdram_top:u_sdram_top.sdram_data
sdram_data[11] <> sdram_top:u_sdram_top.sdram_data
sdram_data[12] <> sdram_top:u_sdram_top.sdram_data
sdram_data[13] <> sdram_top:u_sdram_top.sdram_data
sdram_data[14] <> sdram_top:u_sdram_top.sdram_data
sdram_data[15] <> sdram_top:u_sdram_top.sdram_data
key_data[0] => key_data[0].IN1
key_data[1] => key_data[1].IN1
key_data[2] => key_data[2].IN1
key_data[3] => key_data[3].IN1
led_data[0] <= led:u_led.led_data
led_data[1] <= led:u_led.led_data
led_data[2] <= led:u_led.led_data
led_data[3] <= led:u_led.led_data
seg_sel[0] <= seg_led:u_seg_led.seg_sel
seg_sel[1] <= seg_led:u_seg_led.seg_sel
seg_sel[2] <= seg_led:u_seg_led.seg_sel
seg_sel[3] <= seg_led:u_seg_led.seg_sel
seg_sel[4] <= seg_led:u_seg_led.seg_sel
seg_sel[5] <= seg_led:u_seg_led.seg_sel
seg_led[0] <= seg_led:u_seg_led.seg_led
seg_led[1] <= seg_led:u_seg_led.seg_led
seg_led[2] <= seg_led:u_seg_led.seg_led
seg_led[3] <= seg_led:u_seg_led.seg_led
seg_led[4] <= seg_led:u_seg_led.seg_led
seg_led[5] <= seg_led:u_seg_led.seg_led
seg_led[6] <= seg_led:u_seg_led.seg_led
seg_led[7] <= seg_led:u_seg_led.seg_led
uart_txd <= <GND>
vga_hs <= VGA_Drive:VGA_Drive_inst.lcd_hs
vga_vs <= VGA_Drive:VGA_Drive_inst.lcd_vs
vga_rgb[0] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[1] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[2] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[3] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[4] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[5] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[6] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[7] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[8] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[9] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[10] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[11] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[12] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[13] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[14] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
vga_rgb[15] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data


|sobel_edge_dector|Multiple_Choice_Selector:u_Multiple_Choice_Selector
in_a[0] => Equal0.IN3
in_a[0] => Equal1.IN0
in_a[0] => Equal2.IN3
in_a[0] => Equal3.IN1
in_a[0] => Equal4.IN3
in_a[0] => Equal5.IN1
in_a[0] => Equal6.IN3
in_a[0] => Equal7.IN2
in_a[1] => Equal0.IN2
in_a[1] => Equal1.IN3
in_a[1] => Equal2.IN0
in_a[1] => Equal3.IN0
in_a[1] => Equal4.IN2
in_a[1] => Equal5.IN3
in_a[1] => Equal6.IN1
in_a[1] => Equal7.IN1
in_a[2] => Equal0.IN1
in_a[2] => Equal1.IN2
in_a[2] => Equal2.IN2
in_a[2] => Equal3.IN3
in_a[2] => Equal4.IN0
in_a[2] => Equal5.IN0
in_a[2] => Equal6.IN0
in_a[2] => Equal7.IN0
in_a[3] => Equal0.IN0
in_a[3] => Equal1.IN1
in_a[3] => Equal2.IN1
in_a[3] => Equal3.IN2
in_a[3] => Equal4.IN1
in_a[3] => Equal5.IN2
in_a[3] => Equal6.IN2
in_a[3] => Equal7.IN3
in_b => ~NO_FANOUT~
in_a_clk => out_clk.DATAB
in_b_clk => out_clk.DATAB
in_c_clk => out_clk.DATAB
in_d_clk => out_clk.DATAB
in_e_clk => out_clk.DATAB
in_f_clk => out_clk.DATAB
in_g_clk => out_clk.DATAB
in_h_clk => out_clk.DATAA
in_a_data[0] => out_data[0].DATAB
in_a_data[1] => out_data[1].DATAB
in_a_data[2] => out_data[2].DATAB
in_a_data[3] => out_data[3].DATAB
in_a_data[4] => out_data[4].DATAB
in_a_data[5] => out_data[5].DATAB
in_a_data[6] => out_data[6].DATAB
in_a_data[7] => out_data[7].DATAB
in_a_data[8] => out_data[8].DATAB
in_a_data[9] => out_data[9].DATAB
in_a_data[10] => out_data[10].DATAB
in_a_data[11] => out_data[11].DATAB
in_a_data[12] => out_data[12].DATAB
in_a_data[13] => out_data[13].DATAB
in_a_data[14] => out_data[14].DATAB
in_a_data[15] => out_data[15].DATAB
in_b_data[0] => out_data[0].DATAB
in_b_data[1] => out_data[1].DATAB
in_b_data[2] => out_data[2].DATAB
in_b_data[3] => out_data[3].DATAB
in_b_data[4] => out_data[4].DATAB
in_b_data[5] => out_data[5].DATAB
in_b_data[6] => out_data[6].DATAB
in_b_data[7] => out_data[7].DATAB
in_b_data[8] => out_data[8].DATAB
in_b_data[9] => out_data[9].DATAB
in_b_data[10] => out_data[10].DATAB
in_b_data[11] => out_data[11].DATAB
in_b_data[12] => out_data[12].DATAB
in_b_data[13] => out_data[13].DATAB
in_b_data[14] => out_data[14].DATAB
in_b_data[15] => out_data[15].DATAB
in_c_data[0] => out_data[0].DATAB
in_c_data[1] => out_data[1].DATAB
in_c_data[2] => out_data[2].DATAB
in_c_data[3] => out_data[3].DATAB
in_c_data[4] => out_data[4].DATAB
in_c_data[5] => out_data[5].DATAB
in_c_data[6] => out_data[6].DATAB
in_c_data[7] => out_data[7].DATAB
in_c_data[8] => out_data[8].DATAB
in_c_data[9] => out_data[9].DATAB
in_c_data[10] => out_data[10].DATAB
in_c_data[11] => out_data[11].DATAB
in_c_data[12] => out_data[12].DATAB
in_c_data[13] => out_data[13].DATAB
in_c_data[14] => out_data[14].DATAB
in_c_data[15] => out_data[15].DATAB
in_d_data => out_data[15].DATAB
in_e_data => out_data[15].DATAB
in_f_data => out_data[15].DATAB
in_g_data => out_data[15].DATAB
in_h_data => out_data[15].DATAA
out_clk <= out_clk$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Mode_Choose:u_Mode_Choose
clk => out_a[0]~reg0.CLK
clk => out_a[1]~reg0.CLK
clk => out_a[2]~reg0.CLK
clk => out_a[3]~reg0.CLK
rst_n => out_a[0]~reg0.ACLR
rst_n => out_a[1]~reg0.ACLR
rst_n => out_a[2]~reg0.ACLR
rst_n => out_a[3]~reg0.ACLR
key_flag => out_a[0]~reg0.ENA
key_flag => out_a[3]~reg0.ENA
key_flag => out_a[2]~reg0.ENA
key_flag => out_a[1]~reg0.ENA
key_value[0] => Equal2.IN7
key_value[0] => Equal3.IN7
key_value[1] => Equal2.IN6
key_value[1] => Equal3.IN6
key_value[2] => Equal2.IN5
key_value[2] => Equal3.IN5
key_value[3] => Equal2.IN4
key_value[3] => Equal3.IN4
out_a[0] <= out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_a[1] <= out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_a[2] <= out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_a[3] <= out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_b <= <GND>


|sobel_edge_dector|key:u_key
clk => key_flag~reg0.CLK
clk => key_value[0]~reg0.CLK
clk => key_value[1]~reg0.CLK
clk => key_value[2]~reg0.CLK
clk => key_value[3]~reg0.CLK
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
clk => delay_cnt[8].CLK
clk => delay_cnt[9].CLK
clk => delay_cnt[10].CLK
clk => delay_cnt[11].CLK
clk => delay_cnt[12].CLK
clk => delay_cnt[13].CLK
clk => delay_cnt[14].CLK
clk => delay_cnt[15].CLK
clk => delay_cnt[16].CLK
clk => delay_cnt[17].CLK
clk => delay_cnt[18].CLK
clk => delay_cnt[19].CLK
clk => key_data_r[0].CLK
clk => key_data_r[1].CLK
clk => key_data_r[2].CLK
clk => key_data_r[3].CLK
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[10].ACLR
rst_n => delay_cnt[11].ACLR
rst_n => delay_cnt[12].ACLR
rst_n => delay_cnt[13].ACLR
rst_n => delay_cnt[14].ACLR
rst_n => delay_cnt[15].ACLR
rst_n => delay_cnt[16].ACLR
rst_n => delay_cnt[17].ACLR
rst_n => delay_cnt[18].ACLR
rst_n => delay_cnt[19].ACLR
rst_n => key_value[0]~reg0.ACLR
rst_n => key_value[1]~reg0.ACLR
rst_n => key_value[2]~reg0.ACLR
rst_n => key_value[3]~reg0.ACLR
rst_n => key_flag~reg0.ACLR
rst_n => key_data_r[0].PRESET
rst_n => key_data_r[1].PRESET
rst_n => key_data_r[2].PRESET
rst_n => key_data_r[3].PRESET
key_data[0] => Equal0.IN3
key_data[0] => key_data_r[0].DATAIN
key_data[0] => Equal1.IN3
key_data[1] => Equal0.IN2
key_data[1] => key_data_r[1].DATAIN
key_data[1] => Equal1.IN2
key_data[2] => Equal0.IN1
key_data[2] => key_data_r[2].DATAIN
key_data[2] => Equal1.IN1
key_data[3] => Equal0.IN0
key_data[3] => key_data_r[3].DATAIN
key_data[3] => Equal1.IN0
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_value[0] <= key_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_value[1] <= key_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_value[2] <= key_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_value[3] <= key_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|led:u_led
clk => led_data[0]~reg0.CLK
clk => led_data[1]~reg0.CLK
clk => led_data[2]~reg0.CLK
clk => led_data[3]~reg0.CLK
rst_n => led_data[0]~reg0.ACLR
rst_n => led_data[1]~reg0.ACLR
rst_n => led_data[2]~reg0.ACLR
rst_n => led_data[3]~reg0.ACLR
led_en => led_data[0]~reg0.ENA
led_en => led_data[3]~reg0.ENA
led_en => led_data[2]~reg0.ENA
led_en => led_data[1]~reg0.ENA
led_value[0] => led_data[0]~reg0.DATAIN
led_value[1] => led_data[1]~reg0.DATAIN
led_value[2] => led_data[2]~reg0.DATAIN
led_value[3] => led_data[3]~reg0.DATAIN
led_data[0] <= led_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_data[1] <= led_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_data[2] <= led_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_data[3] <= led_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Sobel_Threshold_Adj:u_Sobel_Threshold_Adj
clk => Sobel_Threshold[0]~reg0.CLK
clk => Sobel_Threshold[1]~reg0.CLK
clk => Sobel_Threshold[2]~reg0.CLK
clk => Sobel_Threshold[3]~reg0.CLK
clk => Sobel_Threshold[4]~reg0.CLK
clk => Sobel_Threshold[5]~reg0.CLK
clk => Sobel_Threshold[6]~reg0.CLK
clk => Sobel_Threshold[7]~reg0.CLK
clk => Sobel_Grade[0]~reg0.CLK
clk => Sobel_Grade[1]~reg0.CLK
clk => Sobel_Grade[2]~reg0.CLK
clk => Sobel_Grade[3]~reg0.CLK
rst_n => Sobel_Threshold[0]~reg0.PRESET
rst_n => Sobel_Threshold[1]~reg0.PRESET
rst_n => Sobel_Threshold[2]~reg0.ACLR
rst_n => Sobel_Threshold[3]~reg0.ACLR
rst_n => Sobel_Threshold[4]~reg0.ACLR
rst_n => Sobel_Threshold[5]~reg0.PRESET
rst_n => Sobel_Threshold[6]~reg0.ACLR
rst_n => Sobel_Threshold[7]~reg0.ACLR
rst_n => Sobel_Grade[0]~reg0.ACLR
rst_n => Sobel_Grade[1]~reg0.ACLR
rst_n => Sobel_Grade[2]~reg0.ACLR
rst_n => Sobel_Grade[3]~reg0.PRESET
key_flag => Sobel_Grade[3]~reg0.ENA
key_flag => Sobel_Grade[2]~reg0.ENA
key_flag => Sobel_Grade[1]~reg0.ENA
key_flag => Sobel_Grade[0]~reg0.ENA
key_value[0] => Mux0.IN7
key_value[0] => Mux1.IN7
key_value[0] => Mux2.IN7
key_value[0] => Mux3.IN7
key_value[1] => Mux0.IN6
key_value[1] => Mux1.IN6
key_value[1] => Mux2.IN6
key_value[1] => Mux3.IN6
key_value[2] => Mux0.IN5
key_value[2] => Mux1.IN5
key_value[2] => Mux2.IN5
key_value[2] => Mux3.IN5
key_value[3] => Mux0.IN4
key_value[3] => Mux1.IN4
key_value[3] => Mux2.IN4
key_value[3] => Mux3.IN4
Sobel_Grade[0] <= Sobel_Grade[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_Grade[1] <= Sobel_Grade[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_Grade[2] <= Sobel_Grade[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_Grade[3] <= Sobel_Grade[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_Threshold[0] <= Sobel_Threshold[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_Threshold[1] <= Sobel_Threshold[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_Threshold[2] <= Sobel_Threshold[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_Threshold[3] <= Sobel_Threshold[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_Threshold[4] <= Sobel_Threshold[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_Threshold[5] <= Sobel_Threshold[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_Threshold[6] <= Sobel_Threshold[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_Threshold[7] <= Sobel_Threshold[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|display:u_display
clk => sign~reg0.CLK
clk => point[0]~reg0.CLK
clk => point[1]~reg0.CLK
clk => point[2]~reg0.CLK
clk => point[3]~reg0.CLK
clk => point[4]~reg0.CLK
clk => point[5]~reg0.CLK
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[19]~reg0.CLK
rst_n => sign~reg0.ACLR
rst_n => point[0]~reg0.ACLR
rst_n => point[1]~reg0.ACLR
rst_n => point[2]~reg0.ACLR
rst_n => point[3]~reg0.ACLR
rst_n => point[4]~reg0.ACLR
rst_n => point[5]~reg0.ACLR
rst_n => data[0]~reg0.ALOAD
rst_n => data[1]~reg0.ALOAD
rst_n => data[2]~reg0.ALOAD
rst_n => data[3]~reg0.ALOAD
rst_n => data[4]~reg0.ALOAD
rst_n => data[5]~reg0.ALOAD
rst_n => data[6]~reg0.ALOAD
rst_n => data[7]~reg0.ALOAD
rst_n => data[8]~reg0.ACLR
rst_n => data[9]~reg0.ACLR
rst_n => data[10]~reg0.ACLR
rst_n => data[11]~reg0.ACLR
rst_n => data[12]~reg0.ACLR
rst_n => data[13]~reg0.ACLR
rst_n => data[14]~reg0.ACLR
rst_n => data[15]~reg0.ACLR
rst_n => data[16]~reg0.ACLR
rst_n => data[17]~reg0.ACLR
rst_n => data[18]~reg0.ACLR
rst_n => data[19]~reg0.ACLR
Sobel_Threshold[0] => data[0]~reg0.ADATA
Sobel_Threshold[1] => data[1]~reg0.ADATA
Sobel_Threshold[2] => data[2]~reg0.ADATA
Sobel_Threshold[3] => data[3]~reg0.ADATA
Sobel_Threshold[4] => data[4]~reg0.ADATA
Sobel_Threshold[5] => data[5]~reg0.ADATA
Sobel_Threshold[6] => data[6]~reg0.ADATA
Sobel_Threshold[7] => data[7]~reg0.ADATA
fpsdata[0] => data[0]~reg0.DATAIN
fpsdata[1] => data[1]~reg0.DATAIN
fpsdata[2] => data[2]~reg0.DATAIN
fpsdata[3] => data[3]~reg0.DATAIN
fpsdata[4] => data[4]~reg0.DATAIN
fpsdata[5] => data[5]~reg0.DATAIN
fpsdata[6] => data[6]~reg0.DATAIN
fpsdata[7] => data[7]~reg0.DATAIN
fpsdata[8] => data[8]~reg0.DATAIN
fpsdata[9] => data[9]~reg0.DATAIN
fpsdata[10] => data[10]~reg0.DATAIN
fpsdata[11] => data[11]~reg0.DATAIN
fpsdata[12] => data[12]~reg0.DATAIN
fpsdata[13] => data[13]~reg0.DATAIN
fpsdata[14] => data[14]~reg0.DATAIN
fpsdata[15] => data[15]~reg0.DATAIN
fpsdata[16] => data[16]~reg0.DATAIN
fpsdata[17] => data[17]~reg0.DATAIN
fpsdata[18] => data[18]~reg0.DATAIN
fpsdata[19] => data[19]~reg0.DATAIN
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point[0] <= point[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point[1] <= point[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point[2] <= point[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point[3] <= point[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point[4] <= point[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point[5] <= point[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => data[19]~reg0.ENA
en => data[18]~reg0.ENA
en => data[17]~reg0.ENA
en => data[16]~reg0.ENA
en => data[15]~reg0.ENA
en => data[14]~reg0.ENA
en => data[13]~reg0.ENA
en => data[12]~reg0.ENA
en => data[11]~reg0.ENA
en => data[10]~reg0.ENA
en => data[9]~reg0.ENA
en => data[8]~reg0.ENA
en => data[7]~reg0.ENA
en => data[6]~reg0.ENA
en => data[5]~reg0.ENA
en => data[4]~reg0.ENA
en => data[3]~reg0.ENA
en => data[2]~reg0.ENA
en => data[1]~reg0.ENA
en => data[0]~reg0.ENA
sign <= sign~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|seg_led:u_seg_led
clk => dri_clk.CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
rst_n => dot_disp.PRESET
rst_n => num_disp[0].ACLR
rst_n => num_disp[1].ACLR
rst_n => num_disp[2].ACLR
rst_n => num_disp[3].ACLR
rst_n => seg_sel[0]~reg0.PRESET
rst_n => seg_sel[1]~reg0.PRESET
rst_n => seg_sel[2]~reg0.PRESET
rst_n => seg_sel[3]~reg0.PRESET
rst_n => seg_sel[4]~reg0.PRESET
rst_n => seg_sel[5]~reg0.PRESET
rst_n => seg_led[0]~reg0.ACLR
rst_n => seg_led[1]~reg0.ACLR
rst_n => seg_led[2]~reg0.ACLR
rst_n => seg_led[3]~reg0.ACLR
rst_n => seg_led[4]~reg0.ACLR
rst_n => seg_led[5]~reg0.ACLR
rst_n => seg_led[6]~reg0.PRESET
rst_n => seg_led[7]~reg0.PRESET
rst_n => dri_clk.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => num[0].ACLR
rst_n => num[1].ACLR
rst_n => num[2].ACLR
rst_n => num[3].ACLR
rst_n => num[4].ACLR
rst_n => num[5].ACLR
rst_n => num[6].ACLR
rst_n => num[7].ACLR
rst_n => num[8].ACLR
rst_n => num[9].ACLR
rst_n => num[10].ACLR
rst_n => num[11].ACLR
rst_n => num[12].ACLR
rst_n => num[13].ACLR
rst_n => num[14].ACLR
rst_n => num[15].ACLR
rst_n => num[16].ACLR
rst_n => num[17].ACLR
rst_n => num[18].ACLR
rst_n => num[19].ACLR
rst_n => num[20].ACLR
rst_n => num[21].ACLR
rst_n => num[22].ACLR
rst_n => num[23].ACLR
rst_n => flag.ACLR
rst_n => cnt0[0].ACLR
rst_n => cnt0[1].ACLR
rst_n => cnt0[2].ACLR
rst_n => cnt0[3].ACLR
rst_n => cnt0[4].ACLR
rst_n => cnt0[5].ACLR
rst_n => cnt0[6].ACLR
rst_n => cnt0[7].ACLR
rst_n => cnt0[8].ACLR
rst_n => cnt0[9].ACLR
rst_n => cnt0[10].ACLR
rst_n => cnt0[11].ACLR
rst_n => cnt0[12].ACLR
rst_n => cnt_sel[0].ACLR
rst_n => cnt_sel[1].ACLR
rst_n => cnt_sel[2].ACLR
data[0] => Mod0.IN23
data[0] => Div0.IN23
data[0] => Div1.IN26
data[0] => Div2.IN29
data[0] => Div3.IN33
data[0] => Div4.IN36
data[1] => Mod0.IN22
data[1] => Div0.IN22
data[1] => Div1.IN25
data[1] => Div2.IN28
data[1] => Div3.IN32
data[1] => Div4.IN35
data[2] => Mod0.IN21
data[2] => Div0.IN21
data[2] => Div1.IN24
data[2] => Div2.IN27
data[2] => Div3.IN31
data[2] => Div4.IN34
data[3] => Mod0.IN20
data[3] => Div0.IN20
data[3] => Div1.IN23
data[3] => Div2.IN26
data[3] => Div3.IN30
data[3] => Div4.IN33
data[4] => Mod0.IN19
data[4] => Div0.IN19
data[4] => Div1.IN22
data[4] => Div2.IN25
data[4] => Div3.IN29
data[4] => Div4.IN32
data[5] => Mod0.IN18
data[5] => Div0.IN18
data[5] => Div1.IN21
data[5] => Div2.IN24
data[5] => Div3.IN28
data[5] => Div4.IN31
data[6] => Mod0.IN17
data[6] => Div0.IN17
data[6] => Div1.IN20
data[6] => Div2.IN23
data[6] => Div3.IN27
data[6] => Div4.IN30
data[7] => Mod0.IN16
data[7] => Div0.IN16
data[7] => Div1.IN19
data[7] => Div2.IN22
data[7] => Div3.IN26
data[7] => Div4.IN29
data[8] => Mod0.IN15
data[8] => Div0.IN15
data[8] => Div1.IN18
data[8] => Div2.IN21
data[8] => Div3.IN25
data[8] => Div4.IN28
data[9] => Mod0.IN14
data[9] => Div0.IN14
data[9] => Div1.IN17
data[9] => Div2.IN20
data[9] => Div3.IN24
data[9] => Div4.IN27
data[10] => Mod0.IN13
data[10] => Div0.IN13
data[10] => Div1.IN16
data[10] => Div2.IN19
data[10] => Div3.IN23
data[10] => Div4.IN26
data[11] => Mod0.IN12
data[11] => Div0.IN12
data[11] => Div1.IN15
data[11] => Div2.IN18
data[11] => Div3.IN22
data[11] => Div4.IN25
data[12] => Mod0.IN11
data[12] => Div0.IN11
data[12] => Div1.IN14
data[12] => Div2.IN17
data[12] => Div3.IN21
data[12] => Div4.IN24
data[13] => Mod0.IN10
data[13] => Div0.IN10
data[13] => Div1.IN13
data[13] => Div2.IN16
data[13] => Div3.IN20
data[13] => Div4.IN23
data[14] => Mod0.IN9
data[14] => Div0.IN9
data[14] => Div1.IN12
data[14] => Div2.IN15
data[14] => Div3.IN19
data[14] => Div4.IN22
data[15] => Mod0.IN8
data[15] => Div0.IN8
data[15] => Div1.IN11
data[15] => Div2.IN14
data[15] => Div3.IN18
data[15] => Div4.IN21
data[16] => Mod0.IN7
data[16] => Div0.IN7
data[16] => Div1.IN10
data[16] => Div2.IN13
data[16] => Div3.IN17
data[16] => Div4.IN20
data[17] => Mod0.IN6
data[17] => Div0.IN6
data[17] => Div1.IN9
data[17] => Div2.IN12
data[17] => Div3.IN16
data[17] => Div4.IN19
data[18] => Mod0.IN5
data[18] => Div0.IN5
data[18] => Div1.IN8
data[18] => Div2.IN11
data[18] => Div3.IN15
data[18] => Div4.IN18
data[19] => Mod0.IN4
data[19] => Div0.IN4
data[19] => Div1.IN7
data[19] => Div2.IN10
data[19] => Div3.IN14
data[19] => Div4.IN17
point[0] => Mux4.IN2
point[1] => always1.IN1
point[1] => Mux4.IN3
point[2] => always1.IN1
point[2] => Mux4.IN4
point[3] => always1.IN1
point[3] => Mux4.IN5
point[4] => always1.IN1
point[4] => Mux4.IN6
point[5] => always1.IN1
point[5] => Mux4.IN7
en => seg_sel.OUTPUTSELECT
en => seg_sel.OUTPUTSELECT
en => seg_sel.OUTPUTSELECT
en => seg_sel.OUTPUTSELECT
en => seg_sel.OUTPUTSELECT
en => seg_sel.OUTPUTSELECT
en => num_disp.OUTPUTSELECT
en => num_disp.OUTPUTSELECT
en => num_disp.OUTPUTSELECT
en => num_disp.OUTPUTSELECT
en => dot_disp.OUTPUTSELECT
sign => num.DATAB
sign => num.DATAB
sign => num.DATAB
sign => num.DATAB
sign => num.DATAA
seg_sel[0] <= seg_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[1] <= seg_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[2] <= seg_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[3] <= seg_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[4] <= seg_sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[5] <= seg_sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[0] <= seg_led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[1] <= seg_led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[2] <= seg_led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[3] <= seg_led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[4] <= seg_led[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[5] <= seg_led[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[6] <= seg_led[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[7] <= seg_led[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|pll_clk:u_pll_clk
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|sobel_edge_dector|pll_clk:u_pll_clk|altpll:altpll_component
inclk[0] => pll_clk_altpll:auto_generated.inclk[0]
inclk[1] => pll_clk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_clk_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_clk_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|sobel_edge_dector|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|i2c_ov5640_rgb565_cfg:u_i2c_cfg
clk => i2c_data[0]~reg0.CLK
clk => i2c_data[1]~reg0.CLK
clk => i2c_data[2]~reg0.CLK
clk => i2c_data[3]~reg0.CLK
clk => i2c_data[4]~reg0.CLK
clk => i2c_data[5]~reg0.CLK
clk => i2c_data[6]~reg0.CLK
clk => i2c_data[7]~reg0.CLK
clk => i2c_data[8]~reg0.CLK
clk => i2c_data[9]~reg0.CLK
clk => i2c_data[10]~reg0.CLK
clk => i2c_data[11]~reg0.CLK
clk => i2c_data[12]~reg0.CLK
clk => i2c_data[13]~reg0.CLK
clk => i2c_data[14]~reg0.CLK
clk => i2c_data[15]~reg0.CLK
clk => i2c_data[16]~reg0.CLK
clk => i2c_data[17]~reg0.CLK
clk => i2c_data[18]~reg0.CLK
clk => i2c_data[19]~reg0.CLK
clk => i2c_data[20]~reg0.CLK
clk => i2c_data[21]~reg0.CLK
clk => i2c_data[22]~reg0.CLK
clk => i2c_data[23]~reg0.CLK
clk => init_done~reg0.CLK
clk => i2c_exec~reg0.CLK
clk => init_reg_cnt[0].CLK
clk => init_reg_cnt[1].CLK
clk => init_reg_cnt[2].CLK
clk => init_reg_cnt[3].CLK
clk => init_reg_cnt[4].CLK
clk => init_reg_cnt[5].CLK
clk => init_reg_cnt[6].CLK
clk => init_reg_cnt[7].CLK
clk => start_init_cnt[0].CLK
clk => start_init_cnt[1].CLK
clk => start_init_cnt[2].CLK
clk => start_init_cnt[3].CLK
clk => start_init_cnt[4].CLK
clk => start_init_cnt[5].CLK
clk => start_init_cnt[6].CLK
clk => start_init_cnt[7].CLK
clk => start_init_cnt[8].CLK
clk => start_init_cnt[9].CLK
clk => start_init_cnt[10].CLK
clk => start_init_cnt[11].CLK
clk => start_init_cnt[12].CLK
clk => start_init_cnt[13].CLK
clk => start_init_cnt[14].CLK
rst_n => i2c_data[0]~reg0.ACLR
rst_n => i2c_data[1]~reg0.ACLR
rst_n => i2c_data[2]~reg0.ACLR
rst_n => i2c_data[3]~reg0.ACLR
rst_n => i2c_data[4]~reg0.ACLR
rst_n => i2c_data[5]~reg0.ACLR
rst_n => i2c_data[6]~reg0.ACLR
rst_n => i2c_data[7]~reg0.ACLR
rst_n => i2c_data[8]~reg0.ACLR
rst_n => i2c_data[9]~reg0.ACLR
rst_n => i2c_data[10]~reg0.ACLR
rst_n => i2c_data[11]~reg0.ACLR
rst_n => i2c_data[12]~reg0.ACLR
rst_n => i2c_data[13]~reg0.ACLR
rst_n => i2c_data[14]~reg0.ACLR
rst_n => i2c_data[15]~reg0.ACLR
rst_n => i2c_data[16]~reg0.ACLR
rst_n => i2c_data[17]~reg0.ACLR
rst_n => i2c_data[18]~reg0.ACLR
rst_n => i2c_data[19]~reg0.ACLR
rst_n => i2c_data[20]~reg0.ACLR
rst_n => i2c_data[21]~reg0.ACLR
rst_n => i2c_data[22]~reg0.ACLR
rst_n => i2c_data[23]~reg0.ACLR
rst_n => i2c_exec~reg0.ACLR
rst_n => init_done~reg0.ACLR
rst_n => start_init_cnt[0].ACLR
rst_n => start_init_cnt[1].ACLR
rst_n => start_init_cnt[2].ACLR
rst_n => start_init_cnt[3].ACLR
rst_n => start_init_cnt[4].ACLR
rst_n => start_init_cnt[5].ACLR
rst_n => start_init_cnt[6].ACLR
rst_n => start_init_cnt[7].ACLR
rst_n => start_init_cnt[8].ACLR
rst_n => start_init_cnt[9].ACLR
rst_n => start_init_cnt[10].ACLR
rst_n => start_init_cnt[11].ACLR
rst_n => start_init_cnt[12].ACLR
rst_n => start_init_cnt[13].ACLR
rst_n => start_init_cnt[14].ACLR
rst_n => init_reg_cnt[0].ACLR
rst_n => init_reg_cnt[1].ACLR
rst_n => init_reg_cnt[2].ACLR
rst_n => init_reg_cnt[3].ACLR
rst_n => init_reg_cnt[4].ACLR
rst_n => init_reg_cnt[5].ACLR
rst_n => init_reg_cnt[6].ACLR
rst_n => init_reg_cnt[7].ACLR
i2c_done => always2.IN1
i2c_done => always3.IN1
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[0] <= i2c_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[1] <= i2c_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[2] <= i2c_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[3] <= i2c_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[4] <= i2c_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[5] <= i2c_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[6] <= i2c_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[7] <= i2c_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[8] <= i2c_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[9] <= i2c_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[10] <= i2c_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[11] <= i2c_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[12] <= i2c_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[13] <= i2c_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[14] <= i2c_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[15] <= i2c_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[16] <= i2c_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[17] <= i2c_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[18] <= i2c_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[19] <= i2c_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[20] <= i2c_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[21] <= i2c_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[22] <= i2c_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[23] <= i2c_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|i2c_dri:u_i2c_dri
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.PRESET
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|cmos_capture_data:u_cmos_capture_data
rst_n => byte_flag.ACLR
rst_n => cam_data_d0[0].ACLR
rst_n => cam_data_d0[1].ACLR
rst_n => cam_data_d0[2].ACLR
rst_n => cam_data_d0[3].ACLR
rst_n => cam_data_d0[4].ACLR
rst_n => cam_data_d0[5].ACLR
rst_n => cam_data_d0[6].ACLR
rst_n => cam_data_d0[7].ACLR
rst_n => cmos_data_t[0].ACLR
rst_n => cmos_data_t[1].ACLR
rst_n => cmos_data_t[2].ACLR
rst_n => cmos_data_t[3].ACLR
rst_n => cmos_data_t[4].ACLR
rst_n => cmos_data_t[5].ACLR
rst_n => cmos_data_t[6].ACLR
rst_n => cmos_data_t[7].ACLR
rst_n => cmos_data_t[8].ACLR
rst_n => cmos_data_t[9].ACLR
rst_n => cmos_data_t[10].ACLR
rst_n => cmos_data_t[11].ACLR
rst_n => cmos_data_t[12].ACLR
rst_n => cmos_data_t[13].ACLR
rst_n => cmos_data_t[14].ACLR
rst_n => cmos_data_t[15].ACLR
rst_n => cam_href_d1.ACLR
rst_n => cam_href_d0.ACLR
rst_n => cam_vsync_d1.ACLR
rst_n => cam_vsync_d0.ACLR
rst_n => cmos_ps_cnt[0].ACLR
rst_n => cmos_ps_cnt[1].ACLR
rst_n => cmos_ps_cnt[2].ACLR
rst_n => cmos_ps_cnt[3].ACLR
rst_n => byte_flag_d0.ACLR
rst_n => frame_val_flag.ACLR
cam_pclk => byte_flag_d0.CLK
cam_pclk => byte_flag.CLK
cam_pclk => cam_data_d0[0].CLK
cam_pclk => cam_data_d0[1].CLK
cam_pclk => cam_data_d0[2].CLK
cam_pclk => cam_data_d0[3].CLK
cam_pclk => cam_data_d0[4].CLK
cam_pclk => cam_data_d0[5].CLK
cam_pclk => cam_data_d0[6].CLK
cam_pclk => cam_data_d0[7].CLK
cam_pclk => cmos_data_t[0].CLK
cam_pclk => cmos_data_t[1].CLK
cam_pclk => cmos_data_t[2].CLK
cam_pclk => cmos_data_t[3].CLK
cam_pclk => cmos_data_t[4].CLK
cam_pclk => cmos_data_t[5].CLK
cam_pclk => cmos_data_t[6].CLK
cam_pclk => cmos_data_t[7].CLK
cam_pclk => cmos_data_t[8].CLK
cam_pclk => cmos_data_t[9].CLK
cam_pclk => cmos_data_t[10].CLK
cam_pclk => cmos_data_t[11].CLK
cam_pclk => cmos_data_t[12].CLK
cam_pclk => cmos_data_t[13].CLK
cam_pclk => cmos_data_t[14].CLK
cam_pclk => cmos_data_t[15].CLK
cam_pclk => frame_val_flag.CLK
cam_pclk => cmos_ps_cnt[0].CLK
cam_pclk => cmos_ps_cnt[1].CLK
cam_pclk => cmos_ps_cnt[2].CLK
cam_pclk => cmos_ps_cnt[3].CLK
cam_pclk => cam_href_d1.CLK
cam_pclk => cam_href_d0.CLK
cam_pclk => cam_vsync_d1.CLK
cam_pclk => cam_vsync_d0.CLK
cam_vsync => cam_vsync_d0.DATAIN
cam_href => byte_flag.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_href_d0.DATAIN
cam_href => cmos_data_t[15].ENA
cam_href => cmos_data_t[14].ENA
cam_href => cmos_data_t[13].ENA
cam_href => cmos_data_t[12].ENA
cam_href => cmos_data_t[11].ENA
cam_href => cmos_data_t[10].ENA
cam_href => cmos_data_t[9].ENA
cam_href => cmos_data_t[8].ENA
cam_href => cmos_data_t[7].ENA
cam_href => cmos_data_t[6].ENA
cam_href => cmos_data_t[5].ENA
cam_href => cmos_data_t[4].ENA
cam_href => cmos_data_t[3].ENA
cam_href => cmos_data_t[2].ENA
cam_href => cmos_data_t[1].ENA
cam_href => cmos_data_t[0].ENA
cam_data[0] => cmos_data_t.DATAB
cam_data[0] => cam_data_d0.DATAB
cam_data[1] => cmos_data_t.DATAB
cam_data[1] => cam_data_d0.DATAB
cam_data[2] => cmos_data_t.DATAB
cam_data[2] => cam_data_d0.DATAB
cam_data[3] => cmos_data_t.DATAB
cam_data[3] => cam_data_d0.DATAB
cam_data[4] => cmos_data_t.DATAB
cam_data[4] => cam_data_d0.DATAB
cam_data[5] => cmos_data_t.DATAB
cam_data[5] => cam_data_d0.DATAB
cam_data[6] => cmos_data_t.DATAB
cam_data[6] => cam_data_d0.DATAB
cam_data[7] => cmos_data_t.DATAB
cam_data[7] => cam_data_d0.DATAB
cmos_frame_vsync <= cmos_frame_vsync.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_href <= cmos_frame_href.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_valid <= cmos_frame_valid.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[0] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[1] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[2] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[3] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[4] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[5] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[6] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[7] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[8] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[9] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[10] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[11] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[12] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[13] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[14] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[15] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor
clk => clk.IN7
rst_n => rst_n.IN7
in_frame_vsync => in_frame_vsync.IN1
in_frame_href => in_frame_href.IN1
in_frame_clken => in_frame_clken.IN1
in_img_Y[0] => in_img_Y[0].IN1
in_img_Y[1] => in_img_Y[1].IN1
in_img_Y[2] => in_img_Y[2].IN1
in_img_Y[3] => in_img_Y[3].IN1
in_img_Y[4] => in_img_Y[4].IN1
in_img_Y[5] => in_img_Y[5].IN1
in_img_Y[6] => in_img_Y[6].IN1
in_img_Y[7] => in_img_Y[7].IN1
in_img_Y[8] => in_img_Y[8].IN1
in_img_Y[9] => in_img_Y[9].IN1
in_img_Y[10] => in_img_Y[10].IN1
in_img_Y[11] => in_img_Y[11].IN1
in_img_Y[12] => in_img_Y[12].IN1
in_img_Y[13] => in_img_Y[13].IN1
in_img_Y[14] => in_img_Y[14].IN1
in_img_Y[15] => in_img_Y[15].IN1
Sobel_Threshold[0] => Sobel_Threshold[0].IN2
Sobel_Threshold[1] => Sobel_Threshold[1].IN2
Sobel_Threshold[2] => Sobel_Threshold[2].IN2
Sobel_Threshold[3] => Sobel_Threshold[3].IN2
Sobel_Threshold[4] => Sobel_Threshold[4].IN2
Sobel_Threshold[5] => Sobel_Threshold[5].IN2
Sobel_Threshold[6] => Sobel_Threshold[6].IN2
Sobel_Threshold[7] => Sobel_Threshold[7].IN2
out_a[0] => out_a[0].IN1
out_a[1] => out_a[1].IN1
out_a[2] => out_a[2].IN1
out_a[3] => out_a[3].IN1
post_frame_clken_median <= post_frame_clken_median~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_median[0] <= post_img_Y_median[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_median[1] <= post_img_Y_median[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_median[2] <= post_img_Y_median[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_median[3] <= post_img_Y_median[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_median[4] <= post_img_Y_median[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_median[5] <= post_img_Y_median[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_median[6] <= post_img_Y_median[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_median[7] <= post_img_Y_median[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken_sobel <= post_frame_clken_sobel~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_sobel <= post_img_Y_sobel~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken_sobel_erosion <= post_frame_clken_sobel_erosion~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_sobel_erosion <= post_img_Y_sobel_erosion~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken_sobel_erosion2 <= post_frame_clken_sobel_erosion2~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_sobel_erosion2 <= post_img_Y_sobel_erosion2~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken_sobel_erosion2_dilation <= post_frame_clken_sobel_erosion2_dilation~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y_sobel_erosion2_dilation <= post_img_Y_sobel_erosion2_dilation~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_frame_vsync_prewitt <= VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector.post_frame_vsync
out_frame_href_prewitt <= VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector.post_frame_href
out_frame_clken_prewitt <= VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector.post_frame_clken
out_img_Bit_prewitt <= VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector.post_img_Bit
data_tx[0] <= <GND>
data_tx[1] <= <GND>
data_tx[2] <= <GND>
data_tx[3] <= <GND>
data_tx[4] <= <GND>
data_tx[5] <= <GND>
data_tx[6] <= <GND>
data_tx[7] <= <GND>
data_tx_en <= <GND>
out_frame_vsync <= Gesture_Posion:u_Gesture_Posion.post_frame_vsync
out_frame_href <= Gesture_Posion:u_Gesture_Posion.post_frame_href
out_frame_clken <= Gesture_Posion:u_Gesture_Posion.post_frame_clken
out_img_Bit <= Gesture_Posion:u_Gesture_Posion.post_img
x_min[0] <= Gesture_Posion:u_Gesture_Posion.x_min
x_min[1] <= Gesture_Posion:u_Gesture_Posion.x_min
x_min[2] <= Gesture_Posion:u_Gesture_Posion.x_min
x_min[3] <= Gesture_Posion:u_Gesture_Posion.x_min
x_min[4] <= Gesture_Posion:u_Gesture_Posion.x_min
x_min[5] <= Gesture_Posion:u_Gesture_Posion.x_min
x_min[6] <= Gesture_Posion:u_Gesture_Posion.x_min
x_min[7] <= Gesture_Posion:u_Gesture_Posion.x_min
x_min[8] <= Gesture_Posion:u_Gesture_Posion.x_min
x_min[9] <= Gesture_Posion:u_Gesture_Posion.x_min
x_min[10] <= Gesture_Posion:u_Gesture_Posion.x_min
x_min[11] <= Gesture_Posion:u_Gesture_Posion.x_min
x_max[0] <= Gesture_Posion:u_Gesture_Posion.x_max
x_max[1] <= Gesture_Posion:u_Gesture_Posion.x_max
x_max[2] <= Gesture_Posion:u_Gesture_Posion.x_max
x_max[3] <= Gesture_Posion:u_Gesture_Posion.x_max
x_max[4] <= Gesture_Posion:u_Gesture_Posion.x_max
x_max[5] <= Gesture_Posion:u_Gesture_Posion.x_max
x_max[6] <= Gesture_Posion:u_Gesture_Posion.x_max
x_max[7] <= Gesture_Posion:u_Gesture_Posion.x_max
x_max[8] <= Gesture_Posion:u_Gesture_Posion.x_max
x_max[9] <= Gesture_Posion:u_Gesture_Posion.x_max
x_max[10] <= Gesture_Posion:u_Gesture_Posion.x_max
x_max[11] <= Gesture_Posion:u_Gesture_Posion.x_max
y_min[0] <= Gesture_Posion:u_Gesture_Posion.y_min
y_min[1] <= Gesture_Posion:u_Gesture_Posion.y_min
y_min[2] <= Gesture_Posion:u_Gesture_Posion.y_min
y_min[3] <= Gesture_Posion:u_Gesture_Posion.y_min
y_min[4] <= Gesture_Posion:u_Gesture_Posion.y_min
y_min[5] <= Gesture_Posion:u_Gesture_Posion.y_min
y_min[6] <= Gesture_Posion:u_Gesture_Posion.y_min
y_min[7] <= Gesture_Posion:u_Gesture_Posion.y_min
y_min[8] <= Gesture_Posion:u_Gesture_Posion.y_min
y_min[9] <= Gesture_Posion:u_Gesture_Posion.y_min
y_min[10] <= Gesture_Posion:u_Gesture_Posion.y_min
y_min[11] <= Gesture_Posion:u_Gesture_Posion.y_min
y_max[0] <= Gesture_Posion:u_Gesture_Posion.y_max
y_max[1] <= Gesture_Posion:u_Gesture_Posion.y_max
y_max[2] <= Gesture_Posion:u_Gesture_Posion.y_max
y_max[3] <= Gesture_Posion:u_Gesture_Posion.y_max
y_max[4] <= Gesture_Posion:u_Gesture_Posion.y_max
y_max[5] <= Gesture_Posion:u_Gesture_Posion.y_max
y_max[6] <= Gesture_Posion:u_Gesture_Posion.y_max
y_max[7] <= Gesture_Posion:u_Gesture_Posion.y_max
y_max[8] <= Gesture_Posion:u_Gesture_Posion.y_max
y_max[9] <= Gesture_Posion:u_Gesture_Posion.y_max
y_max[10] <= Gesture_Posion:u_Gesture_Posion.y_max
y_max[11] <= Gesture_Posion:u_Gesture_Posion.y_max
fingertip_data[0] <= <GND>
fingertip_data[1] <= <GND>
fingertip_data[2] <= <GND>
fingertip_data[3] <= <GND>
fingertip_data[4] <= <GND>
fingertip_data[5] <= <GND>
fingertip_data[6] <= <GND>
fingertip_data[7] <= <GND>
fingertip_data[8] <= <GND>
fingertip_data[9] <= <GND>
fingertip_data[10] <= <GND>
fingertip_data[11] <= <GND>
fingertip_data[12] <= <GND>
fingertip_data[13] <= <GND>
fingertip_data[14] <= <GND>
fingertip_data[15] <= <GND>
fingertip_data[16] <= <GND>
fingertip_data[17] <= <GND>
fingertip_data[18] <= <GND>
fingertip_data[19] <= <GND>
lcd_x[0] => ~NO_FANOUT~
lcd_x[1] => ~NO_FANOUT~
lcd_x[2] => ~NO_FANOUT~
lcd_x[3] => ~NO_FANOUT~
lcd_x[4] => ~NO_FANOUT~
lcd_x[5] => ~NO_FANOUT~
lcd_x[6] => ~NO_FANOUT~
lcd_x[7] => ~NO_FANOUT~
lcd_x[8] => ~NO_FANOUT~
lcd_x[9] => ~NO_FANOUT~
lcd_x[10] => ~NO_FANOUT~
lcd_x[11] => ~NO_FANOUT~
lcd_y[0] => ~NO_FANOUT~
lcd_y[1] => ~NO_FANOUT~
lcd_y[2] => ~NO_FANOUT~
lcd_y[3] => ~NO_FANOUT~
lcd_y[4] => ~NO_FANOUT~
lcd_y[5] => ~NO_FANOUT~
lcd_y[6] => ~NO_FANOUT~
lcd_y[7] => ~NO_FANOUT~
lcd_y[8] => ~NO_FANOUT~
lcd_y[9] => ~NO_FANOUT~
lcd_y[10] => ~NO_FANOUT~
lcd_y[11] => ~NO_FANOUT~
post_img[0] <= <GND>
post_img[1] <= <GND>
post_img[2] <= <GND>
post_img[3] <= <GND>
post_img[4] <= <GND>
post_img[5] <= <GND>
post_img[6] <= <GND>
post_img[7] <= <GND>
post_img[8] <= <GND>
post_img[9] <= <GND>
post_img[10] <= <GND>
post_img[11] <= <GND>
post_img[12] <= <GND>
post_img[13] <= <GND>
post_img[14] <= <GND>
post_img[15] <= <GND>
out_img_imy[0] <= out_img_imy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_img_imy[1] <= out_img_imy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_img_imy[2] <= out_img_imy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_img_imy[3] <= out_img_imy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_img_imy[4] <= out_img_imy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_img_imy[5] <= out_img_imy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_img_imy[6] <= out_img_imy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_img_imy[7] <= out_img_imy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_frame_clken_imy <= out_frame_clken_imy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr
clk => pre_frame_de_d[0].CLK
clk => pre_frame_de_d[1].CLK
clk => pre_frame_de_d[2].CLK
clk => pre_frame_hsync_d[0].CLK
clk => pre_frame_hsync_d[1].CLK
clk => pre_frame_hsync_d[2].CLK
clk => pre_frame_vsync_d[0].CLK
clk => pre_frame_vsync_d[1].CLK
clk => pre_frame_vsync_d[2].CLK
clk => img_cr1[0].CLK
clk => img_cr1[1].CLK
clk => img_cr1[2].CLK
clk => img_cr1[3].CLK
clk => img_cr1[4].CLK
clk => img_cr1[5].CLK
clk => img_cr1[6].CLK
clk => img_cr1[7].CLK
clk => img_cb1[0].CLK
clk => img_cb1[1].CLK
clk => img_cb1[2].CLK
clk => img_cb1[3].CLK
clk => img_cb1[4].CLK
clk => img_cb1[5].CLK
clk => img_cb1[6].CLK
clk => img_cb1[7].CLK
clk => img_y1[0].CLK
clk => img_y1[1].CLK
clk => img_y1[2].CLK
clk => img_y1[3].CLK
clk => img_y1[4].CLK
clk => img_y1[5].CLK
clk => img_y1[6].CLK
clk => img_y1[7].CLK
clk => img_cr0[8].CLK
clk => img_cr0[9].CLK
clk => img_cr0[10].CLK
clk => img_cr0[11].CLK
clk => img_cr0[12].CLK
clk => img_cr0[13].CLK
clk => img_cr0[14].CLK
clk => img_cr0[15].CLK
clk => img_cb0[8].CLK
clk => img_cb0[9].CLK
clk => img_cb0[10].CLK
clk => img_cb0[11].CLK
clk => img_cb0[12].CLK
clk => img_cb0[13].CLK
clk => img_cb0[14].CLK
clk => img_cb0[15].CLK
clk => img_y0[8].CLK
clk => img_y0[9].CLK
clk => img_y0[10].CLK
clk => img_y0[11].CLK
clk => img_y0[12].CLK
clk => img_y0[13].CLK
clk => img_y0[14].CLK
clk => img_y0[15].CLK
clk => rgb_b_m2[0].CLK
clk => rgb_b_m2[1].CLK
clk => rgb_b_m2[2].CLK
clk => rgb_b_m2[3].CLK
clk => rgb_b_m2[4].CLK
clk => rgb_b_m2[5].CLK
clk => rgb_b_m2[6].CLK
clk => rgb_b_m2[7].CLK
clk => rgb_b_m2[8].CLK
clk => rgb_b_m2[9].CLK
clk => rgb_b_m2[10].CLK
clk => rgb_b_m2[11].CLK
clk => rgb_b_m2[12].CLK
clk => rgb_b_m2[13].CLK
clk => rgb_b_m2[14].CLK
clk => rgb_b_m2[15].CLK
clk => rgb_b_m1[0].CLK
clk => rgb_b_m1[1].CLK
clk => rgb_b_m1[2].CLK
clk => rgb_b_m1[3].CLK
clk => rgb_b_m1[4].CLK
clk => rgb_b_m1[5].CLK
clk => rgb_b_m1[6].CLK
clk => rgb_b_m1[7].CLK
clk => rgb_b_m1[8].CLK
clk => rgb_b_m1[9].CLK
clk => rgb_b_m1[10].CLK
clk => rgb_b_m1[11].CLK
clk => rgb_b_m1[12].CLK
clk => rgb_b_m1[13].CLK
clk => rgb_b_m1[14].CLK
clk => rgb_b_m1[15].CLK
clk => rgb_b_m0[0].CLK
clk => rgb_b_m0[1].CLK
clk => rgb_b_m0[2].CLK
clk => rgb_b_m0[3].CLK
clk => rgb_b_m0[4].CLK
clk => rgb_b_m0[5].CLK
clk => rgb_b_m0[6].CLK
clk => rgb_b_m0[7].CLK
clk => rgb_b_m0[8].CLK
clk => rgb_b_m0[9].CLK
clk => rgb_b_m0[10].CLK
clk => rgb_b_m0[11].CLK
clk => rgb_b_m0[12].CLK
clk => rgb_b_m0[13].CLK
clk => rgb_b_m0[14].CLK
clk => rgb_b_m0[15].CLK
clk => rgb_g_m2[0].CLK
clk => rgb_g_m2[1].CLK
clk => rgb_g_m2[2].CLK
clk => rgb_g_m2[3].CLK
clk => rgb_g_m2[4].CLK
clk => rgb_g_m2[5].CLK
clk => rgb_g_m2[6].CLK
clk => rgb_g_m2[7].CLK
clk => rgb_g_m2[8].CLK
clk => rgb_g_m2[9].CLK
clk => rgb_g_m2[10].CLK
clk => rgb_g_m2[11].CLK
clk => rgb_g_m2[12].CLK
clk => rgb_g_m2[13].CLK
clk => rgb_g_m2[14].CLK
clk => rgb_g_m2[15].CLK
clk => rgb_g_m1[0].CLK
clk => rgb_g_m1[1].CLK
clk => rgb_g_m1[2].CLK
clk => rgb_g_m1[3].CLK
clk => rgb_g_m1[4].CLK
clk => rgb_g_m1[5].CLK
clk => rgb_g_m1[6].CLK
clk => rgb_g_m1[7].CLK
clk => rgb_g_m1[8].CLK
clk => rgb_g_m1[9].CLK
clk => rgb_g_m1[10].CLK
clk => rgb_g_m1[11].CLK
clk => rgb_g_m1[12].CLK
clk => rgb_g_m1[13].CLK
clk => rgb_g_m1[14].CLK
clk => rgb_g_m1[15].CLK
clk => rgb_g_m0[0].CLK
clk => rgb_g_m0[1].CLK
clk => rgb_g_m0[2].CLK
clk => rgb_g_m0[3].CLK
clk => rgb_g_m0[4].CLK
clk => rgb_g_m0[5].CLK
clk => rgb_g_m0[6].CLK
clk => rgb_g_m0[7].CLK
clk => rgb_g_m0[8].CLK
clk => rgb_g_m0[9].CLK
clk => rgb_g_m0[10].CLK
clk => rgb_g_m0[11].CLK
clk => rgb_g_m0[12].CLK
clk => rgb_g_m0[13].CLK
clk => rgb_g_m0[14].CLK
clk => rgb_g_m0[15].CLK
clk => rgb_r_m2[0].CLK
clk => rgb_r_m2[1].CLK
clk => rgb_r_m2[2].CLK
clk => rgb_r_m2[3].CLK
clk => rgb_r_m2[4].CLK
clk => rgb_r_m2[5].CLK
clk => rgb_r_m2[6].CLK
clk => rgb_r_m2[7].CLK
clk => rgb_r_m2[8].CLK
clk => rgb_r_m2[9].CLK
clk => rgb_r_m2[10].CLK
clk => rgb_r_m2[11].CLK
clk => rgb_r_m2[12].CLK
clk => rgb_r_m2[13].CLK
clk => rgb_r_m2[14].CLK
clk => rgb_r_m2[15].CLK
clk => rgb_r_m1[0].CLK
clk => rgb_r_m1[1].CLK
clk => rgb_r_m1[2].CLK
clk => rgb_r_m1[3].CLK
clk => rgb_r_m1[4].CLK
clk => rgb_r_m1[5].CLK
clk => rgb_r_m1[6].CLK
clk => rgb_r_m1[7].CLK
clk => rgb_r_m1[8].CLK
clk => rgb_r_m1[9].CLK
clk => rgb_r_m1[10].CLK
clk => rgb_r_m1[11].CLK
clk => rgb_r_m1[12].CLK
clk => rgb_r_m1[13].CLK
clk => rgb_r_m1[14].CLK
clk => rgb_r_m1[15].CLK
clk => rgb_r_m0[0].CLK
clk => rgb_r_m0[1].CLK
clk => rgb_r_m0[2].CLK
clk => rgb_r_m0[3].CLK
clk => rgb_r_m0[4].CLK
clk => rgb_r_m0[5].CLK
clk => rgb_r_m0[6].CLK
clk => rgb_r_m0[7].CLK
clk => rgb_r_m0[8].CLK
clk => rgb_r_m0[9].CLK
clk => rgb_r_m0[10].CLK
clk => rgb_r_m0[11].CLK
clk => rgb_r_m0[12].CLK
clk => rgb_r_m0[13].CLK
clk => rgb_r_m0[14].CLK
clk => rgb_r_m0[15].CLK
rst_n => rgb_b_m2[0].ACLR
rst_n => rgb_b_m2[1].ACLR
rst_n => rgb_b_m2[2].ACLR
rst_n => rgb_b_m2[3].ACLR
rst_n => rgb_b_m2[4].ACLR
rst_n => rgb_b_m2[5].ACLR
rst_n => rgb_b_m2[6].ACLR
rst_n => rgb_b_m2[7].ACLR
rst_n => rgb_b_m2[8].ACLR
rst_n => rgb_b_m2[9].ACLR
rst_n => rgb_b_m2[10].ACLR
rst_n => rgb_b_m2[11].ACLR
rst_n => rgb_b_m2[12].ACLR
rst_n => rgb_b_m2[13].ACLR
rst_n => rgb_b_m2[14].ACLR
rst_n => rgb_b_m2[15].ACLR
rst_n => rgb_b_m1[0].ACLR
rst_n => rgb_b_m1[1].ACLR
rst_n => rgb_b_m1[2].ACLR
rst_n => rgb_b_m1[3].ACLR
rst_n => rgb_b_m1[4].ACLR
rst_n => rgb_b_m1[5].ACLR
rst_n => rgb_b_m1[6].ACLR
rst_n => rgb_b_m1[7].ACLR
rst_n => rgb_b_m1[8].ACLR
rst_n => rgb_b_m1[9].ACLR
rst_n => rgb_b_m1[10].ACLR
rst_n => rgb_b_m1[11].ACLR
rst_n => rgb_b_m1[12].ACLR
rst_n => rgb_b_m1[13].ACLR
rst_n => rgb_b_m1[14].ACLR
rst_n => rgb_b_m1[15].ACLR
rst_n => rgb_b_m0[0].ACLR
rst_n => rgb_b_m0[1].ACLR
rst_n => rgb_b_m0[2].ACLR
rst_n => rgb_b_m0[3].ACLR
rst_n => rgb_b_m0[4].ACLR
rst_n => rgb_b_m0[5].ACLR
rst_n => rgb_b_m0[6].ACLR
rst_n => rgb_b_m0[7].ACLR
rst_n => rgb_b_m0[8].ACLR
rst_n => rgb_b_m0[9].ACLR
rst_n => rgb_b_m0[10].ACLR
rst_n => rgb_b_m0[11].ACLR
rst_n => rgb_b_m0[12].ACLR
rst_n => rgb_b_m0[13].ACLR
rst_n => rgb_b_m0[14].ACLR
rst_n => rgb_b_m0[15].ACLR
rst_n => rgb_g_m2[0].ACLR
rst_n => rgb_g_m2[1].ACLR
rst_n => rgb_g_m2[2].ACLR
rst_n => rgb_g_m2[3].ACLR
rst_n => rgb_g_m2[4].ACLR
rst_n => rgb_g_m2[5].ACLR
rst_n => rgb_g_m2[6].ACLR
rst_n => rgb_g_m2[7].ACLR
rst_n => rgb_g_m2[8].ACLR
rst_n => rgb_g_m2[9].ACLR
rst_n => rgb_g_m2[10].ACLR
rst_n => rgb_g_m2[11].ACLR
rst_n => rgb_g_m2[12].ACLR
rst_n => rgb_g_m2[13].ACLR
rst_n => rgb_g_m2[14].ACLR
rst_n => rgb_g_m2[15].ACLR
rst_n => rgb_g_m1[0].ACLR
rst_n => rgb_g_m1[1].ACLR
rst_n => rgb_g_m1[2].ACLR
rst_n => rgb_g_m1[3].ACLR
rst_n => rgb_g_m1[4].ACLR
rst_n => rgb_g_m1[5].ACLR
rst_n => rgb_g_m1[6].ACLR
rst_n => rgb_g_m1[7].ACLR
rst_n => rgb_g_m1[8].ACLR
rst_n => rgb_g_m1[9].ACLR
rst_n => rgb_g_m1[10].ACLR
rst_n => rgb_g_m1[11].ACLR
rst_n => rgb_g_m1[12].ACLR
rst_n => rgb_g_m1[13].ACLR
rst_n => rgb_g_m1[14].ACLR
rst_n => rgb_g_m1[15].ACLR
rst_n => rgb_g_m0[0].ACLR
rst_n => rgb_g_m0[1].ACLR
rst_n => rgb_g_m0[2].ACLR
rst_n => rgb_g_m0[3].ACLR
rst_n => rgb_g_m0[4].ACLR
rst_n => rgb_g_m0[5].ACLR
rst_n => rgb_g_m0[6].ACLR
rst_n => rgb_g_m0[7].ACLR
rst_n => rgb_g_m0[8].ACLR
rst_n => rgb_g_m0[9].ACLR
rst_n => rgb_g_m0[10].ACLR
rst_n => rgb_g_m0[11].ACLR
rst_n => rgb_g_m0[12].ACLR
rst_n => rgb_g_m0[13].ACLR
rst_n => rgb_g_m0[14].ACLR
rst_n => rgb_g_m0[15].ACLR
rst_n => rgb_r_m2[0].ACLR
rst_n => rgb_r_m2[1].ACLR
rst_n => rgb_r_m2[2].ACLR
rst_n => rgb_r_m2[3].ACLR
rst_n => rgb_r_m2[4].ACLR
rst_n => rgb_r_m2[5].ACLR
rst_n => rgb_r_m2[6].ACLR
rst_n => rgb_r_m2[7].ACLR
rst_n => rgb_r_m2[8].ACLR
rst_n => rgb_r_m2[9].ACLR
rst_n => rgb_r_m2[10].ACLR
rst_n => rgb_r_m2[11].ACLR
rst_n => rgb_r_m2[12].ACLR
rst_n => rgb_r_m2[13].ACLR
rst_n => rgb_r_m2[14].ACLR
rst_n => rgb_r_m2[15].ACLR
rst_n => rgb_r_m1[0].ACLR
rst_n => rgb_r_m1[1].ACLR
rst_n => rgb_r_m1[2].ACLR
rst_n => rgb_r_m1[3].ACLR
rst_n => rgb_r_m1[4].ACLR
rst_n => rgb_r_m1[5].ACLR
rst_n => rgb_r_m1[6].ACLR
rst_n => rgb_r_m1[7].ACLR
rst_n => rgb_r_m1[8].ACLR
rst_n => rgb_r_m1[9].ACLR
rst_n => rgb_r_m1[10].ACLR
rst_n => rgb_r_m1[11].ACLR
rst_n => rgb_r_m1[12].ACLR
rst_n => rgb_r_m1[13].ACLR
rst_n => rgb_r_m1[14].ACLR
rst_n => rgb_r_m1[15].ACLR
rst_n => rgb_r_m0[0].ACLR
rst_n => rgb_r_m0[1].ACLR
rst_n => rgb_r_m0[2].ACLR
rst_n => rgb_r_m0[3].ACLR
rst_n => rgb_r_m0[4].ACLR
rst_n => rgb_r_m0[5].ACLR
rst_n => rgb_r_m0[6].ACLR
rst_n => rgb_r_m0[7].ACLR
rst_n => rgb_r_m0[8].ACLR
rst_n => rgb_r_m0[9].ACLR
rst_n => rgb_r_m0[10].ACLR
rst_n => rgb_r_m0[11].ACLR
rst_n => rgb_r_m0[12].ACLR
rst_n => rgb_r_m0[13].ACLR
rst_n => rgb_r_m0[14].ACLR
rst_n => rgb_r_m0[15].ACLR
rst_n => pre_frame_de_d[0].ACLR
rst_n => pre_frame_de_d[1].ACLR
rst_n => pre_frame_de_d[2].ACLR
rst_n => pre_frame_hsync_d[0].ACLR
rst_n => pre_frame_hsync_d[1].ACLR
rst_n => pre_frame_hsync_d[2].ACLR
rst_n => pre_frame_vsync_d[0].ACLR
rst_n => pre_frame_vsync_d[1].ACLR
rst_n => pre_frame_vsync_d[2].ACLR
rst_n => img_cr0[8].ACLR
rst_n => img_cr0[9].ACLR
rst_n => img_cr0[10].ACLR
rst_n => img_cr0[11].ACLR
rst_n => img_cr0[12].ACLR
rst_n => img_cr0[13].ACLR
rst_n => img_cr0[14].ACLR
rst_n => img_cr0[15].ACLR
rst_n => img_cb0[8].ACLR
rst_n => img_cb0[9].ACLR
rst_n => img_cb0[10].ACLR
rst_n => img_cb0[11].ACLR
rst_n => img_cb0[12].ACLR
rst_n => img_cb0[13].ACLR
rst_n => img_cb0[14].ACLR
rst_n => img_cb0[15].ACLR
rst_n => img_y0[8].ACLR
rst_n => img_y0[9].ACLR
rst_n => img_y0[10].ACLR
rst_n => img_y0[11].ACLR
rst_n => img_y0[12].ACLR
rst_n => img_y0[13].ACLR
rst_n => img_y0[14].ACLR
rst_n => img_y0[15].ACLR
rst_n => img_cr1[0].ACLR
rst_n => img_cr1[1].ACLR
rst_n => img_cr1[2].ACLR
rst_n => img_cr1[3].ACLR
rst_n => img_cr1[4].ACLR
rst_n => img_cr1[5].ACLR
rst_n => img_cr1[6].ACLR
rst_n => img_cr1[7].ACLR
rst_n => img_cb1[0].ACLR
rst_n => img_cb1[1].ACLR
rst_n => img_cb1[2].ACLR
rst_n => img_cb1[3].ACLR
rst_n => img_cb1[4].ACLR
rst_n => img_cb1[5].ACLR
rst_n => img_cb1[6].ACLR
rst_n => img_cb1[7].ACLR
rst_n => img_y1[0].ACLR
rst_n => img_y1[1].ACLR
rst_n => img_y1[2].ACLR
rst_n => img_y1[3].ACLR
rst_n => img_y1[4].ACLR
rst_n => img_y1[5].ACLR
rst_n => img_y1[6].ACLR
rst_n => img_y1[7].ACLR
pre_frame_vsync => pre_frame_vsync_d[0].DATAIN
pre_frame_hsync => pre_frame_hsync_d[0].DATAIN
pre_frame_de => pre_frame_de_d[0].DATAIN
img_red[0] => Mult0.IN8
img_red[0] => Mult1.IN7
img_red[0] => rgb_r_m2[10].DATAIN
img_red[1] => Mult0.IN7
img_red[1] => Mult1.IN6
img_red[1] => rgb_r_m2[11].DATAIN
img_red[2] => Mult0.IN13
img_red[2] => Mult1.IN12
img_red[2] => rgb_r_m2[7].DATAIN
img_red[2] => Mult0.IN14
img_red[2] => Mult1.IN13
img_red[2] => rgb_r_m2[12].DATAIN
img_red[3] => Mult0.IN11
img_red[3] => Mult1.IN10
img_red[3] => rgb_r_m2[8].DATAIN
img_red[3] => Mult0.IN12
img_red[3] => Mult1.IN11
img_red[3] => rgb_r_m2[13].DATAIN
img_red[4] => Mult0.IN9
img_red[4] => Mult1.IN8
img_red[4] => rgb_r_m2[9].DATAIN
img_red[4] => Mult0.IN10
img_red[4] => Mult1.IN9
img_red[4] => rgb_r_m2[14].DATAIN
img_green[0] => Mult2.IN11
img_green[0] => Mult3.IN10
img_green[0] => Mult4.IN10
img_green[1] => Mult2.IN10
img_green[1] => Mult3.IN9
img_green[1] => Mult4.IN9
img_green[2] => Mult2.IN9
img_green[2] => Mult3.IN8
img_green[2] => Mult4.IN8
img_green[3] => Mult2.IN8
img_green[3] => Mult3.IN7
img_green[3] => Mult4.IN7
img_green[4] => Mult2.IN14
img_green[4] => Mult3.IN13
img_green[4] => Mult4.IN13
img_green[4] => Mult2.IN15
img_green[4] => Mult3.IN14
img_green[4] => Mult4.IN14
img_green[5] => Mult2.IN12
img_green[5] => Mult3.IN11
img_green[5] => Mult4.IN11
img_green[5] => Mult2.IN13
img_green[5] => Mult3.IN12
img_green[5] => Mult4.IN12
img_blue[0] => Mult5.IN6
img_blue[0] => Mult6.IN6
img_blue[0] => rgb_b_m1[10].DATAIN
img_blue[1] => Mult5.IN5
img_blue[1] => Mult6.IN5
img_blue[1] => rgb_b_m1[11].DATAIN
img_blue[2] => Mult5.IN11
img_blue[2] => Mult6.IN11
img_blue[2] => rgb_b_m1[7].DATAIN
img_blue[2] => Mult5.IN12
img_blue[2] => Mult6.IN12
img_blue[2] => rgb_b_m1[12].DATAIN
img_blue[3] => Mult5.IN9
img_blue[3] => Mult6.IN9
img_blue[3] => rgb_b_m1[8].DATAIN
img_blue[3] => Mult5.IN10
img_blue[3] => Mult6.IN10
img_blue[3] => rgb_b_m1[13].DATAIN
img_blue[4] => Mult5.IN7
img_blue[4] => Mult6.IN7
img_blue[4] => rgb_b_m1[9].DATAIN
img_blue[4] => Mult5.IN8
img_blue[4] => Mult6.IN8
img_blue[4] => rgb_b_m1[14].DATAIN
out_a[0] => Equal0.IN2
out_a[1] => Equal0.IN1
out_a[2] => Equal0.IN0
out_a[3] => Equal0.IN3
post_frame_vsync <= pre_frame_vsync_d[2].DB_MAX_OUTPUT_PORT_TYPE
post_frame_hsync <= pre_frame_hsync_d[2].DB_MAX_OUTPUT_PORT_TYPE
post_frame_de <= pre_frame_de_d[2].DB_MAX_OUTPUT_PORT_TYPE
img_y[0] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[1] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[2] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[3] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[4] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[5] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[6] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[7] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_cb[0] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[1] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[2] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[3] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[4] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[5] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[6] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[7] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cr[0] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[1] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[2] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[3] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[4] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[5] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[6] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[7] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter
clk => clk.IN2
rst_n => rst_n.IN2
pe_frame_vsync => pe_frame_vsync.IN1
pe_frame_href => pe_frame_href.IN1
pe_frame_clken => pe_frame_clken.IN1
pe_img_Y[0] => pe_img_Y[0].IN1
pe_img_Y[1] => pe_img_Y[1].IN1
pe_img_Y[2] => pe_img_Y[2].IN1
pe_img_Y[3] => pe_img_Y[3].IN1
pe_img_Y[4] => pe_img_Y[4].IN1
pe_img_Y[5] => pe_img_Y[5].IN1
pe_img_Y[6] => pe_img_Y[6].IN1
pe_img_Y[7] => pe_img_Y[7].IN1
pos_frame_vsync <= Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median.pos_median_vsync
pos_frame_href <= Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median.pos_median_href
pos_frame_clken <= Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median.pos_median_clken
pos_img_Y[0] <= pos_img_Y.DB_MAX_OUTPUT_PORT_TYPE
pos_img_Y[1] <= pos_img_Y.DB_MAX_OUTPUT_PORT_TYPE
pos_img_Y[2] <= pos_img_Y.DB_MAX_OUTPUT_PORT_TYPE
pos_img_Y[3] <= pos_img_Y.DB_MAX_OUTPUT_PORT_TYPE
pos_img_Y[4] <= pos_img_Y.DB_MAX_OUTPUT_PORT_TYPE
pos_img_Y[5] <= pos_img_Y.DB_MAX_OUTPUT_PORT_TYPE
pos_img_Y[6] <= pos_img_Y.DB_MAX_OUTPUT_PORT_TYPE
pos_img_Y[7] <= pos_img_Y.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median
clk => clk.IN1
rst_n => matrix_p33[0]~reg0.ACLR
rst_n => matrix_p33[1]~reg0.ACLR
rst_n => matrix_p33[2]~reg0.ACLR
rst_n => matrix_p33[3]~reg0.ACLR
rst_n => matrix_p33[4]~reg0.ACLR
rst_n => matrix_p33[5]~reg0.ACLR
rst_n => matrix_p33[6]~reg0.ACLR
rst_n => matrix_p33[7]~reg0.ACLR
rst_n => matrix_p32[0]~reg0.ACLR
rst_n => matrix_p32[1]~reg0.ACLR
rst_n => matrix_p32[2]~reg0.ACLR
rst_n => matrix_p32[3]~reg0.ACLR
rst_n => matrix_p32[4]~reg0.ACLR
rst_n => matrix_p32[5]~reg0.ACLR
rst_n => matrix_p32[6]~reg0.ACLR
rst_n => matrix_p32[7]~reg0.ACLR
rst_n => matrix_p31[0]~reg0.ACLR
rst_n => matrix_p31[1]~reg0.ACLR
rst_n => matrix_p31[2]~reg0.ACLR
rst_n => matrix_p31[3]~reg0.ACLR
rst_n => matrix_p31[4]~reg0.ACLR
rst_n => matrix_p31[5]~reg0.ACLR
rst_n => matrix_p31[6]~reg0.ACLR
rst_n => matrix_p31[7]~reg0.ACLR
rst_n => matrix_p23[0]~reg0.ACLR
rst_n => matrix_p23[1]~reg0.ACLR
rst_n => matrix_p23[2]~reg0.ACLR
rst_n => matrix_p23[3]~reg0.ACLR
rst_n => matrix_p23[4]~reg0.ACLR
rst_n => matrix_p23[5]~reg0.ACLR
rst_n => matrix_p23[6]~reg0.ACLR
rst_n => matrix_p23[7]~reg0.ACLR
rst_n => matrix_p22[0]~reg0.ACLR
rst_n => matrix_p22[1]~reg0.ACLR
rst_n => matrix_p22[2]~reg0.ACLR
rst_n => matrix_p22[3]~reg0.ACLR
rst_n => matrix_p22[4]~reg0.ACLR
rst_n => matrix_p22[5]~reg0.ACLR
rst_n => matrix_p22[6]~reg0.ACLR
rst_n => matrix_p22[7]~reg0.ACLR
rst_n => matrix_p21[0]~reg0.ACLR
rst_n => matrix_p21[1]~reg0.ACLR
rst_n => matrix_p21[2]~reg0.ACLR
rst_n => matrix_p21[3]~reg0.ACLR
rst_n => matrix_p21[4]~reg0.ACLR
rst_n => matrix_p21[5]~reg0.ACLR
rst_n => matrix_p21[6]~reg0.ACLR
rst_n => matrix_p21[7]~reg0.ACLR
rst_n => matrix_p13[0]~reg0.ACLR
rst_n => matrix_p13[1]~reg0.ACLR
rst_n => matrix_p13[2]~reg0.ACLR
rst_n => matrix_p13[3]~reg0.ACLR
rst_n => matrix_p13[4]~reg0.ACLR
rst_n => matrix_p13[5]~reg0.ACLR
rst_n => matrix_p13[6]~reg0.ACLR
rst_n => matrix_p13[7]~reg0.ACLR
rst_n => matrix_p12[0]~reg0.ACLR
rst_n => matrix_p12[1]~reg0.ACLR
rst_n => matrix_p12[2]~reg0.ACLR
rst_n => matrix_p12[3]~reg0.ACLR
rst_n => matrix_p12[4]~reg0.ACLR
rst_n => matrix_p12[5]~reg0.ACLR
rst_n => matrix_p12[6]~reg0.ACLR
rst_n => matrix_p12[7]~reg0.ACLR
rst_n => matrix_p11[0]~reg0.ACLR
rst_n => matrix_p11[1]~reg0.ACLR
rst_n => matrix_p11[2]~reg0.ACLR
rst_n => matrix_p11[3]~reg0.ACLR
rst_n => matrix_p11[4]~reg0.ACLR
rst_n => matrix_p11[5]~reg0.ACLR
rst_n => matrix_p11[6]~reg0.ACLR
rst_n => matrix_p11[7]~reg0.ACLR
rst_n => per_frame_clken_r[0].ACLR
rst_n => per_frame_clken_r[1].ACLR
rst_n => per_frame_href_r[0].ACLR
rst_n => per_frame_href_r[1].ACLR
rst_n => per_frame_vsync_r[0].ACLR
rst_n => per_frame_vsync_r[1].ACLR
rst_n => row3_data[0].ACLR
rst_n => row3_data[1].ACLR
rst_n => row3_data[2].ACLR
rst_n => row3_data[3].ACLR
rst_n => row3_data[4].ACLR
rst_n => row3_data[5].ACLR
rst_n => row3_data[6].ACLR
rst_n => row3_data[7].ACLR
per_frame_vsync => per_frame_vsync_r[0].DATAIN
per_frame_href => per_frame_href.IN1
per_frame_clken => per_frame_clken.IN1
per_img_Y[0] => per_img_Y[0].IN1
per_img_Y[1] => per_img_Y[1].IN1
per_img_Y[2] => per_img_Y[2].IN1
per_img_Y[3] => per_img_Y[3].IN1
per_img_Y[4] => per_img_Y[4].IN1
per_img_Y[5] => per_img_Y[5].IN1
per_img_Y[6] => per_img_Y[6].IN1
per_img_Y[7] => per_img_Y[7].IN1
matrix_frame_vsync <= per_frame_vsync_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_href <= per_frame_href_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_clken <= per_frame_clken_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[0] <= matrix_p11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[1] <= matrix_p11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[2] <= matrix_p11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[3] <= matrix_p11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[4] <= matrix_p11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[5] <= matrix_p11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[6] <= matrix_p11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[7] <= matrix_p11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[0] <= matrix_p12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[1] <= matrix_p12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[2] <= matrix_p12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[3] <= matrix_p12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[4] <= matrix_p12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[5] <= matrix_p12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[6] <= matrix_p12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[7] <= matrix_p12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[0] <= matrix_p13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[1] <= matrix_p13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[2] <= matrix_p13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[3] <= matrix_p13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[4] <= matrix_p13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[5] <= matrix_p13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[6] <= matrix_p13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[7] <= matrix_p13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[0] <= matrix_p21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[1] <= matrix_p21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[2] <= matrix_p21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[3] <= matrix_p21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[4] <= matrix_p21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[5] <= matrix_p21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[6] <= matrix_p21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[7] <= matrix_p21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[0] <= matrix_p22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[1] <= matrix_p22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[2] <= matrix_p22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[3] <= matrix_p22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[4] <= matrix_p22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[5] <= matrix_p22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[6] <= matrix_p22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[7] <= matrix_p22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[0] <= matrix_p23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[1] <= matrix_p23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[2] <= matrix_p23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[3] <= matrix_p23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[4] <= matrix_p23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[5] <= matrix_p23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[6] <= matrix_p23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[7] <= matrix_p23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[0] <= matrix_p31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[1] <= matrix_p31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[2] <= matrix_p31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[3] <= matrix_p31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[4] <= matrix_p31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[5] <= matrix_p31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[6] <= matrix_p31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[7] <= matrix_p31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[0] <= matrix_p32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[1] <= matrix_p32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[2] <= matrix_p32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[3] <= matrix_p32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[4] <= matrix_p32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[5] <= matrix_p32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[6] <= matrix_p32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[7] <= matrix_p32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[0] <= matrix_p33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[1] <= matrix_p33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[2] <= matrix_p33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[3] <= matrix_p33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[4] <= matrix_p33[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[5] <= matrix_p33[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[6] <= matrix_p33[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[7] <= matrix_p33[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit
clock => clock.IN2
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => clken_dly[0].DATAIN
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
shiftin[0] => shiftin_d0[0].DATAIN
shiftin[1] => shiftin_d0[1].DATAIN
shiftin[2] => shiftin_d0[2].DATAIN
shiftin[3] => shiftin_d0[3].DATAIN
shiftin[4] => shiftin_d0[4].DATAIN
shiftin[5] => shiftin_d0[5].DATAIN
shiftin[6] => shiftin_d0[6].DATAIN
shiftin[7] => shiftin_d0[7].DATAIN
taps0x[0] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[1] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[2] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[3] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[4] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[5] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[6] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[7] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps1x[0] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[1] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[2] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[3] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[4] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[5] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[6] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[7] <= blk_mem_gen_0:u_ram_1024x8_2.q


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component
wren_a => altsyncram_dhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_dhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_dhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_dhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_dhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_dhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_dhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_dhn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_dhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_dhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_dhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_dhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_dhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_dhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_dhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_dhn1:auto_generated.address_a[7]
address_a[8] => altsyncram_dhn1:auto_generated.address_a[8]
address_a[9] => altsyncram_dhn1:auto_generated.address_a[9]
address_b[0] => altsyncram_dhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_dhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_dhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_dhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_dhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_dhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_dhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_dhn1:auto_generated.address_b[7]
address_b[8] => altsyncram_dhn1:auto_generated.address_b[8]
address_b[9] => altsyncram_dhn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_dhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dhn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component
wren_a => altsyncram_dhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_dhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_dhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_dhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_dhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_dhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_dhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_dhn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_dhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_dhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_dhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_dhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_dhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_dhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_dhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_dhn1:auto_generated.address_a[7]
address_a[8] => altsyncram_dhn1:auto_generated.address_a[8]
address_a[9] => altsyncram_dhn1:auto_generated.address_a[9]
address_b[0] => altsyncram_dhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_dhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_dhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_dhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_dhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_dhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_dhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_dhn1:auto_generated.address_b[7]
address_b[8] => altsyncram_dhn1:auto_generated.address_b[8]
address_b[9] => altsyncram_dhn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_dhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dhn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median
clk => clk.IN7
rst_n => rst_n.IN7
median_frame_vsync => median_frame_vsync_r[0].DATAIN
median_frame_href => median_frame_href_r[0].DATAIN
median_frame_clken => median_frame_clken_r[0].DATAIN
data11[0] => data11[0].IN1
data11[1] => data11[1].IN1
data11[2] => data11[2].IN1
data11[3] => data11[3].IN1
data11[4] => data11[4].IN1
data11[5] => data11[5].IN1
data11[6] => data11[6].IN1
data11[7] => data11[7].IN1
data12[0] => data12[0].IN1
data12[1] => data12[1].IN1
data12[2] => data12[2].IN1
data12[3] => data12[3].IN1
data12[4] => data12[4].IN1
data12[5] => data12[5].IN1
data12[6] => data12[6].IN1
data12[7] => data12[7].IN1
data13[0] => data13[0].IN1
data13[1] => data13[1].IN1
data13[2] => data13[2].IN1
data13[3] => data13[3].IN1
data13[4] => data13[4].IN1
data13[5] => data13[5].IN1
data13[6] => data13[6].IN1
data13[7] => data13[7].IN1
data21[0] => data21[0].IN1
data21[1] => data21[1].IN1
data21[2] => data21[2].IN1
data21[3] => data21[3].IN1
data21[4] => data21[4].IN1
data21[5] => data21[5].IN1
data21[6] => data21[6].IN1
data21[7] => data21[7].IN1
data22[0] => data22[0].IN1
data22[1] => data22[1].IN1
data22[2] => data22[2].IN1
data22[3] => data22[3].IN1
data22[4] => data22[4].IN1
data22[5] => data22[5].IN1
data22[6] => data22[6].IN1
data22[7] => data22[7].IN1
data23[0] => data23[0].IN1
data23[1] => data23[1].IN1
data23[2] => data23[2].IN1
data23[3] => data23[3].IN1
data23[4] => data23[4].IN1
data23[5] => data23[5].IN1
data23[6] => data23[6].IN1
data23[7] => data23[7].IN1
data31[0] => data31[0].IN1
data31[1] => data31[1].IN1
data31[2] => data31[2].IN1
data31[3] => data31[3].IN1
data31[4] => data31[4].IN1
data31[5] => data31[5].IN1
data31[6] => data31[6].IN1
data31[7] => data31[7].IN1
data32[0] => data32[0].IN1
data32[1] => data32[1].IN1
data32[2] => data32[2].IN1
data32[3] => data32[3].IN1
data32[4] => data32[4].IN1
data32[5] => data32[5].IN1
data32[6] => data32[6].IN1
data32[7] => data32[7].IN1
data33[0] => data33[0].IN1
data33[1] => data33[1].IN1
data33[2] => data33[2].IN1
data33[3] => data33[3].IN1
data33[4] => data33[4].IN1
data33[5] => data33[5].IN1
data33[6] => data33[6].IN1
data33[7] => data33[7].IN1
target_data[0] <= Sort3:u_Sort3_7.mid_data
target_data[1] <= Sort3:u_Sort3_7.mid_data
target_data[2] <= Sort3:u_Sort3_7.mid_data
target_data[3] <= Sort3:u_Sort3_7.mid_data
target_data[4] <= Sort3:u_Sort3_7.mid_data
target_data[5] <= Sort3:u_Sort3_7.mid_data
target_data[6] <= Sort3:u_Sort3_7.mid_data
target_data[7] <= Sort3:u_Sort3_7.mid_data
pos_median_vsync <= median_frame_vsync_r[2].DB_MAX_OUTPUT_PORT_TYPE
pos_median_href <= median_frame_href_r[2].DB_MAX_OUTPUT_PORT_TYPE
pos_median_clken <= median_frame_clken_r[2].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
data1[0] => LessThan0.IN8
data1[0] => LessThan1.IN8
data1[0] => LessThan2.IN8
data1[0] => max_data.DATAB
data1[0] => LessThan4.IN8
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN7
data1[1] => LessThan1.IN7
data1[1] => LessThan2.IN7
data1[1] => max_data.DATAB
data1[1] => LessThan4.IN7
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN6
data1[2] => LessThan1.IN6
data1[2] => LessThan2.IN6
data1[2] => max_data.DATAB
data1[2] => LessThan4.IN6
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN5
data1[3] => LessThan1.IN5
data1[3] => LessThan2.IN5
data1[3] => max_data.DATAB
data1[3] => LessThan4.IN5
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN4
data1[4] => LessThan1.IN4
data1[4] => LessThan2.IN4
data1[4] => max_data.DATAB
data1[4] => LessThan4.IN4
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN3
data1[5] => LessThan1.IN3
data1[5] => LessThan2.IN3
data1[5] => max_data.DATAB
data1[5] => LessThan4.IN3
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN2
data1[6] => LessThan1.IN2
data1[6] => LessThan2.IN2
data1[6] => max_data.DATAB
data1[6] => LessThan4.IN2
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN1
data1[7] => LessThan1.IN1
data1[7] => LessThan2.IN1
data1[7] => max_data.DATAB
data1[7] => LessThan4.IN1
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data2[0] => LessThan0.IN16
data2[0] => LessThan2.IN16
data2[0] => LessThan3.IN8
data2[0] => max_data.DATAB
data2[0] => LessThan5.IN8
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN15
data2[1] => LessThan2.IN15
data2[1] => LessThan3.IN7
data2[1] => max_data.DATAB
data2[1] => LessThan5.IN7
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN14
data2[2] => LessThan2.IN14
data2[2] => LessThan3.IN6
data2[2] => max_data.DATAB
data2[2] => LessThan5.IN6
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN13
data2[3] => LessThan2.IN13
data2[3] => LessThan3.IN5
data2[3] => max_data.DATAB
data2[3] => LessThan5.IN5
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN12
data2[4] => LessThan2.IN12
data2[4] => LessThan3.IN4
data2[4] => max_data.DATAB
data2[4] => LessThan5.IN4
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN11
data2[5] => LessThan2.IN11
data2[5] => LessThan3.IN3
data2[5] => max_data.DATAB
data2[5] => LessThan5.IN3
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN10
data2[6] => LessThan2.IN10
data2[6] => LessThan3.IN2
data2[6] => max_data.DATAB
data2[6] => LessThan5.IN2
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN9
data2[7] => LessThan2.IN9
data2[7] => LessThan3.IN1
data2[7] => max_data.DATAB
data2[7] => LessThan5.IN1
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data3[0] => LessThan1.IN16
data3[0] => LessThan3.IN16
data3[0] => max_data.DATAA
data3[0] => LessThan4.IN16
data3[0] => LessThan5.IN16
data3[0] => mid_data.DATAA
data3[0] => min_data.DATAA
data3[1] => LessThan1.IN15
data3[1] => LessThan3.IN15
data3[1] => max_data.DATAA
data3[1] => LessThan4.IN15
data3[1] => LessThan5.IN15
data3[1] => mid_data.DATAA
data3[1] => min_data.DATAA
data3[2] => LessThan1.IN14
data3[2] => LessThan3.IN14
data3[2] => max_data.DATAA
data3[2] => LessThan4.IN14
data3[2] => LessThan5.IN14
data3[2] => mid_data.DATAA
data3[2] => min_data.DATAA
data3[3] => LessThan1.IN13
data3[3] => LessThan3.IN13
data3[3] => max_data.DATAA
data3[3] => LessThan4.IN13
data3[3] => LessThan5.IN13
data3[3] => mid_data.DATAA
data3[3] => min_data.DATAA
data3[4] => LessThan1.IN12
data3[4] => LessThan3.IN12
data3[4] => max_data.DATAA
data3[4] => LessThan4.IN12
data3[4] => LessThan5.IN12
data3[4] => mid_data.DATAA
data3[4] => min_data.DATAA
data3[5] => LessThan1.IN11
data3[5] => LessThan3.IN11
data3[5] => max_data.DATAA
data3[5] => LessThan4.IN11
data3[5] => LessThan5.IN11
data3[5] => mid_data.DATAA
data3[5] => min_data.DATAA
data3[6] => LessThan1.IN10
data3[6] => LessThan3.IN10
data3[6] => max_data.DATAA
data3[6] => LessThan4.IN10
data3[6] => LessThan5.IN10
data3[6] => mid_data.DATAA
data3[6] => min_data.DATAA
data3[7] => LessThan1.IN9
data3[7] => LessThan3.IN9
data3[7] => max_data.DATAA
data3[7] => LessThan4.IN9
data3[7] => LessThan5.IN9
data3[7] => mid_data.DATAA
data3[7] => min_data.DATAA
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
data1[0] => LessThan0.IN8
data1[0] => LessThan1.IN8
data1[0] => LessThan2.IN8
data1[0] => max_data.DATAB
data1[0] => LessThan4.IN8
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN7
data1[1] => LessThan1.IN7
data1[1] => LessThan2.IN7
data1[1] => max_data.DATAB
data1[1] => LessThan4.IN7
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN6
data1[2] => LessThan1.IN6
data1[2] => LessThan2.IN6
data1[2] => max_data.DATAB
data1[2] => LessThan4.IN6
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN5
data1[3] => LessThan1.IN5
data1[3] => LessThan2.IN5
data1[3] => max_data.DATAB
data1[3] => LessThan4.IN5
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN4
data1[4] => LessThan1.IN4
data1[4] => LessThan2.IN4
data1[4] => max_data.DATAB
data1[4] => LessThan4.IN4
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN3
data1[5] => LessThan1.IN3
data1[5] => LessThan2.IN3
data1[5] => max_data.DATAB
data1[5] => LessThan4.IN3
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN2
data1[6] => LessThan1.IN2
data1[6] => LessThan2.IN2
data1[6] => max_data.DATAB
data1[6] => LessThan4.IN2
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN1
data1[7] => LessThan1.IN1
data1[7] => LessThan2.IN1
data1[7] => max_data.DATAB
data1[7] => LessThan4.IN1
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data2[0] => LessThan0.IN16
data2[0] => LessThan2.IN16
data2[0] => LessThan3.IN8
data2[0] => max_data.DATAB
data2[0] => LessThan5.IN8
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN15
data2[1] => LessThan2.IN15
data2[1] => LessThan3.IN7
data2[1] => max_data.DATAB
data2[1] => LessThan5.IN7
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN14
data2[2] => LessThan2.IN14
data2[2] => LessThan3.IN6
data2[2] => max_data.DATAB
data2[2] => LessThan5.IN6
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN13
data2[3] => LessThan2.IN13
data2[3] => LessThan3.IN5
data2[3] => max_data.DATAB
data2[3] => LessThan5.IN5
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN12
data2[4] => LessThan2.IN12
data2[4] => LessThan3.IN4
data2[4] => max_data.DATAB
data2[4] => LessThan5.IN4
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN11
data2[5] => LessThan2.IN11
data2[5] => LessThan3.IN3
data2[5] => max_data.DATAB
data2[5] => LessThan5.IN3
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN10
data2[6] => LessThan2.IN10
data2[6] => LessThan3.IN2
data2[6] => max_data.DATAB
data2[6] => LessThan5.IN2
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN9
data2[7] => LessThan2.IN9
data2[7] => LessThan3.IN1
data2[7] => max_data.DATAB
data2[7] => LessThan5.IN1
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data3[0] => LessThan1.IN16
data3[0] => LessThan3.IN16
data3[0] => max_data.DATAA
data3[0] => LessThan4.IN16
data3[0] => LessThan5.IN16
data3[0] => mid_data.DATAA
data3[0] => min_data.DATAA
data3[1] => LessThan1.IN15
data3[1] => LessThan3.IN15
data3[1] => max_data.DATAA
data3[1] => LessThan4.IN15
data3[1] => LessThan5.IN15
data3[1] => mid_data.DATAA
data3[1] => min_data.DATAA
data3[2] => LessThan1.IN14
data3[2] => LessThan3.IN14
data3[2] => max_data.DATAA
data3[2] => LessThan4.IN14
data3[2] => LessThan5.IN14
data3[2] => mid_data.DATAA
data3[2] => min_data.DATAA
data3[3] => LessThan1.IN13
data3[3] => LessThan3.IN13
data3[3] => max_data.DATAA
data3[3] => LessThan4.IN13
data3[3] => LessThan5.IN13
data3[3] => mid_data.DATAA
data3[3] => min_data.DATAA
data3[4] => LessThan1.IN12
data3[4] => LessThan3.IN12
data3[4] => max_data.DATAA
data3[4] => LessThan4.IN12
data3[4] => LessThan5.IN12
data3[4] => mid_data.DATAA
data3[4] => min_data.DATAA
data3[5] => LessThan1.IN11
data3[5] => LessThan3.IN11
data3[5] => max_data.DATAA
data3[5] => LessThan4.IN11
data3[5] => LessThan5.IN11
data3[5] => mid_data.DATAA
data3[5] => min_data.DATAA
data3[6] => LessThan1.IN10
data3[6] => LessThan3.IN10
data3[6] => max_data.DATAA
data3[6] => LessThan4.IN10
data3[6] => LessThan5.IN10
data3[6] => mid_data.DATAA
data3[6] => min_data.DATAA
data3[7] => LessThan1.IN9
data3[7] => LessThan3.IN9
data3[7] => max_data.DATAA
data3[7] => LessThan4.IN9
data3[7] => LessThan5.IN9
data3[7] => mid_data.DATAA
data3[7] => min_data.DATAA
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
data1[0] => LessThan0.IN8
data1[0] => LessThan1.IN8
data1[0] => LessThan2.IN8
data1[0] => max_data.DATAB
data1[0] => LessThan4.IN8
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN7
data1[1] => LessThan1.IN7
data1[1] => LessThan2.IN7
data1[1] => max_data.DATAB
data1[1] => LessThan4.IN7
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN6
data1[2] => LessThan1.IN6
data1[2] => LessThan2.IN6
data1[2] => max_data.DATAB
data1[2] => LessThan4.IN6
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN5
data1[3] => LessThan1.IN5
data1[3] => LessThan2.IN5
data1[3] => max_data.DATAB
data1[3] => LessThan4.IN5
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN4
data1[4] => LessThan1.IN4
data1[4] => LessThan2.IN4
data1[4] => max_data.DATAB
data1[4] => LessThan4.IN4
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN3
data1[5] => LessThan1.IN3
data1[5] => LessThan2.IN3
data1[5] => max_data.DATAB
data1[5] => LessThan4.IN3
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN2
data1[6] => LessThan1.IN2
data1[6] => LessThan2.IN2
data1[6] => max_data.DATAB
data1[6] => LessThan4.IN2
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN1
data1[7] => LessThan1.IN1
data1[7] => LessThan2.IN1
data1[7] => max_data.DATAB
data1[7] => LessThan4.IN1
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data2[0] => LessThan0.IN16
data2[0] => LessThan2.IN16
data2[0] => LessThan3.IN8
data2[0] => max_data.DATAB
data2[0] => LessThan5.IN8
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN15
data2[1] => LessThan2.IN15
data2[1] => LessThan3.IN7
data2[1] => max_data.DATAB
data2[1] => LessThan5.IN7
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN14
data2[2] => LessThan2.IN14
data2[2] => LessThan3.IN6
data2[2] => max_data.DATAB
data2[2] => LessThan5.IN6
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN13
data2[3] => LessThan2.IN13
data2[3] => LessThan3.IN5
data2[3] => max_data.DATAB
data2[3] => LessThan5.IN5
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN12
data2[4] => LessThan2.IN12
data2[4] => LessThan3.IN4
data2[4] => max_data.DATAB
data2[4] => LessThan5.IN4
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN11
data2[5] => LessThan2.IN11
data2[5] => LessThan3.IN3
data2[5] => max_data.DATAB
data2[5] => LessThan5.IN3
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN10
data2[6] => LessThan2.IN10
data2[6] => LessThan3.IN2
data2[6] => max_data.DATAB
data2[6] => LessThan5.IN2
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN9
data2[7] => LessThan2.IN9
data2[7] => LessThan3.IN1
data2[7] => max_data.DATAB
data2[7] => LessThan5.IN1
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data3[0] => LessThan1.IN16
data3[0] => LessThan3.IN16
data3[0] => max_data.DATAA
data3[0] => LessThan4.IN16
data3[0] => LessThan5.IN16
data3[0] => mid_data.DATAA
data3[0] => min_data.DATAA
data3[1] => LessThan1.IN15
data3[1] => LessThan3.IN15
data3[1] => max_data.DATAA
data3[1] => LessThan4.IN15
data3[1] => LessThan5.IN15
data3[1] => mid_data.DATAA
data3[1] => min_data.DATAA
data3[2] => LessThan1.IN14
data3[2] => LessThan3.IN14
data3[2] => max_data.DATAA
data3[2] => LessThan4.IN14
data3[2] => LessThan5.IN14
data3[2] => mid_data.DATAA
data3[2] => min_data.DATAA
data3[3] => LessThan1.IN13
data3[3] => LessThan3.IN13
data3[3] => max_data.DATAA
data3[3] => LessThan4.IN13
data3[3] => LessThan5.IN13
data3[3] => mid_data.DATAA
data3[3] => min_data.DATAA
data3[4] => LessThan1.IN12
data3[4] => LessThan3.IN12
data3[4] => max_data.DATAA
data3[4] => LessThan4.IN12
data3[4] => LessThan5.IN12
data3[4] => mid_data.DATAA
data3[4] => min_data.DATAA
data3[5] => LessThan1.IN11
data3[5] => LessThan3.IN11
data3[5] => max_data.DATAA
data3[5] => LessThan4.IN11
data3[5] => LessThan5.IN11
data3[5] => mid_data.DATAA
data3[5] => min_data.DATAA
data3[6] => LessThan1.IN10
data3[6] => LessThan3.IN10
data3[6] => max_data.DATAA
data3[6] => LessThan4.IN10
data3[6] => LessThan5.IN10
data3[6] => mid_data.DATAA
data3[6] => min_data.DATAA
data3[7] => LessThan1.IN9
data3[7] => LessThan3.IN9
data3[7] => max_data.DATAA
data3[7] => LessThan4.IN9
data3[7] => LessThan5.IN9
data3[7] => mid_data.DATAA
data3[7] => min_data.DATAA
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
data1[0] => LessThan0.IN8
data1[0] => LessThan1.IN8
data1[0] => LessThan2.IN8
data1[0] => max_data.DATAB
data1[0] => LessThan4.IN8
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN7
data1[1] => LessThan1.IN7
data1[1] => LessThan2.IN7
data1[1] => max_data.DATAB
data1[1] => LessThan4.IN7
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN6
data1[2] => LessThan1.IN6
data1[2] => LessThan2.IN6
data1[2] => max_data.DATAB
data1[2] => LessThan4.IN6
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN5
data1[3] => LessThan1.IN5
data1[3] => LessThan2.IN5
data1[3] => max_data.DATAB
data1[3] => LessThan4.IN5
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN4
data1[4] => LessThan1.IN4
data1[4] => LessThan2.IN4
data1[4] => max_data.DATAB
data1[4] => LessThan4.IN4
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN3
data1[5] => LessThan1.IN3
data1[5] => LessThan2.IN3
data1[5] => max_data.DATAB
data1[5] => LessThan4.IN3
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN2
data1[6] => LessThan1.IN2
data1[6] => LessThan2.IN2
data1[6] => max_data.DATAB
data1[6] => LessThan4.IN2
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN1
data1[7] => LessThan1.IN1
data1[7] => LessThan2.IN1
data1[7] => max_data.DATAB
data1[7] => LessThan4.IN1
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data2[0] => LessThan0.IN16
data2[0] => LessThan2.IN16
data2[0] => LessThan3.IN8
data2[0] => max_data.DATAB
data2[0] => LessThan5.IN8
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN15
data2[1] => LessThan2.IN15
data2[1] => LessThan3.IN7
data2[1] => max_data.DATAB
data2[1] => LessThan5.IN7
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN14
data2[2] => LessThan2.IN14
data2[2] => LessThan3.IN6
data2[2] => max_data.DATAB
data2[2] => LessThan5.IN6
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN13
data2[3] => LessThan2.IN13
data2[3] => LessThan3.IN5
data2[3] => max_data.DATAB
data2[3] => LessThan5.IN5
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN12
data2[4] => LessThan2.IN12
data2[4] => LessThan3.IN4
data2[4] => max_data.DATAB
data2[4] => LessThan5.IN4
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN11
data2[5] => LessThan2.IN11
data2[5] => LessThan3.IN3
data2[5] => max_data.DATAB
data2[5] => LessThan5.IN3
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN10
data2[6] => LessThan2.IN10
data2[6] => LessThan3.IN2
data2[6] => max_data.DATAB
data2[6] => LessThan5.IN2
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN9
data2[7] => LessThan2.IN9
data2[7] => LessThan3.IN1
data2[7] => max_data.DATAB
data2[7] => LessThan5.IN1
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data3[0] => LessThan1.IN16
data3[0] => LessThan3.IN16
data3[0] => max_data.DATAA
data3[0] => LessThan4.IN16
data3[0] => LessThan5.IN16
data3[0] => mid_data.DATAA
data3[0] => min_data.DATAA
data3[1] => LessThan1.IN15
data3[1] => LessThan3.IN15
data3[1] => max_data.DATAA
data3[1] => LessThan4.IN15
data3[1] => LessThan5.IN15
data3[1] => mid_data.DATAA
data3[1] => min_data.DATAA
data3[2] => LessThan1.IN14
data3[2] => LessThan3.IN14
data3[2] => max_data.DATAA
data3[2] => LessThan4.IN14
data3[2] => LessThan5.IN14
data3[2] => mid_data.DATAA
data3[2] => min_data.DATAA
data3[3] => LessThan1.IN13
data3[3] => LessThan3.IN13
data3[3] => max_data.DATAA
data3[3] => LessThan4.IN13
data3[3] => LessThan5.IN13
data3[3] => mid_data.DATAA
data3[3] => min_data.DATAA
data3[4] => LessThan1.IN12
data3[4] => LessThan3.IN12
data3[4] => max_data.DATAA
data3[4] => LessThan4.IN12
data3[4] => LessThan5.IN12
data3[4] => mid_data.DATAA
data3[4] => min_data.DATAA
data3[5] => LessThan1.IN11
data3[5] => LessThan3.IN11
data3[5] => max_data.DATAA
data3[5] => LessThan4.IN11
data3[5] => LessThan5.IN11
data3[5] => mid_data.DATAA
data3[5] => min_data.DATAA
data3[6] => LessThan1.IN10
data3[6] => LessThan3.IN10
data3[6] => max_data.DATAA
data3[6] => LessThan4.IN10
data3[6] => LessThan5.IN10
data3[6] => mid_data.DATAA
data3[6] => min_data.DATAA
data3[7] => LessThan1.IN9
data3[7] => LessThan3.IN9
data3[7] => max_data.DATAA
data3[7] => LessThan4.IN9
data3[7] => LessThan5.IN9
data3[7] => mid_data.DATAA
data3[7] => min_data.DATAA
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
data1[0] => LessThan0.IN8
data1[0] => LessThan1.IN8
data1[0] => LessThan2.IN8
data1[0] => max_data.DATAB
data1[0] => LessThan4.IN8
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN7
data1[1] => LessThan1.IN7
data1[1] => LessThan2.IN7
data1[1] => max_data.DATAB
data1[1] => LessThan4.IN7
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN6
data1[2] => LessThan1.IN6
data1[2] => LessThan2.IN6
data1[2] => max_data.DATAB
data1[2] => LessThan4.IN6
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN5
data1[3] => LessThan1.IN5
data1[3] => LessThan2.IN5
data1[3] => max_data.DATAB
data1[3] => LessThan4.IN5
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN4
data1[4] => LessThan1.IN4
data1[4] => LessThan2.IN4
data1[4] => max_data.DATAB
data1[4] => LessThan4.IN4
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN3
data1[5] => LessThan1.IN3
data1[5] => LessThan2.IN3
data1[5] => max_data.DATAB
data1[5] => LessThan4.IN3
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN2
data1[6] => LessThan1.IN2
data1[6] => LessThan2.IN2
data1[6] => max_data.DATAB
data1[6] => LessThan4.IN2
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN1
data1[7] => LessThan1.IN1
data1[7] => LessThan2.IN1
data1[7] => max_data.DATAB
data1[7] => LessThan4.IN1
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data2[0] => LessThan0.IN16
data2[0] => LessThan2.IN16
data2[0] => LessThan3.IN8
data2[0] => max_data.DATAB
data2[0] => LessThan5.IN8
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN15
data2[1] => LessThan2.IN15
data2[1] => LessThan3.IN7
data2[1] => max_data.DATAB
data2[1] => LessThan5.IN7
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN14
data2[2] => LessThan2.IN14
data2[2] => LessThan3.IN6
data2[2] => max_data.DATAB
data2[2] => LessThan5.IN6
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN13
data2[3] => LessThan2.IN13
data2[3] => LessThan3.IN5
data2[3] => max_data.DATAB
data2[3] => LessThan5.IN5
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN12
data2[4] => LessThan2.IN12
data2[4] => LessThan3.IN4
data2[4] => max_data.DATAB
data2[4] => LessThan5.IN4
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN11
data2[5] => LessThan2.IN11
data2[5] => LessThan3.IN3
data2[5] => max_data.DATAB
data2[5] => LessThan5.IN3
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN10
data2[6] => LessThan2.IN10
data2[6] => LessThan3.IN2
data2[6] => max_data.DATAB
data2[6] => LessThan5.IN2
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN9
data2[7] => LessThan2.IN9
data2[7] => LessThan3.IN1
data2[7] => max_data.DATAB
data2[7] => LessThan5.IN1
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data3[0] => LessThan1.IN16
data3[0] => LessThan3.IN16
data3[0] => max_data.DATAA
data3[0] => LessThan4.IN16
data3[0] => LessThan5.IN16
data3[0] => mid_data.DATAA
data3[0] => min_data.DATAA
data3[1] => LessThan1.IN15
data3[1] => LessThan3.IN15
data3[1] => max_data.DATAA
data3[1] => LessThan4.IN15
data3[1] => LessThan5.IN15
data3[1] => mid_data.DATAA
data3[1] => min_data.DATAA
data3[2] => LessThan1.IN14
data3[2] => LessThan3.IN14
data3[2] => max_data.DATAA
data3[2] => LessThan4.IN14
data3[2] => LessThan5.IN14
data3[2] => mid_data.DATAA
data3[2] => min_data.DATAA
data3[3] => LessThan1.IN13
data3[3] => LessThan3.IN13
data3[3] => max_data.DATAA
data3[3] => LessThan4.IN13
data3[3] => LessThan5.IN13
data3[3] => mid_data.DATAA
data3[3] => min_data.DATAA
data3[4] => LessThan1.IN12
data3[4] => LessThan3.IN12
data3[4] => max_data.DATAA
data3[4] => LessThan4.IN12
data3[4] => LessThan5.IN12
data3[4] => mid_data.DATAA
data3[4] => min_data.DATAA
data3[5] => LessThan1.IN11
data3[5] => LessThan3.IN11
data3[5] => max_data.DATAA
data3[5] => LessThan4.IN11
data3[5] => LessThan5.IN11
data3[5] => mid_data.DATAA
data3[5] => min_data.DATAA
data3[6] => LessThan1.IN10
data3[6] => LessThan3.IN10
data3[6] => max_data.DATAA
data3[6] => LessThan4.IN10
data3[6] => LessThan5.IN10
data3[6] => mid_data.DATAA
data3[6] => min_data.DATAA
data3[7] => LessThan1.IN9
data3[7] => LessThan3.IN9
data3[7] => max_data.DATAA
data3[7] => LessThan4.IN9
data3[7] => LessThan5.IN9
data3[7] => mid_data.DATAA
data3[7] => min_data.DATAA
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
data1[0] => LessThan0.IN8
data1[0] => LessThan1.IN8
data1[0] => LessThan2.IN8
data1[0] => max_data.DATAB
data1[0] => LessThan4.IN8
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN7
data1[1] => LessThan1.IN7
data1[1] => LessThan2.IN7
data1[1] => max_data.DATAB
data1[1] => LessThan4.IN7
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN6
data1[2] => LessThan1.IN6
data1[2] => LessThan2.IN6
data1[2] => max_data.DATAB
data1[2] => LessThan4.IN6
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN5
data1[3] => LessThan1.IN5
data1[3] => LessThan2.IN5
data1[3] => max_data.DATAB
data1[3] => LessThan4.IN5
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN4
data1[4] => LessThan1.IN4
data1[4] => LessThan2.IN4
data1[4] => max_data.DATAB
data1[4] => LessThan4.IN4
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN3
data1[5] => LessThan1.IN3
data1[5] => LessThan2.IN3
data1[5] => max_data.DATAB
data1[5] => LessThan4.IN3
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN2
data1[6] => LessThan1.IN2
data1[6] => LessThan2.IN2
data1[6] => max_data.DATAB
data1[6] => LessThan4.IN2
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN1
data1[7] => LessThan1.IN1
data1[7] => LessThan2.IN1
data1[7] => max_data.DATAB
data1[7] => LessThan4.IN1
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data2[0] => LessThan0.IN16
data2[0] => LessThan2.IN16
data2[0] => LessThan3.IN8
data2[0] => max_data.DATAB
data2[0] => LessThan5.IN8
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN15
data2[1] => LessThan2.IN15
data2[1] => LessThan3.IN7
data2[1] => max_data.DATAB
data2[1] => LessThan5.IN7
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN14
data2[2] => LessThan2.IN14
data2[2] => LessThan3.IN6
data2[2] => max_data.DATAB
data2[2] => LessThan5.IN6
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN13
data2[3] => LessThan2.IN13
data2[3] => LessThan3.IN5
data2[3] => max_data.DATAB
data2[3] => LessThan5.IN5
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN12
data2[4] => LessThan2.IN12
data2[4] => LessThan3.IN4
data2[4] => max_data.DATAB
data2[4] => LessThan5.IN4
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN11
data2[5] => LessThan2.IN11
data2[5] => LessThan3.IN3
data2[5] => max_data.DATAB
data2[5] => LessThan5.IN3
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN10
data2[6] => LessThan2.IN10
data2[6] => LessThan3.IN2
data2[6] => max_data.DATAB
data2[6] => LessThan5.IN2
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN9
data2[7] => LessThan2.IN9
data2[7] => LessThan3.IN1
data2[7] => max_data.DATAB
data2[7] => LessThan5.IN1
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data3[0] => LessThan1.IN16
data3[0] => LessThan3.IN16
data3[0] => max_data.DATAA
data3[0] => LessThan4.IN16
data3[0] => LessThan5.IN16
data3[0] => mid_data.DATAA
data3[0] => min_data.DATAA
data3[1] => LessThan1.IN15
data3[1] => LessThan3.IN15
data3[1] => max_data.DATAA
data3[1] => LessThan4.IN15
data3[1] => LessThan5.IN15
data3[1] => mid_data.DATAA
data3[1] => min_data.DATAA
data3[2] => LessThan1.IN14
data3[2] => LessThan3.IN14
data3[2] => max_data.DATAA
data3[2] => LessThan4.IN14
data3[2] => LessThan5.IN14
data3[2] => mid_data.DATAA
data3[2] => min_data.DATAA
data3[3] => LessThan1.IN13
data3[3] => LessThan3.IN13
data3[3] => max_data.DATAA
data3[3] => LessThan4.IN13
data3[3] => LessThan5.IN13
data3[3] => mid_data.DATAA
data3[3] => min_data.DATAA
data3[4] => LessThan1.IN12
data3[4] => LessThan3.IN12
data3[4] => max_data.DATAA
data3[4] => LessThan4.IN12
data3[4] => LessThan5.IN12
data3[4] => mid_data.DATAA
data3[4] => min_data.DATAA
data3[5] => LessThan1.IN11
data3[5] => LessThan3.IN11
data3[5] => max_data.DATAA
data3[5] => LessThan4.IN11
data3[5] => LessThan5.IN11
data3[5] => mid_data.DATAA
data3[5] => min_data.DATAA
data3[6] => LessThan1.IN10
data3[6] => LessThan3.IN10
data3[6] => max_data.DATAA
data3[6] => LessThan4.IN10
data3[6] => LessThan5.IN10
data3[6] => mid_data.DATAA
data3[6] => min_data.DATAA
data3[7] => LessThan1.IN9
data3[7] => LessThan3.IN9
data3[7] => max_data.DATAA
data3[7] => LessThan4.IN9
data3[7] => LessThan5.IN9
data3[7] => mid_data.DATAA
data3[7] => min_data.DATAA
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
data1[0] => LessThan0.IN8
data1[0] => LessThan1.IN8
data1[0] => LessThan2.IN8
data1[0] => max_data.DATAB
data1[0] => LessThan4.IN8
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN7
data1[1] => LessThan1.IN7
data1[1] => LessThan2.IN7
data1[1] => max_data.DATAB
data1[1] => LessThan4.IN7
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN6
data1[2] => LessThan1.IN6
data1[2] => LessThan2.IN6
data1[2] => max_data.DATAB
data1[2] => LessThan4.IN6
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN5
data1[3] => LessThan1.IN5
data1[3] => LessThan2.IN5
data1[3] => max_data.DATAB
data1[3] => LessThan4.IN5
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN4
data1[4] => LessThan1.IN4
data1[4] => LessThan2.IN4
data1[4] => max_data.DATAB
data1[4] => LessThan4.IN4
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN3
data1[5] => LessThan1.IN3
data1[5] => LessThan2.IN3
data1[5] => max_data.DATAB
data1[5] => LessThan4.IN3
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN2
data1[6] => LessThan1.IN2
data1[6] => LessThan2.IN2
data1[6] => max_data.DATAB
data1[6] => LessThan4.IN2
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN1
data1[7] => LessThan1.IN1
data1[7] => LessThan2.IN1
data1[7] => max_data.DATAB
data1[7] => LessThan4.IN1
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data2[0] => LessThan0.IN16
data2[0] => LessThan2.IN16
data2[0] => LessThan3.IN8
data2[0] => max_data.DATAB
data2[0] => LessThan5.IN8
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN15
data2[1] => LessThan2.IN15
data2[1] => LessThan3.IN7
data2[1] => max_data.DATAB
data2[1] => LessThan5.IN7
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN14
data2[2] => LessThan2.IN14
data2[2] => LessThan3.IN6
data2[2] => max_data.DATAB
data2[2] => LessThan5.IN6
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN13
data2[3] => LessThan2.IN13
data2[3] => LessThan3.IN5
data2[3] => max_data.DATAB
data2[3] => LessThan5.IN5
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN12
data2[4] => LessThan2.IN12
data2[4] => LessThan3.IN4
data2[4] => max_data.DATAB
data2[4] => LessThan5.IN4
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN11
data2[5] => LessThan2.IN11
data2[5] => LessThan3.IN3
data2[5] => max_data.DATAB
data2[5] => LessThan5.IN3
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN10
data2[6] => LessThan2.IN10
data2[6] => LessThan3.IN2
data2[6] => max_data.DATAB
data2[6] => LessThan5.IN2
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN9
data2[7] => LessThan2.IN9
data2[7] => LessThan3.IN1
data2[7] => max_data.DATAB
data2[7] => LessThan5.IN1
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data3[0] => LessThan1.IN16
data3[0] => LessThan3.IN16
data3[0] => max_data.DATAA
data3[0] => LessThan4.IN16
data3[0] => LessThan5.IN16
data3[0] => mid_data.DATAA
data3[0] => min_data.DATAA
data3[1] => LessThan1.IN15
data3[1] => LessThan3.IN15
data3[1] => max_data.DATAA
data3[1] => LessThan4.IN15
data3[1] => LessThan5.IN15
data3[1] => mid_data.DATAA
data3[1] => min_data.DATAA
data3[2] => LessThan1.IN14
data3[2] => LessThan3.IN14
data3[2] => max_data.DATAA
data3[2] => LessThan4.IN14
data3[2] => LessThan5.IN14
data3[2] => mid_data.DATAA
data3[2] => min_data.DATAA
data3[3] => LessThan1.IN13
data3[3] => LessThan3.IN13
data3[3] => max_data.DATAA
data3[3] => LessThan4.IN13
data3[3] => LessThan5.IN13
data3[3] => mid_data.DATAA
data3[3] => min_data.DATAA
data3[4] => LessThan1.IN12
data3[4] => LessThan3.IN12
data3[4] => max_data.DATAA
data3[4] => LessThan4.IN12
data3[4] => LessThan5.IN12
data3[4] => mid_data.DATAA
data3[4] => min_data.DATAA
data3[5] => LessThan1.IN11
data3[5] => LessThan3.IN11
data3[5] => max_data.DATAA
data3[5] => LessThan4.IN11
data3[5] => LessThan5.IN11
data3[5] => mid_data.DATAA
data3[5] => min_data.DATAA
data3[6] => LessThan1.IN10
data3[6] => LessThan3.IN10
data3[6] => max_data.DATAA
data3[6] => LessThan4.IN10
data3[6] => LessThan5.IN10
data3[6] => mid_data.DATAA
data3[6] => min_data.DATAA
data3[7] => LessThan1.IN9
data3[7] => LessThan3.IN9
data3[7] => max_data.DATAA
data3[7] => LessThan4.IN9
data3[7] => LessThan5.IN9
data3[7] => mid_data.DATAA
data3[7] => min_data.DATAA
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector
clk => clk.IN1
rst_n => rst_n.IN1
per_frame_vsync => per_frame_vsync.IN1
per_frame_href => per_frame_href.IN1
per_frame_clken => per_frame_clken.IN1
per_img_Y[0] => per_img_Y[0].IN1
per_img_Y[1] => per_img_Y[1].IN1
per_img_Y[2] => per_img_Y[2].IN1
per_img_Y[3] => per_img_Y[3].IN1
per_img_Y[4] => per_img_Y[4].IN1
per_img_Y[5] => per_img_Y[5].IN1
per_img_Y[6] => per_img_Y[6].IN1
per_img_Y[7] => per_img_Y[7].IN1
Sobel_Threshold[0] => LessThan2.IN11
Sobel_Threshold[1] => LessThan2.IN10
Sobel_Threshold[2] => LessThan2.IN9
Sobel_Threshold[3] => LessThan2.IN8
Sobel_Threshold[4] => LessThan2.IN7
Sobel_Threshold[5] => LessThan2.IN6
Sobel_Threshold[6] => LessThan2.IN5
Sobel_Threshold[7] => LessThan2.IN4
post_frame_vsync <= per_frame_vsync_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_frame_href <= per_frame_href_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken <= per_frame_clken_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_img_Bit <= post_img_Bit.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit
clk => clk.IN1
rst_n => matrix_p33[0]~reg0.ACLR
rst_n => matrix_p33[1]~reg0.ACLR
rst_n => matrix_p33[2]~reg0.ACLR
rst_n => matrix_p33[3]~reg0.ACLR
rst_n => matrix_p33[4]~reg0.ACLR
rst_n => matrix_p33[5]~reg0.ACLR
rst_n => matrix_p33[6]~reg0.ACLR
rst_n => matrix_p33[7]~reg0.ACLR
rst_n => matrix_p32[0]~reg0.ACLR
rst_n => matrix_p32[1]~reg0.ACLR
rst_n => matrix_p32[2]~reg0.ACLR
rst_n => matrix_p32[3]~reg0.ACLR
rst_n => matrix_p32[4]~reg0.ACLR
rst_n => matrix_p32[5]~reg0.ACLR
rst_n => matrix_p32[6]~reg0.ACLR
rst_n => matrix_p32[7]~reg0.ACLR
rst_n => matrix_p31[0]~reg0.ACLR
rst_n => matrix_p31[1]~reg0.ACLR
rst_n => matrix_p31[2]~reg0.ACLR
rst_n => matrix_p31[3]~reg0.ACLR
rst_n => matrix_p31[4]~reg0.ACLR
rst_n => matrix_p31[5]~reg0.ACLR
rst_n => matrix_p31[6]~reg0.ACLR
rst_n => matrix_p31[7]~reg0.ACLR
rst_n => matrix_p23[0]~reg0.ACLR
rst_n => matrix_p23[1]~reg0.ACLR
rst_n => matrix_p23[2]~reg0.ACLR
rst_n => matrix_p23[3]~reg0.ACLR
rst_n => matrix_p23[4]~reg0.ACLR
rst_n => matrix_p23[5]~reg0.ACLR
rst_n => matrix_p23[6]~reg0.ACLR
rst_n => matrix_p23[7]~reg0.ACLR
rst_n => matrix_p22[0]~reg0.ACLR
rst_n => matrix_p22[1]~reg0.ACLR
rst_n => matrix_p22[2]~reg0.ACLR
rst_n => matrix_p22[3]~reg0.ACLR
rst_n => matrix_p22[4]~reg0.ACLR
rst_n => matrix_p22[5]~reg0.ACLR
rst_n => matrix_p22[6]~reg0.ACLR
rst_n => matrix_p22[7]~reg0.ACLR
rst_n => matrix_p21[0]~reg0.ACLR
rst_n => matrix_p21[1]~reg0.ACLR
rst_n => matrix_p21[2]~reg0.ACLR
rst_n => matrix_p21[3]~reg0.ACLR
rst_n => matrix_p21[4]~reg0.ACLR
rst_n => matrix_p21[5]~reg0.ACLR
rst_n => matrix_p21[6]~reg0.ACLR
rst_n => matrix_p21[7]~reg0.ACLR
rst_n => matrix_p13[0]~reg0.ACLR
rst_n => matrix_p13[1]~reg0.ACLR
rst_n => matrix_p13[2]~reg0.ACLR
rst_n => matrix_p13[3]~reg0.ACLR
rst_n => matrix_p13[4]~reg0.ACLR
rst_n => matrix_p13[5]~reg0.ACLR
rst_n => matrix_p13[6]~reg0.ACLR
rst_n => matrix_p13[7]~reg0.ACLR
rst_n => matrix_p12[0]~reg0.ACLR
rst_n => matrix_p12[1]~reg0.ACLR
rst_n => matrix_p12[2]~reg0.ACLR
rst_n => matrix_p12[3]~reg0.ACLR
rst_n => matrix_p12[4]~reg0.ACLR
rst_n => matrix_p12[5]~reg0.ACLR
rst_n => matrix_p12[6]~reg0.ACLR
rst_n => matrix_p12[7]~reg0.ACLR
rst_n => matrix_p11[0]~reg0.ACLR
rst_n => matrix_p11[1]~reg0.ACLR
rst_n => matrix_p11[2]~reg0.ACLR
rst_n => matrix_p11[3]~reg0.ACLR
rst_n => matrix_p11[4]~reg0.ACLR
rst_n => matrix_p11[5]~reg0.ACLR
rst_n => matrix_p11[6]~reg0.ACLR
rst_n => matrix_p11[7]~reg0.ACLR
rst_n => per_frame_clken_r[0].ACLR
rst_n => per_frame_clken_r[1].ACLR
rst_n => per_frame_href_r[0].ACLR
rst_n => per_frame_href_r[1].ACLR
rst_n => per_frame_vsync_r[0].ACLR
rst_n => per_frame_vsync_r[1].ACLR
rst_n => row3_data[0].ACLR
rst_n => row3_data[1].ACLR
rst_n => row3_data[2].ACLR
rst_n => row3_data[3].ACLR
rst_n => row3_data[4].ACLR
rst_n => row3_data[5].ACLR
rst_n => row3_data[6].ACLR
rst_n => row3_data[7].ACLR
per_frame_vsync => per_frame_vsync_r[0].DATAIN
per_frame_href => per_frame_href.IN1
per_frame_clken => per_frame_clken.IN1
per_img_Y[0] => per_img_Y[0].IN1
per_img_Y[1] => per_img_Y[1].IN1
per_img_Y[2] => per_img_Y[2].IN1
per_img_Y[3] => per_img_Y[3].IN1
per_img_Y[4] => per_img_Y[4].IN1
per_img_Y[5] => per_img_Y[5].IN1
per_img_Y[6] => per_img_Y[6].IN1
per_img_Y[7] => per_img_Y[7].IN1
matrix_frame_vsync <= per_frame_vsync_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_href <= per_frame_href_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_clken <= per_frame_clken_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[0] <= matrix_p11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[1] <= matrix_p11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[2] <= matrix_p11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[3] <= matrix_p11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[4] <= matrix_p11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[5] <= matrix_p11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[6] <= matrix_p11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[7] <= matrix_p11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[0] <= matrix_p12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[1] <= matrix_p12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[2] <= matrix_p12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[3] <= matrix_p12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[4] <= matrix_p12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[5] <= matrix_p12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[6] <= matrix_p12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[7] <= matrix_p12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[0] <= matrix_p13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[1] <= matrix_p13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[2] <= matrix_p13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[3] <= matrix_p13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[4] <= matrix_p13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[5] <= matrix_p13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[6] <= matrix_p13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[7] <= matrix_p13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[0] <= matrix_p21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[1] <= matrix_p21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[2] <= matrix_p21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[3] <= matrix_p21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[4] <= matrix_p21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[5] <= matrix_p21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[6] <= matrix_p21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[7] <= matrix_p21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[0] <= matrix_p22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[1] <= matrix_p22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[2] <= matrix_p22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[3] <= matrix_p22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[4] <= matrix_p22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[5] <= matrix_p22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[6] <= matrix_p22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[7] <= matrix_p22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[0] <= matrix_p23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[1] <= matrix_p23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[2] <= matrix_p23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[3] <= matrix_p23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[4] <= matrix_p23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[5] <= matrix_p23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[6] <= matrix_p23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[7] <= matrix_p23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[0] <= matrix_p31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[1] <= matrix_p31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[2] <= matrix_p31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[3] <= matrix_p31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[4] <= matrix_p31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[5] <= matrix_p31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[6] <= matrix_p31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[7] <= matrix_p31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[0] <= matrix_p32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[1] <= matrix_p32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[2] <= matrix_p32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[3] <= matrix_p32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[4] <= matrix_p32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[5] <= matrix_p32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[6] <= matrix_p32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[7] <= matrix_p32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[0] <= matrix_p33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[1] <= matrix_p33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[2] <= matrix_p33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[3] <= matrix_p33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[4] <= matrix_p33[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[5] <= matrix_p33[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[6] <= matrix_p33[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[7] <= matrix_p33[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit
clock => clock.IN2
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => clken_dly[0].DATAIN
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
shiftin[0] => shiftin_d0[0].DATAIN
shiftin[1] => shiftin_d0[1].DATAIN
shiftin[2] => shiftin_d0[2].DATAIN
shiftin[3] => shiftin_d0[3].DATAIN
shiftin[4] => shiftin_d0[4].DATAIN
shiftin[5] => shiftin_d0[5].DATAIN
shiftin[6] => shiftin_d0[6].DATAIN
shiftin[7] => shiftin_d0[7].DATAIN
taps0x[0] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[1] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[2] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[3] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[4] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[5] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[6] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[7] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps1x[0] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[1] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[2] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[3] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[4] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[5] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[6] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[7] <= blk_mem_gen_0:u_ram_1024x8_2.q


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component
wren_a => altsyncram_dhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_dhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_dhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_dhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_dhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_dhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_dhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_dhn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_dhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_dhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_dhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_dhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_dhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_dhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_dhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_dhn1:auto_generated.address_a[7]
address_a[8] => altsyncram_dhn1:auto_generated.address_a[8]
address_a[9] => altsyncram_dhn1:auto_generated.address_a[9]
address_b[0] => altsyncram_dhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_dhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_dhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_dhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_dhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_dhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_dhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_dhn1:auto_generated.address_b[7]
address_b[8] => altsyncram_dhn1:auto_generated.address_b[8]
address_b[9] => altsyncram_dhn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_dhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dhn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component
wren_a => altsyncram_dhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_dhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_dhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_dhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_dhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_dhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_dhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_dhn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_dhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_dhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_dhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_dhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_dhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_dhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_dhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_dhn1:auto_generated.address_a[7]
address_a[8] => altsyncram_dhn1:auto_generated.address_a[8]
address_a[9] => altsyncram_dhn1:auto_generated.address_a[9]
address_b[0] => altsyncram_dhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_dhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_dhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_dhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_dhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_dhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_dhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_dhn1:auto_generated.address_b[7]
address_b[8] => altsyncram_dhn1:auto_generated.address_b[8]
address_b[9] => altsyncram_dhn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_dhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dhn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT
radical[0] => radical[0].IN1
radical[1] => radical[1].IN1
radical[2] => radical[2].IN1
radical[3] => radical[3].IN1
radical[4] => radical[4].IN1
radical[5] => radical[5].IN1
radical[6] => radical[6].IN1
radical[7] => radical[7].IN1
radical[8] => radical[8].IN1
radical[9] => radical[9].IN1
radical[10] => radical[10].IN1
radical[11] => radical[11].IN1
radical[12] => radical[12].IN1
radical[13] => radical[13].IN1
radical[14] => radical[14].IN1
radical[15] => radical[15].IN1
radical[16] => radical[16].IN1
radical[17] => radical[17].IN1
radical[18] => radical[18].IN1
radical[19] => radical[19].IN1
radical[20] => radical[20].IN1
q[0] <= altsqrt:ALTSQRT_component.q
q[1] <= altsqrt:ALTSQRT_component.q
q[2] <= altsqrt:ALTSQRT_component.q
q[3] <= altsqrt:ALTSQRT_component.q
q[4] <= altsqrt:ALTSQRT_component.q
q[5] <= altsqrt:ALTSQRT_component.q
q[6] <= altsqrt:ALTSQRT_component.q
q[7] <= altsqrt:ALTSQRT_component.q
q[8] <= altsqrt:ALTSQRT_component.q
q[9] <= altsqrt:ALTSQRT_component.q
q[10] <= altsqrt:ALTSQRT_component.q
remainder[0] <= altsqrt:ALTSQRT_component.remainder
remainder[1] <= altsqrt:ALTSQRT_component.remainder
remainder[2] <= altsqrt:ALTSQRT_component.remainder
remainder[3] <= altsqrt:ALTSQRT_component.remainder
remainder[4] <= altsqrt:ALTSQRT_component.remainder
remainder[5] <= altsqrt:ALTSQRT_component.remainder
remainder[6] <= altsqrt:ALTSQRT_component.remainder
remainder[7] <= altsqrt:ALTSQRT_component.remainder
remainder[8] <= altsqrt:ALTSQRT_component.remainder
remainder[9] <= altsqrt:ALTSQRT_component.remainder
remainder[10] <= altsqrt:ALTSQRT_component.remainder
remainder[11] <= altsqrt:ALTSQRT_component.remainder


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component
radical[0] => dffpipe:a_delay.d[0]
radical[1] => dffpipe:a_delay.d[1]
radical[2] => dffpipe:a_delay.d[2]
radical[3] => dffpipe:a_delay.d[3]
radical[4] => dffpipe:a_delay.d[4]
radical[5] => dffpipe:a_delay.d[5]
radical[6] => dffpipe:a_delay.d[6]
radical[7] => dffpipe:a_delay.d[7]
radical[8] => dffpipe:a_delay.d[8]
radical[9] => dffpipe:a_delay.d[9]
radical[10] => dffpipe:a_delay.d[10]
radical[11] => dffpipe:a_delay.d[11]
radical[12] => dffpipe:a_delay.d[12]
radical[13] => dffpipe:a_delay.d[13]
radical[14] => dffpipe:a_delay.d[14]
radical[15] => dffpipe:a_delay.d[15]
radical[16] => dffpipe:a_delay.d[16]
radical[17] => dffpipe:a_delay.d[17]
radical[18] => dffpipe:a_delay.d[18]
radical[19] => dffpipe:a_delay.d[19]
radical[20] => dffpipe:a_delay.d[20]
clk => dffpipe:b_dffe[10].clock
clk => dffpipe:b_dffe[9].clock
clk => dffpipe:b_dffe[8].clock
clk => dffpipe:b_dffe[7].clock
clk => dffpipe:b_dffe[6].clock
clk => dffpipe:b_dffe[5].clock
clk => dffpipe:b_dffe[4].clock
clk => dffpipe:b_dffe[3].clock
clk => dffpipe:b_dffe[2].clock
clk => dffpipe:b_dffe[1].clock
clk => dffpipe:b_dffe[0].clock
clk => dffpipe:r_dffe[10].clock
clk => dffpipe:r_dffe[9].clock
clk => dffpipe:r_dffe[8].clock
clk => dffpipe:r_dffe[7].clock
clk => dffpipe:r_dffe[6].clock
clk => dffpipe:r_dffe[5].clock
clk => dffpipe:r_dffe[4].clock
clk => dffpipe:r_dffe[3].clock
clk => dffpipe:r_dffe[2].clock
clk => dffpipe:r_dffe[1].clock
clk => dffpipe:r_dffe[0].clock
clk => dffpipe:a_delay.clock
clk => dffpipe:q_final_dff.clock
clk => dffpipe:r_final_dff.clock
ena => dffpipe:b_dffe[10].ena
ena => dffpipe:b_dffe[9].ena
ena => dffpipe:b_dffe[8].ena
ena => dffpipe:b_dffe[7].ena
ena => dffpipe:b_dffe[6].ena
ena => dffpipe:b_dffe[5].ena
ena => dffpipe:b_dffe[4].ena
ena => dffpipe:b_dffe[3].ena
ena => dffpipe:b_dffe[2].ena
ena => dffpipe:b_dffe[1].ena
ena => dffpipe:b_dffe[0].ena
ena => dffpipe:r_dffe[10].ena
ena => dffpipe:r_dffe[9].ena
ena => dffpipe:r_dffe[8].ena
ena => dffpipe:r_dffe[7].ena
ena => dffpipe:r_dffe[6].ena
ena => dffpipe:r_dffe[5].ena
ena => dffpipe:r_dffe[4].ena
ena => dffpipe:r_dffe[3].ena
ena => dffpipe:r_dffe[2].ena
ena => dffpipe:r_dffe[1].ena
ena => dffpipe:r_dffe[0].ena
ena => dffpipe:a_delay.ena
ena => dffpipe:q_final_dff.ena
ena => dffpipe:r_final_dff.ena
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
q[0] <= dffpipe:q_final_dff.q[0]
q[1] <= dffpipe:q_final_dff.q[1]
q[2] <= dffpipe:q_final_dff.q[2]
q[3] <= dffpipe:q_final_dff.q[3]
q[4] <= dffpipe:q_final_dff.q[4]
q[5] <= dffpipe:q_final_dff.q[5]
q[6] <= dffpipe:q_final_dff.q[6]
q[7] <= dffpipe:q_final_dff.q[7]
q[8] <= dffpipe:q_final_dff.q[8]
q[9] <= dffpipe:q_final_dff.q[9]
q[10] <= dffpipe:q_final_dff.q[10]
remainder[0] <= dffpipe:r_final_dff.q[0]
remainder[1] <= dffpipe:r_final_dff.q[1]
remainder[2] <= dffpipe:r_final_dff.q[2]
remainder[3] <= dffpipe:r_final_dff.q[3]
remainder[4] <= dffpipe:r_final_dff.q[4]
remainder[5] <= dffpipe:r_final_dff.q[5]
remainder[6] <= dffpipe:r_final_dff.q[6]
remainder[7] <= dffpipe:r_final_dff.q[7]
remainder[8] <= dffpipe:r_final_dff.q[8]
remainder[9] <= dffpipe:r_final_dff.q[9]
remainder[10] <= dffpipe:r_final_dff.q[10]
remainder[11] <= dffpipe:r_final_dff.q[11]


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]
dataa[0] => add_sub_qqc:auto_generated.dataa[0]
dataa[1] => add_sub_qqc:auto_generated.dataa[1]
dataa[2] => add_sub_qqc:auto_generated.dataa[2]
dataa[3] => add_sub_qqc:auto_generated.dataa[3]
dataa[4] => add_sub_qqc:auto_generated.dataa[4]
dataa[5] => add_sub_qqc:auto_generated.dataa[5]
dataa[6] => add_sub_qqc:auto_generated.dataa[6]
dataa[7] => add_sub_qqc:auto_generated.dataa[7]
dataa[8] => add_sub_qqc:auto_generated.dataa[8]
dataa[9] => add_sub_qqc:auto_generated.dataa[9]
dataa[10] => add_sub_qqc:auto_generated.dataa[10]
dataa[11] => add_sub_qqc:auto_generated.dataa[11]
dataa[12] => add_sub_qqc:auto_generated.dataa[12]
datab[0] => add_sub_qqc:auto_generated.datab[0]
datab[1] => add_sub_qqc:auto_generated.datab[1]
datab[2] => add_sub_qqc:auto_generated.datab[2]
datab[3] => add_sub_qqc:auto_generated.datab[3]
datab[4] => add_sub_qqc:auto_generated.datab[4]
datab[5] => add_sub_qqc:auto_generated.datab[5]
datab[6] => add_sub_qqc:auto_generated.datab[6]
datab[7] => add_sub_qqc:auto_generated.datab[7]
datab[8] => add_sub_qqc:auto_generated.datab[8]
datab[9] => add_sub_qqc:auto_generated.datab[9]
datab[10] => add_sub_qqc:auto_generated.datab[10]
datab[11] => add_sub_qqc:auto_generated.datab[11]
datab[12] => add_sub_qqc:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qqc:auto_generated.result[0]
result[1] <= add_sub_qqc:auto_generated.result[1]
result[2] <= add_sub_qqc:auto_generated.result[2]
result[3] <= add_sub_qqc:auto_generated.result[3]
result[4] <= add_sub_qqc:auto_generated.result[4]
result[5] <= add_sub_qqc:auto_generated.result[5]
result[6] <= add_sub_qqc:auto_generated.result[6]
result[7] <= add_sub_qqc:auto_generated.result[7]
result[8] <= add_sub_qqc:auto_generated.result[8]
result[9] <= add_sub_qqc:auto_generated.result[9]
result[10] <= add_sub_qqc:auto_generated.result[10]
result[11] <= add_sub_qqc:auto_generated.result[11]
result[12] <= add_sub_qqc:auto_generated.result[12]
cout <= add_sub_qqc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN27
dataa[1] => op_1.IN25
dataa[2] => op_1.IN23
dataa[3] => op_1.IN21
dataa[4] => op_1.IN19
dataa[5] => op_1.IN17
dataa[6] => op_1.IN15
dataa[7] => op_1.IN13
dataa[8] => op_1.IN11
dataa[9] => op_1.IN9
dataa[10] => op_1.IN7
dataa[11] => op_1.IN5
dataa[12] => op_1.IN3
datab[0] => op_1.IN28
datab[1] => op_1.IN26
datab[2] => op_1.IN24
datab[3] => op_1.IN22
datab[4] => op_1.IN20
datab[5] => op_1.IN18
datab[6] => op_1.IN16
datab[7] => op_1.IN14
datab[8] => op_1.IN12
datab[9] => op_1.IN10
datab[10] => op_1.IN8
datab[11] => op_1.IN6
datab[12] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]
dataa[0] => add_sub_pqc:auto_generated.dataa[0]
dataa[1] => add_sub_pqc:auto_generated.dataa[1]
dataa[2] => add_sub_pqc:auto_generated.dataa[2]
dataa[3] => add_sub_pqc:auto_generated.dataa[3]
dataa[4] => add_sub_pqc:auto_generated.dataa[4]
dataa[5] => add_sub_pqc:auto_generated.dataa[5]
dataa[6] => add_sub_pqc:auto_generated.dataa[6]
dataa[7] => add_sub_pqc:auto_generated.dataa[7]
dataa[8] => add_sub_pqc:auto_generated.dataa[8]
dataa[9] => add_sub_pqc:auto_generated.dataa[9]
dataa[10] => add_sub_pqc:auto_generated.dataa[10]
dataa[11] => add_sub_pqc:auto_generated.dataa[11]
datab[0] => add_sub_pqc:auto_generated.datab[0]
datab[1] => add_sub_pqc:auto_generated.datab[1]
datab[2] => add_sub_pqc:auto_generated.datab[2]
datab[3] => add_sub_pqc:auto_generated.datab[3]
datab[4] => add_sub_pqc:auto_generated.datab[4]
datab[5] => add_sub_pqc:auto_generated.datab[5]
datab[6] => add_sub_pqc:auto_generated.datab[6]
datab[7] => add_sub_pqc:auto_generated.datab[7]
datab[8] => add_sub_pqc:auto_generated.datab[8]
datab[9] => add_sub_pqc:auto_generated.datab[9]
datab[10] => add_sub_pqc:auto_generated.datab[10]
datab[11] => add_sub_pqc:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pqc:auto_generated.result[0]
result[1] <= add_sub_pqc:auto_generated.result[1]
result[2] <= add_sub_pqc:auto_generated.result[2]
result[3] <= add_sub_pqc:auto_generated.result[3]
result[4] <= add_sub_pqc:auto_generated.result[4]
result[5] <= add_sub_pqc:auto_generated.result[5]
result[6] <= add_sub_pqc:auto_generated.result[6]
result[7] <= add_sub_pqc:auto_generated.result[7]
result[8] <= add_sub_pqc:auto_generated.result[8]
result[9] <= add_sub_pqc:auto_generated.result[9]
result[10] <= add_sub_pqc:auto_generated.result[10]
result[11] <= add_sub_pqc:auto_generated.result[11]
cout <= add_sub_pqc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN25
dataa[1] => op_1.IN23
dataa[2] => op_1.IN21
dataa[3] => op_1.IN19
dataa[4] => op_1.IN17
dataa[5] => op_1.IN15
dataa[6] => op_1.IN13
dataa[7] => op_1.IN11
dataa[8] => op_1.IN9
dataa[9] => op_1.IN7
dataa[10] => op_1.IN5
dataa[11] => op_1.IN3
datab[0] => op_1.IN26
datab[1] => op_1.IN24
datab[2] => op_1.IN22
datab[3] => op_1.IN20
datab[4] => op_1.IN18
datab[5] => op_1.IN16
datab[6] => op_1.IN14
datab[7] => op_1.IN12
datab[8] => op_1.IN10
datab[9] => op_1.IN8
datab[10] => op_1.IN6
datab[11] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]
dataa[0] => add_sub_oqc:auto_generated.dataa[0]
dataa[1] => add_sub_oqc:auto_generated.dataa[1]
dataa[2] => add_sub_oqc:auto_generated.dataa[2]
dataa[3] => add_sub_oqc:auto_generated.dataa[3]
dataa[4] => add_sub_oqc:auto_generated.dataa[4]
dataa[5] => add_sub_oqc:auto_generated.dataa[5]
dataa[6] => add_sub_oqc:auto_generated.dataa[6]
dataa[7] => add_sub_oqc:auto_generated.dataa[7]
dataa[8] => add_sub_oqc:auto_generated.dataa[8]
dataa[9] => add_sub_oqc:auto_generated.dataa[9]
dataa[10] => add_sub_oqc:auto_generated.dataa[10]
datab[0] => add_sub_oqc:auto_generated.datab[0]
datab[1] => add_sub_oqc:auto_generated.datab[1]
datab[2] => add_sub_oqc:auto_generated.datab[2]
datab[3] => add_sub_oqc:auto_generated.datab[3]
datab[4] => add_sub_oqc:auto_generated.datab[4]
datab[5] => add_sub_oqc:auto_generated.datab[5]
datab[6] => add_sub_oqc:auto_generated.datab[6]
datab[7] => add_sub_oqc:auto_generated.datab[7]
datab[8] => add_sub_oqc:auto_generated.datab[8]
datab[9] => add_sub_oqc:auto_generated.datab[9]
datab[10] => add_sub_oqc:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_oqc:auto_generated.result[0]
result[1] <= add_sub_oqc:auto_generated.result[1]
result[2] <= add_sub_oqc:auto_generated.result[2]
result[3] <= add_sub_oqc:auto_generated.result[3]
result[4] <= add_sub_oqc:auto_generated.result[4]
result[5] <= add_sub_oqc:auto_generated.result[5]
result[6] <= add_sub_oqc:auto_generated.result[6]
result[7] <= add_sub_oqc:auto_generated.result[7]
result[8] <= add_sub_oqc:auto_generated.result[8]
result[9] <= add_sub_oqc:auto_generated.result[9]
result[10] <= add_sub_oqc:auto_generated.result[10]
cout <= add_sub_oqc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]
dataa[0] => add_sub_nqc:auto_generated.dataa[0]
dataa[1] => add_sub_nqc:auto_generated.dataa[1]
dataa[2] => add_sub_nqc:auto_generated.dataa[2]
dataa[3] => add_sub_nqc:auto_generated.dataa[3]
dataa[4] => add_sub_nqc:auto_generated.dataa[4]
dataa[5] => add_sub_nqc:auto_generated.dataa[5]
dataa[6] => add_sub_nqc:auto_generated.dataa[6]
dataa[7] => add_sub_nqc:auto_generated.dataa[7]
dataa[8] => add_sub_nqc:auto_generated.dataa[8]
dataa[9] => add_sub_nqc:auto_generated.dataa[9]
datab[0] => add_sub_nqc:auto_generated.datab[0]
datab[1] => add_sub_nqc:auto_generated.datab[1]
datab[2] => add_sub_nqc:auto_generated.datab[2]
datab[3] => add_sub_nqc:auto_generated.datab[3]
datab[4] => add_sub_nqc:auto_generated.datab[4]
datab[5] => add_sub_nqc:auto_generated.datab[5]
datab[6] => add_sub_nqc:auto_generated.datab[6]
datab[7] => add_sub_nqc:auto_generated.datab[7]
datab[8] => add_sub_nqc:auto_generated.datab[8]
datab[9] => add_sub_nqc:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqc:auto_generated.result[0]
result[1] <= add_sub_nqc:auto_generated.result[1]
result[2] <= add_sub_nqc:auto_generated.result[2]
result[3] <= add_sub_nqc:auto_generated.result[3]
result[4] <= add_sub_nqc:auto_generated.result[4]
result[5] <= add_sub_nqc:auto_generated.result[5]
result[6] <= add_sub_nqc:auto_generated.result[6]
result[7] <= add_sub_nqc:auto_generated.result[7]
result[8] <= add_sub_nqc:auto_generated.result[8]
result[9] <= add_sub_nqc:auto_generated.result[9]
cout <= add_sub_nqc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]
dataa[0] => add_sub_fpc:auto_generated.dataa[0]
dataa[1] => add_sub_fpc:auto_generated.dataa[1]
dataa[2] => add_sub_fpc:auto_generated.dataa[2]
dataa[3] => add_sub_fpc:auto_generated.dataa[3]
dataa[4] => add_sub_fpc:auto_generated.dataa[4]
dataa[5] => add_sub_fpc:auto_generated.dataa[5]
dataa[6] => add_sub_fpc:auto_generated.dataa[6]
dataa[7] => add_sub_fpc:auto_generated.dataa[7]
dataa[8] => add_sub_fpc:auto_generated.dataa[8]
datab[0] => add_sub_fpc:auto_generated.datab[0]
datab[1] => add_sub_fpc:auto_generated.datab[1]
datab[2] => add_sub_fpc:auto_generated.datab[2]
datab[3] => add_sub_fpc:auto_generated.datab[3]
datab[4] => add_sub_fpc:auto_generated.datab[4]
datab[5] => add_sub_fpc:auto_generated.datab[5]
datab[6] => add_sub_fpc:auto_generated.datab[6]
datab[7] => add_sub_fpc:auto_generated.datab[7]
datab[8] => add_sub_fpc:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fpc:auto_generated.result[0]
result[1] <= add_sub_fpc:auto_generated.result[1]
result[2] <= add_sub_fpc:auto_generated.result[2]
result[3] <= add_sub_fpc:auto_generated.result[3]
result[4] <= add_sub_fpc:auto_generated.result[4]
result[5] <= add_sub_fpc:auto_generated.result[5]
result[6] <= add_sub_fpc:auto_generated.result[6]
result[7] <= add_sub_fpc:auto_generated.result[7]
result[8] <= add_sub_fpc:auto_generated.result[8]
cout <= add_sub_fpc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]
dataa[0] => add_sub_epc:auto_generated.dataa[0]
dataa[1] => add_sub_epc:auto_generated.dataa[1]
dataa[2] => add_sub_epc:auto_generated.dataa[2]
dataa[3] => add_sub_epc:auto_generated.dataa[3]
dataa[4] => add_sub_epc:auto_generated.dataa[4]
dataa[5] => add_sub_epc:auto_generated.dataa[5]
dataa[6] => add_sub_epc:auto_generated.dataa[6]
dataa[7] => add_sub_epc:auto_generated.dataa[7]
datab[0] => add_sub_epc:auto_generated.datab[0]
datab[1] => add_sub_epc:auto_generated.datab[1]
datab[2] => add_sub_epc:auto_generated.datab[2]
datab[3] => add_sub_epc:auto_generated.datab[3]
datab[4] => add_sub_epc:auto_generated.datab[4]
datab[5] => add_sub_epc:auto_generated.datab[5]
datab[6] => add_sub_epc:auto_generated.datab[6]
datab[7] => add_sub_epc:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_epc:auto_generated.result[0]
result[1] <= add_sub_epc:auto_generated.result[1]
result[2] <= add_sub_epc:auto_generated.result[2]
result[3] <= add_sub_epc:auto_generated.result[3]
result[4] <= add_sub_epc:auto_generated.result[4]
result[5] <= add_sub_epc:auto_generated.result[5]
result[6] <= add_sub_epc:auto_generated.result[6]
result[7] <= add_sub_epc:auto_generated.result[7]
cout <= add_sub_epc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]
dataa[0] => add_sub_dpc:auto_generated.dataa[0]
dataa[1] => add_sub_dpc:auto_generated.dataa[1]
dataa[2] => add_sub_dpc:auto_generated.dataa[2]
dataa[3] => add_sub_dpc:auto_generated.dataa[3]
dataa[4] => add_sub_dpc:auto_generated.dataa[4]
dataa[5] => add_sub_dpc:auto_generated.dataa[5]
dataa[6] => add_sub_dpc:auto_generated.dataa[6]
datab[0] => add_sub_dpc:auto_generated.datab[0]
datab[1] => add_sub_dpc:auto_generated.datab[1]
datab[2] => add_sub_dpc:auto_generated.datab[2]
datab[3] => add_sub_dpc:auto_generated.datab[3]
datab[4] => add_sub_dpc:auto_generated.datab[4]
datab[5] => add_sub_dpc:auto_generated.datab[5]
datab[6] => add_sub_dpc:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dpc:auto_generated.result[0]
result[1] <= add_sub_dpc:auto_generated.result[1]
result[2] <= add_sub_dpc:auto_generated.result[2]
result[3] <= add_sub_dpc:auto_generated.result[3]
result[4] <= add_sub_dpc:auto_generated.result[4]
result[5] <= add_sub_dpc:auto_generated.result[5]
result[6] <= add_sub_dpc:auto_generated.result[6]
cout <= add_sub_dpc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]
dataa[0] => add_sub_cpc:auto_generated.dataa[0]
dataa[1] => add_sub_cpc:auto_generated.dataa[1]
dataa[2] => add_sub_cpc:auto_generated.dataa[2]
dataa[3] => add_sub_cpc:auto_generated.dataa[3]
dataa[4] => add_sub_cpc:auto_generated.dataa[4]
dataa[5] => add_sub_cpc:auto_generated.dataa[5]
datab[0] => add_sub_cpc:auto_generated.datab[0]
datab[1] => add_sub_cpc:auto_generated.datab[1]
datab[2] => add_sub_cpc:auto_generated.datab[2]
datab[3] => add_sub_cpc:auto_generated.datab[3]
datab[4] => add_sub_cpc:auto_generated.datab[4]
datab[5] => add_sub_cpc:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cpc:auto_generated.result[0]
result[1] <= add_sub_cpc:auto_generated.result[1]
result[2] <= add_sub_cpc:auto_generated.result[2]
result[3] <= add_sub_cpc:auto_generated.result[3]
result[4] <= add_sub_cpc:auto_generated.result[4]
result[5] <= add_sub_cpc:auto_generated.result[5]
cout <= add_sub_cpc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN13
dataa[1] => op_1.IN11
dataa[2] => op_1.IN9
dataa[3] => op_1.IN7
dataa[4] => op_1.IN5
dataa[5] => op_1.IN3
datab[0] => op_1.IN14
datab[1] => op_1.IN12
datab[2] => op_1.IN10
datab[3] => op_1.IN8
datab[4] => op_1.IN6
datab[5] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]
dataa[0] => add_sub_bpc:auto_generated.dataa[0]
dataa[1] => add_sub_bpc:auto_generated.dataa[1]
dataa[2] => add_sub_bpc:auto_generated.dataa[2]
dataa[3] => add_sub_bpc:auto_generated.dataa[3]
dataa[4] => add_sub_bpc:auto_generated.dataa[4]
datab[0] => add_sub_bpc:auto_generated.datab[0]
datab[1] => add_sub_bpc:auto_generated.datab[1]
datab[2] => add_sub_bpc:auto_generated.datab[2]
datab[3] => add_sub_bpc:auto_generated.datab[3]
datab[4] => add_sub_bpc:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bpc:auto_generated.result[0]
result[1] <= add_sub_bpc:auto_generated.result[1]
result[2] <= add_sub_bpc:auto_generated.result[2]
result[3] <= add_sub_bpc:auto_generated.result[3]
result[4] <= add_sub_bpc:auto_generated.result[4]
cout <= add_sub_bpc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]
dataa[0] => add_sub_apc:auto_generated.dataa[0]
dataa[1] => add_sub_apc:auto_generated.dataa[1]
dataa[2] => add_sub_apc:auto_generated.dataa[2]
dataa[3] => add_sub_apc:auto_generated.dataa[3]
datab[0] => add_sub_apc:auto_generated.datab[0]
datab[1] => add_sub_apc:auto_generated.datab[1]
datab[2] => add_sub_apc:auto_generated.datab[2]
datab[3] => add_sub_apc:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_apc:auto_generated.result[0]
result[1] <= add_sub_apc:auto_generated.result[1]
result[2] <= add_sub_apc:auto_generated.result[2]
result[3] <= add_sub_apc:auto_generated.result[3]
cout <= add_sub_apc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]
dataa[0] => add_sub_8pc:auto_generated.dataa[0]
dataa[1] => add_sub_8pc:auto_generated.dataa[1]
datab[0] => add_sub_8pc:auto_generated.datab[0]
datab[1] => add_sub_8pc:auto_generated.datab[1]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8pc:auto_generated.result[0]
result[1] <= add_sub_8pc:auto_generated.result[1]
cout <= add_sub_8pc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:a_delay
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].IN0
d[2] => pq[0][2].DATAIN
d[2] => q[2].IN0
d[3] => pq[0][3].DATAIN
d[3] => q[3].IN0
d[4] => pq[0][4].DATAIN
d[4] => q[4].IN0
d[5] => pq[0][5].DATAIN
d[5] => q[5].IN0
d[6] => pq[0][6].DATAIN
d[6] => q[6].IN0
d[7] => pq[0][7].DATAIN
d[7] => q[7].IN0
d[8] => pq[0][8].DATAIN
d[8] => q[8].IN0
d[9] => pq[0][9].DATAIN
d[9] => q[9].IN0
d[10] => pq[0][10].DATAIN
d[10] => q[10].IN0
d[11] => pq[0][11].DATAIN
d[11] => q[11].IN0
d[12] => pq[0][12].DATAIN
d[12] => q[12].IN0
d[13] => pq[0][13].DATAIN
d[13] => q[13].IN0
d[14] => pq[0][14].DATAIN
d[14] => q[14].IN0
d[15] => pq[0][15].DATAIN
d[15] => q[15].IN0
d[16] => pq[0][16].DATAIN
d[16] => q[16].IN0
d[17] => pq[0][17].DATAIN
d[17] => q[17].IN0
d[18] => pq[0][18].DATAIN
d[18] => q[18].IN0
d[19] => pq[0][19].DATAIN
d[19] => q[19].IN0
d[20] => pq[0][20].DATAIN
d[20] => q[20].IN0
d[21] => pq[0][21].DATAIN
d[21] => q[21].IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
pq[0][18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
pq[0][19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
pq[0][20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
pq[0][21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector
clk => clk.IN1
rst_n => rst_n.IN1
per_frame_vsync => per_frame_vsync.IN1
per_frame_href => per_frame_href.IN1
per_frame_clken => per_frame_clken.IN1
per_img_Bit => per_img_Bit.IN1
post_frame_vsync <= per_frame_vsync_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_frame_href <= per_frame_href_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken <= per_frame_clken_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_img_Bit <= post_img_Bit.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector
clk => clk.IN1
rst_n => matrix_p33~reg0.ACLR
rst_n => matrix_p32~reg0.ACLR
rst_n => matrix_p31~reg0.ACLR
rst_n => matrix_p23~reg0.ACLR
rst_n => matrix_p22~reg0.ACLR
rst_n => matrix_p21~reg0.ACLR
rst_n => matrix_p13~reg0.ACLR
rst_n => matrix_p12~reg0.ACLR
rst_n => matrix_p11~reg0.ACLR
rst_n => per_frame_clken_r[0].ACLR
rst_n => per_frame_clken_r[1].ACLR
rst_n => per_frame_href_r[0].ACLR
rst_n => per_frame_href_r[1].ACLR
rst_n => per_frame_vsync_r[0].ACLR
rst_n => per_frame_vsync_r[1].ACLR
rst_n => row3_data.ACLR
per_frame_vsync => per_frame_vsync_r[0].DATAIN
per_frame_href => per_frame_href_r[0].DATAIN
per_frame_clken => shift_clk_en.IN1
per_img_Bit => row3_data.DATAB
matrix_frame_vsync <= per_frame_vsync_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_href <= per_frame_href_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_clken <= per_frame_clken_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_p11 <= matrix_p11~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12 <= matrix_p12~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13 <= matrix_p13~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21 <= matrix_p21~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22 <= matrix_p22~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23 <= matrix_p23~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31 <= matrix_p31~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32 <= matrix_p32~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33 <= matrix_p33~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_dsv:auto_generated.shiftin[0]
clock => shift_taps_dsv:auto_generated.clock
clken => shift_taps_dsv:auto_generated.clken
shiftout[0] <= shift_taps_dsv:auto_generated.shiftout[0]
taps[0] <= shift_taps_dsv:auto_generated.taps[0]
taps[1] <= shift_taps_dsv:auto_generated.taps[1]
aclr => ~NO_FANOUT~


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated
clken => altsyncram_nia1:altsyncram2.clocken0
clken => cntr_7vf:cntr1.clk_en
clock => altsyncram_nia1:altsyncram2.clock0
clock => cntr_7vf:cntr1.clock
shiftin[0] => altsyncram_nia1:altsyncram2.data_a[0]
shiftout[0] <= altsyncram_nia1:altsyncram2.q_b[1]
taps[0] <= altsyncram_nia1:altsyncram2.q_b[0]
taps[1] <= altsyncram_nia1:altsyncram2.q_b[1]


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector
clk => clk.IN1
rst_n => rst_n.IN1
per_frame_vsync => per_frame_vsync.IN1
per_frame_href => per_frame_href.IN1
per_frame_clken => per_frame_clken.IN1
per_img_Bit => per_img_Bit.IN1
post_frame_vsync <= per_frame_vsync_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_frame_href <= per_frame_href_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken <= per_frame_clken_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_img_Bit <= post_img_Bit.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit
clk => clk.IN1
rst_n => matrix_p33~reg0.ACLR
rst_n => matrix_p32~reg0.ACLR
rst_n => matrix_p31~reg0.ACLR
rst_n => matrix_p23~reg0.ACLR
rst_n => matrix_p22~reg0.ACLR
rst_n => matrix_p21~reg0.ACLR
rst_n => matrix_p13~reg0.ACLR
rst_n => matrix_p12~reg0.ACLR
rst_n => matrix_p11~reg0.ACLR
rst_n => per_frame_clken_r[0].ACLR
rst_n => per_frame_clken_r[1].ACLR
rst_n => per_frame_href_r[0].ACLR
rst_n => per_frame_href_r[1].ACLR
rst_n => per_frame_vsync_r[0].ACLR
rst_n => per_frame_vsync_r[1].ACLR
rst_n => row3_data.ACLR
per_frame_vsync => per_frame_vsync_r[0].DATAIN
per_frame_href => per_frame_href_r[0].DATAIN
per_frame_clken => shift_clk_en.IN1
per_img_Bit => row3_data.DATAB
matrix_frame_vsync <= per_frame_vsync_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_href <= per_frame_href_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_clken <= per_frame_clken_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_p11 <= matrix_p11~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12 <= matrix_p12~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13 <= matrix_p13~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21 <= matrix_p21~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22 <= matrix_p22~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23 <= matrix_p23~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31 <= matrix_p31~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32 <= matrix_p32~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33 <= matrix_p33~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_dsv:auto_generated.shiftin[0]
clock => shift_taps_dsv:auto_generated.clock
clken => shift_taps_dsv:auto_generated.clken
shiftout[0] <= shift_taps_dsv:auto_generated.shiftout[0]
taps[0] <= shift_taps_dsv:auto_generated.taps[0]
taps[1] <= shift_taps_dsv:auto_generated.taps[1]
aclr => ~NO_FANOUT~


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated
clken => altsyncram_nia1:altsyncram2.clocken0
clken => cntr_7vf:cntr1.clk_en
clock => altsyncram_nia1:altsyncram2.clock0
clock => cntr_7vf:cntr1.clock
shiftin[0] => altsyncram_nia1:altsyncram2.data_a[0]
shiftout[0] <= altsyncram_nia1:altsyncram2.q_b[1]
taps[0] <= altsyncram_nia1:altsyncram2.q_b[0]
taps[1] <= altsyncram_nia1:altsyncram2.q_b[1]


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion
clk => per_frame_vsync_r[0].CLK
clk => y_max[0]~reg0.CLK
clk => y_max[1]~reg0.CLK
clk => y_max[2]~reg0.CLK
clk => y_max[3]~reg0.CLK
clk => y_max[4]~reg0.CLK
clk => y_max[5]~reg0.CLK
clk => y_max[6]~reg0.CLK
clk => y_max[7]~reg0.CLK
clk => y_max[8]~reg0.CLK
clk => y_max[9]~reg0.CLK
clk => y_max[10]~reg0.CLK
clk => y_max[11]~reg0.CLK
clk => x_max[0]~reg0.CLK
clk => x_max[1]~reg0.CLK
clk => x_max[2]~reg0.CLK
clk => x_max[3]~reg0.CLK
clk => x_max[4]~reg0.CLK
clk => x_max[5]~reg0.CLK
clk => x_max[6]~reg0.CLK
clk => x_max[7]~reg0.CLK
clk => x_max[8]~reg0.CLK
clk => x_max[9]~reg0.CLK
clk => x_max[10]~reg0.CLK
clk => x_max[11]~reg0.CLK
clk => y_min[0]~reg0.CLK
clk => y_min[1]~reg0.CLK
clk => y_min[2]~reg0.CLK
clk => y_min[3]~reg0.CLK
clk => y_min[4]~reg0.CLK
clk => y_min[5]~reg0.CLK
clk => y_min[6]~reg0.CLK
clk => y_min[7]~reg0.CLK
clk => y_min[8]~reg0.CLK
clk => y_min[9]~reg0.CLK
clk => y_min[10]~reg0.CLK
clk => y_min[11]~reg0.CLK
clk => en~reg0.CLK
clk => fingertip_data[0]~reg0.CLK
clk => fingertip_data[1]~reg0.CLK
clk => fingertip_data[2]~reg0.CLK
clk => fingertip_data[3]~reg0.CLK
clk => fingertip_data[4]~reg0.CLK
clk => fingertip_data[5]~reg0.CLK
clk => fingertip_data[6]~reg0.CLK
clk => fingertip_data[7]~reg0.CLK
clk => fingertip_data[8]~reg0.CLK
clk => fingertip_data[9]~reg0.CLK
clk => fingertip_data[10]~reg0.CLK
clk => fingertip_data[11]~reg0.CLK
clk => fingertip_data[12]~reg0.CLK
clk => fingertip_data[13]~reg0.CLK
clk => fingertip_data[14]~reg0.CLK
clk => fingertip_data[15]~reg0.CLK
clk => fingertip_data[16]~reg0.CLK
clk => fingertip_data[17]~reg0.CLK
clk => fingertip_data[18]~reg0.CLK
clk => fingertip_data[19]~reg0.CLK
clk => oDATA_area[0]~reg0.CLK
clk => oDATA_area[1]~reg0.CLK
clk => oDATA_area[2]~reg0.CLK
clk => oDATA_area[3]~reg0.CLK
clk => oDATA_area[4]~reg0.CLK
clk => oDATA_area[5]~reg0.CLK
clk => oDATA_area[6]~reg0.CLK
clk => oDATA_area[7]~reg0.CLK
clk => oDATA_area[8]~reg0.CLK
clk => oDATA_area[9]~reg0.CLK
clk => oDATA_area[10]~reg0.CLK
clk => oDATA_area[11]~reg0.CLK
clk => oDATA_area[12]~reg0.CLK
clk => oDATA_area[13]~reg0.CLK
clk => oDATA_area[14]~reg0.CLK
clk => oDATA_area[15]~reg0.CLK
clk => oDATA_area[16]~reg0.CLK
clk => oDATA_area[17]~reg0.CLK
clk => oDATA_area[18]~reg0.CLK
clk => oDATA_area[19]~reg0.CLK
clk => oDATA_length[0]~reg0.CLK
clk => oDATA_length[1]~reg0.CLK
clk => oDATA_length[2]~reg0.CLK
clk => oDATA_length[3]~reg0.CLK
clk => oDATA_length[4]~reg0.CLK
clk => oDATA_length[5]~reg0.CLK
clk => oDATA_length[6]~reg0.CLK
clk => oDATA_length[7]~reg0.CLK
clk => oDATA_length[8]~reg0.CLK
clk => oDATA_length[9]~reg0.CLK
clk => oDATA_length[10]~reg0.CLK
clk => oDATA_length[11]~reg0.CLK
clk => oDATA_length[12]~reg0.CLK
clk => oDATA_length[13]~reg0.CLK
clk => oDATA_length[14]~reg0.CLK
clk => oDATA_length[15]~reg0.CLK
clk => oDATA_length[16]~reg0.CLK
clk => oDATA_length[17]~reg0.CLK
clk => oDATA_length[18]~reg0.CLK
clk => oDATA_length[19]~reg0.CLK
clk => x_min[0]~reg0.CLK
clk => x_min[1]~reg0.CLK
clk => x_min[2]~reg0.CLK
clk => x_min[3]~reg0.CLK
clk => x_min[4]~reg0.CLK
clk => x_min[5]~reg0.CLK
clk => x_min[6]~reg0.CLK
clk => x_min[7]~reg0.CLK
clk => x_min[8]~reg0.CLK
clk => x_min[9]~reg0.CLK
clk => x_min[10]~reg0.CLK
clk => x_min[11]~reg0.CLK
clk => oDATA_length_ymax[0].CLK
clk => oDATA_length_ymax[1].CLK
clk => oDATA_length_ymax[2].CLK
clk => oDATA_length_ymax[3].CLK
clk => oDATA_length_ymax[4].CLK
clk => oDATA_length_ymax[5].CLK
clk => oDATA_length_ymax[6].CLK
clk => oDATA_length_ymax[7].CLK
clk => oDATA_length_ymax[8].CLK
clk => oDATA_length_ymax[9].CLK
clk => oDATA_length_ymax[10].CLK
clk => oDATA_length_ymax[11].CLK
clk => oDATA_length_ymax[12].CLK
clk => oDATA_length_ymax[13].CLK
clk => oDATA_length_ymax[14].CLK
clk => oDATA_length_ymax[15].CLK
clk => oDATA_length_ymax[16].CLK
clk => oDATA_length_ymax[17].CLK
clk => oDATA_length_ymax[18].CLK
clk => oDATA_length_ymax[19].CLK
clk => y_max_r[0].CLK
clk => y_max_r[1].CLK
clk => y_max_r[2].CLK
clk => y_max_r[3].CLK
clk => y_max_r[4].CLK
clk => y_max_r[5].CLK
clk => y_max_r[6].CLK
clk => y_max_r[7].CLK
clk => y_max_r[8].CLK
clk => y_max_r[9].CLK
clk => y_max_r[10].CLK
clk => y_max_r[11].CLK
clk => oDATA_length_ymin[0].CLK
clk => oDATA_length_ymin[1].CLK
clk => oDATA_length_ymin[2].CLK
clk => oDATA_length_ymin[3].CLK
clk => oDATA_length_ymin[4].CLK
clk => oDATA_length_ymin[5].CLK
clk => oDATA_length_ymin[6].CLK
clk => oDATA_length_ymin[7].CLK
clk => oDATA_length_ymin[8].CLK
clk => oDATA_length_ymin[9].CLK
clk => oDATA_length_ymin[10].CLK
clk => oDATA_length_ymin[11].CLK
clk => oDATA_length_ymin[12].CLK
clk => oDATA_length_ymin[13].CLK
clk => oDATA_length_ymin[14].CLK
clk => oDATA_length_ymin[15].CLK
clk => oDATA_length_ymin[16].CLK
clk => oDATA_length_ymin[17].CLK
clk => oDATA_length_ymin[18].CLK
clk => oDATA_length_ymin[19].CLK
clk => y_min_r[0].CLK
clk => y_min_r[1].CLK
clk => y_min_r[2].CLK
clk => y_min_r[3].CLK
clk => y_min_r[4].CLK
clk => y_min_r[5].CLK
clk => y_min_r[6].CLK
clk => y_min_r[7].CLK
clk => y_min_r[8].CLK
clk => y_min_r[9].CLK
clk => y_min_r[10].CLK
clk => y_min_r[11].CLK
clk => oDATA_length_xmax[0].CLK
clk => oDATA_length_xmax[1].CLK
clk => oDATA_length_xmax[2].CLK
clk => oDATA_length_xmax[3].CLK
clk => oDATA_length_xmax[4].CLK
clk => oDATA_length_xmax[5].CLK
clk => oDATA_length_xmax[6].CLK
clk => oDATA_length_xmax[7].CLK
clk => oDATA_length_xmax[8].CLK
clk => oDATA_length_xmax[9].CLK
clk => oDATA_length_xmax[10].CLK
clk => oDATA_length_xmax[11].CLK
clk => oDATA_length_xmax[12].CLK
clk => oDATA_length_xmax[13].CLK
clk => oDATA_length_xmax[14].CLK
clk => oDATA_length_xmax[15].CLK
clk => oDATA_length_xmax[16].CLK
clk => oDATA_length_xmax[17].CLK
clk => oDATA_length_xmax[18].CLK
clk => oDATA_length_xmax[19].CLK
clk => x_max_r[0].CLK
clk => x_max_r[1].CLK
clk => x_max_r[2].CLK
clk => x_max_r[3].CLK
clk => x_max_r[4].CLK
clk => x_max_r[5].CLK
clk => x_max_r[6].CLK
clk => x_max_r[7].CLK
clk => x_max_r[8].CLK
clk => x_max_r[9].CLK
clk => x_max_r[10].CLK
clk => x_max_r[11].CLK
clk => oDATA_length_xmin[0].CLK
clk => oDATA_length_xmin[1].CLK
clk => oDATA_length_xmin[2].CLK
clk => oDATA_length_xmin[3].CLK
clk => oDATA_length_xmin[4].CLK
clk => oDATA_length_xmin[5].CLK
clk => oDATA_length_xmin[6].CLK
clk => oDATA_length_xmin[7].CLK
clk => oDATA_length_xmin[8].CLK
clk => oDATA_length_xmin[9].CLK
clk => oDATA_length_xmin[10].CLK
clk => oDATA_length_xmin[11].CLK
clk => oDATA_length_xmin[12].CLK
clk => oDATA_length_xmin[13].CLK
clk => oDATA_length_xmin[14].CLK
clk => oDATA_length_xmin[15].CLK
clk => oDATA_length_xmin[16].CLK
clk => oDATA_length_xmin[17].CLK
clk => oDATA_length_xmin[18].CLK
clk => oDATA_length_xmin[19].CLK
clk => x_min_r[0].CLK
clk => x_min_r[1].CLK
clk => x_min_r[2].CLK
clk => x_min_r[3].CLK
clk => x_min_r[4].CLK
clk => x_min_r[5].CLK
clk => x_min_r[6].CLK
clk => x_min_r[7].CLK
clk => x_min_r[8].CLK
clk => x_min_r[9].CLK
clk => x_min_r[10].CLK
clk => x_min_r[11].CLK
clk => cnt_y[0].CLK
clk => cnt_y[1].CLK
clk => cnt_y[2].CLK
clk => cnt_y[3].CLK
clk => cnt_y[4].CLK
clk => cnt_y[5].CLK
clk => cnt_y[6].CLK
clk => cnt_y[7].CLK
clk => cnt_y[8].CLK
clk => cnt_y[9].CLK
clk => cnt_y[10].CLK
clk => cnt_y[11].CLK
clk => cnt_x[0].CLK
clk => cnt_x[1].CLK
clk => cnt_x[2].CLK
clk => cnt_x[3].CLK
clk => cnt_x[4].CLK
clk => cnt_x[5].CLK
clk => cnt_x[6].CLK
clk => cnt_x[7].CLK
clk => cnt_x[8].CLK
clk => cnt_x[9].CLK
clk => cnt_x[10].CLK
clk => cnt_x[11].CLK
rst_n => en~reg0.ACLR
rst_n => fingertip_data[0]~reg0.ACLR
rst_n => fingertip_data[1]~reg0.ACLR
rst_n => fingertip_data[2]~reg0.ACLR
rst_n => fingertip_data[3]~reg0.ACLR
rst_n => fingertip_data[4]~reg0.ACLR
rst_n => fingertip_data[5]~reg0.ACLR
rst_n => fingertip_data[6]~reg0.ACLR
rst_n => fingertip_data[7]~reg0.ACLR
rst_n => fingertip_data[8]~reg0.ACLR
rst_n => fingertip_data[9]~reg0.ACLR
rst_n => fingertip_data[10]~reg0.ACLR
rst_n => fingertip_data[11]~reg0.ACLR
rst_n => fingertip_data[12]~reg0.ACLR
rst_n => fingertip_data[13]~reg0.ACLR
rst_n => fingertip_data[14]~reg0.ACLR
rst_n => fingertip_data[15]~reg0.ACLR
rst_n => fingertip_data[16]~reg0.ACLR
rst_n => fingertip_data[17]~reg0.ACLR
rst_n => fingertip_data[18]~reg0.ACLR
rst_n => fingertip_data[19]~reg0.ACLR
rst_n => oDATA_area[0]~reg0.ACLR
rst_n => oDATA_area[1]~reg0.ACLR
rst_n => oDATA_area[2]~reg0.ACLR
rst_n => oDATA_area[3]~reg0.ACLR
rst_n => oDATA_area[4]~reg0.ACLR
rst_n => oDATA_area[5]~reg0.ACLR
rst_n => oDATA_area[6]~reg0.ACLR
rst_n => oDATA_area[7]~reg0.ACLR
rst_n => oDATA_area[8]~reg0.ACLR
rst_n => oDATA_area[9]~reg0.ACLR
rst_n => oDATA_area[10]~reg0.ACLR
rst_n => oDATA_area[11]~reg0.ACLR
rst_n => oDATA_area[12]~reg0.ACLR
rst_n => oDATA_area[13]~reg0.ACLR
rst_n => oDATA_area[14]~reg0.ACLR
rst_n => oDATA_area[15]~reg0.ACLR
rst_n => oDATA_area[16]~reg0.ACLR
rst_n => oDATA_area[17]~reg0.ACLR
rst_n => oDATA_area[18]~reg0.ACLR
rst_n => oDATA_area[19]~reg0.ACLR
rst_n => oDATA_length[0]~reg0.ACLR
rst_n => oDATA_length[1]~reg0.ACLR
rst_n => oDATA_length[2]~reg0.ACLR
rst_n => oDATA_length[3]~reg0.ACLR
rst_n => oDATA_length[4]~reg0.ACLR
rst_n => oDATA_length[5]~reg0.ACLR
rst_n => oDATA_length[6]~reg0.ACLR
rst_n => oDATA_length[7]~reg0.ACLR
rst_n => oDATA_length[8]~reg0.ACLR
rst_n => oDATA_length[9]~reg0.ACLR
rst_n => oDATA_length[10]~reg0.ACLR
rst_n => oDATA_length[11]~reg0.ACLR
rst_n => oDATA_length[12]~reg0.ACLR
rst_n => oDATA_length[13]~reg0.ACLR
rst_n => oDATA_length[14]~reg0.ACLR
rst_n => oDATA_length[15]~reg0.ACLR
rst_n => oDATA_length[16]~reg0.ACLR
rst_n => oDATA_length[17]~reg0.ACLR
rst_n => oDATA_length[18]~reg0.ACLR
rst_n => oDATA_length[19]~reg0.ACLR
rst_n => x_min[0]~reg0.ACLR
rst_n => x_min[1]~reg0.ACLR
rst_n => x_min[2]~reg0.ACLR
rst_n => x_min[3]~reg0.ACLR
rst_n => x_min[4]~reg0.ACLR
rst_n => x_min[5]~reg0.ACLR
rst_n => x_min[6]~reg0.ACLR
rst_n => x_min[7]~reg0.ACLR
rst_n => x_min[8]~reg0.ACLR
rst_n => x_min[9]~reg0.ACLR
rst_n => x_min[10]~reg0.PRESET
rst_n => x_min[11]~reg0.ACLR
rst_n => per_frame_vsync_r[0].ACLR
rst_n => cnt_x[0].ACLR
rst_n => cnt_x[1].ACLR
rst_n => cnt_x[2].ACLR
rst_n => cnt_x[3].ACLR
rst_n => cnt_x[4].ACLR
rst_n => cnt_x[5].ACLR
rst_n => cnt_x[6].ACLR
rst_n => cnt_x[7].ACLR
rst_n => cnt_x[8].ACLR
rst_n => cnt_x[9].ACLR
rst_n => cnt_x[10].ACLR
rst_n => cnt_x[11].ACLR
rst_n => cnt_y[0].ACLR
rst_n => cnt_y[1].ACLR
rst_n => cnt_y[2].ACLR
rst_n => cnt_y[3].ACLR
rst_n => cnt_y[4].ACLR
rst_n => cnt_y[5].ACLR
rst_n => cnt_y[6].ACLR
rst_n => cnt_y[7].ACLR
rst_n => cnt_y[8].ACLR
rst_n => cnt_y[9].ACLR
rst_n => cnt_y[10].ACLR
rst_n => cnt_y[11].ACLR
rst_n => oDATA_length_xmin[0].ACLR
rst_n => oDATA_length_xmin[1].ACLR
rst_n => oDATA_length_xmin[2].ACLR
rst_n => oDATA_length_xmin[3].ACLR
rst_n => oDATA_length_xmin[4].ACLR
rst_n => oDATA_length_xmin[5].ACLR
rst_n => oDATA_length_xmin[6].ACLR
rst_n => oDATA_length_xmin[7].ACLR
rst_n => oDATA_length_xmin[8].ACLR
rst_n => oDATA_length_xmin[9].ACLR
rst_n => oDATA_length_xmin[10].ACLR
rst_n => oDATA_length_xmin[11].ACLR
rst_n => oDATA_length_xmin[12].ACLR
rst_n => oDATA_length_xmin[13].ACLR
rst_n => oDATA_length_xmin[14].ACLR
rst_n => oDATA_length_xmin[15].ACLR
rst_n => oDATA_length_xmin[16].ACLR
rst_n => oDATA_length_xmin[17].ACLR
rst_n => oDATA_length_xmin[18].ACLR
rst_n => oDATA_length_xmin[19].ACLR
rst_n => x_min_r[0].ACLR
rst_n => x_min_r[1].ACLR
rst_n => x_min_r[2].ACLR
rst_n => x_min_r[3].ACLR
rst_n => x_min_r[4].ACLR
rst_n => x_min_r[5].ACLR
rst_n => x_min_r[6].ACLR
rst_n => x_min_r[7].ACLR
rst_n => x_min_r[8].ACLR
rst_n => x_min_r[9].ACLR
rst_n => x_min_r[10].PRESET
rst_n => x_min_r[11].ACLR
rst_n => oDATA_length_xmax[0].ACLR
rst_n => oDATA_length_xmax[1].ACLR
rst_n => oDATA_length_xmax[2].ACLR
rst_n => oDATA_length_xmax[3].ACLR
rst_n => oDATA_length_xmax[4].ACLR
rst_n => oDATA_length_xmax[5].ACLR
rst_n => oDATA_length_xmax[6].ACLR
rst_n => oDATA_length_xmax[7].ACLR
rst_n => oDATA_length_xmax[8].ACLR
rst_n => oDATA_length_xmax[9].ACLR
rst_n => oDATA_length_xmax[10].ACLR
rst_n => oDATA_length_xmax[11].ACLR
rst_n => oDATA_length_xmax[12].ACLR
rst_n => oDATA_length_xmax[13].ACLR
rst_n => oDATA_length_xmax[14].ACLR
rst_n => oDATA_length_xmax[15].ACLR
rst_n => oDATA_length_xmax[16].ACLR
rst_n => oDATA_length_xmax[17].ACLR
rst_n => oDATA_length_xmax[18].ACLR
rst_n => oDATA_length_xmax[19].ACLR
rst_n => x_max_r[0].ACLR
rst_n => x_max_r[1].ACLR
rst_n => x_max_r[2].ACLR
rst_n => x_max_r[3].ACLR
rst_n => x_max_r[4].ACLR
rst_n => x_max_r[5].ACLR
rst_n => x_max_r[6].ACLR
rst_n => x_max_r[7].ACLR
rst_n => x_max_r[8].ACLR
rst_n => x_max_r[9].ACLR
rst_n => x_max_r[10].ACLR
rst_n => x_max_r[11].ACLR
rst_n => oDATA_length_ymin[0].ACLR
rst_n => oDATA_length_ymin[1].ACLR
rst_n => oDATA_length_ymin[2].ACLR
rst_n => oDATA_length_ymin[3].ACLR
rst_n => oDATA_length_ymin[4].ACLR
rst_n => oDATA_length_ymin[5].ACLR
rst_n => oDATA_length_ymin[6].ACLR
rst_n => oDATA_length_ymin[7].ACLR
rst_n => oDATA_length_ymin[8].ACLR
rst_n => oDATA_length_ymin[9].ACLR
rst_n => oDATA_length_ymin[10].ACLR
rst_n => oDATA_length_ymin[11].ACLR
rst_n => oDATA_length_ymin[12].ACLR
rst_n => oDATA_length_ymin[13].ACLR
rst_n => oDATA_length_ymin[14].ACLR
rst_n => oDATA_length_ymin[15].ACLR
rst_n => oDATA_length_ymin[16].ACLR
rst_n => oDATA_length_ymin[17].ACLR
rst_n => oDATA_length_ymin[18].ACLR
rst_n => oDATA_length_ymin[19].ACLR
rst_n => y_min_r[0].ACLR
rst_n => y_min_r[1].ACLR
rst_n => y_min_r[2].ACLR
rst_n => y_min_r[3].ACLR
rst_n => y_min_r[4].ACLR
rst_n => y_min_r[5].ACLR
rst_n => y_min_r[6].ACLR
rst_n => y_min_r[7].ACLR
rst_n => y_min_r[8].PRESET
rst_n => y_min_r[9].PRESET
rst_n => y_min_r[10].ACLR
rst_n => y_min_r[11].ACLR
rst_n => oDATA_length_ymax[0].ACLR
rst_n => oDATA_length_ymax[1].ACLR
rst_n => oDATA_length_ymax[2].ACLR
rst_n => oDATA_length_ymax[3].ACLR
rst_n => oDATA_length_ymax[4].ACLR
rst_n => oDATA_length_ymax[5].ACLR
rst_n => oDATA_length_ymax[6].ACLR
rst_n => oDATA_length_ymax[7].ACLR
rst_n => oDATA_length_ymax[8].ACLR
rst_n => oDATA_length_ymax[9].ACLR
rst_n => oDATA_length_ymax[10].ACLR
rst_n => oDATA_length_ymax[11].ACLR
rst_n => oDATA_length_ymax[12].ACLR
rst_n => oDATA_length_ymax[13].ACLR
rst_n => oDATA_length_ymax[14].ACLR
rst_n => oDATA_length_ymax[15].ACLR
rst_n => oDATA_length_ymax[16].ACLR
rst_n => oDATA_length_ymax[17].ACLR
rst_n => oDATA_length_ymax[18].ACLR
rst_n => oDATA_length_ymax[19].ACLR
rst_n => y_max_r[0].ACLR
rst_n => y_max_r[1].ACLR
rst_n => y_max_r[2].ACLR
rst_n => y_max_r[3].ACLR
rst_n => y_max_r[4].ACLR
rst_n => y_max_r[5].ACLR
rst_n => y_max_r[6].ACLR
rst_n => y_max_r[7].ACLR
rst_n => y_max_r[8].ACLR
rst_n => y_max_r[9].ACLR
rst_n => y_max_r[10].ACLR
rst_n => y_max_r[11].ACLR
rst_n => y_min[11]~reg0.ENA
rst_n => y_min[10]~reg0.ENA
rst_n => y_min[9]~reg0.ENA
rst_n => y_min[8]~reg0.ENA
rst_n => y_min[7]~reg0.ENA
rst_n => y_min[6]~reg0.ENA
rst_n => y_min[5]~reg0.ENA
rst_n => y_min[4]~reg0.ENA
rst_n => y_min[3]~reg0.ENA
rst_n => y_min[2]~reg0.ENA
rst_n => y_min[1]~reg0.ENA
rst_n => y_min[0]~reg0.ENA
rst_n => x_max[11]~reg0.ENA
rst_n => x_max[10]~reg0.ENA
rst_n => x_max[9]~reg0.ENA
rst_n => x_max[8]~reg0.ENA
rst_n => x_max[7]~reg0.ENA
rst_n => x_max[6]~reg0.ENA
rst_n => x_max[5]~reg0.ENA
rst_n => x_max[4]~reg0.ENA
rst_n => x_max[3]~reg0.ENA
rst_n => x_max[2]~reg0.ENA
rst_n => x_max[1]~reg0.ENA
rst_n => x_max[0]~reg0.ENA
rst_n => y_max[11]~reg0.ENA
rst_n => y_max[10]~reg0.ENA
rst_n => y_max[9]~reg0.ENA
rst_n => y_max[8]~reg0.ENA
rst_n => y_max[7]~reg0.ENA
rst_n => y_max[6]~reg0.ENA
rst_n => y_max[5]~reg0.ENA
rst_n => y_max[4]~reg0.ENA
rst_n => y_max[3]~reg0.ENA
rst_n => y_max[2]~reg0.ENA
rst_n => y_max[1]~reg0.ENA
rst_n => y_max[0]~reg0.ENA
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => y_min.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => x_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => y_max.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_length.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => oDATA_area.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => fingertip_data.OUTPUTSELECT
per_frame_vsync => en.OUTPUTSELECT
per_frame_vsync => per_frame_vsync_r[0].DATAIN
per_frame_vsync => x_min[11]~reg0.ENA
per_frame_vsync => x_min[10]~reg0.ENA
per_frame_vsync => x_min[9]~reg0.ENA
per_frame_vsync => x_min[8]~reg0.ENA
per_frame_vsync => x_min[7]~reg0.ENA
per_frame_vsync => x_min[6]~reg0.ENA
per_frame_vsync => x_min[5]~reg0.ENA
per_frame_vsync => x_min[4]~reg0.ENA
per_frame_vsync => x_min[3]~reg0.ENA
per_frame_vsync => x_min[2]~reg0.ENA
per_frame_vsync => x_min[1]~reg0.ENA
per_frame_vsync => x_min[0]~reg0.ENA
per_frame_href => post_img.OUTPUTSELECT
per_frame_href => post_img.OUTPUTSELECT
per_frame_href => post_img.OUTPUTSELECT
per_frame_href => post_img.OUTPUTSELECT
per_frame_href => post_img.OUTPUTSELECT
per_frame_href => post_img.OUTPUTSELECT
per_frame_href => post_img.OUTPUTSELECT
per_frame_href => post_img.OUTPUTSELECT
per_frame_href => post_frame_href.DATAIN
per_frame_clken => always0.IN1
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => cnt_x.OUTPUTSELECT
per_frame_clken => always2.IN0
per_frame_clken => post_frame_clken.DATAIN
per_img_Bit => always2.IN1
per_img_Bit => post_img.DATAB
per_img_Bit => post_img.DATAB
per_img_Bit => post_img.DATAB
per_img_Bit => post_img.DATAB
per_img_Bit => post_img.DATAB
per_img_Bit => post_img.DATAB
per_img_Bit => post_img.DATAB
per_img_Bit => post_img.DATAB
post_frame_vsync <= per_frame_vsync_r[0].DB_MAX_OUTPUT_PORT_TYPE
post_frame_href <= per_frame_href.DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken <= per_frame_clken.DB_MAX_OUTPUT_PORT_TYPE
x_min[0] <= x_min[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_min[1] <= x_min[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_min[2] <= x_min[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_min[3] <= x_min[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_min[4] <= x_min[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_min[5] <= x_min[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_min[6] <= x_min[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_min[7] <= x_min[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_min[8] <= x_min[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_min[9] <= x_min[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_min[10] <= x_min[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_min[11] <= x_min[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[0] <= x_max[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[1] <= x_max[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[2] <= x_max[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[3] <= x_max[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[4] <= x_max[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[5] <= x_max[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[6] <= x_max[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[7] <= x_max[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[8] <= x_max[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[9] <= x_max[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[10] <= x_max[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_max[11] <= x_max[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[0] <= y_min[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[1] <= y_min[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[2] <= y_min[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[3] <= y_min[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[4] <= y_min[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[5] <= y_min[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[6] <= y_min[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[7] <= y_min[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[8] <= y_min[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[9] <= y_min[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[10] <= y_min[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_min[11] <= y_min[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[0] <= y_max[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[1] <= y_max[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[2] <= y_max[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[3] <= y_max[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[4] <= y_max[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[5] <= y_max[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[6] <= y_max[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[7] <= y_max[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[8] <= y_max[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[9] <= y_max[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[10] <= y_max[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_max[11] <= y_max[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[0] <= oDATA_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[1] <= oDATA_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[2] <= oDATA_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[3] <= oDATA_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[4] <= oDATA_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[5] <= oDATA_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[6] <= oDATA_length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[7] <= oDATA_length[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[8] <= oDATA_length[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[9] <= oDATA_length[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[10] <= oDATA_length[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[11] <= oDATA_length[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[12] <= oDATA_length[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[13] <= oDATA_length[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[14] <= oDATA_length[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[15] <= oDATA_length[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[16] <= oDATA_length[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[17] <= oDATA_length[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[18] <= oDATA_length[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_length[19] <= oDATA_length[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[0] <= oDATA_area[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[1] <= oDATA_area[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[2] <= oDATA_area[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[3] <= oDATA_area[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[4] <= oDATA_area[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[5] <= oDATA_area[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[6] <= oDATA_area[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[7] <= oDATA_area[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[8] <= oDATA_area[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[9] <= oDATA_area[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[10] <= oDATA_area[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[11] <= oDATA_area[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[12] <= oDATA_area[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[13] <= oDATA_area[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[14] <= oDATA_area[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[15] <= oDATA_area[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[16] <= oDATA_area[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[17] <= oDATA_area[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[18] <= oDATA_area[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_area[19] <= oDATA_area[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[0] <= fingertip_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[1] <= fingertip_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[2] <= fingertip_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[3] <= fingertip_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[4] <= fingertip_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[5] <= fingertip_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[6] <= fingertip_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[7] <= fingertip_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[8] <= fingertip_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[9] <= fingertip_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[10] <= fingertip_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[11] <= fingertip_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[12] <= fingertip_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[13] <= fingertip_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[14] <= fingertip_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[15] <= fingertip_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[16] <= fingertip_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[17] <= fingertip_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[18] <= fingertip_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fingertip_data[19] <= fingertip_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img[0] <= post_img.DB_MAX_OUTPUT_PORT_TYPE
post_img[1] <= post_img.DB_MAX_OUTPUT_PORT_TYPE
post_img[2] <= post_img.DB_MAX_OUTPUT_PORT_TYPE
post_img[3] <= post_img.DB_MAX_OUTPUT_PORT_TYPE
post_img[4] <= post_img.DB_MAX_OUTPUT_PORT_TYPE
post_img[5] <= post_img.DB_MAX_OUTPUT_PORT_TYPE
post_img[6] <= post_img.DB_MAX_OUTPUT_PORT_TYPE
post_img[7] <= post_img.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector
clk => clk.IN1
rst_n => rst_n.IN1
per_frame_vsync => per_frame_vsync.IN1
per_frame_href => per_frame_href.IN1
per_frame_clken => per_frame_clken.IN1
per_img_Y[0] => per_img_Y[0].IN1
per_img_Y[1] => per_img_Y[1].IN1
per_img_Y[2] => per_img_Y[2].IN1
per_img_Y[3] => per_img_Y[3].IN1
per_img_Y[4] => per_img_Y[4].IN1
per_img_Y[5] => per_img_Y[5].IN1
per_img_Y[6] => per_img_Y[6].IN1
per_img_Y[7] => per_img_Y[7].IN1
Sobel_Threshold[0] => LessThan2.IN11
Sobel_Threshold[1] => LessThan2.IN10
Sobel_Threshold[2] => LessThan2.IN9
Sobel_Threshold[3] => LessThan2.IN8
Sobel_Threshold[4] => LessThan2.IN7
Sobel_Threshold[5] => LessThan2.IN6
Sobel_Threshold[6] => LessThan2.IN5
Sobel_Threshold[7] => LessThan2.IN4
post_frame_vsync <= per_frame_vsync_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_frame_href <= per_frame_href_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken <= per_frame_clken_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_img_Bit <= post_img_Bit.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt
clk => clk.IN1
rst_n => matrix_p33[0]~reg0.ACLR
rst_n => matrix_p33[1]~reg0.ACLR
rst_n => matrix_p33[2]~reg0.ACLR
rst_n => matrix_p33[3]~reg0.ACLR
rst_n => matrix_p33[4]~reg0.ACLR
rst_n => matrix_p33[5]~reg0.ACLR
rst_n => matrix_p33[6]~reg0.ACLR
rst_n => matrix_p33[7]~reg0.ACLR
rst_n => matrix_p32[0]~reg0.ACLR
rst_n => matrix_p32[1]~reg0.ACLR
rst_n => matrix_p32[2]~reg0.ACLR
rst_n => matrix_p32[3]~reg0.ACLR
rst_n => matrix_p32[4]~reg0.ACLR
rst_n => matrix_p32[5]~reg0.ACLR
rst_n => matrix_p32[6]~reg0.ACLR
rst_n => matrix_p32[7]~reg0.ACLR
rst_n => matrix_p31[0]~reg0.ACLR
rst_n => matrix_p31[1]~reg0.ACLR
rst_n => matrix_p31[2]~reg0.ACLR
rst_n => matrix_p31[3]~reg0.ACLR
rst_n => matrix_p31[4]~reg0.ACLR
rst_n => matrix_p31[5]~reg0.ACLR
rst_n => matrix_p31[6]~reg0.ACLR
rst_n => matrix_p31[7]~reg0.ACLR
rst_n => matrix_p23[0]~reg0.ACLR
rst_n => matrix_p23[1]~reg0.ACLR
rst_n => matrix_p23[2]~reg0.ACLR
rst_n => matrix_p23[3]~reg0.ACLR
rst_n => matrix_p23[4]~reg0.ACLR
rst_n => matrix_p23[5]~reg0.ACLR
rst_n => matrix_p23[6]~reg0.ACLR
rst_n => matrix_p23[7]~reg0.ACLR
rst_n => matrix_p22[0]~reg0.ACLR
rst_n => matrix_p22[1]~reg0.ACLR
rst_n => matrix_p22[2]~reg0.ACLR
rst_n => matrix_p22[3]~reg0.ACLR
rst_n => matrix_p22[4]~reg0.ACLR
rst_n => matrix_p22[5]~reg0.ACLR
rst_n => matrix_p22[6]~reg0.ACLR
rst_n => matrix_p22[7]~reg0.ACLR
rst_n => matrix_p21[0]~reg0.ACLR
rst_n => matrix_p21[1]~reg0.ACLR
rst_n => matrix_p21[2]~reg0.ACLR
rst_n => matrix_p21[3]~reg0.ACLR
rst_n => matrix_p21[4]~reg0.ACLR
rst_n => matrix_p21[5]~reg0.ACLR
rst_n => matrix_p21[6]~reg0.ACLR
rst_n => matrix_p21[7]~reg0.ACLR
rst_n => matrix_p13[0]~reg0.ACLR
rst_n => matrix_p13[1]~reg0.ACLR
rst_n => matrix_p13[2]~reg0.ACLR
rst_n => matrix_p13[3]~reg0.ACLR
rst_n => matrix_p13[4]~reg0.ACLR
rst_n => matrix_p13[5]~reg0.ACLR
rst_n => matrix_p13[6]~reg0.ACLR
rst_n => matrix_p13[7]~reg0.ACLR
rst_n => matrix_p12[0]~reg0.ACLR
rst_n => matrix_p12[1]~reg0.ACLR
rst_n => matrix_p12[2]~reg0.ACLR
rst_n => matrix_p12[3]~reg0.ACLR
rst_n => matrix_p12[4]~reg0.ACLR
rst_n => matrix_p12[5]~reg0.ACLR
rst_n => matrix_p12[6]~reg0.ACLR
rst_n => matrix_p12[7]~reg0.ACLR
rst_n => matrix_p11[0]~reg0.ACLR
rst_n => matrix_p11[1]~reg0.ACLR
rst_n => matrix_p11[2]~reg0.ACLR
rst_n => matrix_p11[3]~reg0.ACLR
rst_n => matrix_p11[4]~reg0.ACLR
rst_n => matrix_p11[5]~reg0.ACLR
rst_n => matrix_p11[6]~reg0.ACLR
rst_n => matrix_p11[7]~reg0.ACLR
rst_n => per_frame_clken_r[0].ACLR
rst_n => per_frame_clken_r[1].ACLR
rst_n => per_frame_href_r[0].ACLR
rst_n => per_frame_href_r[1].ACLR
rst_n => per_frame_vsync_r[0].ACLR
rst_n => per_frame_vsync_r[1].ACLR
rst_n => row3_data[0].ACLR
rst_n => row3_data[1].ACLR
rst_n => row3_data[2].ACLR
rst_n => row3_data[3].ACLR
rst_n => row3_data[4].ACLR
rst_n => row3_data[5].ACLR
rst_n => row3_data[6].ACLR
rst_n => row3_data[7].ACLR
per_frame_vsync => per_frame_vsync_r[0].DATAIN
per_frame_href => per_frame_href.IN1
per_frame_clken => per_frame_clken.IN1
per_img_Y[0] => per_img_Y[0].IN1
per_img_Y[1] => per_img_Y[1].IN1
per_img_Y[2] => per_img_Y[2].IN1
per_img_Y[3] => per_img_Y[3].IN1
per_img_Y[4] => per_img_Y[4].IN1
per_img_Y[5] => per_img_Y[5].IN1
per_img_Y[6] => per_img_Y[6].IN1
per_img_Y[7] => per_img_Y[7].IN1
matrix_frame_vsync <= per_frame_vsync_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_href <= per_frame_href_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_clken <= per_frame_clken_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[0] <= matrix_p11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[1] <= matrix_p11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[2] <= matrix_p11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[3] <= matrix_p11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[4] <= matrix_p11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[5] <= matrix_p11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[6] <= matrix_p11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[7] <= matrix_p11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[0] <= matrix_p12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[1] <= matrix_p12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[2] <= matrix_p12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[3] <= matrix_p12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[4] <= matrix_p12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[5] <= matrix_p12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[6] <= matrix_p12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[7] <= matrix_p12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[0] <= matrix_p13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[1] <= matrix_p13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[2] <= matrix_p13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[3] <= matrix_p13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[4] <= matrix_p13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[5] <= matrix_p13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[6] <= matrix_p13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[7] <= matrix_p13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[0] <= matrix_p21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[1] <= matrix_p21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[2] <= matrix_p21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[3] <= matrix_p21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[4] <= matrix_p21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[5] <= matrix_p21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[6] <= matrix_p21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[7] <= matrix_p21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[0] <= matrix_p22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[1] <= matrix_p22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[2] <= matrix_p22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[3] <= matrix_p22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[4] <= matrix_p22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[5] <= matrix_p22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[6] <= matrix_p22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[7] <= matrix_p22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[0] <= matrix_p23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[1] <= matrix_p23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[2] <= matrix_p23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[3] <= matrix_p23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[4] <= matrix_p23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[5] <= matrix_p23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[6] <= matrix_p23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[7] <= matrix_p23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[0] <= matrix_p31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[1] <= matrix_p31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[2] <= matrix_p31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[3] <= matrix_p31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[4] <= matrix_p31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[5] <= matrix_p31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[6] <= matrix_p31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[7] <= matrix_p31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[0] <= matrix_p32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[1] <= matrix_p32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[2] <= matrix_p32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[3] <= matrix_p32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[4] <= matrix_p32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[5] <= matrix_p32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[6] <= matrix_p32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[7] <= matrix_p32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[0] <= matrix_p33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[1] <= matrix_p33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[2] <= matrix_p33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[3] <= matrix_p33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[4] <= matrix_p33[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[5] <= matrix_p33[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[6] <= matrix_p33[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[7] <= matrix_p33[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit
clock => clock.IN2
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => ram_rd_addr.OUTPUTSELECT
clken => clken_dly[0].DATAIN
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
per_frame_href => ram_rd_addr.OUTPUTSELECT
shiftin[0] => shiftin_d0[0].DATAIN
shiftin[1] => shiftin_d0[1].DATAIN
shiftin[2] => shiftin_d0[2].DATAIN
shiftin[3] => shiftin_d0[3].DATAIN
shiftin[4] => shiftin_d0[4].DATAIN
shiftin[5] => shiftin_d0[5].DATAIN
shiftin[6] => shiftin_d0[6].DATAIN
shiftin[7] => shiftin_d0[7].DATAIN
taps0x[0] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[1] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[2] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[3] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[4] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[5] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[6] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps0x[7] <= blk_mem_gen_0:u_ram_1024x8_1.q
taps1x[0] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[1] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[2] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[3] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[4] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[5] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[6] <= blk_mem_gen_0:u_ram_1024x8_2.q
taps1x[7] <= blk_mem_gen_0:u_ram_1024x8_2.q


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component
wren_a => altsyncram_dhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_dhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_dhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_dhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_dhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_dhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_dhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_dhn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_dhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_dhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_dhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_dhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_dhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_dhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_dhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_dhn1:auto_generated.address_a[7]
address_a[8] => altsyncram_dhn1:auto_generated.address_a[8]
address_a[9] => altsyncram_dhn1:auto_generated.address_a[9]
address_b[0] => altsyncram_dhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_dhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_dhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_dhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_dhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_dhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_dhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_dhn1:auto_generated.address_b[7]
address_b[8] => altsyncram_dhn1:auto_generated.address_b[8]
address_b[9] => altsyncram_dhn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_dhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dhn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component
wren_a => altsyncram_dhn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dhn1:auto_generated.data_a[0]
data_a[1] => altsyncram_dhn1:auto_generated.data_a[1]
data_a[2] => altsyncram_dhn1:auto_generated.data_a[2]
data_a[3] => altsyncram_dhn1:auto_generated.data_a[3]
data_a[4] => altsyncram_dhn1:auto_generated.data_a[4]
data_a[5] => altsyncram_dhn1:auto_generated.data_a[5]
data_a[6] => altsyncram_dhn1:auto_generated.data_a[6]
data_a[7] => altsyncram_dhn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_dhn1:auto_generated.address_a[0]
address_a[1] => altsyncram_dhn1:auto_generated.address_a[1]
address_a[2] => altsyncram_dhn1:auto_generated.address_a[2]
address_a[3] => altsyncram_dhn1:auto_generated.address_a[3]
address_a[4] => altsyncram_dhn1:auto_generated.address_a[4]
address_a[5] => altsyncram_dhn1:auto_generated.address_a[5]
address_a[6] => altsyncram_dhn1:auto_generated.address_a[6]
address_a[7] => altsyncram_dhn1:auto_generated.address_a[7]
address_a[8] => altsyncram_dhn1:auto_generated.address_a[8]
address_a[9] => altsyncram_dhn1:auto_generated.address_a[9]
address_b[0] => altsyncram_dhn1:auto_generated.address_b[0]
address_b[1] => altsyncram_dhn1:auto_generated.address_b[1]
address_b[2] => altsyncram_dhn1:auto_generated.address_b[2]
address_b[3] => altsyncram_dhn1:auto_generated.address_b[3]
address_b[4] => altsyncram_dhn1:auto_generated.address_b[4]
address_b[5] => altsyncram_dhn1:auto_generated.address_b[5]
address_b[6] => altsyncram_dhn1:auto_generated.address_b[6]
address_b[7] => altsyncram_dhn1:auto_generated.address_b[7]
address_b[8] => altsyncram_dhn1:auto_generated.address_b[8]
address_b[9] => altsyncram_dhn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dhn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_dhn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_dhn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_dhn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_dhn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_dhn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_dhn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_dhn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_dhn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt
radical[0] => radical[0].IN1
radical[1] => radical[1].IN1
radical[2] => radical[2].IN1
radical[3] => radical[3].IN1
radical[4] => radical[4].IN1
radical[5] => radical[5].IN1
radical[6] => radical[6].IN1
radical[7] => radical[7].IN1
radical[8] => radical[8].IN1
radical[9] => radical[9].IN1
radical[10] => radical[10].IN1
radical[11] => radical[11].IN1
radical[12] => radical[12].IN1
radical[13] => radical[13].IN1
radical[14] => radical[14].IN1
radical[15] => radical[15].IN1
radical[16] => radical[16].IN1
radical[17] => radical[17].IN1
radical[18] => radical[18].IN1
radical[19] => radical[19].IN1
radical[20] => radical[20].IN1
q[0] <= altsqrt:ALTSQRT_component.q
q[1] <= altsqrt:ALTSQRT_component.q
q[2] <= altsqrt:ALTSQRT_component.q
q[3] <= altsqrt:ALTSQRT_component.q
q[4] <= altsqrt:ALTSQRT_component.q
q[5] <= altsqrt:ALTSQRT_component.q
q[6] <= altsqrt:ALTSQRT_component.q
q[7] <= altsqrt:ALTSQRT_component.q
q[8] <= altsqrt:ALTSQRT_component.q
q[9] <= altsqrt:ALTSQRT_component.q
q[10] <= altsqrt:ALTSQRT_component.q
remainder[0] <= altsqrt:ALTSQRT_component.remainder
remainder[1] <= altsqrt:ALTSQRT_component.remainder
remainder[2] <= altsqrt:ALTSQRT_component.remainder
remainder[3] <= altsqrt:ALTSQRT_component.remainder
remainder[4] <= altsqrt:ALTSQRT_component.remainder
remainder[5] <= altsqrt:ALTSQRT_component.remainder
remainder[6] <= altsqrt:ALTSQRT_component.remainder
remainder[7] <= altsqrt:ALTSQRT_component.remainder
remainder[8] <= altsqrt:ALTSQRT_component.remainder
remainder[9] <= altsqrt:ALTSQRT_component.remainder
remainder[10] <= altsqrt:ALTSQRT_component.remainder
remainder[11] <= altsqrt:ALTSQRT_component.remainder


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component
radical[0] => dffpipe:a_delay.d[0]
radical[1] => dffpipe:a_delay.d[1]
radical[2] => dffpipe:a_delay.d[2]
radical[3] => dffpipe:a_delay.d[3]
radical[4] => dffpipe:a_delay.d[4]
radical[5] => dffpipe:a_delay.d[5]
radical[6] => dffpipe:a_delay.d[6]
radical[7] => dffpipe:a_delay.d[7]
radical[8] => dffpipe:a_delay.d[8]
radical[9] => dffpipe:a_delay.d[9]
radical[10] => dffpipe:a_delay.d[10]
radical[11] => dffpipe:a_delay.d[11]
radical[12] => dffpipe:a_delay.d[12]
radical[13] => dffpipe:a_delay.d[13]
radical[14] => dffpipe:a_delay.d[14]
radical[15] => dffpipe:a_delay.d[15]
radical[16] => dffpipe:a_delay.d[16]
radical[17] => dffpipe:a_delay.d[17]
radical[18] => dffpipe:a_delay.d[18]
radical[19] => dffpipe:a_delay.d[19]
radical[20] => dffpipe:a_delay.d[20]
clk => dffpipe:b_dffe[10].clock
clk => dffpipe:b_dffe[9].clock
clk => dffpipe:b_dffe[8].clock
clk => dffpipe:b_dffe[7].clock
clk => dffpipe:b_dffe[6].clock
clk => dffpipe:b_dffe[5].clock
clk => dffpipe:b_dffe[4].clock
clk => dffpipe:b_dffe[3].clock
clk => dffpipe:b_dffe[2].clock
clk => dffpipe:b_dffe[1].clock
clk => dffpipe:b_dffe[0].clock
clk => dffpipe:r_dffe[10].clock
clk => dffpipe:r_dffe[9].clock
clk => dffpipe:r_dffe[8].clock
clk => dffpipe:r_dffe[7].clock
clk => dffpipe:r_dffe[6].clock
clk => dffpipe:r_dffe[5].clock
clk => dffpipe:r_dffe[4].clock
clk => dffpipe:r_dffe[3].clock
clk => dffpipe:r_dffe[2].clock
clk => dffpipe:r_dffe[1].clock
clk => dffpipe:r_dffe[0].clock
clk => dffpipe:a_delay.clock
clk => dffpipe:q_final_dff.clock
clk => dffpipe:r_final_dff.clock
ena => dffpipe:b_dffe[10].ena
ena => dffpipe:b_dffe[9].ena
ena => dffpipe:b_dffe[8].ena
ena => dffpipe:b_dffe[7].ena
ena => dffpipe:b_dffe[6].ena
ena => dffpipe:b_dffe[5].ena
ena => dffpipe:b_dffe[4].ena
ena => dffpipe:b_dffe[3].ena
ena => dffpipe:b_dffe[2].ena
ena => dffpipe:b_dffe[1].ena
ena => dffpipe:b_dffe[0].ena
ena => dffpipe:r_dffe[10].ena
ena => dffpipe:r_dffe[9].ena
ena => dffpipe:r_dffe[8].ena
ena => dffpipe:r_dffe[7].ena
ena => dffpipe:r_dffe[6].ena
ena => dffpipe:r_dffe[5].ena
ena => dffpipe:r_dffe[4].ena
ena => dffpipe:r_dffe[3].ena
ena => dffpipe:r_dffe[2].ena
ena => dffpipe:r_dffe[1].ena
ena => dffpipe:r_dffe[0].ena
ena => dffpipe:a_delay.ena
ena => dffpipe:q_final_dff.ena
ena => dffpipe:r_final_dff.ena
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
q[0] <= dffpipe:q_final_dff.q[0]
q[1] <= dffpipe:q_final_dff.q[1]
q[2] <= dffpipe:q_final_dff.q[2]
q[3] <= dffpipe:q_final_dff.q[3]
q[4] <= dffpipe:q_final_dff.q[4]
q[5] <= dffpipe:q_final_dff.q[5]
q[6] <= dffpipe:q_final_dff.q[6]
q[7] <= dffpipe:q_final_dff.q[7]
q[8] <= dffpipe:q_final_dff.q[8]
q[9] <= dffpipe:q_final_dff.q[9]
q[10] <= dffpipe:q_final_dff.q[10]
remainder[0] <= dffpipe:r_final_dff.q[0]
remainder[1] <= dffpipe:r_final_dff.q[1]
remainder[2] <= dffpipe:r_final_dff.q[2]
remainder[3] <= dffpipe:r_final_dff.q[3]
remainder[4] <= dffpipe:r_final_dff.q[4]
remainder[5] <= dffpipe:r_final_dff.q[5]
remainder[6] <= dffpipe:r_final_dff.q[6]
remainder[7] <= dffpipe:r_final_dff.q[7]
remainder[8] <= dffpipe:r_final_dff.q[8]
remainder[9] <= dffpipe:r_final_dff.q[9]
remainder[10] <= dffpipe:r_final_dff.q[10]
remainder[11] <= dffpipe:r_final_dff.q[11]


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]
dataa[0] => add_sub_qqc:auto_generated.dataa[0]
dataa[1] => add_sub_qqc:auto_generated.dataa[1]
dataa[2] => add_sub_qqc:auto_generated.dataa[2]
dataa[3] => add_sub_qqc:auto_generated.dataa[3]
dataa[4] => add_sub_qqc:auto_generated.dataa[4]
dataa[5] => add_sub_qqc:auto_generated.dataa[5]
dataa[6] => add_sub_qqc:auto_generated.dataa[6]
dataa[7] => add_sub_qqc:auto_generated.dataa[7]
dataa[8] => add_sub_qqc:auto_generated.dataa[8]
dataa[9] => add_sub_qqc:auto_generated.dataa[9]
dataa[10] => add_sub_qqc:auto_generated.dataa[10]
dataa[11] => add_sub_qqc:auto_generated.dataa[11]
dataa[12] => add_sub_qqc:auto_generated.dataa[12]
datab[0] => add_sub_qqc:auto_generated.datab[0]
datab[1] => add_sub_qqc:auto_generated.datab[1]
datab[2] => add_sub_qqc:auto_generated.datab[2]
datab[3] => add_sub_qqc:auto_generated.datab[3]
datab[4] => add_sub_qqc:auto_generated.datab[4]
datab[5] => add_sub_qqc:auto_generated.datab[5]
datab[6] => add_sub_qqc:auto_generated.datab[6]
datab[7] => add_sub_qqc:auto_generated.datab[7]
datab[8] => add_sub_qqc:auto_generated.datab[8]
datab[9] => add_sub_qqc:auto_generated.datab[9]
datab[10] => add_sub_qqc:auto_generated.datab[10]
datab[11] => add_sub_qqc:auto_generated.datab[11]
datab[12] => add_sub_qqc:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qqc:auto_generated.result[0]
result[1] <= add_sub_qqc:auto_generated.result[1]
result[2] <= add_sub_qqc:auto_generated.result[2]
result[3] <= add_sub_qqc:auto_generated.result[3]
result[4] <= add_sub_qqc:auto_generated.result[4]
result[5] <= add_sub_qqc:auto_generated.result[5]
result[6] <= add_sub_qqc:auto_generated.result[6]
result[7] <= add_sub_qqc:auto_generated.result[7]
result[8] <= add_sub_qqc:auto_generated.result[8]
result[9] <= add_sub_qqc:auto_generated.result[9]
result[10] <= add_sub_qqc:auto_generated.result[10]
result[11] <= add_sub_qqc:auto_generated.result[11]
result[12] <= add_sub_qqc:auto_generated.result[12]
cout <= add_sub_qqc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN27
dataa[1] => op_1.IN25
dataa[2] => op_1.IN23
dataa[3] => op_1.IN21
dataa[4] => op_1.IN19
dataa[5] => op_1.IN17
dataa[6] => op_1.IN15
dataa[7] => op_1.IN13
dataa[8] => op_1.IN11
dataa[9] => op_1.IN9
dataa[10] => op_1.IN7
dataa[11] => op_1.IN5
dataa[12] => op_1.IN3
datab[0] => op_1.IN28
datab[1] => op_1.IN26
datab[2] => op_1.IN24
datab[3] => op_1.IN22
datab[4] => op_1.IN20
datab[5] => op_1.IN18
datab[6] => op_1.IN16
datab[7] => op_1.IN14
datab[8] => op_1.IN12
datab[9] => op_1.IN10
datab[10] => op_1.IN8
datab[11] => op_1.IN6
datab[12] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]
dataa[0] => add_sub_pqc:auto_generated.dataa[0]
dataa[1] => add_sub_pqc:auto_generated.dataa[1]
dataa[2] => add_sub_pqc:auto_generated.dataa[2]
dataa[3] => add_sub_pqc:auto_generated.dataa[3]
dataa[4] => add_sub_pqc:auto_generated.dataa[4]
dataa[5] => add_sub_pqc:auto_generated.dataa[5]
dataa[6] => add_sub_pqc:auto_generated.dataa[6]
dataa[7] => add_sub_pqc:auto_generated.dataa[7]
dataa[8] => add_sub_pqc:auto_generated.dataa[8]
dataa[9] => add_sub_pqc:auto_generated.dataa[9]
dataa[10] => add_sub_pqc:auto_generated.dataa[10]
dataa[11] => add_sub_pqc:auto_generated.dataa[11]
datab[0] => add_sub_pqc:auto_generated.datab[0]
datab[1] => add_sub_pqc:auto_generated.datab[1]
datab[2] => add_sub_pqc:auto_generated.datab[2]
datab[3] => add_sub_pqc:auto_generated.datab[3]
datab[4] => add_sub_pqc:auto_generated.datab[4]
datab[5] => add_sub_pqc:auto_generated.datab[5]
datab[6] => add_sub_pqc:auto_generated.datab[6]
datab[7] => add_sub_pqc:auto_generated.datab[7]
datab[8] => add_sub_pqc:auto_generated.datab[8]
datab[9] => add_sub_pqc:auto_generated.datab[9]
datab[10] => add_sub_pqc:auto_generated.datab[10]
datab[11] => add_sub_pqc:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pqc:auto_generated.result[0]
result[1] <= add_sub_pqc:auto_generated.result[1]
result[2] <= add_sub_pqc:auto_generated.result[2]
result[3] <= add_sub_pqc:auto_generated.result[3]
result[4] <= add_sub_pqc:auto_generated.result[4]
result[5] <= add_sub_pqc:auto_generated.result[5]
result[6] <= add_sub_pqc:auto_generated.result[6]
result[7] <= add_sub_pqc:auto_generated.result[7]
result[8] <= add_sub_pqc:auto_generated.result[8]
result[9] <= add_sub_pqc:auto_generated.result[9]
result[10] <= add_sub_pqc:auto_generated.result[10]
result[11] <= add_sub_pqc:auto_generated.result[11]
cout <= add_sub_pqc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN25
dataa[1] => op_1.IN23
dataa[2] => op_1.IN21
dataa[3] => op_1.IN19
dataa[4] => op_1.IN17
dataa[5] => op_1.IN15
dataa[6] => op_1.IN13
dataa[7] => op_1.IN11
dataa[8] => op_1.IN9
dataa[9] => op_1.IN7
dataa[10] => op_1.IN5
dataa[11] => op_1.IN3
datab[0] => op_1.IN26
datab[1] => op_1.IN24
datab[2] => op_1.IN22
datab[3] => op_1.IN20
datab[4] => op_1.IN18
datab[5] => op_1.IN16
datab[6] => op_1.IN14
datab[7] => op_1.IN12
datab[8] => op_1.IN10
datab[9] => op_1.IN8
datab[10] => op_1.IN6
datab[11] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]
dataa[0] => add_sub_oqc:auto_generated.dataa[0]
dataa[1] => add_sub_oqc:auto_generated.dataa[1]
dataa[2] => add_sub_oqc:auto_generated.dataa[2]
dataa[3] => add_sub_oqc:auto_generated.dataa[3]
dataa[4] => add_sub_oqc:auto_generated.dataa[4]
dataa[5] => add_sub_oqc:auto_generated.dataa[5]
dataa[6] => add_sub_oqc:auto_generated.dataa[6]
dataa[7] => add_sub_oqc:auto_generated.dataa[7]
dataa[8] => add_sub_oqc:auto_generated.dataa[8]
dataa[9] => add_sub_oqc:auto_generated.dataa[9]
dataa[10] => add_sub_oqc:auto_generated.dataa[10]
datab[0] => add_sub_oqc:auto_generated.datab[0]
datab[1] => add_sub_oqc:auto_generated.datab[1]
datab[2] => add_sub_oqc:auto_generated.datab[2]
datab[3] => add_sub_oqc:auto_generated.datab[3]
datab[4] => add_sub_oqc:auto_generated.datab[4]
datab[5] => add_sub_oqc:auto_generated.datab[5]
datab[6] => add_sub_oqc:auto_generated.datab[6]
datab[7] => add_sub_oqc:auto_generated.datab[7]
datab[8] => add_sub_oqc:auto_generated.datab[8]
datab[9] => add_sub_oqc:auto_generated.datab[9]
datab[10] => add_sub_oqc:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_oqc:auto_generated.result[0]
result[1] <= add_sub_oqc:auto_generated.result[1]
result[2] <= add_sub_oqc:auto_generated.result[2]
result[3] <= add_sub_oqc:auto_generated.result[3]
result[4] <= add_sub_oqc:auto_generated.result[4]
result[5] <= add_sub_oqc:auto_generated.result[5]
result[6] <= add_sub_oqc:auto_generated.result[6]
result[7] <= add_sub_oqc:auto_generated.result[7]
result[8] <= add_sub_oqc:auto_generated.result[8]
result[9] <= add_sub_oqc:auto_generated.result[9]
result[10] <= add_sub_oqc:auto_generated.result[10]
cout <= add_sub_oqc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]
dataa[0] => add_sub_nqc:auto_generated.dataa[0]
dataa[1] => add_sub_nqc:auto_generated.dataa[1]
dataa[2] => add_sub_nqc:auto_generated.dataa[2]
dataa[3] => add_sub_nqc:auto_generated.dataa[3]
dataa[4] => add_sub_nqc:auto_generated.dataa[4]
dataa[5] => add_sub_nqc:auto_generated.dataa[5]
dataa[6] => add_sub_nqc:auto_generated.dataa[6]
dataa[7] => add_sub_nqc:auto_generated.dataa[7]
dataa[8] => add_sub_nqc:auto_generated.dataa[8]
dataa[9] => add_sub_nqc:auto_generated.dataa[9]
datab[0] => add_sub_nqc:auto_generated.datab[0]
datab[1] => add_sub_nqc:auto_generated.datab[1]
datab[2] => add_sub_nqc:auto_generated.datab[2]
datab[3] => add_sub_nqc:auto_generated.datab[3]
datab[4] => add_sub_nqc:auto_generated.datab[4]
datab[5] => add_sub_nqc:auto_generated.datab[5]
datab[6] => add_sub_nqc:auto_generated.datab[6]
datab[7] => add_sub_nqc:auto_generated.datab[7]
datab[8] => add_sub_nqc:auto_generated.datab[8]
datab[9] => add_sub_nqc:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqc:auto_generated.result[0]
result[1] <= add_sub_nqc:auto_generated.result[1]
result[2] <= add_sub_nqc:auto_generated.result[2]
result[3] <= add_sub_nqc:auto_generated.result[3]
result[4] <= add_sub_nqc:auto_generated.result[4]
result[5] <= add_sub_nqc:auto_generated.result[5]
result[6] <= add_sub_nqc:auto_generated.result[6]
result[7] <= add_sub_nqc:auto_generated.result[7]
result[8] <= add_sub_nqc:auto_generated.result[8]
result[9] <= add_sub_nqc:auto_generated.result[9]
cout <= add_sub_nqc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]
dataa[0] => add_sub_fpc:auto_generated.dataa[0]
dataa[1] => add_sub_fpc:auto_generated.dataa[1]
dataa[2] => add_sub_fpc:auto_generated.dataa[2]
dataa[3] => add_sub_fpc:auto_generated.dataa[3]
dataa[4] => add_sub_fpc:auto_generated.dataa[4]
dataa[5] => add_sub_fpc:auto_generated.dataa[5]
dataa[6] => add_sub_fpc:auto_generated.dataa[6]
dataa[7] => add_sub_fpc:auto_generated.dataa[7]
dataa[8] => add_sub_fpc:auto_generated.dataa[8]
datab[0] => add_sub_fpc:auto_generated.datab[0]
datab[1] => add_sub_fpc:auto_generated.datab[1]
datab[2] => add_sub_fpc:auto_generated.datab[2]
datab[3] => add_sub_fpc:auto_generated.datab[3]
datab[4] => add_sub_fpc:auto_generated.datab[4]
datab[5] => add_sub_fpc:auto_generated.datab[5]
datab[6] => add_sub_fpc:auto_generated.datab[6]
datab[7] => add_sub_fpc:auto_generated.datab[7]
datab[8] => add_sub_fpc:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fpc:auto_generated.result[0]
result[1] <= add_sub_fpc:auto_generated.result[1]
result[2] <= add_sub_fpc:auto_generated.result[2]
result[3] <= add_sub_fpc:auto_generated.result[3]
result[4] <= add_sub_fpc:auto_generated.result[4]
result[5] <= add_sub_fpc:auto_generated.result[5]
result[6] <= add_sub_fpc:auto_generated.result[6]
result[7] <= add_sub_fpc:auto_generated.result[7]
result[8] <= add_sub_fpc:auto_generated.result[8]
cout <= add_sub_fpc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]
dataa[0] => add_sub_epc:auto_generated.dataa[0]
dataa[1] => add_sub_epc:auto_generated.dataa[1]
dataa[2] => add_sub_epc:auto_generated.dataa[2]
dataa[3] => add_sub_epc:auto_generated.dataa[3]
dataa[4] => add_sub_epc:auto_generated.dataa[4]
dataa[5] => add_sub_epc:auto_generated.dataa[5]
dataa[6] => add_sub_epc:auto_generated.dataa[6]
dataa[7] => add_sub_epc:auto_generated.dataa[7]
datab[0] => add_sub_epc:auto_generated.datab[0]
datab[1] => add_sub_epc:auto_generated.datab[1]
datab[2] => add_sub_epc:auto_generated.datab[2]
datab[3] => add_sub_epc:auto_generated.datab[3]
datab[4] => add_sub_epc:auto_generated.datab[4]
datab[5] => add_sub_epc:auto_generated.datab[5]
datab[6] => add_sub_epc:auto_generated.datab[6]
datab[7] => add_sub_epc:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_epc:auto_generated.result[0]
result[1] <= add_sub_epc:auto_generated.result[1]
result[2] <= add_sub_epc:auto_generated.result[2]
result[3] <= add_sub_epc:auto_generated.result[3]
result[4] <= add_sub_epc:auto_generated.result[4]
result[5] <= add_sub_epc:auto_generated.result[5]
result[6] <= add_sub_epc:auto_generated.result[6]
result[7] <= add_sub_epc:auto_generated.result[7]
cout <= add_sub_epc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]
dataa[0] => add_sub_dpc:auto_generated.dataa[0]
dataa[1] => add_sub_dpc:auto_generated.dataa[1]
dataa[2] => add_sub_dpc:auto_generated.dataa[2]
dataa[3] => add_sub_dpc:auto_generated.dataa[3]
dataa[4] => add_sub_dpc:auto_generated.dataa[4]
dataa[5] => add_sub_dpc:auto_generated.dataa[5]
dataa[6] => add_sub_dpc:auto_generated.dataa[6]
datab[0] => add_sub_dpc:auto_generated.datab[0]
datab[1] => add_sub_dpc:auto_generated.datab[1]
datab[2] => add_sub_dpc:auto_generated.datab[2]
datab[3] => add_sub_dpc:auto_generated.datab[3]
datab[4] => add_sub_dpc:auto_generated.datab[4]
datab[5] => add_sub_dpc:auto_generated.datab[5]
datab[6] => add_sub_dpc:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dpc:auto_generated.result[0]
result[1] <= add_sub_dpc:auto_generated.result[1]
result[2] <= add_sub_dpc:auto_generated.result[2]
result[3] <= add_sub_dpc:auto_generated.result[3]
result[4] <= add_sub_dpc:auto_generated.result[4]
result[5] <= add_sub_dpc:auto_generated.result[5]
result[6] <= add_sub_dpc:auto_generated.result[6]
cout <= add_sub_dpc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]
dataa[0] => add_sub_cpc:auto_generated.dataa[0]
dataa[1] => add_sub_cpc:auto_generated.dataa[1]
dataa[2] => add_sub_cpc:auto_generated.dataa[2]
dataa[3] => add_sub_cpc:auto_generated.dataa[3]
dataa[4] => add_sub_cpc:auto_generated.dataa[4]
dataa[5] => add_sub_cpc:auto_generated.dataa[5]
datab[0] => add_sub_cpc:auto_generated.datab[0]
datab[1] => add_sub_cpc:auto_generated.datab[1]
datab[2] => add_sub_cpc:auto_generated.datab[2]
datab[3] => add_sub_cpc:auto_generated.datab[3]
datab[4] => add_sub_cpc:auto_generated.datab[4]
datab[5] => add_sub_cpc:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cpc:auto_generated.result[0]
result[1] <= add_sub_cpc:auto_generated.result[1]
result[2] <= add_sub_cpc:auto_generated.result[2]
result[3] <= add_sub_cpc:auto_generated.result[3]
result[4] <= add_sub_cpc:auto_generated.result[4]
result[5] <= add_sub_cpc:auto_generated.result[5]
cout <= add_sub_cpc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN13
dataa[1] => op_1.IN11
dataa[2] => op_1.IN9
dataa[3] => op_1.IN7
dataa[4] => op_1.IN5
dataa[5] => op_1.IN3
datab[0] => op_1.IN14
datab[1] => op_1.IN12
datab[2] => op_1.IN10
datab[3] => op_1.IN8
datab[4] => op_1.IN6
datab[5] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]
dataa[0] => add_sub_bpc:auto_generated.dataa[0]
dataa[1] => add_sub_bpc:auto_generated.dataa[1]
dataa[2] => add_sub_bpc:auto_generated.dataa[2]
dataa[3] => add_sub_bpc:auto_generated.dataa[3]
dataa[4] => add_sub_bpc:auto_generated.dataa[4]
datab[0] => add_sub_bpc:auto_generated.datab[0]
datab[1] => add_sub_bpc:auto_generated.datab[1]
datab[2] => add_sub_bpc:auto_generated.datab[2]
datab[3] => add_sub_bpc:auto_generated.datab[3]
datab[4] => add_sub_bpc:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bpc:auto_generated.result[0]
result[1] <= add_sub_bpc:auto_generated.result[1]
result[2] <= add_sub_bpc:auto_generated.result[2]
result[3] <= add_sub_bpc:auto_generated.result[3]
result[4] <= add_sub_bpc:auto_generated.result[4]
cout <= add_sub_bpc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]
dataa[0] => add_sub_apc:auto_generated.dataa[0]
dataa[1] => add_sub_apc:auto_generated.dataa[1]
dataa[2] => add_sub_apc:auto_generated.dataa[2]
dataa[3] => add_sub_apc:auto_generated.dataa[3]
datab[0] => add_sub_apc:auto_generated.datab[0]
datab[1] => add_sub_apc:auto_generated.datab[1]
datab[2] => add_sub_apc:auto_generated.datab[2]
datab[3] => add_sub_apc:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_apc:auto_generated.result[0]
result[1] <= add_sub_apc:auto_generated.result[1]
result[2] <= add_sub_apc:auto_generated.result[2]
result[3] <= add_sub_apc:auto_generated.result[3]
cout <= add_sub_apc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]
dataa[0] => add_sub_8pc:auto_generated.dataa[0]
dataa[1] => add_sub_8pc:auto_generated.dataa[1]
datab[0] => add_sub_8pc:auto_generated.datab[0]
datab[1] => add_sub_8pc:auto_generated.datab[1]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8pc:auto_generated.result[0]
result[1] <= add_sub_8pc:auto_generated.result[1]
cout <= add_sub_8pc:auto_generated.cout
overflow <= <GND>


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:a_delay
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].IN0
d[2] => pq[0][2].DATAIN
d[2] => q[2].IN0
d[3] => pq[0][3].DATAIN
d[3] => q[3].IN0
d[4] => pq[0][4].DATAIN
d[4] => q[4].IN0
d[5] => pq[0][5].DATAIN
d[5] => q[5].IN0
d[6] => pq[0][6].DATAIN
d[6] => q[6].IN0
d[7] => pq[0][7].DATAIN
d[7] => q[7].IN0
d[8] => pq[0][8].DATAIN
d[8] => q[8].IN0
d[9] => pq[0][9].DATAIN
d[9] => q[9].IN0
d[10] => pq[0][10].DATAIN
d[10] => q[10].IN0
d[11] => pq[0][11].DATAIN
d[11] => q[11].IN0
d[12] => pq[0][12].DATAIN
d[12] => q[12].IN0
d[13] => pq[0][13].DATAIN
d[13] => q[13].IN0
d[14] => pq[0][14].DATAIN
d[14] => q[14].IN0
d[15] => pq[0][15].DATAIN
d[15] => q[15].IN0
d[16] => pq[0][16].DATAIN
d[16] => q[16].IN0
d[17] => pq[0][17].DATAIN
d[17] => q[17].IN0
d[18] => pq[0][18].DATAIN
d[18] => q[18].IN0
d[19] => pq[0][19].DATAIN
d[19] => q[19].IN0
d[20] => pq[0][20].DATAIN
d[20] => q[20].IN0
d[21] => pq[0][21].DATAIN
d[21] => q[21].IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
pq[0][18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
pq[0][19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
pq[0][20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
pq[0][21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sobel_edge_dector|sdram_top:u_sdram_top
ref_clk => ref_clk.IN2
out_clk => sdram_clk.DATAIN
rst_n => rst_n.IN2
wr_clk => wr_clk.IN1
wr_en => wr_en.IN1
wr_data[0] => wr_data[0].IN1
wr_data[1] => wr_data[1].IN1
wr_data[2] => wr_data[2].IN1
wr_data[3] => wr_data[3].IN1
wr_data[4] => wr_data[4].IN1
wr_data[5] => wr_data[5].IN1
wr_data[6] => wr_data[6].IN1
wr_data[7] => wr_data[7].IN1
wr_data[8] => wr_data[8].IN1
wr_data[9] => wr_data[9].IN1
wr_data[10] => wr_data[10].IN1
wr_data[11] => wr_data[11].IN1
wr_data[12] => wr_data[12].IN1
wr_data[13] => wr_data[13].IN1
wr_data[14] => wr_data[14].IN1
wr_data[15] => wr_data[15].IN1
wr_min_addr[0] => wr_min_addr[0].IN1
wr_min_addr[1] => wr_min_addr[1].IN1
wr_min_addr[2] => wr_min_addr[2].IN1
wr_min_addr[3] => wr_min_addr[3].IN1
wr_min_addr[4] => wr_min_addr[4].IN1
wr_min_addr[5] => wr_min_addr[5].IN1
wr_min_addr[6] => wr_min_addr[6].IN1
wr_min_addr[7] => wr_min_addr[7].IN1
wr_min_addr[8] => wr_min_addr[8].IN1
wr_min_addr[9] => wr_min_addr[9].IN1
wr_min_addr[10] => wr_min_addr[10].IN1
wr_min_addr[11] => wr_min_addr[11].IN1
wr_min_addr[12] => wr_min_addr[12].IN1
wr_min_addr[13] => wr_min_addr[13].IN1
wr_min_addr[14] => wr_min_addr[14].IN1
wr_min_addr[15] => wr_min_addr[15].IN1
wr_min_addr[16] => wr_min_addr[16].IN1
wr_min_addr[17] => wr_min_addr[17].IN1
wr_min_addr[18] => wr_min_addr[18].IN1
wr_min_addr[19] => wr_min_addr[19].IN1
wr_min_addr[20] => wr_min_addr[20].IN1
wr_min_addr[21] => wr_min_addr[21].IN1
wr_min_addr[22] => wr_min_addr[22].IN1
wr_min_addr[23] => wr_min_addr[23].IN1
wr_max_addr[0] => wr_max_addr[0].IN1
wr_max_addr[1] => wr_max_addr[1].IN1
wr_max_addr[2] => wr_max_addr[2].IN1
wr_max_addr[3] => wr_max_addr[3].IN1
wr_max_addr[4] => wr_max_addr[4].IN1
wr_max_addr[5] => wr_max_addr[5].IN1
wr_max_addr[6] => wr_max_addr[6].IN1
wr_max_addr[7] => wr_max_addr[7].IN1
wr_max_addr[8] => wr_max_addr[8].IN1
wr_max_addr[9] => wr_max_addr[9].IN1
wr_max_addr[10] => wr_max_addr[10].IN1
wr_max_addr[11] => wr_max_addr[11].IN1
wr_max_addr[12] => wr_max_addr[12].IN1
wr_max_addr[13] => wr_max_addr[13].IN1
wr_max_addr[14] => wr_max_addr[14].IN1
wr_max_addr[15] => wr_max_addr[15].IN1
wr_max_addr[16] => wr_max_addr[16].IN1
wr_max_addr[17] => wr_max_addr[17].IN1
wr_max_addr[18] => wr_max_addr[18].IN1
wr_max_addr[19] => wr_max_addr[19].IN1
wr_max_addr[20] => wr_max_addr[20].IN1
wr_max_addr[21] => wr_max_addr[21].IN1
wr_max_addr[22] => wr_max_addr[22].IN1
wr_max_addr[23] => wr_max_addr[23].IN1
wr_len[0] => wr_len[0].IN2
wr_len[1] => wr_len[1].IN2
wr_len[2] => wr_len[2].IN2
wr_len[3] => wr_len[3].IN2
wr_len[4] => wr_len[4].IN2
wr_len[5] => wr_len[5].IN2
wr_len[6] => wr_len[6].IN2
wr_len[7] => wr_len[7].IN2
wr_len[8] => wr_len[8].IN2
wr_len[9] => wr_len[9].IN2
wr_load => wr_load.IN1
rd_clk => rd_clk.IN1
rd_en => rd_en.IN1
rd_data[0] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[1] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[2] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[3] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[4] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[5] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[6] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[7] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[8] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[9] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[10] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[11] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[12] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[13] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[14] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[15] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_min_addr[0] => rd_min_addr[0].IN1
rd_min_addr[1] => rd_min_addr[1].IN1
rd_min_addr[2] => rd_min_addr[2].IN1
rd_min_addr[3] => rd_min_addr[3].IN1
rd_min_addr[4] => rd_min_addr[4].IN1
rd_min_addr[5] => rd_min_addr[5].IN1
rd_min_addr[6] => rd_min_addr[6].IN1
rd_min_addr[7] => rd_min_addr[7].IN1
rd_min_addr[8] => rd_min_addr[8].IN1
rd_min_addr[9] => rd_min_addr[9].IN1
rd_min_addr[10] => rd_min_addr[10].IN1
rd_min_addr[11] => rd_min_addr[11].IN1
rd_min_addr[12] => rd_min_addr[12].IN1
rd_min_addr[13] => rd_min_addr[13].IN1
rd_min_addr[14] => rd_min_addr[14].IN1
rd_min_addr[15] => rd_min_addr[15].IN1
rd_min_addr[16] => rd_min_addr[16].IN1
rd_min_addr[17] => rd_min_addr[17].IN1
rd_min_addr[18] => rd_min_addr[18].IN1
rd_min_addr[19] => rd_min_addr[19].IN1
rd_min_addr[20] => rd_min_addr[20].IN1
rd_min_addr[21] => rd_min_addr[21].IN1
rd_min_addr[22] => rd_min_addr[22].IN1
rd_min_addr[23] => rd_min_addr[23].IN1
rd_max_addr[0] => rd_max_addr[0].IN1
rd_max_addr[1] => rd_max_addr[1].IN1
rd_max_addr[2] => rd_max_addr[2].IN1
rd_max_addr[3] => rd_max_addr[3].IN1
rd_max_addr[4] => rd_max_addr[4].IN1
rd_max_addr[5] => rd_max_addr[5].IN1
rd_max_addr[6] => rd_max_addr[6].IN1
rd_max_addr[7] => rd_max_addr[7].IN1
rd_max_addr[8] => rd_max_addr[8].IN1
rd_max_addr[9] => rd_max_addr[9].IN1
rd_max_addr[10] => rd_max_addr[10].IN1
rd_max_addr[11] => rd_max_addr[11].IN1
rd_max_addr[12] => rd_max_addr[12].IN1
rd_max_addr[13] => rd_max_addr[13].IN1
rd_max_addr[14] => rd_max_addr[14].IN1
rd_max_addr[15] => rd_max_addr[15].IN1
rd_max_addr[16] => rd_max_addr[16].IN1
rd_max_addr[17] => rd_max_addr[17].IN1
rd_max_addr[18] => rd_max_addr[18].IN1
rd_max_addr[19] => rd_max_addr[19].IN1
rd_max_addr[20] => rd_max_addr[20].IN1
rd_max_addr[21] => rd_max_addr[21].IN1
rd_max_addr[22] => rd_max_addr[22].IN1
rd_max_addr[23] => rd_max_addr[23].IN1
rd_len[0] => rd_len[0].IN2
rd_len[1] => rd_len[1].IN2
rd_len[2] => rd_len[2].IN2
rd_len[3] => rd_len[3].IN2
rd_len[4] => rd_len[4].IN2
rd_len[5] => rd_len[5].IN2
rd_len[6] => rd_len[6].IN2
rd_len[7] => rd_len[7].IN2
rd_len[8] => rd_len[8].IN2
rd_len[9] => rd_len[9].IN2
rd_load => rd_load.IN1
sdram_read_valid => sdram_read_valid.IN1
sdram_pingpang_en => sdram_pingpang_en.IN1
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= out_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_controller:u_sdram_controller.sdram_cke
sdram_cs_n <= sdram_controller:u_sdram_controller.sdram_cs_n
sdram_ras_n <= sdram_controller:u_sdram_controller.sdram_ras_n
sdram_cas_n <= sdram_controller:u_sdram_controller.sdram_cas_n
sdram_we_n <= sdram_controller:u_sdram_controller.sdram_we_n
sdram_ba[0] <= sdram_controller:u_sdram_controller.sdram_ba
sdram_ba[1] <= sdram_controller:u_sdram_controller.sdram_ba
sdram_addr[0] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[1] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[2] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[3] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[4] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[5] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[6] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[7] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[8] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[9] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[10] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[11] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[12] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_data[0] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[1] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[2] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[3] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[4] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[5] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[6] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[7] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[8] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[9] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[10] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[11] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[12] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[13] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[14] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[15] <> sdram_controller:u_sdram_controller.sdram_data
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl
clk_ref => clk_ref.IN2
rst_n => rw_bank_flag.ACLR
rst_n => sw_bank_en.ACLR
rst_n => sdram_wr_addr[0]~reg0.ACLR
rst_n => sdram_wr_addr[1]~reg0.ACLR
rst_n => sdram_wr_addr[2]~reg0.ACLR
rst_n => sdram_wr_addr[3]~reg0.ACLR
rst_n => sdram_wr_addr[4]~reg0.ACLR
rst_n => sdram_wr_addr[5]~reg0.ACLR
rst_n => sdram_wr_addr[6]~reg0.ACLR
rst_n => sdram_wr_addr[7]~reg0.ACLR
rst_n => sdram_wr_addr[8]~reg0.ACLR
rst_n => sdram_wr_addr[9]~reg0.ACLR
rst_n => sdram_wr_addr[10]~reg0.ACLR
rst_n => sdram_wr_addr[11]~reg0.ACLR
rst_n => sdram_wr_addr[12]~reg0.ACLR
rst_n => sdram_wr_addr[13]~reg0.ACLR
rst_n => sdram_wr_addr[14]~reg0.ACLR
rst_n => sdram_wr_addr[15]~reg0.ACLR
rst_n => sdram_wr_addr[16]~reg0.ACLR
rst_n => sdram_wr_addr[17]~reg0.ACLR
rst_n => sdram_wr_addr[18]~reg0.ACLR
rst_n => sdram_wr_addr[19]~reg0.ACLR
rst_n => sdram_wr_addr[20]~reg0.ACLR
rst_n => sdram_wr_addr[21]~reg0.ACLR
rst_n => sdram_wr_addr[22]~reg0.ACLR
rst_n => sdram_wr_addr[23]~reg0.ACLR
rst_n => sdram_rd_req~reg0.ACLR
rst_n => sdram_wr_req~reg0.ACLR
rst_n => sdram_rd_addr[0]~reg0.ACLR
rst_n => sdram_rd_addr[1]~reg0.ACLR
rst_n => sdram_rd_addr[2]~reg0.ACLR
rst_n => sdram_rd_addr[3]~reg0.ACLR
rst_n => sdram_rd_addr[4]~reg0.ACLR
rst_n => sdram_rd_addr[5]~reg0.ACLR
rst_n => sdram_rd_addr[6]~reg0.ACLR
rst_n => sdram_rd_addr[7]~reg0.ACLR
rst_n => sdram_rd_addr[8]~reg0.ACLR
rst_n => sdram_rd_addr[9]~reg0.ACLR
rst_n => sdram_rd_addr[10]~reg0.ACLR
rst_n => sdram_rd_addr[11]~reg0.ACLR
rst_n => sdram_rd_addr[12]~reg0.ACLR
rst_n => sdram_rd_addr[13]~reg0.ACLR
rst_n => sdram_rd_addr[14]~reg0.ACLR
rst_n => sdram_rd_addr[15]~reg0.ACLR
rst_n => sdram_rd_addr[16]~reg0.ACLR
rst_n => sdram_rd_addr[17]~reg0.ACLR
rst_n => sdram_rd_addr[18]~reg0.ACLR
rst_n => sdram_rd_addr[19]~reg0.ACLR
rst_n => sdram_rd_addr[20]~reg0.ACLR
rst_n => sdram_rd_addr[21]~reg0.ACLR
rst_n => sdram_rd_addr[22]~reg0.ACLR
rst_n => sdram_rd_addr[23]~reg0.ACLR
rst_n => wr_ack_r2.ACLR
rst_n => wr_ack_r1.ACLR
rst_n => rd_ack_r2.ACLR
rst_n => rd_ack_r1.ACLR
rst_n => wr_load_r2.ACLR
rst_n => wr_load_r1.ACLR
rst_n => rd_load_r2.ACLR
rst_n => rd_load_r1.ACLR
rst_n => read_valid_r2.ACLR
rst_n => read_valid_r1.ACLR
rst_n => comb.IN1
rst_n => comb.IN1
clk_write => clk_write.IN1
wrf_wrreq => wrf_wrreq.IN1
wrf_din[0] => wrf_din[0].IN1
wrf_din[1] => wrf_din[1].IN1
wrf_din[2] => wrf_din[2].IN1
wrf_din[3] => wrf_din[3].IN1
wrf_din[4] => wrf_din[4].IN1
wrf_din[5] => wrf_din[5].IN1
wrf_din[6] => wrf_din[6].IN1
wrf_din[7] => wrf_din[7].IN1
wrf_din[8] => wrf_din[8].IN1
wrf_din[9] => wrf_din[9].IN1
wrf_din[10] => wrf_din[10].IN1
wrf_din[11] => wrf_din[11].IN1
wrf_din[12] => wrf_din[12].IN1
wrf_din[13] => wrf_din[13].IN1
wrf_din[14] => wrf_din[14].IN1
wrf_din[15] => wrf_din[15].IN1
wr_min_addr[0] => sdram_wr_addr.DATAA
wr_min_addr[0] => sdram_wr_addr.DATAB
wr_min_addr[0] => sdram_wr_addr.DATAB
wr_min_addr[1] => sdram_wr_addr.DATAA
wr_min_addr[1] => sdram_wr_addr.DATAB
wr_min_addr[1] => sdram_wr_addr.DATAB
wr_min_addr[2] => sdram_wr_addr.DATAA
wr_min_addr[2] => sdram_wr_addr.DATAB
wr_min_addr[2] => sdram_wr_addr.DATAB
wr_min_addr[3] => sdram_wr_addr.DATAA
wr_min_addr[3] => sdram_wr_addr.DATAB
wr_min_addr[3] => sdram_wr_addr.DATAB
wr_min_addr[4] => sdram_wr_addr.DATAA
wr_min_addr[4] => sdram_wr_addr.DATAB
wr_min_addr[4] => sdram_wr_addr.DATAB
wr_min_addr[5] => sdram_wr_addr.DATAA
wr_min_addr[5] => sdram_wr_addr.DATAB
wr_min_addr[5] => sdram_wr_addr.DATAB
wr_min_addr[6] => sdram_wr_addr.DATAA
wr_min_addr[6] => sdram_wr_addr.DATAB
wr_min_addr[6] => sdram_wr_addr.DATAB
wr_min_addr[7] => sdram_wr_addr.DATAA
wr_min_addr[7] => sdram_wr_addr.DATAB
wr_min_addr[7] => sdram_wr_addr.DATAB
wr_min_addr[8] => sdram_wr_addr.DATAA
wr_min_addr[8] => sdram_wr_addr.DATAB
wr_min_addr[8] => sdram_wr_addr.DATAB
wr_min_addr[9] => sdram_wr_addr.DATAA
wr_min_addr[9] => sdram_wr_addr.DATAB
wr_min_addr[9] => sdram_wr_addr.DATAB
wr_min_addr[10] => sdram_wr_addr.DATAA
wr_min_addr[10] => sdram_wr_addr.DATAB
wr_min_addr[10] => sdram_wr_addr.DATAB
wr_min_addr[11] => sdram_wr_addr.DATAA
wr_min_addr[11] => sdram_wr_addr.DATAB
wr_min_addr[11] => sdram_wr_addr.DATAB
wr_min_addr[12] => sdram_wr_addr.DATAA
wr_min_addr[12] => sdram_wr_addr.DATAB
wr_min_addr[12] => sdram_wr_addr.DATAB
wr_min_addr[13] => sdram_wr_addr.DATAA
wr_min_addr[13] => sdram_wr_addr.DATAB
wr_min_addr[13] => sdram_wr_addr.DATAB
wr_min_addr[14] => sdram_wr_addr.DATAA
wr_min_addr[14] => sdram_wr_addr.DATAB
wr_min_addr[14] => sdram_wr_addr.DATAB
wr_min_addr[15] => sdram_wr_addr.DATAA
wr_min_addr[15] => sdram_wr_addr.DATAB
wr_min_addr[15] => sdram_wr_addr.DATAB
wr_min_addr[16] => sdram_wr_addr.DATAA
wr_min_addr[16] => sdram_wr_addr.DATAB
wr_min_addr[16] => sdram_wr_addr.DATAB
wr_min_addr[17] => sdram_wr_addr.DATAA
wr_min_addr[17] => sdram_wr_addr.DATAB
wr_min_addr[17] => sdram_wr_addr.DATAB
wr_min_addr[18] => sdram_wr_addr.DATAA
wr_min_addr[18] => sdram_wr_addr.DATAB
wr_min_addr[18] => sdram_wr_addr.DATAB
wr_min_addr[19] => sdram_wr_addr.DATAA
wr_min_addr[19] => sdram_wr_addr.DATAB
wr_min_addr[19] => sdram_wr_addr.DATAB
wr_min_addr[20] => sdram_wr_addr.DATAA
wr_min_addr[20] => sdram_wr_addr.DATAB
wr_min_addr[20] => sdram_wr_addr.DATAB
wr_min_addr[21] => sdram_wr_addr.DATAA
wr_min_addr[21] => sdram_wr_addr.DATAB
wr_min_addr[21] => sdram_wr_addr.DATAB
wr_min_addr[22] => sdram_wr_addr.DATAA
wr_min_addr[22] => sdram_wr_addr.DATAB
wr_min_addr[22] => sdram_wr_addr.DATAB
wr_min_addr[23] => sdram_wr_addr.DATAA
wr_min_addr[23] => sdram_wr_addr.DATAB
wr_max_addr[0] => Add0.IN48
wr_max_addr[1] => Add0.IN47
wr_max_addr[2] => Add0.IN46
wr_max_addr[3] => Add0.IN45
wr_max_addr[4] => Add0.IN44
wr_max_addr[5] => Add0.IN43
wr_max_addr[6] => Add0.IN42
wr_max_addr[7] => Add0.IN41
wr_max_addr[8] => Add0.IN40
wr_max_addr[9] => Add0.IN39
wr_max_addr[10] => Add0.IN38
wr_max_addr[11] => Add0.IN37
wr_max_addr[12] => Add0.IN36
wr_max_addr[13] => Add0.IN35
wr_max_addr[14] => Add0.IN34
wr_max_addr[15] => Add0.IN33
wr_max_addr[16] => Add0.IN32
wr_max_addr[17] => Add0.IN31
wr_max_addr[18] => Add0.IN30
wr_max_addr[19] => Add0.IN29
wr_max_addr[20] => Add0.IN28
wr_max_addr[21] => Add0.IN27
wr_max_addr[22] => Add0.IN26
wr_max_addr[23] => Add0.IN25
wr_length[0] => Add1.IN24
wr_length[0] => LessThan4.IN10
wr_length[0] => Add0.IN24
wr_length[1] => Add1.IN23
wr_length[1] => LessThan4.IN9
wr_length[1] => Add0.IN23
wr_length[2] => Add1.IN22
wr_length[2] => LessThan4.IN8
wr_length[2] => Add0.IN22
wr_length[3] => Add1.IN21
wr_length[3] => LessThan4.IN7
wr_length[3] => Add0.IN21
wr_length[4] => Add1.IN20
wr_length[4] => LessThan4.IN6
wr_length[4] => Add0.IN20
wr_length[5] => Add1.IN19
wr_length[5] => LessThan4.IN5
wr_length[5] => Add0.IN19
wr_length[6] => Add1.IN18
wr_length[6] => LessThan4.IN4
wr_length[6] => Add0.IN18
wr_length[7] => Add1.IN17
wr_length[7] => LessThan4.IN3
wr_length[7] => Add0.IN17
wr_length[8] => Add1.IN16
wr_length[8] => LessThan4.IN2
wr_length[8] => Add0.IN16
wr_length[9] => Add1.IN15
wr_length[9] => LessThan4.IN1
wr_length[9] => Add0.IN15
wr_load => wr_load_r1.DATAIN
clk_read => clk_read.IN1
rdf_rdreq => rdf_rdreq.IN1
rdf_dout[0] <= rdfifo:u_rdfifo.q
rdf_dout[1] <= rdfifo:u_rdfifo.q
rdf_dout[2] <= rdfifo:u_rdfifo.q
rdf_dout[3] <= rdfifo:u_rdfifo.q
rdf_dout[4] <= rdfifo:u_rdfifo.q
rdf_dout[5] <= rdfifo:u_rdfifo.q
rdf_dout[6] <= rdfifo:u_rdfifo.q
rdf_dout[7] <= rdfifo:u_rdfifo.q
rdf_dout[8] <= rdfifo:u_rdfifo.q
rdf_dout[9] <= rdfifo:u_rdfifo.q
rdf_dout[10] <= rdfifo:u_rdfifo.q
rdf_dout[11] <= rdfifo:u_rdfifo.q
rdf_dout[12] <= rdfifo:u_rdfifo.q
rdf_dout[13] <= rdfifo:u_rdfifo.q
rdf_dout[14] <= rdfifo:u_rdfifo.q
rdf_dout[15] <= rdfifo:u_rdfifo.q
rd_min_addr[0] => sdram_rd_addr.DATAA
rd_min_addr[0] => sdram_rd_addr.DATAA
rd_min_addr[0] => sdram_rd_addr.DATAB
rd_min_addr[1] => sdram_rd_addr.DATAA
rd_min_addr[1] => sdram_rd_addr.DATAA
rd_min_addr[1] => sdram_rd_addr.DATAB
rd_min_addr[2] => sdram_rd_addr.DATAA
rd_min_addr[2] => sdram_rd_addr.DATAA
rd_min_addr[2] => sdram_rd_addr.DATAB
rd_min_addr[3] => sdram_rd_addr.DATAA
rd_min_addr[3] => sdram_rd_addr.DATAA
rd_min_addr[3] => sdram_rd_addr.DATAB
rd_min_addr[4] => sdram_rd_addr.DATAA
rd_min_addr[4] => sdram_rd_addr.DATAA
rd_min_addr[4] => sdram_rd_addr.DATAB
rd_min_addr[5] => sdram_rd_addr.DATAA
rd_min_addr[5] => sdram_rd_addr.DATAA
rd_min_addr[5] => sdram_rd_addr.DATAB
rd_min_addr[6] => sdram_rd_addr.DATAA
rd_min_addr[6] => sdram_rd_addr.DATAA
rd_min_addr[6] => sdram_rd_addr.DATAB
rd_min_addr[7] => sdram_rd_addr.DATAA
rd_min_addr[7] => sdram_rd_addr.DATAA
rd_min_addr[7] => sdram_rd_addr.DATAB
rd_min_addr[8] => sdram_rd_addr.DATAA
rd_min_addr[8] => sdram_rd_addr.DATAA
rd_min_addr[8] => sdram_rd_addr.DATAB
rd_min_addr[9] => sdram_rd_addr.DATAA
rd_min_addr[9] => sdram_rd_addr.DATAA
rd_min_addr[9] => sdram_rd_addr.DATAB
rd_min_addr[10] => sdram_rd_addr.DATAA
rd_min_addr[10] => sdram_rd_addr.DATAA
rd_min_addr[10] => sdram_rd_addr.DATAB
rd_min_addr[11] => sdram_rd_addr.DATAA
rd_min_addr[11] => sdram_rd_addr.DATAA
rd_min_addr[11] => sdram_rd_addr.DATAB
rd_min_addr[12] => sdram_rd_addr.DATAA
rd_min_addr[12] => sdram_rd_addr.DATAA
rd_min_addr[12] => sdram_rd_addr.DATAB
rd_min_addr[13] => sdram_rd_addr.DATAA
rd_min_addr[13] => sdram_rd_addr.DATAA
rd_min_addr[13] => sdram_rd_addr.DATAB
rd_min_addr[14] => sdram_rd_addr.DATAA
rd_min_addr[14] => sdram_rd_addr.DATAA
rd_min_addr[14] => sdram_rd_addr.DATAB
rd_min_addr[15] => sdram_rd_addr.DATAA
rd_min_addr[15] => sdram_rd_addr.DATAA
rd_min_addr[15] => sdram_rd_addr.DATAB
rd_min_addr[16] => sdram_rd_addr.DATAA
rd_min_addr[16] => sdram_rd_addr.DATAA
rd_min_addr[16] => sdram_rd_addr.DATAB
rd_min_addr[17] => sdram_rd_addr.DATAA
rd_min_addr[17] => sdram_rd_addr.DATAA
rd_min_addr[17] => sdram_rd_addr.DATAB
rd_min_addr[18] => sdram_rd_addr.DATAA
rd_min_addr[18] => sdram_rd_addr.DATAA
rd_min_addr[18] => sdram_rd_addr.DATAB
rd_min_addr[19] => sdram_rd_addr.DATAA
rd_min_addr[19] => sdram_rd_addr.DATAA
rd_min_addr[19] => sdram_rd_addr.DATAB
rd_min_addr[20] => sdram_rd_addr.DATAA
rd_min_addr[20] => sdram_rd_addr.DATAA
rd_min_addr[20] => sdram_rd_addr.DATAB
rd_min_addr[21] => sdram_rd_addr.DATAA
rd_min_addr[21] => sdram_rd_addr.DATAA
rd_min_addr[21] => sdram_rd_addr.DATAB
rd_min_addr[22] => sdram_rd_addr.DATAA
rd_min_addr[22] => sdram_rd_addr.DATAA
rd_min_addr[22] => sdram_rd_addr.DATAB
rd_min_addr[23] => sdram_rd_addr.DATAA
rd_min_addr[23] => sdram_rd_addr.DATAB
rd_max_addr[0] => Add2.IN48
rd_max_addr[1] => Add2.IN47
rd_max_addr[2] => Add2.IN46
rd_max_addr[3] => Add2.IN45
rd_max_addr[4] => Add2.IN44
rd_max_addr[5] => Add2.IN43
rd_max_addr[6] => Add2.IN42
rd_max_addr[7] => Add2.IN41
rd_max_addr[8] => Add2.IN40
rd_max_addr[9] => Add2.IN39
rd_max_addr[10] => Add2.IN38
rd_max_addr[11] => Add2.IN37
rd_max_addr[12] => Add2.IN36
rd_max_addr[13] => Add2.IN35
rd_max_addr[14] => Add2.IN34
rd_max_addr[15] => Add2.IN33
rd_max_addr[16] => Add2.IN32
rd_max_addr[17] => Add2.IN31
rd_max_addr[18] => Add2.IN30
rd_max_addr[19] => Add2.IN29
rd_max_addr[20] => Add2.IN28
rd_max_addr[21] => Add2.IN27
rd_max_addr[22] => Add2.IN26
rd_max_addr[23] => Add2.IN25
rd_length[0] => Add3.IN24
rd_length[0] => LessThan5.IN10
rd_length[0] => Add2.IN24
rd_length[1] => Add3.IN23
rd_length[1] => LessThan5.IN9
rd_length[1] => Add2.IN23
rd_length[2] => Add3.IN22
rd_length[2] => LessThan5.IN8
rd_length[2] => Add2.IN22
rd_length[3] => Add3.IN21
rd_length[3] => LessThan5.IN7
rd_length[3] => Add2.IN21
rd_length[4] => Add3.IN20
rd_length[4] => LessThan5.IN6
rd_length[4] => Add2.IN20
rd_length[5] => Add3.IN19
rd_length[5] => LessThan5.IN5
rd_length[5] => Add2.IN19
rd_length[6] => Add3.IN18
rd_length[6] => LessThan5.IN4
rd_length[6] => Add2.IN18
rd_length[7] => Add3.IN17
rd_length[7] => LessThan5.IN3
rd_length[7] => Add2.IN17
rd_length[8] => Add3.IN16
rd_length[8] => LessThan5.IN2
rd_length[8] => Add2.IN16
rd_length[9] => Add3.IN15
rd_length[9] => LessThan5.IN1
rd_length[9] => Add2.IN15
rd_load => rd_load_r1.DATAIN
sdram_read_valid => read_valid_r1.DATAIN
sdram_init_done => sdram_wr_req.OUTPUTSELECT
sdram_init_done => sdram_rd_req.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => rw_bank_flag.OUTPUTSELECT
sdram_pingpang_en => sw_bank_en.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_ack => sdram_wr_ack.IN1
sdram_wr_addr[0] <= sdram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[1] <= sdram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[2] <= sdram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[3] <= sdram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[4] <= sdram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[5] <= sdram_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[6] <= sdram_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[7] <= sdram_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[8] <= sdram_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[9] <= sdram_wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[10] <= sdram_wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[11] <= sdram_wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[12] <= sdram_wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[13] <= sdram_wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[14] <= sdram_wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[15] <= sdram_wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[16] <= sdram_wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[17] <= sdram_wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[18] <= sdram_wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[19] <= sdram_wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[20] <= sdram_wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[21] <= sdram_wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[22] <= sdram_wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[23] <= sdram_wr_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[0] <= wrfifo:u_wrfifo.q
sdram_din[1] <= wrfifo:u_wrfifo.q
sdram_din[2] <= wrfifo:u_wrfifo.q
sdram_din[3] <= wrfifo:u_wrfifo.q
sdram_din[4] <= wrfifo:u_wrfifo.q
sdram_din[5] <= wrfifo:u_wrfifo.q
sdram_din[6] <= wrfifo:u_wrfifo.q
sdram_din[7] <= wrfifo:u_wrfifo.q
sdram_din[8] <= wrfifo:u_wrfifo.q
sdram_din[9] <= wrfifo:u_wrfifo.q
sdram_din[10] <= wrfifo:u_wrfifo.q
sdram_din[11] <= wrfifo:u_wrfifo.q
sdram_din[12] <= wrfifo:u_wrfifo.q
sdram_din[13] <= wrfifo:u_wrfifo.q
sdram_din[14] <= wrfifo:u_wrfifo.q
sdram_din[15] <= wrfifo:u_wrfifo.q
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack => sdram_rd_ack.IN1
sdram_rd_addr[0] <= sdram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[1] <= sdram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[2] <= sdram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[3] <= sdram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[4] <= sdram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[5] <= sdram_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[6] <= sdram_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[7] <= sdram_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[8] <= sdram_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[9] <= sdram_rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[10] <= sdram_rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[11] <= sdram_rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[12] <= sdram_rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[13] <= sdram_rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[14] <= sdram_rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[15] <= sdram_rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[16] <= sdram_rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[17] <= sdram_rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[18] <= sdram_rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[19] <= sdram_rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[20] <= sdram_rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[21] <= sdram_rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[22] <= sdram_rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[23] <= sdram_rd_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dout[0] => sdram_dout[0].IN1
sdram_dout[1] => sdram_dout[1].IN1
sdram_dout[2] => sdram_dout[2].IN1
sdram_dout[3] => sdram_dout[3].IN1
sdram_dout[4] => sdram_dout[4].IN1
sdram_dout[5] => sdram_dout[5].IN1
sdram_dout[6] => sdram_dout[6].IN1
sdram_dout[7] => sdram_dout[7].IN1
sdram_dout[8] => sdram_dout[8].IN1
sdram_dout[9] => sdram_dout[9].IN1
sdram_dout[10] => sdram_dout[10].IN1
sdram_dout[11] => sdram_dout[11].IN1
sdram_dout[12] => sdram_dout[12].IN1
sdram_dout[13] => sdram_dout[13].IN1
sdram_dout[14] => sdram_dout[14].IN1
sdram_dout[15] => sdram_dout[15].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
data[0] => dcfifo_nnl1:auto_generated.data[0]
data[1] => dcfifo_nnl1:auto_generated.data[1]
data[2] => dcfifo_nnl1:auto_generated.data[2]
data[3] => dcfifo_nnl1:auto_generated.data[3]
data[4] => dcfifo_nnl1:auto_generated.data[4]
data[5] => dcfifo_nnl1:auto_generated.data[5]
data[6] => dcfifo_nnl1:auto_generated.data[6]
data[7] => dcfifo_nnl1:auto_generated.data[7]
data[8] => dcfifo_nnl1:auto_generated.data[8]
data[9] => dcfifo_nnl1:auto_generated.data[9]
data[10] => dcfifo_nnl1:auto_generated.data[10]
data[11] => dcfifo_nnl1:auto_generated.data[11]
data[12] => dcfifo_nnl1:auto_generated.data[12]
data[13] => dcfifo_nnl1:auto_generated.data[13]
data[14] => dcfifo_nnl1:auto_generated.data[14]
data[15] => dcfifo_nnl1:auto_generated.data[15]
q[0] <= dcfifo_nnl1:auto_generated.q[0]
q[1] <= dcfifo_nnl1:auto_generated.q[1]
q[2] <= dcfifo_nnl1:auto_generated.q[2]
q[3] <= dcfifo_nnl1:auto_generated.q[3]
q[4] <= dcfifo_nnl1:auto_generated.q[4]
q[5] <= dcfifo_nnl1:auto_generated.q[5]
q[6] <= dcfifo_nnl1:auto_generated.q[6]
q[7] <= dcfifo_nnl1:auto_generated.q[7]
q[8] <= dcfifo_nnl1:auto_generated.q[8]
q[9] <= dcfifo_nnl1:auto_generated.q[9]
q[10] <= dcfifo_nnl1:auto_generated.q[10]
q[11] <= dcfifo_nnl1:auto_generated.q[11]
q[12] <= dcfifo_nnl1:auto_generated.q[12]
q[13] <= dcfifo_nnl1:auto_generated.q[13]
q[14] <= dcfifo_nnl1:auto_generated.q[14]
q[15] <= dcfifo_nnl1:auto_generated.q[15]
rdclk => dcfifo_nnl1:auto_generated.rdclk
rdreq => dcfifo_nnl1:auto_generated.rdreq
wrclk => dcfifo_nnl1:auto_generated.wrclk
wrreq => dcfifo_nnl1:auto_generated.wrreq
aclr => dcfifo_nnl1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_nnl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_nnl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_nnl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_nnl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_nnl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_nnl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_nnl1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_nnl1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_nnl1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_nnl1:auto_generated.rdusedw[9]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_se9:dffpipe3.clock
clrn => dffpipe_se9:dffpipe3.clrn
d[0] => dffpipe_se9:dffpipe3.d[0]
d[1] => dffpipe_se9:dffpipe3.d[1]
d[2] => dffpipe_se9:dffpipe3.d[2]
d[3] => dffpipe_se9:dffpipe3.d[3]
d[4] => dffpipe_se9:dffpipe3.d[4]
d[5] => dffpipe_se9:dffpipe3.d[5]
d[6] => dffpipe_se9:dffpipe3.d[6]
d[7] => dffpipe_se9:dffpipe3.d[7]
d[8] => dffpipe_se9:dffpipe3.d[8]
d[9] => dffpipe_se9:dffpipe3.d[9]
d[10] => dffpipe_se9:dffpipe3.d[10]
q[0] <= dffpipe_se9:dffpipe3.q[0]
q[1] <= dffpipe_se9:dffpipe3.q[1]
q[2] <= dffpipe_se9:dffpipe3.q[2]
q[3] <= dffpipe_se9:dffpipe3.q[3]
q[4] <= dffpipe_se9:dffpipe3.q[4]
q[5] <= dffpipe_se9:dffpipe3.q[5]
q[6] <= dffpipe_se9:dffpipe3.q[6]
q[7] <= dffpipe_se9:dffpipe3.q[7]
q[8] <= dffpipe_se9:dffpipe3.q[8]
q[9] <= dffpipe_se9:dffpipe3.q[9]
q[10] <= dffpipe_se9:dffpipe3.q[10]


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
clrn => dffe4a[10].ACLR
clrn => dffe4a[9].ACLR
clrn => dffe4a[8].ACLR
clrn => dffe4a[7].ACLR
clrn => dffe4a[6].ACLR
clrn => dffe4a[5].ACLR
clrn => dffe4a[4].ACLR
clrn => dffe4a[3].ACLR
clrn => dffe4a[2].ACLR
clrn => dffe4a[1].ACLR
clrn => dffe4a[0].ACLR
d[0] => dffe4a[0].IN0
d[1] => dffe4a[1].IN0
d[2] => dffe4a[2].IN0
d[3] => dffe4a[3].IN0
d[4] => dffe4a[4].IN0
d[5] => dffe4a[5].IN0
d[6] => dffe4a[6].IN0
d[7] => dffe4a[7].IN0
d[8] => dffe4a[8].IN0
d[9] => dffe4a[9].IN0
d[10] => dffe4a[10].IN0
q[0] <= dffe4a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe4a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe4a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe4a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe4a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe4a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe4a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe4a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe4a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe4a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe4a[10].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_se9:dffpipe3.clock
clrn => dffpipe_se9:dffpipe3.clrn
d[0] => dffpipe_se9:dffpipe3.d[0]
d[1] => dffpipe_se9:dffpipe3.d[1]
d[2] => dffpipe_se9:dffpipe3.d[2]
d[3] => dffpipe_se9:dffpipe3.d[3]
d[4] => dffpipe_se9:dffpipe3.d[4]
d[5] => dffpipe_se9:dffpipe3.d[5]
d[6] => dffpipe_se9:dffpipe3.d[6]
d[7] => dffpipe_se9:dffpipe3.d[7]
d[8] => dffpipe_se9:dffpipe3.d[8]
d[9] => dffpipe_se9:dffpipe3.d[9]
d[10] => dffpipe_se9:dffpipe3.d[10]
q[0] <= dffpipe_se9:dffpipe3.q[0]
q[1] <= dffpipe_se9:dffpipe3.q[1]
q[2] <= dffpipe_se9:dffpipe3.q[2]
q[3] <= dffpipe_se9:dffpipe3.q[3]
q[4] <= dffpipe_se9:dffpipe3.q[4]
q[5] <= dffpipe_se9:dffpipe3.q[5]
q[6] <= dffpipe_se9:dffpipe3.q[6]
q[7] <= dffpipe_se9:dffpipe3.q[7]
q[8] <= dffpipe_se9:dffpipe3.q[8]
q[9] <= dffpipe_se9:dffpipe3.q[9]
q[10] <= dffpipe_se9:dffpipe3.q[10]


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_se9:dffpipe3
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
clrn => dffe4a[10].ACLR
clrn => dffe4a[9].ACLR
clrn => dffe4a[8].ACLR
clrn => dffe4a[7].ACLR
clrn => dffe4a[6].ACLR
clrn => dffe4a[5].ACLR
clrn => dffe4a[4].ACLR
clrn => dffe4a[3].ACLR
clrn => dffe4a[2].ACLR
clrn => dffe4a[1].ACLR
clrn => dffe4a[0].ACLR
d[0] => dffe4a[0].IN0
d[1] => dffe4a[1].IN0
d[2] => dffe4a[2].IN0
d[3] => dffe4a[3].IN0
d[4] => dffe4a[4].IN0
d[5] => dffe4a[5].IN0
d[6] => dffe4a[6].IN0
d[7] => dffe4a[7].IN0
d[8] => dffe4a[8].IN0
d[9] => dffe4a[9].IN0
d[10] => dffe4a[10].IN0
q[0] <= dffe4a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe4a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe4a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe4a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe4a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe4a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe4a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe4a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe4a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe4a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe4a[10].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
data[0] => dcfifo_aol1:auto_generated.data[0]
data[1] => dcfifo_aol1:auto_generated.data[1]
data[2] => dcfifo_aol1:auto_generated.data[2]
data[3] => dcfifo_aol1:auto_generated.data[3]
data[4] => dcfifo_aol1:auto_generated.data[4]
data[5] => dcfifo_aol1:auto_generated.data[5]
data[6] => dcfifo_aol1:auto_generated.data[6]
data[7] => dcfifo_aol1:auto_generated.data[7]
data[8] => dcfifo_aol1:auto_generated.data[8]
data[9] => dcfifo_aol1:auto_generated.data[9]
data[10] => dcfifo_aol1:auto_generated.data[10]
data[11] => dcfifo_aol1:auto_generated.data[11]
data[12] => dcfifo_aol1:auto_generated.data[12]
data[13] => dcfifo_aol1:auto_generated.data[13]
data[14] => dcfifo_aol1:auto_generated.data[14]
data[15] => dcfifo_aol1:auto_generated.data[15]
q[0] <= dcfifo_aol1:auto_generated.q[0]
q[1] <= dcfifo_aol1:auto_generated.q[1]
q[2] <= dcfifo_aol1:auto_generated.q[2]
q[3] <= dcfifo_aol1:auto_generated.q[3]
q[4] <= dcfifo_aol1:auto_generated.q[4]
q[5] <= dcfifo_aol1:auto_generated.q[5]
q[6] <= dcfifo_aol1:auto_generated.q[6]
q[7] <= dcfifo_aol1:auto_generated.q[7]
q[8] <= dcfifo_aol1:auto_generated.q[8]
q[9] <= dcfifo_aol1:auto_generated.q[9]
q[10] <= dcfifo_aol1:auto_generated.q[10]
q[11] <= dcfifo_aol1:auto_generated.q[11]
q[12] <= dcfifo_aol1:auto_generated.q[12]
q[13] <= dcfifo_aol1:auto_generated.q[13]
q[14] <= dcfifo_aol1:auto_generated.q[14]
q[15] <= dcfifo_aol1:auto_generated.q[15]
rdclk => dcfifo_aol1:auto_generated.rdclk
rdreq => dcfifo_aol1:auto_generated.rdreq
wrclk => dcfifo_aol1:auto_generated.wrclk
wrreq => dcfifo_aol1:auto_generated.wrreq
aclr => dcfifo_aol1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= dcfifo_aol1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aol1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aol1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aol1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aol1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aol1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aol1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aol1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_aol1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_aol1:auto_generated.wrusedw[9]


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => alt_synch_pipe_e98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp
clock => dffpipe_pe9:dffpipe3.clock
clrn => dffpipe_pe9:dffpipe3.clrn
d[0] => dffpipe_pe9:dffpipe3.d[0]
d[1] => dffpipe_pe9:dffpipe3.d[1]
d[2] => dffpipe_pe9:dffpipe3.d[2]
d[3] => dffpipe_pe9:dffpipe3.d[3]
d[4] => dffpipe_pe9:dffpipe3.d[4]
d[5] => dffpipe_pe9:dffpipe3.d[5]
d[6] => dffpipe_pe9:dffpipe3.d[6]
d[7] => dffpipe_pe9:dffpipe3.d[7]
d[8] => dffpipe_pe9:dffpipe3.d[8]
d[9] => dffpipe_pe9:dffpipe3.d[9]
d[10] => dffpipe_pe9:dffpipe3.d[10]
q[0] <= dffpipe_pe9:dffpipe3.q[0]
q[1] <= dffpipe_pe9:dffpipe3.q[1]
q[2] <= dffpipe_pe9:dffpipe3.q[2]
q[3] <= dffpipe_pe9:dffpipe3.q[3]
q[4] <= dffpipe_pe9:dffpipe3.q[4]
q[5] <= dffpipe_pe9:dffpipe3.q[5]
q[6] <= dffpipe_pe9:dffpipe3.q[6]
q[7] <= dffpipe_pe9:dffpipe3.q[7]
q[8] <= dffpipe_pe9:dffpipe3.q[8]
q[9] <= dffpipe_pe9:dffpipe3.q[9]
q[10] <= dffpipe_pe9:dffpipe3.q[10]


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_te9:dffpipe4.clock
clrn => dffpipe_te9:dffpipe4.clrn
d[0] => dffpipe_te9:dffpipe4.d[0]
d[1] => dffpipe_te9:dffpipe4.d[1]
d[2] => dffpipe_te9:dffpipe4.d[2]
d[3] => dffpipe_te9:dffpipe4.d[3]
d[4] => dffpipe_te9:dffpipe4.d[4]
d[5] => dffpipe_te9:dffpipe4.d[5]
d[6] => dffpipe_te9:dffpipe4.d[6]
d[7] => dffpipe_te9:dffpipe4.d[7]
d[8] => dffpipe_te9:dffpipe4.d[8]
d[9] => dffpipe_te9:dffpipe4.d[9]
d[10] => dffpipe_te9:dffpipe4.d[10]
q[0] <= dffpipe_te9:dffpipe4.q[0]
q[1] <= dffpipe_te9:dffpipe4.q[1]
q[2] <= dffpipe_te9:dffpipe4.q[2]
q[3] <= dffpipe_te9:dffpipe4.q[3]
q[4] <= dffpipe_te9:dffpipe4.q[4]
q[5] <= dffpipe_te9:dffpipe4.q[5]
q[6] <= dffpipe_te9:dffpipe4.q[6]
q[7] <= dffpipe_te9:dffpipe4.q[7]
q[8] <= dffpipe_te9:dffpipe4.q[8]
q[9] <= dffpipe_te9:dffpipe4.q[9]
q[10] <= dffpipe_te9:dffpipe4.q[10]


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4
clock => dffe5a[10].CLK
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[10].ACLR
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe5a[0].IN0
d[1] => dffe5a[1].IN0
d[2] => dffe5a[2].IN0
d[3] => dffe5a[3].IN0
d[4] => dffe5a[4].IN0
d[5] => dffe5a[5].IN0
d[6] => dffe5a[6].IN0
d[7] => dffe5a[7].IN0
d[8] => dffe5a[8].IN0
d[9] => dffe5a[9].IN0
d[10] => dffe5a[10].IN0
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller
clk => clk.IN3
rst_n => rst_n.IN3
sdram_wr_req => sdram_wr_req.IN1
sdram_wr_ack <= sdram_ctrl:u_sdram_ctrl.sdram_wr_ack
sdram_wr_addr[0] => sdram_wr_addr[0].IN1
sdram_wr_addr[1] => sdram_wr_addr[1].IN1
sdram_wr_addr[2] => sdram_wr_addr[2].IN1
sdram_wr_addr[3] => sdram_wr_addr[3].IN1
sdram_wr_addr[4] => sdram_wr_addr[4].IN1
sdram_wr_addr[5] => sdram_wr_addr[5].IN1
sdram_wr_addr[6] => sdram_wr_addr[6].IN1
sdram_wr_addr[7] => sdram_wr_addr[7].IN1
sdram_wr_addr[8] => sdram_wr_addr[8].IN1
sdram_wr_addr[9] => sdram_wr_addr[9].IN1
sdram_wr_addr[10] => sdram_wr_addr[10].IN1
sdram_wr_addr[11] => sdram_wr_addr[11].IN1
sdram_wr_addr[12] => sdram_wr_addr[12].IN1
sdram_wr_addr[13] => sdram_wr_addr[13].IN1
sdram_wr_addr[14] => sdram_wr_addr[14].IN1
sdram_wr_addr[15] => sdram_wr_addr[15].IN1
sdram_wr_addr[16] => sdram_wr_addr[16].IN1
sdram_wr_addr[17] => sdram_wr_addr[17].IN1
sdram_wr_addr[18] => sdram_wr_addr[18].IN1
sdram_wr_addr[19] => sdram_wr_addr[19].IN1
sdram_wr_addr[20] => sdram_wr_addr[20].IN1
sdram_wr_addr[21] => sdram_wr_addr[21].IN1
sdram_wr_addr[22] => sdram_wr_addr[22].IN1
sdram_wr_addr[23] => sdram_wr_addr[23].IN1
sdram_wr_burst[0] => sdram_wr_burst[0].IN2
sdram_wr_burst[1] => sdram_wr_burst[1].IN2
sdram_wr_burst[2] => sdram_wr_burst[2].IN2
sdram_wr_burst[3] => sdram_wr_burst[3].IN2
sdram_wr_burst[4] => sdram_wr_burst[4].IN2
sdram_wr_burst[5] => sdram_wr_burst[5].IN2
sdram_wr_burst[6] => sdram_wr_burst[6].IN2
sdram_wr_burst[7] => sdram_wr_burst[7].IN2
sdram_wr_burst[8] => sdram_wr_burst[8].IN2
sdram_wr_burst[9] => sdram_wr_burst[9].IN2
sdram_din[0] => sdram_din[0].IN1
sdram_din[1] => sdram_din[1].IN1
sdram_din[2] => sdram_din[2].IN1
sdram_din[3] => sdram_din[3].IN1
sdram_din[4] => sdram_din[4].IN1
sdram_din[5] => sdram_din[5].IN1
sdram_din[6] => sdram_din[6].IN1
sdram_din[7] => sdram_din[7].IN1
sdram_din[8] => sdram_din[8].IN1
sdram_din[9] => sdram_din[9].IN1
sdram_din[10] => sdram_din[10].IN1
sdram_din[11] => sdram_din[11].IN1
sdram_din[12] => sdram_din[12].IN1
sdram_din[13] => sdram_din[13].IN1
sdram_din[14] => sdram_din[14].IN1
sdram_din[15] => sdram_din[15].IN1
sdram_rd_req => sdram_rd_req.IN1
sdram_rd_ack <= sdram_ctrl:u_sdram_ctrl.sdram_rd_ack
sdram_rd_addr[0] => sdram_rd_addr[0].IN1
sdram_rd_addr[1] => sdram_rd_addr[1].IN1
sdram_rd_addr[2] => sdram_rd_addr[2].IN1
sdram_rd_addr[3] => sdram_rd_addr[3].IN1
sdram_rd_addr[4] => sdram_rd_addr[4].IN1
sdram_rd_addr[5] => sdram_rd_addr[5].IN1
sdram_rd_addr[6] => sdram_rd_addr[6].IN1
sdram_rd_addr[7] => sdram_rd_addr[7].IN1
sdram_rd_addr[8] => sdram_rd_addr[8].IN1
sdram_rd_addr[9] => sdram_rd_addr[9].IN1
sdram_rd_addr[10] => sdram_rd_addr[10].IN1
sdram_rd_addr[11] => sdram_rd_addr[11].IN1
sdram_rd_addr[12] => sdram_rd_addr[12].IN1
sdram_rd_addr[13] => sdram_rd_addr[13].IN1
sdram_rd_addr[14] => sdram_rd_addr[14].IN1
sdram_rd_addr[15] => sdram_rd_addr[15].IN1
sdram_rd_addr[16] => sdram_rd_addr[16].IN1
sdram_rd_addr[17] => sdram_rd_addr[17].IN1
sdram_rd_addr[18] => sdram_rd_addr[18].IN1
sdram_rd_addr[19] => sdram_rd_addr[19].IN1
sdram_rd_addr[20] => sdram_rd_addr[20].IN1
sdram_rd_addr[21] => sdram_rd_addr[21].IN1
sdram_rd_addr[22] => sdram_rd_addr[22].IN1
sdram_rd_addr[23] => sdram_rd_addr[23].IN1
sdram_rd_burst[0] => sdram_rd_burst[0].IN2
sdram_rd_burst[1] => sdram_rd_burst[1].IN2
sdram_rd_burst[2] => sdram_rd_burst[2].IN2
sdram_rd_burst[3] => sdram_rd_burst[3].IN2
sdram_rd_burst[4] => sdram_rd_burst[4].IN2
sdram_rd_burst[5] => sdram_rd_burst[5].IN2
sdram_rd_burst[6] => sdram_rd_burst[6].IN2
sdram_rd_burst[7] => sdram_rd_burst[7].IN2
sdram_rd_burst[8] => sdram_rd_burst[8].IN2
sdram_rd_burst[9] => sdram_rd_burst[9].IN2
sdram_dout[0] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[1] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[2] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[3] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[4] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[5] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[6] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[7] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[8] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[9] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[10] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[11] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[12] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[13] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[14] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[15] <= sdram_data:u_sdram_data.sdram_data_out
sdram_init_done <= sdram_ctrl:u_sdram_ctrl.sdram_init_done
sdram_cke <= sdram_cmd:u_sdram_cmd.sdram_cke
sdram_cs_n <= sdram_cmd:u_sdram_cmd.sdram_cs_n
sdram_ras_n <= sdram_cmd:u_sdram_cmd.sdram_ras_n
sdram_cas_n <= sdram_cmd:u_sdram_cmd.sdram_cas_n
sdram_we_n <= sdram_cmd:u_sdram_cmd.sdram_we_n
sdram_ba[0] <= sdram_cmd:u_sdram_cmd.sdram_ba
sdram_ba[1] <= sdram_cmd:u_sdram_cmd.sdram_ba
sdram_addr[0] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[1] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[2] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[3] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[4] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[5] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[6] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[7] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[8] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[9] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[10] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[11] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[12] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_data[0] <> sdram_data:u_sdram_data.sdram_data
sdram_data[1] <> sdram_data:u_sdram_data.sdram_data
sdram_data[2] <> sdram_data:u_sdram_data.sdram_data
sdram_data[3] <> sdram_data:u_sdram_data.sdram_data
sdram_data[4] <> sdram_data:u_sdram_data.sdram_data
sdram_data[5] <> sdram_data:u_sdram_data.sdram_data
sdram_data[6] <> sdram_data:u_sdram_data.sdram_data
sdram_data[7] <> sdram_data:u_sdram_data.sdram_data
sdram_data[8] <> sdram_data:u_sdram_data.sdram_data
sdram_data[9] <> sdram_data:u_sdram_data.sdram_data
sdram_data[10] <> sdram_data:u_sdram_data.sdram_data
sdram_data[11] <> sdram_data:u_sdram_data.sdram_data
sdram_data[12] <> sdram_data:u_sdram_data.sdram_data
sdram_data[13] <> sdram_data:u_sdram_data.sdram_data
sdram_data[14] <> sdram_data:u_sdram_data.sdram_data
sdram_data[15] <> sdram_data:u_sdram_data.sdram_data


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
clk => sdram_rd_wr~reg0.CLK
clk => work_state[0]~reg0.CLK
clk => work_state[1]~reg0.CLK
clk => work_state[2]~reg0.CLK
clk => work_state[3]~reg0.CLK
clk => init_state[0]~reg0.CLK
clk => init_state[1]~reg0.CLK
clk => init_state[2]~reg0.CLK
clk => init_state[3]~reg0.CLK
clk => init_state[4]~reg0.CLK
clk => init_ar_cnt[0].CLK
clk => init_ar_cnt[1].CLK
clk => init_ar_cnt[2].CLK
clk => init_ar_cnt[3].CLK
clk => cnt_clk[0]~reg0.CLK
clk => cnt_clk[1]~reg0.CLK
clk => cnt_clk[2]~reg0.CLK
clk => cnt_clk[3]~reg0.CLK
clk => cnt_clk[4]~reg0.CLK
clk => cnt_clk[5]~reg0.CLK
clk => cnt_clk[6]~reg0.CLK
clk => cnt_clk[7]~reg0.CLK
clk => cnt_clk[8]~reg0.CLK
clk => cnt_clk[9]~reg0.CLK
clk => sdram_ref_req.CLK
clk => cnt_refresh[0].CLK
clk => cnt_refresh[1].CLK
clk => cnt_refresh[2].CLK
clk => cnt_refresh[3].CLK
clk => cnt_refresh[4].CLK
clk => cnt_refresh[5].CLK
clk => cnt_refresh[6].CLK
clk => cnt_refresh[7].CLK
clk => cnt_refresh[8].CLK
clk => cnt_refresh[9].CLK
clk => cnt_refresh[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
rst_n => init_state[0]~reg0.ACLR
rst_n => init_state[1]~reg0.ACLR
rst_n => init_state[2]~reg0.ACLR
rst_n => init_state[3]~reg0.ACLR
rst_n => init_state[4]~reg0.ACLR
rst_n => work_state[0]~reg0.ACLR
rst_n => work_state[1]~reg0.ACLR
rst_n => work_state[2]~reg0.ACLR
rst_n => work_state[3]~reg0.ACLR
rst_n => cnt_clk[0]~reg0.ACLR
rst_n => cnt_clk[1]~reg0.ACLR
rst_n => cnt_clk[2]~reg0.ACLR
rst_n => cnt_clk[3]~reg0.ACLR
rst_n => cnt_clk[4]~reg0.ACLR
rst_n => cnt_clk[5]~reg0.ACLR
rst_n => cnt_clk[6]~reg0.ACLR
rst_n => cnt_clk[7]~reg0.ACLR
rst_n => cnt_clk[8]~reg0.ACLR
rst_n => cnt_clk[9]~reg0.ACLR
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => cnt_refresh[0].ACLR
rst_n => cnt_refresh[1].ACLR
rst_n => cnt_refresh[2].ACLR
rst_n => cnt_refresh[3].ACLR
rst_n => cnt_refresh[4].ACLR
rst_n => cnt_refresh[5].ACLR
rst_n => cnt_refresh[6].ACLR
rst_n => cnt_refresh[7].ACLR
rst_n => cnt_refresh[8].ACLR
rst_n => cnt_refresh[9].ACLR
rst_n => cnt_refresh[10].ACLR
rst_n => sdram_ref_req.ACLR
rst_n => init_ar_cnt[0].ACLR
rst_n => init_ar_cnt[1].ACLR
rst_n => init_ar_cnt[2].ACLR
rst_n => init_ar_cnt[3].ACLR
rst_n => sdram_rd_wr~reg0.ENA
sdram_wr_req => always6.IN1
sdram_rd_req => always6.IN1
sdram_wr_ack <= sdram_wr_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_burst[0] => LessThan0.IN10
sdram_wr_burst[0] => Add7.IN20
sdram_wr_burst[1] => Add0.IN18
sdram_wr_burst[1] => Add7.IN19
sdram_wr_burst[2] => Add0.IN17
sdram_wr_burst[2] => Add7.IN18
sdram_wr_burst[3] => Add0.IN16
sdram_wr_burst[3] => Add7.IN17
sdram_wr_burst[4] => Add0.IN15
sdram_wr_burst[4] => Add7.IN16
sdram_wr_burst[5] => Add0.IN14
sdram_wr_burst[5] => Add7.IN15
sdram_wr_burst[6] => Add0.IN13
sdram_wr_burst[6] => Add7.IN14
sdram_wr_burst[7] => Add0.IN12
sdram_wr_burst[7] => Add7.IN13
sdram_wr_burst[8] => Add0.IN11
sdram_wr_burst[8] => Add7.IN12
sdram_wr_burst[9] => Add0.IN10
sdram_wr_burst[9] => Add7.IN11
sdram_rd_burst[0] => Add1.IN20
sdram_rd_burst[0] => Equal15.IN53
sdram_rd_burst[1] => Add1.IN19
sdram_rd_burst[1] => Add6.IN18
sdram_rd_burst[2] => Add1.IN18
sdram_rd_burst[2] => Add6.IN17
sdram_rd_burst[3] => Add1.IN17
sdram_rd_burst[3] => Add6.IN16
sdram_rd_burst[4] => Add1.IN16
sdram_rd_burst[4] => Add6.IN15
sdram_rd_burst[5] => Add1.IN15
sdram_rd_burst[5] => Add6.IN14
sdram_rd_burst[6] => Add1.IN14
sdram_rd_burst[6] => Add6.IN13
sdram_rd_burst[7] => Add1.IN13
sdram_rd_burst[7] => Add6.IN12
sdram_rd_burst[8] => Add1.IN12
sdram_rd_burst[8] => Add6.IN11
sdram_rd_burst[9] => Add1.IN11
sdram_rd_burst[9] => Add6.IN10
sdram_init_done <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
init_state[0] <= init_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= init_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= init_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= init_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[4] <= init_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= work_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= work_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= work_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= work_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[9] <= cnt_clk[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_wr <= sdram_rd_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd
clk => sdram_addr[0]~reg0.CLK
clk => sdram_addr[1]~reg0.CLK
clk => sdram_addr[2]~reg0.CLK
clk => sdram_addr[3]~reg0.CLK
clk => sdram_addr[4]~reg0.CLK
clk => sdram_addr[5]~reg0.CLK
clk => sdram_addr[6]~reg0.CLK
clk => sdram_addr[7]~reg0.CLK
clk => sdram_addr[8]~reg0.CLK
clk => sdram_addr[9]~reg0.CLK
clk => sdram_addr[10]~reg0.CLK
clk => sdram_addr[11]~reg0.CLK
clk => sdram_addr[12]~reg0.CLK
clk => sdram_ba[0]~reg0.CLK
clk => sdram_ba[1]~reg0.CLK
clk => sdram_cmd_r[0].CLK
clk => sdram_cmd_r[1].CLK
clk => sdram_cmd_r[2].CLK
clk => sdram_cmd_r[3].CLK
clk => sdram_cmd_r[4].CLK
rst_n => sdram_addr[0]~reg0.PRESET
rst_n => sdram_addr[1]~reg0.PRESET
rst_n => sdram_addr[2]~reg0.PRESET
rst_n => sdram_addr[3]~reg0.PRESET
rst_n => sdram_addr[4]~reg0.PRESET
rst_n => sdram_addr[5]~reg0.PRESET
rst_n => sdram_addr[6]~reg0.PRESET
rst_n => sdram_addr[7]~reg0.PRESET
rst_n => sdram_addr[8]~reg0.PRESET
rst_n => sdram_addr[9]~reg0.PRESET
rst_n => sdram_addr[10]~reg0.PRESET
rst_n => sdram_addr[11]~reg0.PRESET
rst_n => sdram_addr[12]~reg0.PRESET
rst_n => sdram_ba[0]~reg0.PRESET
rst_n => sdram_ba[1]~reg0.PRESET
rst_n => sdram_cmd_r[0].PRESET
rst_n => sdram_cmd_r[1].PRESET
rst_n => sdram_cmd_r[2].PRESET
rst_n => sdram_cmd_r[3].PRESET
rst_n => sdram_cmd_r[4].ACLR
sys_wraddr[0] => sys_addr[0].DATAA
sys_wraddr[1] => sys_addr[1].DATAA
sys_wraddr[2] => sys_addr[2].DATAA
sys_wraddr[3] => sys_addr[3].DATAA
sys_wraddr[4] => sys_addr[4].DATAA
sys_wraddr[5] => sys_addr[5].DATAA
sys_wraddr[6] => sys_addr[6].DATAA
sys_wraddr[7] => sys_addr[7].DATAA
sys_wraddr[8] => sys_addr[8].DATAA
sys_wraddr[9] => sys_addr[9].DATAA
sys_wraddr[10] => sys_addr[10].DATAA
sys_wraddr[11] => sys_addr[11].DATAA
sys_wraddr[12] => sys_addr[12].DATAA
sys_wraddr[13] => sys_addr[13].DATAA
sys_wraddr[14] => sys_addr[14].DATAA
sys_wraddr[15] => sys_addr[15].DATAA
sys_wraddr[16] => sys_addr[16].DATAA
sys_wraddr[17] => sys_addr[17].DATAA
sys_wraddr[18] => sys_addr[18].DATAA
sys_wraddr[19] => sys_addr[19].DATAA
sys_wraddr[20] => sys_addr[20].DATAA
sys_wraddr[21] => sys_addr[21].DATAA
sys_wraddr[22] => sys_addr[22].DATAA
sys_wraddr[23] => sys_addr[23].DATAA
sys_rdaddr[0] => sys_addr[0].DATAB
sys_rdaddr[1] => sys_addr[1].DATAB
sys_rdaddr[2] => sys_addr[2].DATAB
sys_rdaddr[3] => sys_addr[3].DATAB
sys_rdaddr[4] => sys_addr[4].DATAB
sys_rdaddr[5] => sys_addr[5].DATAB
sys_rdaddr[6] => sys_addr[6].DATAB
sys_rdaddr[7] => sys_addr[7].DATAB
sys_rdaddr[8] => sys_addr[8].DATAB
sys_rdaddr[9] => sys_addr[9].DATAB
sys_rdaddr[10] => sys_addr[10].DATAB
sys_rdaddr[11] => sys_addr[11].DATAB
sys_rdaddr[12] => sys_addr[12].DATAB
sys_rdaddr[13] => sys_addr[13].DATAB
sys_rdaddr[14] => sys_addr[14].DATAB
sys_rdaddr[15] => sys_addr[15].DATAB
sys_rdaddr[16] => sys_addr[16].DATAB
sys_rdaddr[17] => sys_addr[17].DATAB
sys_rdaddr[18] => sys_addr[18].DATAB
sys_rdaddr[19] => sys_addr[19].DATAB
sys_rdaddr[20] => sys_addr[20].DATAB
sys_rdaddr[21] => sys_addr[21].DATAB
sys_rdaddr[22] => sys_addr[22].DATAB
sys_rdaddr[23] => sys_addr[23].DATAB
sdram_wr_burst[0] => Add1.IN20
sdram_wr_burst[1] => Add1.IN19
sdram_wr_burst[2] => Add1.IN18
sdram_wr_burst[3] => Add1.IN17
sdram_wr_burst[4] => Add1.IN16
sdram_wr_burst[5] => Add1.IN15
sdram_wr_burst[6] => Add1.IN14
sdram_wr_burst[7] => Add1.IN13
sdram_wr_burst[8] => Add1.IN12
sdram_wr_burst[9] => Add1.IN11
sdram_rd_burst[0] => Equal0.IN53
sdram_rd_burst[1] => Equal0.IN52
sdram_rd_burst[2] => Add0.IN16
sdram_rd_burst[3] => Add0.IN15
sdram_rd_burst[4] => Add0.IN14
sdram_rd_burst[5] => Add0.IN13
sdram_rd_burst[6] => Add0.IN12
sdram_rd_burst[7] => Add0.IN11
sdram_rd_burst[8] => Add0.IN10
sdram_rd_burst[9] => Add0.IN9
init_state[0] => Decoder1.IN4
init_state[1] => Decoder1.IN3
init_state[2] => Decoder1.IN2
init_state[3] => Decoder1.IN1
init_state[4] => Decoder1.IN0
work_state[0] => Decoder0.IN3
work_state[0] => Mux0.IN19
work_state[0] => Mux1.IN15
work_state[0] => Mux2.IN15
work_state[0] => Mux3.IN18
work_state[0] => Mux4.IN18
work_state[0] => Mux5.IN18
work_state[0] => Mux6.IN18
work_state[0] => Mux7.IN16
work_state[0] => Mux8.IN16
work_state[0] => Mux9.IN16
work_state[0] => Mux10.IN16
work_state[0] => Mux11.IN16
work_state[0] => Mux12.IN16
work_state[0] => Mux13.IN16
work_state[0] => Mux14.IN16
work_state[0] => Mux15.IN16
work_state[1] => Decoder0.IN2
work_state[1] => Mux0.IN18
work_state[1] => Mux1.IN14
work_state[1] => Mux2.IN14
work_state[1] => Mux3.IN17
work_state[1] => Mux4.IN17
work_state[1] => Mux5.IN17
work_state[1] => Mux6.IN17
work_state[1] => Mux7.IN15
work_state[1] => Mux8.IN15
work_state[1] => Mux9.IN15
work_state[1] => Mux10.IN15
work_state[1] => Mux11.IN15
work_state[1] => Mux12.IN15
work_state[1] => Mux13.IN15
work_state[1] => Mux14.IN15
work_state[1] => Mux15.IN15
work_state[2] => Decoder0.IN1
work_state[2] => Mux0.IN17
work_state[2] => Mux1.IN13
work_state[2] => Mux2.IN13
work_state[2] => Mux3.IN16
work_state[2] => Mux4.IN16
work_state[2] => Mux5.IN16
work_state[2] => Mux6.IN16
work_state[2] => Mux7.IN14
work_state[2] => Mux8.IN14
work_state[2] => Mux9.IN14
work_state[2] => Mux10.IN14
work_state[2] => Mux11.IN14
work_state[2] => Mux12.IN14
work_state[2] => Mux13.IN14
work_state[2] => Mux14.IN14
work_state[2] => Mux15.IN14
work_state[3] => Decoder0.IN0
work_state[3] => Mux0.IN16
work_state[3] => Mux1.IN12
work_state[3] => Mux2.IN12
work_state[3] => Mux3.IN15
work_state[3] => Mux4.IN15
work_state[3] => Mux5.IN15
work_state[3] => Mux6.IN15
work_state[3] => Mux7.IN13
work_state[3] => Mux8.IN13
work_state[3] => Mux9.IN13
work_state[3] => Mux10.IN13
work_state[3] => Mux11.IN13
work_state[3] => Mux12.IN13
work_state[3] => Mux13.IN13
work_state[3] => Mux14.IN13
work_state[3] => Mux15.IN13
cnt_clk[0] => Equal0.IN63
cnt_clk[0] => Equal1.IN63
cnt_clk[1] => Equal0.IN62
cnt_clk[1] => Equal1.IN62
cnt_clk[2] => Equal0.IN61
cnt_clk[2] => Equal1.IN61
cnt_clk[3] => Equal0.IN60
cnt_clk[3] => Equal1.IN60
cnt_clk[4] => Equal0.IN59
cnt_clk[4] => Equal1.IN59
cnt_clk[5] => Equal0.IN58
cnt_clk[5] => Equal1.IN58
cnt_clk[6] => Equal0.IN57
cnt_clk[6] => Equal1.IN57
cnt_clk[7] => Equal0.IN56
cnt_clk[7] => Equal1.IN56
cnt_clk[8] => Equal0.IN55
cnt_clk[8] => Equal1.IN55
cnt_clk[9] => Equal0.IN54
cnt_clk[9] => Equal1.IN54
sdram_rd_wr => sys_addr[23].OUTPUTSELECT
sdram_rd_wr => sys_addr[22].OUTPUTSELECT
sdram_rd_wr => sys_addr[21].OUTPUTSELECT
sdram_rd_wr => sys_addr[20].OUTPUTSELECT
sdram_rd_wr => sys_addr[19].OUTPUTSELECT
sdram_rd_wr => sys_addr[18].OUTPUTSELECT
sdram_rd_wr => sys_addr[17].OUTPUTSELECT
sdram_rd_wr => sys_addr[16].OUTPUTSELECT
sdram_rd_wr => sys_addr[15].OUTPUTSELECT
sdram_rd_wr => sys_addr[14].OUTPUTSELECT
sdram_rd_wr => sys_addr[13].OUTPUTSELECT
sdram_rd_wr => sys_addr[12].OUTPUTSELECT
sdram_rd_wr => sys_addr[11].OUTPUTSELECT
sdram_rd_wr => sys_addr[10].OUTPUTSELECT
sdram_rd_wr => sys_addr[9].OUTPUTSELECT
sdram_rd_wr => sys_addr[8].OUTPUTSELECT
sdram_rd_wr => sys_addr[7].OUTPUTSELECT
sdram_rd_wr => sys_addr[6].OUTPUTSELECT
sdram_rd_wr => sys_addr[5].OUTPUTSELECT
sdram_rd_wr => sys_addr[4].OUTPUTSELECT
sdram_rd_wr => sys_addr[3].OUTPUTSELECT
sdram_rd_wr => sys_addr[2].OUTPUTSELECT
sdram_rd_wr => sys_addr[1].OUTPUTSELECT
sdram_rd_wr => sys_addr[0].OUTPUTSELECT
sdram_cke <= sdram_cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data
clk => sdram_dout_r[0].CLK
clk => sdram_dout_r[1].CLK
clk => sdram_dout_r[2].CLK
clk => sdram_dout_r[3].CLK
clk => sdram_dout_r[4].CLK
clk => sdram_dout_r[5].CLK
clk => sdram_dout_r[6].CLK
clk => sdram_dout_r[7].CLK
clk => sdram_dout_r[8].CLK
clk => sdram_dout_r[9].CLK
clk => sdram_dout_r[10].CLK
clk => sdram_dout_r[11].CLK
clk => sdram_dout_r[12].CLK
clk => sdram_dout_r[13].CLK
clk => sdram_dout_r[14].CLK
clk => sdram_dout_r[15].CLK
clk => sdram_din_r[0].CLK
clk => sdram_din_r[1].CLK
clk => sdram_din_r[2].CLK
clk => sdram_din_r[3].CLK
clk => sdram_din_r[4].CLK
clk => sdram_din_r[5].CLK
clk => sdram_din_r[6].CLK
clk => sdram_din_r[7].CLK
clk => sdram_din_r[8].CLK
clk => sdram_din_r[9].CLK
clk => sdram_din_r[10].CLK
clk => sdram_din_r[11].CLK
clk => sdram_din_r[12].CLK
clk => sdram_din_r[13].CLK
clk => sdram_din_r[14].CLK
clk => sdram_din_r[15].CLK
clk => sdram_out_en.CLK
rst_n => sdram_dout_r[0].ACLR
rst_n => sdram_dout_r[1].ACLR
rst_n => sdram_dout_r[2].ACLR
rst_n => sdram_dout_r[3].ACLR
rst_n => sdram_dout_r[4].ACLR
rst_n => sdram_dout_r[5].ACLR
rst_n => sdram_dout_r[6].ACLR
rst_n => sdram_dout_r[7].ACLR
rst_n => sdram_dout_r[8].ACLR
rst_n => sdram_dout_r[9].ACLR
rst_n => sdram_dout_r[10].ACLR
rst_n => sdram_dout_r[11].ACLR
rst_n => sdram_dout_r[12].ACLR
rst_n => sdram_dout_r[13].ACLR
rst_n => sdram_dout_r[14].ACLR
rst_n => sdram_dout_r[15].ACLR
rst_n => sdram_out_en.ACLR
rst_n => sdram_din_r[0].ACLR
rst_n => sdram_din_r[1].ACLR
rst_n => sdram_din_r[2].ACLR
rst_n => sdram_din_r[3].ACLR
rst_n => sdram_din_r[4].ACLR
rst_n => sdram_din_r[5].ACLR
rst_n => sdram_din_r[6].ACLR
rst_n => sdram_din_r[7].ACLR
rst_n => sdram_din_r[8].ACLR
rst_n => sdram_din_r[9].ACLR
rst_n => sdram_din_r[10].ACLR
rst_n => sdram_din_r[11].ACLR
rst_n => sdram_din_r[12].ACLR
rst_n => sdram_din_r[13].ACLR
rst_n => sdram_din_r[14].ACLR
rst_n => sdram_din_r[15].ACLR
sdram_data_in[0] => sdram_din_r[0].DATAIN
sdram_data_in[1] => sdram_din_r[1].DATAIN
sdram_data_in[2] => sdram_din_r[2].DATAIN
sdram_data_in[3] => sdram_din_r[3].DATAIN
sdram_data_in[4] => sdram_din_r[4].DATAIN
sdram_data_in[5] => sdram_din_r[5].DATAIN
sdram_data_in[6] => sdram_din_r[6].DATAIN
sdram_data_in[7] => sdram_din_r[7].DATAIN
sdram_data_in[8] => sdram_din_r[8].DATAIN
sdram_data_in[9] => sdram_din_r[9].DATAIN
sdram_data_in[10] => sdram_din_r[10].DATAIN
sdram_data_in[11] => sdram_din_r[11].DATAIN
sdram_data_in[12] => sdram_din_r[12].DATAIN
sdram_data_in[13] => sdram_din_r[13].DATAIN
sdram_data_in[14] => sdram_din_r[14].DATAIN
sdram_data_in[15] => sdram_din_r[15].DATAIN
sdram_data_out[0] <= sdram_dout_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[1] <= sdram_dout_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[2] <= sdram_dout_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[3] <= sdram_dout_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[4] <= sdram_dout_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[5] <= sdram_dout_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[6] <= sdram_dout_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[7] <= sdram_dout_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[8] <= sdram_dout_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[9] <= sdram_dout_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[10] <= sdram_dout_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[11] <= sdram_dout_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[12] <= sdram_dout_r[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[13] <= sdram_dout_r[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[14] <= sdram_dout_r[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[15] <= sdram_dout_r[15].DB_MAX_OUTPUT_PORT_TYPE
work_state[0] => Equal0.IN3
work_state[0] => Equal1.IN2
work_state[0] => Equal2.IN1
work_state[1] => Equal0.IN1
work_state[1] => Equal1.IN1
work_state[1] => Equal2.IN3
work_state[2] => Equal0.IN0
work_state[2] => Equal1.IN0
work_state[2] => Equal2.IN0
work_state[3] => Equal0.IN2
work_state[3] => Equal1.IN3
work_state[3] => Equal2.IN2
cnt_clk[0] => ~NO_FANOUT~
cnt_clk[1] => ~NO_FANOUT~
cnt_clk[2] => ~NO_FANOUT~
cnt_clk[3] => ~NO_FANOUT~
cnt_clk[4] => ~NO_FANOUT~
cnt_clk[5] => ~NO_FANOUT~
cnt_clk[6] => ~NO_FANOUT~
cnt_clk[7] => ~NO_FANOUT~
cnt_clk[8] => ~NO_FANOUT~
cnt_clk[9] => ~NO_FANOUT~
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> sdram_data[15]


|sobel_edge_dector|VGA_Drive:VGA_Drive_inst
clk => vcnt[0]~reg0.CLK
clk => vcnt[1]~reg0.CLK
clk => vcnt[2]~reg0.CLK
clk => vcnt[3]~reg0.CLK
clk => vcnt[4]~reg0.CLK
clk => vcnt[5]~reg0.CLK
clk => vcnt[6]~reg0.CLK
clk => vcnt[7]~reg0.CLK
clk => vcnt[8]~reg0.CLK
clk => vcnt[9]~reg0.CLK
clk => vcnt[10]~reg0.CLK
clk => vcnt[11]~reg0.CLK
clk => lcd_vsen.CLK
clk => hcnt[0]~reg0.CLK
clk => hcnt[1]~reg0.CLK
clk => hcnt[2]~reg0.CLK
clk => hcnt[3]~reg0.CLK
clk => hcnt[4]~reg0.CLK
clk => hcnt[5]~reg0.CLK
clk => hcnt[6]~reg0.CLK
clk => hcnt[7]~reg0.CLK
clk => hcnt[8]~reg0.CLK
clk => hcnt[9]~reg0.CLK
clk => hcnt[10]~reg0.CLK
clk => hcnt[11]~reg0.CLK
clk => lcd_dclk.DATAIN
rst_n => lcd_vsen.ACLR
rst_n => hcnt[0]~reg0.ACLR
rst_n => hcnt[1]~reg0.ACLR
rst_n => hcnt[2]~reg0.ACLR
rst_n => hcnt[3]~reg0.ACLR
rst_n => hcnt[4]~reg0.ACLR
rst_n => hcnt[5]~reg0.ACLR
rst_n => hcnt[6]~reg0.ACLR
rst_n => hcnt[7]~reg0.ACLR
rst_n => hcnt[8]~reg0.ACLR
rst_n => hcnt[9]~reg0.ACLR
rst_n => hcnt[10]~reg0.ACLR
rst_n => hcnt[11]~reg0.ACLR
rst_n => vcnt[0]~reg0.ACLR
rst_n => vcnt[1]~reg0.ACLR
rst_n => vcnt[2]~reg0.ACLR
rst_n => vcnt[3]~reg0.ACLR
rst_n => vcnt[4]~reg0.ACLR
rst_n => vcnt[5]~reg0.ACLR
rst_n => vcnt[6]~reg0.ACLR
rst_n => vcnt[7]~reg0.ACLR
rst_n => vcnt[8]~reg0.ACLR
rst_n => vcnt[9]~reg0.ACLR
rst_n => vcnt[10]~reg0.ACLR
rst_n => vcnt[11]~reg0.ACLR
lcd_hs <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
lcd_vs <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
lcd_blank <= lcd_blank.DB_MAX_OUTPUT_PORT_TYPE
lcd_dclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[0] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[1] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[2] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[3] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[4] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[5] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[6] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[7] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[8] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[9] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[10] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[11] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[0] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[1] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[2] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[3] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[4] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[5] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[6] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[7] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[8] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[9] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[10] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[11] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
hcnt[0] <= hcnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[1] <= hcnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[2] <= hcnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[3] <= hcnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[4] <= hcnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[5] <= hcnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[6] <= hcnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[7] <= hcnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[8] <= hcnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[9] <= hcnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[10] <= hcnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[11] <= hcnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[0] <= vcnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[1] <= vcnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[2] <= vcnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[3] <= vcnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[4] <= vcnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[5] <= vcnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[6] <= vcnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[7] <= vcnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[8] <= vcnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[9] <= vcnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[10] <= vcnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[11] <= vcnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst
clk => clk.IN8
rst_n => ~NO_FANOUT~
lcd_x[0] => vip_addr[0].IN8
lcd_x[1] => LessThan4.IN23
lcd_x[1] => LessThan5.IN23
lcd_x[1] => Add0.IN16
lcd_x[1] => LessThan8.IN11
lcd_x[1] => LessThan9.IN11
lcd_x[1] => Equal3.IN10
lcd_x[1] => Equal4.IN10
lcd_x[2] => LessThan4.IN22
lcd_x[2] => LessThan5.IN22
lcd_x[2] => Add0.IN15
lcd_x[2] => LessThan8.IN10
lcd_x[2] => LessThan9.IN10
lcd_x[2] => Equal3.IN9
lcd_x[2] => Equal4.IN9
lcd_x[3] => LessThan4.IN21
lcd_x[3] => LessThan5.IN21
lcd_x[3] => Add0.IN14
lcd_x[3] => LessThan8.IN9
lcd_x[3] => LessThan9.IN9
lcd_x[3] => Equal3.IN8
lcd_x[3] => Equal4.IN8
lcd_x[4] => LessThan4.IN20
lcd_x[4] => LessThan5.IN20
lcd_x[4] => Add0.IN13
lcd_x[4] => LessThan8.IN8
lcd_x[4] => LessThan9.IN8
lcd_x[4] => Equal3.IN7
lcd_x[4] => Equal4.IN7
lcd_x[5] => LessThan4.IN19
lcd_x[5] => LessThan5.IN19
lcd_x[5] => Add0.IN12
lcd_x[5] => LessThan8.IN7
lcd_x[5] => LessThan9.IN7
lcd_x[5] => Equal3.IN6
lcd_x[5] => Equal4.IN6
lcd_x[6] => LessThan4.IN18
lcd_x[6] => LessThan5.IN18
lcd_x[6] => Add0.IN11
lcd_x[6] => LessThan8.IN6
lcd_x[6] => LessThan9.IN6
lcd_x[6] => Equal3.IN5
lcd_x[6] => Equal4.IN5
lcd_x[7] => LessThan4.IN17
lcd_x[7] => LessThan5.IN17
lcd_x[7] => Add0.IN10
lcd_x[7] => LessThan8.IN5
lcd_x[7] => LessThan9.IN5
lcd_x[7] => Equal3.IN4
lcd_x[7] => Equal4.IN4
lcd_x[8] => LessThan4.IN16
lcd_x[8] => LessThan5.IN16
lcd_x[8] => Add0.IN9
lcd_x[8] => LessThan8.IN4
lcd_x[8] => LessThan9.IN4
lcd_x[8] => Equal3.IN3
lcd_x[8] => Equal4.IN3
lcd_x[9] => LessThan4.IN15
lcd_x[9] => LessThan5.IN15
lcd_x[9] => LessThan8.IN3
lcd_x[9] => LessThan9.IN3
lcd_x[9] => Equal3.IN2
lcd_x[9] => Equal4.IN2
lcd_x[10] => LessThan4.IN14
lcd_x[10] => LessThan5.IN14
lcd_x[10] => LessThan8.IN2
lcd_x[10] => LessThan9.IN2
lcd_x[10] => Equal3.IN1
lcd_x[10] => Equal4.IN1
lcd_x[11] => LessThan4.IN13
lcd_x[11] => LessThan5.IN13
lcd_x[11] => LessThan8.IN1
lcd_x[11] => LessThan9.IN1
lcd_x[11] => Equal3.IN0
lcd_x[11] => Equal4.IN0
lcd_y[0] => LessThan6.IN24
lcd_y[0] => LessThan7.IN24
lcd_y[0] => Equal1.IN11
lcd_y[0] => Equal2.IN11
lcd_y[0] => LessThan10.IN12
lcd_y[0] => LessThan11.IN12
lcd_y[0] => Mux14.IN5
lcd_y[0] => Mux13.IN5
lcd_y[0] => Mux12.IN5
lcd_y[0] => Mux10.IN5
lcd_y[0] => Mux9.IN5
lcd_y[0] => Mux8.IN5
lcd_y[0] => Mux7.IN5
lcd_y[0] => Mux6.IN5
lcd_y[1] => LessThan6.IN23
lcd_y[1] => LessThan7.IN23
lcd_y[1] => Equal1.IN10
lcd_y[1] => Equal2.IN10
lcd_y[1] => LessThan10.IN11
lcd_y[1] => LessThan11.IN11
lcd_y[1] => Mux14.IN4
lcd_y[1] => Mux13.IN4
lcd_y[1] => Mux12.IN4
lcd_y[1] => Mux10.IN4
lcd_y[1] => Mux9.IN4
lcd_y[1] => Mux8.IN4
lcd_y[1] => Mux7.IN4
lcd_y[1] => Mux6.IN4
lcd_y[2] => LessThan6.IN22
lcd_y[2] => LessThan7.IN22
lcd_y[2] => Equal1.IN9
lcd_y[2] => Equal2.IN9
lcd_y[2] => LessThan10.IN10
lcd_y[2] => LessThan11.IN10
lcd_y[2] => Mux14.IN3
lcd_y[2] => Mux13.IN3
lcd_y[2] => Mux12.IN3
lcd_y[2] => Mux10.IN3
lcd_y[2] => Mux9.IN3
lcd_y[2] => Mux8.IN3
lcd_y[2] => Mux7.IN3
lcd_y[2] => Mux6.IN3
lcd_y[3] => LessThan6.IN21
lcd_y[3] => LessThan7.IN21
lcd_y[3] => Equal1.IN8
lcd_y[3] => Equal2.IN8
lcd_y[3] => LessThan10.IN9
lcd_y[3] => LessThan11.IN9
lcd_y[3] => Mux14.IN2
lcd_y[3] => Mux13.IN2
lcd_y[3] => Mux12.IN2
lcd_y[3] => Mux10.IN2
lcd_y[3] => Mux9.IN2
lcd_y[3] => Mux8.IN2
lcd_y[3] => Mux7.IN2
lcd_y[3] => Mux6.IN2
lcd_y[4] => LessThan6.IN20
lcd_y[4] => LessThan7.IN20
lcd_y[4] => Equal1.IN7
lcd_y[4] => Equal2.IN7
lcd_y[4] => LessThan10.IN8
lcd_y[4] => LessThan11.IN8
lcd_y[4] => Mux14.IN1
lcd_y[4] => Mux13.IN1
lcd_y[4] => Mux12.IN1
lcd_y[4] => Mux10.IN1
lcd_y[4] => Mux9.IN1
lcd_y[4] => Mux8.IN1
lcd_y[4] => Mux7.IN1
lcd_y[4] => Mux6.IN1
lcd_y[5] => LessThan6.IN19
lcd_y[5] => LessThan7.IN19
lcd_y[5] => Equal1.IN6
lcd_y[5] => Equal2.IN6
lcd_y[5] => LessThan10.IN7
lcd_y[5] => LessThan11.IN7
lcd_y[5] => Mux14.IN0
lcd_y[5] => Mux13.IN0
lcd_y[5] => Mux12.IN0
lcd_y[5] => Mux10.IN0
lcd_y[5] => Mux9.IN0
lcd_y[5] => Mux8.IN0
lcd_y[5] => Mux7.IN0
lcd_y[5] => Mux6.IN0
lcd_y[6] => LessThan6.IN18
lcd_y[6] => LessThan7.IN18
lcd_y[6] => Equal1.IN5
lcd_y[6] => Equal2.IN5
lcd_y[6] => LessThan10.IN6
lcd_y[6] => LessThan11.IN6
lcd_y[7] => LessThan6.IN17
lcd_y[7] => LessThan7.IN17
lcd_y[7] => Equal1.IN4
lcd_y[7] => Equal2.IN4
lcd_y[7] => LessThan10.IN5
lcd_y[7] => LessThan11.IN5
lcd_y[8] => LessThan6.IN16
lcd_y[8] => LessThan7.IN16
lcd_y[8] => Equal1.IN3
lcd_y[8] => Equal2.IN3
lcd_y[8] => LessThan10.IN4
lcd_y[8] => LessThan11.IN4
lcd_y[9] => LessThan6.IN15
lcd_y[9] => LessThan7.IN15
lcd_y[9] => Equal1.IN2
lcd_y[9] => Equal2.IN2
lcd_y[9] => LessThan10.IN3
lcd_y[9] => LessThan11.IN3
lcd_y[10] => LessThan6.IN14
lcd_y[10] => LessThan7.IN14
lcd_y[10] => Equal1.IN1
lcd_y[10] => Equal2.IN1
lcd_y[10] => LessThan10.IN2
lcd_y[10] => LessThan11.IN2
lcd_y[11] => LessThan6.IN13
lcd_y[11] => LessThan7.IN13
lcd_y[11] => Equal1.IN0
lcd_y[11] => Equal2.IN0
lcd_y[11] => LessThan10.IN1
lcd_y[11] => LessThan11.IN1
hcnt[0] => LessThan0.IN24
hcnt[0] => LessThan1.IN24
hcnt[1] => LessThan0.IN23
hcnt[1] => LessThan1.IN23
hcnt[2] => LessThan0.IN22
hcnt[2] => LessThan1.IN22
hcnt[3] => LessThan0.IN21
hcnt[3] => LessThan1.IN21
hcnt[4] => LessThan0.IN20
hcnt[4] => LessThan1.IN20
hcnt[5] => LessThan0.IN19
hcnt[5] => LessThan1.IN19
hcnt[6] => LessThan0.IN18
hcnt[6] => LessThan1.IN18
hcnt[7] => LessThan0.IN17
hcnt[7] => LessThan1.IN17
hcnt[8] => LessThan0.IN16
hcnt[8] => LessThan1.IN16
hcnt[9] => LessThan0.IN15
hcnt[9] => LessThan1.IN15
hcnt[10] => LessThan0.IN14
hcnt[10] => LessThan1.IN14
hcnt[11] => LessThan0.IN13
hcnt[11] => LessThan1.IN13
vcnt[0] => LessThan2.IN24
vcnt[0] => LessThan3.IN24
vcnt[1] => LessThan2.IN23
vcnt[1] => LessThan3.IN23
vcnt[2] => LessThan2.IN22
vcnt[2] => LessThan3.IN22
vcnt[3] => LessThan2.IN21
vcnt[3] => LessThan3.IN21
vcnt[4] => LessThan2.IN20
vcnt[4] => LessThan3.IN20
vcnt[5] => LessThan2.IN19
vcnt[5] => LessThan3.IN19
vcnt[6] => LessThan2.IN18
vcnt[6] => LessThan3.IN18
vcnt[7] => LessThan2.IN17
vcnt[7] => LessThan3.IN17
vcnt[8] => LessThan2.IN16
vcnt[8] => LessThan3.IN16
vcnt[9] => LessThan2.IN15
vcnt[9] => LessThan3.IN15
vcnt[10] => LessThan2.IN14
vcnt[10] => LessThan3.IN14
vcnt[11] => LessThan2.IN13
vcnt[11] => LessThan3.IN13
dina[0] => lcd_data.DATAB
dina[1] => lcd_data.DATAB
dina[2] => lcd_data.DATAB
dina[3] => lcd_data.DATAB
dina[4] => lcd_data.DATAB
dina[5] => lcd_data.DATAB
dina[6] => lcd_data.DATAB
dina[7] => lcd_data.DATAB
dina[8] => lcd_data.DATAB
dina[9] => lcd_data.DATAB
dina[10] => lcd_data.DATAB
dina[11] => lcd_data.DATAB
dina[11] => lcd_data.DATAB
dina[12] => lcd_data.DATAB
dina[12] => lcd_data.DATAB
dina[13] => lcd_data.DATAB
dina[13] => lcd_data.DATAB
dina[14] => lcd_data.DATAB
dina[14] => lcd_data.DATAB
dina[15] => lcd_data.DATAB
dina[15] => lcd_data.DATAB
out_a[0] => Mux11.IN19
out_a[0] => Mux5.IN19
out_a[0] => Mux4.IN19
out_a[0] => Mux3.IN19
out_a[0] => Mux2.IN19
out_a[0] => Mux1.IN19
out_a[0] => Mux0.IN19
out_a[0] => Mux15.IN19
out_a[0] => Mux16.IN19
out_a[0] => Mux17.IN19
out_a[0] => Mux18.IN19
out_a[0] => Mux19.IN19
out_a[0] => Mux20.IN19
out_a[0] => Mux21.IN19
out_a[0] => Mux22.IN19
out_a[0] => Mux23.IN19
out_a[0] => Mux24.IN19
out_a[0] => Equal0.IN2
out_a[1] => Mux11.IN18
out_a[1] => Mux5.IN18
out_a[1] => Mux4.IN18
out_a[1] => Mux3.IN18
out_a[1] => Mux2.IN18
out_a[1] => Mux1.IN18
out_a[1] => Mux0.IN18
out_a[1] => Mux15.IN18
out_a[1] => Mux16.IN18
out_a[1] => Mux17.IN18
out_a[1] => Mux18.IN18
out_a[1] => Mux19.IN18
out_a[1] => Mux20.IN18
out_a[1] => Mux21.IN18
out_a[1] => Mux22.IN18
out_a[1] => Mux23.IN18
out_a[1] => Mux24.IN18
out_a[1] => Equal0.IN1
out_a[2] => Mux11.IN17
out_a[2] => Mux5.IN17
out_a[2] => Mux4.IN17
out_a[2] => Mux3.IN17
out_a[2] => Mux2.IN17
out_a[2] => Mux1.IN17
out_a[2] => Mux0.IN17
out_a[2] => Mux15.IN17
out_a[2] => Mux16.IN17
out_a[2] => Mux17.IN17
out_a[2] => Mux18.IN17
out_a[2] => Mux19.IN17
out_a[2] => Mux20.IN17
out_a[2] => Mux21.IN17
out_a[2] => Mux22.IN17
out_a[2] => Mux23.IN17
out_a[2] => Mux24.IN17
out_a[2] => Equal0.IN0
out_a[3] => Mux11.IN16
out_a[3] => Mux5.IN16
out_a[3] => Mux4.IN16
out_a[3] => Mux3.IN16
out_a[3] => Mux2.IN16
out_a[3] => Mux1.IN16
out_a[3] => Mux0.IN16
out_a[3] => Mux15.IN16
out_a[3] => Mux16.IN16
out_a[3] => Mux17.IN16
out_a[3] => Mux18.IN16
out_a[3] => Mux19.IN16
out_a[3] => Mux20.IN16
out_a[3] => Mux21.IN16
out_a[3] => Mux22.IN16
out_a[3] => Mux23.IN16
out_a[3] => Mux24.IN16
out_a[3] => Equal0.IN3
rfifo_rd_ready => ~NO_FANOUT~
x_min[0] => LessThan8.IN23
x_min[0] => Equal3.IN22
x_min[1] => LessThan8.IN22
x_min[1] => Equal3.IN21
x_min[2] => LessThan8.IN21
x_min[2] => Equal3.IN20
x_min[3] => LessThan8.IN20
x_min[3] => Equal3.IN19
x_min[4] => LessThan8.IN19
x_min[4] => Equal3.IN18
x_min[5] => LessThan8.IN18
x_min[5] => Equal3.IN17
x_min[6] => LessThan8.IN17
x_min[6] => Equal3.IN16
x_min[7] => LessThan8.IN16
x_min[7] => Equal3.IN15
x_min[8] => LessThan8.IN15
x_min[8] => Equal3.IN14
x_min[9] => LessThan8.IN14
x_min[9] => Equal3.IN13
x_min[10] => LessThan8.IN13
x_min[10] => Equal3.IN12
x_min[11] => LessThan8.IN12
x_min[11] => Equal3.IN11
x_max[0] => LessThan9.IN23
x_max[0] => Equal4.IN22
x_max[1] => LessThan9.IN22
x_max[1] => Equal4.IN21
x_max[2] => LessThan9.IN21
x_max[2] => Equal4.IN20
x_max[3] => LessThan9.IN20
x_max[3] => Equal4.IN19
x_max[4] => LessThan9.IN19
x_max[4] => Equal4.IN18
x_max[5] => LessThan9.IN18
x_max[5] => Equal4.IN17
x_max[6] => LessThan9.IN17
x_max[6] => Equal4.IN16
x_max[7] => LessThan9.IN16
x_max[7] => Equal4.IN15
x_max[8] => LessThan9.IN15
x_max[8] => Equal4.IN14
x_max[9] => LessThan9.IN14
x_max[9] => Equal4.IN13
x_max[10] => LessThan9.IN13
x_max[10] => Equal4.IN12
x_max[11] => LessThan9.IN12
x_max[11] => Equal4.IN11
y_min[0] => Equal1.IN23
y_min[0] => LessThan10.IN24
y_min[1] => Equal1.IN22
y_min[1] => LessThan10.IN23
y_min[2] => Equal1.IN21
y_min[2] => LessThan10.IN22
y_min[3] => Equal1.IN20
y_min[3] => LessThan10.IN21
y_min[4] => Equal1.IN19
y_min[4] => LessThan10.IN20
y_min[5] => Equal1.IN18
y_min[5] => LessThan10.IN19
y_min[6] => Equal1.IN17
y_min[6] => LessThan10.IN18
y_min[7] => Equal1.IN16
y_min[7] => LessThan10.IN17
y_min[8] => Equal1.IN15
y_min[8] => LessThan10.IN16
y_min[9] => Equal1.IN14
y_min[9] => LessThan10.IN15
y_min[10] => Equal1.IN13
y_min[10] => LessThan10.IN14
y_min[11] => Equal1.IN12
y_min[11] => LessThan10.IN13
y_max[0] => Equal2.IN23
y_max[0] => LessThan11.IN24
y_max[1] => Equal2.IN22
y_max[1] => LessThan11.IN23
y_max[2] => Equal2.IN21
y_max[2] => LessThan11.IN22
y_max[3] => Equal2.IN20
y_max[3] => LessThan11.IN21
y_max[4] => Equal2.IN19
y_max[4] => LessThan11.IN20
y_max[5] => Equal2.IN18
y_max[5] => LessThan11.IN19
y_max[6] => Equal2.IN17
y_max[6] => LessThan11.IN18
y_max[7] => Equal2.IN16
y_max[7] => LessThan11.IN17
y_max[8] => Equal2.IN15
y_max[8] => LessThan11.IN16
y_max[9] => Equal2.IN14
y_max[9] => LessThan11.IN15
y_max[10] => Equal2.IN13
y_max[10] => LessThan11.IN14
y_max[11] => Equal2.IN12
y_max[11] => LessThan11.IN13
disp_en <= disp_en.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <= lcd_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= lcd_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= lcd_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= lcd_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= lcd_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[8] <= lcd_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[9] <= lcd_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[10] <= lcd_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[11] <= lcd_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[12] <= lcd_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[13] <= lcd_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[14] <= lcd_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[15] <= lcd_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component
wren_a => altsyncram_lmh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lmh1:auto_generated.data_a[0]
data_a[1] => altsyncram_lmh1:auto_generated.data_a[1]
data_a[2] => altsyncram_lmh1:auto_generated.data_a[2]
data_a[3] => altsyncram_lmh1:auto_generated.data_a[3]
data_a[4] => altsyncram_lmh1:auto_generated.data_a[4]
data_a[5] => altsyncram_lmh1:auto_generated.data_a[5]
data_a[6] => altsyncram_lmh1:auto_generated.data_a[6]
data_a[7] => altsyncram_lmh1:auto_generated.data_a[7]
data_a[8] => altsyncram_lmh1:auto_generated.data_a[8]
data_a[9] => altsyncram_lmh1:auto_generated.data_a[9]
data_a[10] => altsyncram_lmh1:auto_generated.data_a[10]
data_a[11] => altsyncram_lmh1:auto_generated.data_a[11]
data_a[12] => altsyncram_lmh1:auto_generated.data_a[12]
data_a[13] => altsyncram_lmh1:auto_generated.data_a[13]
data_a[14] => altsyncram_lmh1:auto_generated.data_a[14]
data_a[15] => altsyncram_lmh1:auto_generated.data_a[15]
data_a[16] => altsyncram_lmh1:auto_generated.data_a[16]
data_a[17] => altsyncram_lmh1:auto_generated.data_a[17]
data_a[18] => altsyncram_lmh1:auto_generated.data_a[18]
data_a[19] => altsyncram_lmh1:auto_generated.data_a[19]
data_a[20] => altsyncram_lmh1:auto_generated.data_a[20]
data_a[21] => altsyncram_lmh1:auto_generated.data_a[21]
data_a[22] => altsyncram_lmh1:auto_generated.data_a[22]
data_a[23] => altsyncram_lmh1:auto_generated.data_a[23]
data_a[24] => altsyncram_lmh1:auto_generated.data_a[24]
data_a[25] => altsyncram_lmh1:auto_generated.data_a[25]
data_a[26] => altsyncram_lmh1:auto_generated.data_a[26]
data_a[27] => altsyncram_lmh1:auto_generated.data_a[27]
data_a[28] => altsyncram_lmh1:auto_generated.data_a[28]
data_a[29] => altsyncram_lmh1:auto_generated.data_a[29]
data_a[30] => altsyncram_lmh1:auto_generated.data_a[30]
data_a[31] => altsyncram_lmh1:auto_generated.data_a[31]
data_a[32] => altsyncram_lmh1:auto_generated.data_a[32]
data_a[33] => altsyncram_lmh1:auto_generated.data_a[33]
data_a[34] => altsyncram_lmh1:auto_generated.data_a[34]
data_a[35] => altsyncram_lmh1:auto_generated.data_a[35]
data_a[36] => altsyncram_lmh1:auto_generated.data_a[36]
data_a[37] => altsyncram_lmh1:auto_generated.data_a[37]
data_a[38] => altsyncram_lmh1:auto_generated.data_a[38]
data_a[39] => altsyncram_lmh1:auto_generated.data_a[39]
data_a[40] => altsyncram_lmh1:auto_generated.data_a[40]
data_a[41] => altsyncram_lmh1:auto_generated.data_a[41]
data_a[42] => altsyncram_lmh1:auto_generated.data_a[42]
data_a[43] => altsyncram_lmh1:auto_generated.data_a[43]
data_a[44] => altsyncram_lmh1:auto_generated.data_a[44]
data_a[45] => altsyncram_lmh1:auto_generated.data_a[45]
data_a[46] => altsyncram_lmh1:auto_generated.data_a[46]
data_a[47] => altsyncram_lmh1:auto_generated.data_a[47]
data_a[48] => altsyncram_lmh1:auto_generated.data_a[48]
data_a[49] => altsyncram_lmh1:auto_generated.data_a[49]
data_a[50] => altsyncram_lmh1:auto_generated.data_a[50]
data_a[51] => altsyncram_lmh1:auto_generated.data_a[51]
data_a[52] => altsyncram_lmh1:auto_generated.data_a[52]
data_a[53] => altsyncram_lmh1:auto_generated.data_a[53]
data_a[54] => altsyncram_lmh1:auto_generated.data_a[54]
data_a[55] => altsyncram_lmh1:auto_generated.data_a[55]
data_a[56] => altsyncram_lmh1:auto_generated.data_a[56]
data_a[57] => altsyncram_lmh1:auto_generated.data_a[57]
data_a[58] => altsyncram_lmh1:auto_generated.data_a[58]
data_a[59] => altsyncram_lmh1:auto_generated.data_a[59]
data_a[60] => altsyncram_lmh1:auto_generated.data_a[60]
data_a[61] => altsyncram_lmh1:auto_generated.data_a[61]
data_a[62] => altsyncram_lmh1:auto_generated.data_a[62]
data_a[63] => altsyncram_lmh1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lmh1:auto_generated.address_a[0]
address_a[1] => altsyncram_lmh1:auto_generated.address_a[1]
address_a[2] => altsyncram_lmh1:auto_generated.address_a[2]
address_a[3] => altsyncram_lmh1:auto_generated.address_a[3]
address_a[4] => altsyncram_lmh1:auto_generated.address_a[4]
address_a[5] => altsyncram_lmh1:auto_generated.address_a[5]
address_a[6] => altsyncram_lmh1:auto_generated.address_a[6]
address_a[7] => altsyncram_lmh1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lmh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lmh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lmh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lmh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lmh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lmh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lmh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lmh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lmh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_lmh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_lmh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_lmh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_lmh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_lmh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_lmh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_lmh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_lmh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_lmh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_lmh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_lmh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_lmh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_lmh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_lmh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_lmh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_lmh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_lmh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_lmh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_lmh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_lmh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_lmh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_lmh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_lmh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_lmh1:auto_generated.q_a[31]
q_a[32] <= altsyncram_lmh1:auto_generated.q_a[32]
q_a[33] <= altsyncram_lmh1:auto_generated.q_a[33]
q_a[34] <= altsyncram_lmh1:auto_generated.q_a[34]
q_a[35] <= altsyncram_lmh1:auto_generated.q_a[35]
q_a[36] <= altsyncram_lmh1:auto_generated.q_a[36]
q_a[37] <= altsyncram_lmh1:auto_generated.q_a[37]
q_a[38] <= altsyncram_lmh1:auto_generated.q_a[38]
q_a[39] <= altsyncram_lmh1:auto_generated.q_a[39]
q_a[40] <= altsyncram_lmh1:auto_generated.q_a[40]
q_a[41] <= altsyncram_lmh1:auto_generated.q_a[41]
q_a[42] <= altsyncram_lmh1:auto_generated.q_a[42]
q_a[43] <= altsyncram_lmh1:auto_generated.q_a[43]
q_a[44] <= altsyncram_lmh1:auto_generated.q_a[44]
q_a[45] <= altsyncram_lmh1:auto_generated.q_a[45]
q_a[46] <= altsyncram_lmh1:auto_generated.q_a[46]
q_a[47] <= altsyncram_lmh1:auto_generated.q_a[47]
q_a[48] <= altsyncram_lmh1:auto_generated.q_a[48]
q_a[49] <= altsyncram_lmh1:auto_generated.q_a[49]
q_a[50] <= altsyncram_lmh1:auto_generated.q_a[50]
q_a[51] <= altsyncram_lmh1:auto_generated.q_a[51]
q_a[52] <= altsyncram_lmh1:auto_generated.q_a[52]
q_a[53] <= altsyncram_lmh1:auto_generated.q_a[53]
q_a[54] <= altsyncram_lmh1:auto_generated.q_a[54]
q_a[55] <= altsyncram_lmh1:auto_generated.q_a[55]
q_a[56] <= altsyncram_lmh1:auto_generated.q_a[56]
q_a[57] <= altsyncram_lmh1:auto_generated.q_a[57]
q_a[58] <= altsyncram_lmh1:auto_generated.q_a[58]
q_a[59] <= altsyncram_lmh1:auto_generated.q_a[59]
q_a[60] <= altsyncram_lmh1:auto_generated.q_a[60]
q_a[61] <= altsyncram_lmh1:auto_generated.q_a[61]
q_a[62] <= altsyncram_lmh1:auto_generated.q_a[62]
q_a[63] <= altsyncram_lmh1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component
wren_a => altsyncram_0gh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0gh1:auto_generated.data_a[0]
data_a[1] => altsyncram_0gh1:auto_generated.data_a[1]
data_a[2] => altsyncram_0gh1:auto_generated.data_a[2]
data_a[3] => altsyncram_0gh1:auto_generated.data_a[3]
data_a[4] => altsyncram_0gh1:auto_generated.data_a[4]
data_a[5] => altsyncram_0gh1:auto_generated.data_a[5]
data_a[6] => altsyncram_0gh1:auto_generated.data_a[6]
data_a[7] => altsyncram_0gh1:auto_generated.data_a[7]
data_a[8] => altsyncram_0gh1:auto_generated.data_a[8]
data_a[9] => altsyncram_0gh1:auto_generated.data_a[9]
data_a[10] => altsyncram_0gh1:auto_generated.data_a[10]
data_a[11] => altsyncram_0gh1:auto_generated.data_a[11]
data_a[12] => altsyncram_0gh1:auto_generated.data_a[12]
data_a[13] => altsyncram_0gh1:auto_generated.data_a[13]
data_a[14] => altsyncram_0gh1:auto_generated.data_a[14]
data_a[15] => altsyncram_0gh1:auto_generated.data_a[15]
data_a[16] => altsyncram_0gh1:auto_generated.data_a[16]
data_a[17] => altsyncram_0gh1:auto_generated.data_a[17]
data_a[18] => altsyncram_0gh1:auto_generated.data_a[18]
data_a[19] => altsyncram_0gh1:auto_generated.data_a[19]
data_a[20] => altsyncram_0gh1:auto_generated.data_a[20]
data_a[21] => altsyncram_0gh1:auto_generated.data_a[21]
data_a[22] => altsyncram_0gh1:auto_generated.data_a[22]
data_a[23] => altsyncram_0gh1:auto_generated.data_a[23]
data_a[24] => altsyncram_0gh1:auto_generated.data_a[24]
data_a[25] => altsyncram_0gh1:auto_generated.data_a[25]
data_a[26] => altsyncram_0gh1:auto_generated.data_a[26]
data_a[27] => altsyncram_0gh1:auto_generated.data_a[27]
data_a[28] => altsyncram_0gh1:auto_generated.data_a[28]
data_a[29] => altsyncram_0gh1:auto_generated.data_a[29]
data_a[30] => altsyncram_0gh1:auto_generated.data_a[30]
data_a[31] => altsyncram_0gh1:auto_generated.data_a[31]
data_a[32] => altsyncram_0gh1:auto_generated.data_a[32]
data_a[33] => altsyncram_0gh1:auto_generated.data_a[33]
data_a[34] => altsyncram_0gh1:auto_generated.data_a[34]
data_a[35] => altsyncram_0gh1:auto_generated.data_a[35]
data_a[36] => altsyncram_0gh1:auto_generated.data_a[36]
data_a[37] => altsyncram_0gh1:auto_generated.data_a[37]
data_a[38] => altsyncram_0gh1:auto_generated.data_a[38]
data_a[39] => altsyncram_0gh1:auto_generated.data_a[39]
data_a[40] => altsyncram_0gh1:auto_generated.data_a[40]
data_a[41] => altsyncram_0gh1:auto_generated.data_a[41]
data_a[42] => altsyncram_0gh1:auto_generated.data_a[42]
data_a[43] => altsyncram_0gh1:auto_generated.data_a[43]
data_a[44] => altsyncram_0gh1:auto_generated.data_a[44]
data_a[45] => altsyncram_0gh1:auto_generated.data_a[45]
data_a[46] => altsyncram_0gh1:auto_generated.data_a[46]
data_a[47] => altsyncram_0gh1:auto_generated.data_a[47]
data_a[48] => altsyncram_0gh1:auto_generated.data_a[48]
data_a[49] => altsyncram_0gh1:auto_generated.data_a[49]
data_a[50] => altsyncram_0gh1:auto_generated.data_a[50]
data_a[51] => altsyncram_0gh1:auto_generated.data_a[51]
data_a[52] => altsyncram_0gh1:auto_generated.data_a[52]
data_a[53] => altsyncram_0gh1:auto_generated.data_a[53]
data_a[54] => altsyncram_0gh1:auto_generated.data_a[54]
data_a[55] => altsyncram_0gh1:auto_generated.data_a[55]
data_a[56] => altsyncram_0gh1:auto_generated.data_a[56]
data_a[57] => altsyncram_0gh1:auto_generated.data_a[57]
data_a[58] => altsyncram_0gh1:auto_generated.data_a[58]
data_a[59] => altsyncram_0gh1:auto_generated.data_a[59]
data_a[60] => altsyncram_0gh1:auto_generated.data_a[60]
data_a[61] => altsyncram_0gh1:auto_generated.data_a[61]
data_a[62] => altsyncram_0gh1:auto_generated.data_a[62]
data_a[63] => altsyncram_0gh1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0gh1:auto_generated.address_a[0]
address_a[1] => altsyncram_0gh1:auto_generated.address_a[1]
address_a[2] => altsyncram_0gh1:auto_generated.address_a[2]
address_a[3] => altsyncram_0gh1:auto_generated.address_a[3]
address_a[4] => altsyncram_0gh1:auto_generated.address_a[4]
address_a[5] => altsyncram_0gh1:auto_generated.address_a[5]
address_a[6] => altsyncram_0gh1:auto_generated.address_a[6]
address_a[7] => altsyncram_0gh1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0gh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0gh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0gh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0gh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_0gh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_0gh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_0gh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_0gh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_0gh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_0gh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_0gh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_0gh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_0gh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_0gh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_0gh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_0gh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_0gh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_0gh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_0gh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_0gh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_0gh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_0gh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_0gh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_0gh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_0gh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_0gh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_0gh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_0gh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_0gh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_0gh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_0gh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_0gh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_0gh1:auto_generated.q_a[31]
q_a[32] <= altsyncram_0gh1:auto_generated.q_a[32]
q_a[33] <= altsyncram_0gh1:auto_generated.q_a[33]
q_a[34] <= altsyncram_0gh1:auto_generated.q_a[34]
q_a[35] <= altsyncram_0gh1:auto_generated.q_a[35]
q_a[36] <= altsyncram_0gh1:auto_generated.q_a[36]
q_a[37] <= altsyncram_0gh1:auto_generated.q_a[37]
q_a[38] <= altsyncram_0gh1:auto_generated.q_a[38]
q_a[39] <= altsyncram_0gh1:auto_generated.q_a[39]
q_a[40] <= altsyncram_0gh1:auto_generated.q_a[40]
q_a[41] <= altsyncram_0gh1:auto_generated.q_a[41]
q_a[42] <= altsyncram_0gh1:auto_generated.q_a[42]
q_a[43] <= altsyncram_0gh1:auto_generated.q_a[43]
q_a[44] <= altsyncram_0gh1:auto_generated.q_a[44]
q_a[45] <= altsyncram_0gh1:auto_generated.q_a[45]
q_a[46] <= altsyncram_0gh1:auto_generated.q_a[46]
q_a[47] <= altsyncram_0gh1:auto_generated.q_a[47]
q_a[48] <= altsyncram_0gh1:auto_generated.q_a[48]
q_a[49] <= altsyncram_0gh1:auto_generated.q_a[49]
q_a[50] <= altsyncram_0gh1:auto_generated.q_a[50]
q_a[51] <= altsyncram_0gh1:auto_generated.q_a[51]
q_a[52] <= altsyncram_0gh1:auto_generated.q_a[52]
q_a[53] <= altsyncram_0gh1:auto_generated.q_a[53]
q_a[54] <= altsyncram_0gh1:auto_generated.q_a[54]
q_a[55] <= altsyncram_0gh1:auto_generated.q_a[55]
q_a[56] <= altsyncram_0gh1:auto_generated.q_a[56]
q_a[57] <= altsyncram_0gh1:auto_generated.q_a[57]
q_a[58] <= altsyncram_0gh1:auto_generated.q_a[58]
q_a[59] <= altsyncram_0gh1:auto_generated.q_a[59]
q_a[60] <= altsyncram_0gh1:auto_generated.q_a[60]
q_a[61] <= altsyncram_0gh1:auto_generated.q_a[61]
q_a[62] <= altsyncram_0gh1:auto_generated.q_a[62]
q_a[63] <= altsyncram_0gh1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component
wren_a => altsyncram_drh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_drh1:auto_generated.data_a[0]
data_a[1] => altsyncram_drh1:auto_generated.data_a[1]
data_a[2] => altsyncram_drh1:auto_generated.data_a[2]
data_a[3] => altsyncram_drh1:auto_generated.data_a[3]
data_a[4] => altsyncram_drh1:auto_generated.data_a[4]
data_a[5] => altsyncram_drh1:auto_generated.data_a[5]
data_a[6] => altsyncram_drh1:auto_generated.data_a[6]
data_a[7] => altsyncram_drh1:auto_generated.data_a[7]
data_a[8] => altsyncram_drh1:auto_generated.data_a[8]
data_a[9] => altsyncram_drh1:auto_generated.data_a[9]
data_a[10] => altsyncram_drh1:auto_generated.data_a[10]
data_a[11] => altsyncram_drh1:auto_generated.data_a[11]
data_a[12] => altsyncram_drh1:auto_generated.data_a[12]
data_a[13] => altsyncram_drh1:auto_generated.data_a[13]
data_a[14] => altsyncram_drh1:auto_generated.data_a[14]
data_a[15] => altsyncram_drh1:auto_generated.data_a[15]
data_a[16] => altsyncram_drh1:auto_generated.data_a[16]
data_a[17] => altsyncram_drh1:auto_generated.data_a[17]
data_a[18] => altsyncram_drh1:auto_generated.data_a[18]
data_a[19] => altsyncram_drh1:auto_generated.data_a[19]
data_a[20] => altsyncram_drh1:auto_generated.data_a[20]
data_a[21] => altsyncram_drh1:auto_generated.data_a[21]
data_a[22] => altsyncram_drh1:auto_generated.data_a[22]
data_a[23] => altsyncram_drh1:auto_generated.data_a[23]
data_a[24] => altsyncram_drh1:auto_generated.data_a[24]
data_a[25] => altsyncram_drh1:auto_generated.data_a[25]
data_a[26] => altsyncram_drh1:auto_generated.data_a[26]
data_a[27] => altsyncram_drh1:auto_generated.data_a[27]
data_a[28] => altsyncram_drh1:auto_generated.data_a[28]
data_a[29] => altsyncram_drh1:auto_generated.data_a[29]
data_a[30] => altsyncram_drh1:auto_generated.data_a[30]
data_a[31] => altsyncram_drh1:auto_generated.data_a[31]
data_a[32] => altsyncram_drh1:auto_generated.data_a[32]
data_a[33] => altsyncram_drh1:auto_generated.data_a[33]
data_a[34] => altsyncram_drh1:auto_generated.data_a[34]
data_a[35] => altsyncram_drh1:auto_generated.data_a[35]
data_a[36] => altsyncram_drh1:auto_generated.data_a[36]
data_a[37] => altsyncram_drh1:auto_generated.data_a[37]
data_a[38] => altsyncram_drh1:auto_generated.data_a[38]
data_a[39] => altsyncram_drh1:auto_generated.data_a[39]
data_a[40] => altsyncram_drh1:auto_generated.data_a[40]
data_a[41] => altsyncram_drh1:auto_generated.data_a[41]
data_a[42] => altsyncram_drh1:auto_generated.data_a[42]
data_a[43] => altsyncram_drh1:auto_generated.data_a[43]
data_a[44] => altsyncram_drh1:auto_generated.data_a[44]
data_a[45] => altsyncram_drh1:auto_generated.data_a[45]
data_a[46] => altsyncram_drh1:auto_generated.data_a[46]
data_a[47] => altsyncram_drh1:auto_generated.data_a[47]
data_a[48] => altsyncram_drh1:auto_generated.data_a[48]
data_a[49] => altsyncram_drh1:auto_generated.data_a[49]
data_a[50] => altsyncram_drh1:auto_generated.data_a[50]
data_a[51] => altsyncram_drh1:auto_generated.data_a[51]
data_a[52] => altsyncram_drh1:auto_generated.data_a[52]
data_a[53] => altsyncram_drh1:auto_generated.data_a[53]
data_a[54] => altsyncram_drh1:auto_generated.data_a[54]
data_a[55] => altsyncram_drh1:auto_generated.data_a[55]
data_a[56] => altsyncram_drh1:auto_generated.data_a[56]
data_a[57] => altsyncram_drh1:auto_generated.data_a[57]
data_a[58] => altsyncram_drh1:auto_generated.data_a[58]
data_a[59] => altsyncram_drh1:auto_generated.data_a[59]
data_a[60] => altsyncram_drh1:auto_generated.data_a[60]
data_a[61] => altsyncram_drh1:auto_generated.data_a[61]
data_a[62] => altsyncram_drh1:auto_generated.data_a[62]
data_a[63] => altsyncram_drh1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_drh1:auto_generated.address_a[0]
address_a[1] => altsyncram_drh1:auto_generated.address_a[1]
address_a[2] => altsyncram_drh1:auto_generated.address_a[2]
address_a[3] => altsyncram_drh1:auto_generated.address_a[3]
address_a[4] => altsyncram_drh1:auto_generated.address_a[4]
address_a[5] => altsyncram_drh1:auto_generated.address_a[5]
address_a[6] => altsyncram_drh1:auto_generated.address_a[6]
address_a[7] => altsyncram_drh1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_drh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_drh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_drh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_drh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_drh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_drh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_drh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_drh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_drh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_drh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_drh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_drh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_drh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_drh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_drh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_drh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_drh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_drh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_drh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_drh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_drh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_drh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_drh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_drh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_drh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_drh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_drh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_drh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_drh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_drh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_drh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_drh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_drh1:auto_generated.q_a[31]
q_a[32] <= altsyncram_drh1:auto_generated.q_a[32]
q_a[33] <= altsyncram_drh1:auto_generated.q_a[33]
q_a[34] <= altsyncram_drh1:auto_generated.q_a[34]
q_a[35] <= altsyncram_drh1:auto_generated.q_a[35]
q_a[36] <= altsyncram_drh1:auto_generated.q_a[36]
q_a[37] <= altsyncram_drh1:auto_generated.q_a[37]
q_a[38] <= altsyncram_drh1:auto_generated.q_a[38]
q_a[39] <= altsyncram_drh1:auto_generated.q_a[39]
q_a[40] <= altsyncram_drh1:auto_generated.q_a[40]
q_a[41] <= altsyncram_drh1:auto_generated.q_a[41]
q_a[42] <= altsyncram_drh1:auto_generated.q_a[42]
q_a[43] <= altsyncram_drh1:auto_generated.q_a[43]
q_a[44] <= altsyncram_drh1:auto_generated.q_a[44]
q_a[45] <= altsyncram_drh1:auto_generated.q_a[45]
q_a[46] <= altsyncram_drh1:auto_generated.q_a[46]
q_a[47] <= altsyncram_drh1:auto_generated.q_a[47]
q_a[48] <= altsyncram_drh1:auto_generated.q_a[48]
q_a[49] <= altsyncram_drh1:auto_generated.q_a[49]
q_a[50] <= altsyncram_drh1:auto_generated.q_a[50]
q_a[51] <= altsyncram_drh1:auto_generated.q_a[51]
q_a[52] <= altsyncram_drh1:auto_generated.q_a[52]
q_a[53] <= altsyncram_drh1:auto_generated.q_a[53]
q_a[54] <= altsyncram_drh1:auto_generated.q_a[54]
q_a[55] <= altsyncram_drh1:auto_generated.q_a[55]
q_a[56] <= altsyncram_drh1:auto_generated.q_a[56]
q_a[57] <= altsyncram_drh1:auto_generated.q_a[57]
q_a[58] <= altsyncram_drh1:auto_generated.q_a[58]
q_a[59] <= altsyncram_drh1:auto_generated.q_a[59]
q_a[60] <= altsyncram_drh1:auto_generated.q_a[60]
q_a[61] <= altsyncram_drh1:auto_generated.q_a[61]
q_a[62] <= altsyncram_drh1:auto_generated.q_a[62]
q_a[63] <= altsyncram_drh1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component
wren_a => altsyncram_2jh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jh1:auto_generated.data_a[0]
data_a[1] => altsyncram_2jh1:auto_generated.data_a[1]
data_a[2] => altsyncram_2jh1:auto_generated.data_a[2]
data_a[3] => altsyncram_2jh1:auto_generated.data_a[3]
data_a[4] => altsyncram_2jh1:auto_generated.data_a[4]
data_a[5] => altsyncram_2jh1:auto_generated.data_a[5]
data_a[6] => altsyncram_2jh1:auto_generated.data_a[6]
data_a[7] => altsyncram_2jh1:auto_generated.data_a[7]
data_a[8] => altsyncram_2jh1:auto_generated.data_a[8]
data_a[9] => altsyncram_2jh1:auto_generated.data_a[9]
data_a[10] => altsyncram_2jh1:auto_generated.data_a[10]
data_a[11] => altsyncram_2jh1:auto_generated.data_a[11]
data_a[12] => altsyncram_2jh1:auto_generated.data_a[12]
data_a[13] => altsyncram_2jh1:auto_generated.data_a[13]
data_a[14] => altsyncram_2jh1:auto_generated.data_a[14]
data_a[15] => altsyncram_2jh1:auto_generated.data_a[15]
data_a[16] => altsyncram_2jh1:auto_generated.data_a[16]
data_a[17] => altsyncram_2jh1:auto_generated.data_a[17]
data_a[18] => altsyncram_2jh1:auto_generated.data_a[18]
data_a[19] => altsyncram_2jh1:auto_generated.data_a[19]
data_a[20] => altsyncram_2jh1:auto_generated.data_a[20]
data_a[21] => altsyncram_2jh1:auto_generated.data_a[21]
data_a[22] => altsyncram_2jh1:auto_generated.data_a[22]
data_a[23] => altsyncram_2jh1:auto_generated.data_a[23]
data_a[24] => altsyncram_2jh1:auto_generated.data_a[24]
data_a[25] => altsyncram_2jh1:auto_generated.data_a[25]
data_a[26] => altsyncram_2jh1:auto_generated.data_a[26]
data_a[27] => altsyncram_2jh1:auto_generated.data_a[27]
data_a[28] => altsyncram_2jh1:auto_generated.data_a[28]
data_a[29] => altsyncram_2jh1:auto_generated.data_a[29]
data_a[30] => altsyncram_2jh1:auto_generated.data_a[30]
data_a[31] => altsyncram_2jh1:auto_generated.data_a[31]
data_a[32] => altsyncram_2jh1:auto_generated.data_a[32]
data_a[33] => altsyncram_2jh1:auto_generated.data_a[33]
data_a[34] => altsyncram_2jh1:auto_generated.data_a[34]
data_a[35] => altsyncram_2jh1:auto_generated.data_a[35]
data_a[36] => altsyncram_2jh1:auto_generated.data_a[36]
data_a[37] => altsyncram_2jh1:auto_generated.data_a[37]
data_a[38] => altsyncram_2jh1:auto_generated.data_a[38]
data_a[39] => altsyncram_2jh1:auto_generated.data_a[39]
data_a[40] => altsyncram_2jh1:auto_generated.data_a[40]
data_a[41] => altsyncram_2jh1:auto_generated.data_a[41]
data_a[42] => altsyncram_2jh1:auto_generated.data_a[42]
data_a[43] => altsyncram_2jh1:auto_generated.data_a[43]
data_a[44] => altsyncram_2jh1:auto_generated.data_a[44]
data_a[45] => altsyncram_2jh1:auto_generated.data_a[45]
data_a[46] => altsyncram_2jh1:auto_generated.data_a[46]
data_a[47] => altsyncram_2jh1:auto_generated.data_a[47]
data_a[48] => altsyncram_2jh1:auto_generated.data_a[48]
data_a[49] => altsyncram_2jh1:auto_generated.data_a[49]
data_a[50] => altsyncram_2jh1:auto_generated.data_a[50]
data_a[51] => altsyncram_2jh1:auto_generated.data_a[51]
data_a[52] => altsyncram_2jh1:auto_generated.data_a[52]
data_a[53] => altsyncram_2jh1:auto_generated.data_a[53]
data_a[54] => altsyncram_2jh1:auto_generated.data_a[54]
data_a[55] => altsyncram_2jh1:auto_generated.data_a[55]
data_a[56] => altsyncram_2jh1:auto_generated.data_a[56]
data_a[57] => altsyncram_2jh1:auto_generated.data_a[57]
data_a[58] => altsyncram_2jh1:auto_generated.data_a[58]
data_a[59] => altsyncram_2jh1:auto_generated.data_a[59]
data_a[60] => altsyncram_2jh1:auto_generated.data_a[60]
data_a[61] => altsyncram_2jh1:auto_generated.data_a[61]
data_a[62] => altsyncram_2jh1:auto_generated.data_a[62]
data_a[63] => altsyncram_2jh1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2jh1:auto_generated.address_a[0]
address_a[1] => altsyncram_2jh1:auto_generated.address_a[1]
address_a[2] => altsyncram_2jh1:auto_generated.address_a[2]
address_a[3] => altsyncram_2jh1:auto_generated.address_a[3]
address_a[4] => altsyncram_2jh1:auto_generated.address_a[4]
address_a[5] => altsyncram_2jh1:auto_generated.address_a[5]
address_a[6] => altsyncram_2jh1:auto_generated.address_a[6]
address_a[7] => altsyncram_2jh1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2jh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2jh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2jh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2jh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2jh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2jh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2jh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2jh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2jh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2jh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2jh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2jh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2jh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2jh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2jh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2jh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_2jh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_2jh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_2jh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_2jh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_2jh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_2jh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_2jh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_2jh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_2jh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_2jh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_2jh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_2jh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_2jh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_2jh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_2jh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_2jh1:auto_generated.q_a[31]
q_a[32] <= altsyncram_2jh1:auto_generated.q_a[32]
q_a[33] <= altsyncram_2jh1:auto_generated.q_a[33]
q_a[34] <= altsyncram_2jh1:auto_generated.q_a[34]
q_a[35] <= altsyncram_2jh1:auto_generated.q_a[35]
q_a[36] <= altsyncram_2jh1:auto_generated.q_a[36]
q_a[37] <= altsyncram_2jh1:auto_generated.q_a[37]
q_a[38] <= altsyncram_2jh1:auto_generated.q_a[38]
q_a[39] <= altsyncram_2jh1:auto_generated.q_a[39]
q_a[40] <= altsyncram_2jh1:auto_generated.q_a[40]
q_a[41] <= altsyncram_2jh1:auto_generated.q_a[41]
q_a[42] <= altsyncram_2jh1:auto_generated.q_a[42]
q_a[43] <= altsyncram_2jh1:auto_generated.q_a[43]
q_a[44] <= altsyncram_2jh1:auto_generated.q_a[44]
q_a[45] <= altsyncram_2jh1:auto_generated.q_a[45]
q_a[46] <= altsyncram_2jh1:auto_generated.q_a[46]
q_a[47] <= altsyncram_2jh1:auto_generated.q_a[47]
q_a[48] <= altsyncram_2jh1:auto_generated.q_a[48]
q_a[49] <= altsyncram_2jh1:auto_generated.q_a[49]
q_a[50] <= altsyncram_2jh1:auto_generated.q_a[50]
q_a[51] <= altsyncram_2jh1:auto_generated.q_a[51]
q_a[52] <= altsyncram_2jh1:auto_generated.q_a[52]
q_a[53] <= altsyncram_2jh1:auto_generated.q_a[53]
q_a[54] <= altsyncram_2jh1:auto_generated.q_a[54]
q_a[55] <= altsyncram_2jh1:auto_generated.q_a[55]
q_a[56] <= altsyncram_2jh1:auto_generated.q_a[56]
q_a[57] <= altsyncram_2jh1:auto_generated.q_a[57]
q_a[58] <= altsyncram_2jh1:auto_generated.q_a[58]
q_a[59] <= altsyncram_2jh1:auto_generated.q_a[59]
q_a[60] <= altsyncram_2jh1:auto_generated.q_a[60]
q_a[61] <= altsyncram_2jh1:auto_generated.q_a[61]
q_a[62] <= altsyncram_2jh1:auto_generated.q_a[62]
q_a[63] <= altsyncram_2jh1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component
wren_a => altsyncram_sqh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sqh1:auto_generated.data_a[0]
data_a[1] => altsyncram_sqh1:auto_generated.data_a[1]
data_a[2] => altsyncram_sqh1:auto_generated.data_a[2]
data_a[3] => altsyncram_sqh1:auto_generated.data_a[3]
data_a[4] => altsyncram_sqh1:auto_generated.data_a[4]
data_a[5] => altsyncram_sqh1:auto_generated.data_a[5]
data_a[6] => altsyncram_sqh1:auto_generated.data_a[6]
data_a[7] => altsyncram_sqh1:auto_generated.data_a[7]
data_a[8] => altsyncram_sqh1:auto_generated.data_a[8]
data_a[9] => altsyncram_sqh1:auto_generated.data_a[9]
data_a[10] => altsyncram_sqh1:auto_generated.data_a[10]
data_a[11] => altsyncram_sqh1:auto_generated.data_a[11]
data_a[12] => altsyncram_sqh1:auto_generated.data_a[12]
data_a[13] => altsyncram_sqh1:auto_generated.data_a[13]
data_a[14] => altsyncram_sqh1:auto_generated.data_a[14]
data_a[15] => altsyncram_sqh1:auto_generated.data_a[15]
data_a[16] => altsyncram_sqh1:auto_generated.data_a[16]
data_a[17] => altsyncram_sqh1:auto_generated.data_a[17]
data_a[18] => altsyncram_sqh1:auto_generated.data_a[18]
data_a[19] => altsyncram_sqh1:auto_generated.data_a[19]
data_a[20] => altsyncram_sqh1:auto_generated.data_a[20]
data_a[21] => altsyncram_sqh1:auto_generated.data_a[21]
data_a[22] => altsyncram_sqh1:auto_generated.data_a[22]
data_a[23] => altsyncram_sqh1:auto_generated.data_a[23]
data_a[24] => altsyncram_sqh1:auto_generated.data_a[24]
data_a[25] => altsyncram_sqh1:auto_generated.data_a[25]
data_a[26] => altsyncram_sqh1:auto_generated.data_a[26]
data_a[27] => altsyncram_sqh1:auto_generated.data_a[27]
data_a[28] => altsyncram_sqh1:auto_generated.data_a[28]
data_a[29] => altsyncram_sqh1:auto_generated.data_a[29]
data_a[30] => altsyncram_sqh1:auto_generated.data_a[30]
data_a[31] => altsyncram_sqh1:auto_generated.data_a[31]
data_a[32] => altsyncram_sqh1:auto_generated.data_a[32]
data_a[33] => altsyncram_sqh1:auto_generated.data_a[33]
data_a[34] => altsyncram_sqh1:auto_generated.data_a[34]
data_a[35] => altsyncram_sqh1:auto_generated.data_a[35]
data_a[36] => altsyncram_sqh1:auto_generated.data_a[36]
data_a[37] => altsyncram_sqh1:auto_generated.data_a[37]
data_a[38] => altsyncram_sqh1:auto_generated.data_a[38]
data_a[39] => altsyncram_sqh1:auto_generated.data_a[39]
data_a[40] => altsyncram_sqh1:auto_generated.data_a[40]
data_a[41] => altsyncram_sqh1:auto_generated.data_a[41]
data_a[42] => altsyncram_sqh1:auto_generated.data_a[42]
data_a[43] => altsyncram_sqh1:auto_generated.data_a[43]
data_a[44] => altsyncram_sqh1:auto_generated.data_a[44]
data_a[45] => altsyncram_sqh1:auto_generated.data_a[45]
data_a[46] => altsyncram_sqh1:auto_generated.data_a[46]
data_a[47] => altsyncram_sqh1:auto_generated.data_a[47]
data_a[48] => altsyncram_sqh1:auto_generated.data_a[48]
data_a[49] => altsyncram_sqh1:auto_generated.data_a[49]
data_a[50] => altsyncram_sqh1:auto_generated.data_a[50]
data_a[51] => altsyncram_sqh1:auto_generated.data_a[51]
data_a[52] => altsyncram_sqh1:auto_generated.data_a[52]
data_a[53] => altsyncram_sqh1:auto_generated.data_a[53]
data_a[54] => altsyncram_sqh1:auto_generated.data_a[54]
data_a[55] => altsyncram_sqh1:auto_generated.data_a[55]
data_a[56] => altsyncram_sqh1:auto_generated.data_a[56]
data_a[57] => altsyncram_sqh1:auto_generated.data_a[57]
data_a[58] => altsyncram_sqh1:auto_generated.data_a[58]
data_a[59] => altsyncram_sqh1:auto_generated.data_a[59]
data_a[60] => altsyncram_sqh1:auto_generated.data_a[60]
data_a[61] => altsyncram_sqh1:auto_generated.data_a[61]
data_a[62] => altsyncram_sqh1:auto_generated.data_a[62]
data_a[63] => altsyncram_sqh1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sqh1:auto_generated.address_a[0]
address_a[1] => altsyncram_sqh1:auto_generated.address_a[1]
address_a[2] => altsyncram_sqh1:auto_generated.address_a[2]
address_a[3] => altsyncram_sqh1:auto_generated.address_a[3]
address_a[4] => altsyncram_sqh1:auto_generated.address_a[4]
address_a[5] => altsyncram_sqh1:auto_generated.address_a[5]
address_a[6] => altsyncram_sqh1:auto_generated.address_a[6]
address_a[7] => altsyncram_sqh1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sqh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sqh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sqh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sqh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sqh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sqh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sqh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_sqh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_sqh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_sqh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_sqh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_sqh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_sqh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_sqh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_sqh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_sqh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_sqh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_sqh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_sqh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_sqh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_sqh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_sqh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_sqh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_sqh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_sqh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_sqh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_sqh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_sqh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_sqh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_sqh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_sqh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_sqh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_sqh1:auto_generated.q_a[31]
q_a[32] <= altsyncram_sqh1:auto_generated.q_a[32]
q_a[33] <= altsyncram_sqh1:auto_generated.q_a[33]
q_a[34] <= altsyncram_sqh1:auto_generated.q_a[34]
q_a[35] <= altsyncram_sqh1:auto_generated.q_a[35]
q_a[36] <= altsyncram_sqh1:auto_generated.q_a[36]
q_a[37] <= altsyncram_sqh1:auto_generated.q_a[37]
q_a[38] <= altsyncram_sqh1:auto_generated.q_a[38]
q_a[39] <= altsyncram_sqh1:auto_generated.q_a[39]
q_a[40] <= altsyncram_sqh1:auto_generated.q_a[40]
q_a[41] <= altsyncram_sqh1:auto_generated.q_a[41]
q_a[42] <= altsyncram_sqh1:auto_generated.q_a[42]
q_a[43] <= altsyncram_sqh1:auto_generated.q_a[43]
q_a[44] <= altsyncram_sqh1:auto_generated.q_a[44]
q_a[45] <= altsyncram_sqh1:auto_generated.q_a[45]
q_a[46] <= altsyncram_sqh1:auto_generated.q_a[46]
q_a[47] <= altsyncram_sqh1:auto_generated.q_a[47]
q_a[48] <= altsyncram_sqh1:auto_generated.q_a[48]
q_a[49] <= altsyncram_sqh1:auto_generated.q_a[49]
q_a[50] <= altsyncram_sqh1:auto_generated.q_a[50]
q_a[51] <= altsyncram_sqh1:auto_generated.q_a[51]
q_a[52] <= altsyncram_sqh1:auto_generated.q_a[52]
q_a[53] <= altsyncram_sqh1:auto_generated.q_a[53]
q_a[54] <= altsyncram_sqh1:auto_generated.q_a[54]
q_a[55] <= altsyncram_sqh1:auto_generated.q_a[55]
q_a[56] <= altsyncram_sqh1:auto_generated.q_a[56]
q_a[57] <= altsyncram_sqh1:auto_generated.q_a[57]
q_a[58] <= altsyncram_sqh1:auto_generated.q_a[58]
q_a[59] <= altsyncram_sqh1:auto_generated.q_a[59]
q_a[60] <= altsyncram_sqh1:auto_generated.q_a[60]
q_a[61] <= altsyncram_sqh1:auto_generated.q_a[61]
q_a[62] <= altsyncram_sqh1:auto_generated.q_a[62]
q_a[63] <= altsyncram_sqh1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component
wren_a => altsyncram_cqh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cqh1:auto_generated.data_a[0]
data_a[1] => altsyncram_cqh1:auto_generated.data_a[1]
data_a[2] => altsyncram_cqh1:auto_generated.data_a[2]
data_a[3] => altsyncram_cqh1:auto_generated.data_a[3]
data_a[4] => altsyncram_cqh1:auto_generated.data_a[4]
data_a[5] => altsyncram_cqh1:auto_generated.data_a[5]
data_a[6] => altsyncram_cqh1:auto_generated.data_a[6]
data_a[7] => altsyncram_cqh1:auto_generated.data_a[7]
data_a[8] => altsyncram_cqh1:auto_generated.data_a[8]
data_a[9] => altsyncram_cqh1:auto_generated.data_a[9]
data_a[10] => altsyncram_cqh1:auto_generated.data_a[10]
data_a[11] => altsyncram_cqh1:auto_generated.data_a[11]
data_a[12] => altsyncram_cqh1:auto_generated.data_a[12]
data_a[13] => altsyncram_cqh1:auto_generated.data_a[13]
data_a[14] => altsyncram_cqh1:auto_generated.data_a[14]
data_a[15] => altsyncram_cqh1:auto_generated.data_a[15]
data_a[16] => altsyncram_cqh1:auto_generated.data_a[16]
data_a[17] => altsyncram_cqh1:auto_generated.data_a[17]
data_a[18] => altsyncram_cqh1:auto_generated.data_a[18]
data_a[19] => altsyncram_cqh1:auto_generated.data_a[19]
data_a[20] => altsyncram_cqh1:auto_generated.data_a[20]
data_a[21] => altsyncram_cqh1:auto_generated.data_a[21]
data_a[22] => altsyncram_cqh1:auto_generated.data_a[22]
data_a[23] => altsyncram_cqh1:auto_generated.data_a[23]
data_a[24] => altsyncram_cqh1:auto_generated.data_a[24]
data_a[25] => altsyncram_cqh1:auto_generated.data_a[25]
data_a[26] => altsyncram_cqh1:auto_generated.data_a[26]
data_a[27] => altsyncram_cqh1:auto_generated.data_a[27]
data_a[28] => altsyncram_cqh1:auto_generated.data_a[28]
data_a[29] => altsyncram_cqh1:auto_generated.data_a[29]
data_a[30] => altsyncram_cqh1:auto_generated.data_a[30]
data_a[31] => altsyncram_cqh1:auto_generated.data_a[31]
data_a[32] => altsyncram_cqh1:auto_generated.data_a[32]
data_a[33] => altsyncram_cqh1:auto_generated.data_a[33]
data_a[34] => altsyncram_cqh1:auto_generated.data_a[34]
data_a[35] => altsyncram_cqh1:auto_generated.data_a[35]
data_a[36] => altsyncram_cqh1:auto_generated.data_a[36]
data_a[37] => altsyncram_cqh1:auto_generated.data_a[37]
data_a[38] => altsyncram_cqh1:auto_generated.data_a[38]
data_a[39] => altsyncram_cqh1:auto_generated.data_a[39]
data_a[40] => altsyncram_cqh1:auto_generated.data_a[40]
data_a[41] => altsyncram_cqh1:auto_generated.data_a[41]
data_a[42] => altsyncram_cqh1:auto_generated.data_a[42]
data_a[43] => altsyncram_cqh1:auto_generated.data_a[43]
data_a[44] => altsyncram_cqh1:auto_generated.data_a[44]
data_a[45] => altsyncram_cqh1:auto_generated.data_a[45]
data_a[46] => altsyncram_cqh1:auto_generated.data_a[46]
data_a[47] => altsyncram_cqh1:auto_generated.data_a[47]
data_a[48] => altsyncram_cqh1:auto_generated.data_a[48]
data_a[49] => altsyncram_cqh1:auto_generated.data_a[49]
data_a[50] => altsyncram_cqh1:auto_generated.data_a[50]
data_a[51] => altsyncram_cqh1:auto_generated.data_a[51]
data_a[52] => altsyncram_cqh1:auto_generated.data_a[52]
data_a[53] => altsyncram_cqh1:auto_generated.data_a[53]
data_a[54] => altsyncram_cqh1:auto_generated.data_a[54]
data_a[55] => altsyncram_cqh1:auto_generated.data_a[55]
data_a[56] => altsyncram_cqh1:auto_generated.data_a[56]
data_a[57] => altsyncram_cqh1:auto_generated.data_a[57]
data_a[58] => altsyncram_cqh1:auto_generated.data_a[58]
data_a[59] => altsyncram_cqh1:auto_generated.data_a[59]
data_a[60] => altsyncram_cqh1:auto_generated.data_a[60]
data_a[61] => altsyncram_cqh1:auto_generated.data_a[61]
data_a[62] => altsyncram_cqh1:auto_generated.data_a[62]
data_a[63] => altsyncram_cqh1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cqh1:auto_generated.address_a[0]
address_a[1] => altsyncram_cqh1:auto_generated.address_a[1]
address_a[2] => altsyncram_cqh1:auto_generated.address_a[2]
address_a[3] => altsyncram_cqh1:auto_generated.address_a[3]
address_a[4] => altsyncram_cqh1:auto_generated.address_a[4]
address_a[5] => altsyncram_cqh1:auto_generated.address_a[5]
address_a[6] => altsyncram_cqh1:auto_generated.address_a[6]
address_a[7] => altsyncram_cqh1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cqh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cqh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cqh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cqh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cqh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cqh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cqh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cqh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cqh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cqh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cqh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cqh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cqh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cqh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cqh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cqh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cqh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_cqh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_cqh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_cqh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_cqh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_cqh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_cqh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_cqh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_cqh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_cqh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_cqh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_cqh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_cqh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_cqh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_cqh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_cqh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_cqh1:auto_generated.q_a[31]
q_a[32] <= altsyncram_cqh1:auto_generated.q_a[32]
q_a[33] <= altsyncram_cqh1:auto_generated.q_a[33]
q_a[34] <= altsyncram_cqh1:auto_generated.q_a[34]
q_a[35] <= altsyncram_cqh1:auto_generated.q_a[35]
q_a[36] <= altsyncram_cqh1:auto_generated.q_a[36]
q_a[37] <= altsyncram_cqh1:auto_generated.q_a[37]
q_a[38] <= altsyncram_cqh1:auto_generated.q_a[38]
q_a[39] <= altsyncram_cqh1:auto_generated.q_a[39]
q_a[40] <= altsyncram_cqh1:auto_generated.q_a[40]
q_a[41] <= altsyncram_cqh1:auto_generated.q_a[41]
q_a[42] <= altsyncram_cqh1:auto_generated.q_a[42]
q_a[43] <= altsyncram_cqh1:auto_generated.q_a[43]
q_a[44] <= altsyncram_cqh1:auto_generated.q_a[44]
q_a[45] <= altsyncram_cqh1:auto_generated.q_a[45]
q_a[46] <= altsyncram_cqh1:auto_generated.q_a[46]
q_a[47] <= altsyncram_cqh1:auto_generated.q_a[47]
q_a[48] <= altsyncram_cqh1:auto_generated.q_a[48]
q_a[49] <= altsyncram_cqh1:auto_generated.q_a[49]
q_a[50] <= altsyncram_cqh1:auto_generated.q_a[50]
q_a[51] <= altsyncram_cqh1:auto_generated.q_a[51]
q_a[52] <= altsyncram_cqh1:auto_generated.q_a[52]
q_a[53] <= altsyncram_cqh1:auto_generated.q_a[53]
q_a[54] <= altsyncram_cqh1:auto_generated.q_a[54]
q_a[55] <= altsyncram_cqh1:auto_generated.q_a[55]
q_a[56] <= altsyncram_cqh1:auto_generated.q_a[56]
q_a[57] <= altsyncram_cqh1:auto_generated.q_a[57]
q_a[58] <= altsyncram_cqh1:auto_generated.q_a[58]
q_a[59] <= altsyncram_cqh1:auto_generated.q_a[59]
q_a[60] <= altsyncram_cqh1:auto_generated.q_a[60]
q_a[61] <= altsyncram_cqh1:auto_generated.q_a[61]
q_a[62] <= altsyncram_cqh1:auto_generated.q_a[62]
q_a[63] <= altsyncram_cqh1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component
wren_a => altsyncram_1th1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1th1:auto_generated.data_a[0]
data_a[1] => altsyncram_1th1:auto_generated.data_a[1]
data_a[2] => altsyncram_1th1:auto_generated.data_a[2]
data_a[3] => altsyncram_1th1:auto_generated.data_a[3]
data_a[4] => altsyncram_1th1:auto_generated.data_a[4]
data_a[5] => altsyncram_1th1:auto_generated.data_a[5]
data_a[6] => altsyncram_1th1:auto_generated.data_a[6]
data_a[7] => altsyncram_1th1:auto_generated.data_a[7]
data_a[8] => altsyncram_1th1:auto_generated.data_a[8]
data_a[9] => altsyncram_1th1:auto_generated.data_a[9]
data_a[10] => altsyncram_1th1:auto_generated.data_a[10]
data_a[11] => altsyncram_1th1:auto_generated.data_a[11]
data_a[12] => altsyncram_1th1:auto_generated.data_a[12]
data_a[13] => altsyncram_1th1:auto_generated.data_a[13]
data_a[14] => altsyncram_1th1:auto_generated.data_a[14]
data_a[15] => altsyncram_1th1:auto_generated.data_a[15]
data_a[16] => altsyncram_1th1:auto_generated.data_a[16]
data_a[17] => altsyncram_1th1:auto_generated.data_a[17]
data_a[18] => altsyncram_1th1:auto_generated.data_a[18]
data_a[19] => altsyncram_1th1:auto_generated.data_a[19]
data_a[20] => altsyncram_1th1:auto_generated.data_a[20]
data_a[21] => altsyncram_1th1:auto_generated.data_a[21]
data_a[22] => altsyncram_1th1:auto_generated.data_a[22]
data_a[23] => altsyncram_1th1:auto_generated.data_a[23]
data_a[24] => altsyncram_1th1:auto_generated.data_a[24]
data_a[25] => altsyncram_1th1:auto_generated.data_a[25]
data_a[26] => altsyncram_1th1:auto_generated.data_a[26]
data_a[27] => altsyncram_1th1:auto_generated.data_a[27]
data_a[28] => altsyncram_1th1:auto_generated.data_a[28]
data_a[29] => altsyncram_1th1:auto_generated.data_a[29]
data_a[30] => altsyncram_1th1:auto_generated.data_a[30]
data_a[31] => altsyncram_1th1:auto_generated.data_a[31]
data_a[32] => altsyncram_1th1:auto_generated.data_a[32]
data_a[33] => altsyncram_1th1:auto_generated.data_a[33]
data_a[34] => altsyncram_1th1:auto_generated.data_a[34]
data_a[35] => altsyncram_1th1:auto_generated.data_a[35]
data_a[36] => altsyncram_1th1:auto_generated.data_a[36]
data_a[37] => altsyncram_1th1:auto_generated.data_a[37]
data_a[38] => altsyncram_1th1:auto_generated.data_a[38]
data_a[39] => altsyncram_1th1:auto_generated.data_a[39]
data_a[40] => altsyncram_1th1:auto_generated.data_a[40]
data_a[41] => altsyncram_1th1:auto_generated.data_a[41]
data_a[42] => altsyncram_1th1:auto_generated.data_a[42]
data_a[43] => altsyncram_1th1:auto_generated.data_a[43]
data_a[44] => altsyncram_1th1:auto_generated.data_a[44]
data_a[45] => altsyncram_1th1:auto_generated.data_a[45]
data_a[46] => altsyncram_1th1:auto_generated.data_a[46]
data_a[47] => altsyncram_1th1:auto_generated.data_a[47]
data_a[48] => altsyncram_1th1:auto_generated.data_a[48]
data_a[49] => altsyncram_1th1:auto_generated.data_a[49]
data_a[50] => altsyncram_1th1:auto_generated.data_a[50]
data_a[51] => altsyncram_1th1:auto_generated.data_a[51]
data_a[52] => altsyncram_1th1:auto_generated.data_a[52]
data_a[53] => altsyncram_1th1:auto_generated.data_a[53]
data_a[54] => altsyncram_1th1:auto_generated.data_a[54]
data_a[55] => altsyncram_1th1:auto_generated.data_a[55]
data_a[56] => altsyncram_1th1:auto_generated.data_a[56]
data_a[57] => altsyncram_1th1:auto_generated.data_a[57]
data_a[58] => altsyncram_1th1:auto_generated.data_a[58]
data_a[59] => altsyncram_1th1:auto_generated.data_a[59]
data_a[60] => altsyncram_1th1:auto_generated.data_a[60]
data_a[61] => altsyncram_1th1:auto_generated.data_a[61]
data_a[62] => altsyncram_1th1:auto_generated.data_a[62]
data_a[63] => altsyncram_1th1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1th1:auto_generated.address_a[0]
address_a[1] => altsyncram_1th1:auto_generated.address_a[1]
address_a[2] => altsyncram_1th1:auto_generated.address_a[2]
address_a[3] => altsyncram_1th1:auto_generated.address_a[3]
address_a[4] => altsyncram_1th1:auto_generated.address_a[4]
address_a[5] => altsyncram_1th1:auto_generated.address_a[5]
address_a[6] => altsyncram_1th1:auto_generated.address_a[6]
address_a[7] => altsyncram_1th1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1th1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1th1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1th1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1th1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1th1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1th1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1th1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1th1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1th1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1th1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1th1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1th1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1th1:auto_generated.q_a[11]
q_a[12] <= altsyncram_1th1:auto_generated.q_a[12]
q_a[13] <= altsyncram_1th1:auto_generated.q_a[13]
q_a[14] <= altsyncram_1th1:auto_generated.q_a[14]
q_a[15] <= altsyncram_1th1:auto_generated.q_a[15]
q_a[16] <= altsyncram_1th1:auto_generated.q_a[16]
q_a[17] <= altsyncram_1th1:auto_generated.q_a[17]
q_a[18] <= altsyncram_1th1:auto_generated.q_a[18]
q_a[19] <= altsyncram_1th1:auto_generated.q_a[19]
q_a[20] <= altsyncram_1th1:auto_generated.q_a[20]
q_a[21] <= altsyncram_1th1:auto_generated.q_a[21]
q_a[22] <= altsyncram_1th1:auto_generated.q_a[22]
q_a[23] <= altsyncram_1th1:auto_generated.q_a[23]
q_a[24] <= altsyncram_1th1:auto_generated.q_a[24]
q_a[25] <= altsyncram_1th1:auto_generated.q_a[25]
q_a[26] <= altsyncram_1th1:auto_generated.q_a[26]
q_a[27] <= altsyncram_1th1:auto_generated.q_a[27]
q_a[28] <= altsyncram_1th1:auto_generated.q_a[28]
q_a[29] <= altsyncram_1th1:auto_generated.q_a[29]
q_a[30] <= altsyncram_1th1:auto_generated.q_a[30]
q_a[31] <= altsyncram_1th1:auto_generated.q_a[31]
q_a[32] <= altsyncram_1th1:auto_generated.q_a[32]
q_a[33] <= altsyncram_1th1:auto_generated.q_a[33]
q_a[34] <= altsyncram_1th1:auto_generated.q_a[34]
q_a[35] <= altsyncram_1th1:auto_generated.q_a[35]
q_a[36] <= altsyncram_1th1:auto_generated.q_a[36]
q_a[37] <= altsyncram_1th1:auto_generated.q_a[37]
q_a[38] <= altsyncram_1th1:auto_generated.q_a[38]
q_a[39] <= altsyncram_1th1:auto_generated.q_a[39]
q_a[40] <= altsyncram_1th1:auto_generated.q_a[40]
q_a[41] <= altsyncram_1th1:auto_generated.q_a[41]
q_a[42] <= altsyncram_1th1:auto_generated.q_a[42]
q_a[43] <= altsyncram_1th1:auto_generated.q_a[43]
q_a[44] <= altsyncram_1th1:auto_generated.q_a[44]
q_a[45] <= altsyncram_1th1:auto_generated.q_a[45]
q_a[46] <= altsyncram_1th1:auto_generated.q_a[46]
q_a[47] <= altsyncram_1th1:auto_generated.q_a[47]
q_a[48] <= altsyncram_1th1:auto_generated.q_a[48]
q_a[49] <= altsyncram_1th1:auto_generated.q_a[49]
q_a[50] <= altsyncram_1th1:auto_generated.q_a[50]
q_a[51] <= altsyncram_1th1:auto_generated.q_a[51]
q_a[52] <= altsyncram_1th1:auto_generated.q_a[52]
q_a[53] <= altsyncram_1th1:auto_generated.q_a[53]
q_a[54] <= altsyncram_1th1:auto_generated.q_a[54]
q_a[55] <= altsyncram_1th1:auto_generated.q_a[55]
q_a[56] <= altsyncram_1th1:auto_generated.q_a[56]
q_a[57] <= altsyncram_1th1:auto_generated.q_a[57]
q_a[58] <= altsyncram_1th1:auto_generated.q_a[58]
q_a[59] <= altsyncram_1th1:auto_generated.q_a[59]
q_a[60] <= altsyncram_1th1:auto_generated.q_a[60]
q_a[61] <= altsyncram_1th1:auto_generated.q_a[61]
q_a[62] <= altsyncram_1th1:auto_generated.q_a[62]
q_a[63] <= altsyncram_1th1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component
wren_a => altsyncram_dqh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dqh1:auto_generated.data_a[0]
data_a[1] => altsyncram_dqh1:auto_generated.data_a[1]
data_a[2] => altsyncram_dqh1:auto_generated.data_a[2]
data_a[3] => altsyncram_dqh1:auto_generated.data_a[3]
data_a[4] => altsyncram_dqh1:auto_generated.data_a[4]
data_a[5] => altsyncram_dqh1:auto_generated.data_a[5]
data_a[6] => altsyncram_dqh1:auto_generated.data_a[6]
data_a[7] => altsyncram_dqh1:auto_generated.data_a[7]
data_a[8] => altsyncram_dqh1:auto_generated.data_a[8]
data_a[9] => altsyncram_dqh1:auto_generated.data_a[9]
data_a[10] => altsyncram_dqh1:auto_generated.data_a[10]
data_a[11] => altsyncram_dqh1:auto_generated.data_a[11]
data_a[12] => altsyncram_dqh1:auto_generated.data_a[12]
data_a[13] => altsyncram_dqh1:auto_generated.data_a[13]
data_a[14] => altsyncram_dqh1:auto_generated.data_a[14]
data_a[15] => altsyncram_dqh1:auto_generated.data_a[15]
data_a[16] => altsyncram_dqh1:auto_generated.data_a[16]
data_a[17] => altsyncram_dqh1:auto_generated.data_a[17]
data_a[18] => altsyncram_dqh1:auto_generated.data_a[18]
data_a[19] => altsyncram_dqh1:auto_generated.data_a[19]
data_a[20] => altsyncram_dqh1:auto_generated.data_a[20]
data_a[21] => altsyncram_dqh1:auto_generated.data_a[21]
data_a[22] => altsyncram_dqh1:auto_generated.data_a[22]
data_a[23] => altsyncram_dqh1:auto_generated.data_a[23]
data_a[24] => altsyncram_dqh1:auto_generated.data_a[24]
data_a[25] => altsyncram_dqh1:auto_generated.data_a[25]
data_a[26] => altsyncram_dqh1:auto_generated.data_a[26]
data_a[27] => altsyncram_dqh1:auto_generated.data_a[27]
data_a[28] => altsyncram_dqh1:auto_generated.data_a[28]
data_a[29] => altsyncram_dqh1:auto_generated.data_a[29]
data_a[30] => altsyncram_dqh1:auto_generated.data_a[30]
data_a[31] => altsyncram_dqh1:auto_generated.data_a[31]
data_a[32] => altsyncram_dqh1:auto_generated.data_a[32]
data_a[33] => altsyncram_dqh1:auto_generated.data_a[33]
data_a[34] => altsyncram_dqh1:auto_generated.data_a[34]
data_a[35] => altsyncram_dqh1:auto_generated.data_a[35]
data_a[36] => altsyncram_dqh1:auto_generated.data_a[36]
data_a[37] => altsyncram_dqh1:auto_generated.data_a[37]
data_a[38] => altsyncram_dqh1:auto_generated.data_a[38]
data_a[39] => altsyncram_dqh1:auto_generated.data_a[39]
data_a[40] => altsyncram_dqh1:auto_generated.data_a[40]
data_a[41] => altsyncram_dqh1:auto_generated.data_a[41]
data_a[42] => altsyncram_dqh1:auto_generated.data_a[42]
data_a[43] => altsyncram_dqh1:auto_generated.data_a[43]
data_a[44] => altsyncram_dqh1:auto_generated.data_a[44]
data_a[45] => altsyncram_dqh1:auto_generated.data_a[45]
data_a[46] => altsyncram_dqh1:auto_generated.data_a[46]
data_a[47] => altsyncram_dqh1:auto_generated.data_a[47]
data_a[48] => altsyncram_dqh1:auto_generated.data_a[48]
data_a[49] => altsyncram_dqh1:auto_generated.data_a[49]
data_a[50] => altsyncram_dqh1:auto_generated.data_a[50]
data_a[51] => altsyncram_dqh1:auto_generated.data_a[51]
data_a[52] => altsyncram_dqh1:auto_generated.data_a[52]
data_a[53] => altsyncram_dqh1:auto_generated.data_a[53]
data_a[54] => altsyncram_dqh1:auto_generated.data_a[54]
data_a[55] => altsyncram_dqh1:auto_generated.data_a[55]
data_a[56] => altsyncram_dqh1:auto_generated.data_a[56]
data_a[57] => altsyncram_dqh1:auto_generated.data_a[57]
data_a[58] => altsyncram_dqh1:auto_generated.data_a[58]
data_a[59] => altsyncram_dqh1:auto_generated.data_a[59]
data_a[60] => altsyncram_dqh1:auto_generated.data_a[60]
data_a[61] => altsyncram_dqh1:auto_generated.data_a[61]
data_a[62] => altsyncram_dqh1:auto_generated.data_a[62]
data_a[63] => altsyncram_dqh1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dqh1:auto_generated.address_a[0]
address_a[1] => altsyncram_dqh1:auto_generated.address_a[1]
address_a[2] => altsyncram_dqh1:auto_generated.address_a[2]
address_a[3] => altsyncram_dqh1:auto_generated.address_a[3]
address_a[4] => altsyncram_dqh1:auto_generated.address_a[4]
address_a[5] => altsyncram_dqh1:auto_generated.address_a[5]
address_a[6] => altsyncram_dqh1:auto_generated.address_a[6]
address_a[7] => altsyncram_dqh1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dqh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dqh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dqh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dqh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dqh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dqh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dqh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dqh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dqh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_dqh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_dqh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_dqh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_dqh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_dqh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_dqh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_dqh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_dqh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_dqh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_dqh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_dqh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_dqh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_dqh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_dqh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_dqh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_dqh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_dqh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_dqh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_dqh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_dqh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_dqh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_dqh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_dqh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_dqh1:auto_generated.q_a[31]
q_a[32] <= altsyncram_dqh1:auto_generated.q_a[32]
q_a[33] <= altsyncram_dqh1:auto_generated.q_a[33]
q_a[34] <= altsyncram_dqh1:auto_generated.q_a[34]
q_a[35] <= altsyncram_dqh1:auto_generated.q_a[35]
q_a[36] <= altsyncram_dqh1:auto_generated.q_a[36]
q_a[37] <= altsyncram_dqh1:auto_generated.q_a[37]
q_a[38] <= altsyncram_dqh1:auto_generated.q_a[38]
q_a[39] <= altsyncram_dqh1:auto_generated.q_a[39]
q_a[40] <= altsyncram_dqh1:auto_generated.q_a[40]
q_a[41] <= altsyncram_dqh1:auto_generated.q_a[41]
q_a[42] <= altsyncram_dqh1:auto_generated.q_a[42]
q_a[43] <= altsyncram_dqh1:auto_generated.q_a[43]
q_a[44] <= altsyncram_dqh1:auto_generated.q_a[44]
q_a[45] <= altsyncram_dqh1:auto_generated.q_a[45]
q_a[46] <= altsyncram_dqh1:auto_generated.q_a[46]
q_a[47] <= altsyncram_dqh1:auto_generated.q_a[47]
q_a[48] <= altsyncram_dqh1:auto_generated.q_a[48]
q_a[49] <= altsyncram_dqh1:auto_generated.q_a[49]
q_a[50] <= altsyncram_dqh1:auto_generated.q_a[50]
q_a[51] <= altsyncram_dqh1:auto_generated.q_a[51]
q_a[52] <= altsyncram_dqh1:auto_generated.q_a[52]
q_a[53] <= altsyncram_dqh1:auto_generated.q_a[53]
q_a[54] <= altsyncram_dqh1:auto_generated.q_a[54]
q_a[55] <= altsyncram_dqh1:auto_generated.q_a[55]
q_a[56] <= altsyncram_dqh1:auto_generated.q_a[56]
q_a[57] <= altsyncram_dqh1:auto_generated.q_a[57]
q_a[58] <= altsyncram_dqh1:auto_generated.q_a[58]
q_a[59] <= altsyncram_dqh1:auto_generated.q_a[59]
q_a[60] <= altsyncram_dqh1:auto_generated.q_a[60]
q_a[61] <= altsyncram_dqh1:auto_generated.q_a[61]
q_a[62] <= altsyncram_dqh1:auto_generated.q_a[62]
q_a[63] <= altsyncram_dqh1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


