# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 15:24:26  January 25, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_VGA_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY test_VGA
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:24:26  JANUARY 25, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VERILOG_FILE VGA_driver.v
set_global_assignment -name VERILOG_FILE test_VGA_TB.v
set_global_assignment -name VERILOG_FILE buffer_ram_dp.v
set_global_assignment -name VERILOG_FILE test_VGA.v
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test_VGA_TB
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test_VGA_TB -section_id test_VGA_TB
set_global_assignment -name EDA_TEST_BENCH_FILE test_VGA_TB.v -section_id test_VGA_TB
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name QIP_FILE clock.qip
set_global_assignment -name QIP_FILE clock2.qip
set_global_assignment -name QIP_FILE clock75.qip
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_location_assignment PIN_2 -to VGA_R
set_location_assignment PIN_1 -to VGA_G
set_location_assignment PIN_144 -to VGA_B
set_location_assignment PIN_142 -to VGA_Hsync_n
set_location_assignment PIN_143 -to VGA_Vsync_n
set_location_assignment PIN_23 -to clk
set_location_assignment PIN_72 -to clkout
set_location_assignment PIN_91 -to rst
set_global_assignment -name QIP_FILE clk220.qip
set_location_assignment PIN_58 -to switch[0]
set_location_assignment PIN_59 -to switch[1]
set_location_assignment PIN_60 -to switch[2]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top