

================================================================
== Vitis HLS Report for 'correlation_Pipeline_VITIS_LOOP_41_1_loop_3'
================================================================
* Date:           Sun Jun 23 03:26:52 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.027 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1042|     1042|  5.210 us|  5.210 us|  1042|  1042|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_loop_3  |     1040|     1040|        18|          1|          1|  1024|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.02>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 21 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln41 = store i11 0, i11 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 28 'store' 'store_ln41' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln43 = store i6 0, i6 %j_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 29 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.96ns)   --->   "%icmp_ln41 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 32 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.96ns)   --->   "%add_ln41 = add i11 %indvar_flatten_load, i11 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 33 'add' 'add_ln41' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc61, void %VITIS_LOOP_57_3.preheader.exitStub" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 34 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_1_load = load i6 %j_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 35 'load' 'j_1_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i11 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 36 'load' 'i_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%icmp_ln43 = icmp_eq  i6 %j_1_load, i6 32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 37 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.36ns)   --->   "%select_ln41 = select i1 %icmp_ln43, i6 0, i6 %j_1_load" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 38 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.96ns)   --->   "%add_ln41_1 = add i11 %i_load, i11 32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 39 'add' 'add_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.37ns)   --->   "%select_ln41_1 = select i1 %icmp_ln43, i11 %add_ln41_1, i11 %i_load" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 40 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i11 %select_ln41_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 41 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i6 %select_ln41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 42 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i6 %select_ln41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 43 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.93ns)   --->   "%add_ln44 = add i10 %zext_ln43_1, i10 %trunc_ln41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:44]   --->   Operation 44 'add' 'add_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %add_ln44" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:45]   --->   Operation 45 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_addr_32 = getelementptr i32 %data, i64 0, i64 %zext_ln45" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:45]   --->   Operation 46 'getelementptr' 'data_addr_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.29ns)   --->   "%data_load_32 = load i10 %data_addr_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:45]   --->   Operation 47 'load' 'data_load_32' <Predicate = (!icmp_ln41)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%m_addr = getelementptr i32 %m, i64 0, i64 %zext_ln43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 48 'getelementptr' 'm_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.29ns)   --->   "%m_load = load i5 %m_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 49 'load' 'm_load' <Predicate = (!icmp_ln41)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 50 [1/1] (0.84ns)   --->   "%add_ln43 = add i6 %select_ln41, i6 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 50 'add' 'add_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln41 = store i11 %add_ln41, i11 %indvar_flatten" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 51 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln41 = store i11 %select_ln41_1, i11 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 52 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.46>
ST_1 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln43 = store i6 %add_ln43, i6 %j_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 53 'store' 'store_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 54 [1/2] (1.29ns)   --->   "%data_load_32 = load i10 %data_addr_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:45]   --->   Operation 54 'load' 'data_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 55 [1/2] (1.29ns)   --->   "%m_load = load i5 %m_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 55 'load' 'm_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i32 %s, i64 0, i64 %zext_ln43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 56 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.29ns)   --->   "%s_load = load i5 %s_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 57 'load' 's_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%d = bitcast i32 %data_load_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:45]   --->   Operation 58 'bitcast' 'd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %m_load" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 59 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [5/5] (3.57ns)   --->   "%d_32 = fsub i32 %d, i32 %bitcast_ln46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 60 'fsub' 'd_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (1.29ns)   --->   "%s_load = load i5 %s_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 61 'load' 's_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 62 [4/5] (3.57ns)   --->   "%d_32 = fsub i32 %d, i32 %bitcast_ln46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 62 'fsub' 'd_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %s_load" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 63 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [4/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln47, i32 2.54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 64 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.57>
ST_5 : Operation 65 [3/5] (3.57ns)   --->   "%d_32 = fsub i32 %d, i32 %bitcast_ln46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 65 'fsub' 'd_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [3/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln47, i32 2.54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 66 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.57>
ST_6 : Operation 67 [2/5] (3.57ns)   --->   "%d_32 = fsub i32 %d, i32 %bitcast_ln46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 67 'fsub' 'd_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [2/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln47, i32 2.54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 68 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 69 [1/5] (3.57ns)   --->   "%d_32 = fsub i32 %d, i32 %bitcast_ln46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 69 'fsub' 'd_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln47, i32 2.54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 70 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 71 [10/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 71 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 72 [9/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 72 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 73 [8/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 73 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 74 [7/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 74 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 75 [6/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 75 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 76 [5/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 76 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 77 [4/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 77 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 78 [3/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 78 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 79 [2/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 79 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 80 [1/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 80 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_loop_3_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 83 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %d_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:48]   --->   Operation 84 'bitcast' 'bitcast_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 85 [1/1] (1.29ns)   --->   "%store_ln48 = store i32 %bitcast_ln48, i10 %data_addr_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:48]   --->   Operation 85 'store' 'store_ln48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc58" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 86 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.027ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln41', HLS-benchmarks/C-Slow/correlation/correlation.cpp:41) of constant 0 on local variable 'i', HLS-benchmarks/C-Slow/correlation/correlation.cpp:41 [11]  (0.460 ns)
	'load' operation 11 bit ('i_load', HLS-benchmarks/C-Slow/correlation/correlation.cpp:41) on local variable 'i', HLS-benchmarks/C-Slow/correlation/correlation.cpp:41 [21]  (0.000 ns)
	'add' operation 11 bit ('add_ln41_1', HLS-benchmarks/C-Slow/correlation/correlation.cpp:41) [26]  (0.965 ns)
	'select' operation 11 bit ('select_ln41_1', HLS-benchmarks/C-Slow/correlation/correlation.cpp:41) [27]  (0.371 ns)
	'add' operation 10 bit ('add_ln44', HLS-benchmarks/C-Slow/correlation/correlation.cpp:44) [32]  (0.933 ns)
	'getelementptr' operation 10 bit ('data_addr_32', HLS-benchmarks/C-Slow/correlation/correlation.cpp:45) [34]  (0.000 ns)
	'load' operation 32 bit ('data_load_32', HLS-benchmarks/C-Slow/correlation/correlation.cpp:45) on array 'data' [35]  (1.297 ns)

 <State 2>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('data_load_32', HLS-benchmarks/C-Slow/correlation/correlation.cpp:45) on array 'data' [35]  (1.297 ns)

 <State 3>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:46) [40]  (3.579 ns)

 <State 4>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:46) [40]  (3.579 ns)

 <State 5>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:46) [40]  (3.579 ns)

 <State 6>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:46) [40]  (3.579 ns)

 <State 7>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:46) [40]  (3.579 ns)

 <State 8>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:47) [45]  (3.644 ns)

 <State 9>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:47) [45]  (3.644 ns)

 <State 10>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:47) [45]  (3.644 ns)

 <State 11>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:47) [45]  (3.644 ns)

 <State 12>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:47) [45]  (3.644 ns)

 <State 13>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:47) [45]  (3.644 ns)

 <State 14>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:47) [45]  (3.644 ns)

 <State 15>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:47) [45]  (3.644 ns)

 <State 16>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:47) [45]  (3.644 ns)

 <State 17>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('d', HLS-benchmarks/C-Slow/correlation/correlation.cpp:47) [45]  (3.644 ns)

 <State 18>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln48', HLS-benchmarks/C-Slow/correlation/correlation.cpp:48) of variable 'bitcast_ln48', HLS-benchmarks/C-Slow/correlation/correlation.cpp:48 on array 'data' [47]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
