{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701239443303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701239443308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 14:30:43 2023 " "Processing started: Wed Nov 29 14:30:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701239443308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701239443308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LedDotMatrixDisplay -c LedDotMatrixDisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off LedDotMatrixDisplay -c LedDotMatrixDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701239443308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701239444001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701239444001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddotmatrixdisplay.v 3 3 " "Found 3 design units, including 3 entities, in source file leddotmatrixdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LedDotMatrixDisplay " "Found entity 1: LedDotMatrixDisplay" {  } { { "LedDotMatrixDisplay.v" "" { Text "C:/Code/Experiment on Digital System/lab10/LedDotMatrixDisplay.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701239451587 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrequencyDivider " "Found entity 2: FrequencyDivider" {  } { { "LedDotMatrixDisplay.v" "" { Text "C:/Code/Experiment on Digital System/lab10/LedDotMatrixDisplay.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701239451587 ""} { "Info" "ISGN_ENTITY_NAME" "3 DotMatrixDisplayController " "Found entity 3: DotMatrixDisplayController" {  } { { "LedDotMatrixDisplay.v" "" { Text "C:/Code/Experiment on Digital System/lab10/LedDotMatrixDisplay.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701239451587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701239451587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LedDotMatrixDisplay " "Elaborating entity \"LedDotMatrixDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701239451620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:u_frequency_divider " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:u_frequency_divider\"" {  } { { "LedDotMatrixDisplay.v" "u_frequency_divider" { Text "C:/Code/Experiment on Digital System/lab10/LedDotMatrixDisplay.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701239451623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplayController DotMatrixDisplayController:u_dot_matrix_display_controller " "Elaborating entity \"DotMatrixDisplayController\" for hierarchy \"DotMatrixDisplayController:u_dot_matrix_display_controller\"" {  } { { "LedDotMatrixDisplay.v" "u_dot_matrix_display_controller" { Text "C:/Code/Experiment on Digital System/lab10/LedDotMatrixDisplay.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701239451626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LedDotMatrixDisplay.v(80) " "Verilog HDL assignment warning at LedDotMatrixDisplay.v(80): truncated value with size 32 to match size of target (3)" {  } { { "LedDotMatrixDisplay.v" "" { Text "C:/Code/Experiment on Digital System/lab10/LedDotMatrixDisplay.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701239451627 "|LedDotMatrixDisplay|DotMatrixDisplayController:u_dot_matrix_display_controller"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701239452025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701239452244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701239452244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701239452283 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701239452283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701239452283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701239452283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701239452294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 14:30:52 2023 " "Processing ended: Wed Nov 29 14:30:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701239452294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701239452294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701239452294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701239452294 ""}
