{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654424639434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654424639435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 05:23:59 2022 " "Processing started: Sun Jun 05 05:23:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654424639435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1654424639435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PDUA -c PDUA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PDUA -c PDUA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1654424639435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1654424640493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1654424640493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pdua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PDUA-PDUA_ctrl " "Found design unit 1: PDUA-PDUA_ctrl" {  } { { "PDUA.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652377 ""} { "Info" "ISGN_ENTITY_NAME" "1 PDUA " "Found entity 1: PDUA" {  } { { "PDUA.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-rtl " "Found design unit 1: add_sub-rtl" {  } { { "add_sub.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/add_sub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652384 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652389 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_unit-RTL " "Found design unit 1: Control_unit-RTL" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652396 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flag_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_register-rtl " "Found design unit 1: flag_register-rtl" {  } { { "flag_register.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/flag_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652402 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_register " "Found entity 1: flag_register" {  } { { "flag_register.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/flag_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-gatelevel " "Found design unit 1: full_adder-gatelevel" {  } { { "full_adder.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652407 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INT_REG-RTL " "Found design unit 1: INT_REG-RTL" {  } { { "INT_REG.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/INT_REG.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652414 ""} { "Info" "ISGN_ENTITY_NAME" "1 INT_REG " "Found entity 1: INT_REG" {  } { { "INT_REG.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/INT_REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-rtl " "Found design unit 1: IR-rtl" {  } { { "IR.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/IR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652420 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-rtl " "Found design unit 1: MAR-rtl" {  } { { "MAR.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/MAR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652425 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/MAR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-RTL " "Found design unit 1: MDR-RTL" {  } { { "MDR.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/MDR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652432 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/MDR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_adder-rtl " "Found design unit 1: nbit_adder-rtl" {  } { { "nbit_adder.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/nbit_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652438 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_adder " "Found entity 1: nbit_adder" {  } { { "nbit_adder.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/nbit_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processing_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processing_unit-rtl " "Found design unit 1: processing_unit-rtl" {  } { { "processing_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/processing_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652444 ""} { "Info" "ISGN_ENTITY_NAME" "1 processing_unit " "Found entity 1: processing_unit" {  } { { "processing_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/processing_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Bank-rtl " "Found design unit 1: Register_Bank-rtl" {  } { { "Register_Bank.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/Register_Bank.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Bank " "Found entity 1: Register_Bank" {  } { { "Register_Bank.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/Register_Bank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shif_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shif_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shif_unit-rtl " "Found design unit 1: shif_unit-rtl" {  } { { "shif_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/shif_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652456 ""} { "Info" "ISGN_ENTITY_NAME" "1 shif_unit " "Found entity 1: shif_unit" {  } { { "shif_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/shif_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spram-rtl " "Found design unit 1: spram-rtl" {  } { { "spram.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/spram.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652463 ""} { "Info" "ISGN_ENTITY_NAME" "1 spram " "Found entity 1: spram" {  } { { "spram.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/spram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upc-RTL " "Found design unit 1: upc-RTL" {  } { { "upc.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/upc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652469 ""} { "Info" "ISGN_ENTITY_NAME" "1 upc " "Found entity 1: upc" {  } { { "upc.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/upc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uprogrammemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uprogrammemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uProgramMemory-behavioral " "Found design unit 1: uProgramMemory-behavioral" {  } { { "uProgramMemory.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/uProgramMemory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652475 ""} { "Info" "ISGN_ENTITY_NAME" "1 uProgramMemory " "Found entity 1: uProgramMemory" {  } { { "uProgramMemory.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/uProgramMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdua_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pdua_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PDUA_tb-testbench " "Found design unit 1: PDUA_tb-testbench" {  } { { "PDUA_tb.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652482 ""} { "Info" "ISGN_ENTITY_NAME" "1 PDUA_tb " "Found entity 1: PDUA_tb" {  } { { "PDUA_tb.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654424652482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654424652482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PDUA " "Elaborating entity \"PDUA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1654424652584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iom PDUA.vhd(53) " "Verilog HDL or VHDL warning at PDUA.vhd(53): object \"iom\" assigned a value but never read" {  } { { "PDUA.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652586 "|PDUA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:ir_component " "Elaborating entity \"IR\" for hierarchy \"IR:ir_component\"" {  } { { "PDUA.vhd" "ir_component" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Bank Register_Bank:register_bank_component " "Elaborating entity \"Register_Bank\" for hierarchy \"Register_Bank:register_bank_component\"" {  } { { "PDUA.vhd" "register_bank_component" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:mar_component " "Elaborating entity \"MAR\" for hierarchy \"MAR:mar_component\"" {  } { { "PDUA.vhd" "mar_component" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:mdr_component " "Elaborating entity \"MDR\" for hierarchy \"MDR:mdr_component\"" {  } { { "PDUA.vhd" "mdr_component" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652655 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena MDR.vhd(23) " "Verilog HDL or VHDL warning at MDR.vhd(23): object \"ena\" assigned a value but never read" {  } { { "MDR.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/MDR.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652657 "|PDUA|MDR:mdr_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst MDR.vhd(24) " "Verilog HDL or VHDL warning at MDR.vhd(24): object \"rst\" assigned a value but never read" {  } { { "MDR.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/MDR.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652657 "|PDUA|MDR:mdr_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk MDR.vhd(25) " "Verilog HDL or VHDL warning at MDR.vhd(25): object \"clk\" assigned a value but never read" {  } { { "MDR.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/MDR.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652657 "|PDUA|MDR:mdr_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spram spram:spram_component " "Elaborating entity \"spram\" for hierarchy \"spram:spram_component\"" {  } { { "PDUA.vhd" "spram_component" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit Control_unit:Control_Unit_component " "Elaborating entity \"Control_unit\" for hierarchy \"Control_unit:Control_Unit_component\"" {  } { { "PDUA.vhd" "Control_Unit_component" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652663 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir_en control_unit.vhd(30) " "Verilog HDL or VHDL warning at control_unit.vhd(30): object \"ir_en\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652664 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mar_en control_unit.vhd(31) " "Verilog HDL or VHDL warning at control_unit.vhd(31): object \"mar_en\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bank_wr_en control_unit.vhd(32) " "Verilog HDL or VHDL warning at control_unit.vhd(32): object \"bank_wr_en\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selop control_unit.vhd(33) " "Verilog HDL or VHDL warning at control_unit.vhd(33): object \"selop\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt control_unit.vhd(34) " "Verilog HDL or VHDL warning at control_unit.vhd(34): object \"shamt\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdr_en control_unit.vhd(35) " "Verilog HDL or VHDL warning at control_unit.vhd(35): object \"mdr_en\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdr_alu_n control_unit.vhd(36) " "Verilog HDL or VHDL warning at control_unit.vhd(36): object \"mdr_alu_n\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BusB_addr control_unit.vhd(37) " "Verilog HDL or VHDL warning at control_unit.vhd(37): object \"BusB_addr\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BusC_addr control_unit.vhd(38) " "Verilog HDL or VHDL warning at control_unit.vhd(38): object \"BusC_addr\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_rdn control_unit.vhd(39) " "Verilog HDL or VHDL warning at control_unit.vhd(39): object \"wr_rdn\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enaf control_unit.vhd(40) " "Verilog HDL or VHDL warning at control_unit.vhd(40): object \"enaf\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iom control_unit.vhd(41) " "Verilog HDL or VHDL warning at control_unit.vhd(41): object \"iom\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir_clr control_unit.vhd(42) " "Verilog HDL or VHDL warning at control_unit.vhd(42): object \"ir_clr\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_clr control_unit.vhd(45) " "Verilog HDL or VHDL warning at control_unit.vhd(45): object \"int_clr\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] control_unit.vhd(119) " "Inferred latch for \"d\[0\]\" at control_unit.vhd(119)" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] control_unit.vhd(119) " "Inferred latch for \"d\[1\]\" at control_unit.vhd(119)" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] control_unit.vhd(119) " "Inferred latch for \"d\[2\]\" at control_unit.vhd(119)" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load control_unit.vhd(110) " "Inferred latch for \"load\" at control_unit.vhd(110)" {  } { { "control_unit.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654424652665 "|PDUA|Control_unit:Control_Unit_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upc Control_unit:Control_Unit_component\|upc:upc_component " "Elaborating entity \"upc\" for hierarchy \"Control_unit:Control_Unit_component\|upc:upc_component\"" {  } { { "control_unit.vhd" "upc_component" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub Control_unit:Control_Unit_component\|add_sub:add_sub_component " "Elaborating entity \"add_sub\" for hierarchy \"Control_unit:Control_Unit_component\|add_sub:add_sub_component\"" {  } { { "control_unit.vhd" "add_sub_component" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_adder Control_unit:Control_Unit_component\|add_sub:add_sub_component\|nbit_adder:adder " "Elaborating entity \"nbit_adder\" for hierarchy \"Control_unit:Control_Unit_component\|add_sub:add_sub_component\|nbit_adder:adder\"" {  } { { "add_sub.vhd" "adder" { Text "C:/Users/juan/Desktop/PDUA_Final/add_sub.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Control_unit:Control_Unit_component\|add_sub:add_sub_component\|nbit_adder:adder\|full_adder:\\adder:2:BITN:BN " "Elaborating entity \"full_adder\" for hierarchy \"Control_unit:Control_Unit_component\|add_sub:add_sub_component\|nbit_adder:adder\|full_adder:\\adder:2:BITN:BN\"" {  } { { "nbit_adder.vhd" "\\adder:2:BITN:BN" { Text "C:/Users/juan/Desktop/PDUA_Final/nbit_adder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uProgramMemory Control_unit:Control_Unit_component\|uProgramMemory:uProgramMemory_component " "Elaborating entity \"uProgramMemory\" for hierarchy \"Control_unit:Control_Unit_component\|uProgramMemory:uProgramMemory_component\"" {  } { { "control_unit.vhd" "uProgramMemory_component" { Text "C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT_REG INT_REG:INT_REG_COMPONENT " "Elaborating entity \"INT_REG\" for hierarchy \"INT_REG:INT_REG_COMPONENT\"" {  } { { "PDUA.vhd" "INT_REG_COMPONENT" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652692 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ena INT_REG.vhd(19) " "VHDL Signal Declaration warning at INT_REG.vhd(19): used implicit default value for signal \"ena\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "INT_REG.vhd" "" { Text "C:/Users/juan/Desktop/PDUA_Final/INT_REG.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1654424652693 "|PDUA|INT_REG:INT_REG_COMPONENT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_component " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_component\"" {  } { { "PDUA.vhd" "ALU_component" { Text "C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_unit ALU:ALU_component\|processing_unit:Processing_unit " "Elaborating entity \"processing_unit\" for hierarchy \"ALU:ALU_component\|processing_unit:Processing_unit\"" {  } { { "ALU.vhd" "Processing_unit" { Text "C:/Users/juan/Desktop/PDUA_Final/ALU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub ALU:ALU_component\|processing_unit:Processing_unit\|add_sub:AplusB " "Elaborating entity \"add_sub\" for hierarchy \"ALU:ALU_component\|processing_unit:Processing_unit\|add_sub:AplusB\"" {  } { { "processing_unit.vhd" "AplusB" { Text "C:/Users/juan/Desktop/PDUA_Final/processing_unit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_adder ALU:ALU_component\|processing_unit:Processing_unit\|add_sub:AplusB\|nbit_adder:adder " "Elaborating entity \"nbit_adder\" for hierarchy \"ALU:ALU_component\|processing_unit:Processing_unit\|add_sub:AplusB\|nbit_adder:adder\"" {  } { { "add_sub.vhd" "adder" { Text "C:/Users/juan/Desktop/PDUA_Final/add_sub.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_register ALU:ALU_component\|flag_register:flag_register " "Elaborating entity \"flag_register\" for hierarchy \"ALU:ALU_component\|flag_register:flag_register\"" {  } { { "ALU.vhd" "flag_register" { Text "C:/Users/juan/Desktop/PDUA_Final/ALU.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shif_unit ALU:ALU_component\|shif_unit:shif_unit " "Elaborating entity \"shif_unit\" for hierarchy \"ALU:ALU_component\|shif_unit:shif_unit\"" {  } { { "ALU.vhd" "shif_unit" { Text "C:/Users/juan/Desktop/PDUA_Final/ALU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654424652769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654424652971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 05:24:12 2022 " "Processing ended: Sun Jun 05 05:24:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654424652971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654424652971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654424652971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1654424652971 ""}
