/*
 * hal_pinmux.c- Sigmastar
 *
 * Copyright (c) [2019~2020] SigmaStar Technology.
 *
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License version 2 for more details.
 *
 */

#include <gpio_os.h>
#include <hal_gpio.h>
#include <padmux.h>
#include <gpio.h>

#define BASE_RIU_PA GPIO_IO_ADDRESS(BASE_REG_RIU_PA)

#define PM_PADTOP_BANK 0x003F00
#define CHIPTOP_BANK   0x101E00
#define PADTOP_BANK    0x103C00
#define PADGPIO_BANK   0x103E00
#define PM_SAR_BANK    0x001400
#define PADGPIO2_BANK  0x110400
#define PMSLEEP_BANK   0x000E00
#define TZMISC_BANK    0x11FE00

#define _GPIO_W_WORD(addr, val)                           \
    {                                                     \
        (*(volatile u16*)(uintptr_t)(addr)) = (u16)(val); \
    }
#define _GPIO_W_WORD_MASK(addr, val, mask)                                                                             \
    {                                                                                                                  \
        (*(volatile u16*)(uintptr_t)(addr)) = ((*(volatile u16*)(uintptr_t)(addr)) & ~(mask)) | ((u16)(val) & (mask)); \
    }
#define _GPIO_R_BYTE(addr)            (*(volatile u8*)(uintptr_t)(addr))
#define _GPIO_R_WORD_MASK(addr, mask) ((*(volatile u16*)(uintptr_t)(addr)) & (mask))

#define GET_BASE_ADDR_BY_BANK(x, y) ((x) + ((y) << 1))
#define _RIUA_8BIT(bank, offset)    GET_BASE_ADDR_BY_BANK(BASE_RIU_PA, bank) + (((offset) & ~1) << 1) + ((offset)&1)
#define _RIUA_16BIT(bank, offset)   GET_BASE_ADDR_BY_BANK(BASE_RIU_PA, bank) + ((offset) << 2)

// PADMUX MASK MARCO START
#define REG_I2C2_MODE                0x10
#define REG_I2C2_MODE_MASK           BIT4 | BIT5
#define REG_EJ_MODE                  0x60
#define REG_EJ_MODE_MASK             BIT7 | BIT8
#define REG_TEST_IN_MODE             0x12
#define REG_TEST_IN_MODE_MASK        BIT0 | BIT1
#define REG_TEST_OUT_MODE            0x12
#define REG_TEST_OUT_MODE_MASK       BIT4 | BIT5
#define REG_I2C0_MODE                0x6f
#define REG_I2C0_MODE_MASK           BIT0 | BIT1 | BIT2
#define REG_I2C1_MODE                0x53
#define REG_I2C1_MODE_MASK           BIT0 | BIT1
#define REG_I2C1_1TO2_MODE           0x3e
#define REG_I2C1_1TO2_MODE_MASK      BIT0
#define REG_MSPI0_MODE               0x6c
#define REG_MSPI0_MODE_MASK          BIT4 | BIT5 | BIT6
#define REG_MSPI0_CZ1_MODE           0x6c
#define REG_MSPI0_CZ1_MODE_MASK      BIT0 | BIT1
#define REG_FUART_MODE               0x6e
#define REG_FUART_MODE_MASK          BIT8 | BIT9 | BIT10
#define REG_FUART_2W_MODE            0x6e
#define REG_FUART_2W_MODE_MASK       BIT12 | BIT13 | BIT14
#define REG_UART0_MODE               0x6d
#define REG_UART0_MODE_MASK          BIT0 | BIT1
#define REG_UART1_MODE               0x6d
#define REG_UART1_MODE_MASK          BIT4 | BIT5
#define REG_SD0_BOOT_MODE            0x7a
#define REG_SD0_BOOT_MODE_MASK       BIT0
#define REG_EMMC4B_BOOT_MODE         0x61
#define REG_EMMC4B_BOOT_MODE_MASK    BIT12
#define REG_EMMC4B_MODE              0x61
#define REG_EMMC4B_MODE_MASK         BIT10 | BIT11
#define REG_EMMC_RST_MODE            0x61
#define REG_EMMC_RST_MODE_MASK       BIT8 | BIT9
#define REG_SD0_MODE                 0x61
#define REG_SD0_MODE_MASK            BIT0 | BIT1
#define REG_SD0_CDZ_MODE             0x61
#define REG_SD0_CDZ_MODE_MASK        BIT4 | BIT5
#define REG_SD0_RSTN_MODE            0x67
#define REG_SD0_RSTN_MODE_MASK       BIT11 | BIT12
#define REG_ETH_MODE                 0x6e
#define REG_ETH_MODE_MASK            BIT0 | BIT1
#define REG_ETH_LED_MODE             0x6f
#define REG_ETH_LED_MODE_MASK        BIT8 | BIT9
#define REG_I2S_MCK_MODE             0x62
#define REG_I2S_MCK_MODE_MASK        BIT0 | BIT1
#define REG_I2S_RX_MODE              0x46
#define REG_I2S_RX_MODE_MASK         BIT0 | BIT1
#define REG_I2S_TX_MODE              0x46
#define REG_I2S_TX_MODE_MASK         BIT4 | BIT5
#define REG_I2S_RXTX_MODE            0x46
#define REG_I2S_RXTX_MODE_MASK       BIT8 | BIT9
#define REG_DMIC_2CH_MODE            0x79
#define REG_DMIC_2CH_MODE_MASK       BIT8 | BIT9 | BIT10
#define REG_SR0_MIPI_MODE            0x69
#define REG_SR0_MIPI_MODE_MASK       BIT0 | BIT1 | BIT2
#define REG_SR00_MCLK_MODE           0x6a
#define REG_SR00_MCLK_MODE_MASK      BIT0 | BIT1
#define REG_SR01_MCLK_MODE           0x6a
#define REG_SR01_MCLK_MODE_MASK      BIT2 | BIT3
#define REG_SR00_RST_MODE            0x54
#define REG_SR00_RST_MODE_MASK       BIT0 | BIT1
#define REG_SR01_RST_MODE            0x54
#define REG_SR01_RST_MODE_MASK       BIT2 | BIT3
#define REG_TTL16_MODE               0x78
#define REG_TTL16_MODE_MASK          BIT0 | BIT1
#define REG_BT656_OUT_MODE           0x60
#define REG_BT656_OUT_MODE_MASK      BIT4
#define REG_PWM0_MODE                0x65
#define REG_PWM0_MODE_MASK           BIT0 | BIT1 | BIT2
#define REG_PWM1_MODE                0x65
#define REG_PWM1_MODE_MASK           BIT4 | BIT5 | BIT6
#define REG_PWM2_MODE                0x65
#define REG_PWM2_MODE_MASK           BIT8 | BIT9 | BIT10
#define REG_PWM3_MODE                0x65
#define REG_PWM3_MODE_MASK           BIT12 | BIT13 | BIT14
#define REG_PWM4_MODE                0x66
#define REG_PWM4_MODE_MASK           BIT0 | BIT1 | BIT2
#define REG_PWM5_MODE                0x66
#define REG_PWM5_MODE_MASK           BIT4 | BIT5 | BIT6
#define REG_PWM6_MODE                0x66
#define REG_PWM6_MODE_MASK           BIT8 | BIT9 | BIT10
#define REG_PWM7_MODE                0x66
#define REG_PWM7_MODE_MASK           BIT12 | BIT13 | BIT14
#define REG_OTP_TEST                 0x64
#define REG_OTP_TEST_MASK            BIT8
#define REG_QSPI_MODE                0x7d
#define REG_QSPI_MODE_MASK           BIT8
#define REG_QSPICSZ2_MODE            0x7d
#define REG_QSPICSZ2_MODE_MASK       BIT0
#define REG_PM_CM4_EJ_MODE           0x58
#define REG_PM_CM4_EJ_MODE_MASK      BIT0 | BIT1
#define REG_PM_TEST_MODE             0x5f
#define REG_PM_TEST_MODE_MASK        BIT0 | BIT1
#define REG_PM_PSPI0_MODE            0x5a
#define REG_PM_PSPI0_MODE_MASK       BIT0 | BIT1
#define REG_PM_PSPI0_SLAVE_MODE      0x5b
#define REG_PM_PSPI0_SLAVE_MODE_MASK BIT0 | BIT1
#define REG_PM_PSPI0_CS_MODE         0x5a
#define REG_PM_PSPI0_CS_MODE_MASK    BIT4 | BIT5
#define REG_PM_FUART_MODE            0x59
#define REG_PM_FUART_MODE_MASK       BIT0 | BIT1
#define REG_PM_FUART_2W_MODE         0x59
#define REG_PM_FUART_2W_MODE_MASK    BIT4 | BIT5 | BIT6
#define REG_PM_FUART1_2W_MODE        0x59
#define REG_PM_FUART1_2W_MODE_MASK   BIT12 | BIT13
#define REG_PM_UART0_MODE            0x59
#define REG_PM_UART0_MODE_MASK       BIT8 | BIT9 | BIT10
#define REG_PM_IR_IN_MODE            0x62
#define REG_PM_IR_IN_MODE_MASK       BIT0 | BIT1
#define REG_PM_INT_O_MODE            0x50
#define REG_PM_INT_O_MODE_MASK       BIT8 | BIT9 | BIT10
#define REG_PM_SDIO_MODE             0x52
#define REG_PM_SDIO_MODE_MASK        BIT8 | BIT9
#define REG_PM_SDIO_CDZ_MODE         0x52
#define REG_PM_SDIO_CDZ_MODE_MASK    BIT12 | BIT13 | BIT14
#define REG_PM_SDIO_RSTN_MODE        0x52
#define REG_PM_SDIO_RSTN_MODE_MASK   BIT4 | BIT5 | BIT6
#define REG_PM_PWM0_MODE             0x51
#define REG_PM_PWM0_MODE_MASK        BIT0 | BIT1 | BIT2
#define REG_PM_PWM1_MODE             0x51
#define REG_PM_PWM1_MODE_MASK        BIT4 | BIT5 | BIT6
#define REG_PM_PWM2_MODE             0x51
#define REG_PM_PWM2_MODE_MASK        BIT8 | BIT9 | BIT10
#define REG_PM_PWM3_MODE             0x51
#define REG_PM_PWM3_MODE_MASK        BIT12 | BIT13 | BIT14
#define REG_PM_PIR_DIRLK0_MODE       0x5c
#define REG_PM_PIR_DIRLK0_MODE_MASK  BIT0 | BIT1
#define REG_PM_PIR_DIRLK1_MODE       0x5c
#define REG_PM_PIR_DIRLK1_MODE_MASK  BIT4 | BIT5
#define REG_PM_PIR_DIRLK2_MODE       0x5c
#define REG_PM_PIR_DIRLK2_MODE_MASK  BIT8 | BIT9
#define REG_PM_PIR_DIRLK3_MODE       0x5c
#define REG_PM_PIR_DIRLK3_MODE_MASK  BIT12 | BIT13 | BIT14 | BIT15
#define REG_PM_PIR_SERIAL0_MODE      0x5b
#define REG_PM_PIR_SERIAL0_MODE_MASK BIT8 | BIT9
#define REG_PM_PIR_SERIAL1_MODE      0x5b
#define REG_PM_PIR_SERIAL1_MODE_MASK BIT10 | BIT11
#define REG_PM_PIR_SERIAL2_MODE      0x5b
#define REG_PM_PIR_SERIAL2_MODE_MASK BIT12 | BIT13
#define REG_PM_I2CM0_MODE            0x50
#define REG_PM_I2CM0_MODE_MASK       BIT0 | BIT1 | BIT2
#define REG_PM_SSI_MODE              0x5e
#define REG_PM_SSI_MODE_MASK         BIT0 | BIT1 | BIT2
#define REG_PM_SSI_CS_MODE           0x5e
#define REG_PM_SSI_CS_MODE_MASK      BIT4 | BIT5
#define REG_PM_SR_RST_MODE           0x4f
#define REG_PM_SR_RST_MODE_MASK      BIT4 | BIT5
#define REG_PM_MCLK_MODE             0x4f
#define REG_PM_MCLK_MODE_MASK        BIT0 | BIT1
#define REG_PM_SR_PDN_MODE           0x4f
#define REG_PM_SR_PDN_MODE_MASK      BIT8 | BIT9
#define REG_PM_PAD_EXT_MODE0         0x74
#define REG_PM_PAD_EXT_MODE0_MASK    BIT0
#define REG_PM_PAD_EXT_MODE1         0x74
#define REG_PM_PAD_EXT_MODE1_MASK    BIT1
#define REG_PM_PAD_EXT_MODE2         0x74
#define REG_PM_PAD_EXT_MODE2_MASK    BIT2
#define REG_PM_PAD_EXT_MODE3         0x74
#define REG_PM_PAD_EXT_MODE3_MASK    BIT3
#define REG_PM_PAD_EXT_MODE4         0x74
#define REG_PM_PAD_EXT_MODE4_MASK    BIT4
#define REG_PM_PAD_EXT_MODE5         0x74
#define REG_PM_PAD_EXT_MODE5_MASK    BIT5
#define REG_PM_PAD_EXT_MODE6         0x74
#define REG_PM_PAD_EXT_MODE6_MASK    BIT6
#define REG_PM_PAD_EXT_MODE7         0x74
#define REG_PM_PAD_EXT_MODE7_MASK    BIT7
#define REG_PM_PAD_EXT_MODE8         0x74
#define REG_PM_PAD_EXT_MODE8_MASK    BIT8
#define REG_PM_PAD_EXT_MODE9         0x74
#define REG_PM_PAD_EXT_MODE9_MASK    BIT9
#define REG_PM_PAD_EXT_MODE10        0x74
#define REG_PM_PAD_EXT_MODE10_MASK   BIT10
#define REG_PM_PAD_EXT_MODE11        0x74
#define REG_PM_PAD_EXT_MODE11_MASK   BIT11
#define REG_PM_PAD_EXT_MODE12        0x74
#define REG_PM_PAD_EXT_MODE12_MASK   BIT12
#define REG_PM_PAD_EXT_MODE13        0x74
#define REG_PM_PAD_EXT_MODE13_MASK   BIT13
#define REG_PM_PAD_EXT_MODE14        0x74
#define REG_PM_PAD_EXT_MODE14_MASK   BIT14
#define REG_PM_PAD_EXT_MODE15        0x74
#define REG_PM_PAD_EXT_MODE15_MASK   BIT15
#define REG_PM_PAD_EXT_MODE16        0x75
#define REG_PM_PAD_EXT_MODE16_MASK   BIT0
#define REG_PM_PAD_EXT_MODE17        0x75
#define REG_PM_PAD_EXT_MODE17_MASK   BIT1
#define REG_PM_PAD_EXT_MODE18        0x75
#define REG_PM_PAD_EXT_MODE18_MASK   BIT2
#define REG_PM_PAD_EXT_MODE19        0x75
#define REG_PM_PAD_EXT_MODE19_MASK   BIT3
#define REG_PM_PAD_EXT_MODE20        0x75
#define REG_PM_PAD_EXT_MODE20_MASK   BIT4
#define REG_PM_PAD_EXT_MODE21        0x75
#define REG_PM_PAD_EXT_MODE21_MASK   BIT5
#define REG_PM_PAD_EXT_MODE22        0x75
#define REG_PM_PAD_EXT_MODE22_MASK   BIT6
#define REG_PM_PAD_EXT_MODE23        0x75
#define REG_PM_PAD_EXT_MODE23_MASK   BIT7
#define REG_PM_PAD_EXT_MODE24        0x75
#define REG_PM_PAD_EXT_MODE24_MASK   BIT8
#define REG_PM_PAD_EXT_MODE25        0x75
#define REG_PM_PAD_EXT_MODE25_MASK   BIT9
#define REG_PM_PAD_EXT_MODE26        0x75
#define REG_PM_PAD_EXT_MODE26_MASK   BIT10
#define REG_PM_PAD_EXT_MODE27        0x75
#define REG_PM_PAD_EXT_MODE27_MASK   BIT11
#define REG_PM_PAD_EXT_MODE28        0x75
#define REG_PM_PAD_EXT_MODE28_MASK   BIT12
#define REG_PM_PAD_EXT_MODE29        0x75
#define REG_PM_PAD_EXT_MODE29_MASK   BIT13
#define REG_PM_PAD_EXT_MODE30        0x75
#define REG_PM_PAD_EXT_MODE30_MASK   BIT14
#define REG_PM_PAD_EXT_MODE31        0x75
#define REG_PM_PAD_EXT_MODE31_MASK   BIT15
#define REG_PM_PAD_EXT_MODE32        0x76
#define REG_PM_PAD_EXT_MODE32_MASK   BIT0
#define REG_PM_PAD_EXT_MODE33        0x76
#define REG_PM_PAD_EXT_MODE33_MASK   BIT1
#define REG_PM_PAD_EXT_MODE34        0x76
#define REG_PM_PAD_EXT_MODE34_MASK   BIT2
#define REG_PM_PAD_EXT_MODE35        0x76
#define REG_PM_PAD_EXT_MODE35_MASK   BIT3
#define REG_PM_PAD_EXT_MODE36        0x76
#define REG_PM_PAD_EXT_MODE36_MASK   BIT4
#define REG_PM_PAD_EXT_MODE37        0x76
#define REG_PM_PAD_EXT_MODE37_MASK   BIT5
#define REG_PM_PAD_EXT_MODE38        0x76
#define REG_PM_PAD_EXT_MODE38_MASK   BIT6
#define REG_PM_PAD_EXT_MODE39        0x76
#define REG_PM_PAD_EXT_MODE39_MASK   BIT7
#define REG_PM_PAD_EXT_MODE40        0x76
#define REG_PM_PAD_EXT_MODE40_MASK   BIT8
#define REG_PM_PAD_EXT_MODE41        0x76
#define REG_PM_PAD_EXT_MODE41_MASK   BIT9
#define REG_PM_PAD_EXT_MODE42        0x76
#define REG_PM_PAD_EXT_MODE42_MASK   BIT10
#define REG_PM_PAD_EXT_MODE43        0x76
#define REG_PM_PAD_EXT_MODE43_MASK   BIT11
#define REG_PM_PAD_EXT_MODE44        0x76
#define REG_PM_PAD_EXT_MODE44_MASK   BIT12
#define REG_PM_PAD_EXT_MODE45        0x76
#define REG_PM_PAD_EXT_MODE45_MASK   BIT13
#define REG_PM_PAD_EXT_MODE46        0x76
#define REG_PM_PAD_EXT_MODE46_MASK   BIT14
#define REG_PM_PAD_EXT_MODE47        0x76
#define REG_PM_PAD_EXT_MODE47_MASK   BIT15
#define REG_PM_PAD_EXT_MODE48        0x77
#define REG_PM_PAD_EXT_MODE48_MASK   BIT0
#define REG_PM_PAD_EXT_MODE49        0x77
#define REG_PM_PAD_EXT_MODE49_MASK   BIT1
#define REG_PM_PAD_EXT_MODE50        0x77
#define REG_PM_PAD_EXT_MODE50_MASK   BIT2
#define REG_PM_PAD_EXT_MODE51        0x77
#define REG_PM_PAD_EXT_MODE51_MASK   BIT3
#define REG_PM_UART_GPIO_EN          0x77
#define REG_PM_UART_GPIO_EN_MASK     BIT4
// PADMUX MASK MARCO END

#define REG_I2C1_SDA_GPIO_MODE             0x00
#define REG_I2C1_SDA_GPIO_MODE_MASK        BIT3
#define REG_SR_RST0_GPIO_MODE              0x01
#define REG_SR_RST0_GPIO_MODE_MASK         BIT3
#define REG_SR_MCLK0_GPIO_MODE             0x02
#define REG_SR_MCLK0_GPIO_MODE_MASK        BIT3
#define REG_I2C1_SCL_GPIO_MODE             0x03
#define REG_I2C1_SCL_GPIO_MODE_MASK        BIT3
#define REG_SR_RST1_GPIO_MODE              0x04
#define REG_SR_RST1_GPIO_MODE_MASK         BIT3
#define REG_SR_MCLK1_GPIO_MODE             0x05
#define REG_SR_MCLK1_GPIO_MODE_MASK        BIT3
#define REG_I2C2_SCL_GPIO_MODE             0x06
#define REG_I2C2_SCL_GPIO_MODE_MASK        BIT3
#define REG_I2C2_SDA_GPIO_MODE             0x07
#define REG_I2C2_SDA_GPIO_MODE_MASK        BIT3
#define REG_GPIO0_GPIO_MODE                0x08
#define REG_GPIO0_GPIO_MODE_MASK           BIT3
#define REG_GPIO1_GPIO_MODE                0x09
#define REG_GPIO1_GPIO_MODE_MASK           BIT3
#define REG_GPIO2_GPIO_MODE                0x0A
#define REG_GPIO2_GPIO_MODE_MASK           BIT3
#define REG_GPIO3_GPIO_MODE                0x0B
#define REG_GPIO3_GPIO_MODE_MASK           BIT3
#define REG_GPIO4_GPIO_MODE                0x0C
#define REG_GPIO4_GPIO_MODE_MASK           BIT3
#define REG_GPIO5_GPIO_MODE                0x0D
#define REG_GPIO5_GPIO_MODE_MASK           BIT3
#define REG_GPIO6_GPIO_MODE                0x0E
#define REG_GPIO6_GPIO_MODE_MASK           BIT3
#define REG_GPIO7_GPIO_MODE                0x0F
#define REG_GPIO7_GPIO_MODE_MASK           BIT3
#define REG_GPIO8_GPIO_MODE                0x10
#define REG_GPIO8_GPIO_MODE_MASK           BIT3
#define REG_GPIO9_GPIO_MODE                0x11
#define REG_GPIO9_GPIO_MODE_MASK           BIT3
#define REG_GPIO10_GPIO_MODE               0x12
#define REG_GPIO10_GPIO_MODE_MASK          BIT3
#define REG_GPIO11_GPIO_MODE               0x13
#define REG_GPIO11_GPIO_MODE_MASK          BIT3
#define REG_SD0_CDZ_GPIO_MODE              0x14
#define REG_SD0_CDZ_GPIO_MODE_MASK         BIT3
#define REG_SD0_D1_GPIO_MODE               0x15
#define REG_SD0_D1_GPIO_MODE_MASK          BIT3
#define REG_SD0_D0_GPIO_MODE               0x16
#define REG_SD0_D0_GPIO_MODE_MASK          BIT3
#define REG_SD0_CLK_GPIO_MODE              0x17
#define REG_SD0_CLK_GPIO_MODE_MASK         BIT3
#define REG_SD0_CMD_GPIO_MODE              0x18
#define REG_SD0_CMD_GPIO_MODE_MASK         BIT3
#define REG_SD0_D3_GPIO_MODE               0x19
#define REG_SD0_D3_GPIO_MODE_MASK          BIT3
#define REG_SD0_D2_GPIO_MODE               0x1A
#define REG_SD0_D2_GPIO_MODE_MASK          BIT3
#define REG_FUART_RTS_GPIO_MODE            0x1B
#define REG_FUART_RTS_GPIO_MODE_MASK       BIT3
#define REG_FUART_CTS_GPIO_MODE            0x1C
#define REG_FUART_CTS_GPIO_MODE_MASK       BIT3
#define REG_FUART_RX_GPIO_MODE             0x1D
#define REG_FUART_RX_GPIO_MODE_MASK        BIT3
#define REG_FUART_TX_GPIO_MODE             0x1E
#define REG_FUART_TX_GPIO_MODE_MASK        BIT3
#define REG_MSPI_CZ_GPIO_MODE              0x1F
#define REG_MSPI_CZ_GPIO_MODE_MASK         BIT3
#define REG_MSPI_DO_GPIO_MODE              0x20
#define REG_MSPI_DO_GPIO_MODE_MASK         BIT3
#define REG_MSPI_DI_GPIO_MODE              0x21
#define REG_MSPI_DI_GPIO_MODE_MASK         BIT3
#define REG_MSPI_CK_GPIO_MODE              0x22
#define REG_MSPI_CK_GPIO_MODE_MASK         BIT3
#define REG_SPI0_DO_GPIO_MODE              0x23
#define REG_SPI0_DO_GPIO_MODE_MASK         BIT3
#define REG_SPI0_DI_GPIO_MODE              0x24
#define REG_SPI0_DI_GPIO_MODE_MASK         BIT3
#define REG_SPI0_HLD_GPIO_MODE             0x25
#define REG_SPI0_HLD_GPIO_MODE_MASK        BIT3
#define REG_SPI0_WPZ_GPIO_MODE             0x26
#define REG_SPI0_WPZ_GPIO_MODE_MASK        BIT3
#define REG_SPI0_CZ_GPIO_MODE              0x27
#define REG_SPI0_CZ_GPIO_MODE_MASK         BIT3
#define REG_SPI0_CK_GPIO_MODE              0x28
#define REG_SPI0_CK_GPIO_MODE_MASK         BIT3
#define REG_I2C0_SDA_GPIO_MODE             0x29
#define REG_I2C0_SDA_GPIO_MODE_MASK        BIT3
#define REG_I2C0_SCL_GPIO_MODE             0x2A
#define REG_I2C0_SCL_GPIO_MODE_MASK        BIT3
#define REG_PM_GPIO12_GPIO_MODE            0x00
#define REG_PM_GPIO12_GPIO_MODE_MASK       BIT3
#define REG_PM_GPIO11_GPIO_MODE            0x01
#define REG_PM_GPIO11_GPIO_MODE_MASK       BIT3
#define REG_PM_UART_TX_GPIO_MODE           0x02
#define REG_PM_UART_TX_GPIO_MODE_MASK      BIT3
#define REG_PM_UART_RX_GPIO_MODE           0x03
#define REG_PM_UART_RX_GPIO_MODE_MASK      BIT3
#define REG_PM_PSPI0_INT_GPIO_MODE         0x04
#define REG_PM_PSPI0_INT_GPIO_MODE_MASK    BIT3
#define REG_PM_PSPI0_DI_GPIO_MODE          0x05
#define REG_PM_PSPI0_DI_GPIO_MODE_MASK     BIT3
#define REG_PM_PSPI0_DO_GPIO_MODE          0x06
#define REG_PM_PSPI0_DO_GPIO_MODE_MASK     BIT3
#define REG_PM_PSPI0_CK_GPIO_MODE          0x07
#define REG_PM_PSPI0_CK_GPIO_MODE_MASK     BIT3
#define REG_PM_PSPI0_CZ_GPIO_MODE          0x08
#define REG_PM_PSPI0_CZ_GPIO_MODE_MASK     BIT3
#define REG_PM_GPIO10_GPIO_MODE            0x09
#define REG_PM_GPIO10_GPIO_MODE_MASK       BIT3
#define REG_PM_GPIO9_GPIO_MODE             0x0A
#define REG_PM_GPIO9_GPIO_MODE_MASK        BIT3
#define REG_PM_GPIO8_GPIO_MODE             0x0B
#define REG_PM_GPIO8_GPIO_MODE_MASK        BIT3
#define REG_PM_GPIO7_GPIO_MODE             0x0C
#define REG_PM_GPIO7_GPIO_MODE_MASK        BIT3
#define REG_PM_PWM3_GPIO_MODE              0x0D
#define REG_PM_PWM3_GPIO_MODE_MASK         BIT3
#define REG_PM_PWM2_GPIO_MODE              0x0E
#define REG_PM_PWM2_GPIO_MODE_MASK         BIT3
#define REG_PM_PWM1_GPIO_MODE              0x0F
#define REG_PM_PWM1_GPIO_MODE_MASK         BIT3
#define REG_PM_PWM0_GPIO_MODE              0x10
#define REG_PM_PWM0_GPIO_MODE_MASK         BIT3
#define REG_PM_GPIO6_GPIO_MODE             0x11
#define REG_PM_GPIO6_GPIO_MODE_MASK        BIT3
#define REG_PM_GPIO5_GPIO_MODE             0x12
#define REG_PM_GPIO5_GPIO_MODE_MASK        BIT3
#define REG_PM_GPIO4_GPIO_MODE             0x13
#define REG_PM_GPIO4_GPIO_MODE_MASK        BIT3
#define REG_PM_UART2_TX_GPIO_MODE          0x14
#define REG_PM_UART2_TX_GPIO_MODE_MASK     BIT3
#define REG_PM_UART2_RX_GPIO_MODE          0x15
#define REG_PM_UART2_RX_GPIO_MODE_MASK     BIT3
#define REG_PM_I2C_CLK_GPIO_MODE           0x16
#define REG_PM_I2C_CLK_GPIO_MODE_MASK      BIT3
#define REG_PM_I2C_SDA_GPIO_MODE           0x17
#define REG_PM_I2C_SDA_GPIO_MODE_MASK      BIT3
#define REG_PM_SDIO_INT_GPIO_MODE          0x18
#define REG_PM_SDIO_INT_GPIO_MODE_MASK     BIT3
#define REG_PM_GPIO3_GPIO_MODE             0x19
#define REG_PM_GPIO3_GPIO_MODE_MASK        BIT3
#define REG_PM_GPIO2_GPIO_MODE             0x1A
#define REG_PM_GPIO2_GPIO_MODE_MASK        BIT3
#define REG_PM_GPIO1_GPIO_MODE             0x1B
#define REG_PM_GPIO1_GPIO_MODE_MASK        BIT3
#define REG_PM_GPIO0_GPIO_MODE             0x1C
#define REG_PM_GPIO0_GPIO_MODE_MASK        BIT3
#define REG_PM_SDIO_D1_GPIO_MODE           0x1D
#define REG_PM_SDIO_D1_GPIO_MODE_MASK      BIT3
#define REG_PM_SDIO_D0_GPIO_MODE           0x1E
#define REG_PM_SDIO_D0_GPIO_MODE_MASK      BIT3
#define REG_PM_SDIO_CLK_GPIO_MODE          0x1F
#define REG_PM_SDIO_CLK_GPIO_MODE_MASK     BIT3
#define REG_PM_SDIO_CMD_GPIO_MODE          0x20
#define REG_PM_SDIO_CMD_GPIO_MODE_MASK     BIT3
#define REG_PM_SDIO_D3_GPIO_MODE           0x21
#define REG_PM_SDIO_D3_GPIO_MODE_MASK      BIT3
#define REG_PM_SDIO_D2_GPIO_MODE           0x22
#define REG_PM_SDIO_D2_GPIO_MODE_MASK      BIT3
#define REG_PM_FUART_RTS_GPIO_MODE         0x23
#define REG_PM_FUART_RTS_GPIO_MODE_MASK    BIT3
#define REG_PM_FUART_CTS_GPIO_MODE         0x24
#define REG_PM_FUART_CTS_GPIO_MODE_MASK    BIT3
#define REG_PM_FUART_RX_GPIO_MODE          0x25
#define REG_PM_FUART_RX_GPIO_MODE_MASK     BIT3
#define REG_PM_FUART_TX_GPIO_MODE          0x26
#define REG_PM_FUART_TX_GPIO_MODE_MASK     BIT3
#define REG_PM_HSRAM_GPIO0_GPIO_MODE       0x27
#define REG_PM_HSRAM_GPIO0_GPIO_MODE_MASK  BIT3
#define REG_PM_HSRAM_GPIO1_GPIO_MODE       0x28
#define REG_PM_HSRAM_GPIO1_GPIO_MODE_MASK  BIT3
#define REG_PM_HSRAM_GPIO2_GPIO_MODE       0x29
#define REG_PM_HSRAM_GPIO2_GPIO_MODE_MASK  BIT3
#define REG_PM_HSRAM_GPIO3_GPIO_MODE       0x2A
#define REG_PM_HSRAM_GPIO3_GPIO_MODE_MASK  BIT3
#define REG_PM_HSRAM_GPIO4_GPIO_MODE       0x2B
#define REG_PM_HSRAM_GPIO4_GPIO_MODE_MASK  BIT3
#define REG_PM_HSRAM_GPIO5_GPIO_MODE       0x2C
#define REG_PM_HSRAM_GPIO5_GPIO_MODE_MASK  BIT3
#define REG_PM_HSRAM_GPIO6_GPIO_MODE       0x2D
#define REG_PM_HSRAM_GPIO6_GPIO_MODE_MASK  BIT3
#define REG_PM_HSRAM_GPIO7_GPIO_MODE       0x2E
#define REG_PM_HSRAM_GPIO7_GPIO_MODE_MASK  BIT3
#define REG_PM_HSRAM_GPIO8_GPIO_MODE       0x2F
#define REG_PM_HSRAM_GPIO8_GPIO_MODE_MASK  BIT3
#define REG_PM_HSRAM_GPIO9_GPIO_MODE       0x30
#define REG_PM_HSRAM_GPIO9_GPIO_MODE_MASK  BIT3
#define REG_PM_HSRAM_GPIO10_GPIO_MODE      0x31
#define REG_PM_HSRAM_GPIO10_GPIO_MODE_MASK BIT3
#define REG_PM_HSRAM_GPIO11_GPIO_MODE      0x32
#define REG_PM_HSRAM_GPIO11_GPIO_MODE_MASK BIT3
#define REG_PM_HSRAM_GPIO12_GPIO_MODE      0x33
#define REG_PM_HSRAM_GPIO12_GPIO_MODE_MASK BIT3
#define REG_PM_SAR_GPIO0_GPIO_MODE         0x11
#define REG_PM_SAR_GPIO0_GPIO_MODE_MASK    BIT0
#define REG_PM_SAR_GPIO1_GPIO_MODE         0x11
#define REG_PM_SAR_GPIO1_GPIO_MODE_MASK    BIT1
#define REG_PM_SAR_GPIO2_GPIO_MODE         0x11
#define REG_PM_SAR_GPIO2_GPIO_MODE_MASK    BIT2
#define REG_PM_SAR_GPIO3_GPIO_MODE         0x11
#define REG_PM_SAR_GPIO3_GPIO_MODE_MASK    BIT3
#define REG_PM_SAR_GPIO4_GPIO_MODE         0x11
#define REG_PM_SAR_GPIO4_GPIO_MODE_MASK    BIT4
#define REG_OUTN_RX0_CH5_GPIO_MODE         0x5F
#define REG_OUTN_RX0_CH5_GPIO_MODE_MASK    BIT3
#define REG_OUTP_RX0_CH5_GPIO_MODE         0x60
#define REG_OUTP_RX0_CH5_GPIO_MODE_MASK    BIT3
#define REG_OUTN_RX0_CH4_GPIO_MODE         0x61
#define REG_OUTN_RX0_CH4_GPIO_MODE_MASK    BIT3
#define REG_OUTP_RX0_CH4_GPIO_MODE         0x62
#define REG_OUTP_RX0_CH4_GPIO_MODE_MASK    BIT3
#define REG_OUTN_RX0_CH3_GPIO_MODE         0x63
#define REG_OUTN_RX0_CH3_GPIO_MODE_MASK    BIT3
#define REG_OUTP_RX0_CH3_GPIO_MODE         0x64
#define REG_OUTP_RX0_CH3_GPIO_MODE_MASK    BIT3
#define REG_OUTN_RX0_CH2_GPIO_MODE         0x65
#define REG_OUTN_RX0_CH2_GPIO_MODE_MASK    BIT3
#define REG_OUTP_RX0_CH2_GPIO_MODE         0x66
#define REG_OUTP_RX0_CH2_GPIO_MODE_MASK    BIT3
#define REG_OUTN_RX0_CH1_GPIO_MODE         0x67
#define REG_OUTN_RX0_CH1_GPIO_MODE_MASK    BIT3
#define REG_OUTP_RX0_CH1_GPIO_MODE         0x68
#define REG_OUTP_RX0_CH1_GPIO_MODE_MASK    BIT3
#define REG_OUTN_RX0_CH0_GPIO_MODE         0x69
#define REG_OUTN_RX0_CH0_GPIO_MODE_MASK    BIT3
#define REG_OUTP_RX0_CH0_GPIO_MODE         0x6A
#define REG_OUTP_RX0_CH0_GPIO_MODE_MASK    BIT3
#define REG_ENG_TEST0_GPIO_MODE            0x6B
#define REG_ENG_TEST0_GPIO_MODE_MASK       BIT3

/* for misc pad which must be added by hand start */
#define REG_GMII_SEL_MODE 0x0c
#define REG_GMII_SEL_MASK BIT0
/* for misc pad which must be added by hand end */

#define ENABLE_CHECK_ALL_PAD_CONFLICT 1

typedef struct hal_gpio_st_padmux
{
    u16 pad_id;
    u32 base;
    u16 offset;
    u16 mask;
    u16 val;
    u16 mode;
} hal_gpio_st_padmux_info;

typedef struct hal_gpio_st_padmode
{
    u8  pad_name[32];
    u64 mode_riu;
    u16 mode_mask;
    u16 mode_val;
} hal_gpio_st_padmode_info;

typedef struct hal_gpio_st_pad_check
{
    u16 base;
    u16 offset;
    u16 mask;
    u16 val;
    u16 regval;
} hal_gpio_st_pad_check_info;

typedef struct hal_gpio_st_pad_checkVal
{
    u8                           infocount;
    struct hal_gpio_st_pad_check infos[64];
} hal_gpio_st_pad_check_v;

typedef struct hal_gpio_st_padmux_entry
{
    u32                            size;
    const hal_gpio_st_padmux_info* padmux;
} hal_gpio_st_padmux_en;

static s32 pad_mode_recoder[GPIO_NR] = {[0 ... GPIO_NR - 1] = PINMUX_FOR_UNKNOWN_MODE};
//==============================================================================
//
//                              VARIABLES
//
//==============================================================================

hal_gpio_st_pad_check_v m_hal_gpio_st_pad_checkVal;

const hal_gpio_st_padmux_info i2c1_sda_tbl[] = {
    {PAD_I2C1_SDA, PADGPIO_BANK, REG_I2C1_SDA_GPIO_MODE, REG_I2C1_SDA_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C1_SDA, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT0, PINMUX_FOR_I2C1_MODE_1},
    {PAD_I2C1_SDA, PADTOP_BANK, REG_I2C1_1TO2_MODE, REG_I2C1_1TO2_MODE_MASK, BIT0, PINMUX_FOR_I2C1_1TO2_MODE_1},
    {PAD_I2C1_SDA, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info sr_rst0_tbl[] = {
    {PAD_SR_RST0, PADGPIO_BANK, REG_SR_RST0_GPIO_MODE, REG_SR_RST0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_RST0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR_RST0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR_RST0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SR_RST0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR_RST0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_RST0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_RST0, PADTOP_BANK, REG_SR01_MCLK_MODE, REG_SR01_MCLK_MODE_MASK, BIT3, PINMUX_FOR_SR01_MCLK_MODE_2},
    {PAD_SR_RST0, PADTOP_BANK, REG_SR00_RST_MODE, REG_SR00_RST_MODE_MASK, BIT0, PINMUX_FOR_SR00_RST_MODE_1},
    {PAD_SR_RST0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info sr_mclk0_tbl[] = {
    {PAD_SR_MCLK0, PADGPIO_BANK, REG_SR_MCLK0_GPIO_MODE, REG_SR_MCLK0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_MCLK0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR_MCLK0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR_MCLK0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SR_MCLK0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR_MCLK0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_MCLK0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_MCLK0, PADTOP_BANK, REG_SR00_MCLK_MODE, REG_SR00_MCLK_MODE_MASK, BIT0, PINMUX_FOR_SR00_MCLK_MODE_1},
    {PAD_SR_MCLK0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info i2c1_scl_tbl[] = {
    {PAD_I2C1_SCL, PADGPIO_BANK, REG_I2C1_SCL_GPIO_MODE, REG_I2C1_SCL_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C1_SCL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_I2C1_SCL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_I2C1_SCL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_I2C1_SCL, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_I2C1_SCL, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_I2C1_SCL, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT0, PINMUX_FOR_I2C1_MODE_1},
    {PAD_I2C1_SCL, PADTOP_BANK, REG_I2C1_1TO2_MODE, REG_I2C1_1TO2_MODE_MASK, BIT0, PINMUX_FOR_I2C1_1TO2_MODE_1},
    {PAD_I2C1_SCL, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info sr_rst1_tbl[] = {
    {PAD_SR_RST1, PADGPIO_BANK, REG_SR_RST1_GPIO_MODE, REG_SR_RST1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_RST1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR_RST1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR_RST1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR_RST1, PADTOP_BANK, REG_DMIC_2CH_MODE, REG_DMIC_2CH_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_DMIC_2CH_MODE_3},
    {PAD_SR_RST1, PADTOP_BANK, REG_SR01_RST_MODE, REG_SR01_RST_MODE_MASK, BIT2, PINMUX_FOR_SR01_RST_MODE_1},
    {PAD_SR_RST1, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT2, PINMUX_FOR_PWM0_MODE_4},
    {PAD_SR_RST1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info sr_mclk1_tbl[] = {
    {PAD_SR_MCLK1, PADGPIO_BANK, REG_SR_MCLK1_GPIO_MODE, REG_SR_MCLK1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_MCLK1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR_MCLK1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR_MCLK1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR_MCLK1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_MCLK1, PADTOP_BANK, REG_DMIC_2CH_MODE, REG_DMIC_2CH_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_DMIC_2CH_MODE_3},
    {PAD_SR_MCLK1, PADTOP_BANK, REG_SR01_MCLK_MODE, REG_SR01_MCLK_MODE_MASK, BIT2, PINMUX_FOR_SR01_MCLK_MODE_1},
    {PAD_SR_MCLK1, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT5, PINMUX_FOR_PWM1_MODE_2},
    {PAD_SR_MCLK1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info i2c2_scl_tbl[] = {
    {PAD_I2C2_SCL, PADGPIO_BANK, REG_I2C2_SCL_GPIO_MODE, REG_I2C2_SCL_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
#ifdef CONFIG_OPTEE
    {PAD_I2C2_SCL, TZMISC_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT4, PINMUX_FOR_I2C2_MODE_1},
#endif
    {PAD_I2C2_SCL, PADTOP_BANK, REG_I2C1_1TO2_MODE, REG_I2C1_1TO2_MODE_MASK, BIT0, PINMUX_FOR_I2C1_1TO2_MODE_1},
    {PAD_I2C2_SCL, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info i2c2_sda_tbl[] = {
    {PAD_I2C2_SDA, PADGPIO_BANK, REG_I2C2_SDA_GPIO_MODE, REG_I2C2_SDA_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
#ifdef CONFIG_OPTEE
    {PAD_I2C2_SDA, TZMISC_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT4, PINMUX_FOR_I2C2_MODE_1},
#endif
    {PAD_I2C2_SDA, PADTOP_BANK, REG_I2C1_1TO2_MODE, REG_I2C1_1TO2_MODE_MASK, BIT0, PINMUX_FOR_I2C1_1TO2_MODE_1},
    {PAD_I2C2_SDA, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
    {PAD_I2C2_SDA, PADTOP_BANK, REG_QSPICSZ2_MODE, REG_QSPICSZ2_MODE_MASK, BIT0, PINMUX_FOR_QSPICSZ2_MODE_1},
};
const hal_gpio_st_padmux_info gpio0_tbl[] = {
    {PAD_GPIO0, PADGPIO_BANK, REG_GPIO0_GPIO_MODE, REG_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO0, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1, PINMUX_FOR_I2C0_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_FUART_2W_MODE_3},
    {PAD_GPIO0, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1, PINMUX_FOR_UART0_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_SD0_CDZ_MODE, REG_SD0_CDZ_MODE_MASK, BIT5, PINMUX_FOR_SD0_CDZ_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_SD0_RSTN_MODE, REG_SD0_RSTN_MODE_MASK, BIT11, PINMUX_FOR_SD0_RSTN_MODE_1},
    {PAD_GPIO0, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO0, PADTOP_BANK, REG_DMIC_2CH_MODE, REG_DMIC_2CH_MODE_MASK, BIT9, PINMUX_FOR_DMIC_2CH_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO0, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT0, PINMUX_FOR_PWM0_MODE_1},
    {PAD_GPIO0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info gpio1_tbl[] = {
    {PAD_GPIO1, PADGPIO_BANK, REG_GPIO1_GPIO_MODE, REG_GPIO1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO1, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1, PINMUX_FOR_I2C0_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_FUART_2W_MODE_3},
    {PAD_GPIO1, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1, PINMUX_FOR_UART0_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_EMMC4B_BOOT_MODE, REG_EMMC4B_BOOT_MODE_MASK, BIT12, PINMUX_FOR_EMMC4B_BOOT_MODE_1},
    {PAD_GPIO1, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT10, PINMUX_FOR_EMMC4B_MODE_1},
    {PAD_GPIO1, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT1, PINMUX_FOR_SD0_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO1, PADTOP_BANK, REG_DMIC_2CH_MODE, REG_DMIC_2CH_MODE_MASK, BIT9, PINMUX_FOR_DMIC_2CH_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO1, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT4, PINMUX_FOR_PWM1_MODE_1},
    {PAD_GPIO1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info gpio2_tbl[] = {
    {PAD_GPIO2, PADGPIO_BANK, REG_GPIO2_GPIO_MODE, REG_GPIO2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO2, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_MSPI0_MODE_3},
    {PAD_GPIO2, PADTOP_BANK, REG_EMMC4B_BOOT_MODE, REG_EMMC4B_BOOT_MODE_MASK, BIT12, PINMUX_FOR_EMMC4B_BOOT_MODE_1},
    {PAD_GPIO2, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT10, PINMUX_FOR_EMMC4B_MODE_1},
    {PAD_GPIO2, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT1, PINMUX_FOR_SD0_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO2, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT9, PINMUX_FOR_I2S_RXTX_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO2, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PWM2_MODE_3},
    {PAD_GPIO2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info gpio3_tbl[] = {
    {PAD_GPIO3, PADGPIO_BANK, REG_GPIO3_GPIO_MODE, REG_GPIO3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO3, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_MSPI0_MODE_3},
    {PAD_GPIO3, PADTOP_BANK, REG_EMMC4B_BOOT_MODE, REG_EMMC4B_BOOT_MODE_MASK, BIT12, PINMUX_FOR_EMMC4B_BOOT_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT10, PINMUX_FOR_EMMC4B_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT1, PINMUX_FOR_SD0_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT9, PINMUX_FOR_I2S_RXTX_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT12, PINMUX_FOR_PWM3_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info gpio4_tbl[] = {
    {PAD_GPIO4, PADGPIO_BANK, REG_GPIO4_GPIO_MODE, REG_GPIO4_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
#ifdef CONFIG_OPTEE
    {PAD_GPIO4, TZMISC_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_I2C2_MODE_3},
#endif
    {PAD_GPIO4, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_MSPI0_MODE_3},
    {PAD_GPIO4, PADTOP_BANK, REG_EMMC4B_BOOT_MODE, REG_EMMC4B_BOOT_MODE_MASK, BIT12, PINMUX_FOR_EMMC4B_BOOT_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT10, PINMUX_FOR_EMMC4B_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT1, PINMUX_FOR_SD0_MODE_2},
    {PAD_GPIO4, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT9, PINMUX_FOR_I2S_RXTX_MODE_2},
    {PAD_GPIO4, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO4, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT0, PINMUX_FOR_PWM4_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info gpio5_tbl[] = {
    {PAD_GPIO5, PADGPIO_BANK, REG_GPIO5_GPIO_MODE, REG_GPIO5_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
#ifdef CONFIG_OPTEE
    {PAD_GPIO5, TZMISC_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_I2C2_MODE_3},
#endif
    {PAD_GPIO5, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_MSPI0_MODE_3},
    {PAD_GPIO5, PADTOP_BANK, REG_EMMC4B_BOOT_MODE, REG_EMMC4B_BOOT_MODE_MASK, BIT12, PINMUX_FOR_EMMC4B_BOOT_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT10, PINMUX_FOR_EMMC4B_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT1, PINMUX_FOR_SD0_MODE_2},
    {PAD_GPIO5, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT9, PINMUX_FOR_I2S_RXTX_MODE_2},
    {PAD_GPIO5, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO5, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_PWM5_MODE_3},
    {PAD_GPIO5, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info gpio6_tbl[] = {
    {PAD_GPIO6, PADGPIO_BANK, REG_GPIO6_GPIO_MODE, REG_GPIO6_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO6, PADTOP_BANK, REG_MSPI0_CZ1_MODE, REG_MSPI0_CZ1_MODE_MASK, BIT1, PINMUX_FOR_MSPI0_CZ1_MODE_2},
    {PAD_GPIO6, PADTOP_BANK, REG_EMMC4B_BOOT_MODE, REG_EMMC4B_BOOT_MODE_MASK, BIT12, PINMUX_FOR_EMMC4B_BOOT_MODE_1},
    {PAD_GPIO6, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT10, PINMUX_FOR_EMMC4B_MODE_1},
    {PAD_GPIO6, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT1, PINMUX_FOR_SD0_MODE_2},
    {PAD_GPIO6, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO6, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO6, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO6, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_GPIO6, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PWM6_MODE_3},
};
const hal_gpio_st_padmux_info gpio7_tbl[] = {
    {PAD_GPIO7, PADGPIO_BANK, REG_GPIO7_GPIO_MODE, REG_GPIO7_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO7, PADTOP_BANK, REG_EMMC4B_BOOT_MODE, REG_EMMC4B_BOOT_MODE_MASK, BIT12, PINMUX_FOR_EMMC4B_BOOT_MODE_1},
    {PAD_GPIO7, PADTOP_BANK, REG_EMMC_RST_MODE, REG_EMMC_RST_MODE_MASK, BIT8, PINMUX_FOR_EMMC_RST_MODE_1},
    {PAD_GPIO7, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT0, PINMUX_FOR_I2S_MCK_MODE_1},
    {PAD_GPIO7, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO7, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO7, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_GPIO7, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_PWM7_MODE_3},
};
const hal_gpio_st_padmux_info gpio8_tbl[] = {
    {PAD_GPIO8, PADGPIO_BANK, REG_GPIO8_GPIO_MODE, REG_GPIO8_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO8, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1, PINMUX_FOR_I2C1_MODE_2},
    {PAD_GPIO8, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO8, PADTOP_BANK, REG_ETH_LED_MODE, REG_ETH_LED_MODE_MASK, BIT8, PINMUX_FOR_ETH_LED_MODE_1},
    {PAD_GPIO8, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO8, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO8, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_GPIO8, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_PWM7_MODE_5},
};
const hal_gpio_st_padmux_info gpio9_tbl[] = {
    {PAD_GPIO9, PADGPIO_BANK, REG_GPIO9_GPIO_MODE, REG_GPIO9_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO9, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1, PINMUX_FOR_I2C1_MODE_2},
    {PAD_GPIO9, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO9, PADTOP_BANK, REG_ETH_LED_MODE, REG_ETH_LED_MODE_MASK, BIT8, PINMUX_FOR_ETH_LED_MODE_1},
    {PAD_GPIO9, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO9, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO9, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
};
const hal_gpio_st_padmux_info gpio10_tbl[] = {
    {PAD_GPIO10, PADGPIO_BANK, REG_GPIO10_GPIO_MODE, REG_GPIO10_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO10, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO10, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO10, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_GPIO10, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_PWM1_MODE_6},
};
const hal_gpio_st_padmux_info gpio11_tbl[] = {
    {PAD_GPIO11, PADGPIO_BANK, REG_GPIO11_GPIO_MODE, REG_GPIO11_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO11, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO11, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_GPIO11, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
};
const hal_gpio_st_padmux_info sd0_cdz_tbl[] = {
    {PAD_SD0_CDZ, PADGPIO_BANK, REG_SD0_CDZ_GPIO_MODE, REG_SD0_CDZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_CDZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD0_CDZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD0_CDZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD0_CDZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_CDZ, PADTOP_BANK, REG_SD0_BOOT_MODE, REG_SD0_BOOT_MODE_MASK, BIT0, PINMUX_FOR_SD0_BOOT_MODE_1},
    {PAD_SD0_CDZ, PADTOP_BANK, REG_SD0_CDZ_MODE, REG_SD0_CDZ_MODE_MASK, BIT4, PINMUX_FOR_SD0_CDZ_MODE_1},
    {PAD_SD0_CDZ, PADTOP_BANK, REG_SD0_RSTN_MODE, REG_SD0_RSTN_MODE_MASK, BIT12, PINMUX_FOR_SD0_RSTN_MODE_2},
    {PAD_SD0_CDZ, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_SD0_CDZ, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_PWM0_MODE_6},
    {PAD_SD0_CDZ, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info sd0_d1_tbl[] = {
    {PAD_SD0_D1, PADGPIO_BANK, REG_SD0_D1_GPIO_MODE, REG_SD0_D1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD0_D1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD0_D1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD0_D1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_D1, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_SD0_D1, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13, PINMUX_FOR_FUART_2W_MODE_2},
    {PAD_SD0_D1, PADTOP_BANK, REG_SD0_BOOT_MODE, REG_SD0_BOOT_MODE_MASK, BIT0, PINMUX_FOR_SD0_BOOT_MODE_1},
    {PAD_SD0_D1, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_D1, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2S_RXTX_MODE_3},
    {PAD_SD0_D1, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_SD0_D1, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_PWM1_MODE_7},
    {PAD_SD0_D1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info sd0_d0_tbl[] = {
    {PAD_SD0_D0, PADGPIO_BANK, REG_SD0_D0_GPIO_MODE, REG_SD0_D0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD0_D0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_D0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD0_D0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD0_D0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_D0, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT5, PINMUX_FOR_MSPI0_MODE_2},
    {PAD_SD0_D0, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_SD0_D0, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13, PINMUX_FOR_FUART_2W_MODE_2},
    {PAD_SD0_D0, PADTOP_BANK, REG_SD0_BOOT_MODE, REG_SD0_BOOT_MODE_MASK, BIT0, PINMUX_FOR_SD0_BOOT_MODE_1},
    {PAD_SD0_D0, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_D0, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2S_RXTX_MODE_3},
    {PAD_SD0_D0, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_SD0_D0, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_PWM2_MODE_5},
    {PAD_SD0_D0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info sd0_clk_tbl[] = {
    {PAD_SD0_CLK, PADGPIO_BANK, REG_SD0_CLK_GPIO_MODE, REG_SD0_CLK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_CLK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD0_CLK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_CLK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD0_CLK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD0_CLK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_CLK, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT5, PINMUX_FOR_MSPI0_MODE_2},
    {PAD_SD0_CLK, PADTOP_BANK, REG_SD0_BOOT_MODE, REG_SD0_BOOT_MODE_MASK, BIT0, PINMUX_FOR_SD0_BOOT_MODE_1},
    {PAD_SD0_CLK, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_CLK, PADTOP_BANK, REG_DMIC_2CH_MODE, REG_DMIC_2CH_MODE_MASK, BIT8, PINMUX_FOR_DMIC_2CH_MODE_1},
    {PAD_SD0_CLK, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_SD0_CLK, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_PWM3_MODE_3},
    {PAD_SD0_CLK, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info sd0_cmd_tbl[] = {
    {PAD_SD0_CMD, PADGPIO_BANK, REG_SD0_CMD_GPIO_MODE, REG_SD0_CMD_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_CMD, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD0_CMD, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_CMD, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD0_CMD, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD0_CMD, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_CMD, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT5, PINMUX_FOR_MSPI0_MODE_2},
    {PAD_SD0_CMD, PADTOP_BANK, REG_SD0_BOOT_MODE, REG_SD0_BOOT_MODE_MASK, BIT0, PINMUX_FOR_SD0_BOOT_MODE_1},
    {PAD_SD0_CMD, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_CMD, PADTOP_BANK, REG_DMIC_2CH_MODE, REG_DMIC_2CH_MODE_MASK, BIT8, PINMUX_FOR_DMIC_2CH_MODE_1},
    {PAD_SD0_CMD, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_SD0_CMD, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PWM4_MODE_3},
    {PAD_SD0_CMD, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info sd0_d3_tbl[] = {
    {PAD_SD0_D3, PADGPIO_BANK, REG_SD0_D3_GPIO_MODE, REG_SD0_D3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD0_D3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_D3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD0_D3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD0_D3, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT5, PINMUX_FOR_MSPI0_MODE_2},
    {PAD_SD0_D3, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_SD0_D3, PADTOP_BANK, REG_SD0_BOOT_MODE, REG_SD0_BOOT_MODE_MASK, BIT0, PINMUX_FOR_SD0_BOOT_MODE_1},
    {PAD_SD0_D3, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_D3, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2S_RXTX_MODE_3},
    {PAD_SD0_D3, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_SD0_D3, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT6, PINMUX_FOR_PWM5_MODE_4},
    {PAD_SD0_D3, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info sd0_d2_tbl[] = {
    {PAD_SD0_D2, PADGPIO_BANK, REG_SD0_D2_GPIO_MODE, REG_SD0_D2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_D2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD0_D2, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_SD0_D2, PADTOP_BANK, REG_SD0_BOOT_MODE, REG_SD0_BOOT_MODE_MASK, BIT0, PINMUX_FOR_SD0_BOOT_MODE_1},
    {PAD_SD0_D2, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_D2, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2S_RXTX_MODE_3},
    {PAD_SD0_D2, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_SD0_D2, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT8, PINMUX_FOR_PWM6_MODE_1},
    {PAD_SD0_D2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info fuart_rts_tbl[] = {
    {PAD_FUART_RTS, PADGPIO_BANK, REG_FUART_RTS_GPIO_MODE, REG_FUART_RTS_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_RTS, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_RTS, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_RTS, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT4, PINMUX_FOR_UART1_MODE_1},
    {PAD_FUART_RTS, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_FUART_RTS, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_FUART_RTS, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT13, PINMUX_FOR_PWM3_MODE_2},
    {PAD_FUART_RTS, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info fuart_cts_tbl[] = {
    {PAD_FUART_CTS, PADGPIO_BANK, REG_FUART_CTS_GPIO_MODE, REG_FUART_CTS_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_CTS, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_CTS, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_CTS, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT4, PINMUX_FOR_UART1_MODE_1},
    {PAD_FUART_CTS, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT9, PINMUX_FOR_PWM2_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info fuart_rx_tbl[] = {
    {PAD_FUART_RX, PADGPIO_BANK, REG_FUART_RX_GPIO_MODE, REG_FUART_RX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_RX, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_FUART_RX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT12, PINMUX_FOR_FUART_2W_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_FUART_RX, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_FUART_RX, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_PWM1_MODE_3},
    {PAD_FUART_RX, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info fuart_tx_tbl[] = {
    {PAD_FUART_TX, PADGPIO_BANK, REG_FUART_TX_GPIO_MODE, REG_FUART_TX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_TX, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT12, PINMUX_FOR_FUART_2W_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_FUART_TX, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_FUART_TX, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT1, PINMUX_FOR_PWM0_MODE_2},
    {PAD_FUART_TX, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info mspi_cz_tbl[] = {
    {PAD_MSPI_CZ, PADGPIO_BANK, REG_MSPI_CZ_GPIO_MODE, REG_MSPI_CZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_MSPI_CZ, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT4, PINMUX_FOR_MSPI0_MODE_1},
    {PAD_MSPI_CZ, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_MSPI_CZ, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT8, PINMUX_FOR_I2S_RXTX_MODE_1},
    {PAD_MSPI_CZ, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_MSPI_CZ, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT13, PINMUX_FOR_PWM7_MODE_2},
    {PAD_MSPI_CZ, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info mspi_do_tbl[] = {
    {PAD_MSPI_DO, PADGPIO_BANK, REG_MSPI_DO_GPIO_MODE, REG_MSPI_DO_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_MSPI_DO, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT4, PINMUX_FOR_MSPI0_MODE_1},
    {PAD_MSPI_DO, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_MSPI_DO, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT8, PINMUX_FOR_I2S_RXTX_MODE_1},
    {PAD_MSPI_DO, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_MSPI_DO, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT9, PINMUX_FOR_PWM6_MODE_2},
    {PAD_MSPI_DO, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info mspi_di_tbl[] = {
    {PAD_MSPI_DI, PADGPIO_BANK, REG_MSPI_DI_GPIO_MODE, REG_MSPI_DI_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_MSPI_DI, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT4, PINMUX_FOR_MSPI0_MODE_1},
    {PAD_MSPI_DI, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_MSPI_DI, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT8, PINMUX_FOR_I2S_RXTX_MODE_1},
    {PAD_MSPI_DI, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_MSPI_DI, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT5, PINMUX_FOR_PWM5_MODE_2},
    {PAD_MSPI_DI, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info mspi_ck_tbl[] = {
    {PAD_MSPI_CK, PADGPIO_BANK, REG_MSPI_CK_GPIO_MODE, REG_MSPI_CK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_MSPI_CK, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT4, PINMUX_FOR_MSPI0_MODE_1},
    {PAD_MSPI_CK, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_MSPI_CK, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT8, PINMUX_FOR_I2S_RXTX_MODE_1},
    {PAD_MSPI_CK, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_MSPI_CK, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT1, PINMUX_FOR_PWM4_MODE_2},
    {PAD_MSPI_CK, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info spi0_do_tbl[] = {
    {PAD_SPI0_DO, PADGPIO_BANK, REG_SPI0_DO_GPIO_MODE, REG_SPI0_DO_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_DO, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SPI0_DO, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SPI0_DO, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SPI0_DO, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
};
const hal_gpio_st_padmux_info spi0_di_tbl[] = {
    {PAD_SPI0_DI, PADGPIO_BANK, REG_SPI0_DI_GPIO_MODE, REG_SPI0_DI_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_DI, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SPI0_DI, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
};
const hal_gpio_st_padmux_info spi0_hld_tbl[] = {
    {PAD_SPI0_HLD, PADGPIO_BANK, REG_SPI0_HLD_GPIO_MODE, REG_SPI0_HLD_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_HLD, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SPI0_HLD, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SPI0_HLD, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
};
const hal_gpio_st_padmux_info spi0_wpz_tbl[] = {
    {PAD_SPI0_WPZ, PADGPIO_BANK, REG_SPI0_WPZ_GPIO_MODE, REG_SPI0_WPZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_WPZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SPI0_WPZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SPI0_WPZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SPI0_WPZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
};
const hal_gpio_st_padmux_info spi0_cz_tbl[] = {
    {PAD_SPI0_CZ, PADGPIO_BANK, REG_SPI0_CZ_GPIO_MODE, REG_SPI0_CZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_CZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SPI0_CZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SPI0_CZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SPI0_CZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
};
const hal_gpio_st_padmux_info spi0_ck_tbl[] = {
    {PAD_SPI0_CK, PADGPIO_BANK, REG_SPI0_CK_GPIO_MODE, REG_SPI0_CK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_CK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SPI0_CK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
};
const hal_gpio_st_padmux_info i2c0_sda_tbl[] = {
    {PAD_I2C0_SDA, PADGPIO_BANK, REG_I2C0_SDA_GPIO_MODE, REG_I2C0_SDA_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT0, PINMUX_FOR_I2C0_MODE_1},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT6, PINMUX_FOR_PWM1_MODE_4},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info i2c0_scl_tbl[] = {
    {PAD_I2C0_SCL, PADGPIO_BANK, REG_I2C0_SCL_GPIO_MODE, REG_I2C0_SCL_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT0, PINMUX_FOR_I2C0_MODE_1},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PWM0_MODE_3},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info pm_gpio12_tbl[] = {
    {PAD_PM_GPIO12, PM_PADTOP_BANK, REG_PM_GPIO12_GPIO_MODE, REG_PM_GPIO12_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO12, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT4, PINMUX_FOR_I2S_TX_MODE_1},
    {PAD_PM_GPIO12, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT12, PINMUX_FOR_PWM7_MODE_1},
    {PAD_PM_GPIO12, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_GPIO12, PM_PADTOP_BANK, REG_PM_FUART1_2W_MODE, REG_PM_FUART1_2W_MODE_MASK, BIT12,
     PINMUX_FOR_PM_FUART1_2W_MODE_1},
    {PAD_PM_GPIO12, PM_PADTOP_BANK, REG_PM_UART0_MODE, REG_PM_UART0_MODE_MASK, BIT10, PINMUX_FOR_PM_UART0_MODE_4},
    {PAD_PM_GPIO12, PM_PADTOP_BANK, REG_PM_PWM0_MODE, REG_PM_PWM0_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_PM_PWM0_MODE_5},
    {PAD_PM_GPIO12, PM_PADTOP_BANK, REG_PM_PIR_SERIAL0_MODE, REG_PM_PIR_SERIAL0_MODE_MASK, BIT8,
     PINMUX_FOR_PM_PIR_SERIAL0_MODE_1},
    {PAD_PM_GPIO12, PM_PADTOP_BANK, REG_PM_I2CM0_MODE, REG_PM_I2CM0_MODE_MASK, BIT1, PINMUX_FOR_PM_I2CM0_MODE_2},
    {PAD_PM_GPIO12, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE0, REG_PM_PAD_EXT_MODE0_MASK, BIT0,
     PINMUX_FOR_PM_PAD_EXT_MODE0_1},
};
const hal_gpio_st_padmux_info pm_gpio11_tbl[] = {
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_GPIO11_GPIO_MODE, REG_PM_GPIO11_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO11, PADTOP_BANK, REG_SD0_BOOT_MODE, REG_SD0_BOOT_MODE_MASK, BIT0, PINMUX_FOR_SD0_BOOT_MODE_1},
    {PAD_PM_GPIO11, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT4, PINMUX_FOR_I2S_TX_MODE_1},
    {PAD_PM_GPIO11, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_PWM6_MODE_5},
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_PSPI0_CS_MODE, REG_PM_PSPI0_CS_MODE_MASK, BIT4,
     PINMUX_FOR_PM_PSPI0_CS_MODE_1},
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_FUART1_2W_MODE, REG_PM_FUART1_2W_MODE_MASK, BIT12,
     PINMUX_FOR_PM_FUART1_2W_MODE_1},
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_UART0_MODE, REG_PM_UART0_MODE_MASK, BIT10, PINMUX_FOR_PM_UART0_MODE_4},
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_PWM1_MODE, REG_PM_PWM1_MODE_MASK, BIT6, PINMUX_FOR_PM_PWM1_MODE_4},
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_PIR_DIRLK0_MODE, REG_PM_PIR_DIRLK0_MODE_MASK, BIT0,
     PINMUX_FOR_PM_PIR_DIRLK0_MODE_1},
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT12,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_1},
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT13 | BIT12,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_3},
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_I2CM0_MODE, REG_PM_I2CM0_MODE_MASK, BIT1, PINMUX_FOR_PM_I2CM0_MODE_2},
    {PAD_PM_GPIO11, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE1, REG_PM_PAD_EXT_MODE1_MASK, BIT1,
     PINMUX_FOR_PM_PAD_EXT_MODE1_1},
};
const hal_gpio_st_padmux_info pm_uart_tx_tbl[] = {
    {PAD_PM_UART_TX, PM_PADTOP_BANK, REG_PM_UART_TX_GPIO_MODE, REG_PM_UART_TX_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_UART_TX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT0, PINMUX_FOR_UART0_MODE_1},
    {PAD_PM_UART_TX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_UART_TX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_UART_TX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_UART_TX, PM_PADTOP_BANK, REG_PM_UART0_MODE, REG_PM_UART0_MODE_MASK, BIT8, PINMUX_FOR_PM_UART0_MODE_1},
    {PAD_PM_UART_TX, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE2, REG_PM_PAD_EXT_MODE2_MASK, BIT2,
     PINMUX_FOR_PM_PAD_EXT_MODE2_1},
    {PAD_PM_UART_TX, PM_PADTOP_BANK, REG_PM_UART_GPIO_EN, REG_PM_UART_GPIO_EN_MASK, 0, PINMUX_FOR_PM_UART_GPIO_EN_0},
};
const hal_gpio_st_padmux_info pm_uart_rx_tbl[] = {
    {PAD_PM_UART_RX, PM_PADTOP_BANK, REG_PM_UART_RX_GPIO_MODE, REG_PM_UART_RX_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_UART_RX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT0, PINMUX_FOR_UART0_MODE_1},
    {PAD_PM_UART_RX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_UART_RX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_UART_RX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_UART_RX, PM_PADTOP_BANK, REG_PM_UART0_MODE, REG_PM_UART0_MODE_MASK, BIT8, PINMUX_FOR_PM_UART0_MODE_1},
    {PAD_PM_UART_RX, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE3, REG_PM_PAD_EXT_MODE3_MASK, BIT3,
     PINMUX_FOR_PM_PAD_EXT_MODE3_1},
    {PAD_PM_UART_RX, PM_PADTOP_BANK, REG_PM_UART_GPIO_EN, REG_PM_UART_GPIO_EN_MASK, 0, PINMUX_FOR_PM_UART_GPIO_EN_0},
};
const hal_gpio_st_padmux_info pm_pspi0_int_tbl[] = {
    {PAD_PM_PSPI0_INT, PM_PADTOP_BANK, REG_PM_PSPI0_INT_GPIO_MODE, REG_PM_PSPI0_INT_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_PSPI0_INT, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2S_MCK_MODE_3},
    {PAD_PM_PSPI0_INT, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_PSPI0_INT, PM_PADTOP_BANK, REG_PM_INT_O_MODE, REG_PM_INT_O_MODE_MASK, BIT8, PINMUX_FOR_PM_INT_O_MODE_1},
    {PAD_PM_PSPI0_INT, PM_PADTOP_BANK, REG_PM_SDIO_CDZ_MODE, REG_PM_SDIO_CDZ_MODE_MASK, BIT13,
     PINMUX_FOR_PM_SDIO_CDZ_MODE_2},
    {PAD_PM_PSPI0_INT, PM_PADTOP_BANK, REG_PM_SDIO_RSTN_MODE, REG_PM_SDIO_RSTN_MODE_MASK, BIT5,
     PINMUX_FOR_PM_SDIO_RSTN_MODE_2},
    {PAD_PM_PSPI0_INT, PM_PADTOP_BANK, REG_PM_PIR_SERIAL0_MODE, REG_PM_PIR_SERIAL0_MODE_MASK, BIT9 | BIT8,
     PINMUX_FOR_PM_PIR_SERIAL0_MODE_3},
    {PAD_PM_PSPI0_INT, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE4, REG_PM_PAD_EXT_MODE4_MASK, BIT4,
     PINMUX_FOR_PM_PAD_EXT_MODE4_1},
};
const hal_gpio_st_padmux_info pm_pspi0_di_tbl[] = {
    {PAD_PM_PSPI0_DI, PM_PADTOP_BANK, REG_PM_PSPI0_DI_GPIO_MODE, REG_PM_PSPI0_DI_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_PSPI0_DI, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_PM_PSPI0_DI, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2, PINMUX_FOR_I2C0_MODE_4},
    {PAD_PM_PSPI0_DI, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT0, PINMUX_FOR_I2S_RX_MODE_1},
    {PAD_PM_PSPI0_DI, PM_PADTOP_BANK, REG_PM_CM4_EJ_MODE, REG_PM_CM4_EJ_MODE_MASK, BIT0, PINMUX_FOR_PM_CM4_EJ_MODE_1},
    {PAD_PM_PSPI0_DI, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_PSPI0_DI, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_PSPI0_DI, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_PSPI0_DI, PM_PADTOP_BANK, REG_PM_PSPI0_MODE, REG_PM_PSPI0_MODE_MASK, BIT0, PINMUX_FOR_PM_PSPI0_MODE_1},
    {PAD_PM_PSPI0_DI, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PM_SDIO_MODE_3},
    {PAD_PM_PSPI0_DI, PM_PADTOP_BANK, REG_PM_PWM0_MODE, REG_PM_PWM0_MODE_MASK, BIT2, PINMUX_FOR_PM_PWM0_MODE_4},
    {PAD_PM_PSPI0_DI, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE5, REG_PM_PAD_EXT_MODE5_MASK, BIT5,
     PINMUX_FOR_PM_PAD_EXT_MODE5_1},
};
const hal_gpio_st_padmux_info pm_pspi0_do_tbl[] = {
    {PAD_PM_PSPI0_DO, PM_PADTOP_BANK, REG_PM_PSPI0_DO_GPIO_MODE, REG_PM_PSPI0_DO_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_PSPI0_DO, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_PM_PSPI0_DO, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2, PINMUX_FOR_I2C0_MODE_4},
    {PAD_PM_PSPI0_DO, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT4, PINMUX_FOR_I2S_TX_MODE_1},
    {PAD_PM_PSPI0_DO, PM_PADTOP_BANK, REG_PM_CM4_EJ_MODE, REG_PM_CM4_EJ_MODE_MASK, BIT0, PINMUX_FOR_PM_CM4_EJ_MODE_1},
    {PAD_PM_PSPI0_DO, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_PSPI0_DO, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_PSPI0_DO, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_PSPI0_DO, PM_PADTOP_BANK, REG_PM_PSPI0_MODE, REG_PM_PSPI0_MODE_MASK, BIT0, PINMUX_FOR_PM_PSPI0_MODE_1},
    {PAD_PM_PSPI0_DO, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PM_SDIO_MODE_3},
    {PAD_PM_PSPI0_DO, PM_PADTOP_BANK, REG_PM_PWM1_MODE, REG_PM_PWM1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_PM_PWM1_MODE_3},
    {PAD_PM_PSPI0_DO, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE6, REG_PM_PAD_EXT_MODE6_MASK, BIT6,
     PINMUX_FOR_PM_PAD_EXT_MODE6_1},
};
const hal_gpio_st_padmux_info pm_pspi0_ck_tbl[] = {
    {PAD_PM_PSPI0_CK, PM_PADTOP_BANK, REG_PM_PSPI0_CK_GPIO_MODE, REG_PM_PSPI0_CK_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_PSPI0_CK, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_PM_PSPI0_CK, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT0, PINMUX_FOR_I2S_RX_MODE_1},
    {PAD_PM_PSPI0_CK, PADTOP_BANK, REG_DMIC_2CH_MODE, REG_DMIC_2CH_MODE_MASK, BIT10, PINMUX_FOR_DMIC_2CH_MODE_4},
    {PAD_PM_PSPI0_CK, PM_PADTOP_BANK, REG_PM_CM4_EJ_MODE, REG_PM_CM4_EJ_MODE_MASK, BIT0, PINMUX_FOR_PM_CM4_EJ_MODE_1},
    {PAD_PM_PSPI0_CK, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_PSPI0_CK, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_PSPI0_CK, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_PSPI0_CK, PM_PADTOP_BANK, REG_PM_PSPI0_MODE, REG_PM_PSPI0_MODE_MASK, BIT0, PINMUX_FOR_PM_PSPI0_MODE_1},
    {PAD_PM_PSPI0_CK, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PM_SDIO_MODE_3},
    {PAD_PM_PSPI0_CK, PM_PADTOP_BANK, REG_PM_PWM3_MODE, REG_PM_PWM3_MODE_MASK, BIT14, PINMUX_FOR_PM_PWM3_MODE_4},
    {PAD_PM_PSPI0_CK, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE7, REG_PM_PAD_EXT_MODE7_MASK, BIT7,
     PINMUX_FOR_PM_PAD_EXT_MODE7_1},
};
const hal_gpio_st_padmux_info pm_pspi0_cz_tbl[] = {
    {PAD_PM_PSPI0_CZ, PM_PADTOP_BANK, REG_PM_PSPI0_CZ_GPIO_MODE, REG_PM_PSPI0_CZ_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_PSPI0_CZ, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_PM_PSPI0_CZ, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT0, PINMUX_FOR_I2S_RX_MODE_1},
    {PAD_PM_PSPI0_CZ, PADTOP_BANK, REG_DMIC_2CH_MODE, REG_DMIC_2CH_MODE_MASK, BIT10, PINMUX_FOR_DMIC_2CH_MODE_4},
    {PAD_PM_PSPI0_CZ, PM_PADTOP_BANK, REG_PM_CM4_EJ_MODE, REG_PM_CM4_EJ_MODE_MASK, BIT0, PINMUX_FOR_PM_CM4_EJ_MODE_1},
    {PAD_PM_PSPI0_CZ, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_PSPI0_CZ, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_PSPI0_CZ, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_PSPI0_CZ, PM_PADTOP_BANK, REG_PM_PSPI0_MODE, REG_PM_PSPI0_MODE_MASK, BIT0, PINMUX_FOR_PM_PSPI0_MODE_1},
    {PAD_PM_PSPI0_CZ, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PM_SDIO_MODE_3},
    {PAD_PM_PSPI0_CZ, PM_PADTOP_BANK, REG_PM_PWM2_MODE, REG_PM_PWM2_MODE_MASK, BIT9, PINMUX_FOR_PM_PWM2_MODE_2},
    {PAD_PM_PSPI0_CZ, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE8, REG_PM_PAD_EXT_MODE8_MASK, BIT8,
     PINMUX_FOR_PM_PAD_EXT_MODE8_1},
};
const hal_gpio_st_padmux_info pm_gpio10_tbl[] = {
    {PAD_PM_GPIO10, PM_PADTOP_BANK, REG_PM_GPIO10_GPIO_MODE, REG_PM_GPIO10_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO10, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_PM_GPIO10, PM_PADTOP_BANK, REG_PM_CM4_EJ_MODE, REG_PM_CM4_EJ_MODE_MASK, BIT1, PINMUX_FOR_PM_CM4_EJ_MODE_2},
    {PAD_PM_GPIO10, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_GPIO10, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_GPIO10, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_GPIO10, PM_PADTOP_BANK, REG_PM_PSPI0_SLAVE_MODE, REG_PM_PSPI0_SLAVE_MODE_MASK, BIT0,
     PINMUX_FOR_PM_PSPI0_SLAVE_MODE_1},
    {PAD_PM_GPIO10, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PM_SDIO_MODE_3},
    {PAD_PM_GPIO10, PM_PADTOP_BANK, REG_PM_PWM3_MODE, REG_PM_PWM3_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_PM_PWM3_MODE_3},
    {PAD_PM_GPIO10, PM_PADTOP_BANK, REG_PM_PIR_SERIAL1_MODE, REG_PM_PIR_SERIAL1_MODE_MASK, BIT10,
     PINMUX_FOR_PM_PIR_SERIAL1_MODE_1},
    {PAD_PM_GPIO10, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE9, REG_PM_PAD_EXT_MODE9_MASK, BIT9,
     PINMUX_FOR_PM_PAD_EXT_MODE9_1},
};
const hal_gpio_st_padmux_info pm_gpio9_tbl[] = {
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_GPIO9_GPIO_MODE, REG_PM_GPIO9_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO9, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_CM4_EJ_MODE, REG_PM_CM4_EJ_MODE_MASK, BIT1, PINMUX_FOR_PM_CM4_EJ_MODE_2},
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_PSPI0_SLAVE_MODE, REG_PM_PSPI0_SLAVE_MODE_MASK, BIT0,
     PINMUX_FOR_PM_PSPI0_SLAVE_MODE_1},
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PM_SDIO_MODE_3},
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_PWM2_MODE, REG_PM_PWM2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PM_PWM2_MODE_3},
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_PIR_DIRLK1_MODE, REG_PM_PIR_DIRLK1_MODE_MASK, BIT4,
     PINMUX_FOR_PM_PIR_DIRLK1_MODE_1},
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT12,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_1},
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT14 | BIT12,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_5},
    {PAD_PM_GPIO9, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE10, REG_PM_PAD_EXT_MODE10_MASK, BIT10,
     PINMUX_FOR_PM_PAD_EXT_MODE10_1},
};
const hal_gpio_st_padmux_info pm_gpio8_tbl[] = {
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_GPIO8_GPIO_MODE, REG_PM_GPIO8_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO8, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_CM4_EJ_MODE, REG_PM_CM4_EJ_MODE_MASK, BIT1, PINMUX_FOR_PM_CM4_EJ_MODE_2},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_PSPI0_SLAVE_MODE, REG_PM_PSPI0_SLAVE_MODE_MASK, BIT0,
     PINMUX_FOR_PM_PSPI0_SLAVE_MODE_1},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_FUART_MODE_3},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_IR_IN_MODE, REG_PM_IR_IN_MODE_MASK, BIT0, PINMUX_FOR_PM_IR_IN_MODE_1},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_SDIO_CDZ_MODE, REG_PM_SDIO_CDZ_MODE_MASK, BIT13 | BIT12,
     PINMUX_FOR_PM_SDIO_CDZ_MODE_3},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_SDIO_RSTN_MODE, REG_PM_SDIO_RSTN_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_PM_SDIO_RSTN_MODE_3},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_PIR_SERIAL2_MODE, REG_PM_PIR_SERIAL2_MODE_MASK, BIT12,
     PINMUX_FOR_PM_PIR_SERIAL2_MODE_1},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_I2CM0_MODE, REG_PM_I2CM0_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_PM_I2CM0_MODE_5},
    {PAD_PM_GPIO8, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE11, REG_PM_PAD_EXT_MODE11_MASK, BIT11,
     PINMUX_FOR_PM_PAD_EXT_MODE11_1},
};
const hal_gpio_st_padmux_info pm_gpio7_tbl[] = {
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_GPIO7_GPIO_MODE, REG_PM_GPIO7_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO7, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_CM4_EJ_MODE, REG_PM_CM4_EJ_MODE_MASK, BIT1, PINMUX_FOR_PM_CM4_EJ_MODE_2},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_PSPI0_SLAVE_MODE, REG_PM_PSPI0_SLAVE_MODE_MASK, BIT0,
     PINMUX_FOR_PM_PSPI0_SLAVE_MODE_1},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_FUART_MODE_3},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_PIR_DIRLK2_MODE, REG_PM_PIR_DIRLK2_MODE_MASK, BIT8,
     PINMUX_FOR_PM_PIR_DIRLK2_MODE_1},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT12,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_1},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT15 | BIT12,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_9},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_I2CM0_MODE, REG_PM_I2CM0_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_PM_I2CM0_MODE_5},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE12, REG_PM_PAD_EXT_MODE12_MASK, BIT12,
     PINMUX_FOR_PM_PAD_EXT_MODE12_1},
};
const hal_gpio_st_padmux_info pm_pwm3_tbl[] = {
    {PAD_PM_PWM3, PM_PADTOP_BANK, REG_PM_PWM3_GPIO_MODE, REG_PM_PWM3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_PWM3, PM_PADTOP_BANK, REG_PM_PWM3_MODE, REG_PM_PWM3_MODE_MASK, BIT12, PINMUX_FOR_PM_PWM3_MODE_1},
    {PAD_PM_PWM3, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE13, REG_PM_PAD_EXT_MODE13_MASK, BIT13,
     PINMUX_FOR_PM_PAD_EXT_MODE13_1},
};
const hal_gpio_st_padmux_info pm_pwm2_tbl[] = {
    {PAD_PM_PWM2, PM_PADTOP_BANK, REG_PM_PWM2_GPIO_MODE, REG_PM_PWM2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_PWM2, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_PWM2, PM_PADTOP_BANK, REG_PM_PWM2_MODE, REG_PM_PWM2_MODE_MASK, BIT8, PINMUX_FOR_PM_PWM2_MODE_1},
    {PAD_PM_PWM2, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE14, REG_PM_PAD_EXT_MODE14_MASK, BIT14,
     PINMUX_FOR_PM_PAD_EXT_MODE14_1},
};
const hal_gpio_st_padmux_info pm_pwm1_tbl[] = {
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_PWM1_GPIO_MODE, REG_PM_PWM1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_PWM1, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_FUART_2W_MODE_5},
    {PAD_PM_PWM1, PADTOP_BANK, REG_ETH_LED_MODE, REG_ETH_LED_MODE_MASK, BIT9, PINMUX_FOR_ETH_LED_MODE_2},
    {PAD_PM_PWM1, PADTOP_BANK, REG_DMIC_2CH_MODE, REG_DMIC_2CH_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_DMIC_2CH_MODE_5},
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_PSPI0_CS_MODE, REG_PM_PSPI0_CS_MODE_MASK, BIT5, PINMUX_FOR_PM_PSPI0_CS_MODE_2},
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_FUART_MODE_3},
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_FUART_2W_MODE, REG_PM_FUART_2W_MODE_MASK, BIT5, PINMUX_FOR_PM_FUART_2W_MODE_2},
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_UART0_MODE, REG_PM_UART0_MODE_MASK, BIT9, PINMUX_FOR_PM_UART0_MODE_2},
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_PWM1_MODE, REG_PM_PWM1_MODE_MASK, BIT4, PINMUX_FOR_PM_PWM1_MODE_1},
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_PIR_SERIAL2_MODE, REG_PM_PIR_SERIAL2_MODE_MASK, BIT13 | BIT12,
     PINMUX_FOR_PM_PIR_SERIAL2_MODE_3},
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_I2CM0_MODE, REG_PM_I2CM0_MODE_MASK, BIT2, PINMUX_FOR_PM_I2CM0_MODE_4},
    {PAD_PM_PWM1, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE15, REG_PM_PAD_EXT_MODE15_MASK, BIT15,
     PINMUX_FOR_PM_PAD_EXT_MODE15_1},
};
const hal_gpio_st_padmux_info pm_pwm0_tbl[] = {
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_PWM0_GPIO_MODE, REG_PM_PWM0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_PWM0, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_FUART_2W_MODE_5},
    {PAD_PM_PWM0, PADTOP_BANK, REG_ETH_LED_MODE, REG_ETH_LED_MODE_MASK, BIT9, PINMUX_FOR_ETH_LED_MODE_2},
    {PAD_PM_PWM0, PADTOP_BANK, REG_DMIC_2CH_MODE, REG_DMIC_2CH_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_DMIC_2CH_MODE_5},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_FUART_MODE_3},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_FUART_2W_MODE, REG_PM_FUART_2W_MODE_MASK, BIT5, PINMUX_FOR_PM_FUART_2W_MODE_2},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_UART0_MODE, REG_PM_UART0_MODE_MASK, BIT9, PINMUX_FOR_PM_UART0_MODE_2},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_PWM0_MODE, REG_PM_PWM0_MODE_MASK, BIT0, PINMUX_FOR_PM_PWM0_MODE_1},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_PIR_DIRLK2_MODE, REG_PM_PIR_DIRLK2_MODE_MASK, BIT9 | BIT8,
     PINMUX_FOR_PM_PIR_DIRLK2_MODE_3},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT15 | BIT13,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_10},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_I2CM0_MODE, REG_PM_I2CM0_MODE_MASK, BIT2, PINMUX_FOR_PM_I2CM0_MODE_4},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_SR_RST_MODE, REG_PM_SR_RST_MODE_MASK, BIT5, PINMUX_FOR_PM_SR_RST_MODE_2},
    {PAD_PM_PWM0, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE16, REG_PM_PAD_EXT_MODE16_MASK, BIT0,
     PINMUX_FOR_PM_PAD_EXT_MODE16_1},
};
const hal_gpio_st_padmux_info pm_gpio6_tbl[] = {
    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM_GPIO6_GPIO_MODE, REG_PM_GPIO6_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM_PSPI0_CS_MODE, REG_PM_PSPI0_CS_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_PM_PSPI0_CS_MODE_3},
    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM_INT_O_MODE, REG_PM_INT_O_MODE_MASK, BIT9, PINMUX_FOR_PM_INT_O_MODE_2},
    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM_SDIO_CDZ_MODE, REG_PM_SDIO_CDZ_MODE_MASK, BIT12,
     PINMUX_FOR_PM_SDIO_CDZ_MODE_1},
    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM_SDIO_RSTN_MODE, REG_PM_SDIO_RSTN_MODE_MASK, BIT4,
     PINMUX_FOR_PM_SDIO_RSTN_MODE_1},
    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM_SSI_CS_MODE, REG_PM_SSI_CS_MODE_MASK, BIT4, PINMUX_FOR_PM_SSI_CS_MODE_1},
    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE17, REG_PM_PAD_EXT_MODE17_MASK, BIT1,
     PINMUX_FOR_PM_PAD_EXT_MODE17_1},
};
const hal_gpio_st_padmux_info pm_gpio5_tbl[] = {
    {PAD_PM_GPIO5, PM_PADTOP_BANK, REG_PM_GPIO5_GPIO_MODE, REG_PM_GPIO5_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO5, PM_PADTOP_BANK, REG_PM_SR_PDN_MODE, REG_PM_SR_PDN_MODE_MASK, BIT9, PINMUX_FOR_PM_SR_PDN_MODE_2},
    {PAD_PM_GPIO5, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE18, REG_PM_PAD_EXT_MODE18_MASK, BIT2,
     PINMUX_FOR_PM_PAD_EXT_MODE18_1},
};
const hal_gpio_st_padmux_info pm_gpio4_tbl[] = {
    {PAD_PM_GPIO4, PM_PADTOP_BANK, REG_PM_GPIO4_GPIO_MODE, REG_PM_GPIO4_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO4, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT0, PINMUX_FOR_PM_SSI_MODE_1},
    {PAD_PM_GPIO4, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE19, REG_PM_PAD_EXT_MODE19_MASK, BIT3,
     PINMUX_FOR_PM_PAD_EXT_MODE19_1},
};
const hal_gpio_st_padmux_info pm_uart2_tx_tbl[] = {
    {PAD_PM_UART2_TX, PM_PADTOP_BANK, REG_PM_UART2_TX_GPIO_MODE, REG_PM_UART2_TX_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_UART2_TX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_UART0_MODE_3},
    {PAD_PM_UART2_TX, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_UART1_MODE_3},
    {PAD_PM_UART2_TX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_UART2_TX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_UART2_TX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_UART2_TX, PM_PADTOP_BANK, REG_PM_FUART_2W_MODE, REG_PM_FUART_2W_MODE_MASK, BIT4,
     PINMUX_FOR_PM_FUART_2W_MODE_1},
    {PAD_PM_UART2_TX, PM_PADTOP_BANK, REG_PM_FUART1_2W_MODE, REG_PM_FUART1_2W_MODE_MASK, BIT13,
     PINMUX_FOR_PM_FUART1_2W_MODE_2},
    {PAD_PM_UART2_TX, PM_PADTOP_BANK, REG_PM_UART0_MODE, REG_PM_UART0_MODE_MASK, BIT9 | BIT8,
     PINMUX_FOR_PM_UART0_MODE_3},
    {PAD_PM_UART2_TX, PM_PADTOP_BANK, REG_PM_SR_RST_MODE, REG_PM_SR_RST_MODE_MASK, BIT4, PINMUX_FOR_PM_SR_RST_MODE_1},
    {PAD_PM_UART2_TX, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE20, REG_PM_PAD_EXT_MODE20_MASK, BIT4,
     PINMUX_FOR_PM_PAD_EXT_MODE20_1},
};
const hal_gpio_st_padmux_info pm_uart2_rx_tbl[] = {
    {PAD_PM_UART2_RX, PM_PADTOP_BANK, REG_PM_UART2_RX_GPIO_MODE, REG_PM_UART2_RX_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_UART2_RX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_UART0_MODE_3},
    {PAD_PM_UART2_RX, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_UART1_MODE_3},
    {PAD_PM_UART2_RX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_UART2_RX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_UART2_RX, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_UART2_RX, PM_PADTOP_BANK, REG_PM_FUART_2W_MODE, REG_PM_FUART_2W_MODE_MASK, BIT4,
     PINMUX_FOR_PM_FUART_2W_MODE_1},
    {PAD_PM_UART2_RX, PM_PADTOP_BANK, REG_PM_FUART1_2W_MODE, REG_PM_FUART1_2W_MODE_MASK, BIT13,
     PINMUX_FOR_PM_FUART1_2W_MODE_2},
    {PAD_PM_UART2_RX, PM_PADTOP_BANK, REG_PM_UART0_MODE, REG_PM_UART0_MODE_MASK, BIT9 | BIT8,
     PINMUX_FOR_PM_UART0_MODE_3},
    {PAD_PM_UART2_RX, PM_PADTOP_BANK, REG_PM_MCLK_MODE, REG_PM_MCLK_MODE_MASK, BIT1, PINMUX_FOR_PM_MCLK_MODE_2},
    {PAD_PM_UART2_RX, PM_PADTOP_BANK, REG_PM_SR_PDN_MODE, REG_PM_SR_PDN_MODE_MASK, BIT8, PINMUX_FOR_PM_SR_PDN_MODE_1},
    {PAD_PM_UART2_RX, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE21, REG_PM_PAD_EXT_MODE21_MASK, BIT5,
     PINMUX_FOR_PM_PAD_EXT_MODE21_1},
};
const hal_gpio_st_padmux_info pm_i2c_clk_tbl[] = {
    {PAD_PM_I2C_CLK, PM_PADTOP_BANK, REG_PM_I2C_CLK_GPIO_MODE, REG_PM_I2C_CLK_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_I2C_CLK, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT5, PINMUX_FOR_I2S_TX_MODE_2},
    {PAD_PM_I2C_CLK, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_I2C_CLK, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_I2C_CLK, PM_PADTOP_BANK, REG_PM_PWM2_MODE, REG_PM_PWM2_MODE_MASK, BIT10, PINMUX_FOR_PM_PWM2_MODE_4},
    {PAD_PM_I2C_CLK, PM_PADTOP_BANK, REG_PM_I2CM0_MODE, REG_PM_I2CM0_MODE_MASK, BIT0, PINMUX_FOR_PM_I2CM0_MODE_1},
    {PAD_PM_I2C_CLK, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE22, REG_PM_PAD_EXT_MODE22_MASK, BIT6,
     PINMUX_FOR_PM_PAD_EXT_MODE22_1},
};
const hal_gpio_st_padmux_info pm_i2c_sda_tbl[] = {
    {PAD_PM_I2C_SDA, PM_PADTOP_BANK, REG_PM_I2C_SDA_GPIO_MODE, REG_PM_I2C_SDA_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_I2C_SDA, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT5, PINMUX_FOR_I2S_TX_MODE_2},
    {PAD_PM_I2C_SDA, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_I2C_SDA, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_I2C_SDA, PM_PADTOP_BANK, REG_PM_PWM3_MODE, REG_PM_PWM3_MODE_MASK, BIT13, PINMUX_FOR_PM_PWM3_MODE_2},
    {PAD_PM_I2C_SDA, PM_PADTOP_BANK, REG_PM_I2CM0_MODE, REG_PM_I2CM0_MODE_MASK, BIT0, PINMUX_FOR_PM_I2CM0_MODE_1},
    {PAD_PM_I2C_SDA, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE23, REG_PM_PAD_EXT_MODE23_MASK, BIT7,
     PINMUX_FOR_PM_PAD_EXT_MODE23_1},
};
const hal_gpio_st_padmux_info pm_sdio_int_tbl[] = {
    {PAD_PM_SDIO_INT, PM_PADTOP_BANK, REG_PM_SDIO_INT_GPIO_MODE, REG_PM_SDIO_INT_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SDIO_INT, PM_PADTOP_BANK, REG_PM_INT_O_MODE, REG_PM_INT_O_MODE_MASK, BIT9 | BIT8,
     PINMUX_FOR_PM_INT_O_MODE_3},
    {PAD_PM_SDIO_INT, PM_PADTOP_BANK, REG_PM_SDIO_CDZ_MODE, REG_PM_SDIO_CDZ_MODE_MASK, BIT14,
     PINMUX_FOR_PM_SDIO_CDZ_MODE_4},
    {PAD_PM_SDIO_INT, PM_PADTOP_BANK, REG_PM_SDIO_RSTN_MODE, REG_PM_SDIO_RSTN_MODE_MASK, BIT6,
     PINMUX_FOR_PM_SDIO_RSTN_MODE_4},
    {PAD_PM_SDIO_INT, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE24, REG_PM_PAD_EXT_MODE24_MASK, BIT8,
     PINMUX_FOR_PM_PAD_EXT_MODE24_1},
};
const hal_gpio_st_padmux_info pm_gpio3_tbl[] = {
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_GPIO3_GPIO_MODE, REG_PM_GPIO3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT5, PINMUX_FOR_I2S_TX_MODE_2},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_PSPI0_SLAVE_MODE, REG_PM_PSPI0_SLAVE_MODE_MASK, BIT1,
     PINMUX_FOR_PM_PSPI0_SLAVE_MODE_2},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT1, PINMUX_FOR_PM_FUART_MODE_2},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_FUART1_2W_MODE, REG_PM_FUART1_2W_MODE_MASK, BIT13 | BIT12,
     PINMUX_FOR_PM_FUART1_2W_MODE_3},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_IR_IN_MODE, REG_PM_IR_IN_MODE_MASK, BIT1, PINMUX_FOR_PM_IR_IN_MODE_2},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_INT_O_MODE, REG_PM_INT_O_MODE_MASK, BIT10, PINMUX_FOR_PM_INT_O_MODE_4},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9, PINMUX_FOR_PM_SDIO_MODE_2},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_PIR_DIRLK1_MODE, REG_PM_PIR_DIRLK1_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_PM_PIR_DIRLK1_MODE_3},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT14 | BIT13,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_6},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_I2CM0_MODE, REG_PM_I2CM0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_I2CM0_MODE_3},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT0, PINMUX_FOR_PM_SSI_MODE_1},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT1, PINMUX_FOR_PM_SSI_MODE_2},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_SSI_MODE_3},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT2, PINMUX_FOR_PM_SSI_MODE_4},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE25, REG_PM_PAD_EXT_MODE25_MASK, BIT9,
     PINMUX_FOR_PM_PAD_EXT_MODE25_1},
};
const hal_gpio_st_padmux_info pm_gpio2_tbl[] = {
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_GPIO2_GPIO_MODE, REG_PM_GPIO2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1, PINMUX_FOR_I2S_RX_MODE_2},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_PSPI0_SLAVE_MODE, REG_PM_PSPI0_SLAVE_MODE_MASK, BIT1,
     PINMUX_FOR_PM_PSPI0_SLAVE_MODE_2},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT1, PINMUX_FOR_PM_FUART_MODE_2},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_FUART1_2W_MODE, REG_PM_FUART1_2W_MODE_MASK, BIT13 | BIT12,
     PINMUX_FOR_PM_FUART1_2W_MODE_3},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9, PINMUX_FOR_PM_SDIO_MODE_2},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_PIR_DIRLK0_MODE, REG_PM_PIR_DIRLK0_MODE_MASK, BIT1,
     PINMUX_FOR_PM_PIR_DIRLK0_MODE_2},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT13,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_2},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT14,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_4},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_I2CM0_MODE, REG_PM_I2CM0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_I2CM0_MODE_3},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT0, PINMUX_FOR_PM_SSI_MODE_1},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT1, PINMUX_FOR_PM_SSI_MODE_2},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_SSI_CS_MODE, REG_PM_SSI_CS_MODE_MASK, BIT5, PINMUX_FOR_PM_SSI_CS_MODE_2},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE26, REG_PM_PAD_EXT_MODE26_MASK, BIT10,
     PINMUX_FOR_PM_PAD_EXT_MODE26_1},
};
const hal_gpio_st_padmux_info pm_gpio1_tbl[] = {
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_GPIO1_GPIO_MODE, REG_PM_GPIO1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C0_MODE_3},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1, PINMUX_FOR_I2S_RX_MODE_2},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_PSPI0_SLAVE_MODE, REG_PM_PSPI0_SLAVE_MODE_MASK, BIT1,
     PINMUX_FOR_PM_PSPI0_SLAVE_MODE_2},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT1, PINMUX_FOR_PM_FUART_MODE_2},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_FUART_2W_MODE, REG_PM_FUART_2W_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_PM_FUART_2W_MODE_3},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9, PINMUX_FOR_PM_SDIO_MODE_2},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_PWM1_MODE, REG_PM_PWM1_MODE_MASK, BIT5, PINMUX_FOR_PM_PWM1_MODE_2},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_PIR_SERIAL1_MODE, REG_PM_PIR_SERIAL1_MODE_MASK, BIT11,
     PINMUX_FOR_PM_PIR_SERIAL1_MODE_2},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT0, PINMUX_FOR_PM_SSI_MODE_1},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT1, PINMUX_FOR_PM_SSI_MODE_2},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_SSI_MODE_3},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_MCLK_MODE, REG_PM_MCLK_MODE_MASK, BIT0, PINMUX_FOR_PM_MCLK_MODE_1},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE27, REG_PM_PAD_EXT_MODE27_MASK, BIT11,
     PINMUX_FOR_PM_PAD_EXT_MODE27_1},
};
const hal_gpio_st_padmux_info pm_gpio0_tbl[] = {
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_GPIO0_GPIO_MODE, REG_PM_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C0_MODE_3},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_EMMC_RST_MODE, REG_EMMC_RST_MODE_MASK, BIT9, PINMUX_FOR_EMMC_RST_MODE_2},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1, PINMUX_FOR_I2S_RX_MODE_2},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_PSPI0_SLAVE_MODE, REG_PM_PSPI0_SLAVE_MODE_MASK, BIT1,
     PINMUX_FOR_PM_PSPI0_SLAVE_MODE_2},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT1, PINMUX_FOR_PM_FUART_MODE_2},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_FUART_2W_MODE, REG_PM_FUART_2W_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_PM_FUART_2W_MODE_3},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9, PINMUX_FOR_PM_SDIO_MODE_2},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_PWM0_MODE, REG_PM_PWM0_MODE_MASK, BIT1, PINMUX_FOR_PM_PWM0_MODE_2},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_PIR_SERIAL0_MODE, REG_PM_PIR_SERIAL0_MODE_MASK, BIT9,
     PINMUX_FOR_PM_PIR_SERIAL0_MODE_2},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT0, PINMUX_FOR_PM_SSI_MODE_1},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT1, PINMUX_FOR_PM_SSI_MODE_2},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_SSI_MODE_3},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_SSI_MODE, REG_PM_SSI_MODE_MASK, BIT2, PINMUX_FOR_PM_SSI_MODE_4},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE28, REG_PM_PAD_EXT_MODE28_MASK, BIT12,
     PINMUX_FOR_PM_PAD_EXT_MODE28_1},
};
const hal_gpio_st_padmux_info pm_sdio_d1_tbl[] = {
    {PAD_PM_SDIO_D1, PM_PADTOP_BANK, REG_PM_SDIO_D1_GPIO_MODE, REG_PM_SDIO_D1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SDIO_D1, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT11, PINMUX_FOR_EMMC4B_MODE_2},
    {PAD_PM_SDIO_D1, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_SDIO_D1, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_SDIO_D1, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT8, PINMUX_FOR_PM_SDIO_MODE_1},
    {PAD_PM_SDIO_D1, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE29, REG_PM_PAD_EXT_MODE29_MASK, BIT13,
     PINMUX_FOR_PM_PAD_EXT_MODE29_1},
};
const hal_gpio_st_padmux_info pm_sdio_d0_tbl[] = {
    {PAD_PM_SDIO_D0, PM_PADTOP_BANK, REG_PM_SDIO_D0_GPIO_MODE, REG_PM_SDIO_D0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SDIO_D0, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT11, PINMUX_FOR_EMMC4B_MODE_2},
    {PAD_PM_SDIO_D0, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_SDIO_D0, PM_PADTOP_BANK, REG_PM_PSPI0_MODE, REG_PM_PSPI0_MODE_MASK, BIT1, PINMUX_FOR_PM_PSPI0_MODE_2},
    {PAD_PM_SDIO_D0, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT8, PINMUX_FOR_PM_SDIO_MODE_1},
    {PAD_PM_SDIO_D0, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE30, REG_PM_PAD_EXT_MODE30_MASK, BIT14,
     PINMUX_FOR_PM_PAD_EXT_MODE30_1},
};
const hal_gpio_st_padmux_info pm_sdio_clk_tbl[] = {
    {PAD_PM_SDIO_CLK, PM_PADTOP_BANK, REG_PM_SDIO_CLK_GPIO_MODE, REG_PM_SDIO_CLK_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SDIO_CLK, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT11, PINMUX_FOR_EMMC4B_MODE_2},
    {PAD_PM_SDIO_CLK, PM_PADTOP_BANK, REG_PM_PSPI0_MODE, REG_PM_PSPI0_MODE_MASK, BIT1, PINMUX_FOR_PM_PSPI0_MODE_2},
    {PAD_PM_SDIO_CLK, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT8, PINMUX_FOR_PM_SDIO_MODE_1},
    {PAD_PM_SDIO_CLK, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE31, REG_PM_PAD_EXT_MODE31_MASK, BIT15,
     PINMUX_FOR_PM_PAD_EXT_MODE31_1},
};
const hal_gpio_st_padmux_info pm_sdio_cmd_tbl[] = {
    {PAD_PM_SDIO_CMD, PM_PADTOP_BANK, REG_PM_SDIO_CMD_GPIO_MODE, REG_PM_SDIO_CMD_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SDIO_CMD, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT11, PINMUX_FOR_EMMC4B_MODE_2},
    {PAD_PM_SDIO_CMD, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_SDIO_CMD, PM_PADTOP_BANK, REG_PM_PSPI0_MODE, REG_PM_PSPI0_MODE_MASK, BIT1, PINMUX_FOR_PM_PSPI0_MODE_2},
    {PAD_PM_SDIO_CMD, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT8, PINMUX_FOR_PM_SDIO_MODE_1},
    {PAD_PM_SDIO_CMD, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE32, REG_PM_PAD_EXT_MODE32_MASK, BIT0,
     PINMUX_FOR_PM_PAD_EXT_MODE32_1},
};
const hal_gpio_st_padmux_info pm_sdio_d3_tbl[] = {
    {PAD_PM_SDIO_D3, PM_PADTOP_BANK, REG_PM_SDIO_D3_GPIO_MODE, REG_PM_SDIO_D3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SDIO_D3, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT11, PINMUX_FOR_EMMC4B_MODE_2},
    {PAD_PM_SDIO_D3, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_SDIO_D3, PM_PADTOP_BANK, REG_PM_PSPI0_MODE, REG_PM_PSPI0_MODE_MASK, BIT1, PINMUX_FOR_PM_PSPI0_MODE_2},
    {PAD_PM_SDIO_D3, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT8, PINMUX_FOR_PM_SDIO_MODE_1},
    {PAD_PM_SDIO_D3, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE33, REG_PM_PAD_EXT_MODE33_MASK, BIT1,
     PINMUX_FOR_PM_PAD_EXT_MODE33_1},
};
const hal_gpio_st_padmux_info pm_sdio_d2_tbl[] = {
    {PAD_PM_SDIO_D2, PM_PADTOP_BANK, REG_PM_SDIO_D2_GPIO_MODE, REG_PM_SDIO_D2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SDIO_D2, PADTOP_BANK, REG_MSPI0_CZ1_MODE, REG_MSPI0_CZ1_MODE_MASK, BIT0, PINMUX_FOR_MSPI0_CZ1_MODE_1},
    {PAD_PM_SDIO_D2, PADTOP_BANK, REG_EMMC4B_MODE, REG_EMMC4B_MODE_MASK, BIT11, PINMUX_FOR_EMMC4B_MODE_2},
    {PAD_PM_SDIO_D2, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_SDIO_D2, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_SDIO_D2, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT8, PINMUX_FOR_PM_SDIO_MODE_1},
    {PAD_PM_SDIO_D2, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE34, REG_PM_PAD_EXT_MODE34_MASK, BIT2,
     PINMUX_FOR_PM_PAD_EXT_MODE34_1},
};
const hal_gpio_st_padmux_info pm_fuart_rts_tbl[] = {
    {PAD_PM_FUART_RTS, PM_PADTOP_BANK, REG_PM_FUART_RTS_GPIO_MODE, REG_PM_FUART_RTS_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_FUART_RTS, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT6, PINMUX_FOR_MSPI0_MODE_4},
    {PAD_PM_FUART_RTS, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_PM_FUART_RTS, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT1, PINMUX_FOR_I2S_MCK_MODE_2},
    {PAD_PM_FUART_RTS, PADTOP_BANK, REG_SR01_RST_MODE, REG_SR01_RST_MODE_MASK, BIT3, PINMUX_FOR_SR01_RST_MODE_2},
    {PAD_PM_FUART_RTS, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT14, PINMUX_FOR_PWM3_MODE_4},
    {PAD_PM_FUART_RTS, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT0, PINMUX_FOR_PM_FUART_MODE_1},
    {PAD_PM_FUART_RTS, PM_PADTOP_BANK, REG_PM_PIR_SERIAL1_MODE, REG_PM_PIR_SERIAL1_MODE_MASK, BIT11 | BIT10,
     PINMUX_FOR_PM_PIR_SERIAL1_MODE_3},
    {PAD_PM_FUART_RTS, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE35, REG_PM_PAD_EXT_MODE35_MASK, BIT3,
     PINMUX_FOR_PM_PAD_EXT_MODE35_1},
};
const hal_gpio_st_padmux_info pm_fuart_cts_tbl[] = {
    {PAD_PM_FUART_CTS, PM_PADTOP_BANK, REG_PM_FUART_CTS_GPIO_MODE, REG_PM_FUART_CTS_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_FUART_CTS, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT6, PINMUX_FOR_MSPI0_MODE_4},
    {PAD_PM_FUART_CTS, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_PM_FUART_CTS, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2S_RX_MODE_3},
    {PAD_PM_FUART_CTS, PADTOP_BANK, REG_SR01_MCLK_MODE, REG_SR01_MCLK_MODE_MASK, BIT3 | BIT2,
     PINMUX_FOR_SR01_MCLK_MODE_3},
    {PAD_PM_FUART_CTS, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT10, PINMUX_FOR_PWM2_MODE_4},
    {PAD_PM_FUART_CTS, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT0, PINMUX_FOR_PM_FUART_MODE_1},
    {PAD_PM_FUART_CTS, PM_PADTOP_BANK, REG_PM_PIR_DIRLK1_MODE, REG_PM_PIR_DIRLK1_MODE_MASK, BIT5,
     PINMUX_FOR_PM_PIR_DIRLK1_MODE_2},
    {PAD_PM_FUART_CTS, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT13,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_2},
    {PAD_PM_FUART_CTS, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT14 | BIT13 | BIT12,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_7},
    {PAD_PM_FUART_CTS, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE36, REG_PM_PAD_EXT_MODE36_MASK, BIT4,
     PINMUX_FOR_PM_PAD_EXT_MODE36_1},
};
const hal_gpio_st_padmux_info pm_fuart_rx_tbl[] = {
    {PAD_PM_FUART_RX, PM_PADTOP_BANK, REG_PM_FUART_RX_GPIO_MODE, REG_PM_FUART_RX_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_FUART_RX, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT6, PINMUX_FOR_MSPI0_MODE_4},
    {PAD_PM_FUART_RX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_PM_FUART_RX, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT14, PINMUX_FOR_FUART_2W_MODE_4},
    {PAD_PM_FUART_RX, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2S_RX_MODE_3},
    {PAD_PM_FUART_RX, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_PWM0_MODE_5},
    {PAD_PM_FUART_RX, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT0, PINMUX_FOR_PM_FUART_MODE_1},
    {PAD_PM_FUART_RX, PM_PADTOP_BANK, REG_PM_FUART_2W_MODE, REG_PM_FUART_2W_MODE_MASK, BIT6,
     PINMUX_FOR_PM_FUART_2W_MODE_4},
    {PAD_PM_FUART_RX, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9, PINMUX_FOR_PM_SDIO_MODE_2},
    {PAD_PM_FUART_RX, PM_PADTOP_BANK, REG_PM_PIR_SERIAL2_MODE, REG_PM_PIR_SERIAL2_MODE_MASK, BIT13,
     PINMUX_FOR_PM_PIR_SERIAL2_MODE_2},
    {PAD_PM_FUART_RX, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE37, REG_PM_PAD_EXT_MODE37_MASK, BIT5,
     PINMUX_FOR_PM_PAD_EXT_MODE37_1},
};
const hal_gpio_st_padmux_info pm_fuart_tx_tbl[] = {
    {PAD_PM_FUART_TX, PM_PADTOP_BANK, REG_PM_FUART_TX_GPIO_MODE, REG_PM_FUART_TX_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_FUART_TX, PADTOP_BANK, REG_MSPI0_MODE, REG_MSPI0_MODE_MASK, BIT6, PINMUX_FOR_MSPI0_MODE_4},
    {PAD_PM_FUART_TX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_PM_FUART_TX, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT14, PINMUX_FOR_FUART_2W_MODE_4},
    {PAD_PM_FUART_TX, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2S_RX_MODE_3},
    {PAD_PM_FUART_TX, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_PWM1_MODE_5},
    {PAD_PM_FUART_TX, PM_PADTOP_BANK, REG_PM_FUART_MODE, REG_PM_FUART_MODE_MASK, BIT0, PINMUX_FOR_PM_FUART_MODE_1},
    {PAD_PM_FUART_TX, PM_PADTOP_BANK, REG_PM_FUART_2W_MODE, REG_PM_FUART_2W_MODE_MASK, BIT6,
     PINMUX_FOR_PM_FUART_2W_MODE_4},
    {PAD_PM_FUART_TX, PM_PADTOP_BANK, REG_PM_SDIO_MODE, REG_PM_SDIO_MODE_MASK, BIT9, PINMUX_FOR_PM_SDIO_MODE_2},
    {PAD_PM_FUART_TX, PM_PADTOP_BANK, REG_PM_PIR_DIRLK2_MODE, REG_PM_PIR_DIRLK2_MODE_MASK, BIT9,
     PINMUX_FOR_PM_PIR_DIRLK2_MODE_2},
    {PAD_PM_FUART_TX, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT13,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_2},
    {PAD_PM_FUART_TX, PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE, REG_PM_PIR_DIRLK3_MODE_MASK, BIT15,
     PINMUX_FOR_PM_PIR_DIRLK3_MODE_8},
    {PAD_PM_FUART_TX, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE38, REG_PM_PAD_EXT_MODE38_MASK, BIT6,
     PINMUX_FOR_PM_PAD_EXT_MODE38_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio0_tbl[] = {
    {PAD_PM_HSRAM_GPIO0, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO0_GPIO_MODE, REG_PM_HSRAM_GPIO0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO0, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_HSRAM_GPIO0, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_HSRAM_GPIO0, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_HSRAM_GPIO0, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE39, REG_PM_PAD_EXT_MODE39_MASK, BIT7,
     PINMUX_FOR_PM_PAD_EXT_MODE39_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio1_tbl[] = {
    {PAD_PM_HSRAM_GPIO1, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO1_GPIO_MODE, REG_PM_HSRAM_GPIO1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO1, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_HSRAM_GPIO1, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_HSRAM_GPIO1, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_HSRAM_GPIO1, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE40, REG_PM_PAD_EXT_MODE40_MASK, BIT8,
     PINMUX_FOR_PM_PAD_EXT_MODE40_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio2_tbl[] = {
    {PAD_PM_HSRAM_GPIO2, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO2_GPIO_MODE, REG_PM_HSRAM_GPIO2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO2, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_HSRAM_GPIO2, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_HSRAM_GPIO2, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE41, REG_PM_PAD_EXT_MODE41_MASK, BIT9,
     PINMUX_FOR_PM_PAD_EXT_MODE41_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio3_tbl[] = {
    {PAD_PM_HSRAM_GPIO3, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO3_GPIO_MODE, REG_PM_HSRAM_GPIO3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO3, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_HSRAM_GPIO3, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_HSRAM_GPIO3, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_HSRAM_GPIO3, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE42, REG_PM_PAD_EXT_MODE42_MASK, BIT10,
     PINMUX_FOR_PM_PAD_EXT_MODE42_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio4_tbl[] = {
    {PAD_PM_HSRAM_GPIO4, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO4_GPIO_MODE, REG_PM_HSRAM_GPIO4_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO4, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT0, PINMUX_FOR_PM_TEST_MODE_1},
    {PAD_PM_HSRAM_GPIO4, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1, PINMUX_FOR_PM_TEST_MODE_2},
    {PAD_PM_HSRAM_GPIO4, PM_PADTOP_BANK, REG_PM_TEST_MODE, REG_PM_TEST_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_PM_TEST_MODE_3},
    {PAD_PM_HSRAM_GPIO4, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE43, REG_PM_PAD_EXT_MODE43_MASK, BIT11,
     PINMUX_FOR_PM_PAD_EXT_MODE43_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio5_tbl[] = {
    {PAD_PM_HSRAM_GPIO5, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO5_GPIO_MODE, REG_PM_HSRAM_GPIO5_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO5, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE44, REG_PM_PAD_EXT_MODE44_MASK, BIT12,
     PINMUX_FOR_PM_PAD_EXT_MODE44_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio6_tbl[] = {
    {PAD_PM_HSRAM_GPIO6, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO6_GPIO_MODE, REG_PM_HSRAM_GPIO6_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO6, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE45, REG_PM_PAD_EXT_MODE45_MASK, BIT13,
     PINMUX_FOR_PM_PAD_EXT_MODE45_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio7_tbl[] = {
    {PAD_PM_HSRAM_GPIO7, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO7_GPIO_MODE, REG_PM_HSRAM_GPIO7_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO7, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE46, REG_PM_PAD_EXT_MODE46_MASK, BIT14,
     PINMUX_FOR_PM_PAD_EXT_MODE46_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio8_tbl[] = {
    {PAD_PM_HSRAM_GPIO8, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO8_GPIO_MODE, REG_PM_HSRAM_GPIO8_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO8, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE47, REG_PM_PAD_EXT_MODE47_MASK, BIT15,
     PINMUX_FOR_PM_PAD_EXT_MODE47_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio9_tbl[] = {
    {PAD_PM_HSRAM_GPIO9, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO9_GPIO_MODE, REG_PM_HSRAM_GPIO9_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO9, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE48, REG_PM_PAD_EXT_MODE48_MASK, BIT0,
     PINMUX_FOR_PM_PAD_EXT_MODE48_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio10_tbl[] = {
    {PAD_PM_HSRAM_GPIO10, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO10_GPIO_MODE, REG_PM_HSRAM_GPIO10_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO10, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE49, REG_PM_PAD_EXT_MODE49_MASK, BIT1,
     PINMUX_FOR_PM_PAD_EXT_MODE49_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio11_tbl[] = {
    {PAD_PM_HSRAM_GPIO11, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO11_GPIO_MODE, REG_PM_HSRAM_GPIO11_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO11, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE50, REG_PM_PAD_EXT_MODE50_MASK, BIT2,
     PINMUX_FOR_PM_PAD_EXT_MODE50_1},
};
const hal_gpio_st_padmux_info pm_hsram_gpio12_tbl[] = {
    {PAD_PM_HSRAM_GPIO12, PM_PADTOP_BANK, REG_PM_HSRAM_GPIO12_GPIO_MODE, REG_PM_HSRAM_GPIO12_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_HSRAM_GPIO12, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE51, REG_PM_PAD_EXT_MODE51_MASK, BIT3,
     PINMUX_FOR_PM_PAD_EXT_MODE51_1},
};
const hal_gpio_st_padmux_info pm_sar_gpio0_tbl[] = {
    {PAD_PM_SAR_GPIO0, PM_SAR_BANK, REG_PM_SAR_GPIO0_GPIO_MODE, REG_PM_SAR_GPIO0_GPIO_MODE_MASK, 0,
     PINMUX_FOR_GPIO_MODE},
};
const hal_gpio_st_padmux_info pm_sar_gpio1_tbl[] = {
    {PAD_PM_SAR_GPIO1, PM_SAR_BANK, REG_PM_SAR_GPIO1_GPIO_MODE, REG_PM_SAR_GPIO1_GPIO_MODE_MASK, 0,
     PINMUX_FOR_GPIO_MODE},
};
const hal_gpio_st_padmux_info pm_sar_gpio2_tbl[] = {
    {PAD_PM_SAR_GPIO2, PM_SAR_BANK, REG_PM_SAR_GPIO2_GPIO_MODE, REG_PM_SAR_GPIO2_GPIO_MODE_MASK, 0,
     PINMUX_FOR_GPIO_MODE},
};
const hal_gpio_st_padmux_info pm_sar_gpio3_tbl[] = {
    {PAD_PM_SAR_GPIO3, PM_SAR_BANK, REG_PM_SAR_GPIO3_GPIO_MODE, REG_PM_SAR_GPIO3_GPIO_MODE_MASK, 0,
     PINMUX_FOR_GPIO_MODE},
};
const hal_gpio_st_padmux_info pm_sar_gpio4_tbl[] = {
    {PAD_PM_SAR_GPIO4, PM_SAR_BANK, REG_PM_SAR_GPIO4_GPIO_MODE, REG_PM_SAR_GPIO4_GPIO_MODE_MASK, 0,
     PINMUX_FOR_GPIO_MODE},
};
const hal_gpio_st_padmux_info outn_rx0_ch5_tbl[] = {
    {PAD_OUTN_RX0_CH5, PADGPIO_BANK, REG_OUTN_RX0_CH5_GPIO_MODE, REG_OUTN_RX0_CH5_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
#ifdef CONFIG_OPTEE
    {PAD_OUTN_RX0_CH5, TZMISC_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT5, PINMUX_FOR_I2C2_MODE_2},
#endif
    {PAD_OUTN_RX0_CH5, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTN_RX0_CH5, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTN_RX0_CH5, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTN_RX0_CH5, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTN_RX0_CH5, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTN_RX0_CH5, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_OUTN_RX0_CH5, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTN_RX0_CH5, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT14, PINMUX_FOR_PWM7_MODE_4},
    {PAD_OUTN_RX0_CH5, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info outp_rx0_ch5_tbl[] = {
    {PAD_OUTP_RX0_CH5, PADGPIO_BANK, REG_OUTP_RX0_CH5_GPIO_MODE, REG_OUTP_RX0_CH5_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
#ifdef CONFIG_OPTEE
    {PAD_OUTP_RX0_CH5, TZMISC_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT5, PINMUX_FOR_I2C2_MODE_2},
#endif
    {PAD_OUTP_RX0_CH5, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTP_RX0_CH5, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTP_RX0_CH5, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTP_RX0_CH5, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTP_RX0_CH5, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTP_RX0_CH5, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_OUTP_RX0_CH5, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTP_RX0_CH5, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT10, PINMUX_FOR_PWM6_MODE_4},
    {PAD_OUTP_RX0_CH5, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info outn_rx0_ch4_tbl[] = {
    {PAD_OUTN_RX0_CH4, PADGPIO_BANK, REG_OUTN_RX0_CH4_GPIO_MODE, REG_OUTN_RX0_CH4_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_OUTN_RX0_CH4, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTN_RX0_CH4, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTN_RX0_CH4, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTN_RX0_CH4, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTN_RX0_CH4, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTN_RX0_CH4, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_OUTN_RX0_CH4, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5, PINMUX_FOR_UART1_MODE_2},
    {PAD_OUTN_RX0_CH4, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_OUTN_RX0_CH4, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_OUTN_RX0_CH4, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTN_RX0_CH4, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT4, PINMUX_FOR_PWM5_MODE_1},
    {PAD_OUTN_RX0_CH4, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info outp_rx0_ch4_tbl[] = {
    {PAD_OUTP_RX0_CH4, PADGPIO_BANK, REG_OUTP_RX0_CH4_GPIO_MODE, REG_OUTP_RX0_CH4_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_OUTP_RX0_CH4, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTP_RX0_CH4, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTP_RX0_CH4, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTP_RX0_CH4, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTP_RX0_CH4, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTP_RX0_CH4, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_OUTP_RX0_CH4, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5, PINMUX_FOR_UART1_MODE_2},
    {PAD_OUTP_RX0_CH4, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_OUTP_RX0_CH4, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_OUTP_RX0_CH4, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTP_RX0_CH4, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT2, PINMUX_FOR_PWM4_MODE_4},
    {PAD_OUTP_RX0_CH4, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info outn_rx0_ch3_tbl[] = {
    {PAD_OUTN_RX0_CH3, PADGPIO_BANK, REG_OUTN_RX0_CH3_GPIO_MODE, REG_OUTN_RX0_CH3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_OUTN_RX0_CH3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTN_RX0_CH3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTN_RX0_CH3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTN_RX0_CH3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTN_RX0_CH3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTN_RX0_CH3, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_OUTN_RX0_CH3, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_OUTN_RX0_CH3, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_OUTN_RX0_CH3, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_OUTN_RX0_CH3, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTN_RX0_CH3, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_PWM3_MODE_5},
    {PAD_OUTN_RX0_CH3, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info outp_rx0_ch3_tbl[] = {
    {PAD_OUTP_RX0_CH3, PADGPIO_BANK, REG_OUTP_RX0_CH3_GPIO_MODE, REG_OUTP_RX0_CH3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_OUTP_RX0_CH3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTP_RX0_CH3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTP_RX0_CH3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTP_RX0_CH3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTP_RX0_CH3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTP_RX0_CH3, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_OUTP_RX0_CH3, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_OUTP_RX0_CH3, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_OUTP_RX0_CH3, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_OUTP_RX0_CH3, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTP_RX0_CH3, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT8, PINMUX_FOR_PWM2_MODE_1},
    {PAD_OUTP_RX0_CH3, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info outn_rx0_ch2_tbl[] = {
    {PAD_OUTN_RX0_CH2, PADGPIO_BANK, REG_OUTN_RX0_CH2_GPIO_MODE, REG_OUTN_RX0_CH2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_OUTN_RX0_CH2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTN_RX0_CH2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTN_RX0_CH2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTN_RX0_CH2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_OUTN_RX0_CH2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTN_RX0_CH2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTN_RX0_CH2, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_OUTN_RX0_CH2, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_OUTN_RX0_CH2, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_OUTN_RX0_CH2, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTN_RX0_CH2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info outp_rx0_ch2_tbl[] = {
    {PAD_OUTP_RX0_CH2, PADGPIO_BANK, REG_OUTP_RX0_CH2_GPIO_MODE, REG_OUTP_RX0_CH2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_OUTP_RX0_CH2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTP_RX0_CH2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTP_RX0_CH2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTP_RX0_CH2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_OUTP_RX0_CH2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTP_RX0_CH2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTP_RX0_CH2, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_OUTP_RX0_CH2, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_OUTP_RX0_CH2, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_OUTP_RX0_CH2, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTP_RX0_CH2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info outn_rx0_ch1_tbl[] = {
    {PAD_OUTN_RX0_CH1, PADGPIO_BANK, REG_OUTN_RX0_CH1_GPIO_MODE, REG_OUTN_RX0_CH1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_OUTN_RX0_CH1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTN_RX0_CH1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTN_RX0_CH1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTN_RX0_CH1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_OUTN_RX0_CH1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTN_RX0_CH1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTN_RX0_CH1, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_OUTN_RX0_CH1, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_OUTN_RX0_CH1, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_OUTN_RX0_CH1, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTN_RX0_CH1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info outp_rx0_ch1_tbl[] = {
    {PAD_OUTP_RX0_CH1, PADGPIO_BANK, REG_OUTP_RX0_CH1_GPIO_MODE, REG_OUTP_RX0_CH1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_OUTP_RX0_CH1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTP_RX0_CH1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTP_RX0_CH1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTP_RX0_CH1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_OUTP_RX0_CH1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTP_RX0_CH1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTP_RX0_CH1, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_OUTP_RX0_CH1, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_OUTP_RX0_CH1, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_OUTP_RX0_CH1, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTP_RX0_CH1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info outn_rx0_ch0_tbl[] = {
    {PAD_OUTN_RX0_CH0, PADGPIO_BANK, REG_OUTN_RX0_CH0_GPIO_MODE, REG_OUTN_RX0_CH0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_OUTN_RX0_CH0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTN_RX0_CH0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTN_RX0_CH0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTN_RX0_CH0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_OUTN_RX0_CH0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTN_RX0_CH0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTN_RX0_CH0, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_OUTN_RX0_CH0, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_OUTN_RX0_CH0, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTN_RX0_CH0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info outp_rx0_ch0_tbl[] = {
    {PAD_OUTP_RX0_CH0, PADGPIO_BANK, REG_OUTP_RX0_CH0_GPIO_MODE, REG_OUTP_RX0_CH0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_OUTP_RX0_CH0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_OUTP_RX0_CH0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_OUTP_RX0_CH0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_OUTP_RX0_CH0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_OUTP_RX0_CH0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_OUTP_RX0_CH0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4,
     PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_OUTP_RX0_CH0, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_OUTP_RX0_CH0, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_OUTP_RX0_CH0, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_5},
    {PAD_OUTP_RX0_CH0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const hal_gpio_st_padmux_info eng_test0_tbl[] = {
    {PAD_ENG_TEST0, PADGPIO_BANK, REG_ENG_TEST0_GPIO_MODE, REG_ENG_TEST0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
};

const hal_gpio_st_padmux_en m_hal_gpio_st_padmux_entry[] = {
    {(sizeof(i2c1_sda_tbl) / sizeof(hal_gpio_st_padmux_info)), i2c1_sda_tbl},
    {(sizeof(sr_rst0_tbl) / sizeof(hal_gpio_st_padmux_info)), sr_rst0_tbl},
    {(sizeof(sr_mclk0_tbl) / sizeof(hal_gpio_st_padmux_info)), sr_mclk0_tbl},
    {(sizeof(i2c1_scl_tbl) / sizeof(hal_gpio_st_padmux_info)), i2c1_scl_tbl},
    {(sizeof(sr_rst1_tbl) / sizeof(hal_gpio_st_padmux_info)), sr_rst1_tbl},
    {(sizeof(sr_mclk1_tbl) / sizeof(hal_gpio_st_padmux_info)), sr_mclk1_tbl},
    {(sizeof(i2c2_scl_tbl) / sizeof(hal_gpio_st_padmux_info)), i2c2_scl_tbl},
    {(sizeof(i2c2_sda_tbl) / sizeof(hal_gpio_st_padmux_info)), i2c2_sda_tbl},
    {(sizeof(gpio0_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio0_tbl},
    {(sizeof(gpio1_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio1_tbl},
    {(sizeof(gpio2_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio2_tbl},
    {(sizeof(gpio3_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio3_tbl},
    {(sizeof(gpio4_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio4_tbl},
    {(sizeof(gpio5_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio5_tbl},
    {(sizeof(gpio6_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio6_tbl},
    {(sizeof(gpio7_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio7_tbl},
    {(sizeof(gpio8_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio8_tbl},
    {(sizeof(gpio9_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio9_tbl},
    {(sizeof(gpio10_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio10_tbl},
    {(sizeof(gpio11_tbl) / sizeof(hal_gpio_st_padmux_info)), gpio11_tbl},
    {(sizeof(sd0_cdz_tbl) / sizeof(hal_gpio_st_padmux_info)), sd0_cdz_tbl},
    {(sizeof(sd0_d1_tbl) / sizeof(hal_gpio_st_padmux_info)), sd0_d1_tbl},
    {(sizeof(sd0_d0_tbl) / sizeof(hal_gpio_st_padmux_info)), sd0_d0_tbl},
    {(sizeof(sd0_clk_tbl) / sizeof(hal_gpio_st_padmux_info)), sd0_clk_tbl},
    {(sizeof(sd0_cmd_tbl) / sizeof(hal_gpio_st_padmux_info)), sd0_cmd_tbl},
    {(sizeof(sd0_d3_tbl) / sizeof(hal_gpio_st_padmux_info)), sd0_d3_tbl},
    {(sizeof(sd0_d2_tbl) / sizeof(hal_gpio_st_padmux_info)), sd0_d2_tbl},
    {(sizeof(fuart_rts_tbl) / sizeof(hal_gpio_st_padmux_info)), fuart_rts_tbl},
    {(sizeof(fuart_cts_tbl) / sizeof(hal_gpio_st_padmux_info)), fuart_cts_tbl},
    {(sizeof(fuart_rx_tbl) / sizeof(hal_gpio_st_padmux_info)), fuart_rx_tbl},
    {(sizeof(fuart_tx_tbl) / sizeof(hal_gpio_st_padmux_info)), fuart_tx_tbl},
    {(sizeof(mspi_cz_tbl) / sizeof(hal_gpio_st_padmux_info)), mspi_cz_tbl},
    {(sizeof(mspi_do_tbl) / sizeof(hal_gpio_st_padmux_info)), mspi_do_tbl},
    {(sizeof(mspi_di_tbl) / sizeof(hal_gpio_st_padmux_info)), mspi_di_tbl},
    {(sizeof(mspi_ck_tbl) / sizeof(hal_gpio_st_padmux_info)), mspi_ck_tbl},
    {(sizeof(spi0_do_tbl) / sizeof(hal_gpio_st_padmux_info)), spi0_do_tbl},
    {(sizeof(spi0_di_tbl) / sizeof(hal_gpio_st_padmux_info)), spi0_di_tbl},
    {(sizeof(spi0_hld_tbl) / sizeof(hal_gpio_st_padmux_info)), spi0_hld_tbl},
    {(sizeof(spi0_wpz_tbl) / sizeof(hal_gpio_st_padmux_info)), spi0_wpz_tbl},
    {(sizeof(spi0_cz_tbl) / sizeof(hal_gpio_st_padmux_info)), spi0_cz_tbl},
    {(sizeof(spi0_ck_tbl) / sizeof(hal_gpio_st_padmux_info)), spi0_ck_tbl},
    {(sizeof(i2c0_sda_tbl) / sizeof(hal_gpio_st_padmux_info)), i2c0_sda_tbl},
    {(sizeof(i2c0_scl_tbl) / sizeof(hal_gpio_st_padmux_info)), i2c0_scl_tbl},
    {(sizeof(pm_gpio12_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio12_tbl},
    {(sizeof(pm_gpio11_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio11_tbl},
    {(sizeof(pm_uart_tx_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_uart_tx_tbl},
    {(sizeof(pm_uart_rx_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_uart_rx_tbl},
    {(sizeof(pm_pspi0_int_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_pspi0_int_tbl},
    {(sizeof(pm_pspi0_di_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_pspi0_di_tbl},
    {(sizeof(pm_pspi0_do_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_pspi0_do_tbl},
    {(sizeof(pm_pspi0_ck_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_pspi0_ck_tbl},
    {(sizeof(pm_pspi0_cz_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_pspi0_cz_tbl},
    {(sizeof(pm_gpio10_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio10_tbl},
    {(sizeof(pm_gpio9_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio9_tbl},
    {(sizeof(pm_gpio8_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio8_tbl},
    {(sizeof(pm_gpio7_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio7_tbl},
    {(sizeof(pm_pwm3_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_pwm3_tbl},
    {(sizeof(pm_pwm2_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_pwm2_tbl},
    {(sizeof(pm_pwm1_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_pwm1_tbl},
    {(sizeof(pm_pwm0_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_pwm0_tbl},
    {(sizeof(pm_gpio6_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio6_tbl},
    {(sizeof(pm_gpio5_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio5_tbl},
    {(sizeof(pm_gpio4_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio4_tbl},
    {(sizeof(pm_uart2_tx_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_uart2_tx_tbl},
    {(sizeof(pm_uart2_rx_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_uart2_rx_tbl},
    {(sizeof(pm_i2c_clk_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_i2c_clk_tbl},
    {(sizeof(pm_i2c_sda_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_i2c_sda_tbl},
    {(sizeof(pm_sdio_int_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sdio_int_tbl},
    {(sizeof(pm_gpio3_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio3_tbl},
    {(sizeof(pm_gpio2_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio2_tbl},
    {(sizeof(pm_gpio1_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio1_tbl},
    {(sizeof(pm_gpio0_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_gpio0_tbl},
    {(sizeof(pm_sdio_d1_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sdio_d1_tbl},
    {(sizeof(pm_sdio_d0_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sdio_d0_tbl},
    {(sizeof(pm_sdio_clk_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sdio_clk_tbl},
    {(sizeof(pm_sdio_cmd_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sdio_cmd_tbl},
    {(sizeof(pm_sdio_d3_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sdio_d3_tbl},
    {(sizeof(pm_sdio_d2_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sdio_d2_tbl},
    {(sizeof(pm_fuart_rts_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_fuart_rts_tbl},
    {(sizeof(pm_fuart_cts_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_fuart_cts_tbl},
    {(sizeof(pm_fuart_rx_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_fuart_rx_tbl},
    {(sizeof(pm_fuart_tx_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_fuart_tx_tbl},
    {(sizeof(pm_hsram_gpio0_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio0_tbl},
    {(sizeof(pm_hsram_gpio1_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio1_tbl},
    {(sizeof(pm_hsram_gpio2_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio2_tbl},
    {(sizeof(pm_hsram_gpio3_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio3_tbl},
    {(sizeof(pm_hsram_gpio4_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio4_tbl},
    {(sizeof(pm_hsram_gpio5_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio5_tbl},
    {(sizeof(pm_hsram_gpio6_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio6_tbl},
    {(sizeof(pm_hsram_gpio7_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio7_tbl},
    {(sizeof(pm_hsram_gpio8_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio8_tbl},
    {(sizeof(pm_hsram_gpio9_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio9_tbl},
    {(sizeof(pm_hsram_gpio10_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio10_tbl},
    {(sizeof(pm_hsram_gpio11_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio11_tbl},
    {(sizeof(pm_hsram_gpio12_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_hsram_gpio12_tbl},
    {(sizeof(pm_sar_gpio0_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sar_gpio0_tbl},
    {(sizeof(pm_sar_gpio1_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sar_gpio1_tbl},
    {(sizeof(pm_sar_gpio2_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sar_gpio2_tbl},
    {(sizeof(pm_sar_gpio3_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sar_gpio3_tbl},
    {(sizeof(pm_sar_gpio4_tbl) / sizeof(hal_gpio_st_padmux_info)), pm_sar_gpio4_tbl},
    {(sizeof(outn_rx0_ch5_tbl) / sizeof(hal_gpio_st_padmux_info)), outn_rx0_ch5_tbl},
    {(sizeof(outp_rx0_ch5_tbl) / sizeof(hal_gpio_st_padmux_info)), outp_rx0_ch5_tbl},
    {(sizeof(outn_rx0_ch4_tbl) / sizeof(hal_gpio_st_padmux_info)), outn_rx0_ch4_tbl},
    {(sizeof(outp_rx0_ch4_tbl) / sizeof(hal_gpio_st_padmux_info)), outp_rx0_ch4_tbl},
    {(sizeof(outn_rx0_ch3_tbl) / sizeof(hal_gpio_st_padmux_info)), outn_rx0_ch3_tbl},
    {(sizeof(outp_rx0_ch3_tbl) / sizeof(hal_gpio_st_padmux_info)), outp_rx0_ch3_tbl},
    {(sizeof(outn_rx0_ch2_tbl) / sizeof(hal_gpio_st_padmux_info)), outn_rx0_ch2_tbl},
    {(sizeof(outp_rx0_ch2_tbl) / sizeof(hal_gpio_st_padmux_info)), outp_rx0_ch2_tbl},
    {(sizeof(outn_rx0_ch1_tbl) / sizeof(hal_gpio_st_padmux_info)), outn_rx0_ch1_tbl},
    {(sizeof(outp_rx0_ch1_tbl) / sizeof(hal_gpio_st_padmux_info)), outp_rx0_ch1_tbl},
    {(sizeof(outn_rx0_ch0_tbl) / sizeof(hal_gpio_st_padmux_info)), outn_rx0_ch0_tbl},
    {(sizeof(outp_rx0_ch0_tbl) / sizeof(hal_gpio_st_padmux_info)), outp_rx0_ch0_tbl},
    {(sizeof(eng_test0_tbl) / sizeof(hal_gpio_st_padmux_info)), eng_test0_tbl},
};

static const hal_gpio_st_padmode_info m_hal_gpio_st_padmode_info_tbl[] = {
    {"GPIO_MODE", 0, 0, 0},
#ifdef CONFIG_OPTEE
    {"I2C2_MODE_1", _RIUA_16BIT(TZMISC_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT4},
    {"I2C2_MODE_2", _RIUA_16BIT(TZMISC_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT5},
    {"I2C2_MODE_3", _RIUA_16BIT(TZMISC_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT5 | BIT4},
#endif
    {"EJ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT7},
    {"EJ_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT8},
    {"EJ_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT8 | BIT7},
    {"TEST_IN_MODE_1", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT0},
    {"TEST_IN_MODE_2", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT1},
    {"TEST_IN_MODE_3", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT1 | BIT0},
    {"TEST_OUT_MODE_1", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT4},
    {"TEST_OUT_MODE_2", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT5},
    {"TEST_OUT_MODE_3", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT5 | BIT4},
    {"I2C0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT0},
    {"I2C0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT1},
    {"I2C0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT1 | BIT0},
    {"I2C0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT2},
    {"I2C1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT0},
    {"I2C1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT1},
    {"I2C1_1TO2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_1TO2_MODE), REG_I2C1_1TO2_MODE_MASK, BIT0},
    {"MSPI0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_MSPI0_MODE), REG_MSPI0_MODE_MASK, BIT4},
    {"MSPI0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_MSPI0_MODE), REG_MSPI0_MODE_MASK, BIT5},
    {"MSPI0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_MSPI0_MODE), REG_MSPI0_MODE_MASK, BIT5 | BIT4},
    {"MSPI0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_MSPI0_MODE), REG_MSPI0_MODE_MASK, BIT6},
    {"MSPI0_CZ1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_MSPI0_CZ1_MODE), REG_MSPI0_CZ1_MODE_MASK, BIT0},
    {"MSPI0_CZ1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_MSPI0_CZ1_MODE), REG_MSPI0_CZ1_MODE_MASK, BIT1},
    {"FUART_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT8},
    {"FUART_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT9},
    {"FUART_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT9 | BIT8},
    {"FUART_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT10},
    {"FUART_2W_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT12},
    {"FUART_2W_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT13},
    {"FUART_2W_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT13 | BIT12},
    {"FUART_2W_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT14},
    {"FUART_2W_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT14 | BIT12},
    {"UART0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_UART0_MODE), REG_UART0_MODE_MASK, BIT0},
    {"UART0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_UART0_MODE), REG_UART0_MODE_MASK, BIT1},
    {"UART0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_UART0_MODE), REG_UART0_MODE_MASK, BIT1 | BIT0},
    {"UART1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT4},
    {"UART1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT5},
    {"UART1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT5 | BIT4},
    {"SD0_BOOT_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD0_BOOT_MODE), REG_SD0_BOOT_MODE_MASK, BIT0},
    {"EMMC4B_BOOT_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC4B_BOOT_MODE), REG_EMMC4B_BOOT_MODE_MASK, BIT12},
    {"EMMC4B_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC4B_MODE), REG_EMMC4B_MODE_MASK, BIT10},
    {"EMMC4B_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EMMC4B_MODE), REG_EMMC4B_MODE_MASK, BIT11},
    {"EMMC_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC_RST_MODE), REG_EMMC_RST_MODE_MASK, BIT8},
    {"EMMC_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EMMC_RST_MODE), REG_EMMC_RST_MODE_MASK, BIT9},
    {"SD0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD0_MODE), REG_SD0_MODE_MASK, BIT0},
    {"SD0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SD0_MODE), REG_SD0_MODE_MASK, BIT1},
    {"SD0_CDZ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD0_CDZ_MODE), REG_SD0_CDZ_MODE_MASK, BIT4},
    {"SD0_CDZ_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SD0_CDZ_MODE), REG_SD0_CDZ_MODE_MASK, BIT5},
    {"SD0_RSTN_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD0_RSTN_MODE), REG_SD0_RSTN_MODE_MASK, BIT11},
    {"SD0_RSTN_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SD0_RSTN_MODE), REG_SD0_RSTN_MODE_MASK, BIT12},
    {"ETH_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT0},
    {"ETH_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT1},
    {"ETH_LED_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_ETH_LED_MODE), REG_ETH_LED_MODE_MASK, BIT8},
    {"ETH_LED_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_ETH_LED_MODE), REG_ETH_LED_MODE_MASK, BIT9},
    {"I2S_MCK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT0},
    {"I2S_MCK_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT1},
    {"I2S_MCK_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT1 | BIT0},
    {"I2S_RX_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT0},
    {"I2S_RX_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT1},
    {"I2S_RX_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT1 | BIT0},
    {"I2S_TX_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT4},
    {"I2S_TX_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT5},
    {"I2S_RXTX_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RXTX_MODE), REG_I2S_RXTX_MODE_MASK, BIT8},
    {"I2S_RXTX_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RXTX_MODE), REG_I2S_RXTX_MODE_MASK, BIT9},
    {"I2S_RXTX_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RXTX_MODE), REG_I2S_RXTX_MODE_MASK, BIT9 | BIT8},
    {"DMIC_2CH_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_2CH_MODE), REG_DMIC_2CH_MODE_MASK, BIT8},
    {"DMIC_2CH_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_2CH_MODE), REG_DMIC_2CH_MODE_MASK, BIT9},
    {"DMIC_2CH_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_2CH_MODE), REG_DMIC_2CH_MODE_MASK, BIT9 | BIT8},
    {"DMIC_2CH_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_2CH_MODE), REG_DMIC_2CH_MODE_MASK, BIT10},
    {"DMIC_2CH_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_2CH_MODE), REG_DMIC_2CH_MODE_MASK, BIT10 | BIT8},
    {"SR0_MIPI_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT0},
    {"SR0_MIPI_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT1},
    {"SR0_MIPI_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0},
    {"SR0_MIPI_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT2},
    {"SR0_MIPI_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT2 | BIT0},
    {"SR00_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MCLK_MODE), REG_SR00_MCLK_MODE_MASK, BIT0},
    {"SR01_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR01_MCLK_MODE), REG_SR01_MCLK_MODE_MASK, BIT2},
    {"SR01_MCLK_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR01_MCLK_MODE), REG_SR01_MCLK_MODE_MASK, BIT3},
    {"SR01_MCLK_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR01_MCLK_MODE), REG_SR01_MCLK_MODE_MASK, BIT3 | BIT2},
    {"SR00_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_RST_MODE), REG_SR00_RST_MODE_MASK, BIT0},
    {"SR01_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR01_RST_MODE), REG_SR01_RST_MODE_MASK, BIT2},
    {"SR01_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR01_RST_MODE), REG_SR01_RST_MODE_MASK, BIT3},
    {"TTL16_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_TTL16_MODE), REG_TTL16_MODE_MASK, BIT0},
    {"TTL16_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_TTL16_MODE), REG_TTL16_MODE_MASK, BIT1},
    {"BT656_OUT_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_BT656_OUT_MODE), REG_BT656_OUT_MODE_MASK, BIT4},
    {"PWM0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT0},
    {"PWM0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT1},
    {"PWM0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT1 | BIT0},
    {"PWM0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT2},
    {"PWM0_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT2 | BIT0},
    {"PWM0_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT2 | BIT1},
    {"PWM1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT4},
    {"PWM1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT5},
    {"PWM1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT5 | BIT4},
    {"PWM1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT6},
    {"PWM1_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT6 | BIT4},
    {"PWM1_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT6 | BIT5},
    {"PWM1_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT6 | BIT5 | BIT4},
    {"PWM2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT8},
    {"PWM2_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT9},
    {"PWM2_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT9 | BIT8},
    {"PWM2_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT10},
    {"PWM2_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT10 | BIT8},
    {"PWM3_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT12},
    {"PWM3_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT13},
    {"PWM3_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT13 | BIT12},
    {"PWM3_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT14},
    {"PWM3_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT14 | BIT12},
    {"PWM4_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT0},
    {"PWM4_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT1},
    {"PWM4_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT1 | BIT0},
    {"PWM4_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT2},
    {"PWM5_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT4},
    {"PWM5_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT5},
    {"PWM5_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT5 | BIT4},
    {"PWM5_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT6},
    {"PWM6_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT8},
    {"PWM6_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT9},
    {"PWM6_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT9 | BIT8},
    {"PWM6_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT10},
    {"PWM6_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT10 | BIT8},
    {"PWM7_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT12},
    {"PWM7_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT13},
    {"PWM7_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT13 | BIT12},
    {"PWM7_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT14},
    {"PWM7_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT14 | BIT12},
    {"OTP_TEST_1", _RIUA_16BIT(PADTOP_BANK, REG_OTP_TEST), REG_OTP_TEST_MASK, BIT8},
    {"QSPI_MODE_0", _RIUA_16BIT(PADTOP_BANK, REG_QSPI_MODE), REG_QSPI_MODE_MASK, 0},
    {"QSPICSZ2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_QSPICSZ2_MODE), REG_QSPICSZ2_MODE_MASK, BIT0},
    {"PM_CM4_EJ_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_CM4_EJ_MODE), REG_PM_CM4_EJ_MODE_MASK, BIT0},
    {"PM_CM4_EJ_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_CM4_EJ_MODE), REG_PM_CM4_EJ_MODE_MASK, BIT1},
    {"PM_TEST_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_TEST_MODE), REG_PM_TEST_MODE_MASK, BIT0},
    {"PM_TEST_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_TEST_MODE), REG_PM_TEST_MODE_MASK, BIT1},
    {"PM_TEST_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_TEST_MODE), REG_PM_TEST_MODE_MASK, BIT1 | BIT0},
    {"PM_PSPI0_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PSPI0_MODE), REG_PM_PSPI0_MODE_MASK, BIT0},
    {"PM_PSPI0_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PSPI0_MODE), REG_PM_PSPI0_MODE_MASK, BIT1},
    {"PM_PSPI0_SLAVE_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PSPI0_SLAVE_MODE), REG_PM_PSPI0_SLAVE_MODE_MASK, BIT0},
    {"PM_PSPI0_SLAVE_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PSPI0_SLAVE_MODE), REG_PM_PSPI0_SLAVE_MODE_MASK, BIT1},
    {"PM_PSPI0_CS_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PSPI0_CS_MODE), REG_PM_PSPI0_CS_MODE_MASK, BIT4},
    {"PM_PSPI0_CS_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PSPI0_CS_MODE), REG_PM_PSPI0_CS_MODE_MASK, BIT5},
    {"PM_PSPI0_CS_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PSPI0_CS_MODE), REG_PM_PSPI0_CS_MODE_MASK, BIT5 | BIT4},
    {"PM_FUART_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_FUART_MODE), REG_PM_FUART_MODE_MASK, BIT0},
    {"PM_FUART_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_FUART_MODE), REG_PM_FUART_MODE_MASK, BIT1},
    {"PM_FUART_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_FUART_MODE), REG_PM_FUART_MODE_MASK, BIT1 | BIT0},
    {"PM_FUART_2W_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_FUART_2W_MODE), REG_PM_FUART_2W_MODE_MASK, BIT4},
    {"PM_FUART_2W_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_FUART_2W_MODE), REG_PM_FUART_2W_MODE_MASK, BIT5},
    {"PM_FUART_2W_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_FUART_2W_MODE), REG_PM_FUART_2W_MODE_MASK, BIT5 | BIT4},
    {"PM_FUART_2W_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_FUART_2W_MODE), REG_PM_FUART_2W_MODE_MASK, BIT6},
    {"PM_FUART1_2W_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_FUART1_2W_MODE), REG_PM_FUART1_2W_MODE_MASK, BIT12},
    {"PM_FUART1_2W_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_FUART1_2W_MODE), REG_PM_FUART1_2W_MODE_MASK, BIT13},
    {"PM_FUART1_2W_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_FUART1_2W_MODE), REG_PM_FUART1_2W_MODE_MASK,
     BIT13 | BIT12},
    {"PM_UART0_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_UART0_MODE), REG_PM_UART0_MODE_MASK, BIT8},
    {"PM_UART0_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_UART0_MODE), REG_PM_UART0_MODE_MASK, BIT9},
    {"PM_UART0_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_UART0_MODE), REG_PM_UART0_MODE_MASK, BIT9 | BIT8},
    {"PM_UART0_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_UART0_MODE), REG_PM_UART0_MODE_MASK, BIT10},
    {"PM_IR_IN_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_IR_IN_MODE), REG_PM_IR_IN_MODE_MASK, BIT0},
    {"PM_IR_IN_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_IR_IN_MODE), REG_PM_IR_IN_MODE_MASK, BIT1},
    {"PM_INT_O_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_INT_O_MODE), REG_PM_INT_O_MODE_MASK, BIT8},
    {"PM_INT_O_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_INT_O_MODE), REG_PM_INT_O_MODE_MASK, BIT9},
    {"PM_INT_O_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_INT_O_MODE), REG_PM_INT_O_MODE_MASK, BIT9 | BIT8},
    {"PM_INT_O_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_INT_O_MODE), REG_PM_INT_O_MODE_MASK, BIT10},
    {"PM_SDIO_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SDIO_MODE), REG_PM_SDIO_MODE_MASK, BIT8},
    {"PM_SDIO_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SDIO_MODE), REG_PM_SDIO_MODE_MASK, BIT9},
    {"PM_SDIO_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SDIO_MODE), REG_PM_SDIO_MODE_MASK, BIT9 | BIT8},
    {"PM_SDIO_CDZ_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SDIO_CDZ_MODE), REG_PM_SDIO_CDZ_MODE_MASK, BIT12},
    {"PM_SDIO_CDZ_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SDIO_CDZ_MODE), REG_PM_SDIO_CDZ_MODE_MASK, BIT13},
    {"PM_SDIO_CDZ_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SDIO_CDZ_MODE), REG_PM_SDIO_CDZ_MODE_MASK, BIT13 | BIT12},
    {"PM_SDIO_CDZ_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SDIO_CDZ_MODE), REG_PM_SDIO_CDZ_MODE_MASK, BIT14},
    {"PM_SDIO_RSTN_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SDIO_RSTN_MODE), REG_PM_SDIO_RSTN_MODE_MASK, BIT4},
    {"PM_SDIO_RSTN_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SDIO_RSTN_MODE), REG_PM_SDIO_RSTN_MODE_MASK, BIT5},
    {"PM_SDIO_RSTN_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SDIO_RSTN_MODE), REG_PM_SDIO_RSTN_MODE_MASK,
     BIT5 | BIT4},
    {"PM_SDIO_RSTN_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SDIO_RSTN_MODE), REG_PM_SDIO_RSTN_MODE_MASK, BIT6},
    {"PM_PWM0_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM0_MODE), REG_PM_PWM0_MODE_MASK, BIT0},
    {"PM_PWM0_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM0_MODE), REG_PM_PWM0_MODE_MASK, BIT1},
    {"PM_PWM0_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM0_MODE), REG_PM_PWM0_MODE_MASK, BIT2},
    {"PM_PWM0_MODE_5", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM0_MODE), REG_PM_PWM0_MODE_MASK, BIT2 | BIT0},
    {"PM_PWM1_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM1_MODE), REG_PM_PWM1_MODE_MASK, BIT4},
    {"PM_PWM1_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM1_MODE), REG_PM_PWM1_MODE_MASK, BIT5},
    {"PM_PWM1_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM1_MODE), REG_PM_PWM1_MODE_MASK, BIT5 | BIT4},
    {"PM_PWM1_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM1_MODE), REG_PM_PWM1_MODE_MASK, BIT6},
    {"PM_PWM2_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM2_MODE), REG_PM_PWM2_MODE_MASK, BIT8},
    {"PM_PWM2_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM2_MODE), REG_PM_PWM2_MODE_MASK, BIT9},
    {"PM_PWM2_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM2_MODE), REG_PM_PWM2_MODE_MASK, BIT9 | BIT8},
    {"PM_PWM2_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM2_MODE), REG_PM_PWM2_MODE_MASK, BIT10},
    {"PM_PWM3_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM3_MODE), REG_PM_PWM3_MODE_MASK, BIT12},
    {"PM_PWM3_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM3_MODE), REG_PM_PWM3_MODE_MASK, BIT13},
    {"PM_PWM3_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM3_MODE), REG_PM_PWM3_MODE_MASK, BIT13 | BIT12},
    {"PM_PWM3_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM3_MODE), REG_PM_PWM3_MODE_MASK, BIT14},
    {"PM_PIR_DIRLK0_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK0_MODE), REG_PM_PIR_DIRLK0_MODE_MASK, BIT0},
    {"PM_PIR_DIRLK0_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK0_MODE), REG_PM_PIR_DIRLK0_MODE_MASK, BIT1},
    {"PM_PIR_DIRLK1_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK1_MODE), REG_PM_PIR_DIRLK1_MODE_MASK, BIT4},
    {"PM_PIR_DIRLK1_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK1_MODE), REG_PM_PIR_DIRLK1_MODE_MASK, BIT5},
    {"PM_PIR_DIRLK1_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK1_MODE), REG_PM_PIR_DIRLK1_MODE_MASK,
     BIT5 | BIT4},
    {"PM_PIR_DIRLK2_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK2_MODE), REG_PM_PIR_DIRLK2_MODE_MASK, BIT8},
    {"PM_PIR_DIRLK2_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK2_MODE), REG_PM_PIR_DIRLK2_MODE_MASK, BIT9},
    {"PM_PIR_DIRLK2_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK2_MODE), REG_PM_PIR_DIRLK2_MODE_MASK,
     BIT9 | BIT8},
    {"PM_PIR_DIRLK3_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE), REG_PM_PIR_DIRLK3_MODE_MASK, BIT12},
    {"PM_PIR_DIRLK3_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE), REG_PM_PIR_DIRLK3_MODE_MASK, BIT13},
    {"PM_PIR_DIRLK3_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE), REG_PM_PIR_DIRLK3_MODE_MASK,
     BIT13 | BIT12},
    {"PM_PIR_DIRLK3_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE), REG_PM_PIR_DIRLK3_MODE_MASK, BIT14},
    {"PM_PIR_DIRLK3_MODE_5", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE), REG_PM_PIR_DIRLK3_MODE_MASK,
     BIT14 | BIT12},
    {"PM_PIR_DIRLK3_MODE_6", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE), REG_PM_PIR_DIRLK3_MODE_MASK,
     BIT14 | BIT13},
    {"PM_PIR_DIRLK3_MODE_7", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE), REG_PM_PIR_DIRLK3_MODE_MASK,
     BIT14 | BIT13 | BIT12},
    {"PM_PIR_DIRLK3_MODE_8", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE), REG_PM_PIR_DIRLK3_MODE_MASK, BIT15},
    {"PM_PIR_DIRLK3_MODE_9", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE), REG_PM_PIR_DIRLK3_MODE_MASK,
     BIT15 | BIT12},
    {"PM_PIR_DIRLK3_MODE_10", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIRLK3_MODE), REG_PM_PIR_DIRLK3_MODE_MASK,
     BIT15 | BIT13},
    {"PM_PIR_SERIAL0_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_SERIAL0_MODE), REG_PM_PIR_SERIAL0_MODE_MASK, BIT8},
    {"PM_PIR_SERIAL0_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_SERIAL0_MODE), REG_PM_PIR_SERIAL0_MODE_MASK, BIT9},
    {"PM_PIR_SERIAL0_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_SERIAL0_MODE), REG_PM_PIR_SERIAL0_MODE_MASK,
     BIT9 | BIT8},
    {"PM_PIR_SERIAL1_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_SERIAL1_MODE), REG_PM_PIR_SERIAL1_MODE_MASK,
     BIT10},
    {"PM_PIR_SERIAL1_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_SERIAL1_MODE), REG_PM_PIR_SERIAL1_MODE_MASK,
     BIT11},
    {"PM_PIR_SERIAL1_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_SERIAL1_MODE), REG_PM_PIR_SERIAL1_MODE_MASK,
     BIT11 | BIT10},
    {"PM_PIR_SERIAL2_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_SERIAL2_MODE), REG_PM_PIR_SERIAL2_MODE_MASK,
     BIT12},
    {"PM_PIR_SERIAL2_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_SERIAL2_MODE), REG_PM_PIR_SERIAL2_MODE_MASK,
     BIT13},
    {"PM_PIR_SERIAL2_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_SERIAL2_MODE), REG_PM_PIR_SERIAL2_MODE_MASK,
     BIT13 | BIT12},
    {"PM_I2CM0_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_I2CM0_MODE), REG_PM_I2CM0_MODE_MASK, BIT0},
    {"PM_I2CM0_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_I2CM0_MODE), REG_PM_I2CM0_MODE_MASK, BIT1},
    {"PM_I2CM0_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_I2CM0_MODE), REG_PM_I2CM0_MODE_MASK, BIT1 | BIT0},
    {"PM_I2CM0_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_I2CM0_MODE), REG_PM_I2CM0_MODE_MASK, BIT2},
    {"PM_I2CM0_MODE_5", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_I2CM0_MODE), REG_PM_I2CM0_MODE_MASK, BIT2 | BIT0},
    {"PM_SSI_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SSI_MODE), REG_PM_SSI_MODE_MASK, BIT0},
    {"PM_SSI_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SSI_MODE), REG_PM_SSI_MODE_MASK, BIT1},
    {"PM_SSI_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SSI_MODE), REG_PM_SSI_MODE_MASK, BIT1 | BIT0},
    {"PM_SSI_MODE_4", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SSI_MODE), REG_PM_SSI_MODE_MASK, BIT2},
    {"PM_SSI_CS_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SSI_CS_MODE), REG_PM_SSI_CS_MODE_MASK, BIT4},
    {"PM_SSI_CS_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SSI_CS_MODE), REG_PM_SSI_CS_MODE_MASK, BIT5},
    {"PM_SR_RST_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SR_RST_MODE), REG_PM_SR_RST_MODE_MASK, BIT4},
    {"PM_SR_RST_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SR_RST_MODE), REG_PM_SR_RST_MODE_MASK, BIT5},
    {"PM_MCLK_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_MCLK_MODE), REG_PM_MCLK_MODE_MASK, BIT0},
    {"PM_MCLK_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_MCLK_MODE), REG_PM_MCLK_MODE_MASK, BIT1},
    {"PM_SR_PDN_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SR_PDN_MODE), REG_PM_SR_PDN_MODE_MASK, BIT8},
    {"PM_SR_PDN_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SR_PDN_MODE), REG_PM_SR_PDN_MODE_MASK, BIT9},
    {"PM_PAD_EXT_MODE0_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE0), REG_PM_PAD_EXT_MODE0_MASK, BIT0},
    {"PM_PAD_EXT_MODE1_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE1), REG_PM_PAD_EXT_MODE1_MASK, BIT1},
    {"PM_PAD_EXT_MODE2_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE2), REG_PM_PAD_EXT_MODE2_MASK, BIT2},
    {"PM_PAD_EXT_MODE3_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE3), REG_PM_PAD_EXT_MODE3_MASK, BIT3},
    {"PM_PAD_EXT_MODE4_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE4), REG_PM_PAD_EXT_MODE4_MASK, BIT4},
    {"PM_PAD_EXT_MODE5_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE5), REG_PM_PAD_EXT_MODE5_MASK, BIT5},
    {"PM_PAD_EXT_MODE6_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE6), REG_PM_PAD_EXT_MODE6_MASK, BIT6},
    {"PM_PAD_EXT_MODE7_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE7), REG_PM_PAD_EXT_MODE7_MASK, BIT7},
    {"PM_PAD_EXT_MODE8_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE8), REG_PM_PAD_EXT_MODE8_MASK, BIT8},
    {"PM_PAD_EXT_MODE9_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE9), REG_PM_PAD_EXT_MODE9_MASK, BIT9},
    {"PM_PAD_EXT_MODE10_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE10), REG_PM_PAD_EXT_MODE10_MASK, BIT10},
    {"PM_PAD_EXT_MODE11_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE11), REG_PM_PAD_EXT_MODE11_MASK, BIT11},
    {"PM_PAD_EXT_MODE12_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE12), REG_PM_PAD_EXT_MODE12_MASK, BIT12},
    {"PM_PAD_EXT_MODE13_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE13), REG_PM_PAD_EXT_MODE13_MASK, BIT13},
    {"PM_PAD_EXT_MODE14_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE14), REG_PM_PAD_EXT_MODE14_MASK, BIT14},
    {"PM_PAD_EXT_MODE15_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE15), REG_PM_PAD_EXT_MODE15_MASK, BIT15},
    {"PM_PAD_EXT_MODE16_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE16), REG_PM_PAD_EXT_MODE16_MASK, BIT0},
    {"PM_PAD_EXT_MODE17_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE17), REG_PM_PAD_EXT_MODE17_MASK, BIT1},
    {"PM_PAD_EXT_MODE18_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE18), REG_PM_PAD_EXT_MODE18_MASK, BIT2},
    {"PM_PAD_EXT_MODE19_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE19), REG_PM_PAD_EXT_MODE19_MASK, BIT3},
    {"PM_PAD_EXT_MODE20_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE20), REG_PM_PAD_EXT_MODE20_MASK, BIT4},
    {"PM_PAD_EXT_MODE21_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE21), REG_PM_PAD_EXT_MODE21_MASK, BIT5},
    {"PM_PAD_EXT_MODE22_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE22), REG_PM_PAD_EXT_MODE22_MASK, BIT6},
    {"PM_PAD_EXT_MODE23_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE23), REG_PM_PAD_EXT_MODE23_MASK, BIT7},
    {"PM_PAD_EXT_MODE24_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE24), REG_PM_PAD_EXT_MODE24_MASK, BIT8},
    {"PM_PAD_EXT_MODE25_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE25), REG_PM_PAD_EXT_MODE25_MASK, BIT9},
    {"PM_PAD_EXT_MODE26_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE26), REG_PM_PAD_EXT_MODE26_MASK, BIT10},
    {"PM_PAD_EXT_MODE27_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE27), REG_PM_PAD_EXT_MODE27_MASK, BIT11},
    {"PM_PAD_EXT_MODE28_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE28), REG_PM_PAD_EXT_MODE28_MASK, BIT12},
    {"PM_PAD_EXT_MODE29_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE29), REG_PM_PAD_EXT_MODE29_MASK, BIT13},
    {"PM_PAD_EXT_MODE30_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE30), REG_PM_PAD_EXT_MODE30_MASK, BIT14},
    {"PM_PAD_EXT_MODE31_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE31), REG_PM_PAD_EXT_MODE31_MASK, BIT15},
    {"PM_PAD_EXT_MODE32_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE32), REG_PM_PAD_EXT_MODE32_MASK, BIT0},
    {"PM_PAD_EXT_MODE33_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE33), REG_PM_PAD_EXT_MODE33_MASK, BIT1},
    {"PM_PAD_EXT_MODE34_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE34), REG_PM_PAD_EXT_MODE34_MASK, BIT2},
    {"PM_PAD_EXT_MODE35_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE35), REG_PM_PAD_EXT_MODE35_MASK, BIT3},
    {"PM_PAD_EXT_MODE36_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE36), REG_PM_PAD_EXT_MODE36_MASK, BIT4},
    {"PM_PAD_EXT_MODE37_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE37), REG_PM_PAD_EXT_MODE37_MASK, BIT5},
    {"PM_PAD_EXT_MODE38_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE38), REG_PM_PAD_EXT_MODE38_MASK, BIT6},
    {"PM_PAD_EXT_MODE39_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE39), REG_PM_PAD_EXT_MODE39_MASK, BIT7},
    {"PM_PAD_EXT_MODE40_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE40), REG_PM_PAD_EXT_MODE40_MASK, BIT8},
    {"PM_PAD_EXT_MODE41_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE41), REG_PM_PAD_EXT_MODE41_MASK, BIT9},
    {"PM_PAD_EXT_MODE42_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE42), REG_PM_PAD_EXT_MODE42_MASK, BIT10},
    {"PM_PAD_EXT_MODE43_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE43), REG_PM_PAD_EXT_MODE43_MASK, BIT11},
    {"PM_PAD_EXT_MODE44_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE44), REG_PM_PAD_EXT_MODE44_MASK, BIT12},
    {"PM_PAD_EXT_MODE45_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE45), REG_PM_PAD_EXT_MODE45_MASK, BIT13},
    {"PM_PAD_EXT_MODE46_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE46), REG_PM_PAD_EXT_MODE46_MASK, BIT14},
    {"PM_PAD_EXT_MODE47_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE47), REG_PM_PAD_EXT_MODE47_MASK, BIT15},
    {"PM_PAD_EXT_MODE48_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE48), REG_PM_PAD_EXT_MODE48_MASK, BIT0},
    {"PM_PAD_EXT_MODE49_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE49), REG_PM_PAD_EXT_MODE49_MASK, BIT1},
    {"PM_PAD_EXT_MODE50_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE50), REG_PM_PAD_EXT_MODE50_MASK, BIT2},
    {"PM_PAD_EXT_MODE51_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE51), REG_PM_PAD_EXT_MODE51_MASK, BIT3},
    {"PM_UART_GPIO_EN_0", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_UART_GPIO_EN), REG_PM_UART_GPIO_EN_MASK, 0},
};

//==============================================================================
//
//                              FUNCTIONS
//
//==============================================================================

//------------------------------------------------------------------------------
//  Function    : hal_gpio_check_pin
//  Description :
//------------------------------------------------------------------------------
static s32 hal_gpio_check_pin(u32 pad_id)
{
    if (GPIO_NR <= pad_id)
    {
        return FALSE;
    }
    return TRUE;
}

void hal_gpio_dis_padmux(u32 pad_mode_id)
{
    if (_GPIO_R_WORD_MASK(m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_riu,
                          m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_mask))
    {
        _GPIO_W_WORD_MASK(m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_riu, 0,
                          m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_mask);
    }
}

void hal_gpio_en_padmux(u32 pad_mode_id)
{
    _GPIO_W_WORD_MASK(m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_riu,
                      m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_val,
                      m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_mask);
}

static s32 hal_gpio_pad_set_mode_general(u32 pad_id, u32 mode)
{
    u64 reg_addr     = 0;
    u16 reg_val      = 0;
    u8  mode_is_find = 0;
    u16 i, ext_item_id = 0;

    for (i = 0; i < m_hal_gpio_st_padmux_entry[pad_id].size; i++)
    {
        reg_addr = _RIUA_16BIT(m_hal_gpio_st_padmux_entry[pad_id].padmux[i].base,
                               m_hal_gpio_st_padmux_entry[pad_id].padmux[i].offset);
        if (mode == m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode)
        {
            reg_val = _GPIO_R_WORD_MASK(reg_addr, 0xFFFF);
            reg_val &= ~(m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mask);
            reg_val |= m_hal_gpio_st_padmux_entry[pad_id].padmux[i].val; // CHECK Multi-Pad Mode
            _GPIO_W_WORD_MASK(reg_addr, reg_val, 0xFFFF);
            mode_is_find             = 1;
            pad_mode_recoder[pad_id] = mode;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
            break;
#endif
        }
        else if ((m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode >= PINMUX_FOR_PM_PAD_EXT_MODE0_1)
                 && (m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode <= PINMUX_FOR_PM_PAD_EXT_MODE51_1))
        {
            ext_item_id = i;
        }
        /*else if ((m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode >= PINMUX_FOR_SPI_EXT_EN_MODE0_1)
                 && (m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode <= PINMUX_FOR_SPI_EXT_EN_MODE5_1))
        {
            ext_item_id = i;
        }*/
        else
        {
            if ((mode == PINMUX_FOR_GPIO_MODE)
                && (m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode > PRIORITY_GREATER_GPIO))
                continue;
            reg_val = _GPIO_R_WORD_MASK(reg_addr, m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mask);
            if (reg_val == m_hal_gpio_st_padmux_entry[pad_id].padmux[i].val)
            {
                hal_pinmux_info(
                    "[Padmux]reset PAD%d(reg 0x%x:%x; mask0x%x) t0 %s (org: %s)\n", pad_id,
                    m_hal_gpio_st_padmux_entry[pad_id].padmux[i].base,
                    m_hal_gpio_st_padmux_entry[pad_id].padmux[i].offset,
                    m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mask, m_hal_gpio_st_padmode_info_tbl[mode].pad_name,
                    m_hal_gpio_st_padmode_info_tbl[m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode].pad_name);
                if (m_hal_gpio_st_padmux_entry[pad_id].padmux[i].val != 0)
                {
                    _GPIO_W_WORD_MASK(reg_addr, 0, m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mask);
                }
                else
                {
                    _GPIO_W_WORD_MASK(reg_addr, m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mask,
                                      m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mask);
                }
            }
        }
    }

    if ((mode_is_find) && (ext_item_id))
    {
        // set external data mode
        reg_addr = _RIUA_16BIT(m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].base,
                               m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].offset);
        reg_val  = _GPIO_R_WORD_MASK(reg_addr, 0xFFFF);
        reg_val &= ~(m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].mask);
        reg_val |= m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].val; // CHECK Multi-Pad Mode

        _GPIO_W_WORD_MASK(reg_addr, reg_val, 0xFFFF);
    }

    return (mode_is_find) ? 0 : 1;
}

static s32 hal_gpio_pad_clr_mode_general(u32 pad_id, u32 mode)
{
    u64 reg_addr     = 0;
    u8  mode_is_find = 0;
    u16 i            = 0;

    for (i = 0; i < m_hal_gpio_st_padmux_entry[pad_id].size; i++)
    {
        reg_addr = _RIUA_16BIT(m_hal_gpio_st_padmux_entry[pad_id].padmux[i].base,
                               m_hal_gpio_st_padmux_entry[pad_id].padmux[i].offset);
        if (mode == m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode)
        {
            _GPIO_W_WORD_MASK(reg_addr, 0, m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mask);
            if (pad_mode_recoder[pad_id] == mode)
            {
                pad_mode_recoder[pad_id] = PINMUX_FOR_UNKNOWN_MODE;
            }
            mode_is_find = 1;
        }
    }

    return (mode_is_find) ? 0 : 1;
}

s32 hal_gpio_pad_set_val(u32 pad_id, u32 mode)
{
    if (FALSE == hal_gpio_check_pin(pad_id))
    {
        return 1;
    }
    else
    {
        return hal_gpio_pad_set_mode_general(pad_id, mode);
    }
}

s32 hal_gpio_pad_clr_val(u32 pad_id, u32 mode)
{
    if (FALSE == hal_gpio_check_pin(pad_id))
    {
        return 1;
    }
    else
    {
        return hal_gpio_pad_clr_mode_general(pad_id, mode);
    }
}

s32 hal_gpio_pad_get_val(u32 pad_id, u32* mode)
{
    if (FALSE == hal_gpio_check_pin(pad_id))
    {
        return 1;
    }
    *mode = pad_mode_recoder[pad_id];
    return 0;
}

void hal_gpio_set_vol(u32 group, u32 mode) {}

s32 hal_gpio_pad_set_mode(u32 mode)
{
    u32 pad_id;
    u16 k = 0;
    u16 i = 0;

    for (k = 0; k < sizeof(m_hal_gpio_st_padmux_entry) / sizeof(struct hal_gpio_st_padmux_entry); k++)
    {
        for (i = 0; i < m_hal_gpio_st_padmux_entry[k].size; i++)
        {
            if (mode == m_hal_gpio_st_padmux_entry[k].padmux[i].mode)
            {
                pad_id = m_hal_gpio_st_padmux_entry[k].padmux[i].pad_id;
                if (pad_id >= GPIO_NR)
                {
                    return 1;
                }
                else
                {
                    if (hal_gpio_pad_set_mode_general(pad_id, mode))
                    {
                        return 1;
                    }
                }
            }
        }
    }
    return 0;
}

s32 hal_gpio_pad_check_dis_padmux(u32 pad_mode_id)
{
    u16 reg_val = 0;

    reg_val = _GPIO_R_WORD_MASK(m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_riu,
                                m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_mask);

    if (reg_val != 0)
    {
        m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].base =
            (u16)((m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_riu & 0xFFFF00) >> 9);
        m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].offset =
            (u16)((m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_riu & 0x1FF) >> 2);
        m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].mask =
            m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_mask;
        m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].val    = 0;
        m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].regval = reg_val;
        m_hal_gpio_st_pad_checkVal.infocount++;
        return 1;
    }
    return 0;
}

s32 hal_gpio_pad_check_en_padmux(u32 pad_mode_id)
{
    u16 reg_val = 0;

    reg_val = _GPIO_R_WORD_MASK(m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_riu,
                                m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_mask);

    if (reg_val != m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_val)
    {
        m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].base =
            (u16)((m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_riu & 0xFFFF00) >> 9);
        m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].offset =
            (u16)((m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_riu & 0x1FF) >> 2);
        m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].mask =
            m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_mask;
        m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].val =
            m_hal_gpio_st_padmode_info_tbl[pad_mode_id].mode_val;
        m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].regval = reg_val;
        m_hal_gpio_st_pad_checkVal.infocount++;
        return 1;
    }
    return 0;
}

static s32 hal_gpio_pad_check_mode_general(u32 pad_id, u32 mode)
{
    u64 reg_addr     = 0;
    u16 reg_val      = 0;
    u8  mode_is_find = 0;
    u8  mode_is_err  = 0;
    u16 i, ext_item_id = 0;

    for (i = 0; i < m_hal_gpio_st_padmux_entry[pad_id].size; i++)
    {
        if (pad_id == m_hal_gpio_st_padmux_entry[pad_id].padmux[i].pad_id)
        {
            reg_addr = _RIUA_16BIT(m_hal_gpio_st_padmux_entry[pad_id].padmux[i].base,
                                   m_hal_gpio_st_padmux_entry[pad_id].padmux[i].offset);

            if (mode == m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode)
            {
                reg_val = _GPIO_R_WORD_MASK(reg_addr, 0xFFFF);
                reg_val &= (m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mask);
                if (reg_val != m_hal_gpio_st_padmux_entry[pad_id].padmux[i].val) // CHECK Multi-Pad Mode
                {
                    mode_is_err++;

                    m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].base =
                        (u16)(m_hal_gpio_st_padmux_entry[pad_id].padmux[i].base >> 8);
                    m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].offset =
                        m_hal_gpio_st_padmux_entry[pad_id].padmux[i].offset;
                    m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].mask =
                        m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mask;
                    m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].val =
                        m_hal_gpio_st_padmux_entry[pad_id].padmux[i].val;
                    m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].regval = reg_val;
                    m_hal_gpio_st_pad_checkVal.infocount++;
                }

                mode_is_find = 1;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
                break;
#endif
            }
            else if ((m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode >= PINMUX_FOR_PM_PAD_EXT_MODE0_1)
                     && (m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode <= PINMUX_FOR_PM_PAD_EXT_MODE51_1))
            {
                ext_item_id = i;
            }
            /*else if ((m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode >= PINMUX_FOR_SPI_EXT_EN_MODE0_1)
                     && (m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode <= PINMUX_FOR_SPI_EXT_EN_MODE5_1))
            {
                ext_item_id = i;
            }*/
            else
            {
                if ((mode == PINMUX_FOR_GPIO_MODE)
                    && (m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mode > PRIORITY_GREATER_GPIO))
                    continue;

                reg_val = _GPIO_R_WORD_MASK(reg_addr, m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mask);
                if (reg_val == m_hal_gpio_st_padmux_entry[pad_id].padmux[i].val)
                {
                    mode_is_err++;

                    m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].base =
                        (u16)(m_hal_gpio_st_padmux_entry[pad_id].padmux[i].base >> 8);
                    m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].offset =
                        m_hal_gpio_st_padmux_entry[pad_id].padmux[i].offset;
                    m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].mask =
                        m_hal_gpio_st_padmux_entry[pad_id].padmux[i].mask;
                    m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].val =
                        m_hal_gpio_st_padmux_entry[pad_id].padmux[i].val;
                    m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].regval = reg_val;
                    m_hal_gpio_st_pad_checkVal.infocount++;
                }
            }
        }
    }

    if ((mode_is_find) && (ext_item_id))
    {
        // set external data mode
        reg_addr = _RIUA_16BIT(m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].base,
                               m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].offset);
        reg_val  = _GPIO_R_WORD_MASK(reg_addr, 0xFFFF);
        reg_val &= (m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].mask);
        if (reg_val != m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].val)
        {
            mode_is_err++;

            m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].base =
                (u16)(m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].base >> 8);
            m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].offset =
                m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].offset;
            m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].mask =
                m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].mask;
            m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].val =
                m_hal_gpio_st_padmux_entry[pad_id].padmux[ext_item_id].val;
            m_hal_gpio_st_pad_checkVal.infos[m_hal_gpio_st_pad_checkVal.infocount].regval = reg_val;
            m_hal_gpio_st_pad_checkVal.infocount++;
        }
    }

    return (mode_is_find && !mode_is_err) ? 0 : 1;
}

s32 hal_gpio_pad_check_val(u32 pad_id, u32 mode)
{
    if (FALSE == hal_gpio_check_pin(pad_id))
    {
        return 1;
    }

    memset(&m_hal_gpio_st_pad_checkVal, 0, sizeof(m_hal_gpio_st_pad_checkVal));

    return hal_gpio_pad_check_mode_general(pad_id, mode);
}

u8 hal_gpio_pad_check_info_count(void)
{
    return m_hal_gpio_st_pad_checkVal.infocount;
}

void* hal_gpio_pad_check_info_get(u8 index)
{
    return (void*)&m_hal_gpio_st_pad_checkVal.infos[index];
}

u8 hal_gpio_padmux_to_val(u8* p_mode, u32* mode_to_val)
{
    u32 index;
    for (index = 0; index < (sizeof(m_hal_gpio_st_padmode_info_tbl) / sizeof(m_hal_gpio_st_padmode_info_tbl[0]));
         index++)
    {
        if (!strcmp((const char*)m_hal_gpio_st_padmode_info_tbl[index].pad_name, (const char*)p_mode))
        {
            *mode_to_val = index;
            return 0;
        }
    }
    return 1;
}

static u32 pad_id_list[GPIO_NR + 1] = {0};

u32* hal_gpio_padmdoe_to_padindex(u32 mode)
{
    u16 k     = 0;
    u16 i     = 0;
    u16 Count = 0;

    for (k = 0; k < sizeof(m_hal_gpio_st_padmux_entry) / sizeof(struct hal_gpio_st_padmux_entry); k++)
    {
        for (i = 0; i < m_hal_gpio_st_padmux_entry[k].size; i++)
        {
            if (mode == m_hal_gpio_st_padmux_entry[k].padmux[i].mode)
            {
                pad_id_list[Count] = m_hal_gpio_st_padmux_entry[k].padmux[i].pad_id;
                Count += 1;
            }
        }
    }
    pad_id_list[Count] = PAD_UNKNOWN;
    return pad_id_list;
}
