/*
 * Copyright (c) 2014 MediaTek Inc.
 * Author: Flora Fu <flora.fu@mediatek.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _DT_BINDINGS_CLK_MT6397_H
#define _DT_BINDINGS_CLK_MT6397_H

#define MT6397_CLK_AUD26M			0
#define MT6397_CLK_AUD13M			1
#define MT6397_CLK_AUD26M_DIV64			2
#define MT6397_CLK_SMPS24M			3
#define MT6397_CLK_SMPS12M			4
#define MT6397_CLK_SMPS6M			5
#define MT6397_CLK_SMPS3M			6
#define MT6397_CLK_SMPS2M			7
#define MT6397_CLK_SMPS1M			8
#define MT6397_CLK_PMU75K			9
#define MT6397_CLK_PMU12M			10
#define MT6397_CLK_FG32K			11
#define MT6397_CLK_RTC32K			12
#define MT6397_CLK_CHR1M			13

#define MT6397_TOPCKPDN_AUD_26M			14
#define MT6397_TOPCKPDN_AUD_13M			15
#define MT6397_TOPCKPDN_SPK_CK			16
#define MT6397_TOPCKPDN_PWMOC_CK		17
#define MT6397_TOPCKPDN_EFUSE_CK		18
#define MT6397_TOPCKPDN_FGADC_CK		19
#define MT6397_TOPCKPDN_FGADC_ANA_CK		20
#define MT6397_TOPCKPDN_BST_DRV_1M_CK		21
#define MT6397_TOPCKPDN_RTC_MCLK		22
#define MT6397_TOPCKPDN_SPK_PWM_DIV		23
#define MT6397_TOPCKPDN_SPK_DIV			24
#define MT6397_TOPCKPDN_SMPS_CK_DIV2		25
#define MT6397_TOPCKPDN_SMPS_CK_DIV		26
#define MT6397_TOPCKPDN_AUXADC_CK		27
#define MT6397_TOPCKPDN_ACCDET_CK		28
#define MT6397_TOPCKPDN_STRUP_6M		29
#define MT6397_TOPCKPDN2_RTC32K_1V8		30
#define MT6397_TOPCKPDN2_FQMTR			31
#define MT6397_TOPCKPDN2_STRUP_75K_CK		32
#define MT6397_TOPCKPDN2_RTC_32K_CK		33
#define MT6397_TOPCKPDN2_PCHR_32K_CK		34
#define MT6397_TOPCKPDN2_LDOSTB_1M_CK		35
#define MT6397_TOPCKPDN2_INTRP_CK		36
#define MT6397_TOPCKPDN2_DRV_32K_CK		37
#define MT6397_TOPCKPDN2_CHR1M_CK		38
#define MT6397_TOPCKPDN2_BUCK_CK		39
#define MT6397_TOPCKPDN2_BUCK_ANA_CK		40
#define MT6397_TOPCKPDN2_BUCK32K		41
#define MT6397_TOPCKPDN2_BUCK_1M_CK		42
#define MT6397_TOPCKPDN2_STRUP_32K_CK		43
#define MT6397_TOPCKPDN2_RTC_75K_CK		44
#define MT6397_TOPCKPDN2_RSV_15			45
#define MT6397_TOPCKPDN3_AUXADC_DIV_CK		46
#define MT6397_TOPCKPDN3_RTC_75K_DIV4_CK	47
#define MT6397_WRPCKPDN_I2C0			48
#define MT6397_WRPCKPDN_I2C1			49
#define MT6397_WRPCKPDN_I2C2			50
#define MT6397_WRPCKPDN_PWM			51
#define MT6397_WRPCKPDN_KP			52
#define MT6397_WRPCKPDN_EINT			53
#define MT6397_WRPCKPDN_32K			54
#define MT6397_WRPCKPDN_WRP			55
#define MT6397_CLK_MAX				56

#endif
