
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z007sclg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_i2s_receiver_0_1/design_1_i2s_receiver_0_1.dcp' for cell 'design_1_i/i2s_receiver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_i2s_transmitter_0_1/design_1_i2s_transmitter_0_1.dcp' for cell 'design_1_i/i2s_transmitter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_vhdl_clockdivider_by_0_0/design_1_vhdl_clockdivider_by_0_0.dcp' for cell 'design_1_i/vhdl_clockdivider_by_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_vhdl_clockdivider_by_1_0/design_1_vhdl_clockdivider_by_1_0.dcp' for cell 'design_1_i/vhdl_clockdivider_by_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1104.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 1.328550 which will be rounded to 1.329 to ensure it is an integer multiple of 1 picosecond [c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'irq_0'. [C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/constrs_1/new/constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/constrs_1/new/constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FCLK_CLK2_0'. [C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/constrs_1/new/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/constrs_1/new/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.srcs/constrs_1/new/constraints.xdc]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_VALIDITY_AXISCLK_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1501.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1501.707 ; gain = 396.781
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.968 . Memory (MB): peak = 1501.707 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18a27c3cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1501.707 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b1cd86c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.307 . Memory (MB): peak = 1680.723 ; gain = 0.445
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 43 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: b6ca9257

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1680.723 ; gain = 0.445
INFO: [Opt 31-389] Phase Constant propagation created 33 cells and removed 827 cells
INFO: [Opt 31-1021] In phase Constant propagation, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19097cd00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.849 . Memory (MB): peak = 1680.723 ; gain = 0.445
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1865 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/vhdl_clockdivider_by_0/U0/clk_out1_BUFG_inst to drive 49 load(s) on clock net design_1_i/vhdl_clockdivider_by_0/U0/clk_out1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 13bb8a9d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.900 . Memory (MB): peak = 1680.723 ; gain = 0.445
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13bb8a9d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.912 . Memory (MB): peak = 1680.723 ; gain = 0.445
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13bb8a9d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.932 . Memory (MB): peak = 1680.723 ; gain = 0.445
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              43  |                                              0  |
|  Constant propagation         |              33  |             827  |                                             15  |
|  Sweep                        |               0  |            1865  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1680.723 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 114697323

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1680.723 ; gain = 0.445

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: c495b71e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1820.473 ; gain = 0.000
Ending Power Optimization Task | Checksum: c495b71e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.473 ; gain = 139.750

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c495b71e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1820.473 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1820.473 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14688a700

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.473 ; gain = 318.766
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1820.473 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 96753a88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1820.473 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9ebc6a88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.393 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: df50a29d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.945 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: df50a29d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.950 . Memory (MB): peak = 1820.473 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: df50a29d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.959 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cac5c2f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e03350ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 62 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 1 new cell, deleted 24 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1820.473 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             24  |                    25  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             24  |                    25  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 11ccc7719

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.473 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 15791e256

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.473 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15791e256

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ba07a1f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 146c4da69

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 132eb511c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12512ac50

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1177ddf0a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b4b49bf7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 153152a80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 8f3b2da3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cfae87a1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1820.473 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1cfae87a1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23b2a4033

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.667 | TNS=-384.797 |
Phase 1 Physical Synthesis Initialization | Checksum: 2007acaa5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f486e4d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1820.473 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 23b2a4033

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.435. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1820.473 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ed19a5a7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ed19a5a7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ed19a5a7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1820.473 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: ed19a5a7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1820.473 ; gain = 0.000

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1820.473 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17cf1c566

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1820.473 ; gain = 0.000
Ending Placer Task | Checksum: 1471b90e8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1820.473 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1820.473 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.435 | TNS=-365.356 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a41f1f34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.435 | TNS=-365.356 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a41f1f34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.435 | TNS=-365.356 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[4].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.435 | TNS=-365.332 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[5].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.435 | TNS=-365.308 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[6].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.435 | TNS=-365.284 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[7].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.431 | TNS=-365.260 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.431 | TNS=-365.240 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[21].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[21]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.431 | TNS=-365.220 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[22].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[22]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.431 | TNS=-365.200 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[23].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[23]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.426 | TNS=-365.180 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[10].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.426 | TNS=-365.102 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[11].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.426 | TNS=-365.024 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[8].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.426 | TNS=-364.946 |
INFO: [Physopt 32-663] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[9].  Re-placed instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.411 | TNS=-364.868 |
INFO: [Physopt 32-662] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20].  Did not re-place instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20]
INFO: [Physopt 32-702] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0.  Did not re-place instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/xpm_fifo_async_inst_i_1
INFO: [Physopt 32-702] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_reset[0].  Did not re-place instance design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER
INFO: [Physopt 32-702] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_reset[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.411 | TNS=-364.868 |
Phase 3 Critical Path Optimization | Checksum: 1a41f1f34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.905 . Memory (MB): peak = 1820.473 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.411 | TNS=-364.868 |
INFO: [Physopt 32-662] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20].  Did not re-place instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20]
INFO: [Physopt 32-702] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0.  Did not re-place instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/xpm_fifo_async_inst_i_1
INFO: [Physopt 32-702] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-662] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_reset[0].  Did not re-place instance design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-81] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_reset[0]. Replicated 2 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-735] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_reset[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.383 | TNS=-361.620 |
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-663] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_reset[0].  Re-placed instance design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER
INFO: [Physopt 32-735] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_reset[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.335 | TNS=-358.404 |
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-662] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_reset[0].  Did not re-place instance design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-702] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_reset[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20].  Did not re-place instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20]
INFO: [Physopt 32-702] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0.  Did not re-place instance design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/xpm_fifo_async_inst_i_1
INFO: [Physopt 32-702] Processed net design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_reset[0].  Did not re-place instance design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER
INFO: [Physopt 32-702] Processed net design_1_i/rst_ps7_0_50M/U0/peripheral_reset[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.335 | TNS=-358.404 |
Phase 4 Critical Path Optimization | Checksum: 1a41f1f34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.473 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.335 | TNS=-358.404 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.100  |          6.952  |            2  |              0  |                    14  |           0  |           2  |  00:00:01  |
|  Total          |          0.100  |          6.952  |            2  |              0  |                    14  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1820.473 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 101015fcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
166 Infos, 16 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1820.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8900faf3 ConstDB: 0 ShapeSum: 87a52a9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1157c5397

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1825.520 ; gain = 5.047
Post Restoration Checksum: NetGraph: 2ac1e61a NumContArr: eaba6d7d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1157c5397

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1825.520 ; gain = 5.047

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1157c5397

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.574 ; gain = 11.102

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1157c5397

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.574 ; gain = 11.102

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7db264e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1838.434 ; gain = 17.961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.488 | TNS=-384.899| WHS=-0.753 | THS=-133.344|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1f7687ea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1840.172 ; gain = 19.699
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.488 | TNS=-384.720| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 418d6642

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1855.266 ; gain = 34.793
Phase 2 Router Initialization | Checksum: b6c88649

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1855.266 ; gain = 34.793

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00351914 %
  Global Horizontal Routing Utilization  = 0.0101103 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3429
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3428
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: b6c88649

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1855.266 ; gain = 34.793
Phase 3 Initial Routing | Checksum: 1693110f8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1903.277 ; gain = 82.805
INFO: [Route 35-580] Design has 170 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_1 |design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleRight_reg/D|
|               clk_fpga_0 |               clk_fpga_1 | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleLeft_reg/R|
|               clk_fpga_0 |               clk_fpga_1 |                           design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/R|
|               clk_fpga_0 |               clk_fpga_1 |                           design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[1]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteValid_reg/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.952 | TNS=-595.778| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ad5a1b75

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1903.277 ; gain = 82.805

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.235 | TNS=-595.076| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cf39e44e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1903.277 ; gain = 82.805
Phase 4 Rip-up And Reroute | Checksum: 1cf39e44e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1903.277 ; gain = 82.805

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2121e2ed7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.952 | TNS=-595.778| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a5dc7577

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a5dc7577

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805
Phase 5 Delay and Skew Optimization | Checksum: 1a5dc7577

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aaf127f5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.952 | TNS=-595.778| WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a791988e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805
Phase 6 Post Hold Fix | Checksum: 1a791988e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.06503 %
  Global Horizontal Routing Utilization  = 1.55239 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 266da01db

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 266da01db

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cbe73979

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.952 | TNS=-595.778| WHS=0.026  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1cbe73979

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.277 ; gain = 82.805

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
186 Infos, 17 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1903.277 ; gain = 82.805
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.436 . Memory (MB): peak = 1903.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
198 Infos, 18 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/i2s_transmitter_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/i2s_receiver_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/FPGA/SoCMyCock_Project-main/vivado/Synthesizer_project/Synthesizer_project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Mar  2 12:37:42 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2316.543 ; gain = 413.266
INFO: [Common 17-206] Exiting Vivado at Tue Mar  2 12:37:42 2021...
