From 564556f70245f6ea64f674b376df2d0fe692825c Mon Sep 17 00:00:00 2001
From: Dominik Haller <d.haller@phytec.de>
Date: Mon, 10 Nov 2025 10:23:50 -0800
Subject: [PATCH] fdts: Override DDRSS register for PFL-G-03

Configure the DDRSS registers for the MT40A1G16TB-062E 2GB DDR4 memory.

Upstream-Status: Inappropriate [downstream TI specific]
Signed-off-by: Dominik Haller <d.haller@phytec.de>
---
 fdts/AM62Lx-SKEVM-LP4-50-800.dtsi | 1133 +++++++++++++++--------------
 1 file changed, 567 insertions(+), 566 deletions(-)

diff --git a/fdts/AM62Lx-SKEVM-LP4-50-800.dtsi b/fdts/AM62Lx-SKEVM-LP4-50-800.dtsi
index 144ef51ccc12..053c6aab0000 100644
--- a/fdts/AM62Lx-SKEVM-LP4-50-800.dtsi
+++ b/fdts/AM62Lx-SKEVM-LP4-50-800.dtsi
@@ -2,127 +2,128 @@
 /*
  * This file was generated with the
  * AM62Lx SysConfig DDR Configuration Tool for AM64x, AM625, AM623, AM62Ax, AM62Px, AM62Dx, AM62Lx v0.10.32
- * Wed Oct 15 2025 15:01:05 GMT+0530 (India Standard Time)
- * DDR Type: LPDDR4
- * F0 = 50MHz    F1 = NA     F2 = 800MHz
- * Density (per channel): 16Gb
- * Write DBI: Enable
+ * Thu Sep 11 2025 15:29:01 GMT-0700 (Nordamerikanische Westk√ºsten-Sommerzeit)
+ * DDR Type: DDR4
+ * Frequency = 800MHz (1600MTs)
+ * Density: 16Gb
  * Number of Ranks: 1
 */
 
-#define DDRSS_PLL_FHS_CNT 3
+
+#define DDRSS_PLL_FHS_CNT 6
 #define DDRSS_PLL_FREQUENCY_1 400000000
 #define DDRSS_PLL_FREQUENCY_2 400000000
 #define DDRSS_SDRAM_IDX 15
-#define DDRSS_REGION_IDX 15
+#define DDRSS_REGION_IDX 16
 #define DDRSS_TOOL_VERSION "0.10.32"
 
-#define DDRSS_CTL_0_DATA 0x00000B00
+
+#define DDRSS_CTL_0_DATA 0x00000A00
 #define DDRSS_CTL_1_DATA 0x00000000
 #define DDRSS_CTL_2_DATA 0x00000000
 #define DDRSS_CTL_3_DATA 0x00000000
 #define DDRSS_CTL_4_DATA 0x00000000
 #define DDRSS_CTL_5_DATA 0x00000000
 #define DDRSS_CTL_6_DATA 0x00000000
-#define DDRSS_CTL_7_DATA 0x00002710
-#define DDRSS_CTL_8_DATA 0x000186A0
-#define DDRSS_CTL_9_DATA 0x00000005
-#define DDRSS_CTL_10_DATA 0x00000064
-#define DDRSS_CTL_11_DATA 0x00027100
-#define DDRSS_CTL_12_DATA 0x00186A00
-#define DDRSS_CTL_13_DATA 0x00000005
-#define DDRSS_CTL_14_DATA 0x00000640
-#define DDRSS_CTL_15_DATA 0x00027100
-#define DDRSS_CTL_16_DATA 0x00186A00
-#define DDRSS_CTL_17_DATA 0x00000005
-#define DDRSS_CTL_18_DATA 0x00000640
+#define DDRSS_CTL_7_DATA 0x00089158
+#define DDRSS_CTL_8_DATA 0x00000000
+#define DDRSS_CTL_9_DATA 0x00000000
+#define DDRSS_CTL_10_DATA 0x00000000
+#define DDRSS_CTL_11_DATA 0x00089158
+#define DDRSS_CTL_12_DATA 0x00000000
+#define DDRSS_CTL_13_DATA 0x00000000
+#define DDRSS_CTL_14_DATA 0x00000000
+#define DDRSS_CTL_15_DATA 0x00089158
+#define DDRSS_CTL_16_DATA 0x00000000
+#define DDRSS_CTL_17_DATA 0x00000000
+#define DDRSS_CTL_18_DATA 0x00000000
 #define DDRSS_CTL_19_DATA 0x01010100
-#define DDRSS_CTL_20_DATA 0x01010100
+#define DDRSS_CTL_20_DATA 0x01000100
 #define DDRSS_CTL_21_DATA 0x01000110
 #define DDRSS_CTL_22_DATA 0x02010002
-#define DDRSS_CTL_23_DATA 0x0000000A
-#define DDRSS_CTL_24_DATA 0x000186A0
-#define DDRSS_CTL_25_DATA 0x00000000
-#define DDRSS_CTL_26_DATA 0x00000000
+#define DDRSS_CTL_23_DATA 0x00027100
+#define DDRSS_CTL_24_DATA 0x00061A80
+#define DDRSS_CTL_25_DATA 0x02550255
+#define DDRSS_CTL_26_DATA 0x00000255
 #define DDRSS_CTL_27_DATA 0x00000000
 #define DDRSS_CTL_28_DATA 0x00000000
-#define DDRSS_CTL_29_DATA 0x00020200
+#define DDRSS_CTL_29_DATA 0x00000000
 #define DDRSS_CTL_30_DATA 0x00000000
 #define DDRSS_CTL_31_DATA 0x00000000
 #define DDRSS_CTL_32_DATA 0x00000000
 #define DDRSS_CTL_33_DATA 0x00000000
-#define DDRSS_CTL_34_DATA 0x08000010
-#define DDRSS_CTL_35_DATA 0x00002020
+#define DDRSS_CTL_34_DATA 0x00000000
+#define DDRSS_CTL_35_DATA 0x00000000
 #define DDRSS_CTL_36_DATA 0x00000000
 #define DDRSS_CTL_37_DATA 0x00000000
-#define DDRSS_CTL_38_DATA 0x0000040C
-#define DDRSS_CTL_39_DATA 0x00000000
-#define DDRSS_CTL_40_DATA 0x0000081C
-#define DDRSS_CTL_41_DATA 0x00000000
-#define DDRSS_CTL_42_DATA 0x0000081C
-#define DDRSS_CTL_43_DATA 0x00000000
-#define DDRSS_CTL_44_DATA 0x05000804
-#define DDRSS_CTL_45_DATA 0x00000700
-#define DDRSS_CTL_46_DATA 0x09090004
-#define DDRSS_CTL_47_DATA 0x00000303
-#define DDRSS_CTL_48_DATA 0x00320009
-#define DDRSS_CTL_49_DATA 0x09090023
-#define DDRSS_CTL_50_DATA 0x0000210F
-#define DDRSS_CTL_51_DATA 0x00320009
-#define DDRSS_CTL_52_DATA 0x09090023
-#define DDRSS_CTL_53_DATA 0x0900210F
-#define DDRSS_CTL_54_DATA 0x000A0A09
-#define DDRSS_CTL_55_DATA 0x040006DB
-#define DDRSS_CTL_56_DATA 0x09092004
-#define DDRSS_CTL_57_DATA 0x00000C0A
-#define DDRSS_CTL_58_DATA 0x06006DB0
-#define DDRSS_CTL_59_DATA 0x09092006
-#define DDRSS_CTL_60_DATA 0x00000C0A
-#define DDRSS_CTL_61_DATA 0x06006DB0
-#define DDRSS_CTL_62_DATA 0x03042006
-#define DDRSS_CTL_63_DATA 0x04050002
-#define DDRSS_CTL_64_DATA 0x100F100F
-#define DDRSS_CTL_65_DATA 0x01010008
-#define DDRSS_CTL_66_DATA 0x041F1F07
-#define DDRSS_CTL_67_DATA 0x03111103
-#define DDRSS_CTL_68_DATA 0x00001111
+#define DDRSS_CTL_38_DATA 0x0000091C
+#define DDRSS_CTL_39_DATA 0x18181818
+#define DDRSS_CTL_40_DATA 0x0000091C
+#define DDRSS_CTL_41_DATA 0x18181818
+#define DDRSS_CTL_42_DATA 0x0000091C
+#define DDRSS_CTL_43_DATA 0x18181818
+#define DDRSS_CTL_44_DATA 0x05050404
+#define DDRSS_CTL_45_DATA 0x00002806
+#define DDRSS_CTL_46_DATA 0x0602001D
+#define DDRSS_CTL_47_DATA 0x05001D0C
+#define DDRSS_CTL_48_DATA 0x00280605
+#define DDRSS_CTL_49_DATA 0x0602001D
+#define DDRSS_CTL_50_DATA 0x05001D0C
+#define DDRSS_CTL_51_DATA 0x00280605
+#define DDRSS_CTL_52_DATA 0x0602001D
+#define DDRSS_CTL_53_DATA 0x07001D0C
+#define DDRSS_CTL_54_DATA 0x00180807
+#define DDRSS_CTL_55_DATA 0x04006DB0
+#define DDRSS_CTL_56_DATA 0x07070005
+#define DDRSS_CTL_57_DATA 0x00001808
+#define DDRSS_CTL_58_DATA 0x04006DB0
+#define DDRSS_CTL_59_DATA 0x07070005
+#define DDRSS_CTL_60_DATA 0x00001808
+#define DDRSS_CTL_61_DATA 0x04006DB0
+#define DDRSS_CTL_62_DATA 0x03000005
+#define DDRSS_CTL_63_DATA 0x0D0D0002
+#define DDRSS_CTL_64_DATA 0x0D0D0D0D
+#define DDRSS_CTL_65_DATA 0x01010000
+#define DDRSS_CTL_66_DATA 0x031A1A1A
+#define DDRSS_CTL_67_DATA 0x0C0C0C0C
+#define DDRSS_CTL_68_DATA 0x00000C0C
 #define DDRSS_CTL_69_DATA 0x00000101
 #define DDRSS_CTL_70_DATA 0x00000000
 #define DDRSS_CTL_71_DATA 0x01000000
-#define DDRSS_CTL_72_DATA 0x000E0803
-#define DDRSS_CTL_73_DATA 0x000000BB
-#define DDRSS_CTL_74_DATA 0x000000E0
-#define DDRSS_CTL_75_DATA 0x00000C28
-#define DDRSS_CTL_76_DATA 0x000000E0
-#define DDRSS_CTL_77_DATA 0x00000C28
+#define DDRSS_CTL_72_DATA 0x01B80803
+#define DDRSS_CTL_73_DATA 0x00000C30
+#define DDRSS_CTL_74_DATA 0x000001B8
+#define DDRSS_CTL_75_DATA 0x00000C30
+#define DDRSS_CTL_76_DATA 0x000001B8
+#define DDRSS_CTL_77_DATA 0x00000C30
 #define DDRSS_CTL_78_DATA 0x00000005
-#define DDRSS_CTL_79_DATA 0x00000007
-#define DDRSS_CTL_80_DATA 0x00000010
-#define DDRSS_CTL_81_DATA 0x00000070
-#define DDRSS_CTL_82_DATA 0x0000017E
-#define DDRSS_CTL_83_DATA 0x00000070
-#define DDRSS_CTL_84_DATA 0x0000017E
-#define DDRSS_CTL_85_DATA 0x03004000
-#define DDRSS_CTL_86_DATA 0x00001201
-#define DDRSS_CTL_87_DATA 0x00060005
-#define DDRSS_CTL_88_DATA 0x00000006
+#define DDRSS_CTL_79_DATA 0x00000000
+#define DDRSS_CTL_80_DATA 0x00000000
+#define DDRSS_CTL_81_DATA 0x00000000
+#define DDRSS_CTL_82_DATA 0x00000000
+#define DDRSS_CTL_83_DATA 0x00000000
+#define DDRSS_CTL_84_DATA 0x00000000
+#define DDRSS_CTL_85_DATA 0x00000000
+#define DDRSS_CTL_86_DATA 0x00000000
+#define DDRSS_CTL_87_DATA 0x00050005
+#define DDRSS_CTL_88_DATA 0x00000005
 #define DDRSS_CTL_89_DATA 0x00000000
-#define DDRSS_CTL_90_DATA 0x05121208
-#define DDRSS_CTL_91_DATA 0x05030A05
-#define DDRSS_CTL_92_DATA 0x05030C06
-#define DDRSS_CTL_93_DATA 0x01030C06
-#define DDRSS_CTL_94_DATA 0x02010201
-#define DDRSS_CTL_95_DATA 0x00000F01
-#define DDRSS_CTL_96_DATA 0x00E6000F
-#define DDRSS_CTL_97_DATA 0x00E600E6
-#define DDRSS_CTL_98_DATA 0x000000E6
-#define DDRSS_CTL_99_DATA 0x00000000
-#define DDRSS_CTL_100_DATA 0x05010303
-#define DDRSS_CTL_101_DATA 0x0C040505
-#define DDRSS_CTL_102_DATA 0x06050203
-#define DDRSS_CTL_103_DATA 0x030C0605
-#define DDRSS_CTL_104_DATA 0x05060502
-#define DDRSS_CTL_105_DATA 0x03030306
+#define DDRSS_CTL_90_DATA 0x00000000
+#define DDRSS_CTL_91_DATA 0x00000000
+#define DDRSS_CTL_92_DATA 0x00000000
+#define DDRSS_CTL_93_DATA 0x00000000
+#define DDRSS_CTL_94_DATA 0x00010001
+#define DDRSS_CTL_95_DATA 0x00025501
+#define DDRSS_CTL_96_DATA 0x025501C0
+#define DDRSS_CTL_97_DATA 0x025501C0
+#define DDRSS_CTL_98_DATA 0x01C001C0
+#define DDRSS_CTL_99_DATA 0x01C001C0
+#define DDRSS_CTL_100_DATA 0x00000000
+#define DDRSS_CTL_101_DATA 0x00000000
+#define DDRSS_CTL_102_DATA 0x00000000
+#define DDRSS_CTL_103_DATA 0x00000000
+#define DDRSS_CTL_104_DATA 0x00000000
+#define DDRSS_CTL_105_DATA 0x00000000
 #define DDRSS_CTL_106_DATA 0x03010000
 #define DDRSS_CTL_107_DATA 0x00010000
 #define DDRSS_CTL_108_DATA 0x00000000
@@ -136,27 +137,27 @@
 #define DDRSS_CTL_116_DATA 0x00040003
 #define DDRSS_CTL_117_DATA 0x00040005
 #define DDRSS_CTL_118_DATA 0x00000000
-#define DDRSS_CTL_119_DATA 0x00002EC0
-#define DDRSS_CTL_120_DATA 0x00002EC0
-#define DDRSS_CTL_121_DATA 0x00002EC0
-#define DDRSS_CTL_122_DATA 0x00002EC0
-#define DDRSS_CTL_123_DATA 0x00002EC0
+#define DDRSS_CTL_119_DATA 0x00030C00
+#define DDRSS_CTL_120_DATA 0x00030C00
+#define DDRSS_CTL_121_DATA 0x00030C00
+#define DDRSS_CTL_122_DATA 0x00030C00
+#define DDRSS_CTL_123_DATA 0x00030C00
 #define DDRSS_CTL_124_DATA 0x00000000
-#define DDRSS_CTL_125_DATA 0x0000051D
-#define DDRSS_CTL_126_DATA 0x00030A00
-#define DDRSS_CTL_127_DATA 0x00030A00
-#define DDRSS_CTL_128_DATA 0x00030A00
-#define DDRSS_CTL_129_DATA 0x00030A00
-#define DDRSS_CTL_130_DATA 0x00030A00
+#define DDRSS_CTL_125_DATA 0x00005550
+#define DDRSS_CTL_126_DATA 0x00030C00
+#define DDRSS_CTL_127_DATA 0x00030C00
+#define DDRSS_CTL_128_DATA 0x00030C00
+#define DDRSS_CTL_129_DATA 0x00030C00
+#define DDRSS_CTL_130_DATA 0x00030C00
 #define DDRSS_CTL_131_DATA 0x00000000
-#define DDRSS_CTL_132_DATA 0x00005518
-#define DDRSS_CTL_133_DATA 0x00030A00
-#define DDRSS_CTL_134_DATA 0x00030A00
-#define DDRSS_CTL_135_DATA 0x00030A00
-#define DDRSS_CTL_136_DATA 0x00030A00
-#define DDRSS_CTL_137_DATA 0x00030A00
+#define DDRSS_CTL_132_DATA 0x00005550
+#define DDRSS_CTL_133_DATA 0x00030C00
+#define DDRSS_CTL_134_DATA 0x00030C00
+#define DDRSS_CTL_135_DATA 0x00030C00
+#define DDRSS_CTL_136_DATA 0x00030C00
+#define DDRSS_CTL_137_DATA 0x00030C00
 #define DDRSS_CTL_138_DATA 0x00000000
-#define DDRSS_CTL_139_DATA 0x00005518
+#define DDRSS_CTL_139_DATA 0x00005550
 #define DDRSS_CTL_140_DATA 0x00000000
 #define DDRSS_CTL_141_DATA 0x00000000
 #define DDRSS_CTL_142_DATA 0x00000000
@@ -173,15 +174,15 @@
 #define DDRSS_CTL_153_DATA 0x00000000
 #define DDRSS_CTL_154_DATA 0x00000000
 #define DDRSS_CTL_155_DATA 0x00000000
-#define DDRSS_CTL_156_DATA 0x03050000
-#define DDRSS_CTL_157_DATA 0x03050305
-#define DDRSS_CTL_158_DATA 0x00000000
-#define DDRSS_CTL_159_DATA 0x08010000
-#define DDRSS_CTL_160_DATA 0x000E0808
-#define DDRSS_CTL_161_DATA 0x01000000
-#define DDRSS_CTL_162_DATA 0x0E080808
-#define DDRSS_CTL_163_DATA 0x00000000
-#define DDRSS_CTL_164_DATA 0x08080801
+#define DDRSS_CTL_156_DATA 0x08080000
+#define DDRSS_CTL_157_DATA 0x08080808
+#define DDRSS_CTL_158_DATA 0x08000000
+#define DDRSS_CTL_159_DATA 0x00000808
+#define DDRSS_CTL_160_DATA 0x000E0000
+#define DDRSS_CTL_161_DATA 0x00080808
+#define DDRSS_CTL_162_DATA 0x0E000000
+#define DDRSS_CTL_163_DATA 0x08080800
+#define DDRSS_CTL_164_DATA 0x00000000
 #define DDRSS_CTL_165_DATA 0x0000080E
 #define DDRSS_CTL_166_DATA 0x00040003
 #define DDRSS_CTL_167_DATA 0x00000007
@@ -195,7 +196,7 @@
 #define DDRSS_CTL_175_DATA 0x00000000
 #define DDRSS_CTL_176_DATA 0x00001500
 #define DDRSS_CTL_177_DATA 0x0000100E
-#define DDRSS_CTL_178_DATA 0x00000002
+#define DDRSS_CTL_178_DATA 0x00000000
 #define DDRSS_CTL_179_DATA 0x00000000
 #define DDRSS_CTL_180_DATA 0x00000001
 #define DDRSS_CTL_181_DATA 0x00000002
@@ -209,93 +210,93 @@
 #define DDRSS_CTL_189_DATA 0x00000000
 #define DDRSS_CTL_190_DATA 0x00000000
 #define DDRSS_CTL_191_DATA 0x00000000
-#define DDRSS_CTL_192_DATA 0x0005000A
-#define DDRSS_CTL_193_DATA 0x0404000D
-#define DDRSS_CTL_194_DATA 0x0000000D
-#define DDRSS_CTL_195_DATA 0x005000A0
-#define DDRSS_CTL_196_DATA 0x060600C8
-#define DDRSS_CTL_197_DATA 0x000000C8
-#define DDRSS_CTL_198_DATA 0x005000A0
-#define DDRSS_CTL_199_DATA 0x060600C8
-#define DDRSS_CTL_200_DATA 0x000000C8
+#define DDRSS_CTL_192_DATA 0x00000000
+#define DDRSS_CTL_193_DATA 0x00000000
+#define DDRSS_CTL_194_DATA 0x00000000
+#define DDRSS_CTL_195_DATA 0x00000000
+#define DDRSS_CTL_196_DATA 0x00000000
+#define DDRSS_CTL_197_DATA 0x00000000
+#define DDRSS_CTL_198_DATA 0x00000000
+#define DDRSS_CTL_199_DATA 0x00000000
+#define DDRSS_CTL_200_DATA 0x00000000
 #define DDRSS_CTL_201_DATA 0x00000000
 #define DDRSS_CTL_202_DATA 0x00000000
 #define DDRSS_CTL_203_DATA 0x00000000
-#define DDRSS_CTL_204_DATA 0x00000000
-#define DDRSS_CTL_205_DATA 0x00000004
+#define DDRSS_CTL_204_DATA 0x00042400
+#define DDRSS_CTL_205_DATA 0x00000301
 #define DDRSS_CTL_206_DATA 0x00000000
-#define DDRSS_CTL_207_DATA 0x00000000
-#define DDRSS_CTL_208_DATA 0x00000024
-#define DDRSS_CTL_209_DATA 0x00000012
-#define DDRSS_CTL_210_DATA 0x00000000
-#define DDRSS_CTL_211_DATA 0x00000024
-#define DDRSS_CTL_212_DATA 0x00000012
-#define DDRSS_CTL_213_DATA 0x00000000
-#define DDRSS_CTL_214_DATA 0x00000004
+#define DDRSS_CTL_207_DATA 0x00000424
+#define DDRSS_CTL_208_DATA 0x00000301
+#define DDRSS_CTL_209_DATA 0x00000000
+#define DDRSS_CTL_210_DATA 0x00000424
+#define DDRSS_CTL_211_DATA 0x00000301
+#define DDRSS_CTL_212_DATA 0x00000000
+#define DDRSS_CTL_213_DATA 0x00000424
+#define DDRSS_CTL_214_DATA 0x00000301
 #define DDRSS_CTL_215_DATA 0x00000000
-#define DDRSS_CTL_216_DATA 0x00000000
-#define DDRSS_CTL_217_DATA 0x00000024
-#define DDRSS_CTL_218_DATA 0x00000012
-#define DDRSS_CTL_219_DATA 0x00000000
-#define DDRSS_CTL_220_DATA 0x00000024
-#define DDRSS_CTL_221_DATA 0x00000012
+#define DDRSS_CTL_216_DATA 0x00000424
+#define DDRSS_CTL_217_DATA 0x00000301
+#define DDRSS_CTL_218_DATA 0x00000000
+#define DDRSS_CTL_219_DATA 0x00000424
+#define DDRSS_CTL_220_DATA 0x00000301
+#define DDRSS_CTL_221_DATA 0x00000000
 #define DDRSS_CTL_222_DATA 0x00000000
 #define DDRSS_CTL_223_DATA 0x00000000
-#define DDRSS_CTL_224_DATA 0x00000031
-#define DDRSS_CTL_225_DATA 0x000000B1
-#define DDRSS_CTL_226_DATA 0x000000B1
-#define DDRSS_CTL_227_DATA 0x00000031
-#define DDRSS_CTL_228_DATA 0x000000B1
-#define DDRSS_CTL_229_DATA 0x000000B1
+#define DDRSS_CTL_224_DATA 0x00000000
+#define DDRSS_CTL_225_DATA 0x00000000
+#define DDRSS_CTL_226_DATA 0x00000000
+#define DDRSS_CTL_227_DATA 0x00000000
+#define DDRSS_CTL_228_DATA 0x00000000
+#define DDRSS_CTL_229_DATA 0x00000000
 #define DDRSS_CTL_230_DATA 0x00000000
 #define DDRSS_CTL_231_DATA 0x00000000
 #define DDRSS_CTL_232_DATA 0x00000000
 #define DDRSS_CTL_233_DATA 0x00000000
 #define DDRSS_CTL_234_DATA 0x00000000
 #define DDRSS_CTL_235_DATA 0x00000000
-#define DDRSS_CTL_236_DATA 0x00000000
-#define DDRSS_CTL_237_DATA 0x00000000
-#define DDRSS_CTL_238_DATA 0x00000000
-#define DDRSS_CTL_239_DATA 0x00000000
-#define DDRSS_CTL_240_DATA 0x00000000
-#define DDRSS_CTL_241_DATA 0x00000000
-#define DDRSS_CTL_242_DATA 0x00000000
-#define DDRSS_CTL_243_DATA 0x00000000
-#define DDRSS_CTL_244_DATA 0x00000000
-#define DDRSS_CTL_245_DATA 0x00000000
-#define DDRSS_CTL_246_DATA 0x00000000
-#define DDRSS_CTL_247_DATA 0x00000000
+#define DDRSS_CTL_236_DATA 0x00001400
+#define DDRSS_CTL_237_DATA 0x00001400
+#define DDRSS_CTL_238_DATA 0x00001400
+#define DDRSS_CTL_239_DATA 0x00001400
+#define DDRSS_CTL_240_DATA 0x00001400
+#define DDRSS_CTL_241_DATA 0x00001400
+#define DDRSS_CTL_242_DATA 0x00000493
+#define DDRSS_CTL_243_DATA 0x00000493
+#define DDRSS_CTL_244_DATA 0x00000493
+#define DDRSS_CTL_245_DATA 0x00000493
+#define DDRSS_CTL_246_DATA 0x00000493
+#define DDRSS_CTL_247_DATA 0x00000493
 #define DDRSS_CTL_248_DATA 0x00000000
 #define DDRSS_CTL_249_DATA 0x00000000
 #define DDRSS_CTL_250_DATA 0x00000000
 #define DDRSS_CTL_251_DATA 0x00000000
 #define DDRSS_CTL_252_DATA 0x00000000
 #define DDRSS_CTL_253_DATA 0x00000000
-#define DDRSS_CTL_254_DATA 0x65006565
-#define DDRSS_CTL_255_DATA 0x00002765
-#define DDRSS_CTL_256_DATA 0x00000027
-#define DDRSS_CTL_257_DATA 0x00000027
-#define DDRSS_CTL_258_DATA 0x00000027
-#define DDRSS_CTL_259_DATA 0x00000027
-#define DDRSS_CTL_260_DATA 0x00000027
+#define DDRSS_CTL_254_DATA 0x00000000
+#define DDRSS_CTL_255_DATA 0x00000000
+#define DDRSS_CTL_256_DATA 0x00000000
+#define DDRSS_CTL_257_DATA 0x00000000
+#define DDRSS_CTL_258_DATA 0x00000000
+#define DDRSS_CTL_259_DATA 0x00000000
+#define DDRSS_CTL_260_DATA 0x00000000
 #define DDRSS_CTL_261_DATA 0x00000000
 #define DDRSS_CTL_262_DATA 0x00000000
-#define DDRSS_CTL_263_DATA 0x0000000F
-#define DDRSS_CTL_264_DATA 0x0000000F
-#define DDRSS_CTL_265_DATA 0x0000000F
-#define DDRSS_CTL_266_DATA 0x0000000F
-#define DDRSS_CTL_267_DATA 0x0000000F
-#define DDRSS_CTL_268_DATA 0x0000000F
+#define DDRSS_CTL_263_DATA 0x00000000
+#define DDRSS_CTL_264_DATA 0x00000000
+#define DDRSS_CTL_265_DATA 0x00000000
+#define DDRSS_CTL_266_DATA 0x00000000
+#define DDRSS_CTL_267_DATA 0x00000000
+#define DDRSS_CTL_268_DATA 0x00000000
 #define DDRSS_CTL_269_DATA 0x00000000
-#define DDRSS_CTL_270_DATA 0x00001000
-#define DDRSS_CTL_271_DATA 0x00000015
-#define DDRSS_CTL_272_DATA 0x00000015
-#define DDRSS_CTL_273_DATA 0x00000010
-#define DDRSS_CTL_274_DATA 0x00000015
-#define DDRSS_CTL_275_DATA 0x00000015
-#define DDRSS_CTL_276_DATA 0x00000020
+#define DDRSS_CTL_270_DATA 0x00000000
+#define DDRSS_CTL_271_DATA 0x00000000
+#define DDRSS_CTL_272_DATA 0x00000000
+#define DDRSS_CTL_273_DATA 0x00000000
+#define DDRSS_CTL_274_DATA 0x00000000
+#define DDRSS_CTL_275_DATA 0x00000000
+#define DDRSS_CTL_276_DATA 0x00000000
 #define DDRSS_CTL_277_DATA 0x00010000
-#define DDRSS_CTL_278_DATA 0x00000100
+#define DDRSS_CTL_278_DATA 0x00000000
 #define DDRSS_CTL_279_DATA 0x00000000
 #define DDRSS_CTL_280_DATA 0x00000000
 #define DDRSS_CTL_281_DATA 0x00000101
@@ -322,16 +323,16 @@
 #define DDRSS_CTL_302_DATA 0x00000000
 #define DDRSS_CTL_303_DATA 0x00000000
 #define DDRSS_CTL_304_DATA 0x00000000
-#define DDRSS_CTL_305_DATA 0x00020000
-#define DDRSS_CTL_306_DATA 0x00400100
-#define DDRSS_CTL_307_DATA 0x00080032
-#define DDRSS_CTL_308_DATA 0x01000200
-#define DDRSS_CTL_309_DATA 0x03200040
-#define DDRSS_CTL_310_DATA 0x00020018
-#define DDRSS_CTL_311_DATA 0x00400100
-#define DDRSS_CTL_312_DATA 0x00180320
-#define DDRSS_CTL_313_DATA 0x00030000
-#define DDRSS_CTL_314_DATA 0x00280028
+#define DDRSS_CTL_305_DATA 0x00040000
+#define DDRSS_CTL_306_DATA 0x00800200
+#define DDRSS_CTL_307_DATA 0x00000000
+#define DDRSS_CTL_308_DATA 0x02000400
+#define DDRSS_CTL_309_DATA 0x00000080
+#define DDRSS_CTL_310_DATA 0x00040000
+#define DDRSS_CTL_311_DATA 0x00800200
+#define DDRSS_CTL_312_DATA 0x00000000
+#define DDRSS_CTL_313_DATA 0x00000000
+#define DDRSS_CTL_314_DATA 0x00000000
 #define DDRSS_CTL_315_DATA 0x00000100
 #define DDRSS_CTL_316_DATA 0x01010000
 #define DDRSS_CTL_317_DATA 0x00000000
@@ -339,18 +340,18 @@
 #define DDRSS_CTL_319_DATA 0x000FFF00
 #define DDRSS_CTL_320_DATA 0xFFFFFFFF
 #define DDRSS_CTL_321_DATA 0x00FFFF00
-#define DDRSS_CTL_322_DATA 0x0B000000
+#define DDRSS_CTL_322_DATA 0x0A000000
 #define DDRSS_CTL_323_DATA 0x0001FFFF
 #define DDRSS_CTL_324_DATA 0x01010101
 #define DDRSS_CTL_325_DATA 0x01010101
 #define DDRSS_CTL_326_DATA 0x00000118
 #define DDRSS_CTL_327_DATA 0x00000C01
-#define DDRSS_CTL_328_DATA 0x01000100
+#define DDRSS_CTL_328_DATA 0x00000000
 #define DDRSS_CTL_329_DATA 0x00000000
 #define DDRSS_CTL_330_DATA 0x00000000
-#define DDRSS_CTL_331_DATA 0x01030303
-#define DDRSS_CTL_332_DATA 0x00000001
-#define DDRSS_CTL_333_DATA 0x00000000
+#define DDRSS_CTL_331_DATA 0x01000000
+#define DDRSS_CTL_332_DATA 0x00000100
+#define DDRSS_CTL_333_DATA 0x00010000
 #define DDRSS_CTL_334_DATA 0x00000000
 #define DDRSS_CTL_335_DATA 0x00000000
 #define DDRSS_CTL_336_DATA 0x00000000
@@ -387,48 +388,48 @@
 #define DDRSS_CTL_367_DATA 0x00000000
 #define DDRSS_CTL_368_DATA 0x00000000
 #define DDRSS_CTL_369_DATA 0x00000000
-#define DDRSS_CTL_370_DATA 0x00000000
-#define DDRSS_CTL_371_DATA 0x01000101
-#define DDRSS_CTL_372_DATA 0x01010001
+#define DDRSS_CTL_370_DATA 0x08000000
+#define DDRSS_CTL_371_DATA 0x06080606
+#define DDRSS_CTL_372_DATA 0x06060806
 #define DDRSS_CTL_373_DATA 0x00010101
-#define DDRSS_CTL_374_DATA 0x01050503
-#define DDRSS_CTL_375_DATA 0x05020201
-#define DDRSS_CTL_376_DATA 0x08080C0C
-#define DDRSS_CTL_377_DATA 0x00080308
-#define DDRSS_CTL_378_DATA 0x000B030E
-#define DDRSS_CTL_379_DATA 0x000B0310
-#define DDRSS_CTL_380_DATA 0x0B0B0810
-#define DDRSS_CTL_381_DATA 0x01000000
-#define DDRSS_CTL_382_DATA 0x03020301
-#define DDRSS_CTL_383_DATA 0x04000102
-#define DDRSS_CTL_384_DATA 0x1B000004
-#define DDRSS_CTL_385_DATA 0x00000176
+#define DDRSS_CTL_374_DATA 0x02000000
+#define DDRSS_CTL_375_DATA 0x05020101
+#define DDRSS_CTL_376_DATA 0x00000505
+#define DDRSS_CTL_377_DATA 0x02020200
+#define DDRSS_CTL_378_DATA 0x02020202
+#define DDRSS_CTL_379_DATA 0x02020202
+#define DDRSS_CTL_380_DATA 0x02020202
+#define DDRSS_CTL_381_DATA 0x00000000
+#define DDRSS_CTL_382_DATA 0x00000000
+#define DDRSS_CTL_383_DATA 0x04000100
+#define DDRSS_CTL_384_DATA 0x1E000004
+#define DDRSS_CTL_385_DATA 0x00001860
 #define DDRSS_CTL_386_DATA 0x00000200
 #define DDRSS_CTL_387_DATA 0x00000200
 #define DDRSS_CTL_388_DATA 0x00000200
 #define DDRSS_CTL_389_DATA 0x00000200
-#define DDRSS_CTL_390_DATA 0x00000693
-#define DDRSS_CTL_391_DATA 0x00000E9C
-#define DDRSS_CTL_392_DATA 0x03050202
-#define DDRSS_CTL_393_DATA 0x00250201
-#define DDRSS_CTL_394_DATA 0x00001850
+#define DDRSS_CTL_390_DATA 0x00006DB0
+#define DDRSS_CTL_391_DATA 0x0000F3C0
+#define DDRSS_CTL_392_DATA 0x080D0302
+#define DDRSS_CTL_393_DATA 0x001E0506
+#define DDRSS_CTL_394_DATA 0x00001860
 #define DDRSS_CTL_395_DATA 0x00000200
 #define DDRSS_CTL_396_DATA 0x00000200
 #define DDRSS_CTL_397_DATA 0x00000200
 #define DDRSS_CTL_398_DATA 0x00000200
-#define DDRSS_CTL_399_DATA 0x00006D68
-#define DDRSS_CTL_400_DATA 0x0000F320
-#define DDRSS_CTL_401_DATA 0x070D0402
-#define DDRSS_CTL_402_DATA 0x00250405
-#define DDRSS_CTL_403_DATA 0x00001850
+#define DDRSS_CTL_399_DATA 0x00006DB0
+#define DDRSS_CTL_400_DATA 0x0000F3C0
+#define DDRSS_CTL_401_DATA 0x080D0302
+#define DDRSS_CTL_402_DATA 0x001E0506
+#define DDRSS_CTL_403_DATA 0x00001860
 #define DDRSS_CTL_404_DATA 0x00000200
 #define DDRSS_CTL_405_DATA 0x00000200
 #define DDRSS_CTL_406_DATA 0x00000200
 #define DDRSS_CTL_407_DATA 0x00000200
-#define DDRSS_CTL_408_DATA 0x00006D68
-#define DDRSS_CTL_409_DATA 0x0000F320
-#define DDRSS_CTL_410_DATA 0x070D0402
-#define DDRSS_CTL_411_DATA 0x00000405
+#define DDRSS_CTL_408_DATA 0x00006DB0
+#define DDRSS_CTL_409_DATA 0x0000F3C0
+#define DDRSS_CTL_410_DATA 0x080D0302
+#define DDRSS_CTL_411_DATA 0x00000506
 #define DDRSS_CTL_412_DATA 0x00000000
 #define DDRSS_CTL_413_DATA 0x0302000A
 #define DDRSS_CTL_414_DATA 0x01000500
@@ -438,9 +439,9 @@
 #define DDRSS_CTL_418_DATA 0x02010000
 #define DDRSS_CTL_419_DATA 0x00000200
 #define DDRSS_CTL_420_DATA 0x02000201
-#define DDRSS_CTL_421_DATA 0x10100600
+#define DDRSS_CTL_421_DATA 0x00000000
 #define DDRSS_CTL_422_DATA 0x00202020
-#define DDRSS_PI_0_DATA 0x00000B00
+#define DDRSS_PI_0_DATA 0x00000A00
 #define DDRSS_PI_1_DATA 0x00000000
 #define DDRSS_PI_2_DATA 0x00000000
 #define DDRSS_PI_3_DATA 0x01000000
@@ -451,11 +452,11 @@
 #define DDRSS_PI_8_DATA 0x00000000
 #define DDRSS_PI_9_DATA 0x00000000
 #define DDRSS_PI_10_DATA 0x00000000
-#define DDRSS_PI_11_DATA 0x00000002
-#define DDRSS_PI_12_DATA 0x00000005
+#define DDRSS_PI_11_DATA 0x00000000
+#define DDRSS_PI_12_DATA 0x00000000
 #define DDRSS_PI_13_DATA 0x00010001
-#define DDRSS_PI_14_DATA 0x08000000
-#define DDRSS_PI_15_DATA 0x00010300
+#define DDRSS_PI_14_DATA 0x00000000
+#define DDRSS_PI_15_DATA 0x00010001
 #define DDRSS_PI_16_DATA 0x00000005
 #define DDRSS_PI_17_DATA 0x00000000
 #define DDRSS_PI_18_DATA 0x00000000
@@ -463,30 +464,30 @@
 #define DDRSS_PI_20_DATA 0x00000000
 #define DDRSS_PI_21_DATA 0x00000000
 #define DDRSS_PI_22_DATA 0x00000000
-#define DDRSS_PI_23_DATA 0x00010000
-#define DDRSS_PI_24_DATA 0x280A0001
+#define DDRSS_PI_23_DATA 0x00000000
+#define DDRSS_PI_24_DATA 0x280D0001
 #define DDRSS_PI_25_DATA 0x00000000
 #define DDRSS_PI_26_DATA 0x00010000
 #define DDRSS_PI_27_DATA 0x00003200
 #define DDRSS_PI_28_DATA 0x00000000
 #define DDRSS_PI_29_DATA 0x00000000
-#define DDRSS_PI_30_DATA 0x01010102
+#define DDRSS_PI_30_DATA 0x00060602
 #define DDRSS_PI_31_DATA 0x00000000
 #define DDRSS_PI_32_DATA 0x00000000
 #define DDRSS_PI_33_DATA 0x00000000
 #define DDRSS_PI_34_DATA 0x00000001
-#define DDRSS_PI_35_DATA 0x000000AA
-#define DDRSS_PI_36_DATA 0x00000055
-#define DDRSS_PI_37_DATA 0x000000B5
-#define DDRSS_PI_38_DATA 0x0000004A
-#define DDRSS_PI_39_DATA 0x00000056
-#define DDRSS_PI_40_DATA 0x000000A9
-#define DDRSS_PI_41_DATA 0x000000A9
-#define DDRSS_PI_42_DATA 0x000000B5
+#define DDRSS_PI_35_DATA 0x00000055
+#define DDRSS_PI_36_DATA 0x000000AA
+#define DDRSS_PI_37_DATA 0x000000AD
+#define DDRSS_PI_38_DATA 0x00000052
+#define DDRSS_PI_39_DATA 0x0000006A
+#define DDRSS_PI_40_DATA 0x00000095
+#define DDRSS_PI_41_DATA 0x00000095
+#define DDRSS_PI_42_DATA 0x000000AD
 #define DDRSS_PI_43_DATA 0x00000000
 #define DDRSS_PI_44_DATA 0x00000000
 #define DDRSS_PI_45_DATA 0x00010100
-#define DDRSS_PI_46_DATA 0x00000015
+#define DDRSS_PI_46_DATA 0x00000014
 #define DDRSS_PI_47_DATA 0x000007D0
 #define DDRSS_PI_48_DATA 0x00000300
 #define DDRSS_PI_49_DATA 0x00000000
@@ -494,30 +495,30 @@
 #define DDRSS_PI_51_DATA 0x01000000
 #define DDRSS_PI_52_DATA 0x00010101
 #define DDRSS_PI_53_DATA 0x01000000
-#define DDRSS_PI_54_DATA 0x03000000
-#define DDRSS_PI_55_DATA 0x00000000
-#define DDRSS_PI_56_DATA 0x00001701
+#define DDRSS_PI_54_DATA 0x00000000
+#define DDRSS_PI_55_DATA 0x00010000
+#define DDRSS_PI_56_DATA 0x00000000
 #define DDRSS_PI_57_DATA 0x00000000
 #define DDRSS_PI_58_DATA 0x00000000
 #define DDRSS_PI_59_DATA 0x00000000
-#define DDRSS_PI_60_DATA 0x0A0A140A
-#define DDRSS_PI_61_DATA 0x10020101
-#define DDRSS_PI_62_DATA 0x01000210
-#define DDRSS_PI_63_DATA 0x05000404
-#define DDRSS_PI_64_DATA 0x00010001
-#define DDRSS_PI_65_DATA 0x0001000E
-#define DDRSS_PI_66_DATA 0x01010100
+#define DDRSS_PI_60_DATA 0x00001400
+#define DDRSS_PI_61_DATA 0x00000000
+#define DDRSS_PI_62_DATA 0x01000000
+#define DDRSS_PI_63_DATA 0x00000404
+#define DDRSS_PI_64_DATA 0x00000001
+#define DDRSS_PI_65_DATA 0x0001010E
+#define DDRSS_PI_66_DATA 0x02040100
 #define DDRSS_PI_67_DATA 0x00010000
 #define DDRSS_PI_68_DATA 0x00000034
 #define DDRSS_PI_69_DATA 0x00000000
 #define DDRSS_PI_70_DATA 0x00000000
-#define DDRSS_PI_71_DATA 0x0000FFFF
+#define DDRSS_PI_71_DATA 0x00000000
 #define DDRSS_PI_72_DATA 0x00000000
 #define DDRSS_PI_73_DATA 0x00000000
 #define DDRSS_PI_74_DATA 0x00000000
-#define DDRSS_PI_75_DATA 0x00000000
+#define DDRSS_PI_75_DATA 0x00000005
 #define DDRSS_PI_76_DATA 0x01000000
-#define DDRSS_PI_77_DATA 0x08000100
+#define DDRSS_PI_77_DATA 0x04000100
 #define DDRSS_PI_78_DATA 0x00020000
 #define DDRSS_PI_79_DATA 0x00010002
 #define DDRSS_PI_80_DATA 0x00000001
@@ -531,7 +532,7 @@
 #define DDRSS_PI_88_DATA 0x00000000
 #define DDRSS_PI_89_DATA 0x00000000
 #define DDRSS_PI_90_DATA 0x00000000
-#define DDRSS_PI_91_DATA 0x00000400
+#define DDRSS_PI_91_DATA 0x00000300
 #define DDRSS_PI_92_DATA 0x0A090B0C
 #define DDRSS_PI_93_DATA 0x04060708
 #define DDRSS_PI_94_DATA 0x01000005
@@ -573,11 +574,11 @@
 #define DDRSS_PI_130_DATA 0x00000000
 #define DDRSS_PI_131_DATA 0x00000000
 #define DDRSS_PI_132_DATA 0x00000000
-#define DDRSS_PI_133_DATA 0x00010000
+#define DDRSS_PI_133_DATA 0x00010100
 #define DDRSS_PI_134_DATA 0x00000000
 #define DDRSS_PI_135_DATA 0x00000000
-#define DDRSS_PI_136_DATA 0x0000000A
-#define DDRSS_PI_137_DATA 0x000186A0
+#define DDRSS_PI_136_DATA 0x00027100
+#define DDRSS_PI_137_DATA 0x00061A80
 #define DDRSS_PI_138_DATA 0x00000100
 #define DDRSS_PI_139_DATA 0x00000000
 #define DDRSS_PI_140_DATA 0x00000000
@@ -594,7 +595,7 @@
 #define DDRSS_PI_151_DATA 0x00000000
 #define DDRSS_PI_152_DATA 0x00000000
 #define DDRSS_PI_153_DATA 0x00000000
-#define DDRSS_PI_154_DATA 0x00010001
+#define DDRSS_PI_154_DATA 0x00010000
 #define DDRSS_PI_155_DATA 0x00000000
 #define DDRSS_PI_156_DATA 0x00000000
 #define DDRSS_PI_157_DATA 0x00000000
@@ -604,204 +605,204 @@
 #define DDRSS_PI_161_DATA 0x00000000
 #define DDRSS_PI_162_DATA 0x00000000
 #define DDRSS_PI_163_DATA 0x00000000
-#define DDRSS_PI_164_DATA 0x00000800
+#define DDRSS_PI_164_DATA 0x00007800
 #define DDRSS_PI_165_DATA 0x00780078
-#define DDRSS_PI_166_DATA 0x00101001
-#define DDRSS_PI_167_DATA 0x00000034
-#define DDRSS_PI_168_DATA 0x00000042
-#define DDRSS_PI_169_DATA 0x00020042
-#define DDRSS_PI_170_DATA 0x02000200
-#define DDRSS_PI_171_DATA 0x00000004
-#define DDRSS_PI_172_DATA 0x0000080C
-#define DDRSS_PI_173_DATA 0x00081C00
-#define DDRSS_PI_174_DATA 0x001C0000
-#define DDRSS_PI_175_DATA 0x0000000E
-#define DDRSS_PI_176_DATA 0x000000BB
-#define DDRSS_PI_177_DATA 0x000000E0
-#define DDRSS_PI_178_DATA 0x00000C28
-#define DDRSS_PI_179_DATA 0x000000E0
-#define DDRSS_PI_180_DATA 0x04000C28
+#define DDRSS_PI_166_DATA 0x00141414
+#define DDRSS_PI_167_DATA 0x00000036
+#define DDRSS_PI_168_DATA 0x00000036
+#define DDRSS_PI_169_DATA 0x00040036
+#define DDRSS_PI_170_DATA 0x04000400
+#define DDRSS_PI_171_DATA 0x68000009
+#define DDRSS_PI_172_DATA 0x0000091C
+#define DDRSS_PI_173_DATA 0x00091C68
+#define DDRSS_PI_174_DATA 0x001C6800
+#define DDRSS_PI_175_DATA 0x000001B8
+#define DDRSS_PI_176_DATA 0x00000C30
+#define DDRSS_PI_177_DATA 0x000001B8
+#define DDRSS_PI_178_DATA 0x00000C30
+#define DDRSS_PI_179_DATA 0x000001B8
+#define DDRSS_PI_180_DATA 0x04000C30
 #define DDRSS_PI_181_DATA 0x01010404
-#define DDRSS_PI_182_DATA 0x00001501
-#define DDRSS_PI_183_DATA 0x001D001D
-#define DDRSS_PI_184_DATA 0x01000100
-#define DDRSS_PI_185_DATA 0x00000100
+#define DDRSS_PI_182_DATA 0x00001901
+#define DDRSS_PI_183_DATA 0x00190019
+#define DDRSS_PI_184_DATA 0x01080108
+#define DDRSS_PI_185_DATA 0x00000108
 #define DDRSS_PI_186_DATA 0x00000000
-#define DDRSS_PI_187_DATA 0x05050503
-#define DDRSS_PI_188_DATA 0x01010C0C
+#define DDRSS_PI_187_DATA 0x05000000
+#define DDRSS_PI_188_DATA 0x01010505
 #define DDRSS_PI_189_DATA 0x01010101
-#define DDRSS_PI_190_DATA 0x000C0C0A
+#define DDRSS_PI_190_DATA 0x00181818
 #define DDRSS_PI_191_DATA 0x00000000
 #define DDRSS_PI_192_DATA 0x00000000
-#define DDRSS_PI_193_DATA 0x04000000
-#define DDRSS_PI_194_DATA 0x04020808
-#define DDRSS_PI_195_DATA 0x04040204
-#define DDRSS_PI_196_DATA 0x00090031
-#define DDRSS_PI_197_DATA 0x00110039
-#define DDRSS_PI_198_DATA 0x00110039
-#define DDRSS_PI_199_DATA 0x01010101
-#define DDRSS_PI_200_DATA 0x0002000D
-#define DDRSS_PI_201_DATA 0x000200C8
-#define DDRSS_PI_202_DATA 0x010000C8
-#define DDRSS_PI_203_DATA 0x000E000E
-#define DDRSS_PI_204_DATA 0x00C90100
-#define DDRSS_PI_205_DATA 0x010000C9
-#define DDRSS_PI_206_DATA 0x00C900C9
-#define DDRSS_PI_207_DATA 0x301B3200
-#define DDRSS_PI_208_DATA 0x0101301B
-#define DDRSS_PI_209_DATA 0x0A070601
-#define DDRSS_PI_210_DATA 0x0D09070D
-#define DDRSS_PI_211_DATA 0x0D09070D
-#define DDRSS_PI_212_DATA 0x000C000D
-#define DDRSS_PI_213_DATA 0x00001000
-#define DDRSS_PI_214_DATA 0x00000C00
-#define DDRSS_PI_215_DATA 0x00001000
-#define DDRSS_PI_216_DATA 0x00000C00
-#define DDRSS_PI_217_DATA 0x02001000
-#define DDRSS_PI_218_DATA 0x0016000D
+#define DDRSS_PI_193_DATA 0x09000000
+#define DDRSS_PI_194_DATA 0x06060909
+#define DDRSS_PI_195_DATA 0x03030306
+#define DDRSS_PI_196_DATA 0x00000000
+#define DDRSS_PI_197_DATA 0x00000000
+#define DDRSS_PI_198_DATA 0x00000000
+#define DDRSS_PI_199_DATA 0x00000000
+#define DDRSS_PI_200_DATA 0x00000000
+#define DDRSS_PI_201_DATA 0x00000000
+#define DDRSS_PI_202_DATA 0x00000000
+#define DDRSS_PI_203_DATA 0x00000000
+#define DDRSS_PI_204_DATA 0x00000000
+#define DDRSS_PI_205_DATA 0x00000000
+#define DDRSS_PI_206_DATA 0x00000000
+#define DDRSS_PI_207_DATA 0x00000000
+#define DDRSS_PI_208_DATA 0x00000000
+#define DDRSS_PI_209_DATA 0x0D090000
+#define DDRSS_PI_210_DATA 0x0D09000D
+#define DDRSS_PI_211_DATA 0x0D09000D
+#define DDRSS_PI_212_DATA 0x0000000D
+#define DDRSS_PI_213_DATA 0x00000000
+#define DDRSS_PI_214_DATA 0x00000000
+#define DDRSS_PI_215_DATA 0x00000000
+#define DDRSS_PI_216_DATA 0x00000000
+#define DDRSS_PI_217_DATA 0x16000000
+#define DDRSS_PI_218_DATA 0x001600C8
 #define DDRSS_PI_219_DATA 0x001600C8
-#define DDRSS_PI_220_DATA 0x000000C8
-#define DDRSS_PI_221_DATA 0x00001900
-#define DDRSS_PI_222_DATA 0x32000056
-#define DDRSS_PI_223_DATA 0x06000101
-#define DDRSS_PI_224_DATA 0x001D0204
-#define DDRSS_PI_225_DATA 0x32120058
-#define DDRSS_PI_226_DATA 0x05000101
-#define DDRSS_PI_227_DATA 0x001D0408
-#define DDRSS_PI_228_DATA 0x32120058
-#define DDRSS_PI_229_DATA 0x05000101
-#define DDRSS_PI_230_DATA 0x00000408
-#define DDRSS_PI_231_DATA 0x05030900
-#define DDRSS_PI_232_DATA 0x00040900
-#define DDRSS_PI_233_DATA 0x0000062B
-#define DDRSS_PI_234_DATA 0x20010004
-#define DDRSS_PI_235_DATA 0x0A0A0A03
-#define DDRSS_PI_236_DATA 0x11090000
-#define DDRSS_PI_237_DATA 0x1009000F
+#define DDRSS_PI_220_DATA 0x010100C8
+#define DDRSS_PI_221_DATA 0x00001701
+#define DDRSS_PI_222_DATA 0x1F0F0053
+#define DDRSS_PI_223_DATA 0x05000001
+#define DDRSS_PI_224_DATA 0x00170A09
+#define DDRSS_PI_225_DATA 0x1F0F0053
+#define DDRSS_PI_226_DATA 0x05000001
+#define DDRSS_PI_227_DATA 0x00170A09
+#define DDRSS_PI_228_DATA 0x1F0F0053
+#define DDRSS_PI_229_DATA 0x05000001
+#define DDRSS_PI_230_DATA 0x00010A09
+#define DDRSS_PI_231_DATA 0x0D0C0700
+#define DDRSS_PI_232_DATA 0x000D0605
+#define DDRSS_PI_233_DATA 0x000062B8
+#define DDRSS_PI_234_DATA 0x0000001D
+#define DDRSS_PI_235_DATA 0x180A0800
+#define DDRSS_PI_236_DATA 0x0C071818
+#define DDRSS_PI_237_DATA 0x0D06050D
 #define DDRSS_PI_238_DATA 0x000062B8
-#define DDRSS_PI_239_DATA 0x20030023
-#define DDRSS_PI_240_DATA 0x0C0A0C0C
-#define DDRSS_PI_241_DATA 0x11090000
-#define DDRSS_PI_242_DATA 0x1009000F
+#define DDRSS_PI_239_DATA 0x0000001D
+#define DDRSS_PI_240_DATA 0x180A0800
+#define DDRSS_PI_241_DATA 0x0C071818
+#define DDRSS_PI_242_DATA 0x0D06050D
 #define DDRSS_PI_243_DATA 0x000062B8
-#define DDRSS_PI_244_DATA 0x20030023
-#define DDRSS_PI_245_DATA 0x0C0A0C0C
-#define DDRSS_PI_246_DATA 0x00000000
-#define DDRSS_PI_247_DATA 0x00000176
-#define DDRSS_PI_248_DATA 0x00000E9C
-#define DDRSS_PI_249_DATA 0x00001850
-#define DDRSS_PI_250_DATA 0x0000F320
-#define DDRSS_PI_251_DATA 0x00001850
-#define DDRSS_PI_252_DATA 0x0000F320
-#define DDRSS_PI_253_DATA 0x00E6000F
-#define DDRSS_PI_254_DATA 0x030300E6
-#define DDRSS_PI_255_DATA 0x00000003
-#define DDRSS_PI_256_DATA 0x00000000
-#define DDRSS_PI_257_DATA 0x05030503
-#define DDRSS_PI_258_DATA 0x00000503
-#define DDRSS_PI_259_DATA 0x00002710
-#define DDRSS_PI_260_DATA 0x000186A0
-#define DDRSS_PI_261_DATA 0x00000005
-#define DDRSS_PI_262_DATA 0x00000064
-#define DDRSS_PI_263_DATA 0x0000000F
-#define DDRSS_PI_264_DATA 0x00027100
-#define DDRSS_PI_265_DATA 0x000186A0
-#define DDRSS_PI_266_DATA 0x00000005
-#define DDRSS_PI_267_DATA 0x00000640
-#define DDRSS_PI_268_DATA 0x000000E6
-#define DDRSS_PI_269_DATA 0x00027100
-#define DDRSS_PI_270_DATA 0x000186A0
-#define DDRSS_PI_271_DATA 0x00000005
-#define DDRSS_PI_272_DATA 0x00000640
-#define DDRSS_PI_273_DATA 0x010000E6
-#define DDRSS_PI_274_DATA 0x00320040
-#define DDRSS_PI_275_DATA 0x00010008
-#define DDRSS_PI_276_DATA 0x03200040
-#define DDRSS_PI_277_DATA 0x00010018
-#define DDRSS_PI_278_DATA 0x03200040
-#define DDRSS_PI_279_DATA 0x00000318
-#define DDRSS_PI_280_DATA 0x00280028
-#define DDRSS_PI_281_DATA 0x03040404
-#define DDRSS_PI_282_DATA 0x00000303
-#define DDRSS_PI_283_DATA 0x02020101
+#define DDRSS_PI_244_DATA 0x0000001D
+#define DDRSS_PI_245_DATA 0x180A0800
+#define DDRSS_PI_246_DATA 0x00001818
+#define DDRSS_PI_247_DATA 0x00001860
+#define DDRSS_PI_248_DATA 0x0000F3C0
+#define DDRSS_PI_249_DATA 0x00001860
+#define DDRSS_PI_250_DATA 0x0000F3C0
+#define DDRSS_PI_251_DATA 0x00001860
+#define DDRSS_PI_252_DATA 0x0000F3C0
+#define DDRSS_PI_253_DATA 0x02550255
+#define DDRSS_PI_254_DATA 0x03030255
+#define DDRSS_PI_255_DATA 0x00025503
+#define DDRSS_PI_256_DATA 0x02550255
+#define DDRSS_PI_257_DATA 0x08080808
+#define DDRSS_PI_258_DATA 0x00000808
+#define DDRSS_PI_259_DATA 0x00089158
+#define DDRSS_PI_260_DATA 0x00000000
+#define DDRSS_PI_261_DATA 0x00000000
+#define DDRSS_PI_262_DATA 0x00000000
+#define DDRSS_PI_263_DATA 0x000001C0
+#define DDRSS_PI_264_DATA 0x00089158
+#define DDRSS_PI_265_DATA 0x00000000
+#define DDRSS_PI_266_DATA 0x00000000
+#define DDRSS_PI_267_DATA 0x00000000
+#define DDRSS_PI_268_DATA 0x000001C0
+#define DDRSS_PI_269_DATA 0x00089158
+#define DDRSS_PI_270_DATA 0x00000000
+#define DDRSS_PI_271_DATA 0x00000000
+#define DDRSS_PI_272_DATA 0x00000000
+#define DDRSS_PI_273_DATA 0x020001C0
+#define DDRSS_PI_274_DATA 0x00000080
+#define DDRSS_PI_275_DATA 0x00020000
+#define DDRSS_PI_276_DATA 0x00000080
+#define DDRSS_PI_277_DATA 0x00020000
+#define DDRSS_PI_278_DATA 0x00000080
+#define DDRSS_PI_279_DATA 0x00000000
+#define DDRSS_PI_280_DATA 0x00000000
+#define DDRSS_PI_281_DATA 0x00040404
+#define DDRSS_PI_282_DATA 0x00000000
+#define DDRSS_PI_283_DATA 0x02010102
 #define DDRSS_PI_284_DATA 0x67676767
-#define DDRSS_PI_285_DATA 0x00000000
-#define DDRSS_PI_286_DATA 0x55000000
+#define DDRSS_PI_285_DATA 0x00000202
+#define DDRSS_PI_286_DATA 0x00000000
 #define DDRSS_PI_287_DATA 0x00000000
-#define DDRSS_PI_288_DATA 0x3C00005A
-#define DDRSS_PI_289_DATA 0x00005500
-#define DDRSS_PI_290_DATA 0x00005A00
-#define DDRSS_PI_291_DATA 0x0D100F3C
+#define DDRSS_PI_288_DATA 0x00000000
+#define DDRSS_PI_289_DATA 0x00000000
+#define DDRSS_PI_290_DATA 0x00000000
+#define DDRSS_PI_291_DATA 0x0D100F00
 #define DDRSS_PI_292_DATA 0x0003020E
 #define DDRSS_PI_293_DATA 0x00000001
 #define DDRSS_PI_294_DATA 0x01000000
 #define DDRSS_PI_295_DATA 0x00020201
 #define DDRSS_PI_296_DATA 0x00000000
-#define DDRSS_PI_297_DATA 0x00000000
-#define DDRSS_PI_298_DATA 0x00000004
+#define DDRSS_PI_297_DATA 0x00000424
+#define DDRSS_PI_298_DATA 0x00000301
 #define DDRSS_PI_299_DATA 0x00000000
-#define DDRSS_PI_300_DATA 0x00000031
+#define DDRSS_PI_300_DATA 0x00000000
 #define DDRSS_PI_301_DATA 0x00000000
-#define DDRSS_PI_302_DATA 0x00000000
-#define DDRSS_PI_303_DATA 0x00000000
-#define DDRSS_PI_304_DATA 0x00100F27
-#define DDRSS_PI_305_DATA 0x00000000
-#define DDRSS_PI_306_DATA 0x00000024
-#define DDRSS_PI_307_DATA 0x00000012
-#define DDRSS_PI_308_DATA 0x000000B1
+#define DDRSS_PI_302_DATA 0x00001400
+#define DDRSS_PI_303_DATA 0x00000493
+#define DDRSS_PI_304_DATA 0x00000000
+#define DDRSS_PI_305_DATA 0x00000424
+#define DDRSS_PI_306_DATA 0x00000301
+#define DDRSS_PI_307_DATA 0x00000000
+#define DDRSS_PI_308_DATA 0x00000000
 #define DDRSS_PI_309_DATA 0x00000000
-#define DDRSS_PI_310_DATA 0x00000000
-#define DDRSS_PI_311_DATA 0x65000000
-#define DDRSS_PI_312_DATA 0x00150F27
-#define DDRSS_PI_313_DATA 0x00000000
-#define DDRSS_PI_314_DATA 0x00000024
-#define DDRSS_PI_315_DATA 0x00000012
-#define DDRSS_PI_316_DATA 0x000000B1
+#define DDRSS_PI_310_DATA 0x00001400
+#define DDRSS_PI_311_DATA 0x00000493
+#define DDRSS_PI_312_DATA 0x00000000
+#define DDRSS_PI_313_DATA 0x00000424
+#define DDRSS_PI_314_DATA 0x00000301
+#define DDRSS_PI_315_DATA 0x00000000
+#define DDRSS_PI_316_DATA 0x00000000
 #define DDRSS_PI_317_DATA 0x00000000
-#define DDRSS_PI_318_DATA 0x00000000
-#define DDRSS_PI_319_DATA 0x65000000
-#define DDRSS_PI_320_DATA 0x00150F27
-#define DDRSS_PI_321_DATA 0x00000000
-#define DDRSS_PI_322_DATA 0x00000004
+#define DDRSS_PI_318_DATA 0x00001400
+#define DDRSS_PI_319_DATA 0x00000493
+#define DDRSS_PI_320_DATA 0x00000000
+#define DDRSS_PI_321_DATA 0x00000424
+#define DDRSS_PI_322_DATA 0x00000301
 #define DDRSS_PI_323_DATA 0x00000000
-#define DDRSS_PI_324_DATA 0x00000031
+#define DDRSS_PI_324_DATA 0x00000000
 #define DDRSS_PI_325_DATA 0x00000000
-#define DDRSS_PI_326_DATA 0x00000000
-#define DDRSS_PI_327_DATA 0x00000000
-#define DDRSS_PI_328_DATA 0x00100F27
-#define DDRSS_PI_329_DATA 0x00000000
-#define DDRSS_PI_330_DATA 0x00000024
-#define DDRSS_PI_331_DATA 0x00000012
-#define DDRSS_PI_332_DATA 0x000000B1
+#define DDRSS_PI_326_DATA 0x00001400
+#define DDRSS_PI_327_DATA 0x00000493
+#define DDRSS_PI_328_DATA 0x00000000
+#define DDRSS_PI_329_DATA 0x00000424
+#define DDRSS_PI_330_DATA 0x00000301
+#define DDRSS_PI_331_DATA 0x00000000
+#define DDRSS_PI_332_DATA 0x00000000
 #define DDRSS_PI_333_DATA 0x00000000
-#define DDRSS_PI_334_DATA 0x00000000
-#define DDRSS_PI_335_DATA 0x65000000
-#define DDRSS_PI_336_DATA 0x00150F27
-#define DDRSS_PI_337_DATA 0x00000000
-#define DDRSS_PI_338_DATA 0x00000024
-#define DDRSS_PI_339_DATA 0x00000012
-#define DDRSS_PI_340_DATA 0x000000B1
+#define DDRSS_PI_334_DATA 0x00001400
+#define DDRSS_PI_335_DATA 0x00000493
+#define DDRSS_PI_336_DATA 0x00000000
+#define DDRSS_PI_337_DATA 0x00000424
+#define DDRSS_PI_338_DATA 0x00000301
+#define DDRSS_PI_339_DATA 0x00000000
+#define DDRSS_PI_340_DATA 0x00000000
 #define DDRSS_PI_341_DATA 0x00000000
-#define DDRSS_PI_342_DATA 0x00000000
-#define DDRSS_PI_343_DATA 0x65000000
-#define DDRSS_PI_344_DATA 0x00150F27
-#define DDRSS_PHY_0_DATA 0x04F00000
+#define DDRSS_PI_342_DATA 0x00001400
+#define DDRSS_PI_343_DATA 0x00000493
+#define DDRSS_PI_344_DATA 0x00000000
+#define DDRSS_PHY_0_DATA 0x04C00000
 #define DDRSS_PHY_1_DATA 0x00000000
-#define DDRSS_PHY_2_DATA 0x00030200
+#define DDRSS_PHY_2_DATA 0x00000200
 #define DDRSS_PHY_3_DATA 0x00000000
 #define DDRSS_PHY_4_DATA 0x00000000
-#define DDRSS_PHY_5_DATA 0x01000000
-#define DDRSS_PHY_6_DATA 0x03000400
-#define DDRSS_PHY_7_DATA 0x00000001
+#define DDRSS_PHY_5_DATA 0x00000000
+#define DDRSS_PHY_6_DATA 0x00000000
+#define DDRSS_PHY_7_DATA 0x00000000
 #define DDRSS_PHY_8_DATA 0x00000001
 #define DDRSS_PHY_9_DATA 0x00000000
 #define DDRSS_PHY_10_DATA 0x00000000
-#define DDRSS_PHY_11_DATA 0x01010000
+#define DDRSS_PHY_11_DATA 0x010101FF
 #define DDRSS_PHY_12_DATA 0x00010000
-#define DDRSS_PHY_13_DATA 0x00C00001
+#define DDRSS_PHY_13_DATA 0x00C00004
 #define DDRSS_PHY_14_DATA 0x00CC0008
-#define DDRSS_PHY_15_DATA 0x00660601
-#define DDRSS_PHY_16_DATA 0x00000003
+#define DDRSS_PHY_15_DATA 0x00660201
+#define DDRSS_PHY_16_DATA 0x00000000
 #define DDRSS_PHY_17_DATA 0x00000000
 #define DDRSS_PHY_18_DATA 0x00000000
 #define DDRSS_PHY_19_DATA 0x0000AAAA
@@ -818,7 +819,7 @@
 #define DDRSS_PHY_30_DATA 0x0F000008
 #define DDRSS_PHY_31_DATA 0x00000F0F
 #define DDRSS_PHY_32_DATA 0x00E4E400
-#define DDRSS_PHY_33_DATA 0x00071020
+#define DDRSS_PHY_33_DATA 0x00070820
 #define DDRSS_PHY_34_DATA 0x000C0020
 #define DDRSS_PHY_35_DATA 0x00062000
 #define DDRSS_PHY_36_DATA 0x00000000
@@ -829,7 +830,7 @@
 #define DDRSS_PHY_41_DATA 0x00005555
 #define DDRSS_PHY_42_DATA 0x01000100
 #define DDRSS_PHY_43_DATA 0x00800180
-#define DDRSS_PHY_44_DATA 0x00000001
+#define DDRSS_PHY_44_DATA 0x00000000
 #define DDRSS_PHY_45_DATA 0x00000000
 #define DDRSS_PHY_46_DATA 0x00000000
 #define DDRSS_PHY_47_DATA 0x00000000
@@ -850,7 +851,7 @@
 #define DDRSS_PHY_62_DATA 0x00000000
 #define DDRSS_PHY_63_DATA 0x00000000
 #define DDRSS_PHY_64_DATA 0x00000000
-#define DDRSS_PHY_65_DATA 0x00000104
+#define DDRSS_PHY_65_DATA 0x00000004
 #define DDRSS_PHY_66_DATA 0x00000000
 #define DDRSS_PHY_67_DATA 0x00000000
 #define DDRSS_PHY_68_DATA 0x00000000
@@ -859,42 +860,42 @@
 #define DDRSS_PHY_71_DATA 0x00000000
 #define DDRSS_PHY_72_DATA 0x041F07FF
 #define DDRSS_PHY_73_DATA 0x00000000
-#define DDRSS_PHY_74_DATA 0x01CC0B01
-#define DDRSS_PHY_75_DATA 0x1003CC0B
+#define DDRSS_PHY_74_DATA 0x01CCB001
+#define DDRSS_PHY_75_DATA 0x2000CCB0
 #define DDRSS_PHY_76_DATA 0x20000140
 #define DDRSS_PHY_77_DATA 0x07FF0200
 #define DDRSS_PHY_78_DATA 0x0000DD01
-#define DDRSS_PHY_79_DATA 0x00100303
-#define DDRSS_PHY_80_DATA 0x00000000
-#define DDRSS_PHY_81_DATA 0x00000000
-#define DDRSS_PHY_82_DATA 0x00021000
+#define DDRSS_PHY_79_DATA 0x10100303
+#define DDRSS_PHY_80_DATA 0x10101010
+#define DDRSS_PHY_81_DATA 0x10101010
+#define DDRSS_PHY_82_DATA 0x00021010
 #define DDRSS_PHY_83_DATA 0x00100010
 #define DDRSS_PHY_84_DATA 0x00100010
 #define DDRSS_PHY_85_DATA 0x00100010
 #define DDRSS_PHY_86_DATA 0x00100010
-#define DDRSS_PHY_87_DATA 0x02000010
-#define DDRSS_PHY_88_DATA 0x51516041
-#define DDRSS_PHY_89_DATA 0x31C06000
-#define DDRSS_PHY_90_DATA 0x07AB0340
-#define DDRSS_PHY_91_DATA 0x0000C0C0
-#define DDRSS_PHY_92_DATA 0x04050000
+#define DDRSS_PHY_87_DATA 0x02020010
+#define DDRSS_PHY_88_DATA 0x51515041
+#define DDRSS_PHY_89_DATA 0x31804000
+#define DDRSS_PHY_90_DATA 0x04BF0340
+#define DDRSS_PHY_91_DATA 0x01008080
+#define DDRSS_PHY_92_DATA 0x04050001
 #define DDRSS_PHY_93_DATA 0x00000504
 #define DDRSS_PHY_94_DATA 0x42100010
 #define DDRSS_PHY_95_DATA 0x010C053E
-#define DDRSS_PHY_96_DATA 0x000F0C1D
+#define DDRSS_PHY_96_DATA 0x000F0C14
 #define DDRSS_PHY_97_DATA 0x01000140
 #define DDRSS_PHY_98_DATA 0x007A0120
 #define DDRSS_PHY_99_DATA 0x00000C00
 #define DDRSS_PHY_100_DATA 0x000001CC
 #define DDRSS_PHY_101_DATA 0x20100200
 #define DDRSS_PHY_102_DATA 0x00000005
-#define DDRSS_PHY_103_DATA 0x76543210
+#define DDRSS_PHY_103_DATA 0x56734102
 #define DDRSS_PHY_104_DATA 0x00000008
-#define DDRSS_PHY_105_DATA 0x034C034C
-#define DDRSS_PHY_106_DATA 0x034C034C
-#define DDRSS_PHY_107_DATA 0x034C034C
-#define DDRSS_PHY_108_DATA 0x034C034C
-#define DDRSS_PHY_109_DATA 0x0000034C
+#define DDRSS_PHY_105_DATA 0x02800280
+#define DDRSS_PHY_106_DATA 0x02800280
+#define DDRSS_PHY_107_DATA 0x02800280
+#define DDRSS_PHY_108_DATA 0x02800280
+#define DDRSS_PHY_109_DATA 0x00000280
 #define DDRSS_PHY_110_DATA 0x00008000
 #define DDRSS_PHY_111_DATA 0x00800080
 #define DDRSS_PHY_112_DATA 0x00800080
@@ -904,13 +905,13 @@
 #define DDRSS_PHY_116_DATA 0x00800080
 #define DDRSS_PHY_117_DATA 0x00800080
 #define DDRSS_PHY_118_DATA 0x00800080
-#define DDRSS_PHY_119_DATA 0x01800080
+#define DDRSS_PHY_119_DATA 0x01000080
 #define DDRSS_PHY_120_DATA 0x01000000
 #define DDRSS_PHY_121_DATA 0x00000000
 #define DDRSS_PHY_122_DATA 0x00000000
 #define DDRSS_PHY_123_DATA 0x00080200
 #define DDRSS_PHY_124_DATA 0x00000000
-#define DDRSS_PHY_125_DATA 0x0000F0F0
+#define DDRSS_PHY_125_DATA 0x00000000
 #define DDRSS_PHY_126_DATA 0x00000000
 #define DDRSS_PHY_127_DATA 0x00000000
 #define DDRSS_PHY_128_DATA 0x00000000
@@ -1041,23 +1042,23 @@
 #define DDRSS_PHY_253_DATA 0x00000000
 #define DDRSS_PHY_254_DATA 0x00000000
 #define DDRSS_PHY_255_DATA 0x00000000
-#define DDRSS_PHY_256_DATA 0x04F00000
+#define DDRSS_PHY_256_DATA 0x04C00000
 #define DDRSS_PHY_257_DATA 0x00000000
-#define DDRSS_PHY_258_DATA 0x00030200
+#define DDRSS_PHY_258_DATA 0x00000200
 #define DDRSS_PHY_259_DATA 0x00000000
 #define DDRSS_PHY_260_DATA 0x00000000
-#define DDRSS_PHY_261_DATA 0x01000000
-#define DDRSS_PHY_262_DATA 0x03000400
-#define DDRSS_PHY_263_DATA 0x00000001
+#define DDRSS_PHY_261_DATA 0x00000000
+#define DDRSS_PHY_262_DATA 0x00000000
+#define DDRSS_PHY_263_DATA 0x00000000
 #define DDRSS_PHY_264_DATA 0x00000001
 #define DDRSS_PHY_265_DATA 0x00000000
 #define DDRSS_PHY_266_DATA 0x00000000
-#define DDRSS_PHY_267_DATA 0x01010000
+#define DDRSS_PHY_267_DATA 0x010101FF
 #define DDRSS_PHY_268_DATA 0x00010000
-#define DDRSS_PHY_269_DATA 0x00C00001
+#define DDRSS_PHY_269_DATA 0x00C00004
 #define DDRSS_PHY_270_DATA 0x00CC0008
-#define DDRSS_PHY_271_DATA 0x00660601
-#define DDRSS_PHY_272_DATA 0x00000003
+#define DDRSS_PHY_271_DATA 0x00660201
+#define DDRSS_PHY_272_DATA 0x00000000
 #define DDRSS_PHY_273_DATA 0x00000000
 #define DDRSS_PHY_274_DATA 0x00000000
 #define DDRSS_PHY_275_DATA 0x0000AAAA
@@ -1074,7 +1075,7 @@
 #define DDRSS_PHY_286_DATA 0x0F000008
 #define DDRSS_PHY_287_DATA 0x00000F0F
 #define DDRSS_PHY_288_DATA 0x00E4E400
-#define DDRSS_PHY_289_DATA 0x00071020
+#define DDRSS_PHY_289_DATA 0x00070820
 #define DDRSS_PHY_290_DATA 0x000C0020
 #define DDRSS_PHY_291_DATA 0x00062000
 #define DDRSS_PHY_292_DATA 0x00000000
@@ -1106,7 +1107,7 @@
 #define DDRSS_PHY_318_DATA 0x00000000
 #define DDRSS_PHY_319_DATA 0x00000000
 #define DDRSS_PHY_320_DATA 0x00000000
-#define DDRSS_PHY_321_DATA 0x00000104
+#define DDRSS_PHY_321_DATA 0x00000004
 #define DDRSS_PHY_322_DATA 0x00000000
 #define DDRSS_PHY_323_DATA 0x00000000
 #define DDRSS_PHY_324_DATA 0x00000000
@@ -1115,42 +1116,42 @@
 #define DDRSS_PHY_327_DATA 0x00000000
 #define DDRSS_PHY_328_DATA 0x041F07FF
 #define DDRSS_PHY_329_DATA 0x00000000
-#define DDRSS_PHY_330_DATA 0x01CC0B01
-#define DDRSS_PHY_331_DATA 0x1003CC0B
+#define DDRSS_PHY_330_DATA 0x01CCB001
+#define DDRSS_PHY_331_DATA 0x2000CCB0
 #define DDRSS_PHY_332_DATA 0x20000140
 #define DDRSS_PHY_333_DATA 0x07FF0200
 #define DDRSS_PHY_334_DATA 0x0000DD01
-#define DDRSS_PHY_335_DATA 0x00100303
-#define DDRSS_PHY_336_DATA 0x00000000
-#define DDRSS_PHY_337_DATA 0x00000000
-#define DDRSS_PHY_338_DATA 0x00021000
+#define DDRSS_PHY_335_DATA 0x10100303
+#define DDRSS_PHY_336_DATA 0x10101010
+#define DDRSS_PHY_337_DATA 0x10101010
+#define DDRSS_PHY_338_DATA 0x00021010
 #define DDRSS_PHY_339_DATA 0x00100010
 #define DDRSS_PHY_340_DATA 0x00100010
 #define DDRSS_PHY_341_DATA 0x00100010
 #define DDRSS_PHY_342_DATA 0x00100010
-#define DDRSS_PHY_343_DATA 0x02000010
-#define DDRSS_PHY_344_DATA 0x51516041
-#define DDRSS_PHY_345_DATA 0x31C06000
-#define DDRSS_PHY_346_DATA 0x07AB0340
-#define DDRSS_PHY_347_DATA 0x0000C0C0
-#define DDRSS_PHY_348_DATA 0x04050000
+#define DDRSS_PHY_343_DATA 0x02020010
+#define DDRSS_PHY_344_DATA 0x51515041
+#define DDRSS_PHY_345_DATA 0x31804000
+#define DDRSS_PHY_346_DATA 0x04BF0340
+#define DDRSS_PHY_347_DATA 0x01008080
+#define DDRSS_PHY_348_DATA 0x04050001
 #define DDRSS_PHY_349_DATA 0x00000504
 #define DDRSS_PHY_350_DATA 0x42100010
 #define DDRSS_PHY_351_DATA 0x010C053E
-#define DDRSS_PHY_352_DATA 0x000F0C1D
+#define DDRSS_PHY_352_DATA 0x000F0C14
 #define DDRSS_PHY_353_DATA 0x01000140
 #define DDRSS_PHY_354_DATA 0x007A0120
 #define DDRSS_PHY_355_DATA 0x00000C00
 #define DDRSS_PHY_356_DATA 0x000001CC
 #define DDRSS_PHY_357_DATA 0x20100200
 #define DDRSS_PHY_358_DATA 0x00000005
-#define DDRSS_PHY_359_DATA 0x76543210
+#define DDRSS_PHY_359_DATA 0x71052364
 #define DDRSS_PHY_360_DATA 0x00000008
-#define DDRSS_PHY_361_DATA 0x034C034C
-#define DDRSS_PHY_362_DATA 0x034C034C
-#define DDRSS_PHY_363_DATA 0x034C034C
-#define DDRSS_PHY_364_DATA 0x034C034C
-#define DDRSS_PHY_365_DATA 0x0000034C
+#define DDRSS_PHY_361_DATA 0x02800280
+#define DDRSS_PHY_362_DATA 0x02800280
+#define DDRSS_PHY_363_DATA 0x02800280
+#define DDRSS_PHY_364_DATA 0x02800280
+#define DDRSS_PHY_365_DATA 0x00000280
 #define DDRSS_PHY_366_DATA 0x00008000
 #define DDRSS_PHY_367_DATA 0x00800080
 #define DDRSS_PHY_368_DATA 0x00800080
@@ -1160,13 +1161,13 @@
 #define DDRSS_PHY_372_DATA 0x00800080
 #define DDRSS_PHY_373_DATA 0x00800080
 #define DDRSS_PHY_374_DATA 0x00800080
-#define DDRSS_PHY_375_DATA 0x01800080
+#define DDRSS_PHY_375_DATA 0x01000080
 #define DDRSS_PHY_376_DATA 0x01000000
 #define DDRSS_PHY_377_DATA 0x00000000
 #define DDRSS_PHY_378_DATA 0x00000000
 #define DDRSS_PHY_379_DATA 0x00080200
 #define DDRSS_PHY_380_DATA 0x00000000
-#define DDRSS_PHY_381_DATA 0x0000F0F0
+#define DDRSS_PHY_381_DATA 0x00000000
 #define DDRSS_PHY_382_DATA 0x00000000
 #define DDRSS_PHY_383_DATA 0x00000000
 #define DDRSS_PHY_384_DATA 0x00000000
@@ -1297,37 +1298,37 @@
 #define DDRSS_PHY_509_DATA 0x00000000
 #define DDRSS_PHY_510_DATA 0x00000000
 #define DDRSS_PHY_511_DATA 0x00000000
-#define DDRSS_PHY_512_DATA 0x00000000
+#define DDRSS_PHY_512_DATA 0x00000100
 #define DDRSS_PHY_513_DATA 0x00000000
 #define DDRSS_PHY_514_DATA 0x00000000
 #define DDRSS_PHY_515_DATA 0x00000000
 #define DDRSS_PHY_516_DATA 0x00000000
 #define DDRSS_PHY_517_DATA 0x00000100
-#define DDRSS_PHY_518_DATA 0x00000200
+#define DDRSS_PHY_518_DATA 0x00000000
 #define DDRSS_PHY_519_DATA 0x00000000
 #define DDRSS_PHY_520_DATA 0x00000000
 #define DDRSS_PHY_521_DATA 0x00000000
 #define DDRSS_PHY_522_DATA 0x00000000
-#define DDRSS_PHY_523_DATA 0x00400000
-#define DDRSS_PHY_524_DATA 0x00000080
+#define DDRSS_PHY_523_DATA 0x00000000
+#define DDRSS_PHY_524_DATA 0x00000000
 #define DDRSS_PHY_525_DATA 0x00DCBA98
-#define DDRSS_PHY_526_DATA 0x03000000
-#define DDRSS_PHY_527_DATA 0x00200000
+#define DDRSS_PHY_526_DATA 0x00000000
+#define DDRSS_PHY_527_DATA 0x00000000
 #define DDRSS_PHY_528_DATA 0x00000000
 #define DDRSS_PHY_529_DATA 0x00000000
 #define DDRSS_PHY_530_DATA 0x00000000
 #define DDRSS_PHY_531_DATA 0x00000000
-#define DDRSS_PHY_532_DATA 0x0000002A
-#define DDRSS_PHY_533_DATA 0x00000015
-#define DDRSS_PHY_534_DATA 0x00000015
-#define DDRSS_PHY_535_DATA 0x0000002A
-#define DDRSS_PHY_536_DATA 0x00000033
-#define DDRSS_PHY_537_DATA 0x0000000C
-#define DDRSS_PHY_538_DATA 0x0000000C
-#define DDRSS_PHY_539_DATA 0x00000033
+#define DDRSS_PHY_532_DATA 0x00000000
+#define DDRSS_PHY_533_DATA 0x00000000
+#define DDRSS_PHY_534_DATA 0x00000000
+#define DDRSS_PHY_535_DATA 0x00000000
+#define DDRSS_PHY_536_DATA 0x00000000
+#define DDRSS_PHY_537_DATA 0x00000000
+#define DDRSS_PHY_538_DATA 0x00000000
+#define DDRSS_PHY_539_DATA 0x00000000
 #define DDRSS_PHY_540_DATA 0x0A418820
-#define DDRSS_PHY_541_DATA 0x003F0000
-#define DDRSS_PHY_542_DATA 0x000F013F
+#define DDRSS_PHY_541_DATA 0x103F0000
+#define DDRSS_PHY_542_DATA 0x000F0100
 #define DDRSS_PHY_543_DATA 0x0000000F
 #define DDRSS_PHY_544_DATA 0x020002CC
 #define DDRSS_PHY_545_DATA 0x00030000
@@ -1337,9 +1338,9 @@
 #define DDRSS_PHY_549_DATA 0x00000300
 #define DDRSS_PHY_550_DATA 0x00000300
 #define DDRSS_PHY_551_DATA 0x42080010
-#define DDRSS_PHY_552_DATA 0x0000803E
-#define DDRSS_PHY_553_DATA 0x00000003
-#define DDRSS_PHY_554_DATA 0x00000002
+#define DDRSS_PHY_552_DATA 0x0000003E
+#define DDRSS_PHY_553_DATA 0x00000000
+#define DDRSS_PHY_554_DATA 0x00000000
 #define DDRSS_PHY_555_DATA 0x00000000
 #define DDRSS_PHY_556_DATA 0x00000000
 #define DDRSS_PHY_557_DATA 0x00000000
@@ -1553,36 +1554,36 @@
 #define DDRSS_PHY_765_DATA 0x00000000
 #define DDRSS_PHY_766_DATA 0x00000000
 #define DDRSS_PHY_767_DATA 0x00000000
-#define DDRSS_PHY_768_DATA 0x00000000
+#define DDRSS_PHY_768_DATA 0x00000100
 #define DDRSS_PHY_769_DATA 0x00000000
 #define DDRSS_PHY_770_DATA 0x00000000
 #define DDRSS_PHY_771_DATA 0x00000000
 #define DDRSS_PHY_772_DATA 0x00000000
 #define DDRSS_PHY_773_DATA 0x00000100
-#define DDRSS_PHY_774_DATA 0x00000200
+#define DDRSS_PHY_774_DATA 0x00000000
 #define DDRSS_PHY_775_DATA 0x00000000
 #define DDRSS_PHY_776_DATA 0x00000000
 #define DDRSS_PHY_777_DATA 0x00000000
 #define DDRSS_PHY_778_DATA 0x00000000
-#define DDRSS_PHY_779_DATA 0x00400000
-#define DDRSS_PHY_780_DATA 0x00000080
+#define DDRSS_PHY_779_DATA 0x00000000
+#define DDRSS_PHY_780_DATA 0x00000000
 #define DDRSS_PHY_781_DATA 0x00DCBA98
-#define DDRSS_PHY_782_DATA 0x03000000
-#define DDRSS_PHY_783_DATA 0x00200000
+#define DDRSS_PHY_782_DATA 0x00000000
+#define DDRSS_PHY_783_DATA 0x00000000
 #define DDRSS_PHY_784_DATA 0x00000000
 #define DDRSS_PHY_785_DATA 0x00000000
 #define DDRSS_PHY_786_DATA 0x00000000
 #define DDRSS_PHY_787_DATA 0x00000000
-#define DDRSS_PHY_788_DATA 0x0000002A
-#define DDRSS_PHY_789_DATA 0x00000015
-#define DDRSS_PHY_790_DATA 0x00000015
-#define DDRSS_PHY_791_DATA 0x0000002A
-#define DDRSS_PHY_792_DATA 0x00000033
-#define DDRSS_PHY_793_DATA 0x0000000C
-#define DDRSS_PHY_794_DATA 0x0000000C
-#define DDRSS_PHY_795_DATA 0x00000033
-#define DDRSS_PHY_796_DATA 0x00000000
-#define DDRSS_PHY_797_DATA 0x00000000
+#define DDRSS_PHY_788_DATA 0x00000000
+#define DDRSS_PHY_789_DATA 0x00000000
+#define DDRSS_PHY_790_DATA 0x00000000
+#define DDRSS_PHY_791_DATA 0x00000000
+#define DDRSS_PHY_792_DATA 0x00000000
+#define DDRSS_PHY_793_DATA 0x00000000
+#define DDRSS_PHY_794_DATA 0x00000000
+#define DDRSS_PHY_795_DATA 0x00000000
+#define DDRSS_PHY_796_DATA 0x16A4A0E6
+#define DDRSS_PHY_797_DATA 0x103F0000
 #define DDRSS_PHY_798_DATA 0x000F0000
 #define DDRSS_PHY_799_DATA 0x0000000F
 #define DDRSS_PHY_800_DATA 0x020002CC
@@ -1593,9 +1594,9 @@
 #define DDRSS_PHY_805_DATA 0x00000300
 #define DDRSS_PHY_806_DATA 0x00000300
 #define DDRSS_PHY_807_DATA 0x42080010
-#define DDRSS_PHY_808_DATA 0x0000803E
-#define DDRSS_PHY_809_DATA 0x00000003
-#define DDRSS_PHY_810_DATA 0x00000002
+#define DDRSS_PHY_808_DATA 0x0000003E
+#define DDRSS_PHY_809_DATA 0x00000000
+#define DDRSS_PHY_810_DATA 0x00000000
 #define DDRSS_PHY_811_DATA 0x00000000
 #define DDRSS_PHY_812_DATA 0x00000000
 #define DDRSS_PHY_813_DATA 0x00000000
@@ -1809,36 +1810,36 @@
 #define DDRSS_PHY_1021_DATA 0x00000000
 #define DDRSS_PHY_1022_DATA 0x00000000
 #define DDRSS_PHY_1023_DATA 0x00000000
-#define DDRSS_PHY_1024_DATA 0x00000000
+#define DDRSS_PHY_1024_DATA 0x00000100
 #define DDRSS_PHY_1025_DATA 0x00000000
 #define DDRSS_PHY_1026_DATA 0x00000000
 #define DDRSS_PHY_1027_DATA 0x00000000
 #define DDRSS_PHY_1028_DATA 0x00000000
 #define DDRSS_PHY_1029_DATA 0x00000100
-#define DDRSS_PHY_1030_DATA 0x00000200
+#define DDRSS_PHY_1030_DATA 0x00000000
 #define DDRSS_PHY_1031_DATA 0x00000000
 #define DDRSS_PHY_1032_DATA 0x00000000
 #define DDRSS_PHY_1033_DATA 0x00000000
 #define DDRSS_PHY_1034_DATA 0x00000000
-#define DDRSS_PHY_1035_DATA 0x00400000
-#define DDRSS_PHY_1036_DATA 0x00000080
+#define DDRSS_PHY_1035_DATA 0x00000000
+#define DDRSS_PHY_1036_DATA 0x00000000
 #define DDRSS_PHY_1037_DATA 0x00DCBA98
-#define DDRSS_PHY_1038_DATA 0x03000000
-#define DDRSS_PHY_1039_DATA 0x00200000
+#define DDRSS_PHY_1038_DATA 0x00000000
+#define DDRSS_PHY_1039_DATA 0x00000000
 #define DDRSS_PHY_1040_DATA 0x00000000
 #define DDRSS_PHY_1041_DATA 0x00000000
 #define DDRSS_PHY_1042_DATA 0x00000000
 #define DDRSS_PHY_1043_DATA 0x00000000
-#define DDRSS_PHY_1044_DATA 0x0000002A
-#define DDRSS_PHY_1045_DATA 0x00000015
-#define DDRSS_PHY_1046_DATA 0x00000015
-#define DDRSS_PHY_1047_DATA 0x0000002A
-#define DDRSS_PHY_1048_DATA 0x00000033
-#define DDRSS_PHY_1049_DATA 0x0000000C
-#define DDRSS_PHY_1050_DATA 0x0000000C
-#define DDRSS_PHY_1051_DATA 0x00000033
+#define DDRSS_PHY_1044_DATA 0x00000000
+#define DDRSS_PHY_1045_DATA 0x00000000
+#define DDRSS_PHY_1046_DATA 0x00000000
+#define DDRSS_PHY_1047_DATA 0x00000000
+#define DDRSS_PHY_1048_DATA 0x00000000
+#define DDRSS_PHY_1049_DATA 0x00000000
+#define DDRSS_PHY_1050_DATA 0x00000000
+#define DDRSS_PHY_1051_DATA 0x00000000
 #define DDRSS_PHY_1052_DATA 0x2307B9AC
-#define DDRSS_PHY_1053_DATA 0x10000000
+#define DDRSS_PHY_1053_DATA 0x10030000
 #define DDRSS_PHY_1054_DATA 0x000F0000
 #define DDRSS_PHY_1055_DATA 0x0000000F
 #define DDRSS_PHY_1056_DATA 0x020002CC
@@ -1849,9 +1850,9 @@
 #define DDRSS_PHY_1061_DATA 0x00000300
 #define DDRSS_PHY_1062_DATA 0x00000300
 #define DDRSS_PHY_1063_DATA 0x42080010
-#define DDRSS_PHY_1064_DATA 0x0000803E
-#define DDRSS_PHY_1065_DATA 0x00000003
-#define DDRSS_PHY_1066_DATA 0x00000002
+#define DDRSS_PHY_1064_DATA 0x0000003E
+#define DDRSS_PHY_1065_DATA 0x00000000
+#define DDRSS_PHY_1066_DATA 0x00000000
 #define DDRSS_PHY_1067_DATA 0x00000000
 #define DDRSS_PHY_1068_DATA 0x00000000
 #define DDRSS_PHY_1069_DATA 0x00000000
@@ -2066,23 +2067,23 @@
 #define DDRSS_PHY_1278_DATA 0x00000000
 #define DDRSS_PHY_1279_DATA 0x00000000
 #define DDRSS_PHY_1280_DATA 0x00000000
-#define DDRSS_PHY_1281_DATA 0x00010100
+#define DDRSS_PHY_1281_DATA 0x00000100
 #define DDRSS_PHY_1282_DATA 0x00000000
 #define DDRSS_PHY_1283_DATA 0x00000000
 #define DDRSS_PHY_1284_DATA 0x00000000
 #define DDRSS_PHY_1285_DATA 0x00000000
 #define DDRSS_PHY_1286_DATA 0x00050000
-#define DDRSS_PHY_1287_DATA 0x04000000
+#define DDRSS_PHY_1287_DATA 0x04000100
 #define DDRSS_PHY_1288_DATA 0x00000055
 #define DDRSS_PHY_1289_DATA 0x00000000
 #define DDRSS_PHY_1290_DATA 0x00000000
 #define DDRSS_PHY_1291_DATA 0x00000000
 #define DDRSS_PHY_1292_DATA 0x00000000
-#define DDRSS_PHY_1293_DATA 0x00002001
+#define DDRSS_PHY_1293_DATA 0x01002000
 #define DDRSS_PHY_1294_DATA 0x00004001
 #define DDRSS_PHY_1295_DATA 0x00020028
-#define DDRSS_PHY_1296_DATA 0x01010100
-#define DDRSS_PHY_1297_DATA 0x00000000
+#define DDRSS_PHY_1296_DATA 0x00010100
+#define DDRSS_PHY_1297_DATA 0x00000001
 #define DDRSS_PHY_1298_DATA 0x00000000
 #define DDRSS_PHY_1299_DATA 0x0F0F0E06
 #define DDRSS_PHY_1300_DATA 0x00010101
@@ -2096,7 +2097,7 @@
 #define DDRSS_PHY_1308_DATA 0x0F020102
 #define DDRSS_PHY_1309_DATA 0x03030303
 #define DDRSS_PHY_1310_DATA 0x03030303
-#define DDRSS_PHY_1311_DATA 0x00041B42
+#define DDRSS_PHY_1311_DATA 0x00040000
 #define DDRSS_PHY_1312_DATA 0x00005201
 #define DDRSS_PHY_1313_DATA 0x00000000
 #define DDRSS_PHY_1314_DATA 0x00000000
@@ -2104,7 +2105,7 @@
 #define DDRSS_PHY_1316_DATA 0x00000000
 #define DDRSS_PHY_1317_DATA 0x00000000
 #define DDRSS_PHY_1318_DATA 0x00000000
-#define DDRSS_PHY_1319_DATA 0x07030101
+#define DDRSS_PHY_1319_DATA 0x07030001
 #define DDRSS_PHY_1320_DATA 0x00005400
 #define DDRSS_PHY_1321_DATA 0x000040A2
 #define DDRSS_PHY_1322_DATA 0x00024410
@@ -2118,7 +2119,7 @@
 #define DDRSS_PHY_1330_DATA 0x00004410
 #define DDRSS_PHY_1331_DATA 0x00004410
 #define DDRSS_PHY_1332_DATA 0x00000000
-#define DDRSS_PHY_1333_DATA 0x00000076
+#define DDRSS_PHY_1333_DATA 0x00000046
 #define DDRSS_PHY_1334_DATA 0x00000400
 #define DDRSS_PHY_1335_DATA 0x00000008
 #define DDRSS_PHY_1336_DATA 0x00000000
@@ -2145,7 +2146,7 @@
 #define DDRSS_PHY_1357_DATA 0x00000000
 #define DDRSS_PHY_1358_DATA 0x00000000
 #define DDRSS_PHY_1359_DATA 0x76543210
-#define DDRSS_PHY_1360_DATA 0x00040198
+#define DDRSS_PHY_1360_DATA 0x00000098
 #define DDRSS_PHY_1361_DATA 0x00000000
 #define DDRSS_PHY_1362_DATA 0x00000000
 #define DDRSS_PHY_1363_DATA 0x00000000
@@ -2154,40 +2155,40 @@
 #define DDRSS_PHY_1366_DATA 0x00000000
 #define DDRSS_PHY_1367_DATA 0x00000000
 #define DDRSS_PHY_1368_DATA 0x00000002
-#define DDRSS_PHY_1369_DATA 0x00000000
+#define DDRSS_PHY_1369_DATA 0x00000100
 #define DDRSS_PHY_1370_DATA 0x00000000
 #define DDRSS_PHY_1371_DATA 0x0001F7C2
 #define DDRSS_PHY_1372_DATA 0x00020002
 #define DDRSS_PHY_1373_DATA 0x00000000
 #define DDRSS_PHY_1374_DATA 0x00001142
-#define DDRSS_PHY_1375_DATA 0x03020000
+#define DDRSS_PHY_1375_DATA 0x03020400
 #define DDRSS_PHY_1376_DATA 0x00000080
 #define DDRSS_PHY_1377_DATA 0x03900390
 #define DDRSS_PHY_1378_DATA 0x03900390
 #define DDRSS_PHY_1379_DATA 0x03900390
 #define DDRSS_PHY_1380_DATA 0x03900390
-#define DDRSS_PHY_1381_DATA 0x03000300
-#define DDRSS_PHY_1382_DATA 0x03000300
+#define DDRSS_PHY_1381_DATA 0x03900390
+#define DDRSS_PHY_1382_DATA 0x03900390
 #define DDRSS_PHY_1383_DATA 0x00000300
 #define DDRSS_PHY_1384_DATA 0x00000300
 #define DDRSS_PHY_1385_DATA 0x00000300
 #define DDRSS_PHY_1386_DATA 0x00000300
-#define DDRSS_PHY_1387_DATA 0x3183BF77
+#define DDRSS_PHY_1387_DATA 0x31823FC7
 #define DDRSS_PHY_1388_DATA 0x00000000
-#define DDRSS_PHY_1389_DATA 0x0C000DFF
-#define DDRSS_PHY_1390_DATA 0x30000DFF
-#define DDRSS_PHY_1391_DATA 0x3F0DFF11
+#define DDRSS_PHY_1389_DATA 0x0C000D3F
+#define DDRSS_PHY_1390_DATA 0x30000D3F
+#define DDRSS_PHY_1391_DATA 0x300D3F11
 #define DDRSS_PHY_1392_DATA 0x01990000
-#define DDRSS_PHY_1393_DATA 0x780DFFCC
+#define DDRSS_PHY_1393_DATA 0x000D3FCC
 #define DDRSS_PHY_1394_DATA 0x00000C11
-#define DDRSS_PHY_1395_DATA 0x00018011
-#define DDRSS_PHY_1396_DATA 0x0089FF00
-#define DDRSS_PHY_1397_DATA 0x000C3F11
+#define DDRSS_PHY_1395_DATA 0x300D3F11
+#define DDRSS_PHY_1396_DATA 0x01990000
+#define DDRSS_PHY_1397_DATA 0x300C3F11
 #define DDRSS_PHY_1398_DATA 0x01990000
-#define DDRSS_PHY_1399_DATA 0x000C3F91
+#define DDRSS_PHY_1399_DATA 0x300C3F11
 #define DDRSS_PHY_1400_DATA 0x01990000
-#define DDRSS_PHY_1401_DATA 0x3F0DFF11
+#define DDRSS_PHY_1401_DATA 0x300D3F11
 #define DDRSS_PHY_1402_DATA 0x01990000
-#define DDRSS_PHY_1403_DATA 0x00018011
-#define DDRSS_PHY_1404_DATA 0x0089FF00
+#define DDRSS_PHY_1403_DATA 0x300D3F11
+#define DDRSS_PHY_1404_DATA 0x01990000
 #define DDRSS_PHY_1405_DATA 0x20040004
-- 
2.43.0

