//Product = 
//Doc rev = 
//Version = Internal
//Date: 2020-06-10_11_44_54
$Name$  $HiBit$  $LoBit$  $Address$  $$$  $Read/Write$  $Default$  $Description$
$$ND$  $31$  $8$  $R000h$  $Analog Register 0$  $RW$  $0h$  $$
$$ffe_res2_sel_e_lane[3:0]$  $7$  $4$  $R000h$  $Analog Register 0$  $RW$  $0h$  $FFE 2nd Stage Even Path Resistor Selection (changes DC Gain)$
$$ffe_cap2_sel_e_lane[3:0]$  $3$  $0$  $R000h$  $Analog Register 1$  $RW$  $fh$  $FFE 2nd Stage Even Path Cap Selection (changes Peak Gain)$
$$ND$  $31$  $8$  $R004h$  $Analog Register 1$  $RW$  $0h$  $$
$$ffe_vicm1_lane[1:0]$  $7$  $6$  $R004h$  $Analog Register 1$  $RW$  $1h$  $FFE 1st Stage VCM Selection$
$$ffe_vicm2_lane[1:0]$  $5$  $4$  $R004h$  $Analog Register 1$  $RW$  $1h$  $FFE 2st Stage VCM Selection$
$$en_f0_d_lane$  $3$  $3$  $R004h$  $Analog Register 1$  $RW$  $1h$  $Turn On Or Off F0 Branch In Data Samplers When Use As Error Sampler (DFE_F0_POL_EN_D = 1)$
$$en_f0_s_lane$  $2$  $2$  $R004h$  $Analog Register 1$  $RW$  $1h$  $Turn On Or Off F0 Branch In Slicer Samplers When Use As Error Sampler (DFE_F0_POL_EN_S = 1)$
$$hpf_bw_lane[1:0]$  $1$  $0$  $R004h$  $Analog Register 2$  $RW$  $0h$  $RX Input HPF BW Selection$
$$ND$  $31$  $8$  $R008h$  $Analog Register 2$  $RW$  $0h$  $$
$$rximpcal_en_lane$  $7$  $7$  $R008h$  $Analog Register 2$  $RW$  $0h$  $Rx Impedence Calibration Enable$
$$impcal_rx_lane[4:0]$  $6$  $2$  $R008h$  $Analog Register 2$  $RW$  $10h$  $Rx Impedence Calibration Code$
$$sq_offset_cal_en_lane$  $1$  $1$  $R008h$  $Analog Register 2$  $RW$  $0h$  $Power Up SQ Offset Calibration Enable$
$$ND$  $0$  $0$  $R008h$  $Analog Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R00Ch$  $Analog Register 3$  $RW$  $0h$  $$
$$sq_offset_lane[4:0]$  $7$  $3$  $R00Ch$  $Analog Register 3$  $RW$  $00h$  $SQ Offset Calibration Results$
$$sq_thriptat_lane[1:0]$  $2$  $1$  $R00Ch$  $Analog Register 3$  $RW$  $3h$  $Select The IPTAT Current For SQ Threshold Temperature Compensation$
$$ND$  $0$  $0$  $R00Ch$  $Analog Register 4$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010h$  $Analog Register 4$  $RW$  $0h$  $$
$$sq_thresh_lane[5:0]$  $7$  $2$  $R010h$  $Analog Register 4$  $RW$  $04h$  $SQ Threshold Calibration Results$
$$sq_offsetcal_sel_lane[1:0]$  $1$  $0$  $R010h$  $Analog Register 5$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$sq_linear_disable_lane$  $7$  $7$  $R014h$  $Analog Register 5$  $RW$  $0h$  $TBD$
$$ND$  $6$  $6$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R014h$  $Analog Register 5$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R014h$  $Analog Register 6$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018h$  $Analog Register 6$  $RW$  $0h$  $$
$$test_lane[7:0]$  $7$  $0$  $R018h$  $Analog Register 7$  $RW$  $00h$  $TRX Analog Test Point Selection$
$$ND$  $31$  $8$  $R01Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$dll_freq_sel_lane[1:0]$  $7$  $6$  $R01Ch$  $Analog Register 7$  $RW$  $3h$  $Speed Control Of DLL.$
$$dll_gmsel_lane[2:0]$  $5$  $3$  $R01Ch$  $Analog Register 7$  $RW$  $4h$  $Gm Strength Control Of DLL.$
$$ND$  $2$  $2$  $R01Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01Ch$  $Analog Register 7$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01Ch$  $Analog Register 8$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R020h$  $Analog Register 8$  $RW$  $0h$  $$
$$dll_cmp_offset_lane[3:0]$  $7$  $4$  $R020h$  $Analog Register 8$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of DLL Comparator.$
$$dll_pd_sel_lane[1:0]$  $3$  $2$  $R020h$  $Analog Register 8$  $RW$  $0h$  $Control The Input Of DLL Comparator$
$$eom_dll_freq_sel_lane[1:0]$  $1$  $0$  $R020h$  $Analog Register 9$  $RW$  $3h$  $Speed Control Of EOM DLL.$
$$ND$  $31$  $8$  $R024h$  $Analog Register 9$  $RW$  $0h$  $$
$$eom_dll_gmsel_lane[2:0]$  $7$  $5$  $R024h$  $Analog Register 9$  $RW$  $4h$  $Gm Strength Control Of EOM DLL.$
$$eom_ssc_clk_en_lane$  $4$  $4$  $R024h$  $Analog Register 9$  $RW$  $0h$  $Control EOM_CKOUT_SSC Clock.$
$$eom_reset_intp_ext_lane$  $3$  $3$  $R024h$  $Analog Register 9$  $RW$  $0h$  $Force The EOM Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$ND$  $2$  $2$  $R024h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R024h$  $Analog Register 9$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R024h$  $Analog Register 10$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R028h$  $Analog Register 10$  $RW$  $0h$  $$
$$eom_dpher_lane[6:0]$  $7$  $1$  $R028h$  $Analog Register 10$  $RW$  $00h$  $Control The Shifted Phase.$
$$eom_dpherck_lane$  $0$  $0$  $R028h$  $Analog Register 11$  $RW$  $0h$  $Clock Used To Read In EOM_DPHER[6:0]$
$$ND$  $31$  $8$  $R02Ch$  $Analog Register 11$  $RW$  $0h$  $$
$$dll_cmp_cal_en_lane$  $7$  $7$  $R02Ch$  $Analog Register 11$  $RW$  $0h$  $Control The Calibration Of DLL Comparator.$
$$eom_dpherck_dly_sel_lane[1:0]$  $6$  $5$  $R02Ch$  $Analog Register 11$  $RW$  $1h$  $Control Hold Time Of EOM Inpterpolator$
$$intpi_lane[3:0]$  $4$  $1$  $R02Ch$  $Analog Register 11$  $RW$  $eh$  $Control Bias Current Of PI.$
$$align90_cmp_cal_en_lane$  $0$  $0$  $R02Ch$  $Analog Register 12$  $RW$  $0h$  $Control The Comparator Calibration Of Phase Shifter$
$$ND$  $31$  $8$  $R030h$  $Analog Register 12$  $RW$  $0h$  $$
$$align90_cmp_offset_lane[3:0]$  $7$  $4$  $R030h$  $Analog Register 12$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of PD Comparator.$
$$align90_gm_lane[2:0]$  $3$  $1$  $R030h$  $Analog Register 12$  $RW$  $3h$  $Control Gm Strength Of Phase Shifter.$
$$ND$  $0$  $0$  $R030h$  $Analog Register 13$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R034h$  $Analog Register 13$  $RW$  $0h$  $$
$$align90_dac_lane[5:0]$  $7$  $2$  $R034h$  $Analog Register 13$  $RW$  $31h$  $Control Gate Bias Voltage Of Pahse Shifter$
$$align90_dummy_clk_lane$  $1$  $1$  $R034h$  $Analog Register 13$  $RW$  $1h$  $Control The Dummy Clock$
$$align90_syn_clk_lane$  $0$  $0$  $R034h$  $Analog Register 14$  $RW$  $0h$  $Syn Clock To Read In ALIGN90_GM[2:0] And ALIGN90_DAC[5:0]$
$$ND$  $31$  $8$  $R038h$  $Analog Register 14$  $RW$  $0h$  $$
$$align90_ref_lane[5:0]$  $7$  $2$  $R038h$  $Analog Register 14$  $RW$  $1eh$  $Control The Reference Voltage For PD's Comparator$
$$align90_ref_filt_bw_lane$  $1$  $1$  $R038h$  $Analog Register 14$  $RW$  $0h$  $Control The Filter Bandwidth Of Gate Voltage$
$$eom_align_en_lane$  $0$  $0$  $R038h$  $Analog Register 15$  $RW$  $0h$  $Control DATA And EOM Alignment$
$$ND$  $31$  $8$  $R03Ch$  $Analog Register 15$  $RW$  $0h$  $$
$$eom_align_cmp_cal_en_lane$  $7$  $7$  $R03Ch$  $Analog Register 15$  $RW$  $0h$  $Control Comparator Calibration Of EOM Alignment$
$$eom_align_pd_sel_lane$  $6$  $6$  $R03Ch$  $Analog Register 15$  $RW$  $0h$  $Use Comparator To Control The Phase Of EOM$
$$eom_align_cmp_ofstdac_lane[3:0]$  $5$  $2$  $R03Ch$  $Analog Register 15$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of EOM Alignment Comparator.$
$$rxdcc_en_eomclk_lane$  $1$  $1$  $R03Ch$  $Analog Register 15$  $RW$  $1h$  $Control DCC For EOM Clock$
$$ND$  $0$  $0$  $R03Ch$  $Analog Register 16$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R040h$  $Analog Register 16$  $RW$  $0h$  $$
$$rxdcc_eomclk_lane[5:0]$  $7$  $2$  $R040h$  $Analog Register 16$  $RW$  $20h$  $Control Voltage DAC For EOM Clock DCC.$
$$rxdcc_hg_eomclk_lane$  $1$  $1$  $R040h$  $Analog Register 16$  $RW$  $0h$  $Control High Gain Setting For EOM Clock DCC$
$$rxdcc_cal_en_lane$  $0$  $0$  $R040h$  $Analog Register 17$  $RW$  $0h$  $Control DCC Calibration.$
$$ND$  $31$  $8$  $R044h$  $Analog Register 17$  $RW$  $0h$  $$
$$trxdccin_sel_lane[2:0]$  $7$  $5$  $R044h$  $Analog Register 17$  $RW$  $0h$  $Control The Input Of DCC Comparator$
$$rxdcc_dac_sync_clk_lane$  $4$  $4$  $R044h$  $Analog Register 17$  $RW$  $0h$  $Syn Clock Is Used To Read In RXDCC_DLLCLK[5:0], RXDCC_DATACLK[5:0] Or RXDCC_EOMCLK[5:0].$
$$idcon_cur_lane[1:0]$  $3$  $2$  $R044h$  $Analog Register 17$  $RW$  $2h$  $VDDA_DATA Bleeding Current Setting While Enabled:$
$$ND$  $1$  $1$  $R044h$  $Analog Register 17$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R044h$  $Analog Register 18$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R048h$  $Analog Register 18$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_lane[2:0]$  $7$  $5$  $R048h$  $Analog Register 18$  $RW$  $7h$  $Regulator Setting To Have VDDA_CLK And VDDA_PRE Track TX Speed For Different Output Current.$
$$tx_reg_speed_trk_data_lane[2:0]$  $4$  $2$  $R048h$  $Analog Register 18$  $RW$  $7h$  $Regulator Setting To Have VDDA_DATA Track TX Speed For Different Output Current.$
$$idcon_vddadata_lane$  $1$  $1$  $R048h$  $Analog Register 18$  $RW$  $0h$  $Enable VDDA_DATA Bleeding Current To Reduce Power Ripple. Default: Disabled.$
$$ND$  $0$  $0$  $R048h$  $Analog Register 19$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04Ch$  $Analog Register 19$  $RW$  $0h$  $$
$$slewrate_en_lane[1:0]$  $7$  $6$  $R04Ch$  $Analog Register 19$  $RW$  $0h$  $Enable The TX Driver Slew Rate Control Function.$
$$slewctrl0_lane[1:0]$  $5$  $4$  $R04Ch$  $Analog Register 19$  $RW$  $0h$  $Slew Rate Setting When SLEWRATE_EN[0]=1 Or SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.$
$$slewctrl1_lane[1:0]$  $3$  $2$  $R04Ch$  $Analog Register 19$  $RW$  $0h$  $Slew Rate Setting Only When SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.$
$$path_disable_edge_lane$  $1$  $1$  $R04Ch$  $Analog Register 19$  $RW$  $0h$  $Disables Edge Samplers Clock Mux To Save Power. Use In Low Data Rate$
$$smplr_cal_en_lane$  $0$  $0$  $R04Ch$  $Analog Register 20$  $RW$  $0h$  $Enables Sampler Calibration$
$$ND$  $31$  $8$  $R050h$  $Analog Register 20$  $RW$  $0h$  $$
$$smplr_cal_sel_lane[2:0]$  $7$  $5$  $R050h$  $Analog Register 20$  $RW$  $0h$  $Selects Which Sampler To Calibrate. Depends On F1 Polarity.$
$$dfe_res_f0_lane[1:0]$  $4$  $3$  $R050h$  $Analog Register 20$  $RW$  $0h$  $Changes The F0 Resolution Per Step$
$$dfe_res_f1_lane[1:0]$  $2$  $1$  $R050h$  $Analog Register 20$  $RW$  $0h$  $Changes The F1 Resolution Per Step$
$$dfe_res_f234_lane$  $0$  $0$  $R050h$  $Analog Register 21$  $RW$  $0h$  $Changes F2 Resolution$
$$ND$  $31$  $8$  $R054h$  $Analog Register 21$  $RW$  $0h$  $$
$$dfe_res_f567_lane$  $7$  $7$  $R054h$  $Analog Register 21$  $RW$  $0h$  $Changes F5,F6,F7 Resolution$
$$dfe_res_f8to15_lane$  $6$  $6$  $R054h$  $Analog Register 21$  $RW$  $0h$  $Changes F8 To F15 Resolution$
$$dfe_res_floating_lane$  $5$  $5$  $R054h$  $Analog Register 21$  $RW$  $0h$  $Changes Floating Tap Resolution$
$$pu_vcm_lane$  $4$  $4$  $R054h$  $Analog Register 21$  $RW$  $1h$  $Power Up Sampler Input Common Mode Buffer$
$$en_dfe_f0_lane$  $3$  $3$  $R054h$  $Analog Register 21$  $RW$  $1h$  $Enables DFE F0 Adaptation$
$$en_dfe_f1to3_lane$  $2$  $2$  $R054h$  $Analog Register 21$  $RW$  $1h$  $Enables DFE Tap 1 To Tap 3 Adaptation$
$$en_dfe_f4to7_lane$  $1$  $1$  $R054h$  $Analog Register 21$  $RW$  $1h$  $Enables DFE Tap 4 To Tap 7 Adaptation$
$$en_dfe_f8to15_lane$  $0$  $0$  $R054h$  $Analog Register 22$  $RW$  $1h$  $Enables DFE Tap 8 To Tap 15 Adaptation$
$$ND$  $31$  $8$  $R058h$  $Analog Register 22$  $RW$  $0h$  $$
$$en_dfe_floating_lane$  $7$  $7$  $R058h$  $Analog Register 22$  $RW$  $1h$  $Enables DFE Floating Tap 1 To Tap 6$
$$eom_en_s_lane$  $6$  $6$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Control The Clock Used By Slicer Samplers. Slicer Samplers Is In EOM Mode$
$$eom_en_d_lane$  $5$  $5$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Control The Clock Used By Data Samplers. Data Samplers Is In EOM Mode$
$$eom_en_e_lane$  $4$  $4$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Control The Clock Used By Edge Samplers.$
$$path_disable_d_lane$  $3$  $3$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Disables Data Samplers Clock Mux To Save Power.$
$$path_disable_s_lane$  $2$  $2$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Disables Slicer Samplers Clock Mux To Save Power.$
$$dfe_res_double_lane$  $1$  $1$  $R058h$  $Analog Register 22$  $RW$  $0h$  $Use To Double DFE Resolution At Low Data Rate Only To Achieve The DFE Range Required By DSP. Recommended Set To 1 When FFE_DATA_RATE[3:0] <= 6$
$$ND$  $0$  $0$  $R058h$  $Analog Register 23$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R05Ch$  $Analog Register 23$  $RW$  $0h$  $$
$$dfe_xlat_sel_lane[1:0]$  $7$  $6$  $R05Ch$  $Analog Register 23$  $RW$  $0h$  $Controls The Strength Of The Cross Couple Latch On The DFE Clock Path$
$$dfe_clk_dly_lane[1:0]$  $5$  $4$  $R05Ch$  $Analog Register 23$  $RW$  $0h$  $Controls The DFE Clock Delay By Changing The Clock Inverter Strength So That Sampler Input Has More Hold Time$
$$pu_f1p_d_e_lane$  $3$  $3$  $R05Ch$  $Analog Register 23$  $RW$  $1h$  $Power Up Even F1P Data Sampler$
$$pu_f1n_d_e_lane$  $2$  $2$  $R05Ch$  $Analog Register 23$  $RW$  $1h$  $Power Up Even F1N Data Sampler$
$$pu_f1p_s_e_lane$  $1$  $1$  $R05Ch$  $Analog Register 23$  $RW$  $1h$  $Power Up Even F1P Slicer Sampler$
$$pu_f1n_s_e_lane$  $0$  $0$  $R05Ch$  $Analog Register 24$  $RW$  $1h$  $Power Up Even F1N Slicer Sampler$
$$ND$  $31$  $8$  $R060h$  $Analog Register 24$  $RW$  $0h$  $$
$$pu_f1p_d_o_lane$  $7$  $7$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1P Data Sampler$
$$pu_f1n_d_o_lane$  $6$  $6$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1N Data Sampler$
$$pu_f1p_s_o_lane$  $5$  $5$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1P Slicer Sampler$
$$pu_f1n_s_o_lane$  $4$  $4$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Up Odd F1N Slicer Sampler$
$$vdda_rxdll_half_en_lane$  $3$  $3$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Vdda_rxdll Output Enable$
$$vdda_rxclk_half_en_lane$  $2$  $2$  $R060h$  $Analog Register 24$  $RW$  $1h$  $Power Vdda_rxclk Output Enable$
$$tx_tdcal_en_lane$  $1$  $1$  $R060h$  $Analog Register 24$  $RW$  $0h$  $Enable TX Timing Calibration Function.$
$$tx_idlecm_cal_en_lane$  $0$  $0$  $R060h$  $Analog Register 25$  $RW$  $0h$  $Unused$
$$ND$  $31$  $8$  $R064h$  $Analog Register 25$  $RW$  $0h$  $$
$$tx_idlecm_dig_lane[4:0]$  $7$  $3$  $R064h$  $Analog Register 25$  $RW$  $00h$  $Unused$
$$vdda_rxintp_half_en_lane$  $2$  $2$  $R064h$  $Analog Register 25$  $RW$  $0h$  $Vdda Regulator Voltage Half Enable$
$$tx_txclk_align_en_lane$  $1$  $1$  $R064h$  $Analog Register 25$  $RW$  $0h$  $Enable TX_TXCLK_ALIGN$
$$tx_txclk_32t_en_lane$  $0$  $0$  $R064h$  $Analog Register 26$  $RW$  $0h$  $Enable TX_TXCLK_32T$
$$ND$  $31$  $8$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$tx_txclk_34t_en_lane$  $7$  $7$  $R068h$  $Analog Register 26$  $RW$  $0h$  $Enable TX_TXCLK_34T$
$$tx_txclk_8t_en_lane$  $6$  $6$  $R068h$  $Analog Register 26$  $RW$  $0h$  $Enable TX_TXCLK_8T$
$$tx_txclk_2x_en_lane$  $5$  $5$  $R068h$  $Analog Register 26$  $RW$  $0h$  $Enable TX_TXCLK_2X$
$$avdd1815_sel_lane$  $4$  $4$  $R068h$  $Analog Register 26$  $RW$  $1h$  $1.8V Or 1.5V Analog Power Supply Selection. 0: 1.5V 1: 1.8V$
$$ND$  $3$  $3$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R068h$  $Analog Register 26$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R068h$  $Analog Register 27$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R06Ch$  $Analog Register 27$  $RW$  $0h$  $$
$$clk_bkwd2_direction_ring_lane$  $7$  $7$  $R06Ch$  $Analog Register 27$  $RW$  $1h$  $ANA_RSVD3_LANE[7:0]$
$$clk_bkwd_direction_lcpll_lane$  $6$  $6$  $R06Ch$  $Analog Register 27$  $RW$  $0h$  $NA$
$$clk_bkwd_direction_ringpll_lane$  $5$  $5$  $R06Ch$  $Analog Register 27$  $RW$  $0h$  $NA$
$$force_clk_direction_ringpll_lane$  $4$  $4$  $R06Ch$  $Analog Register 27$  $RW$  $0h$  $NA$
$$ffe_cs2_temp_lane[3:0]$  $3$  $0$  $R06Ch$  $Analog Register 28$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R070h$  $Analog Register 28$  $RW$  $0h$  $$
$$clk_fwd2_direction_ring_lane$  $7$  $7$  $R070h$  $Analog Register 28$  $RW$  $1h$  $ANA_RSVD2_LANE[7:0]$
$$ipp_sllp_cur_sel_lane[2:0]$  $6$  $4$  $R070h$  $Analog Register 28$  $RW$  $2h$  $NA$
$$align90_8g_en_lane$  $3$  $3$  $R070h$  $Analog Register 28$  $RW$  $0h$  $NA$
$$ipp_ffe_cur_sel_lane[2:0]$  $2$  $0$  $R070h$  $Analog Register 29$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R074h$  $Analog Register 29$  $RW$  $0h$  $$
$$eom_dll_freq_sel_lane[2]$  $7$  $7$  $R074h$  $Analog Register 29$  $RW$  $1h$  $ANA_RSVD1_LANE[7:0]$
$$dll_freq_sel_lane[2]$  $6$  $6$  $R074h$  $Analog Register 29$  $RW$  $1h$  $NA$
$$iptat_ffe_cur_sel_lane[2:0]$  $5$  $3$  $R074h$  $Analog Register 29$  $RW$  $4h$  $NA$
$$iptat_sllp_cur_sel_lane[1:0]$  $2$  $1$  $R074h$  $Analog Register 29$  $RW$  $2h$  $NA$
$$force_clk_direction_lcpll_lane$  $0$  $0$  $R074h$  $Analog Register 30$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R078h$  $Analog Register 30$  $RW$  $0h$  $$
$$txclk_nt_div_lane[4:0]$  $7$  $3$  $R078h$  $Analog Register 30$  $RW$  $1eh$  $Ana_rsvd0_lane[7:0]$
$$txclk_nt_fix_div_en_lane$  $2$  $2$  $R078h$  $Analog Register 30$  $RW$  $0h$  $NA$
$$txclk_nt_ctrl_lane[1:0]$  $1$  $0$  $R078h$  $Analog Register 31$  $RW$  $00$  $NA$
$$ND$  $31$  $8$  $R07Ch$  $Analog Register 31$  $RW$  $0h$  $$
$$ana_rsvd8_lane[7:0]$  $7$  $0$  $R07Ch$  $Analog Register 32$  $RW$  $f0h$  $New Added In R1P2$
$$ND$  $31$  $8$  $R080h$  $Analog Register 32$  $RW$  $0h$  $$
$$ana_rsvd9_lane[7:0]$  $7$  $0$  $R080h$  $Analog Register 128$  $RW$  $f0h$  $New Added In R1P2$
$$ND$  $31$  $8$  $R0200h$  $Analog Register 128$  $RW$  $0h$  $$
$$ffe_res1_sel_lane[3:0]$  $7$  $4$  $R0200h$  $Analog Register 128$  $RW$  $6h$  $FFE 1st Stage Resistor Selection (changes DC Gain)$
$$ffe_cap1_sel_lane[3:0]$  $3$  $0$  $R0200h$  $Analog Register 129$  $RW$  $ch$  $FFE 1st Stage Cap Selection (changes Peak Gain)$
$$ND$  $31$  $8$  $R0204h$  $Analog Register 129$  $RW$  $0h$  $$
$$ffe_res2_sel_o_lane[3:0]$  $7$  $4$  $R0204h$  $Analog Register 129$  $RW$  $0h$  $FFE 2nd Stage Odd Path Resistor Selection (changes DC Gain)$
$$ffe_cap2_sel_o_lane[3:0]$  $3$  $0$  $R0204h$  $Analog Register 130$  $RW$  $fh$  $FFE 2nd Stage Odd Path Cap Selection (changes Peak Gain)$
$$ND$  $31$  $8$  $R0208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ffe_data_rate_lane[3:0]$  $7$  $4$  $R0208h$  $Analog Register 130$  $RW$  $fh$  $FFE Data Rate Selection$
$$pu_lb_lane$  $3$  $3$  $R0208h$  $Analog Register 130$  $RW$  $0h$  $Internal Loopback Enable$
$$pu_lb_dly_lane$  $2$  $2$  $R0208h$  $Analog Register 130$  $RW$  $0h$  $Internal Loopback Enable Delay$
$$lpbk_isel_lane[1:0]$  $1$  $0$  $R0208h$  $Analog Register 131$  $RW$  $1h$  $Internal Loopback Current Selection At FFE Output$
$$ND$  $31$  $8$  $R020Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$ffe_pulse_en_lane$  $7$  $7$  $R020Ch$  $Analog Register 131$  $RW$  $1h$  $Turn On Or Off Rx_accap Pulse Generator (reduces DCW Effect Of The HPF After Rx_ffe)$
$$ffe_pulse_div_lane[2:0]$  $6$  $4$  $R020Ch$  $Analog Register 131$  $RW$  $4h$  $Pulse Period Selection Of Rx_accap Pulse Generator (effectively Changes Rx_accap HPF Bandwidth)$
$$ffe_pw_sel_lane[1:0]$  $3$  $2$  $R020Ch$  $Analog Register 131$  $RW$  $1h$  $Pulse Width Selection Of Rx_accap Pulse Generator (effectively Changes Rx_accap HPF Bandwidth)$
$$sq_cal_pu_lane$  $1$  $1$  $R020Ch$  $Analog Register 131$  $RW$  $0h$  $Power Up SQ Calibration$
$$ND$  $0$  $0$  $R020Ch$  $Analog Register 132$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0210h$  $Analog Register 132$  $RW$  $0h$  $$
$$sq_ampbw_lane[1:0]$  $7$  $6$  $R0210h$  $Analog Register 132$  $RW$  $0h$  $Select SQ Output Load Resistance$
$$sq_ampi_lane[1:0]$  $5$  $4$  $R0210h$  $Analog Register 132$  $RW$  $0h$  $Select SQ Amplifier Tail Current$
$$sq_pkdetcap_lane[1:0]$  $3$  $2$  $R0210h$  $Analog Register 132$  $RW$  $3h$  $Squelch Peak Detector Capacitor Setting$
$$sq_pkdeti_lane[1:0]$  $1$  $0$  $R0210h$  $Analog Register 133$  $RW$  $0h$  $Squelch Peak Detector Capacitor Setting$
$$ND$  $31$  $8$  $R0214h$  $Analog Register 133$  $RW$  $0h$  $$
$$sq_refthr_lane[4:0]$  $7$  $3$  $R0214h$  $Analog Register 133$  $RW$  $6h$  $Squelch Detector Threshold Setting Vpp Single Ended$
$$sq_thresh_cal_en_lane$  $2$  $2$  $R0214h$  $Analog Register 133$  $RW$  $0h$  $SQ Threshold Calibration Enable$
$$intpr_lane[1:0]$  $1$  $0$  $R0214h$  $Analog Register 134$  $RW$  $0h$  $Resistor Control Of PI.$
$$ND$  $31$  $8$  $R0218h$  $Analog Register 134$  $RW$  $0h$  $$
$$ssc_clk_en_lane$  $7$  $7$  $R0218h$  $Analog Register 134$  $RW$  $0h$  $Control CKOUT_SSC Clock.$
$$reset_intp_ext_lane$  $6$  $6$  $R0218h$  $Analog Register 134$  $RW$  $0h$  $Force The Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$dpherck_dly_sel_lane[1:0]$  $5$  $4$  $R0218h$  $Analog Register 134$  $RW$  $1h$  $Control Hold Time Of DATA Inpterpolator$
$$clk_det_en_lane$  $3$  $3$  $R0218h$  $Analog Register 134$  $RW$  $1h$  $Enable RX Data And EOM Clock Monitoring Circuit.$
$$eom_clk_en_lane$  $2$  $2$  $R0218h$  $Analog Register 134$  $RW$  $0h$  $Enable EOM Clock$
$$pu_align90_lane$  $1$  $1$  $R0218h$  $Analog Register 134$  $RW$  $1h$  $Power Control Phase Shifter$
$$rxdcc_en_dllclk_lane$  $0$  $0$  $R0218h$  $Analog Register 135$  $RW$  $1h$  $Control DCC For DLL Clock$
$$ND$  $31$  $8$  $R021Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$rxdcc_dllclk_lane[5:0]$  $7$  $2$  $R021Ch$  $Analog Register 135$  $RW$  $20h$  $Control Voltage DAC For DLL Clock DCC.$
$$rxdcc_hg_dllclk_lane$  $1$  $1$  $R021Ch$  $Analog Register 135$  $RW$  $0h$  $Control High Gain Setting For DLL Clock DCC$
$$rxdcc_en_dataclk_lane$  $0$  $0$  $R021Ch$  $Analog Register 136$  $RW$  $1h$  $Control DCC For DATA Clock$
$$ND$  $31$  $8$  $R0220h$  $Analog Register 136$  $RW$  $0h$  $$
$$rxdcc_dataclk_lane[5:0]$  $7$  $2$  $R0220h$  $Analog Register 136$  $RW$  $20h$  $Control Voltage DAC For DATA Clock DCC.MSB Is A Sign Bit.$
$$rxdcc_hg_dataclk_lane$  $1$  $1$  $R0220h$  $Analog Register 136$  $RW$  $0h$  $Control High Gain Setting For DATA Clock DCC$
$$trxdcc_cal_clk100khz_lane$  $0$  $0$  $R0220h$  $Analog Register 137$  $RW$  $0h$  $Clock Used In DCC$
$$ND$  $31$  $8$  $R0224h$  $Analog Register 137$  $RW$  $0h$  $$
$$smplr_cal_en_dly_lane$  $7$  $7$  $R0224h$  $Analog Register 137$  $RW$  $0h$  $Delayed Version Of Sampler Calibration Enable To Avoid Stress$
$$ofst_res_lane[1:0]$  $6$  $5$  $R0224h$  $Analog Register 137$  $RW$  $0h$  $Changes The Sampler Offset Resolution Per Step$
$$pu_os_lane$  $4$  $4$  $R0224h$  $Analog Register 137$  $RW$  $1h$  $Power Up Sampler Offset Circuits$
$$sel_edge_dly_lane[1:0]$  $3$  $2$  $R0224h$  $Analog Register 137$  $RW$  $1h$  $Chagnes The Timing For Edge Path Inside DEMUX1. This Depends On Phase Difference Between Edge Clock (leads) And Data Clock$
$$vicm_dfe_ctrl_lane[1:0]$  $1$  $0$  $R0224h$  $Analog Register 138$  $RW$  $3h$  $Set The Cascode Bias Of DFE Current Steering Relative To VICM Of 2nd Stage FFE$
$$ND$  $31$  $8$  $R0228h$  $Analog Register 138$  $RW$  $0h$  $$
$$dtl_clk_speedup_lane[2:0]$  $7$  $5$  $R0228h$  $Analog Register 138$  $RW$  $4h$  $Controls Up-conversion Or Down-conversion Of DTL UP/DN Signals. 100b: 1/2 Down-conversion; 000b: No Down-conversion Or Down-convesion; 001b, 010b, And 011b: Up-conversion By 2X, 4X, And 8X, Respectively. For 28G Data Rate, The Default Is To Down-convert By 2X (100b) So That DTL Runs At 3.5G.$
$$rx_speed_div_lane[2:0]$  $4$  $2$  $R0228h$  $Analog Register 138$  $RW$  $0h$  $MSB RX_SPEED_DIV_LANE[2] Controls RX Clock Dividing Ratio; When Asserted, RX Clock Is Divided By 2 From PLL Clock. Lower 2 Bits RX_SPEED_DIV_LANE[1:0] Control Oversampling Ratio; 00b, 01b, 10b, And 11b Represent No Oversampling, 2X Oversampling, 4X Oversampling, And 8X Oversampling, Respectively. These Two Bits Control The Decimation Block. For 28G Default Data Rate, RX Clock Is Not Divided, And Decimation Is Passed Through, So The Default Is 000b.$
$$cdr_pattern_index_lane[1:0]$  $1$  $0$  $R0228h$  $Analog Register 139$  $RW$  $1h$  $Indicates Desired 0->1 Or 1->0 Transition In The Pattern. 00 Means The Transition Is From A->b In 'abcd' Pattern; 01 Means The Transition Is From B->c In 'abcd', And 10 Means The Transition Is From C->d In 'abcd'.$
$$ND$  $31$  $8$  $R022Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$cdr_pattern_lane[3:0]$  $7$  $4$  $R022Ch$  $Analog Register 139$  $RW$  $3h$  $Default Pattern$
$$reg_selmupi_lane[3:0]$  $3$  $0$  $R022Ch$  $Analog Register 140$  $RW$  $3h$  $Phase Loop Initial Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 011b Or 1/2; The MSB REG_SELMUPI_LANE[3] Is Ignored.$
$$ND$  $31$  $8$  $R0230h$  $Analog Register 140$  $RW$  $0h$  $$
$$reg_selmupf_lane[3:0]$  $7$  $4$  $R0230h$  $Analog Register 140$  $RW$  $4h$  $Phase Loop Final Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 100b Or 1/4; The MSB REG_SELMUPF_LANE[3] Is Ignored.$
$$demux2_sync_en_lane$  $3$  $3$  $R0230h$  $Analog Register 140$  $RW$  $0h$  $When Asserted, Enables Synchronization Of Dividers In DEMUX2 Even If EOM Is Enabled. When DEMUX2_SYNC_EN Is 0, Synchronization Only Happens If EOM Is NOT Enabled. Synchronization = !EOM_EN | (EOM_EN & SYNC_EN).$
$$forceud_en_lane$  $2$  $2$  $R0230h$  $Analog Register 140$  $RW$  $0h$  $Force UP/DN Signal For DTL; Used For Testing Only$
$$forceud_lane$  $1$  $1$  $R0230h$  $Analog Register 140$  $RW$  $0h$  $The UP/DN Signal Value To Be Forced.$
$$ND$  $0$  $0$  $R0230h$  $Analog Register 141$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0234h$  $Analog Register 141$  $RW$  $0h$  $$
$$dtl_dly_ctrl_lane[1:0]$  $7$  $6$  $R0234h$  $Analog Register 141$  $RW$  $1h$  $DTL Timing Control$
$$reg_dtl_loop_freeze_lane$  $5$  $5$  $R0234h$  $Analog Register 141$  $RW$  $0h$  $If Asserted, Disables Frequency Loop. By Default, Do Not Disable Frequency Loop. Floating!!!! NC_REG_DTL_LOOP_FREEZE_LANE$
$$reg_squelch_ploop_on_lane$  $4$  $4$  $R0234h$  $Analog Register 141$  $RW$  $1h$  $When High, The Squelch Signal Will Only Freeze The Frequency Loop. The Phase Loop Will Keep Running And Tracking The Input Data. This Bit Is Added For Testing The RX Sensitivity. It Is Taken As Asynchronous Signal.$
$$reg_sq_det_lane$  $3$  $3$  $R0234h$  $Analog Register 141$  $RW$  $1h$  $For Test Purpose, If It Is 1, It Is Used To OR With Sq_out$
$$reg_floop_en_lane$  $2$  $2$  $R0234h$  $Analog Register 141$  $RW$  $1h$  $Enables DTL Frequency Loop$
$$ND$  $1$  $1$  $R0234h$  $Analog Register 141$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0234h$  $Analog Register 142$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0238h$  $Analog Register 142$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_lane[2:0]$  $7$  $5$  $R0238h$  $Analog Register 142$  $RW$  $7h$  $Control Strength Of The RX Regulater$
$$rx_reg0p9_speed_track_clk_half_lane$  $4$  $4$  $R0238h$  $Analog Register 142$  $RW$  $0h$  $Control Strength Of The RX Regulater$
$$rx_reg0p9_speed_track_data_lane[2:0]$  $3$  $1$  $R0238h$  $Analog Register 142$  $RW$  $7h$  $Control Data Speed Voltage$
$$calen_vdda_rxsampler_lane$  $0$  $0$  $R0238h$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_rxsampler$
$$ND$  $31$  $8$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$calen_vdda_rxdataclk_lane$  $7$  $7$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_rxdataclk$
$$calen_vdda_rxeomclk_lane$  $6$  $6$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_rxeomclk$
$$calen_vdda_txclk_lane$  $5$  $5$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_txclk$
$$calen_vdda_txdata_lane$  $4$  $4$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_txdata$
$$calen_vdda_txpre_lane$  $3$  $3$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $Calibration Enable Of Vdda_txpre$
$$ND$  $2$  $2$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R023Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R023Ch$  $Analog Register 144$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0240h$  $Analog Register 144$  $RW$  $0h$  $$
$$tximp_tunep_lane[3:0]$  $7$  $4$  $R0240h$  $Analog Register 144$  $RW$  $7h$  $TX Impedance Setting For PMOS Side, Default ~45ohm Without Tcoil$
$$tximp_tunen_lane[3:0]$  $3$  $0$  $R0240h$  $Analog Register 145$  $RW$  $8h$  $TX Impedance Setting For NMOS Side, Default ~45ohm Without Tcoil$
$$ND$  $31$  $8$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$tx_tdtap_sel_lane$  $7$  $7$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $Tap Selection For TX Timing Calibration Function. 0: Used For Tx Timing Calibration With Forced Data Pattern. 1: Used For Continuous Tx Timing Calibration (real Time).$
$$local_ana_tx2rx_lpbk_en_lane$  $6$  $6$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $Tx To RX Loopback Enable$
$$tsen_sel_lane$  $5$  $5$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $Temperature Sensor Selection$
$$slc_en_force_lane$  $4$  $4$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $0: SLC_EN[6] Is Or Funciton; 1: SLC_EN[6] Is From Register SLC_EN_LANE[6]$
$$ND$  $3$  $3$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0244h$  $Analog Register 145$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0244h$  $Analog Register 146$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0248h$  $Analog Register 146$  $RW$  $0h$  $$
$$slc_en_lane[6:0]$  $7$  $1$  $R0248h$  $Analog Register 146$  $RW$  $3fh$  $Enable Each Slice Inside Tx Drvier. Slice 7 Is For Emphasis And Timing Tracking.$
$$txdcc_en_lane$  $0$  $0$  $R0248h$  $Analog Register 147$  $RW$  $1h$  $Enable TX DCC.$
$$ND$  $31$  $8$  $R024Ch$  $Analog Register 147$  $RW$  $0h$  $$
$$txdcccal_en_lane$  $7$  $7$  $R024Ch$  $Analog Register 147$  $RW$  $0h$  $Enable TX DCC Calibration.$
$$txdcc_cnt_lane[5:0]$  $6$  $1$  $R024Ch$  $Analog Register 147$  $RW$  $20h$  $TX DCC Dac Setting.$
$$tx_impcal_bot_lane$  $0$  $0$  $R024Ch$  $Analog Register 148$  $RW$  $0h$  $Control Signal In TX Impedance Calibration. 1: Calibrate The Impedance Of NMOS (bottom) Branches. 0: Calibrate The Impedance Of PMOS (Top) Branches$
$$ND$  $31$  $8$  $R0250h$  $Analog Register 148$  $RW$  $0h$  $$
$$txdcc_hg_lane$  $7$  $7$  $R0250h$  $Analog Register 148$  $RW$  $0h$  $Enable High Gain TX DCC When TX DCC Is Enabled.$
$$rcal_2nd_en_lane$  $6$  $6$  $R0250h$  $Analog Register 148$  $RW$  $0h$  $Perform Impedance Calibration For PMOS Side Twice, Switch Main Branch And Mirrored Current In Between.$
$$hiz_hold_cur_lane[1:0]$  $5$  $4$  $R0250h$  $Analog Register 148$  $RW$  $0h$  $TX Common Mode Voltage Holding Current During TX Hiz Idle.$
$$txdetrx_vth_lane[1:0]$  $3$  $2$  $R0250h$  $Analog Register 148$  $RW$  $0h$  $TXDETRX Threshold Voltage Select$
$$txdetrx_imp_lane[1:0]$  $1$  $0$  $R0250h$  $Analog Register 149$  $RW$  $0h$  $Set TX Impedance When TXDETRX_START Is Enabled.$
$$ND$  $31$  $8$  $R0254h$  $Analog Register 149$  $RW$  $0h$  $$
$$tx_impcal_en_lane$  $7$  $7$  $R0254h$  $Analog Register 149$  $RW$  $0h$  $Enable TX Impedance Calibration.$
$$tx_impcal_side_lane$  $6$  $6$  $R0254h$  $Analog Register 149$  $RW$  $0h$  $Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom) .Because For Each Time, Only Half Of The PMOS Branches (or NMOS Branches) Will Be Used During Calibartion.$
$$tximp_tunep0_lane[2:0]$  $5$  $3$  $R0254h$  $Analog Register 149$  $RW$  $0h$  $The Original LSB For Tx Impedance Setting Is Inteleved With 3 Bits Setting. Each Bit Control 1/3 Of The Branches Independently.$
$$tximp_tunen0_lane[2:0]$  $2$  $0$  $R0254h$  $Analog Register 150$  $RW$  $0h$  $The Original LSB For Tx Impedance Setting Is Inteleved With 3 Bits Setting. Each Bit Control 1/3 Of The Branches Independently.$
$$ND$  $31$  $8$  $R0258h$  $Analog Register 150$  $RW$  $0h$  $$
$$clk_direction_refclk_lane$  $7$  $7$  $R0258h$  $Analog Register 150$  $RW$  $1h$  $Clock Direction Selection For Reference Clock$
$$clk_direction_lcpll_lane$  $6$  $6$  $R0258h$  $Analog Register 150$  $RW$  $1h$  $Clock Direction Selection For LCPLL Clock$
$$clk_direction_ringpll_lane$  $5$  $5$  $R0258h$  $Analog Register 150$  $RW$  $1h$  $Clock Direction Selection For RINGPLL Clock$
$$rx_ck_sel_lane$  $4$  $4$  $R0258h$  $Analog Register 150$  $RW$  $0h$  $RX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL$
$$tx_ck_sel_lane$  $3$  $3$  $R0258h$  $Analog Register 150$  $RW$  $0h$  $TX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL$
$$tx_speed_div_lane[2:0]$  $2$  $0$  $R0258h$  $Analog Register 151$  $RW$  $0h$  $TX Speed Divider Control$
$$ND$  $31$  $8$  $R025Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$txdcccal_pdiv_cnt_lane[5:0]$  $7$  $2$  $R025Ch$  $Analog Register 151$  $RW$  $20h$  $TX Post Divider Duty Cycle Correction$
$$txdcccal_pdiv_en_lane$  $1$  $1$  $R025Ch$  $Analog Register 151$  $RW$  $0h$  $Enable TX Post Divider Duty Cycle Correction$
$$ND$  $0$  $0$  $R025Ch$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0260h$  $Analog Register 152$  $RW$  $0h$  $$
$$demux2_clk_dly_en_lane$  $7$  $7$  $R0260h$  $Analog Register 152$  $RW$  $1h$  $Ana_rsvd7_lane[7:0]$
$$unused_1_lane$  $6$  $6$  $R0260h$  $Analog Register 152$  $RW$  $0h$  $NA$
$$rxclk_25m_fix_div_en_lane$  $5$  $5$  $R0260h$  $Analog Register 152$  $RW$  $0h$  $NA$
$$clk_bkwd2_direction_lcpll_lane$  $4$  $4$  $R0260h$  $Analog Register 152$  $RW$  $1h$  $NA$
$$rxclk_nt_fix_div_en_lane$  $3$  $3$  $R0260h$  $Analog Register 152$  $RW$  $0h$  $NA$
$$rxclk_25m_ctrl_lane[1:0]$  $2$  $1$  $R0260h$  $Analog Register 152$  $RW$  $0$  $NA$
$$rxclk_25m_div1p5_en_lane$  $0$  $0$  $R0260h$  $Analog Register 153$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R0264h$  $Analog Register 153$  $RW$  $0h$  $$
$$clk_fwd2_direction_lcpll_lane$  $7$  $7$  $R0264h$  $Analog Register 153$  $RW$  $1h$  $ANA_RSVD6_LANE[7:0]$
$$rxclk_25m_div_reset_lane$  $6$  $6$  $R0264h$  $Analog Register 153$  $RW$  $0h$  $NA$
$$rx_pulse_shortb_lane$  $5$  $5$  $R0264h$  $Analog Register 153$  $RW$  $1h$  $NA$
$$clk_rxaccap_sel_lane[1:0]$  $4$  $3$  $R0264h$  $Analog Register 153$  $RW$  $2h$  $NA$
$$rx_pulse_ckfw_lane$  $2$  $2$  $R0264h$  $Analog Register 153$  $RW$  $0h$  $NA$
$$rxclk_nt_div_reset_lane$  $1$  $1$  $R0264h$  $Analog Register 153$  $RW$  $0h$  $NA$
$$rxclk_2x_en_lane$  $0$  $0$  $R0264h$  $Analog Register 154$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R0268h$  $Analog Register 154$  $RW$  $0h$  $$
$$rxclk_25m_div_lane[7:0]$  $7$  $0$  $R0268h$  $Analog Register 155$  $RW$  $f0h$  $Ana_rsvd5_lane[7:0]$
$$ND$  $31$  $8$  $R026Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$rxclk_nt_div_lane[4:0]$  $7$  $3$  $R026Ch$  $Analog Register 155$  $RW$  $1eh$  $Ana_rsvd4_lane[7:0]$
$$txclk_nt_div_reset_lane$  $2$  $2$  $R026Ch$  $Analog Register 155$  $RW$  $0h$  $NA$
$$rxclk_nt_ctrl_lane[1:0]$  $1$  $0$  $R026Ch$  $Analog Register 156$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R0270h$  $Analog Register 156$  $RW$  $0h$  $$
$$ana_rsvda_lane[7:0]$  $7$  $0$  $R0270h$  $Analog Register 157$  $RW$  $f0h$  $New Added In R1P2$
$$ND$  $31$  $8$  $R0274h$  $Analog Register 157$  $RW$  $0h$  $$
$$ana_rsvdb_lane[7:0]$  $7$  $0$  $R0274h$  $Analog_dfee_related_register_N$  $RW$  $f0h$  $New Added In R1P2$
$$ND$  $31$  $8$  $R0400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0400h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f0_d_e_lane[5:0]$  $5$  $0$  $R0400h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F0 For Even Data Samplers. DFE_F0_D_E [5:0] Is The Magnitude. There Is NO Sign Bit. $
$$ND$  $31$  $8$  $R0404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0404h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f0_s_e_lane[5:0]$  $5$  $0$  $R0404h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F0 For Even Slicer Samplers. DFE_F0_S_E [5:0] Is The Magnitude. There Is NO Sign Bit. $
$$ND$  $31$  $8$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f1_sign_e_lane$  $4$  $4$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F1 For Even Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$dfe_f1_pos_e_lane[3:0]$  $3$  $0$  $R0408h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F1 For Even Samplers$
$$ND$  $31$  $8$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f1_neg_e_lane[3:0]$  $3$  $0$  $R040Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls F1 For Even Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$ND$  $31$  $8$  $R0410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0410h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1p_d_e_lane[5:0]$  $5$  $0$  $R0410h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F2 For Even F1P Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0414h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1n_d_e_lane[5:0]$  $5$  $0$  $R0414h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F2 For Even F1N Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0418h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1p_s_e_lane[5:0]$  $5$  $0$  $R0418h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F2 For Even F1P Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R041Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R041Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R041Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1n_s_e_lane[5:0]$  $5$  $0$  $R041Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F2 For Even F1N Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1p_d_e_lane[4:0]$  $4$  $0$  $R0420h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F3 For Even F1P Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1n_d_e_lane[4:0]$  $4$  $0$  $R0424h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F3 For Even F1N Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1p_s_e_lane[4:0]$  $4$  $0$  $R0428h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F3 For Even F1P Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1n_s_e_lane[4:0]$  $4$  $0$  $R042Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F3 For Even F1N Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0430h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f4_e_lane[5:0]$  $5$  $0$  $R0430h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F4 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0434h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f5_e_lane[5:0]$  $5$  $0$  $R0434h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F5 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0438h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f6_e_lane[5:0]$  $5$  $0$  $R0438h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F6 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f7_e_lane[4:0]$  $4$  $0$  $R043Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F7 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f8_e_lane[4:0]$  $4$  $0$  $R0440h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F8 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f9_e_lane[4:0]$  $4$  $0$  $R0444h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F9 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f10_e_lane[4:0]$  $4$  $0$  $R0448h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F10 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f11_e_lane[4:0]$  $4$  $0$  $R044Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F11 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f12_e_lane[4:0]$  $4$  $0$  $R0450h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F12 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f13_e_lane[4:0]$  $4$  $0$  $R0454h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F13 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f14_e_lane[4:0]$  $4$  $0$  $R0458h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F14 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_f15_e_lane[4:0]$  $4$  $0$  $R045Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls F15 For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0460h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff1_e_lane[5:0]$  $5$  $0$  $R0460h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls First Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0464h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff2_e_lane[5:0]$  $5$  $0$  $R0464h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Second Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0468h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff3_e_lane[5:0]$  $5$  $0$  $R0468h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Third Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R046Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R046Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R046Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff4_e_lane[5:0]$  $5$  $0$  $R046Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Fourth Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0470h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff5_e_lane[5:0]$  $5$  $0$  $R0470h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Fifth Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0474h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$dfe_ff6_e_lane[5:0]$  $5$  $0$  $R0474h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Sixth Floating Tap For Even Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_sign_d_e_lane$  $5$  $5$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$ofst_f1p_pos_d_e_lane[4:0]$  $4$  $0$  $R0478h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$ND$  $31$  $8$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_neg_d_e_lane[4:0]$  $4$  $0$  $R047Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_sign_d_e_lane$  $5$  $5$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$ofst_f1n_pos_d_e_lane[4:0]$  $4$  $0$  $R0480h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1N Data Sampler$
$$ND$  $31$  $8$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_neg_d_e_lane[4:0]$  $4$  $0$  $R0484h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_sign_s_e_lane$  $5$  $5$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$ofst_f1p_pos_s_e_lane[4:0]$  $4$  $0$  $R0488h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1P Slicer Sampler$
$$ND$  $31$  $8$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_neg_s_e_lane[4:0]$  $4$  $0$  $R048Ch$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_sign_s_e_lane$  $5$  $5$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$ofst_f1n_pos_s_e_lane[4:0]$  $4$  $0$  $R0490h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1N Slicer Sample$
$$ND$  $31$  $8$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_neg_s_e_lane[4:0]$  $4$  $0$  $R0494h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_edge_sign_e_lane$  $5$  $5$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $0h$  $Controls Offset For Even Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$ofst_edge_pos_e_lane[4:0]$  $4$  $0$  $R0498h$  $Analog_dfee_related_register_N$  $RW$  $00h$  $Controls Offset For Even Edge Sampler$
$$ND$  $31$  $8$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R049Ch$  $Analog_dfee_related_register_N$  $RW$  $0h$  $$
$$ofst_edge_neg_e_lane[4:0]$  $4$  $0$  $R049Ch$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Even Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0800h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f0_d_o_lane[5:0]$  $5$  $0$  $R0800h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls F0 For Odd Data Samplers. DFE_F0_D_E [5:0] Is The Magnitude. There Is NO Sign Bit. $
$$ND$  $31$  $8$  $R0804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0804h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f0_s_o_lane[5:0]$  $5$  $0$  $R0804h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls F0 For Odd Slicer Samplers. DFE_F0_S_E [5:0] Is The Magnitude. There Is NO Sign Bit. $
$$ND$  $31$  $8$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f1_sign_o_lane$  $4$  $4$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$dfe_f1_pos_o_lane[3:0]$  $3$  $0$  $R0808h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0]$
$$ND$  $31$  $8$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f1_neg_o_lane[3:0]$  $3$  $0$  $R080Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F1 For Odd Samplers. Decode From DFE_F1_E[4:0] In Digital$
$$ND$  $31$  $8$  $R0810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1p_d_o_lane[5:0]$  $5$  $0$  $R0810h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1P Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1n_d_o_lane[5:0]$  $5$  $0$  $R0814h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1N Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1p_s_o_lane[5:0]$  $5$  $0$  $R0818h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1P Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R081Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R081Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R081Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f2_f1n_s_o_lane[5:0]$  $5$  $0$  $R081Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F2 For Odd F1N Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1p_d_o_lane[4:0]$  $4$  $0$  $R0820h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1P Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1n_d_o_lane[4:0]$  $4$  $0$  $R0824h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1N Data Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1p_s_o_lane[4:0]$  $4$  $0$  $R0828h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1P Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f3_f1n_s_o_lane[4:0]$  $4$  $0$  $R082Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F3 For Odd F1N Slicer Sampler. MSB Is Sign$
$$ND$  $31$  $8$  $R0830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0830h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f4_o_lane[5:0]$  $5$  $0$  $R0830h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls F4 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0834h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f5_o_lane[5:0]$  $5$  $0$  $R0834h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls F5 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0838h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f6_o_lane[5:0]$  $5$  $0$  $R0838h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls F6 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f7_o_lane[4:0]$  $4$  $0$  $R083Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F7 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f8_o_lane[4:0]$  $4$  $0$  $R0840h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F8 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f9_o_lane[4:0]$  $4$  $0$  $R0844h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F9 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f10_o_lane[4:0]$  $4$  $0$  $R0848h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F10 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f11_o_lane[4:0]$  $4$  $0$  $R084Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F11 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f12_o_lane[4:0]$  $4$  $0$  $R0850h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F12 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f13_o_lane[4:0]$  $4$  $0$  $R0854h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F13 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f14_o_lane[4:0]$  $4$  $0$  $R0858h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F14 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_f15_o_lane[4:0]$  $4$  $0$  $R085Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls F15 For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff1_o_lane[5:0]$  $5$  $0$  $R0860h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls First Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff2_o_lane[5:0]$  $5$  $0$  $R0864h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Second Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff3_o_lane[5:0]$  $5$  $0$  $R0868h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Third Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R086Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R086Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R086Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff4_o_lane[5:0]$  $5$  $0$  $R086Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Fourth Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff5_o_lane[5:0]$  $5$  $0$  $R0870h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Fifth Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$dfe_ff6_o_lane[5:0]$  $5$  $0$  $R0874h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Sixth Floating Tap For Odd Path. MSB Is Sign$
$$ND$  $31$  $8$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_sign_d_o_lane$  $5$  $5$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$ofst_f1p_pos_d_o_lane[4:0]$  $4$  $0$  $R0878h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1P Data Sampler$
$$ND$  $31$  $8$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_neg_d_o_lane[4:0]$  $4$  $0$  $R087Ch$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1P Data Sampler. Decode From OFST_F1P_D_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_sign_d_o_lane$  $5$  $5$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$ofst_f1n_pos_d_o_lane[4:0]$  $4$  $0$  $R0880h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1N Data Sampler$
$$ND$  $31$  $8$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_neg_d_o_lane[4:0]$  $4$  $0$  $R0884h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1N Data Sampler. Decode From OFST_F1N_D_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_sign_s_o_lane$  $5$  $5$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$ofst_f1p_pos_s_o_lane[4:0]$  $4$  $0$  $R0888h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1P Slicer Sampler$
$$ND$  $31$  $8$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1p_neg_s_o_lane[4:0]$  $4$  $0$  $R088Ch$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1P Slicer Sampler. Decode From OFST_F1P_S_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_sign_s_o_lane$  $5$  $5$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$ofst_f1n_pos_s_o_lane[4:0]$  $4$  $0$  $R0890h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1N Slicer Sampler$
$$ND$  $31$  $8$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_f1n_neg_s_o_lane[4:0]$  $4$  $0$  $R0894h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd F1N Slicer Sampler. Decode From OFST_F1N_S_E[6:0] In Digital$
$$ND$  $31$  $8$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_edge_sign_o_lane$  $5$  $5$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $Controls Offset For Odd Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$ofst_edge_pos_o_lane[4:0]$  $4$  $0$  $R0898h$  $Analog_dfeo_related_register_N$  $RW$  $00h$  $Controls Offset For Odd Edge Sampler$
$$ND$  $31$  $8$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R089Ch$  $Analog_dfeo_related_register_N$  $RW$  $0h$  $$
$$ofst_edge_neg_o_lane[4:0]$  $4$  $0$  $R089Ch$  $Analog Register 128$  $RW$  $00h$  $Controls Offset For Odd Edge Sampler. Decode From OFST_EDGE_E[6:0] In Digital$
$$ND$  $31$  $8$  $R01000h$  $Analog Register 128$  $RW$  $0h$  $$
$$pll_pfd_pw_dly_ring_lane$  $7$  $7$  $R01000h$  $Analog Register 128$  $RW$  $0h$  $TBD$
$$pll_refdiv_ring_lane[3:0]$  $6$  $3$  $R01000h$  $Analog Register 128$  $RW$  $1h$  $TBD$
$$pll_fbdiv_ring_lane[9:8]$  $2$  $1$  $R01000h$  $Analog Register 128$  $RW$  $0h$  $TBD$
$$vddvco_vth_12nm_sel_lane$  $0$  $0$  $R01000h$  $Analog Register 129$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01004h$  $Analog Register 129$  $RW$  $0h$  $$
$$pll_fbdiv_ring_lane[7:0]$  $7$  $0$  $R01004h$  $Analog Register 130$  $RW$  $28h$  $TBD$
$$ND$  $31$  $8$  $R01008h$  $Analog Register 130$  $RW$  $0h$  $$
$$icp_ring_lane[3:0]$  $7$  $4$  $R01008h$  $Analog Register 130$  $RW$  $fh$  $TBD$
$$pll_lpf_r1_sel_ring_lane[2:0]$  $3$  $1$  $R01008h$  $Analog Register 130$  $RW$  $1h$  $TBD$
$$pll_sllp_dac1p2x_en_ring_lane$  $0$  $0$  $R01008h$  $Analog Register 131$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0100Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_lane[1:0]$  $7$  $6$  $R0100Ch$  $Analog Register 131$  $RW$  $2h$  $TBD$
$$pll_lpf_c2_sel_ring_lane[1:0]$  $5$  $4$  $R0100Ch$  $Analog Register 131$  $RW$  $0h$  $TBD$
$$unused1_rpll_lane$  $3$  $3$  $R0100Ch$  $Analog Register 131$  $RW$  $0h$  $TBD$
$$tp_lanepll_en_lane$  $2$  $2$  $R0100Ch$  $Analog Register 131$  $RW$  $0h$  $TBD$
$$tx_intpreset_ext_ring_lane$  $1$  $1$  $R0100Ch$  $Analog Register 131$  $RW$  $0h$  $TBD$
$$sel_vthvco_ring_lane$  $0$  $0$  $R0100Ch$  $Analog Register 132$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01010h$  $Analog Register 132$  $RW$  $0h$  $$
$$pll_speed_ring_lane[4:0]$  $7$  $3$  $R01010h$  $Analog Register 132$  $RW$  $eh$  $TBD$
$$pll_band_sel_ring_lane$  $2$  $2$  $R01010h$  $Analog Register 132$  $RW$  $0h$  $TBD$
$$pll_sllp_dac_bypass_en_ring_lane$  $1$  $1$  $R01010h$  $Analog Register 132$  $RW$  $0h$  $TBD$
$$pll_sllp_dis_ring_lane$  $0$  $0$  $R01010h$  $Analog Register 133$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01014h$  $Analog Register 133$  $RW$  $0h$  $$
$$pll_pwexp_dis_ring_lane$  $7$  $7$  $R01014h$  $Analog Register 133$  $RW$  $0h$  $TBD$
$$pll_sllp_dac_valid_ring_lane$  $6$  $6$  $R01014h$  $Analog Register 133$  $RW$  $0h$  $TBD$
$$pll_sllp_dac_range_shift_ring_lane[1:0]$  $5$  $4$  $R01014h$  $Analog Register 133$  $RW$  $2h$  $TBD$
$$pll_sllp_dac_coarse_ring_lane[3:0]$  $3$  $0$  $R01014h$  $Analog Register 134$  $RW$  $6h$  $TBD$
$$ND$  $31$  $8$  $R01018h$  $Analog Register 134$  $RW$  $0h$  $$
$$pll_sllp_dac_fine_ring_lane[10:8]$  $7$  $5$  $R01018h$  $Analog Register 134$  $RW$  $4h$  $TBD$
$$test_lanepll_lane[4:0]$  $4$  $0$  $R01018h$  $Analog Register 135$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0101Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$pll_sllp_dac_fine_ring_lane[7:0]$  $7$  $0$  $R0101Ch$  $Analog Register 136$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01020h$  $Analog Register 136$  $RW$  $0h$  $$
$$pll_cal_en_ring_lane$  $7$  $7$  $R01020h$  $Analog Register 136$  $RW$  $0h$  $TBD$
$$pll_shrtr_ring_lane$  $6$  $6$  $R01020h$  $Analog Register 136$  $RW$  $0h$  $TBD$
$$intpr_rpll_lane[1:0]$  $5$  $4$  $R01020h$  $Analog Register 136$  $RW$  $0h$  $TBD$
$$dpherck_dly_sel_ring_lane[1:0]$  $3$  $2$  $R01020h$  $Analog Register 136$  $RW$  $1h$  $TBD$
$$ssc_clk_en_ring_lane$  $1$  $1$  $R01020h$  $Analog Register 136$  $RW$  $1h$  $TBD$
$$clk_det_en_ring_lane$  $0$  $0$  $R01020h$  $Analog Register 137$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01024h$  $Analog Register 137$  $RW$  $0h$  $$
$$ana_rsvda_rpll_lane[7:0]$  $7$  $0$  $R01024h$  $Analog Register 138$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R01028h$  $Analog Register 138$  $RW$  $0h$  $$
$$ana_rsvdb_rpll_lane[7:0]$  $7$  $0$  $R01028h$  $Analog Register 139$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R0102Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$ana_rsvdc_rpll_lane[7:0]$  $7$  $0$  $R0102Ch$  $Analog Register 140$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R01030h$  $Analog Register 140$  $RW$  $0h$  $$
$$ana_rsvdd_rpll_lane[7:0]$  $7$  $0$  $R01030h$  $Analog Register 141$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R01034h$  $Analog Register 141$  $RW$  $0h$  $$
$$ana_rsvde_rpll_lane[7:0]$  $7$  $0$  $R01034h$  $Analog Register 142$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R01038h$  $Analog Register 142$  $RW$  $0h$  $$
$$ana_rsvdf_rpll_lane[7:0]$  $7$  $0$  $R01038h$  $Analog Register 143$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R0103Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$ana_rsvdg_rpll_lane[7:0]$  $7$  $0$  $R0103Ch$  $Power Control Tx Lane Register 1$  $RW$  $f0h$  $TBD$
$$ana_pu_tx_force_lane$  $31$  $31$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Force PU_TX To Use Register Value Ana_pu_tx$
$$ana_pu_tx_lane$  $30$  $30$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Powre Up TX.$
$$beacon_en_dly_num_lane[2:0]$  $29$  $27$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $5h$  $Beacon Enable Delay Number$
$$ana_tx_idle_force_lane$  $26$  $26$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $TX Idle Signals Force.$
$$tx_drv_idle_cal_dis_lane$  $25$  $25$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Transmitter Driver Idle Calibration Disable.$
$$ANA_TX_IDLE_LANE$  $24$  $24$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $Transmitter Driver Idle.$
$$ANA_IDLE_SYNC_EN_LANE$  $23$  $23$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Idle Sync Enable$
$$ana_idle_sync_en_force_lane$  $22$  $22$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Idle Sync Enable Force$
$$ND$  $21$  $21$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$PLL_READY_TX_LANE$  $20$  $20$  $R02000h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $PLL Ready Tx Read$
$$ND$  $19$  $19$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_pll_ready_tx_lane$  $18$  $18$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $PLL Ready Tx$
$$txdetrx_out_src_sel_lane$  $17$  $17$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $TX-DETECT-RX Output Source Select$
$$ana_txdetrx_en_lane$  $16$  $16$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Tx Detect Rx Enable$
$$ana_txdetrx_start_lane$  $15$  $15$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Tx Detect Rx Start$
$$pin_txdetrx_valid_lane$  $14$  $14$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $TX Detect RX Result Is Valud.$
$$txdetrx_sampling_point_lane[2:0]$  $13$  $11$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $TX-Detect-RX Sampling Point.$
$$txdetrx_sampling_point_dbg_lane$  $10$  $10$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Select Debug Mode For Txdetrx Sampling Point$
$$p2_state_lane$  $9$  $9$  $R02000h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $P2 Power State$
$$ana_beacon_en_dly_lane$  $8$  $8$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Beacon Mode Enable Delay$
$$ana_beacon_en_force_lane$  $7$  $7$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Force ANA_BEACON_EN To Use Register Value$
$$ana_beacon_en_lane$  $6$  $6$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Beacon Mode Enable$
$$BEACON_EN_DELAY_LANE[1:0]$  $5$  $4$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Beacon Enable Delay$
$$beacon_in_fm_pin_lane$  $3$  $3$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Beacon Data From Pin$
$$txdetrx_out_lane$  $2$  $2$  $R02000h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $TX-Detect-RX Out$
$$txdetrx_sample_done_lane$  $1$  $1$  $R02000h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $TX-Detect-RX Sampling Is Done.$
$$ND$  $0$  $0$  $R02000h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ana_tx_idle_hiz_en_lane$  $31$  $31$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Analog TX Idle Hiz Enable$
$$ana_tx_less_cur_idle_lane$  $30$  $30$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $TX Less Current Idle$
$$pin_pu_pll_rd_lane$  $29$  $29$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN PU_PLL Value Read$
$$pin_pu_tx_rd_lane$  $28$  $28$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN PU_TX Value Read$
$$pin_tx_idle_hiz_rd_lane$  $27$  $27$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN TX_IDLE_HIZ Value Read$
$$pin_tx_idle_rd_lane$  $26$  $26$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN TX_IDLE Value Read$
$$pin_tx_vcmhold_en_rd_lane$  $25$  $25$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN TX Common Mode Voltage Enable Value Read$
$$pin_txdetrx_en_rd_lane$  $24$  $24$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN TX-DETECT-RX Enable Value Read$
$$pin_tx_acjtag_en_rd_lane$  $23$  $23$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN BEACON Enable Value Read$
$$ana_tx_txclk_sync_en_lane$  $22$  $22$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Tx Clock Sync Enable$
$$ND$  $21$  $21$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ana_pu_drvreg_lane$  $20$  $20$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $1h$  $Analog Power Up Driver Regulator$
$$ND$  $19$  $19$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02004h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$phy_gen_tx_lane[3:0]$  $31$  $28$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $9h$  $PHY Tx Speed Generation$
$$phy_gen_tx_fm_reg_lane$  $27$  $27$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Phy_gen_tx From Register$
$$power_state_p2_lane$  $26$  $26$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $P2 Power State$
$$power_state_p2_fm_reg_lane$  $25$  $25$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Power_state_p2 From Register$
$$papta_train_enable_lane$  $24$  $24$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $PAPTA Transmitter Train Enable$
$$papta_train_enable_fm_reg_lane$  $23$  $23$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Papta_train_enable_lane From Register$
$$remote_ctrl_field_reset_lane[3:0]$  $22$  $19$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Countrol Field Reset$
$$remote_ctrl_field_reset_fm_reg_lane$  $18$  $18$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_reset From Register$
$$ND$  $17$  $12$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$remote_ctrl_field_fm_reg_lane$  $11$  $11$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field From Register$
$$ND$  $10$  $5$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$remote_status_field_fm_reg_lane$  $4$  $4$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_status_field From Register$
$$pu_pll_lane$  $3$  $3$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Pll$
$$pu_pll_fm_reg_lane$  $2$  $2$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Pu_pll From Register$
$$pu_tx_lane$  $1$  $1$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Tx$
$$pu_tx_fm_reg_lane$  $0$  $0$  $R02008h$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Pu_tx From Register$
$$gpi_lane[7:0]$  $31$  $24$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $GPI$
$$gpi_fm_reg_lane$  $23$  $23$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Gpi From Register$
$$reserved_input_tx_lane[15:0]$  $22$  $7$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Tx Reserved Input$
$$reserved_input_tx_fm_reg_lane$  $6$  $6$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Reserved_input_tx From Register$
$$tx_deemph_lane[1:0]$  $5$  $4$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Tx De-emphasis$
$$tx_deemph_fm_reg_lane$  $3$  $3$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Tx_deemph From Register$
$$SSC_EN_LANE$  $2$  $2$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $SSC Enable$
$$SSC_EN_FM_REG_LANE$  $1$  $1$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of SSC_EN From Register$
$$ND$  $0$  $0$  $R0200Ch$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$tx_margin_lane[2:0]$  $31$  $29$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Margin$
$$tx_margin_fm_reg_lane$  $28$  $28$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_margin From Register$
$$ana_trx_ana_rsvd_out_lane[15:0]$  $27$  $12$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Analog TRx Reserved Output$
$$ana_trx_ana_rsvd_out_fm_reg_lane$  $11$  $11$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Ana_trx_ana_rsvd_out From Registe$
$$power_state_valid_fm_reg_lane$  $10$  $10$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Power_state_valid From Register$
$$power_state_valid_lane$  $9$  $9$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Power State Valid$
$$tx_acjtag_en_fm_reg_lane$  $8$  $8$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_acjtag_en From Register$
$$tx_acjtag_en_lane$  $7$  $7$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Acjtag Mode Enable$
$$tx_train_enable_fm_reg_lane$  $6$  $6$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_enable From Register$
$$tx_train_enable_lane$  $5$  $5$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Enable$
$$repeat_mode_en_fm_reg_lane$  $4$  $4$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Repeat_mode_en From Register$
$$tx_train_frame_lock_enable_lane$  $3$  $3$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Frame Lock Enable$
$$tx_train_frame_lock_enable_fm_reg_lane$  $2$  $2$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_frame_lock_enable From Register$
$$local_ctrl_field_ready_lane$  $1$  $1$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Local Control Filed Ready$
$$local_ctrl_field_ready_fm_reg_lane$  $0$  $0$  $R02010h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Local_ctrl_field_ready From Register$
$$backchannel_window_lane$  $31$  $31$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Back Channel Window$
$$backchannel_window_fm_reg_lane$  $30$  $30$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Backchannel_window  From Register$
$$tx_swing_lane$  $29$  $29$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Swing$
$$tx_swing_fm_reg_lane$  $28$  $28$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_swing From Register$
$$snrz_mode_lane$  $27$  $27$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $SNRZ Mode$
$$snrz_mode_fm_reg_lane$  $26$  $26$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Snrz_mode From Register$
$$ND$  $25$  $25$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$REPEAT_MODE_EN_LANE$  $23$  $23$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Repeat Mode Enable$
$$remote_ctrl_field_valid_lane$  $22$  $22$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Control Field Valid$
$$remote_ctrl_field_valid_fm_reg_lane$  $21$  $21$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_valid From Register$
$$remote_status_field_valid_lane$  $20$  $20$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Status Field Valid$
$$remote_status_field_valid_fm_reg_lane$  $19$  $19$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_status_field_valid From Register$
$$TX_IDLE_LANE$  $18$  $18$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle From Pin$
$$tx_idle_fm_reg_lane$  $17$  $17$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_idle From Register$
$$tx_idle_hiz_lane$  $16$  $16$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle High-Z$
$$tx_idle_hiz_fm_reg_lane$  $15$  $15$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_idle_hiz From Register$
$$tx_vcmhold_en_lane$  $14$  $14$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Common Mode Voltage Hold Enable$
$$tx_vcmhold_en_fm_reg_lane$  $13$  $13$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_vcmhold_en From Registe$
$$txdetrx_en_lane$  $12$  $12$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Detect Rx Enable$
$$txdetrx_en_fm_reg_lane$  $11$  $11$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Txdetrx_en From Register$
$$ana_tx_txdetrx_out_lane$  $10$  $10$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Detect Rx Out$
$$ana_tx_txdetrx_out_fm_reg_lane$  $9$  $9$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Ana_tx_txdetrx_out From Register$
$$ND$  $8$  $8$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$tx_acjtag_in_lane$  $6$  $6$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Acjtag Input$
$$tx_acjtag_in_fm_reg_lane$  $5$  $5$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_acjtag_in From Register$
$$lane_disable_lane$  $4$  $4$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Lane Disable From Register$
$$lane_disable_fm_reg_lane$  $3$  $3$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Of Lane Disable From Register$
$$ND$  $2$  $2$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02014h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$int_pu_pll_chg_isr_lane$  $31$  $31$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_chg Interrupt $
$$int_pu_tx_chg_isr_lane$  $30$  $30$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_tx_chg Interrupt $
$$int_pu_rx_chg_isr_lane$  $29$  $29$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_rx_chg Interrupt $
$$int_power_state_valid_rise_isr_lane$  $28$  $28$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Power State Valid Rise Interrupt$
$$int_rx_init_rise_isr_lane$  $27$  $27$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Rx_init_rise Interrupt$
$$int_pu_ivref_chg_isr_lane$  $26$  $26$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt $
$$int_refclk_dis_chg_isr_lane$  $25$  $25$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Refclk_dis_chg Interrupt$
$$int_pu_pll_or_chg_isr_lane$  $24$  $24$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_or_chg Interrupt $
$$int_txdetrx_en_chg_isr_lane$  $23$  $23$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Txdetrx_en_chg Interrupt $
$$int_beacon_tx_en_chg_isr_lane$  $22$  $22$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Beacon_tx_en_chg Interrupt $
$$int_tx_vcmhold_en_chg_isr_lane$  $21$  $21$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_vcmhold_en_chg Interrupt $
$$int_tx_idle_chg_isr_lane$  $20$  $20$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_idle_chg Interrupt $
$$int_pu_sq_chg_isr_lane$  $19$  $19$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_sq_chg Interrupt $
$$int_tx_idle_hiz_chg_isr_lane$  $18$  $18$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_idle_hiz_chg Interrupt $
$$dphy_ana_lane_disable_isr_lane$  $17$  $17$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $PIPE Dphy_ana_lane_disable Interrupt$
$$ND$  $16$  $16$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02018h$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$int_pu_pll_chg_mask_lane$  $31$  $31$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_chg Interrupt Mask $
$$int_pu_tx_chg_mask_lane$  $30$  $30$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_tx_chg Interrupt Mask $
$$int_pu_rx_chg_mask_lane$  $29$  $29$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_rx_chg Interrupt Mask $
$$int_power_state_valid_rise_mask_lane$  $28$  $28$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Power State Valid Rise Interrupt Mask$
$$int_rx_init_rise_mask_lane$  $27$  $27$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Rx_init_rise Interrupt Mask$
$$int_pu_ivref_chg_mask_lane$  $26$  $26$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_ivref_chg Interrupt Mask $
$$int_refclk_dis_chg_mask_lane$  $25$  $25$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Refclk_dis_chg Interrupt Mask$
$$int_pu_pll_or_chg_mask_lane$  $24$  $24$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_or_chg Interrupt Mask $
$$int_txdetrx_en_chg_mask_lane$  $23$  $23$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Txdetrx_en_chg Interrupt Mask $
$$int_beacon_tx_en_chg_mask_lane$  $22$  $22$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Beacon_tx_en_chg Interrupt Mask $
$$int_tx_vcmhold_en_chg_mask_lane$  $21$  $21$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Tx_vcmhold_en_chg Interrupt Mask $
$$int_tx_idle_chg_mask_lane$  $20$  $20$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Tx_idle_chg Interrupt Mask $
$$int_pu_sq_chg_mask_lane$  $19$  $19$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Pu_sq_chg Interrupt Mask $
$$int_tx_idle_hiz_chg_mask_lane$  $18$  $18$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Tx_idle_hiz_chg Interrupt Mask $
$$dphy_ana_lane_disable_mask_lane$  $17$  $17$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $PIPE Dphy_ana_lane_disable Interrupt Mask$
$$ND$  $16$  $16$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0201Ch$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$TXDCLK_NT_EN_LANE$  $31$  $31$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_NT$
$$TXDCLK_4X_EN_LANE$  $30$  $30$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_4X$
$$pin_tx_clk_on_lane$  $29$  $29$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_TXDCLK$
$$REFCLK_ON_DCLK_DIS_LANE$  $28$  $28$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Referenc Clock On TXDCLK/RXDCLK Disable$
$$ND$  $27$  $27$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ana_txclk_inv_lane$  $24$  $24$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Analog Transmit Data Clock Active High.$
$$txdclk_ah_lane$  $23$  $23$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Transmit Data Clock Active High.$
$$pt_tx_clk_en_lane$  $22$  $22$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force Phytest TX Clock Enable.$
$$rx2tx_lpbk_tx_clk_en_lane$  $21$  $21$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back TX Clock Enable.$
$$rst_rx2tx_lpbk_tx_clk_lane$  $20$  $20$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back TX Clock$
$$ND$  $19$  $19$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$tx_ck_sel_dig_lane$  $8$  $8$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $TX Clock Select For Digital$
$$ana_tx_txclk_align_s3_lane$  $7$  $7$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 3 From Register Value$
$$ana_tx_txclk_align_s3_fm_reg_lane$  $6$  $6$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 3 From Register Value Force$
$$ana_tx_txclk_align_s2_lane$  $5$  $5$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 2 From Register Value$
$$ana_tx_txclk_align_s2_fm_reg_lane$  $4$  $4$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 2 From Register Value Force$
$$ana_tx_txclk_align_s1_lane$  $3$  $3$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 1 From Register Value$
$$ana_tx_txclk_align_s1_fm_reg_lane$  $2$  $2$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 1 From Register Value Force$
$$ana_tx_txclk_align_in_dig_lane$  $1$  $1$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Reference Clock From Register$
$$ana_tx_txclk_align_in_dig_fm_reg_lane$  $0$  $0$  $R02020h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Align Reference Clock From Register Force$
$$LOCAL_DIG_RX2TX_LPBK_EN_LANE$  $31$  $31$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback Enable (Receiver To Transmitter In Local PHY).$
$$TXD_INV_LANE$  $30$  $30$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit Polarity Invert.$
$$add_err_en_lane$  $29$  $29$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Enable$
$$add_err_num_lane[2:0]$  $28$  $26$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Number$
$$rx2tx_fifo_no_stop_lane$  $25$  $25$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Not Stop$
$$rx2tx_fifo_rd_start_point_lane$  $24$  $24$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Read Start Point$
$$rx2tx_fifo_full_lane$  $23$  $23$  $R02024h$  $TX Clock and Data Speed Convert$  $R$  $Vh$  $Far End Loopback FIFO Is Full$
$$rx2tx_fifo_empty_lane$  $22$  $22$  $R02024h$  $TX Clock and Data Speed Convert$  $R$  $Vh$  $Far End Loopback FIFO Is Empty$
$$rx2tx_fifo_status_clear_lane$  $21$  $21$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Status Clear$
$$rx2tx_fifo_full_force_lane$  $20$  $20$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Full Force$
$$rx2tx_fifo_empty_force_lane$  $19$  $19$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Empty Force$
$$ND$  $18$  $18$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$TXDATA_LATENCY_REDUCE_EN_LANE$  $16$  $16$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Tx Data Path Latency Reduction Enable$
$$ND$  $15$  $15$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$rx2tx_fifo_cnt_rd_req_lane$  $10$  $10$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $1h$  $Far End Loopback FIFO Count Read Request$
$$rx2tx_w_fifo_cnt_lane[4:0]$  $9$  $5$  $R02024h$  $TX Clock and Data Speed Convert$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$rx2tx_r_fifo_cnt_lane[4:0]$  $4$  $0$  $R02024h$  $Speed Control Interrupt Register 1$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$int_phy_gen_tx_chg_isr_lane$  $31$  $31$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt $
$$int_phy_gen_rx_chg_isr_lane$  $30$  $30$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt $
$$ND$  $29$  $29$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02028h$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_mask_lane$  $31$  $31$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Tx Speed Change Interrupt Mask$
$$int_phy_gen_rx_chg_mask_lane$  $30$  $30$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Rx Speed Change Interrupt Mask$
$$ND$  $29$  $29$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0202Ch$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_tx_rd_lane[3:0]$  $31$  $28$  $R02030h$  $Speed Control Tx Lane Register 1$  $R$  $Vh$  $Tx GEN Value Read$
$$ND$  $27$  $27$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$txspeed_div_lane[2:0]$  $2$  $0$  $R02030h$  $$  $RW$  $0h$  $TX Speed DIV Lane 0 Used In PHY Alignment Block$
$$TX_SEL_BITS_LANE$  $31$  $31$  $R02034h$  $$  $RW$  $0h$  $Select Tx Data Bus Width$
$$ND$  $30$  $1$  $R02034h$  $$  $RW$  $0h$  $$
$$lane_disable_rd_lane$  $0$  $0$  $R02034h$  $Input Interface Tx Lane Reg4$  $R$  $Vh$  $Lane Disable Read Out$
$$ND$  $31$  $31$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ana_trx_txdcc_dn_lane$  $20$  $20$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Analog Trx Txdcc Calibration Down$
$$ana_trx_txdcc_dn_fm_reg_lane$  $19$  $19$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Ana_trx_txdcc_dn From Register$
$$tx_coeff_fm_reg_lane$  $18$  $18$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Tx_coeff From Registe$
$$tx_coeff_lane[17:0]$  $17$  $0$  $R0203Ch$  $tx_calibration_lane$  $RW$  $0h$  $Tx Co-efficien $
$$ND$  $31$  $2$  $R02040h$  $tx_calibration_lane$  $RW$  $0h$  $$
$$trx_txdcc_dn_req_lane$  $1$  $1$  $R02040h$  $tx_calibration_lane$  $RW$  $1h$  $Analog ANA_TRX_TXDCC_DN Request$
$$ana_trx_txdcc_dn_rd_lane$  $0$  $0$  $R02040h$  $Digital TX Reserved Register0$  $R$  $Vh$  $Analog ANA_TRX_TXDCC_DN Value Read$
$$DIG_TX_RSVD0_LANE[15:0]$  $31$  $16$  $R02044h$  $Digital TX Reserved Register0$  $RW$  $0h$  $Digital TX Reserved Register0$
$$dig_tx_int_rsvd0_lane[15:0]$  $15$  $0$  $R02044h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $Internal Digital TX Reserved Register0$
$$ND$  $31$  $31$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$remote_ctrl_field_lane[5:0]$  $13$  $8$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $Remote Countrol Field$
$$ND$  $7$  $7$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02048h$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $$
$$remote_status_field_lane[5:0]$  $5$  $0$  $R02048h$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $Remote Status Field$
$$ND$  $31$  $31$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0204Ch$  $analog_trx_ana_rsvd_in_lane$  $RW$  $0h$  $$
$$ana_trx_ana_rsvd_in_lane[15:0]$  $15$  $0$  $R0204Ch$  $Power Control Interrupt Clear Register 1$  $RW$  $ff00h$  $Analog TRX Reserved PIN Control$
$$int_pu_pll_chg_isr_clear_lane$  $31$  $31$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_chg Interrupt Clear$
$$int_pu_tx_chg_isr_clear_lane$  $30$  $30$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_tx_chg Interrupt Clear$
$$int_pu_rx_chg_isr_clear_lane$  $29$  $29$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_rx_chg Interrupt Clear$
$$int_power_state_valid_rise_isr_clear_lane$  $28$  $28$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Power State Valid Rise Interrupt Clear$
$$int_rx_init_rise_isr_clear_lane$  $27$  $27$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx_init_rise Interrupt Clear$
$$int_pu_ivref_chg_isr_clear_lane$  $26$  $26$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt Clear$
$$int_refclk_dis_chg_isr_clear_lane$  $25$  $25$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Refclk_dis_chg Interrupt Clear$
$$int_pu_pll_or_chg_isr_clear_lane$  $24$  $24$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_or_chg Interrupt Clear$
$$int_txdetrx_en_chg_isr_clear_lane$  $23$  $23$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Txdetrx_en_chg Interrupt Clear$
$$int_beacon_tx_en_chg_isr_clear_lane$  $22$  $22$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Beacon_tx_en_chg Interrupt Clear$
$$int_tx_vcmhold_en_chg_isr_clear_lane$  $21$  $21$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_vcmhold_en_chg Interrupt Clear$
$$int_tx_idle_chg_isr_clear_lane$  $20$  $20$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_idle_chg Interrupt Clear$
$$int_pu_sq_chg_isr_clear_lane$  $19$  $19$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_sq_chg Interrupt Clear$
$$int_tx_idle_hiz_chg_isr_clear_lane$  $18$  $18$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_idle_hiz_chg Interrupt Clear$
$$dphy_ana_lane_disable_isr_clear_lane$  $17$  $17$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $PIPE Dphy_ana_lane_disable Interrupt Clear$
$$ND$  $16$  $16$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02050h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02050h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_isr_clear_lane$  $31$  $31$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt Clear$
$$int_phy_gen_rx_chg_isr_clear_lane$  $30$  $30$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt Clear$
$$ND$  $29$  $29$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02054h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02054h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ana_tx_realtime_em_en_lane$  $16$  $16$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $Analog TX Realtime EM Enable Input$
$$ND$  $15$  $15$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ana_tx_realtime_em_clk_dly_lane$  $8$  $8$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $Analog TX Realtime EM Clock Delay Input$
$$ND$  $7$  $7$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02058h$  $Analog TX Realtime Control Registers 1$  $RW$  $0h$  $$
$$ana_tx_realtime_em_clk_lane$  $0$  $0$  $R02058h$  $Lane RING PLL Register0$  $RW$  $0h$  $Analog TX Realtime EM Clock Input$
$$dtx_floop_foffset_tx_ring_lane[10:0]$  $31$  $21$  $R02060h$  $Lane RING PLL Register0$  $R$  $Vh$  $DTX Frequency Loop Offset For Ring PLL Lane$
$$int_lane_ready_tx_ring_lane$  $20$  $20$  $R02060h$  $Lane RING PLL Register0$  $R$  $Vh$  $Lane Align Ready$
$$max_poffset_jump_tx_ring_lane[5:0]$  $19$  $14$  $R02060h$  $Lane RING PLL Register0$  $R$  $Vh$  $Maximum Alignment Phase Offset Jump After Lane Alignment Done. $
$$ssc_acc_factor_tx_ring_lane$  $13$  $13$  $R02060h$  $Lane RING PLL Register0$  $RW$  $0h$  $SSC Accumulator Factor$
$$dtx_clk_off_tx_ring_lane$  $12$  $12$  $R02060h$  $Lane RING PLL Register0$  $RW$  $1h$  $DTX Clock Off$
$$tx_foff_inv_tx_ring_force_lane$  $11$  $11$  $R02060h$  $Lane RING PLL Register0$  $RW$  $0h$  $TX Frequency Offset Invert Force Control$
$$DTX_FLOOP_EN_TX_RING_LANE$  $10$  $10$  $R02060h$  $Lane RING PLL Register0$  $RW$  $0h$  $DTX Frequency Loop Enable For Ring PLL$
$$INIT_TXFOFFS_TX_RING_LANE[9:0]$  $9$  $0$  $R02060h$  $Lane RING PLL Register1$  $RW$  $0h$  $Initial TX Frequency Offset For Ring PLL$
$$auto_tx_foffset_tx_ring_lane$  $31$  $31$  $R02064h$  $Lane RING PLL Register1$  $RW$  $0h$  $Auto Transmitter Frequency Offset.$
$$ssc_dspread_tx_tx_ring_lane$  $30$  $30$  $R02064h$  $Lane RING PLL Register1$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select For Ring.$
$$tx_foff_inv_tx_ring_lane$  $29$  $29$  $R02064h$  $Lane RING PLL Register1$  $RW$  $0h$  $TX Frequency Offset Invert$
$$ssc_m_tx_ring_lane[12:0]$  $28$  $16$  $R02064h$  $Lane RING PLL Register1$  $RW$  $05cfh$  $SSC Parameter$
$$SSC_AMP_TX_RING_LANE[6:0]$  $15$  $9$  $R02064h$  $Lane RING PLL Register1$  $RW$  $0h$  $SSC Amplitude Setting$
$$ND$  $8$  $8$  $R02064h$  $Lane RING PLL Register1$  $RW$  $0h$  $$
$$ssc_step_125ppm_tx_ring_lane[3:0]$  $7$  $4$  $R02064h$  $Lane RING PLL Register1$  $RW$  $0h$  $SSC Step Value For 125PPM$
$$lane_align_poffset_tx_ring_force_lane$  $3$  $3$  $R02064h$  $Lane RING PLL Register1$  $RW$  $0h$  $Lane Alignment Phase Offset Force For Ring$
$$dtx_floop_foffset_rd_req_tx_ring_lane$  $2$  $2$  $R02064h$  $Lane RING PLL Register1$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request For Ring PLL$
$$dtx_floop_step_size_tx_ring_lane[1:0]$  $1$  $0$  $R02064h$  $Lane RING PLL Register2$  $RW$  $0h$  $DTX Frequency Loop Step Size For Ring PLL$
$$lane_align_poffset_tx_ring_lane[6:0]$  $31$  $25$  $R02068h$  $Lane RING PLL Register2$  $RW$  $0h$  $Lane Alignment Phase Offset For Ring$
$$DTX_FOFFSET_SEL_TX_RING_LANE$  $24$  $24$  $R02068h$  $Lane RING PLL Register2$  $RW$  $0h$  $DTX Frequency Offset Selection For Ring PLL$
$$lane_align_ready_timeout_en_tx_ring_lane$  $23$  $23$  $R02068h$  $Lane RING PLL Register2$  $RW$  $0h$  $Lane Align Ready Timeout Enable$
$$lane_align_ready_timer_tx_ring_lane[2:0]$  $22$  $20$  $R02068h$  $Lane RING PLL Register2$  $RW$  $2h$  $Lane Alignment Done Timer.$
$$max_poffset_jump_reset_tx_ring_lane$  $19$  $19$  $R02068h$  $Lane RING PLL Register2$  $RW$  $0h$  $Reset Max_poffset_jump$
$$lane_align_ready_mode_tx_ring_lane$  $18$  $18$  $R02068h$  $Lane RING PLL Register2$  $RW$  $1h$  $Lane Align Ready Mode$
$$sris_realign_ready_mode_tx_ring_lane$  $17$  $17$  $R02068h$  $Lane RING PLL Register2$  $RW$  $0h$  $Lane Realign Ready Mode.$
$$sris_realign_ready_timeout_en_tx_ring_lane$  $16$  $16$  $R02068h$  $Lane RING PLL Register2$  $RW$  $0h$  $Lane Realign Ready Timeout Enable.$
$$sris_realign_timer_tx_ring_lane[2:0]$  $15$  $13$  $R02068h$  $Lane RING PLL Register2$  $RW$  $4h$  $Lane Alignment Time Between Two SSC Modes.$
$$dpher_cal_mode_tx_ring_lane$  $12$  $12$  $R02068h$  $Lane RING PLL Register2$  $RW$  $1h$  $Tx Phase Calculation Mode Ring PLL$
$$DTX_CLAMPING_TRIGGER_CLEAR_TX_RING_LANE$  $11$  $11$  $R02068h$  $Lane RING PLL Register2$  $RW$  $0h$  $DTX Clamping Trigger Clear$
$$DTX_CLAMPING_TRIGGER_TX_RING_LANE$  $10$  $10$  $R02068h$  $Lane RING PLL Register2$  $R$  $Vh$  $DTX Clamping Trigger$
$$INIT_TXFOFFS_EN_TX_RING_LANE$  $9$  $9$  $R02068h$  $Lane RING PLL Register2$  $RW$  $1h$  $Enable Tx Initial Frequency Offset.$
$$DTX_CLAMPING_SEL_TX_RING_LANE[1:0]$  $8$  $7$  $R02068h$  $Lane RING PLL Register2$  $RW$  $1h$  $DTX Clamping Select$
$$DTX_CLAMPING_EN_TX_RING_LANE$  $6$  $6$  $R02068h$  $Lane RING PLL Register2$  $RW$  $1h$  $DTX Clamping Enable$
$$align_settle_time_sel_tx_ring_lane[2:0]$  $5$  $3$  $R02068h$  $Lane RING PLL Register2$  $RW$  $1h$  $Alignment Settle Time Selection$
$$align_cmpsat_en_tx_ring_lane$  $2$  $2$  $R02068h$  $Lane RING PLL Register2$  $RW$  $0h$  $PHY Alignment Compensation Enable$
$$align_accurate_en_tx_ring_lane$  $1$  $1$  $R02068h$  $Lane RING PLL Register2$  $RW$  $0h$  $PHY Alignment Accurate State Enable$
$$reset_dtx_tx_ring_lane$  $0$  $0$  $R02068h$  $Lane RING PLL Register3$  $RW$  $1h$  $Reset DTX$
$$align_comp_phase_tx_ring_lane[6:0]$  $31$  $25$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $PHY Alignment Compensation Phase Number$
$$align_coarse_step_tx_ring_lane[2:0]$  $24$  $22$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $3h$  $Alignment Coarse Step Size Selection$
$$align_accurate_step_tx_ring_lane[1:0]$  $21$  $20$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $Alignment Accurate Step Size Selection$
$$align_fine_step_tx_ring_lane[1:0]$  $19$  $18$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $3h$  $Alignment Fine Step Size Selection$
$$phy_align_valid_width_tx_ring_lane[1:0]$  $17$  $16$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $PHY Alignment Valid Signal Width$
$$cnt1m_ini_txclk_tx_ring_lane[8:0]$  $15$  $7$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $7dh$  $PHY Alignment Settle Time Counter Setting$
$$ND$  $6$  $6$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $$
$$phy_align_valid_width_tx_ring_force_lane$  $3$  $3$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $PHY Alignment Valid Signal Width Force$
$$cnt1m_ini_txclk_tx_ring_force_lane$  $2$  $2$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $0h$  $PHY Alignment Settle Time Counter Setting Force$
$$align_coarse_timeout_en_tx_ring_lane$  $1$  $1$  $R0206Ch$  $Lane RING PLL Register3$  $RW$  $1h$  $Alignment Coarse Stage Timeout Enable$
$$ringpll_ssc_dis_lane$  $0$  $0$  $R0206Ch$  $Lane RING PLL Register4$  $RW$  $0h$  $Lane Ring PLL SSC Disable$
$$int_lane_align_ready_in_tx_ring_lane$  $31$  $31$  $R02070h$  $Lane RING PLL Register4$  $R$  $Vh$  $Read Value Of Internal Lane_align_ready_in$
$$int_lane_align_ready_out_tx_ring_lane$  $30$  $30$  $R02070h$  $Lane RING PLL Register4$  $R$  $Vh$  $Read Value Of Internal Lane_align_ready_out$
$$int_ssc_run_in_tx_ring_lane$  $29$  $29$  $R02070h$  $Lane RING PLL Register4$  $R$  $Vh$  $Read Value Of Internal SSC_RUN_IN$
$$int_ssc_run_out_tx_ring_lane$  $28$  $28$  $R02070h$  $Lane RING PLL Register4$  $R$  $Vh$  $Read Value Of Internal SSC_RUN_OUT$
$$lane_align_fast_done_sel_tx_ring_lane[1:0]$  $27$  $26$  $R02070h$  $Lane RING PLL Register4$  $RW$  $1h$  $Lane Alignment Fast Done Selection$
$$SRIS_SSC_CYCLE_DISABLE_TX_RING_LANE$  $25$  $25$  $R02070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Disable SSC Cycles$
$$SRIS_SSC_CYCLE_TX_RING_LANE[2:0]$  $24$  $22$  $R02070h$  $Lane RING PLL Register4$  $RW$  $4h$  $Total SSC Cycles For SSC Mode.$
$$sris_refclk_align_start_time2_tx_ring_lane[2:0]$  $21$  $19$  $R02070h$  $Lane RING PLL Register4$  $RW$  $6h$  $Time To Start Refclk Alignment In Small Step Jump Mode.$
$$sris_refclk_align_start_time1_tx_ring_lane[1:0]$  $18$  $17$  $R02070h$  $Lane RING PLL Register4$  $RW$  $2h$  $Time To Start Refclk Alignment In The  Big Step Jump Mode.$
$$ssc_run_in_loop_tx_ring_lane$  $16$  $16$  $R02070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Ssc_run_in Loopback Enable$
$$ssc_run_in_tx_ring_force_lane$  $15$  $15$  $R02070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Ssc_run_in Force Enable$
$$ssc_run_in_tx_ring_lane$  $14$  $14$  $R02070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Ssc_run_in Forced Value$
$$ssc_run_out_tx_ring_force_lane$  $13$  $13$  $R02070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Ssc_run_out Force Enable$
$$ssc_run_out_tx_ring_lane$  $12$  $12$  $R02070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Ssc_run_out Forced Value$
$$lane_align_ready_in_tx_ring_force_lane$  $11$  $11$  $R02070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Lane_align_ready_in Force Enable$
$$lane_align_ready_in_tx_ring_lane$  $10$  $10$  $R02070h$  $Lane RING PLL Register4$  $RW$  $0h$  $Lane_align_ready_in Forced Value$
$$one_us_dtx_tx_ring_lane[9:0]$  $9$  $0$  $R02070h$  $Lane RING PLL Register5$  $RW$  $138h$  $Number Of DTX_CLK Cycles In 1us$
$$lane_align_freeze_tx_ring_lane$  $31$  $31$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Freeze Lane Alignment Function.  $
$$lane_align_ready_out_tx_ring_force_lane$  $30$  $30$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Lane_align_ready_out Force Enable$
$$lane_align_ready_out_tx_ring_lane$  $29$  $29$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Value For Pin_lane_align_ready_out.$
$$one_us_dtx_tx_ring_force_lane$  $28$  $28$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Force One_us_dtx To Register Value.$
$$PHY_CONFIG_TX_RING_LANE[1:0]$  $27$  $26$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $PLL Configuration Between Multiple PHY$
$$MASTER_PHY_EN_TX_RING_LANE$  $25$  $25$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Master PHY Enable$
$$ND$  $24$  $24$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $$
$$poff_foff_en_tx_ring_lane$  $23$  $23$  $R02074h$  $Lane RING PLL Register5$  $RW$  $1h$  $Enable Both Phase Offset And Frequency Offset Together$
$$lane_align_freeze_tx_ring_force_lane$  $22$  $22$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Lane Alignment Accurate State Phase Step Select.$
$$ANA_FBCK_SEL_TX_RING_LANE$  $21$  $21$  $R02074h$  $Lane RING PLL Register5$  $RW$  $1h$  $TX RING LANE PLL Feedback Clock Selection$
$$LANE_ALIGN_OFF_TX_RING_LANE$  $20$  $20$  $R02074h$  $Lane RING PLL Register5$  $RW$  $1h$  $Lane TX RING PLL Alignment Disable$
$$SRIS_DIS_TX_RING_FORCE_LANE$  $19$  $19$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $SRIS_DIS FORCE Enable.$
$$SRIS_DIS_TX_RING_LANE$  $18$  $18$  $R02074h$  $Lane RING PLL Register5$  $RW$  $1h$  $SRIS_DIS Forced Value.$
$$ana_tx_pll_lock_ring_rd_lane$  $17$  $17$  $R02074h$  $Lane RING PLL Register5$  $R$  $Vh$  $TX RING PLL Lock Indicator For Ring PLL$
$$ana_tx_rpll_ana_rsvd_out_lane[15:0]$  $16$  $1$  $R02074h$  $Lane RING PLL Register5$  $RW$  $0h$  $Analog TX RING Reserved Output$
$$ana_tx_rpll_ana_rsvd_out_fm_reg_lane$  $0$  $0$  $R02074h$  $Test Bus Control Register$  $RW$  $0h$  $Force Value Of Ana_tx_rpll_ana_rsvd_out_lane From Register$
$$ND$  $31$  $30$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_HI0_LANE[5:0]$  $29$  $24$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$testbus_sel_hi1_lane[5:0]$  $21$  $16$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Optional Testbus Result. $
$$ND$  $15$  $14$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_LANE[5:0]$  $13$  $8$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $7$  $6$  $R02078h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$testbus_sel_lo1_lane[5:0]$  $5$  $0$  $R02078h$  $TX RING PLL Control$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result$
$$refclk_dis_ack_force_lane$  $31$  $31$  $R0207Ch$  $TX RING PLL Control$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Control From Register Selection$
$$refclk_dis_ack_lane$  $30$  $30$  $R0207Ch$  $TX RING PLL Control$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Value$
$$vddvco_overth_ring_req_lane$  $29$  $29$  $R0207Ch$  $TX RING PLL Control$  $RW$  $1h$  $LANE RING PLL VDDVCO Over Threshold Analog Flag Request$
$$vcon_overth_ring_req_lane$  $28$  $28$  $R0207Ch$  $TX RING PLL Control$  $RW$  $1h$  $LANE RING PLL VCON Over Threshold Analog Flag Request$
$$ana_vddvco_overth_ring_lane$  $27$  $27$  $R0207Ch$  $TX RING PLL Control$  $R$  $Vh$  $LANE RING PLL VDDVCO Over Threshold Flag For Ring PLL During Calibration$
$$ana_vcon_overth_ring_lane$  $26$  $26$  $R0207Ch$  $TX RING PLL Control$  $R$  $Vh$  $LANE RING PLL VCON Over Threshold Flag For Ring PLL During Calibration$
$$ana_tx_pll_vcon_overth_ring_lane$  $25$  $25$  $R0207Ch$  $TX RING PLL Control$  $RW$  $0h$  $NA$
$$ana_tx_pll_vcon_overth_ring_fm_reg_lane$  $24$  $24$  $R0207Ch$  $TX RING PLL Control$  $RW$  $0h$  $NA$
$$ana_tx_pll_vddvco_overth_ring_lane$  $23$  $23$  $R0207Ch$  $TX RING PLL Control$  $RW$  $0h$  $NA$
$$ana_tx_pll_vddvco_overth_ring_fm_reg_lane$  $22$  $22$  $R0207Ch$  $TX RING PLL Control$  $RW$  $0h$  $NA$
$$ana_tx_pll_lock_ring_lane$  $21$  $21$  $R0207Ch$  $TX RING PLL Control$  $RW$  $0h$  $Set Value Of Ana_pll_lock_ring Lane RING $
$$ana_tx_pll_lock_ring_fm_reg_lane$  $20$  $20$  $R0207Ch$  $TX RING PLL Control$  $RW$  $0h$  $Value Of Ana_pll_lock_ring Control From Register Selection$
$$ana_tx_clk_ready_pre0_rpll_lane$  $19$  $19$  $R0207Ch$  $TX RING PLL Control$  $RW$  $0h$  $PLL_CLK_READY_PRE0 Signal Value For LANE RING PLL$
$$ana_tx_clk_ready_pre1_rpll_lane$  $18$  $18$  $R0207Ch$  $TX RING PLL Control$  $RW$  $0h$  $PLL_CLK_READY_PRE1 Signal Value For LANE RING PLL$
$$ana_tx_clk_ready_rpll_lane$  $17$  $17$  $R0207Ch$  $TX RING PLL Control$  $RW$  $0h$  $PLL_CLK_READY Signal Value For LANE RING PLL$
$$ana_tx_reset_ana_rpll_lane$  $16$  $16$  $R0207Ch$  $TX RING PLL Control$  $RW$  $1h$  $Reset Analog Circuitry$
$$ana_tx_rpll_ana_rsvd_in_lane[15:0]$  $15$  $0$  $R0207Ch$  $TX RING PLL Control Register 1$  $RW$  $ff00h$  $Analog TX_RING_ANA_RSVD_IN Input$
$$ana_tx_fbc_pllcal_ring_fm_reg_lane$  $31$  $31$  $R02080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $NA$
$$ana_tx_fbc_pllcal_ring_lane$  $30$  $30$  $R02080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $NA$
$$ana_txclk_sync_en_rpll_lane$  $29$  $29$  $R02080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $NA$
$$txclk_sync_en_rpll_in_rd_lane$  $28$  $28$  $R02080h$  $TX RING PLL Control Register 1$  $R$  $Vh$  $PIN_TXCLK_SYNC_EN_PLL_IN Input Read Value$
$$rpll_fbc_pllcal_cnt_ready_lane$  $27$  $27$  $R02080h$  $TX RING PLL Control Register 1$  $R$  $Vh$  $Feedback Clock Count Result Ready$
$$CNT_INI_LANE[7:0]$  $26$  $19$  $R02080h$  $TX RING PLL Control Register 1$  $RW$  $95h$  $Clock 1M Divider For Power Control$
$$ND$  $18$  $18$  $R02080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $$
$$ana_pu_rpll_ring_lane$  $17$  $17$  $R02080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $Power Up Analog RPLL Ring$
$$ana_pu_rpll_dly_ring_lane$  $16$  $16$  $R02080h$  $TX RING PLL Control Register 1$  $RW$  $0h$  $Power Up Pll Delay For Ring RPLL$
$$rpll_fbc_pllcal_cnt_lane[15:0]$  $15$  $0$  $R02080h$  $TX RING PLL Control Register 2$  $R$  $Vh$  $Analog Feedback Clock Count Result,RING PLL$
$$ana_txclk_sync_en_rpll_force_lane$  $31$  $31$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Tx Clock Sync Enable For LC PLL Force$
$$ND$  $30$  $30$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$rpll_fbc_cnt_start_lane$  $29$  $29$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Feedback Clock Count Start$
$$rpll_fbc_cnt_timer_lane[15:0]$  $28$  $13$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $4fh$  $Analog Feedback Clock Count Timer$
$$ND$  $12$  $12$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$reset_core_fm_pipe_lane$  $10$  $10$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Reset Core From PIPE$
$$rst_fbc_rpllcal_clk_lane$  $9$  $9$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Reset FBC PLL Calibration Clock$
$$SFT_RST_NO_REG_FM_REG_LANE$  $8$  $8$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Software Reset From Register$
$$SFT_RST_NO_REG_LANE$  $7$  $7$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $Software Reset For Internal Logic.$
$$ND$  $6$  $6$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$txclk_sync_en_rpll_out_lane$  $4$  $4$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $To PIN_TXCLK_SYNC_EN_RPLL_OUT$
$$ND$  $3$  $1$  $R02084h$  $TX RING PLL Control Register 2$  $RW$  $0h$  $$
$$rx_init_rd_lane$  $0$  $0$  $R02084h$  $Tx Reserved Register 2$  $R$  $Vh$  $RX INIT Read Value$
$$ND$  $31$  $31$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02088h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$pin_reserved_output_tx_lane[15:0]$  $15$  $0$  $R02088h$  $Power Control RX Lane Register1$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_TX Value$
$$ana_pu_rx_force_lane$  $31$  $31$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force PU_RX To Use Register Value Ana_pu_rx$
$$ana_pu_rx_lane$  $30$  $30$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX.$
$$ana_pu_sq_lane$  $29$  $29$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Analog Power Up Squetch Detector$
$$pu_sq_force_lane$  $28$  $28$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force ANA_PU_SQ To Use Register Value$
$$ND$  $27$  $27$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$PLL_READY_RX_LANE$  $24$  $24$  $R02100h$  $Power Control RX Lane Register1$  $R$  $Vh$  $Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX$
$$reset_dtl_sync_lane$  $23$  $23$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Sync Reset DTL$
$$pin_pll_ready_rx_lane$  $22$  $22$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $PHY Output Port PIN_PLL_READY_RX$
$$reset_dtl_lane$  $21$  $21$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $Reset DTL$
$$dtl_clk_off_lane$  $20$  $20$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $DTL Clock Off$
$$RX_INIT_DONE_LANE$  $19$  $19$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Initial Sequence Done.$
$$pin_pu_rx_rd_lane$  $18$  $18$  $R02100h$  $Power Control RX Lane Register1$  $R$  $Vh$  $PIN PU_RX Value Read$
$$pin_pu_sq_rd_lane$  $17$  $17$  $R02100h$  $Power Control RX Lane Register1$  $R$  $Vh$  $PIN PU_SQ Value Read$
$$ND$  $16$  $16$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ana_pu_rx_dly_lane$  $15$  $15$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX Delay$
$$ana_pu_dfe_lane$  $14$  $14$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $Power Up DFE$
$$ND$  $13$  $13$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02100h$  $$  $RW$  $0h$  $$
$$RX_SEL_BITS_LANE$  $31$  $31$  $R02104h$  $$  $RW$  $0h$  $Select Rx Data Bus Width$
$$ND$  $30$  $0$  $R02104h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$phy_gen_rx_lane[3:0]$  $31$  $28$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $PHY Rx Speed Generation$
$$phy_gen_rx_fm_reg_lane$  $27$  $27$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Phy_gen_rx From Register$
$$reserved_input_rx_lane[15:0]$  $26$  $11$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Reserved Input$
$$reserved_input_rx_fm_reg_lane$  $10$  $10$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Reserved_input_rx From Register$
$$rx_acjtag_hyst_lane[2:0]$  $9$  $7$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Acjtage Hyst$
$$rx_acjtag_hyst_fm_reg_lane$  $6$  $6$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Rx_acjtag_hyst From Register$
$$rx_preset_hint_lane[3:0]$  $5$  $2$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Present Hint$
$$rx_preset_hint_fm_reg_lane$  $1$  $1$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Rx_preset_hint From Register$
$$ND$  $0$  $0$  $R02108h$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$rx_acjtag_ref_sel_lane$  $31$  $31$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $ACJTAG Internal Reference Selection:$
$$rx_acjtag_dcc_en_lane$  $30$  $30$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $RX Acjtag Dcc Enable$
$$rx_dc_term_en_lane$  $29$  $29$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Enable Analog Dc Termination During Normal Function Model$
$$ana_rx_voff_pos_fm_reg_lane$  $28$  $28$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Ana_rx_voff_pos From Register$
$$ana_rx_voff_pos_lane$  $27$  $27$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Voff Positive$
$$rx_acjtag_ref_sel_fm_reg_lane$  $26$  $26$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_acjtag_ref_sel_lane$
$$rx_acjtag_dcc_en_fm_reg_lane$  $25$  $25$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_acjtag_dcc_en_lane$
$$rx_dc_term_en_fm_reg_lane$  $24$  $24$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_dc_term_en_lane$
$$ana_rx_dn2floop_lane[3:0]$  $23$  $20$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX DN Indicator To Frequency Loop$
$$ana_rx_dn2floop_fm_reg_lane$  $19$  $19$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX DN Indicator To Frequency Loop From Register$
$$ana_rx_up2floop_lane[3:0]$  $18$  $15$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX UP Indicator To Frequency Loop$
$$ana_rx_up2floop_fm_reg_lane$  $14$  $14$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX UP Indicator To Frequency Loop From Register$
$$rx_acjtag_initn_fm_reg_lane$  $13$  $13$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initn From Register$
$$rx_acjtag_initn_lane$  $12$  $12$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initn$
$$rx_acjtag_initp_fm_reg_lane$  $11$  $11$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initp From Register$
$$rx_acjtag_initp_lane$  $10$  $10$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initp$
$$rx_acjtag_mode_fm_reg_lane$  $9$  $9$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_mode From Register$
$$rx_acjtag_mode_lane$  $8$  $8$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtag Mode$
$$RX_INIT_LANE$  $7$  $7$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Initial $
$$rx_init_fm_reg_lane$  $6$  $6$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_init From Register$
$$ND$  $5$  $5$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$sync_det_en_fm_reg_lane$  $4$  $4$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Sync_det_en From Register$
$$rx_train_enable_lane$  $3$  $3$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Training Enable$
$$rx_train_enable_fm_reg_lane$  $2$  $2$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_train_enable From Register$
$$rx_hiz_lane$  $1$  $1$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx High-Z$
$$rx_hiz_fm_reg_lane$  $0$  $0$  $R0210Ch$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_hiz From Register$
$$rx_acjtag_dcbias_lane[2:0]$  $31$  $29$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtag Dc Bias Selection$
$$rx_acjtag_dcbias_fm_reg_lane$  $28$  $28$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Using Register Rx_acjtag_dcbias_lane$
$$packet_sync_en_lane$  $27$  $27$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Packet Sync Enable$
$$packet_sync_en_fm_reg_lane$  $26$  $26$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Packet_sync_en From Register$
$$ND$  $25$  $25$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$rx_acjtag_init_clk_lane$  $24$  $24$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Init Clock$
$$rx_acjtag_init_clk_fm_reg_lane$  $23$  $23$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_init_clk From Register$
$$pu_sq_lane$  $22$  $22$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Power Up SQ$
$$pu_sq_fm_reg_lane$  $21$  $21$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Pu_sq From Register$
$$ND$  $20$  $20$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ana_rx_align90_pd_out_lane$  $18$  $18$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Align90 Pd Out$
$$ana_rx_align90_pd_out_fm_reg_lane$  $17$  $17$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_align90_pd_out From Register$
$$ana_rx_dll_cal_cmp_out_lane$  $16$  $16$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx DLL Calibration Compare Out$
$$ana_rx_dll_cal_cmp_out_fm_reg_lane$  $15$  $15$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_dll_cal_cmp_out From Register$
$$ana_rx_eom_align_cmp_out_lane$  $14$  $14$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Eom Alignment Calibration Compare Out$
$$ana_rx_eom_align_cmp_out_fm_reg_lane$  $13$  $13$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_eom_align_cmp_out From Register$
$$ND$  $12$  $12$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ana_rx_sq_out_lane$  $10$  $10$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Sq Output$
$$ana_rx_sq_out_fm_reg_lane$  $9$  $9$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_sq_out From Register$
$$pu_rx_lane$  $8$  $8$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Power Up Rx$
$$pu_rx_fm_reg_lane$  $7$  $7$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Pu_rx From Register$
$$eye_open_en_lane$  $6$  $6$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Eye Open Enable$
$$eye_open_en_fm_reg_lane$  $5$  $5$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Eye_open_en From Register$
$$rx_acjtag_ac_fm_reg_lane$  $4$  $4$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_ac From Register$
$$rx_acjtag_ac_lane$  $3$  $3$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage AC$
$$rx_acjtag_en_fm_reg_lane$  $2$  $2$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_en From Register$
$$rx_acjtag_en_lane$  $1$  $1$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Enable$
$$ND$  $0$  $0$  $R02110h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_rx_rd_lane[3:0]$  $31$  $28$  $R02114h$  $Speed Control Rx Lane Register 1$  $R$  $Vh$  $Rx GEN Value Read$
$$ND$  $27$  $27$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02114h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $$
$$dig_rx_rsvd0_lane[15:0]$  $31$  $16$  $R02118h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $Digital RX Reserved Register 0$
$$dig_rx_int_rsvd0_lane[15:0]$  $15$  $0$  $R02118h$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Digital RX Internal Reserved Register 0$
$$cdr_lock_det_en_lane$  $31$  $31$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For Cdr_lock_det Clock$
$$ana_rxclk_inv_lane$  $30$  $30$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Analog Receiver Data Clock Active High.$
$$pin_rx_clk_on_lane$  $29$  $29$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_RXDCLK$
$$ND$  $28$  $28$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$frame_sync_det_clk_en_lane$  $27$  $27$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For Frame_sync_det  Clock$
$$rst_frame_sync_det_clk_lane$  $26$  $26$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Software Reset For Frame_sync_de_clk Clock Domain$
$$rxdclk_ah_lane$  $25$  $25$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Receiver Data Clock Active High.$
$$cdr_lock_det_clk_en_lane$  $24$  $24$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force CDR LOCK Detect Clock Enable.$
$$ND$  $23$  $23$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$pt_rx_clk_en_lane$  $22$  $22$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force Phytest RX Clock Enable.$
$$rx2tx_lpbk_rx_clk_en_lane$  $21$  $21$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back Clock Enable.$
$$rst_rx2tx_lpbk_rx_clk_lane$  $20$  $20$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back Clock$
$$rst_cdr_lock_det_clk_lane$  $19$  $19$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset CDR Lock Detect Clock $
$$rst_sq_mcu_clk_lane$  $18$  $18$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset SQ Filter Clock $
$$dtl_floop_clk_off_lane$  $17$  $17$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $DTL Frequency Loop Clock Off$
$$dtl_floop_clk_en_lane$  $16$  $16$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $DTL Frequency Loop Clock Enable$
$$ND$  $15$  $15$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RXDCLK_25M_EN_LANE$  $2$  $2$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_25M$
$$RXDCLK_NT_EN_LANE$  $1$  $1$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_NT$
$$RXDCLK_4X_EN_LANE$  $0$  $0$  $R0211Ch$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_4X$
$$SYNC_DET_EN_LANE$  $31$  $31$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Sync Detect Enable.$
$$sync_det_after_phy_rdy_lane$  $30$  $30$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Sync Detection After RX INIT Done$
$$SYNC_POL_LANE$  $29$  $29$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Sync Polarity$
$$SYNC_CHAR_LANE[9:0]$  $28$  $19$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $283h$  $Sync Character Pattern$
$$SYNC_MASK_LANE[9:0]$  $18$  $9$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $3ffh$  $Sync Character Mask$
$$sync_realign_mode_lane$  $8$  $8$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $SYNC Realignment Mode$
$$frame_det_midd_level_lane[1:0]$  $7$  $6$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Middle Level For Frame Detection$
$$frame_det_side_level_lane[1:0]$  $5$  $4$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Side Level For Frame Detection$
$$FRAME_LOCK_SEL_LANE$  $3$  $3$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Select$
$$ND$  $2$  $2$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02120h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$good_marker_num_lane[2:0]$  $31$  $29$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $1h$  $Good Frame Marker Number$
$$bad_marker_num_lane[2:0]$  $28$  $26$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $4h$  $Bad Frame Marker Number$
$$frame_end_sel_lane$  $25$  $25$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $1h$  $Frame End Selection For Frame Detection$
$$FRAME_REALIGN_MODE_LANE$  $24$  $24$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $1h$  $Realign Mode Select$
$$FRAME_DET_MODE_LANE$  $23$  $23$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $Frame Lock Detection Mode$
$$align_stat_rd_req_lane$  $22$  $22$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $Align Status Read Request$
$$word_found_lane$  $21$  $21$  $R02124h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Word Align Found Indicator$
$$SYNC_FOUND_LANE$  $20$  $20$  $R02124h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Sync Found Indicator$
$$FRAME_FOUND_LANE$  $19$  $19$  $R02124h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Frame Found Indicator$
$$frame_lock_lane$  $18$  $18$  $R02124h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Frame Lock Indicator$
$$packet_found_lane$  $17$  $17$  $R02124h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Packet Sync Found Indicator$
$$sync_det_dis_lane$  $16$  $16$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $Sync Detect Disable$
$$packet_sync_dis_lane$  $15$  $15$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $1h$  $Packet Sync Disable$
$$packet_sync_char_sel_lane[1:0]$  $14$  $13$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $Packet Sync Character Select$
$$ND$  $12$  $12$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$TRAIN_PAT_NUM_LANE[8:0]$  $8$  $0$  $R02124h$  $Frame Sync Detection Reg2$  $RW$  $42h$  $Training Patten Number (including Frame Marker)$
$$frame_align_level_lane[15:0]$  $31$  $16$  $R02128h$  $Frame Sync Detection Reg2$  $R$  $Vh$  $Frame Alignment Level Register Readout$
$$ND$  $15$  $15$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02128h$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$align_pos_lane[39:20]$  $31$  $12$  $R0212Ch$  $Frame Sync Detection Reg3$  $R$  $Vh$  $Data Alignment Position(MSB)$
$$ND$  $11$  $11$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0212Ch$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0212Ch$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$align_pos_lane[19:0]$  $31$  $12$  $R02130h$  $Frame Sync Detection Reg4$  $R$  $Vh$  $Data Alignment Position(LSB)$
$$ND$  $11$  $11$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02130h$  $Frame Sync Detection Reg4$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02130h$  $Frame Sync Detection Reg5$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02134h$  $Frame Sync Detection Reg5$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02134h$  $Frame Sync Detection Reg5$  $RW$  $0h$  $$
$$packet_sync_char1_lane[29:0]$  $29$  $0$  $R02134h$  $Frame Sync Detection Reg6$  $RW$  $40fea99h$  $Packet Sync Character1$
$$ND$  $31$  $31$  $R02138h$  $Frame Sync Detection Reg6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02138h$  $Frame Sync Detection Reg6$  $RW$  $0h$  $$
$$packet_sync_char2_lane[29:0]$  $29$  $0$  $R02138h$  $CDR Lock Detection$  $RW$  $2b9a2789h$  $Packet Sync Character2$
$$cdr_lock_mode_lane$  $31$  $31$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $CDR Lock Mode$
$$cdr_lock_lane$  $30$  $30$  $R0213Ch$  $CDR Lock Detection$  $R$  $Vh$  $CDR Lock Status$
$$ND$  $29$  $29$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0213Ch$  $CDR Lock Detection$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0213Ch$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$frame_lock_isr_lane$  $30$  $30$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Lock Interrupt To MCU$
$$frame_unlock_isr_lane$  $29$  $29$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Unlock Interrupt To MCU$
$$lane_margin_en_isr_lane$  $28$  $28$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Lane Margin Enable Interrupt To MCU$
$$ND$  $27$  $27$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02140h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$frame_lock_mask_lane$  $30$  $30$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Lock Interupt Disable$
$$frame_unlock_mask_lane$  $29$  $29$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Unlock Interupt Disable$
$$lane_margin_en_mask_lane$  $28$  $28$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $1h$  $Lane Margin Enable Interupt Disable$
$$ND$  $27$  $27$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02144h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$LOCAL_DIG_TX2RX_LPBK_EN_LANE$  $31$  $31$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Parallel Transmit To Receive Loopback Enable$
$$DET_BYPASS_LANE$  $30$  $30$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Bypass Frame Detection And Sync Detection For RXDATA$
$$RXD_INV_LANE$  $29$  $29$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receive Polarity Invert$
$$RXDATA_LATENCY_REDUCE_EN_LANE$  $28$  $28$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Rx Data Path Latency Reduction Enable$
$$sq_gate_rxdata_lane$  $27$  $27$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $RXDATA Value During SQ$
$$ND$  $26$  $26$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02148h$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$margin_offset_lane[6:0]$  $31$  $25$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset$
$$margin_offset_fm_reg_lane$  $24$  $24$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Force$
$$margin_offset_chg_lane$  $23$  $23$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Change$
$$margin_offset_chg_fm_reg_lane$  $22$  $22$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Change Force$
$$margin_type_lane$  $21$  $21$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Type$
$$margin_type_fm_reg_lane$  $20$  $20$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Type Force$
$$margin_en_lane$  $19$  $19$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Enable$
$$margin_en_fm_reg_lane$  $18$  $18$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Enable Force$
$$margin_dir_lane$  $17$  $17$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Direction$
$$margin_dir_fm_reg_lane$  $16$  $16$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Direction Force$
$$ND$  $15$  $15$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0214Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ana_rx_pu_dly2_lane$  $0$  $0$  $R0214Ch$  $_field description_$  $RW$  $1h$  $Delayed Version Of Analog RX PU$
$$ND$  $31$  $21$  $R02150h$  $_field description_$  $RW$  $0h$  $$
$$rx_sq_out_rd_req_lane$  $20$  $20$  $R02150h$  $_field description_$  $RW$  $1h$  $Analog Rx SQ Calibration Read Out Request$
$$rx_voff_pos_rd_req_lane$  $19$  $19$  $R02150h$  $_field description_$  $RW$  $1h$  $Analog Rx Sampler Calibration Read Out Request$
$$rx_eom_align_cmp_out_rd_req_lane$  $18$  $18$  $R02150h$  $_field description_$  $RW$  $1h$  $Analog Rx EOM Alignment Calibration Read Out Request$
$$rx_dll_cal_cmp_out_rd_req_lane$  $17$  $17$  $R02150h$  $_field description_$  $RW$  $1h$  $Analog Rx DLL Calibration Read Out Request$
$$rx_align90_pd_out_rd_req_lane$  $16$  $16$  $R02150h$  $_field description_$  $RW$  $1h$  $Analog Rx Align90 Calibration Read Out Request$
$$ND$  $15$  $5$  $R02150h$  $_field description_$  $RW$  $0h$  $$
$$ana_rx_sq_out_rd_lane$  $4$  $4$  $R02150h$  $_field description_$  $R$  $Vh$  $Analog Rx SQ Calibration Read Out$
$$ana_rx_voff_pos_rd_lane$  $3$  $3$  $R02150h$  $_field description_$  $R$  $Vh$  $Analog Rx Sampler Calibration Read Out$
$$ana_rx_eom_align_cmp_out_rd_lane$  $2$  $2$  $R02150h$  $_field description_$  $R$  $Vh$  $Analog Rx EOM Alignment Calibration Read Out$
$$ana_rx_dll_cal_cmp_out_rd_lane$  $1$  $1$  $R02150h$  $_field description_$  $R$  $Vh$  $Analog Rx DLL Calibration Read Out$
$$ana_rx_align90_pd_out_rd_lane$  $0$  $0$  $R02150h$  $RX Lane Interrupt Clear Register1$  $R$  $Vh$  $Analog Rx Align90 Calibration Read Out$
$$ND$  $31$  $31$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$frame_lock_isr_clear_lane$  $30$  $30$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Lock Interrupt Clear$
$$frame_unlock_isr_clear_lane$  $29$  $29$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Unlock Interrupt Clear$
$$lane_margin_en_isr_clear_lane$  $28$  $28$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Lane Margin Enable Interrupt Clear$
$$ND$  $27$  $27$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02158h$  $DTL related register 0$  $RW$  $0h$  $$
$$sel_mu_f_lane$  $31$  $31$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $Select Mu Phase Selector And Frequency Selector$
$$dtl_floop_freeze_lane$  $30$  $30$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Loop Freeze$
$$dtl_clk_mode_lane[1:0]$  $29$  $28$  $R02160h$  $DTL related register 0$  $RW$  $2h$  $DTL Clock Mode$
$$dtl_clamping_en_lane$  $27$  $27$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Offset Clamping Enable$
$$dtl_clamping_sel_lane[2:0]$  $26$  $24$  $R02160h$  $DTL related register 0$  $RW$  $6h$  $DTL Frequency Offset Clamping Setting$
$$dtl_clamping_scale_lane$  $23$  $23$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $DTL Clamping Value Scale$
$$DTL_CLAMPING_RATIO_NEG_LANE[1:0]$  $22$  $21$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $DTL Negitive Side Amplitude Clamping Ratio$
$$rx_foffset_extraction_en_lane$  $20$  $20$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $Receiver Frequency Offset Extraction Enable.$
$$rx_foffset_extraction_rst_lane$  $19$  $19$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $Receiver Frequency Offset Extraction Reset. $
$$avg_window_lane[1:0]$  $18$  $17$  $R02160h$  $DTL related register 0$  $RW$  $2h$  $Average Window.$
$$rx_foffset_rd_req_lane$  $16$  $16$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $RX Frequency Offset Read Request$
$$SSC_DSPREAD_RX_LANE$  $15$  $15$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction$
$$DTL_FLOOP_EN_LANE$  $14$  $14$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $DTL Frequency Loop Enable.$
$$DTL_SQ_DET_EN_LANE$  $13$  $13$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $Squelch Detector Enable For DTL$
$$clear_dtl_clamping_triggered_lane$  $12$  $12$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $Clear DTL Clamping Status Register$
$$dtl_clamp_rst_mode_lane[1:0]$  $11$  $10$  $R02160h$  $DTL related register 0$  $RW$  $2h$  $DTL Clamping Reset Mode$
$$dtl_clamp_foffs_lane[9:0]$  $9$  $0$  $R02160h$  $DTL related register 1$  $RW$  $0h$  $DTL Frequency Offset Clamping Reset Value$
$$rx_foffset_ready_cnt_lane[3:0]$  $31$  $28$  $R02164h$  $DTL related register 1$  $RW$  $0h$  $SSC Detection Window Count. $
$$rx_foffset_ready_thres_lane[3:0]$  $27$  $24$  $R02164h$  $DTL related register 1$  $RW$  $2h$  $SSC Detection Threshold.$
$$rx_foffset_ssc_bias_lane[3:0]$  $23$  $20$  $R02164h$  $DTL related register 1$  $RW$  $0h$  $Receiver Frequency Offset Spread Spectrum Clock Bias.$
$$rx_foffset_ssc_detect_thres_lane[3:0]$  $19$  $16$  $R02164h$  $DTL related register 1$  $RW$  $2h$  $Receiver Frequency Offset Spread Spectrum Clock Detect Threshold. $
$$RX_SELMUFF_LANE[2:0]$  $15$  $13$  $R02164h$  $DTL related register 1$  $RW$  $2h$  $Select Final Multiple Frequency.$
$$RX_SELMUFI_LANE[2:0]$  $12$  $10$  $R02164h$  $DTL related register 1$  $RW$  $1h$  $Select Initia Multiple Frequencyl.$
$$init_rxfoffs_lane[9:0]$  $9$  $0$  $R02164h$  $DTL related register 2$  $RW$  $0h$  $Initial RX Frequency Offset$
$$rx_foffset_rdy_lane$  $31$  $31$  $R02168h$  $DTL related register 2$  $R$  $Vh$  $Receiver Frequency Offset Ready.$
$$rx_foffset_rd_lane[9:0]$  $30$  $21$  $R02168h$  $DTL related register 2$  $R$  $Vh$  $Receiver Frequency Offset Read Value.$
$$DTL_STEP_MODE_LANE$  $20$  $20$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $DTL Step Mode$
$$RX_FOFFSET_DISABLE_LANE$  $19$  $19$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $Disable Rx Frequency Offset$
$$dtl_loop_freeze_lane$  $18$  $18$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $If Asserted, Disables Frequency Loop. By Default, Do Not Disable Frequency Loop.$
$$dtl_clamping_triggered_lane$  $17$  $17$  $R02168h$  $DTL related register 2$  $R$  $Vh$  $DTL Frequency Offset Clamping Triggered$
$$rx_ssc_found_lane$  $16$  $16$  $R02168h$  $DTL related register 2$  $R$  $Vh$  $Spread Spectrum Clock Found.$
$$ND$  $15$  $15$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $$
$$rx_foffset_extra_m_lane[13:0]$  $13$  $0$  $R02168h$  $DTL related register 3$  $RW$  $064fh$  $RX Frequency Offset Exctraction SSC Frequency. $
$$ND$  $31$  $31$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$pm_dis_timer_sel_lane[5:0]$  $29$  $24$  $R0216Ch$  $DTL related register 3$  $RW$  $bh$  $Nnumber Of Frames, Each Frame Is 4 DTL Clock$
$$pm_auto_ctrl_en_lane$  $23$  $23$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $1: Enable Pattern Match Enable Control Feature.$
$$pm_dis_timer_on_lane$  $22$  $22$  $R0216Ch$  $DTL related register 3$  $RW$  $1h$  $1: Pattern Match Disable After Number Of Frames Specified By Pm_dis_timer_sel_lane[5:0]$
$$pm_en_timer_on_lane$  $21$  $21$  $R0216Ch$  $DTL related register 3$  $RW$  $1h$  $1: Pattern Match Resume After Number Of Frames Specified By Pm_en_timer_sel_lane[2:0]$
$$pm_en_timer_sel_lane[2:0]$  $20$  $18$  $R0216Ch$  $DTL related register 3$  $RW$  $2h$  $Select Number Of Frames, Each Frame Is 4 DTL Clock$
$$ana_rx_cdr_pattern_en_force_lane$  $17$  $17$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $Analog RX CDR Pattern Enable Force$
$$ana_rx_cdr_pattern_en_lane$  $16$  $16$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $Analog RX CDR Pattern Enable$
$$ND$  $15$  $15$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$rx_extra_ssc_amp_rd_lane[9:0]$  $9$  $0$  $R0216Ch$  $squelch glitch filter control$  $R$  $Vh$  $RX SSC Amplitude Extracted$
$$SQ_LPF_LANE[15:0]$  $31$  $16$  $R02170h$  $squelch glitch filter control$  $RW$  $7h$  $Squelch Glitch Filter Delay For SQ_OUT High Level $
$$PIN_RX_SQ_OUT_RD_LANE$  $15$  $15$  $R02170h$  $squelch glitch filter control$  $R$  $Vh$  $Pin Rx Sq Output Read$
$$PIN_RX_SQ_OUT_LPF_RD_LANE$  $14$  $14$  $R02170h$  $squelch glitch filter control$  $R$  $Vh$  $Pin Rx Sq Low Pass Filter Output Read$
$$SQ_GATE_RXDATA_EN_LANE$  $13$  $13$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.$
$$SQ_LPF_EN_LANE$  $12$  $12$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Squelch Glitch Filter Enable $
$$INT_SQ_LPF_EN_LANE$  $11$  $11$  $R02170h$  $squelch glitch filter control$  $RW$  $1h$  $Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface$
$$sq_detected_gate_en_lane$  $10$  $10$  $R02170h$  $squelch glitch filter control$  $RW$  $1h$  $SQ_DETECTED Gate Enable$
$$sq_detected_during_cal_lane$  $9$  $9$  $R02170h$  $squelch glitch filter control$  $RW$  $1h$  $SQ_DETECTED Value During Power On Sequence Or SQ Calibration$
$$SQ_DEGLITCH_EN_LANE$  $8$  $8$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Sq Deglitch Enable$
$$SQ_DEGLITCH_WIDTH_N_LANE[3:0]$  $7$  $4$  $R02170h$  $squelch glitch filter control$  $RW$  $6h$  $Sq Deglitch Filter Width For Negative Pulse$
$$SQ_DEGLITCH_WIDTH_P_LANE[3:0]$  $3$  $0$  $R02170h$  $RX Reserved Register$  $RW$  $6h$  $Sq Deglitch Filter Width For Positive Pulse$
$$ND$  $31$  $31$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02174h$  $RX Reserved Register$  $RW$  $0h$  $$
$$pin_reserved_output_rx_lane[14:0]$  $14$  $0$  $R02174h$  $MCU Control Register$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_RX Value$
$$ND$  $31$  $30$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$clkcpu_en_lane$  $29$  $29$  $R02200h$  $MCU Control Register$  $R$  $Vh$  $MCU Clock Status$
$$intoccus_mcu_lane$  $28$  $28$  $R02200h$  $MCU Control Register$  $R$  $Vh$  $MCU Interrupt Occurred In Hold Mode$
$$holda_mcu_lane$  $27$  $27$  $R02200h$  $MCU Control Register$  $R$  $Vh$  $MCU  Hold ACK$
$$ND$  $26$  $25$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$rst_reg_clk_lane$  $24$  $24$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $Reset Lane Control Register$
$$set_int_to_master_mcu_lane$  $23$  $23$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $Set INT to Master MCU$
$$ND$  $22$  $9$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$mcu_restart_lane$  $8$  $8$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $MCU Restart$
$$mcu_id_lane[7:0]$  $7$  $0$  $R02200h$  $MCU GPIO Control Register$  $R$  $Vh$  $MCU Lane ID For Each Lane$
$$ND$  $31$  $25$  $R02204h$  $MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpo_sel_lane$  $24$  $24$  $R02204h$  $MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select$
$$pin_gpo_lane[7:0]$  $23$  $16$  $R02204h$  $MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_LANE Control Register$
$$pin_gpo_rd_lane[7:0]$  $15$  $8$  $R02204h$  $MCU GPIO Control Register$  $R$  $Vh$  $PIN_GPO Read Back Value$
$$pin_gpi_rd_lane[7:0]$  $7$  $0$  $R02204h$  $Cache Control Debug Register 0$  $R$  $Vh$  $PIN_GPI Read Back Value$
$$int_enable_all_lane$  $31$  $31$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $1h$  $Overall MCU INT Enable$
$$ND$  $30$  $24$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel1_lane[4:0]$  $23$  $19$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$mem_line_sel0_lane[4:0]$  $18$  $14$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$line_tag_sel_lane[4:0]$  $13$  $9$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$line_tag_lane[8:0]$  $8$  $0$  $R02208h$  $Cache Control Debug Register 1$  $R$  $Vh$  $Cache Control Debug Register$
$$ND$  $31$  $24$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$pin_phy_int_en_lane$  $23$  $23$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $PIN_PHY_INT_OUT Input Enable For Each Lane$
$$mcu_int12_en_lane$  $22$  $22$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT12 Input Enable$
$$mcu_int11_en_lane$  $21$  $21$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT11 Input Enable$
$$mcu_int10_en_lane$  $20$  $20$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT10 Input Enable$
$$mcu_int9_en_lane$  $19$  $19$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT9 Input Enable$
$$mcu_int8_en_lane$  $18$  $18$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT8 Input Enable$
$$mcu_int7_en_lane$  $17$  $17$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT7 Input Enable$
$$mcu_int6_en_lane$  $16$  $16$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT6 Input Enable$
$$mcu_int5_en_lane$  $15$  $15$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT5 Input Enable$
$$mcu_int4_en_lane$  $14$  $14$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT4 Input Enable$
$$mcu_int3_en_lane$  $13$  $13$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT3 Input Enable$
$$mcu_int2_en_lane$  $12$  $12$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT2 Input Enable$
$$mcu_int1_en_lane$  $11$  $11$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT1 Input Enable$
$$mcu_int0_en_lane$  $10$  $10$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $1h$  $MCU INT0 Input Enable$
$$miss_line_sel1_lane[4:0]$  $9$  $5$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$miss_line_sel0_lane[4:0]$  $4$  $0$  $R0220Ch$  $Lane MCU Status Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$mcu_status0_lane[31:0]$  $31$  $0$  $R02230h$  $Lane MCU Status Register 1$  $RW$  $0h$  $For Firmware Only$
$$mcu_status1_lane[31:0]$  $31$  $0$  $R02234h$  $Lane MCU Status Register 2$  $RW$  $0h$  $For Firmware Only$
$$mcu_status2_lane[31:0]$  $31$  $0$  $R02238h$  $Lane MCU Status Register 3$  $RW$  $0h$  $For Firmware Only$
$$mcu_status3_lane[31:0]$  $31$  $0$  $R0223Ch$  $MCU INT Control Register 0$  $RW$  $0h$  $For Firmware Only$
$$int0_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT0$
$$int0_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT0$
$$int0_mcu_remote_ack_int_en_lane$  $29$  $29$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT0$
$$int0_mcu_remote_req_int_en_lane$  $28$  $28$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT0$
$$int0_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT0$
$$int0_lane_margin_en_int_en_lane$  $26$  $26$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT0$
$$int0_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int0_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int0_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int0_mem_ecc_error_int_en_lane$  $22$  $22$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Memory ECC Error For INT0$
$$int0_refclk_dis_en_int_en_lane$  $21$  $21$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT0$
$$int0_int_cmn_irq_en_lane$  $20$  $20$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Mcu_int For INT0$
$$int0_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT0$
$$int0_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT0$
$$int0_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT0$
$$int0_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT0$
$$int0_pm_others_chg_int_en_lane$  $15$  $15$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT0$
$$int0_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT0$
$$int0_dme_dec_error_int_en_lane$  $13$  $13$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT0$
$$int0_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT0$
$$int0_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT0$
$$int0_remote_status_valid_int_en_lane$  $10$  $10$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Remote_status_valid_int For INT0$
$$int0_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT0$
$$int0_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT0$
$$int0_frame_lock_int_en_lane$  $7$  $7$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT0$
$$int0_frame_unlock_int_en_lane$  $6$  $6$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT0$
$$int0_timer3_int_en_lane$  $5$  $5$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT0$
$$int0_timer2_int_en_lane$  $4$  $4$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT0$
$$int0_timer1_int_en_lane$  $3$  $3$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT0$
$$int0_timer0_int_en_lane$  $2$  $2$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT0$
$$int0_spd_int_gen_en_lane$  $1$  $1$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT0$
$$int0_pm_chg_int_en_lane$  $0$  $0$  $R02240h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT0$
$$int1_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT1$
$$int1_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT1$
$$int1_mcu_remote_ack_int_en_lane$  $29$  $29$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT1$
$$int1_mcu_remote_req_int_en_lane$  $28$  $28$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT1$
$$int1_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT1$
$$int1_lane_margin_en_int_en_lane$  $26$  $26$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT1$
$$int1_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int1_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int1_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int1_mem_ecc_error_int_en_lane$  $22$  $22$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Memory ECC Error For INT1$
$$int1_refclk_dis_en_int_en_lane$  $21$  $21$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT1$
$$int1_int_cmn_irq_en_lane$  $20$  $20$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Mcu_int For INT1$
$$int1_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT1$
$$int1_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT1$
$$int1_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT1$
$$int1_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT1$
$$int1_pm_others_chg_int_en_lane$  $15$  $15$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pm_others_chg_int For INT1$
$$int1_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT1$
$$int1_dme_dec_error_int_en_lane$  $13$  $13$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Dme_dec_error_int For INT1$
$$int1_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT1$
$$int1_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT1$
$$int1_remote_status_valid_int_en_lane$  $10$  $10$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Remote_status_valid_int For INT1$
$$int1_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT1$
$$int1_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT1$
$$int1_frame_lock_int_en_lane$  $7$  $7$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Frame_lock_int For INT1$
$$int1_frame_unlock_int_en_lane$  $6$  $6$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Frame_unlock_int For INT1$
$$int1_timer3_int_en_lane$  $5$  $5$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer4_int For INT1$
$$int1_timer2_int_en_lane$  $4$  $4$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer3_int For INT1$
$$int1_timer1_int_en_lane$  $3$  $3$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer2_int For INT1$
$$int1_timer0_int_en_lane$  $2$  $2$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer1_int For INT1$
$$int1_spd_int_gen_en_lane$  $1$  $1$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT1$
$$int1_pm_chg_int_en_lane$  $0$  $0$  $R02244h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pm_chg_int For INT1$
$$int2_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT2$
$$int2_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT2$
$$int2_mcu_remote_ack_int_en_lane$  $29$  $29$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT2$
$$int2_mcu_remote_req_int_en_lane$  $28$  $28$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT2$
$$int2_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT2$
$$int2_lane_margin_en_int_en_lane$  $26$  $26$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT2$
$$int2_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int2_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int2_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int2_mem_ecc_error_int_en_lane$  $22$  $22$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Memory ECC Error For INT2$
$$int2_refclk_dis_en_int_en_lane$  $21$  $21$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT2$
$$int2_int_cmn_irq_en_lane$  $20$  $20$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Mcu_int For INT2$
$$int2_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT2$
$$int2_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT2$
$$int2_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT2$
$$int2_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT2$
$$int2_pm_others_chg_int_en_lane$  $15$  $15$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pm_others_chg_int For INT2$
$$int2_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT2$
$$int2_dme_dec_error_int_en_lane$  $13$  $13$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Dme_dec_error_int For INT2$
$$int2_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT2$
$$int2_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT2$
$$int2_remote_status_valid_int_en_lane$  $10$  $10$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Remote_status_valid_int For INT2$
$$int2_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT2$
$$int2_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT2$
$$int2_frame_lock_int_en_lane$  $7$  $7$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Frame_lock_int For INT2$
$$int2_frame_unlock_int_en_lane$  $6$  $6$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Frame_unlock_int For INT2$
$$int2_timer3_int_en_lane$  $5$  $5$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer4_int For INT2$
$$int2_timer2_int_en_lane$  $4$  $4$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer3_int For INT2$
$$int2_timer1_int_en_lane$  $3$  $3$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer2_int For INT2$
$$int2_timer0_int_en_lane$  $2$  $2$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer1_int For INT2$
$$int2_spd_int_gen_en_lane$  $1$  $1$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT2$
$$int2_pm_chg_int_en_lane$  $0$  $0$  $R02248h$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pm_chg_int For INT2$
$$int3_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT3$
$$int3_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT3$
$$int3_mcu_remote_ack_int_en_lane$  $29$  $29$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT3$
$$int3_mcu_remote_req_int_en_lane$  $28$  $28$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT3$
$$int3_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT3$
$$int3_lane_margin_en_int_en_lane$  $26$  $26$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT3$
$$int3_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int3_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int3_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int3_mem_ecc_error_int_en_lane$  $22$  $22$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Memory ECC Error For INT3$
$$int3_refclk_dis_en_int_en_lane$  $21$  $21$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT3$
$$int3_int_cmn_irq_en_lane$  $20$  $20$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Mcu_int For INT3$
$$int3_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT3$
$$int3_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT3$
$$int3_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT3$
$$int3_int_rx_init_rise_int_en_lane$  $16$  $16$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT3$
$$int3_pm_others_chg_int_en_lane$  $15$  $15$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pm_others_chg_int For INT3$
$$int3_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT3$
$$int3_dme_dec_error_int_en_lane$  $13$  $13$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Dme_dec_error_int For INT3$
$$int3_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT3$
$$int3_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT3$
$$int3_remote_status_valid_int_en_lane$  $10$  $10$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Remote_status_valid_int For INT3$
$$int3_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT3$
$$int3_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT3$
$$int3_frame_lock_int_en_lane$  $7$  $7$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Frame_lock_int For INT3$
$$int3_frame_unlock_int_en_lane$  $6$  $6$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Frame_unlock_int For INT3$
$$int3_timer3_int_en_lane$  $5$  $5$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer4_int For INT3$
$$int3_timer2_int_en_lane$  $4$  $4$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer3_int For INT3$
$$int3_timer1_int_en_lane$  $3$  $3$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer2_int For INT3$
$$int3_timer0_int_en_lane$  $2$  $2$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer1_int For INT3$
$$int3_spd_int_gen_en_lane$  $1$  $1$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT3$
$$int3_pm_chg_int_en_lane$  $0$  $0$  $R0224Ch$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pm_chg_int For INT3$
$$int4_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT4$
$$int4_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT4$
$$int4_mcu_remote_ack_int_en_lane$  $29$  $29$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT4$
$$int4_mcu_remote_req_int_en_lane$  $28$  $28$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT4$
$$int4_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT4$
$$int4_lane_margin_en_int_en_lane$  $26$  $26$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT4$
$$int4_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int4_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int4_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int4_mem_ecc_error_int_en_lane$  $22$  $22$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Memory ECC Error For INT4$
$$int4_refclk_dis_en_int_en_lane$  $21$  $21$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT 4$
$$int4_int_cmn_irq_en_lane$  $20$  $20$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Mcu_int For INT4$
$$int4_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT4$
$$int4_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT4$
$$int4_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT4$
$$int4_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT4$
$$int4_pm_others_chg_int_en_lane$  $15$  $15$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pm_others_chg_int For INT4$
$$int4_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT4$
$$int4_dme_dec_error_int_en_lane$  $13$  $13$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Dme_dec_error_int For INT4$
$$int4_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT4$
$$int4_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT4$
$$int4_remote_status_valid_int_en_lane$  $10$  $10$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Remote_status_valid_int For INT4$
$$int4_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT4$
$$int4_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT4$
$$int4_frame_lock_int_en_lane$  $7$  $7$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Frame_lock_int For INT4$
$$int4_frame_unlock_int_en_lane$  $6$  $6$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Frame_unlock_int For INT4$
$$int4_timer3_int_en_lane$  $5$  $5$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer4_int For INT4$
$$int4_timer2_int_en_lane$  $4$  $4$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer3_int For INT4$
$$int4_timer1_int_en_lane$  $3$  $3$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer2_int For INT4$
$$int4_timer0_int_en_lane$  $2$  $2$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer1_int For INT4$
$$int4_spd_int_gen_en_lane$  $1$  $1$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT4$
$$int4_pm_chg_int_en_lane$  $0$  $0$  $R02250h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pm_chg_int For INT4$
$$int5_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT5$
$$int5_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT5$
$$int5_mcu_remote_ack_int_en_lane$  $29$  $29$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT5$
$$int5_mcu_remote_req_int_en_lane$  $28$  $28$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT5$
$$int5_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT5$
$$int5_lane_margin_en_int_en_lane$  $26$  $26$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT5$
$$int5_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int5_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int5_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int5_mem_ecc_error_int_en_lane$  $22$  $22$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Memory ECC Error For INT5$
$$int5_refclk_dis_en_int_en_lane$  $21$  $21$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT5$
$$int5_int_cmn_irq_en_lane$  $20$  $20$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Mcu_int For INT5$
$$int5_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT5$
$$int5_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT5$
$$int5_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT5$
$$int5_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT5$
$$int5_pm_others_chg_int_en_lane$  $15$  $15$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pm_others_chg_int For INT5$
$$int5_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT5$
$$int5_dme_dec_error_int_en_lane$  $13$  $13$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Dme_dec_error_int For INT5$
$$int5_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT5$
$$int5_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT5$
$$int5_remote_status_valid_int_en_lane$  $10$  $10$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Remote_status_valid_int For INT5$
$$int5_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT5$
$$int5_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT5$
$$int5_frame_lock_int_en_lane$  $7$  $7$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Frame_lock_int For INT5$
$$int5_frame_unlock_int_en_lane$  $6$  $6$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Frame_unlock_int For INT5$
$$int5_timer3_int_en_lane$  $5$  $5$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer4_int For INT5$
$$int5_timer2_int_en_lane$  $4$  $4$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer3_int For INT5$
$$int5_timer1_int_en_lane$  $3$  $3$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer2_int For INT5$
$$int5_timer0_int_en_lane$  $2$  $2$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer1_int For INT5$
$$int5_spd_int_gen_en_lane$  $1$  $1$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT5$
$$int5_pm_chg_int_en_lane$  $0$  $0$  $R02254h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pm_chg_int For INT5$
$$int6_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT6$
$$int6_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT6$
$$int6_mcu_remote_ack_int_en_lane$  $29$  $29$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT6$
$$int6_mcu_remote_req_int_en_lane$  $28$  $28$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT6$
$$int6_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT6$
$$int6_lane_margin_en_int_en_lane$  $26$  $26$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT6$
$$int6_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int6_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int6_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int6_mem_ecc_error_int_en_lane$  $22$  $22$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Memory ECC Error For INT6$
$$int6_refclk_dis_en_int_en_lane$  $21$  $21$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT6$
$$int6_int_cmn_irq_en_lane$  $20$  $20$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Mcu_int For INT6$
$$int6_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT6$
$$int6_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT6$
$$int6_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT6$
$$int6_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT6$
$$int6_pm_others_chg_int_en_lane$  $15$  $15$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pm_others_chg_int For INT6$
$$int6_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT6$
$$int6_dme_dec_error_int_en_lane$  $13$  $13$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Dme_dec_error_int For INT6$
$$int6_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT6$
$$int6_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT6$
$$int6_remote_status_valid_int_en_lane$  $10$  $10$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Remote_status_valid_int For INT6$
$$int6_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT6$
$$int6_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT6$
$$int6_frame_lock_int_en_lane$  $7$  $7$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Frame_lock_int For INT6$
$$int6_frame_unlock_int_en_lane$  $6$  $6$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Frame_unlock_int For INT6$
$$int6_timer3_int_en_lane$  $5$  $5$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer4_int For INT6$
$$int6_timer2_int_en_lane$  $4$  $4$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer3_int For INT6$
$$int6_timer1_int_en_lane$  $3$  $3$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer2_int For INT6$
$$int6_timer0_int_en_lane$  $2$  $2$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer1_int For INT6$
$$int6_spd_int_gen_en_lane$  $1$  $1$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT6$
$$int6_pm_chg_int_en_lane$  $0$  $0$  $R02258h$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pm_chg_int For INT6$
$$int7_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT7$
$$int7_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT7$
$$int7_mcu_remote_ack_int_en_lane$  $29$  $29$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT7$
$$int7_mcu_remote_req_int_en_lane$  $28$  $28$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT7$
$$int7_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT7$
$$int7_lane_margin_en_int_en_lane$  $26$  $26$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT7$
$$int7_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int7_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int7_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int7_mem_ecc_error_int_en_lane$  $22$  $22$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Memory ECC Error For INT7$
$$int7_refclk_dis_en_int_en_lane$  $21$  $21$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT7$
$$int7_int_cmn_irq_en_lane$  $20$  $20$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Mcu_int For INT7$
$$int7_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT7$
$$int7_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT7$
$$int7_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT7$
$$int7_int_rx_init_rise_int_en_lane$  $16$  $16$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT7$
$$int7_pm_others_chg_int_en_lane$  $15$  $15$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pm_others_chg_int For INT7$
$$int7_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT7$
$$int7_dme_dec_error_int_en_lane$  $13$  $13$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Dme_dec_error_int For INT7$
$$int7_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT7$
$$int7_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT7$
$$int7_remote_status_valid_int_en_lane$  $10$  $10$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Remote_status_valid_int For INT7$
$$int7_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT7$
$$int7_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT7$
$$int7_frame_lock_int_en_lane$  $7$  $7$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Frame_lock_int For INT7$
$$int7_frame_unlock_int_en_lane$  $6$  $6$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Frame_unlock_int For INT7$
$$int7_timer3_int_en_lane$  $5$  $5$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer4_int For INT7$
$$int7_timer2_int_en_lane$  $4$  $4$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer3_int For INT7$
$$int7_timer1_int_en_lane$  $3$  $3$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer2_int For INT7$
$$int7_timer0_int_en_lane$  $2$  $2$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer1_int For INT7$
$$int7_spd_int_gen_en_lane$  $1$  $1$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT7$
$$int7_pm_chg_int_en_lane$  $0$  $0$  $R0225Ch$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pm_chg_int For INT7$
$$int8_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT8$
$$int8_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT8$
$$int8_mcu_remote_ack_int_en_lane$  $29$  $29$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT8$
$$int8_mcu_remote_req_int_en_lane$  $28$  $28$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT8$
$$int8_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT8$
$$int8_lane_margin_en_int_en_lane$  $26$  $26$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT8$
$$int8_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int8_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int8_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int8_mem_ecc_error_int_en_lane$  $22$  $22$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Memory ECC Error For INT8$
$$int8_refclk_dis_en_int_en_lane$  $21$  $21$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT8$
$$int8_int_cmn_irq_en_lane$  $20$  $20$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Mcu_int For INT8$
$$int8_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT8$
$$int8_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT8$
$$int8_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT8$
$$int8_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT8$
$$int8_pm_others_chg_int_en_lane$  $15$  $15$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pm_others_chg_int For INT8$
$$int8_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT8$
$$int8_dme_dec_error_int_en_lane$  $13$  $13$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Dme_dec_error_int For INT8$
$$int8_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT8$
$$int8_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT8$
$$int8_remote_status_valid_int_en_lane$  $10$  $10$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Remote_status_valid_int For INT8$
$$int8_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT8$
$$int8_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT8$
$$int8_frame_lock_int_en_lane$  $7$  $7$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Frame_lock_int For INT8$
$$int8_frame_unlock_int_en_lane$  $6$  $6$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Frame_unlock_int For INT8$
$$int8_timer3_int_en_lane$  $5$  $5$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer4_int For INT8$
$$int8_timer2_int_en_lane$  $4$  $4$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer3_int For INT8$
$$int8_timer1_int_en_lane$  $3$  $3$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer2_int For INT8$
$$int8_timer0_int_en_lane$  $2$  $2$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer1_int For INT8$
$$int8_spd_int_gen_en_lane$  $1$  $1$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT8$
$$int8_pm_chg_int_en_lane$  $0$  $0$  $R02260h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pm_chg_int For INT8$
$$int9_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT9$
$$int9_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT9$
$$int9_mcu_remote_ack_int_en_lane$  $29$  $29$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT9$
$$int9_mcu_remote_req_int_en_lane$  $28$  $28$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT9$
$$int9_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT9$
$$int9_lane_margin_en_int_en_lane$  $26$  $26$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT9$
$$int9_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int9_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int9_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int9_mem_ecc_error_int_en_lane$  $22$  $22$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Memory ECC Error For INT9$
$$int9_refclk_dis_en_int_en_lane$  $21$  $21$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT9$
$$int9_int_cmn_irq_en_lane$  $20$  $20$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Mcu_int For INT9$
$$int9_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT9$
$$int9_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT9$
$$int9_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT9$
$$int9_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT9$
$$int9_pm_others_chg_int_en_lane$  $15$  $15$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pm_others_chg_int For INT9$
$$int9_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT9$
$$int9_dme_dec_error_int_en_lane$  $13$  $13$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Dme_dec_error_int For INT9$
$$int9_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT9$
$$int9_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT9$
$$int9_remote_status_valid_int_en_lane$  $10$  $10$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Remote_status_valid_int For INT9$
$$int9_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT9$
$$int9_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT9$
$$int9_frame_lock_int_en_lane$  $7$  $7$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Frame_lock_int For INT9$
$$int9_frame_unlock_int_en_lane$  $6$  $6$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Frame_unlock_int For INT9$
$$int9_timer3_int_en_lane$  $5$  $5$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer4_int For INT9$
$$int9_timer2_int_en_lane$  $4$  $4$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer3_int For INT9$
$$int9_timer1_int_en_lane$  $3$  $3$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer2_int For INT9$
$$int9_timer0_int_en_lane$  $2$  $2$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer1_int For INT9$
$$int9_spd_int_gen_en_lane$  $1$  $1$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT9$
$$int9_pm_chg_int_en_lane$  $0$  $0$  $R02264h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pm_chg_int For INT9$
$$int10_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT10$
$$int10_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT10$
$$int10_mcu_remote_ack_int_en_lane$  $29$  $29$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT10$
$$int10_mcu_remote_req_int_en_lane$  $28$  $28$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT10$
$$int10_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT10$
$$int10_lane_margin_en_int_en_lane$  $26$  $26$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT10$
$$int10_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int10_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int10_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int10_mem_ecc_error_int_en_lane$  $22$  $22$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Memory ECC Error For INT10$
$$int10_refclk_dis_en_int_en_lane$  $21$  $21$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT10$
$$int10_int_cmn_irq_en_lane$  $20$  $20$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Mcu_int For INT10$
$$int10_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT10$
$$int10_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT10$
$$int10_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT10$
$$int10_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT10$
$$int10_pm_others_chg_int_en_lane$  $15$  $15$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pm_others_chg_int For INT10$
$$int10_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT10$
$$int10_dme_dec_error_int_en_lane$  $13$  $13$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Dme_dec_error_int For INT10$
$$int10_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT10$
$$int10_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT10$
$$int10_remote_status_valid_int_en_lane$  $10$  $10$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Remote_status_valid_int For INT10$
$$int10_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT10$
$$int10_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT10$
$$int10_frame_lock_int_en_lane$  $7$  $7$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Frame_lock_int For INT10$
$$int10_frame_unlock_int_en_lane$  $6$  $6$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Frame_unlock_int For INT10$
$$int10_timer3_int_en_lane$  $5$  $5$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer4_int For INT10$
$$int10_timer2_int_en_lane$  $4$  $4$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer3_int For INT10$
$$int10_timer1_int_en_lane$  $3$  $3$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer2_int For INT10$
$$int10_timer0_int_en_lane$  $2$  $2$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer1_int For INT10$
$$int10_spd_int_gen_en_lane$  $1$  $1$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT10$
$$int10_pm_chg_int_en_lane$  $0$  $0$  $R02268h$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pm_chg_int For INT10$
$$int11_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT11$
$$int11_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT11$
$$int11_mcu_remote_ack_int_en_lane$  $29$  $29$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT11$
$$int11_mcu_remote_req_int_en_lane$  $28$  $28$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT11$
$$int11_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT11$
$$int11_lane_margin_en_int_en_lane$  $26$  $26$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT11$
$$int11_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int11_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int11_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int11_mem_ecc_error_int_en_lane$  $22$  $22$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Memory ECC Error For INT11$
$$int11_refclk_dis_en_int_en_lane$  $21$  $21$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT11$
$$int11_int_cmn_irq_en_lane$  $20$  $20$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Mcu_int For INT11$
$$int11_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT11$
$$int11_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT11$
$$int11_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT11$
$$int11_int_rx_init_rise_int_en_lane$  $16$  $16$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT11$
$$int11_pm_others_chg_int_en_lane$  $15$  $15$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pm_others_chg_int For INT11$
$$int11_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT11$
$$int11_dme_dec_error_int_en_lane$  $13$  $13$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Dme_dec_error_int For INT11$
$$int11_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT11$
$$int11_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT11$
$$int11_remote_status_valid_int_en_lane$  $10$  $10$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Remote_status_valid_int For INT11$
$$int11_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT11$
$$int11_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT11$
$$int11_frame_lock_int_en_lane$  $7$  $7$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Frame_lock_int For INT11$
$$int11_frame_unlock_int_en_lane$  $6$  $6$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Frame_unlock_int For INT11$
$$int11_timer3_int_en_lane$  $5$  $5$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer4_int For INT11$
$$int11_timer2_int_en_lane$  $4$  $4$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer3_int For INT11$
$$int11_timer1_int_en_lane$  $3$  $3$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer2_int For INT11$
$$int11_timer0_int_en_lane$  $2$  $2$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer1_int For INT11$
$$int11_spd_int_gen_en_lane$  $1$  $1$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT11$
$$int11_pm_chg_int_en_lane$  $0$  $0$  $R0226Ch$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pm_chg_int For INT11$
$$int12_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For INT12$
$$int12_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For INT12$
$$int12_mcu_remote_ack_int_en_lane$  $29$  $29$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For INT12$
$$int12_mcu_remote_req_int_en_lane$  $28$  $28$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot INT12$
$$int12_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For INT12$
$$int12_lane_margin_en_int_en_lane$  $26$  $26$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT12$
$$int12_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int12_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int12_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int12_mem_ecc_error_int_en_lane$  $22$  $22$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Memory ECC Error For INT12$
$$int12_refclk_dis_en_int_en_lane$  $21$  $21$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT12$
$$int12_int_cmn_irq_en_lane$  $20$  $20$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Mcu_int For INT12$
$$int12_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT12$
$$int12_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT12$
$$int12_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT12$
$$int12_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT12$
$$int12_pm_others_chg_int_en_lane$  $15$  $15$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pm_others_chg_int For INT12$
$$int12_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT12$
$$int12_dme_dec_error_int_en_lane$  $13$  $13$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Dme_dec_error_int For INT12$
$$int12_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For INT12$
$$int12_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For INT12$
$$int12_remote_status_valid_int_en_lane$  $10$  $10$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Remote_status_valid_int For INT12$
$$int12_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For INT12$
$$int12_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For INT12$
$$int12_frame_lock_int_en_lane$  $7$  $7$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Frame_lock_int For INT12$
$$int12_frame_unlock_int_en_lane$  $6$  $6$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Frame_unlock_int For INT12$
$$int12_timer3_int_en_lane$  $5$  $5$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer4_int For INT12$
$$int12_timer2_int_en_lane$  $4$  $4$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer3_int For INT12$
$$int12_timer1_int_en_lane$  $3$  $3$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer2_int For INT12$
$$int12_timer0_int_en_lane$  $2$  $2$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer1_int For INT12$
$$int12_spd_int_gen_en_lane$  $1$  $1$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT12$
$$int12_pm_chg_int_en_lane$  $0$  $0$  $R02270h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Pm_chg_int For INT12$
$$ND$  $31$  $5$  $R02274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_lane$  $4$  $4$  $R02274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer$
$$timer_3_en_lane$  $3$  $3$  $R02274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3$
$$timer_2_en_lane$  $2$  $2$  $R02274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2$
$$timer_1_en_lane$  $1$  $1$  $R02274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1$
$$timer_0_en_lane$  $0$  $0$  $R02274h$  $MCU Ext Timer Control Register 1$  $RW$  $0h$  $Enable Hardware Timer0$
$$timer0_lo_cnt_lane[15:0]$  $31$  $16$  $R02278h$  $MCU Ext Timer Control Register 1$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer0_hi_cnt_lane[15:0]$  $15$  $0$  $R02278h$  $MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer1_lo_cnt_lane[15:0]$  $31$  $16$  $R0227Ch$  $MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer1_hi_cnt_lane[15:0]$  $15$  $0$  $R0227Ch$  $MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer2_lo_cnt_lane[15:0]$  $31$  $16$  $R02280h$  $MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer2_hi_cnt_lane[15:0]$  $15$  $0$  $R02280h$  $MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer3_lo_cnt_lane[15:0]$  $31$  $16$  $R02284h$  $MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 3 Counter Number$
$$timer3_hi_cnt_lane[15:0]$  $15$  $0$  $R02284h$  $MCU Ext Timer Control Register 5$  $RW$  $01h$  $Timer 3 Counter Number$
$$ND$  $31$  $8$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$int_cmn_isr_lane$  $7$  $7$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $INT Form CMN MCU$
$$phy_mcu_remote_ack_isr_lane$  $6$  $6$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt$
$$phy_mcu_remote_req_isr_lane$  $5$  $5$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt$
$$int_mem_ecc_error_isr_lane$  $4$  $4$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Memory ECC Error IRQ$
$$int_timer3_isr_lane$  $3$  $3$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer3 IRQ ISR$
$$int_timer2_isr_lane$  $2$  $2$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer2 IRQ ISR$
$$int_timer1_isr_lane$  $1$  $1$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer1 IRQ ISR$
$$int_timer0_isr_lane$  $0$  $0$  $R02288h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer0 IRQ ISR$
$$ND$  $31$  $8$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$int_cmn_mask_lane$  $7$  $7$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $INT Form CMN MCU Mask$
$$phy_mcu_remote_ack_mask_lane$  $6$  $6$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Mask$
$$phy_mcu_remote_req_mask_lane$  $5$  $5$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Mask$
$$int_mem_ecc_error_mask_lane$  $4$  $4$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Memory ECC Error IRQ Mask$
$$int_timer3_mask_lane$  $3$  $3$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer3 IRQ Mask$
$$int_timer2_mask_lane$  $2$  $2$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer2 IRQ Mask$
$$int_timer1_mask_lane$  $1$  $1$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer1 IRQ Mask$
$$int_timer0_mask_lane$  $0$  $0$  $R0228Ch$  $Lane Memory Control Register 0$  $RW$  $0h$  $Timer0 IRQ Mask$
$$ND$  $31$  $20$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$iram_rtsel_lane[1:0]$  $19$  $18$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $IRAM Read Timing Control$
$$iram_wtsel_lane[1:0]$  $17$  $16$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $IRAM Write Timing Control$
$$ND$  $15$  $4$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$xram_rtsel_lane[1:0]$  $3$  $2$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $Data Memory Read Timing Control$
$$xram_wtsel_lane[1:0]$  $1$  $0$  $R02290h$  $Lane Memory Control Register 1$  $RW$  $1h$  $Data Memory Write Timing Control$
$$mcu_wdt_reset_lane$  $31$  $31$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer RESET.$
$$ND$  $30$  $30$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_LANE$  $29$  $29$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Reset PHY Xdata Lane Memory Checksum Pass$
$$XDATA_MEM_CHECKSUM_RESET_LANE$  $28$  $28$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Reset PHY Xdata Lane Memory Checksum Calculation Value$
$$IRAM_ECC_2ERR_SET_LANE$  $27$  $27$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error$
$$CACHE_ECC_2ERR_SET_LANE$  $26$  $26$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error$
$$XDATA_ECC_2ERR_SET_LANE$  $25$  $25$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error$
$$IRAM_ECC_1ERR_SET_LANE$  $24$  $24$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error$
$$CACHE_ECC_1ERR_SET_LANE$  $23$  $23$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error$
$$XDATA_ECC_1ERR_SET_LANE$  $22$  $22$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error$
$$IRAM_ECC_2ERR_CLEAR_LANE$  $21$  $21$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear$
$$CACHE_ECC_2ERR_CLEAR_LANE$  $20$  $20$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear$
$$XDATA_ECC_2ERR_CLEAR_LANE$  $19$  $19$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear$
$$IRAM_ECC_1ERR_CLEAR_LANE$  $18$  $18$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear$
$$CACHE_ECC_1ERR_CLEAR_LANE$  $17$  $17$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear$
$$XDATA_ECC_1ERR_CLEAR_LANE$  $16$  $16$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear$
$$IRAM_ECC_2ERR_ENABLE_LANE$  $15$  $15$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error$
$$CACHE_ECC_2ERR_ENABLE_LANE$  $14$  $14$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error$
$$XDATA_ECC_2ERR_ENABLE_LANE$  $13$  $13$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error$
$$IRAM_ECC_1ERR_ENABLE_LANE$  $12$  $12$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error$
$$CACHE_ECC_1ERR_ENABLE_LANE$  $11$  $11$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error$
$$XDATA_ECC_1ERR_ENABLE_LANE$  $10$  $10$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error$
$$IRAM_ECC_2ERR_LANE$  $9$  $9$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $IRAM 256x8 Memory ECC 2 Bits Uncorrectable Error Detected$
$$CACHE_ECC_2ERR_LANE$  $8$  $8$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Cache 256x32 Memory ECC 2 Bits Uncorrectable Error Detected$
$$XDATA_ECC_2ERR_LANE$  $7$  $7$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata 512x32 Memory ECC 2 Bits Uncorrectable Error Detected$
$$IRAM_ECC_1ERR_LANE$  $6$  $6$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $IRAM 256x8 Memory ECC 1 Bit Correctable Error Detected$
$$CACHE_ECC_1ERR_LANE$  $5$  $5$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Cache 256x32 Memory ECC 1 Bit Correctable Error Detected$
$$XDATA_ECC_1ERR_LANE$  $4$  $4$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata 512x32 Memory ECC 1 Bit Correctable Error Detected$
$$cache_rtsel_lane[1:0]$  $3$  $2$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $1h$  $Cache Memory Read Timing Control$
$$cache_wtsel_lane[1:0]$  $1$  $0$  $R02294h$  $MCU Ext Timer Control Register 7$  $RW$  $1h$  $Cache Memory Write Timing Control$
$$ND$  $31$  $8$  $R02298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $$
$$timer_2ex_sel_lane[1:0]$  $7$  $6$  $R02298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2EX Input Selection$
$$timer_2_sel_lane[1:0]$  $5$  $4$  $R02298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2 Input Selection$
$$timer_1_sel_lane[1:0]$  $3$  $2$  $R02298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T1 Input Selection$
$$timer_0_sel_lane[1:0]$  $1$  $0$  $R02298h$  $MCU Ext Timer Control Register 8$  $RW$  $0h$  $MCU Timer T0 Input Selection$
$$pwm0_en_lane$  $31$  $31$  $R0229Ch$  $MCU Ext Timer Control Register 8$  $RW$  $0h$  $Enable Timer Clock Generation Function0 For CPU Timer$
$$pwm0_counter_lane[30:0]$  $30$  $0$  $R0229Ch$  $MCU Ext Timer Control Register 9$  $RW$  $ah$  $Timer Clock Block 0 Control$
$$pwm1_en_lane$  $31$  $31$  $R022A0h$  $MCU Ext Timer Control Register 9$  $RW$  $0h$  $Enable Timer Clock Generation Function1 For CPU Timer$
$$pwm1_counter_lane[30:0]$  $30$  $0$  $R022A0h$  $MCU Ext Timer Control Register 10$  $RW$  $ah$  $Timer Clock Block 1 Control$
$$pwm2_en_lane$  $31$  $31$  $R022A4h$  $MCU Ext Timer Control Register 10$  $RW$  $0h$  $Enable Timer Clock Generation Function2 For CPU Timer$
$$pwm2_counter_lane[30:0]$  $30$  $0$  $R022A4h$  $MCU Ext Timer Control Register 11$  $RW$  $ah$  $Timer Clock Block 2 Control$
$$pwm3_en_lane$  $31$  $31$  $R022A8h$  $MCU Ext Timer Control Register 11$  $RW$  $0h$  $Enable Timer Clock Generation Function3 For CPU Timer$
$$pwm3_counter_lane[30:0]$  $30$  $0$  $R022A8h$  $MCU Ext Timer Control Register 12$  $RW$  $ah$  $Timer Clock Block 3 Control$
$$ND$  $31$  $8$  $R022ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $$
$$pwm3_clk_sel_lane[1:0]$  $7$  $6$  $R022ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$pwm2_clk_sel_lane[1:0]$  $5$  $4$  $R022ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$pwm1_clk_sel_lane[1:0]$  $3$  $2$  $R022ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$pwm0_clk_sel_lane[1:0]$  $1$  $0$  $R022ACh$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$ND$  $31$  $8$  $R022B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $$
$$timer3_clk_sel_lane[1:0]$  $7$  $6$  $R022B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$timer2_clk_sel_lane[1:0]$  $5$  $4$  $R022B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$timer1_clk_sel_lane[1:0]$  $3$  $2$  $R022B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$timer0_clk_sel_lane[1:0]$  $1$  $0$  $R022B0h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$mcu_debug3_lane[7:0]$  $31$  $24$  $R022B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug2_lane[7:0]$  $23$  $16$  $R022B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug1_lane[7:0]$  $15$  $8$  $R022B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug0_lane[7:0]$  $7$  $0$  $R022B4h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug7_lane[7:0]$  $31$  $24$  $R022B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug6_lane[7:0]$  $23$  $16$  $R022B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug5_lane[7:0]$  $15$  $8$  $R022B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug4_lane[7:0]$  $7$  $0$  $R022B8h$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debugb_lane[7:0]$  $31$  $24$  $R022BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debuga_lane[7:0]$  $23$  $16$  $R022BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debug9_lane[7:0]$  $15$  $8$  $R022BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debug8_lane[7:0]$  $7$  $0$  $R022BCh$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugf_lane[7:0]$  $31$  $24$  $R022C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debuge_lane[7:0]$  $23$  $16$  $R022C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugd_lane[7:0]$  $15$  $8$  $R022C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugc_lane[7:0]$  $7$  $0$  $R022C0h$  $Lane MCU Debug Register 4$  $RW$  $0h$  $For Debug Only$
$$mcu_debug_lane[31:0]$  $31$  $0$  $R022C4h$  $Ext INT Control$  $RW$  $0h$  $For Debug Only$
$$extint_phy_mcu_remote_ack_int_en_lane$  $31$  $31$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Phy_mcu_remote_ack_int INT For EXT INT$
$$extint_phy_mcu_remote_req_int_en_lane$  $30$  $30$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Phy_mcu_remote_req_int INT For EXT_INT$
$$extint_mcu_remote_ack_int_en_lane$  $29$  $29$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Mcu_remote_ack_int INT For EXT  INT$
$$extint_mcu_remote_req_int_en_lane$  $28$  $28$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Mcu_remote_req_int INT Fot EXT INT$
$$extint_dphy_ana_lane_disable_int_en_lane$  $27$  $27$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Dphy_ana_lane_disable_int_lane For EXT_INT$
$$extint_lane_margin_en_int_en_lane$  $26$  $26$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For EXT_INT$
$$extint_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$extint_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$extint_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$extint_mem_ecc_error_int_en_lane$  $22$  $22$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Memory ECC Error For External INT$
$$extint_refclk_dis_en_int_en_lane$  $21$  $21$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Refclk_dis_en_int For EXT_INT$
$$extint_int_cmn_irq_en_lane$  $20$  $20$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Mcu_int For  EXT_INT$
$$extint_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Refclk_dis_chg_int For  EXT_INT$
$$extint_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pu_ivref_chg_int For  EXT_INT$
$$extint_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Power_state_valid_rise_int For  EXT_INT$
$$extint_int_rx_init_rise_int_en_lane$  $16$  $16$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Int_rx_init_rise_int For  EXT_INT$
$$extint_pm_others_chg_int_en_lane$  $15$  $15$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pm_others_chg_int For  EXT_INT$
$$extint_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For  EXT_INT$
$$extint_dme_dec_error_int_en_lane$  $13$  $13$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Dme_dec_error_int For  EXT_INT$
$$extint_dme_dec_remote_balance_err_int_en_lane$  $12$  $12$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Dme_dec_remote_balance_err_int For  EXT_INT$
$$extint_remote_ctrl_valid_int_en_lane$  $11$  $11$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Remote_ctrl_valid_int For  EXT_INT$
$$extint_remote_status_valid_int_en_lane$  $10$  $10$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Remote_status_valid_int For  EXT_INT$
$$extint_pin_tx_train_enable_int_en_lane$  $9$  $9$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pin_tx_train_enable_int For  EXT_INT$
$$extint_pin_rx_train_enable_int_en_lane$  $8$  $8$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pin_rx_train_enable_int For  EXT_INT$
$$extint_frame_lock_int_en_lane$  $7$  $7$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Frame_lock_int For  EXT_INT$
$$extint_frame_unlock_int_en_lane$  $6$  $6$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Frame_unlock_int For  EXT_INT$
$$extint_timer3_int_en_lane$  $5$  $5$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer4_int For  EXT_INT$
$$extint_timer2_int_en_lane$  $4$  $4$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer3_int For  EXT_INT$
$$extint_timer1_int_en_lane$  $3$  $3$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer2_int For  EXT_INT$
$$extint_timer0_int_en_lane$  $2$  $2$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer1_int For  EXT_INT$
$$extint_spd_int_gen_en_lane$  $1$  $1$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Spd_int_gen_lane For  EXT_INT$
$$extint_pm_chg_int_en_lane$  $0$  $0$  $R022C8h$  $Analog Interface Register 0$  $RW$  $0h$  $Enable Pm_chg_int For  EXT_INT$
$$ana_reg_trx_addr_lane[7:0]$  $31$  $24$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register ADDR PIN$
$$ana_reg_trx_wd_lane[7:0]$  $23$  $16$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WD PIN$
$$ana_reg_trx_rd_out_lane[7:0]$  $15$  $8$  $R022CCh$  $Analog Interface Register 0$  $R$  $Vh$  $TRX Analog Register RD_OUT Output$
$$ana_reg_trx_rst_lane$  $7$  $7$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RST PIN$
$$ana_reg_trx_we_lane$  $6$  $6$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WE PIN$
$$ana_reg_trx_re_lane$  $5$  $5$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RE PIN$
$$ana_reg_trx_force_lane$  $4$  $4$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $TRX Analog Register Force$
$$ND$  $3$  $0$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_dfee_addr_lane[7:0]$  $31$  $24$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register ADDR PIN$
$$ana_reg_dfee_wd_lane[7:0]$  $23$  $16$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register WD PIN$
$$ana_reg_dfee_rd_out_lane[7:0]$  $15$  $8$  $R022D0h$  $Analog Interface Register 0$  $R$  $Vh$  $DFEE Analog Register RD_OUT Output$
$$ana_reg_dfee_rst_lane$  $7$  $7$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register RST PIN$
$$ana_reg_dfee_we_lane$  $6$  $6$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register WE PIN$
$$ana_reg_dfee_re_lane$  $5$  $5$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register RE PIN$
$$ana_reg_dfee_force_lane$  $4$  $4$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $DFEE Analog Register Force$
$$ND$  $3$  $0$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_dfeo_addr_lane[7:0]$  $31$  $24$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register ADDR PIN$
$$ana_reg_dfeo_wd_lane[7:0]$  $23$  $16$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register WD PIN$
$$ana_reg_dfeo_rd_out_lane[7:0]$  $15$  $8$  $R022D4h$  $Analog Interface Register 0$  $R$  $Vh$  $DFEO Analog Register RD_OUT Output$
$$ana_reg_dfeo_rst_lane$  $7$  $7$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register RST PIN$
$$ana_reg_dfeo_we_lane$  $6$  $6$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register WE PIN$
$$ana_reg_dfeo_re_lane$  $5$  $5$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register RE PIN$
$$ana_reg_dfeo_force_lane$  $4$  $4$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register Force$
$$ND$  $3$  $0$  $R022D4h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$int_cmn_isr_clear_lane$  $7$  $7$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $INT Form CMN MCU Clear$
$$phy_mcu_remote_ack_isr_clear_lane$  $6$  $6$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Clear$
$$phy_mcu_remote_req_isr_clear_lane$  $5$  $5$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Clear$
$$int_mem_ecc_error_isr_clear_lane$  $4$  $4$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Memory ECC Error IRQ ISR Clear$
$$int_timer3_isr_clear_lane$  $3$  $3$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer3 IRQ ISR Clear$
$$int_timer2_isr_clear_lane$  $2$  $2$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer2 IRQ ISR Clear$
$$int_timer1_isr_clear_lane$  $1$  $1$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer1 IRQ ISR Clear$
$$int_timer0_isr_clear_lane$  $0$  $0$  $R022D8h$  $MCU Watch Dog Timer Control Register 1$  $RW$  $0h$  $Timer0 IRQ ISR Clear$
$$mcu_wdt_en_lane$  $31$  $31$  $R022DCh$  $MCU Watch Dog Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer$
$$mcu_wdt_cnt_hi_lane[14:0]$  $30$  $16$  $R022DCh$  $MCU Watch Dog Timer Control Register 1$  $RW$  $40h$  $MCU Watch Dog Timer Counter Hi$
$$mcu_wdt_cnt_lo_lane[15:0]$  $15$  $0$  $R022DCh$  $MCU INT Control Register 13$  $RW$  $80h$  $MCU Watch Dog Timer Counter Low$
$$ND$  $31$  $28$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $$
$$extint_pin_rx_train_disable_int_en_lane$  $27$  $27$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT_INT$
$$int12_pin_rx_train_disable_int_en_lane$  $26$  $26$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT12$
$$int11_pin_rx_train_disable_int_en_lane$  $25$  $25$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT11$
$$int10_pin_rx_train_disable_int_en_lane$  $24$  $24$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT10$
$$int9_pin_rx_train_disable_int_en_lane$  $23$  $23$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT9$
$$int8_pin_rx_train_disable_int_en_lane$  $22$  $22$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT8$
$$int7_pin_rx_train_disable_int_en_lane$  $21$  $21$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT7$
$$int6_pin_rx_train_disable_int_en_lane$  $20$  $20$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT6$
$$int5_pin_rx_train_disable_int_en_lane$  $19$  $19$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT5$
$$int4_pin_rx_train_disable_int_en_lane$  $18$  $18$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT4$
$$int3_pin_rx_train_disable_int_en_lane$  $17$  $17$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT3$
$$int2_pin_rx_train_disable_int_en_lane$  $16$  $16$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT2$
$$int1_pin_rx_train_disable_int_en_lane$  $15$  $15$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT1$
$$int0_pin_rx_train_disable_int_en_lane$  $14$  $14$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_rx_train_enable De-assert For INT0$
$$extint_pin_papta_train_disable_int_en_lane$  $13$  $13$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For EXT_INT$
$$int12_pin_papta_train_disable_int_en_lane$  $12$  $12$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT12$
$$int11_pin_papta_train_disable_int_en_lane$  $11$  $11$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT11$
$$int10_pin_papta_train_disable_int_en_lane$  $10$  $10$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT10$
$$int9_pin_papta_train_disable_int_en_lane$  $9$  $9$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT9$
$$int8_pin_papta_train_disable_int_en_lane$  $8$  $8$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT8$
$$int7_pin_papta_train_disable_int_en_lane$  $7$  $7$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT7$
$$int6_pin_papta_train_disable_int_en_lane$  $6$  $6$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT6$
$$int5_pin_papta_train_disable_int_en_lane$  $5$  $5$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT5$
$$int4_pin_papta_train_disable_int_en_lane$  $4$  $4$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT4$
$$int3_pin_papta_train_disable_int_en_lane$  $3$  $3$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT3$
$$int2_pin_papta_train_disable_int_en_lane$  $2$  $2$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT2$
$$int1_pin_papta_train_disable_int_en_lane$  $1$  $1$  $R022E0h$  $MCU INT Control Register 13$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT1$
$$int0_pin_papta_train_disable_int_en_lane$  $0$  $0$  $R022E0h$  $MCU Command Register 0$  $RW$  $0h$  $Enable Pin_papta_train_disable_int INT For INT0$
$$dig_id_lane[7:0]$  $31$  $24$  $R022E4h$  $MCU Command Register 0$  $R$  $Vh$  $Digital Revision For Lane$
$$ND$  $23$  $2$  $R022E4h$  $MCU Command Register 0$  $RW$  $0h$  $$
$$PHY_MCU_REMOTE_ACK_LANE$  $1$  $1$  $R022E4h$  $MCU Command Register 0$  $RW$  $0h$  $PHY MCU Remote Acknowledge$
$$PHY_MCU_REMOTE_REQ_LANE$  $0$  $0$  $R022E4h$  $Analog Interface Register 0$  $RW$  $0h$  $PHY MCU Remote Reqest$
$$ana_reg_lane_rpll_addr_lane[7:0]$  $31$  $24$  $R022E8h$  $Analog Interface Register 0$  $RW$  $0h$  $Force LANE RING PLL Analog Register ADDR PIN$
$$ana_reg_lane_rpll_wd_lane[7:0]$  $23$  $16$  $R022E8h$  $Analog Interface Register 0$  $RW$  $0h$  $Force  LANE RING PLL Analog Register WD PIN$
$$ana_reg_lane_rpll_rd_out_lane[7:0]$  $15$  $8$  $R022E8h$  $Analog Interface Register 0$  $R$  $Vh$  $ LANE RING PLL Analog Register RD_OUT Output$
$$ana_reg_lane_rpll_rst_lane$  $7$  $7$  $R022E8h$  $Analog Interface Register 0$  $RW$  $0h$  $Force  LANE RING PLL Analog Register RST PIN$
$$ana_reg_lane_rpll_we_lane$  $6$  $6$  $R022E8h$  $Analog Interface Register 0$  $RW$  $0h$  $Force  LANE RING PLL Analog Register WE PIN$
$$ana_reg_lane_rpll_re_lane$  $5$  $5$  $R022E8h$  $Analog Interface Register 0$  $RW$  $0h$  $Force  LANE RING PLL Analog Register RE PIN$
$$ana_reg_lane_rpll_force_lane$  $4$  $4$  $R022E8h$  $Analog Interface Register 0$  $RW$  $0h$  $LANE RING PLL Analog Register Force$
$$ND$  $3$  $0$  $R022E8h$  $MCU INT Control Register 14$  $RW$  $0h$  $$
$$ND$  $31$  $14$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $$
$$extint_pin_tx_train_disable_int_en_lane$  $13$  $13$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT_INT$
$$int12_pin_tx_train_disable_int_en_lane$  $12$  $12$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT12$
$$int11_pin_tx_train_disable_int_en_lane$  $11$  $11$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT11$
$$int10_pin_tx_train_disable_int_en_lane$  $10$  $10$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT10$
$$int9_pin_tx_train_disable_int_en_lane$  $9$  $9$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT9$
$$int8_pin_tx_train_disable_int_en_lane$  $8$  $8$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT8$
$$int7_pin_tx_train_disable_int_en_lane$  $7$  $7$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT7$
$$int6_pin_tx_train_disable_int_en_lane$  $6$  $6$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT6$
$$int5_pin_tx_train_disable_int_en_lane$  $5$  $5$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT5$
$$int4_pin_tx_train_disable_int_en_lane$  $4$  $4$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT4$
$$int3_pin_tx_train_disable_int_en_lane$  $3$  $3$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT3$
$$int2_pin_tx_train_disable_int_en_lane$  $2$  $2$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT2$
$$int1_pin_tx_train_disable_int_en_lane$  $1$  $1$  $R022ECh$  $MCU INT Control Register 14$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT1$
$$int0_pin_tx_train_disable_int_en_lane$  $0$  $0$  $R022ECh$  $MEMORY LANE ECC ERROR ADDR$  $RW$  $0h$  $Enable Pin_tx_train_enable De-assert For INT0$
$$ND$  $31$  $26$  $R022F4h$  $MEMORY LANE ECC ERROR ADDR$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_LANE[7:0]$  $25$  $18$  $R022F4h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $Vh$  $Cache 256x32 Memory ECC Error Address$
$$IRAM_ECC_ERR_ADDR_LANE[7:0]$  $17$  $10$  $R022F4h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $Vh$  $Idata 256x8 Memory ECC Error Address$
$$XDATA_ECC_ERR_ADDR_LANE[9:0]$  $9$  $0$  $R022F4h$  $XDATA MEMORY LANE CHECKSUM Registers 0$  $R$  $Vh$  $Xdata 512x32 Memory ECC Error Address$
$$XDATA_MEM_CHECKSUM_EXP_LANE[31:0]$  $31$  $0$  $R022F8h$  $XDATA MEMORY LANE CHECKSUM Registers 1$  $RW$  $ffffffffh$  $Xdata Memory Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_LANE[31:0]$  $31$  $0$  $R022FCh$  $Main Control Register$  $R$  $Vh$  $Xdata Memory Checksum Readback$
$$PT_EN_LANE$  $31$  $31$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable$
$$PT_EN_MODE_LANE[1:0]$  $30$  $29$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable Mode$
$$PT_PHYREADY_FORCE_LANE$  $28$  $28$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test PHY Ready Force$
$$PT_TX_PATTERN_SEL_LANE[5:0]$  $27$  $22$  $R02300h$  $Main Control Register$  $RW$  $09h$  $PHY Test TX Pattern Select$
$$PT_RX_PATTERN_SEL_LANE[5:0]$  $21$  $16$  $R02300h$  $Main Control Register$  $RW$  $09h$  $PHY Test RX Pattern Select$
$$PT_LOCK_CNT_LANE[7:0]$  $15$  $8$  $R02300h$  $Main Control Register$  $RW$  $20h$  $PHY Test Pattern Lock Count Threshold$
$$PT_CNT_RST_LANE$  $7$  $7$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Pattern Counter Reset$
$$PT_START_RD_LANE$  $6$  $6$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Start Running Disparity$
$$TX_TRAIN_PAT_SEL_LANE[1:0]$  $5$  $4$  $R02300h$  $Main Control Register$  $RW$  $0h$  $TX Training Pattern Select$
$$tx_train_pat_force_lane$  $3$  $3$  $R02300h$  $Main Control Register$  $RW$  $0h$  $TX Training Pattern Force$
$$TX_TRAIN_POLY_SEL_FM_PIN_LANE$  $2$  $2$  $R02300h$  $Main Control Register$  $RW$  $0h$  $Tx training LFSR Pattern Polynomial Select$
$$pt_tx_mode2_rst_dis_lane$  $1$  $1$  $R02300h$  $Main Control Register$  $RW$  $0h$  $Disable Tx Pattern Reset When PHY Test Enable Mode 2$
$$PT_RST_LANE$  $0$  $0$  $R02300h$  $Detail Control Register$  $RW$  $0h$  $PHY Test Reset$
$$pt_relock_lane$  $31$  $31$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $PHY Test Relock Enable$
$$pt_sync_mode_lane$  $30$  $30$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $PHY Test Sync Mode Select$
$$pt_prbs_seed_sel_lane[2:0]$  $29$  $27$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $PRBS Seed Select$
$$pt_prbs_load_lane$  $26$  $26$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $PRBS Input Select$
$$pt_lock_mode_lane$  $25$  $25$  $R02304h$  $Detail Control Register$  $RW$  $1h$  $Lock Mode Selection$
$$pt_prbs_inv_lane$  $24$  $24$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $PRBS Pattern Inversion$
$$PT_PRBS_ENC_EN_LANE$  $23$  $23$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $PRBS 8/10bit Coding Enable$
$$PT_SATA_LONG_LANE$  $22$  $22$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $SATA Pattern Select$
$$ND$  $21$  $21$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $$
$$pt_oob_en_lane$  $20$  $20$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $Out Of Band (OOB) Enable$
$$pt_oob_speed_lane[1:0]$  $19$  $18$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $Out Of Band (OOB) Speed$
$$pt_oob_pat_sel_lane[1:0]$  $17$  $16$  $R02304h$  $Detail Control Register$  $RW$  $0h$  $Out Of Band (OOB) Pattern Select$
$$pt_oob_idle_len_lane[7:0]$  $15$  $8$  $R02304h$  $Detail Control Register$  $RW$  $30h$  $Out Of Band (OOB) Idle Length.$
$$pt_oob_burst_len_lane[7:0]$  $7$  $0$  $R02304h$  $User Defined Pattern0$  $RW$  $10h$  $PHY Test Out Of Band (OOB) Burst Length.$
$$PT_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R02308h$  $User Defined Pattern1$  $RW$  $0h$  $User Defined Pattern$
$$PT_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R0230Ch$  $User Defined Pattern2$  $RW$  $0h$  $User Defined Pattern$
$$PT_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $User Defined Pattern$
$$PT_USER_K_CHAR_LANE[7:0]$  $15$  $8$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $64bit User Pattern K Character$
$$ND$  $7$  $7$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$PT_PASS_LANE$  $1$  $1$  $R02310h$  $User Defined Pattern2$  $R$  $Vh$  $PHY Test Pass Flag$
$$PT_LOCK_LANE$  $0$  $0$  $R02310h$  $Pattern Counter0$  $R$  $Vh$  $PHY Test Pattern Lock Flag$
$$PT_CNT_LANE[47:16]$  $31$  $0$  $R02314h$  $Pattern Counter1$  $R$  $Vh$  $PHY Test Pattern Count$
$$PT_CNT_LANE[15:0]$  $31$  $16$  $R02318h$  $Pattern Counter1$  $R$  $Vh$  $PHY Test Pattern Count$
$$ND$  $15$  $15$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02318h$  $Pattern Counter2$  $RW$  $0h$  $$
$$PT_ERR_CNT_LANE[31:0]$  $31$  $0$  $R0231Ch$  $DFE Control$  $R$  $Vh$  $PHY Test Error Count$
$$ND$  $31$  $31$  $R02400h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_init_sel_lane$  $30$  $30$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Init Value Select$
$$dfe_dc_load_lane$  $29$  $29$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE DC Load$
$$dfe_f1_fb_stop_lane$  $28$  $28$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE F1 Feedback Stop$
$$dfe_tap_sign_mode_lane$  $27$  $27$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Sign Mode$
$$dfe_tap_sign_set_lane$  $26$  $26$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Sign Set$
$$dfe_tap_refresh_e_lane$  $25$  $25$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Refresh For Even$
$$dfe_tap_refresh_o_lane$  $24$  $24$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Refresh For Odd$
$$dfe_adapt_even_en_lane$  $23$  $23$  $R02400h$  $DFE Control$  $RW$  $1h$  $Even Path DFE Adapt Enable$
$$dfe_adapt_odd_en_lane$  $22$  $22$  $R02400h$  $DFE Control$  $RW$  $1h$  $Odd Path DFE Adapt Enable$
$$dfe_even_odd_sim_adapt_lane$  $21$  $21$  $R02400h$  $DFE Control$  $RW$  $1h$  $DFE Even Odd Simultanous Adapt$
$$dfe_adapt_adj_f1_dc_en_lane$  $20$  $20$  $R02400h$  $DFE Control$  $RW$  $1h$  $F1/Voff Adjustment Logic Enable$
$$dfe_coarse_step_en_lane$  $19$  $19$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Coarse Step Enable$
$$dfe_fine_step_en_lane$  $18$  $18$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Fine Step Enable$
$$dfe_done_lane$  $17$  $17$  $R02400h$  $DFE Control$  $R$  $Vh$  $DFE Done Flag$
$$dfe_start_lane$  $16$  $16$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Start$
$$ND$  $15$  $15$  $R02400h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_adapt_abort_lane$  $14$  $14$  $R02400h$  $DFE Control$  $RW$  $0h$  $Abort DFE Adaptation$
$$dfe_adapt_cont_lane$  $13$  $13$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Continuous Adaptation Mode$
$$dfe_maxeo_low_mode_lane$  $12$  $12$  $R02400h$  $DFE Control$  $RW$  $1h$  $DFE Maxeo Low Mode$
$$dfe_f0b_center_mode_lane$  $11$  $11$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE F0B Center Mode$
$$dfe_mmse_mode_lane$  $10$  $10$  $R02400h$  $DFE Control$  $RW$  $1h$  $DFE Adaptation Algorithm$
$$dfe_f0b_mode_lane$  $9$  $9$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE F0B Mode$
$$dfe_f0d_mode_lane$  $8$  $8$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE F0D Mode$
$$dfe_adapt_splr_en_lane[3:0]$  $7$  $4$  $R02400h$  $DFE Control$  $RW$  $fh$  $DFE Adaptation Sampler Selection$
$$dfe_float_sel_lane[3:0]$  $3$  $0$  $R02400h$  $DFE Control$  $RW$  $1h$  $DFE Floating Tap Select$
$$dfe_pol_lpnum_lane[9:0]$  $31$  $22$  $R02404h$  $DFE Control$  $RW$  $1h$  $Polarity Table Loop Number$
$$dfe_adapt_lpnum_lane[9:0]$  $21$  $12$  $R02404h$  $DFE Control$  $RW$  $1h$  $DFE Adapt FSM Loop Number$
$$dfe_fbmd_f0_lane$  $11$  $11$  $R02404h$  $DFE Control$  $RW$  $0h$  $DFE F0 Feedback Mode$
$$dfe_fsm_debug_pause_lane$  $10$  $10$  $R02404h$  $DFE Control$  $R$  $Vh$  $DFE FSM Debug Pause Flag$
$$dfe_fbmd_dataslicer_lane$  $9$  $9$  $R02404h$  $DFE Control$  $RW$  $0h$  $Data/Slicer Feedback Mode$
$$dfe_fbmd_f1pn_lane$  $8$  $8$  $R02404h$  $DFE Control$  $RW$  $0h$  $F1P/F1N Feedback Mode$
$$dfe_track_mode_lane$  $7$  $7$  $R02404h$  $DFE Control$  $RW$  $0h$  $DFE Tracking Mode$
$$dfe_clr_frac_en_lane$  $6$  $6$  $R02404h$  $DFE Control$  $RW$  $1h$  $Enable Freg_frac Clear When Switching Sampler$
$$dfe_fsm_debug_next_lane$  $5$  $5$  $R02404h$  $DFE Control$  $RW$  $0h$  $DFE FSM Debug Mode Next Step Trigger$
$$dfe_fsm_debug_mode_lane$  $4$  $4$  $R02404h$  $DFE Control$  $RW$  $0h$  $DFE FSM Debug Mode$
$$dfe_sat_f0_trig_on_lane[1:0]$  $3$  $2$  $R02404h$  $DFE Control$  $RW$  $0h$  $F0 Saturation On Threshold$
$$dfe_sat_f0_trig_off_lane[1:0]$  $1$  $0$  $R02404h$  $DFE Control$  $RW$  $0h$  $F0 Saturation Off Threshold$
$$dfe_f0_coarse_step_en_lane$  $31$  $31$  $R02408h$  $DFE Control$  $RW$  $0h$  $DFE F0 Coarse Step Enable$
$$dfe_f0_fine_step_en_lane$  $30$  $30$  $R02408h$  $DFE Control$  $RW$  $0h$  $DFE F0 Fine Step Enable$
$$dfe_updated_lane$  $29$  $29$  $R02408h$  $DFE Control$  $R$  $Vh$  $DFE Updated$
$$dfe_f0_sat_o_lane$  $28$  $28$  $R02408h$  $DFE Control$  $R$  $Vh$  $Odd Path DFE F0 Saturation Flag$
$$dfe_f0_sat_e_lane$  $27$  $27$  $R02408h$  $DFE Control$  $R$  $Vh$  $Even Path DFE F0 Saturation Flag$
$$dfe_satur_status_lane$  $26$  $26$  $R02408h$  $DFE Control$  $R$  $Vh$  $Delayed Saturation Status, Active High$
$$dfe_tap_settle_scale_lane[1:0]$  $25$  $24$  $R02408h$  $DFE Control$  $RW$  $0h$  $Select Tap Settling Time Scale Factor$
$$dfe_data_f0_sel_lane$  $23$  $23$  $R02408h$  $DFE Control$  $RW$  $1h$  $Set F0 To Be The Following Value When Sampler Selected As Data Path$
$$DFE_UPDATE_DC_EN_LANE$  $22$  $22$  $R02408h$  $DFE Control$  $RW$  $0h$  $DFE Update Enable For DC$
$$dfe_update_f_en_lane[5:0]$  $21$  $16$  $R02408h$  $DFE Control$  $RW$  $00h$  $DFE Update Enable For Floating Taps$
$$DFE_UPDATE_EN_LANE[15:0]$  $15$  $0$  $R02408h$  $DFE Control$  $RW$  $0000h$  $DFE Tap Adaptation Enable. $
$$dfe_locka_o_lane$  $31$  $31$  $R0240Ch$  $DFE Control$  $R$  $Vh$  $DFE Lock Condition A For Odd$
$$dfe_locka_e_lane$  $30$  $30$  $R0240Ch$  $DFE Control$  $R$  $Vh$  $DFE Lock Condition A For Even$
$$dfe_lockb_o_lane$  $29$  $29$  $R0240Ch$  $DFE Control$  $R$  $Vh$  $DFE Lock Condition B For Odd$
$$dfe_lockb_e_lane$  $28$  $28$  $R0240Ch$  $DFE Control$  $R$  $Vh$  $DFE Lock Condition B For Even$
$$dfe_lock_clr_lane$  $27$  $27$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $Clear The Lock Flag To 1$
$$ND$  $26$  $26$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_switch_time_lane[9:0]$  $25$  $16$  $R0240Ch$  $DFE Control$  $RW$  $3fh$  $DFE Switch Time$
$$ND$  $15$  $15$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_hold_time_lane[4:0]$  $14$  $10$  $R0240Ch$  $DFE Control$  $RW$  $4h$  $DFE Hold Time$
$$cdr_edge_path_sel_lane$  $9$  $9$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $Select Which Path To Use For Edge (even) Samplers In Full Rate Mode$
$$dfe_full_rate_mode_lane$  $8$  $8$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DFE Full Rate Mode$
$$ana_rx_sel_mu_f_lane$  $7$  $7$  $R0240Ch$  $DFE Control$  $RW$  $1h$  $CDR Mu Select$
$$dfe_dis_lane$  $6$  $6$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $Disable DFE From Speed Table$
$$eye_open_lane[5:0]$  $5$  $0$  $R0240Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Eye Open To PIPE$
$$dfe_en_fm_reg_lane$  $31$  $31$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_EN From Reg$
$$dfe_pat_dis_fm_reg_lane$  $30$  $30$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_PAT_DIS From Reg$
$$dfe_update_dis_fm_reg_lane$  $29$  $29$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_UPDATE_DIS From Reg$
$$ND$  $28$  $10$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$int_dfe_en_lane$  $9$  $9$  $R02410h$  $Dfe And Eom Clock Reset Control$  $R$  $Vh$  $DFE_EN From PIN Readback$
$$dfe_clk_on_lane$  $8$  $8$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $DFE Clock On$
$$ND$  $7$  $7$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$DFE_PAT_DIS_LANE$  $5$  $5$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Pattern Protection Disable$
$$DFE_EN_LANE$  $4$  $4$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Enable$
$$DFE_UPDATE_DIS_LANE$  $3$  $3$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Disable DFE Update$
$$reset_dfe_lane$  $2$  $2$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $Reset DFE Functio$
$$dfe_mcu_clk_en_lane$  $1$  $1$  $R02410h$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $DFE Use MCU Clock$
$$dfe_clk_off_lane$  $0$  $0$  $R02410h$  $Dfe_ctrl Output Override$  $RW$  $1h$  $Gate DFE Clock When RX_CLK Is Not Valid$
$$ND$  $31$  $15$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$dfe_ctrl_splr_lane[2:0]$  $14$  $12$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_fb_sel_lane[3:0]$  $11$  $8$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$ND$  $7$  $7$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$dfe_ctrl_switch_lane$  $5$  $5$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_pol_lane[3:0]$  $4$  $1$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_bypass_lane$  $0$  $0$  $R02414h$  $To Analog Override$  $RW$  $0h$  $DFE Control Bypass$
$$dfe_ctrl_ana_bypass_lane$  $31$  $31$  $R02418h$  $To Analog Override$  $RW$  $0h$  $DFE Control To ANA Bypass$
$$ND$  $30$  $22$  $R02418h$  $To Analog Override$  $RW$  $0h$  $$
$$ana_rx_dfe_f0_pol_s_lane$  $21$  $21$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f0_pol_d_lane$  $20$  $20$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_s_lane$  $19$  $19$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_d_lane$  $18$  $18$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f2_pol_s_lane$  $17$  $17$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f2_pol_d_lane$  $16$  $16$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f3_pol_s_lane$  $15$  $15$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f3_pol_d_lane$  $14$  $14$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f0_pol_en_s_lane$  $13$  $13$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f0_pol_en_d_lane$  $12$  $12$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_en_s_lane$  $11$  $11$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_en_d_lane$  $10$  $10$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f23_pol_en_s_lane$  $9$  $9$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f23_pol_en_d_lane$  $8$  $8$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_path_sel_s_lane$  $7$  $7$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_path_sel_d_lane$  $6$  $6$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_data_slicer_path_switch_o_lane$  $5$  $5$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_data_slicer_path_switch_e_lane$  $4$  $4$  $R02418h$  $To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_floating_sel_lane[3:0]$  $3$  $0$  $R02418h$  $To Analog Force$  $RW$  $1h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$dfe_step_coarse_f0b_lane[3:0]$  $31$  $28$  $R0241Ch$  $To Analog Force$  $RW$  $2h$  $F0B Coarse Step Size$
$$dfe_step_fine_f0b_lane[3:0]$  $27$  $24$  $R0241Ch$  $To Analog Force$  $RW$  $4h$  $F0B Fine Step Size$
$$ND$  $23$  $23$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $$
$$ana_rx_dfe_f0_pol_s_force_lane$  $21$  $21$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f0_pol_d_force_lane$  $20$  $20$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_s_force_lane$  $19$  $19$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_d_force_lane$  $18$  $18$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f2_pol_s_force_lane$  $17$  $17$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f2_pol_d_force_lane$  $16$  $16$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f3_pol_s_force_lane$  $15$  $15$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f3_pol_d_force_lane$  $14$  $14$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f0_pol_en_s_force_lane$  $13$  $13$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f0_pol_en_d_force_lane$  $12$  $12$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_en_s_force_lane$  $11$  $11$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_en_d_force_lane$  $10$  $10$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f23_pol_en_s_force_lane$  $9$  $9$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f23_pol_en_d_force_lane$  $8$  $8$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_path_sel_s_force_lane$  $7$  $7$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_path_sel_d_force_lane$  $6$  $6$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_data_slicer_path_switch_o_force_lane$  $5$  $5$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_data_slicer_path_switch_e_force_lane$  $4$  $4$  $R0241Ch$  $To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$dfe_step_accu_f0b_lane[3:0]$  $3$  $0$  $R0241Ch$  $DFE Step Size$  $RW$  $6h$  $F0B Accurate Step Size$
$$dfe_step_fine_dc_lane[3:0]$  $31$  $28$  $R02420h$  $DFE Step Size$  $RW$  $6h$  $DC Adaptation Fine Step Size. $
$$dfe_step_accu_dc_lane[3:0]$  $27$  $24$  $R02420h$  $DFE Step Size$  $RW$  $8h$  $DC Adaptation Accurate Step Size.$
$$dfe_step_coarse_dc_lane[3:0]$  $23$  $20$  $R02420h$  $DFE Step Size$  $RW$  $2h$  $DC Adaptation Coarse Step Size.$
$$dfe_step_coarse_f0_lane[3:0]$  $19$  $16$  $R02420h$  $DFE Step Size$  $RW$  $2h$  $DFE F0 Adaptation Coarse Step Size.$
$$dfe_step_coarse_fx_lane[3:0]$  $15$  $12$  $R02420h$  $DFE Step Size$  $RW$  $2h$  $DFE Fix Tap Adaptation Coarse Step Size.$
$$dfe_step_coarse_ffx_lane[3:0]$  $11$  $8$  $R02420h$  $DFE Step Size$  $RW$  $2h$  $DFE Floating Tap Adaptation Coarse Step Size.$
$$dfe_step_coarse_eo_up_lane[3:0]$  $7$  $4$  $R02420h$  $DFE Step Size$  $RW$  $9h$  $Eye Open Adaptation Coarse Step Size For Up.$
$$dfe_step_coarse_eo_dn_lane[3:0]$  $3$  $0$  $R02420h$  $DFE Step Size$  $RW$  $1h$  $Eye Open Adaptation Coarse Step Size For Dn.$
$$dfe_step_fine_f0_lane[3:0]$  $31$  $28$  $R02424h$  $DFE Step Size$  $RW$  $6h$  $DFE F0 Adaptation Fine Step Size.$
$$dfe_step_fine_fx_lane[3:0]$  $27$  $24$  $R02424h$  $DFE Step Size$  $RW$  $6h$  $DFE Fix Tap Adaptation Fine Step Size.$
$$dfe_step_fine_ffx_lane[3:0]$  $23$  $20$  $R02424h$  $DFE Step Size$  $RW$  $6h$  $DFE Floating Tap Adaptation Fine Step Size.$
$$dfe_step_fine_eo_up_lane[3:0]$  $19$  $16$  $R02424h$  $DFE Step Size$  $RW$  $ah$  $Eye Open Adaptation Fine Step Size For Up.$
$$dfe_step_fine_eo_dn_lane[3:0]$  $15$  $12$  $R02424h$  $DFE Step Size$  $RW$  $6h$  $Eye Open Adaptation Fine Step Size For Dn.$
$$dfe_step_accu_f0_lane[3:0]$  $11$  $8$  $R02424h$  $DFE Step Size$  $RW$  $8h$  $DFE F0 Adaptation Accurate Step Size.$
$$dfe_step_accu_fx_lane[3:0]$  $7$  $4$  $R02424h$  $DFE Step Size$  $RW$  $8h$  $DFE Fix Tap Adaptation Accurate Step Size.$
$$dfe_step_accu_ffx_lane[3:0]$  $3$  $0$  $R02424h$  $DFE FEN EVEN$  $RW$  $8h$  $DFE Floating Tap Adaptation Accurate Step Size.$
$$ND$  $31$  $31$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $$
$$dfe_fenf5_e_lane$  $30$  $30$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fenf4_e_lane$  $29$  $29$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fenf3_e_lane$  $28$  $28$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fenf2_e_lane$  $27$  $27$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fenf1_e_lane$  $26$  $26$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fenf0_e_lane$  $25$  $25$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen15_e_lane$  $24$  $24$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen14_e_lane$  $23$  $23$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen13_e_lane$  $22$  $22$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen12_e_lane$  $21$  $21$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen11_e_lane$  $20$  $20$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen10_e_lane$  $19$  $19$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen9_e_lane$  $18$  $18$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen8_e_lane$  $17$  $17$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen7_e_lane$  $16$  $16$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen6_e_lane$  $15$  $15$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen5_e_lane$  $14$  $14$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen4_e_lane$  $13$  $13$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen3_s_n_e_lane$  $12$  $12$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen3_s_p_e_lane$  $11$  $11$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen3_d_n_e_lane$  $10$  $10$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen3_d_p_e_lane$  $9$  $9$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen2_s_n_e_lane$  $8$  $8$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen2_s_p_e_lane$  $7$  $7$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen2_d_n_e_lane$  $6$  $6$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen2_d_p_e_lane$  $5$  $5$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen1_e_lane$  $4$  $4$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen0_s_n_e_lane$  $3$  $3$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen0_s_p_e_lane$  $2$  $2$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen0_d_n_e_lane$  $1$  $1$  $R02430h$  $DFE FEN EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen0_d_p_e_lane$  $0$  $0$  $R02430h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$ND$  $31$  $31$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $$
$$dfe_fenf5_o_lane$  $30$  $30$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fenf4_o_lane$  $29$  $29$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fenf3_o_lane$  $28$  $28$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fenf2_o_lane$  $27$  $27$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fenf1_o_lane$  $26$  $26$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fenf0_o_lane$  $25$  $25$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen15_o_lane$  $24$  $24$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen14_o_lane$  $23$  $23$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen13_o_lane$  $22$  $22$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen12_o_lane$  $21$  $21$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen11_o_lane$  $20$  $20$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen10_o_lane$  $19$  $19$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen9_o_lane$  $18$  $18$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen8_o_lane$  $17$  $17$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen7_o_lane$  $16$  $16$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen6_o_lane$  $15$  $15$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen5_o_lane$  $14$  $14$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen4_o_lane$  $13$  $13$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen3_s_n_o_lane$  $12$  $12$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen3_s_p_o_lane$  $11$  $11$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen3_d_n_o_lane$  $10$  $10$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen3_d_p_o_lane$  $9$  $9$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen2_s_n_o_lane$  $8$  $8$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen2_s_p_o_lane$  $7$  $7$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen2_d_n_o_lane$  $6$  $6$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen2_d_p_o_lane$  $5$  $5$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen1_o_lane$  $4$  $4$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen0_s_n_o_lane$  $3$  $3$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen0_s_p_o_lane$  $2$  $2$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen0_d_n_o_lane$  $1$  $1$  $R02434h$  $DFE FEN ODD$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fen0_d_p_o_lane$  $0$  $0$  $R02434h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $DFE Tap Value External Load.$
$$dfe_fendc_s_n_e_lane$  $31$  $31$  $R02438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value Load.$
$$dfe_fextdc_s_n_e_lane[6:0]$  $30$  $24$  $R02438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value.$
$$dfe_fendc_s_p_e_lane$  $23$  $23$  $R02438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value Load.$
$$dfe_fextdc_s_p_e_lane[6:0]$  $22$  $16$  $R02438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value.$
$$dfe_fendc_d_n_e_lane$  $15$  $15$  $R02438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value Load.$
$$dfe_fextdc_d_n_e_lane[6:0]$  $14$  $8$  $R02438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value.$
$$dfe_fendc_d_p_e_lane$  $7$  $7$  $R02438h$  $DFE FEN/FEXT DC EVEN$  $RW$  $0h$  $External DC Value Load.$
$$dfe_fextdc_d_p_e_lane[6:0]$  $6$  $0$  $R02438h$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value.$
$$dfe_fendc_s_n_o_lane$  $31$  $31$  $R0243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value Load.$
$$dfe_fextdc_s_n_o_lane[6:0]$  $30$  $24$  $R0243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value.$
$$dfe_fendc_s_p_o_lane$  $23$  $23$  $R0243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value Load.$
$$dfe_fextdc_s_p_o_lane[6:0]$  $22$  $16$  $R0243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value.$
$$dfe_fendc_d_n_o_lane$  $15$  $15$  $R0243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value Load.$
$$dfe_fextdc_d_n_o_lane[6:0]$  $14$  $8$  $R0243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value.$
$$dfe_fendc_d_p_o_lane$  $7$  $7$  $R0243Ch$  $DFE FEN/FEXT DC ODD$  $RW$  $0h$  $External DC Value Load.$
$$dfe_fextdc_d_p_o_lane[6:0]$  $6$  $0$  $R0243Ch$  $DFE FEXT0 EVEN$  $RW$  $0h$  $External DC Value.$
$$ND$  $31$  $30$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$dfe_fext0_s_n_e_lane[5:0]$  $29$  $24$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $22$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$dfe_fext0_s_p_e_lane[5:0]$  $21$  $16$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $14$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$dfe_fext0_d_n_e_lane[5:0]$  $13$  $8$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $6$  $R02440h$  $DFE FEXT0 EVEN$  $RW$  $0h$  $$
$$dfe_fext0_d_p_e_lane[5:0]$  $5$  $0$  $R02440h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $30$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$dfe_fext2_s_n_e_lane[5:0]$  $29$  $24$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $22$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$dfe_fext2_s_p_e_lane[5:0]$  $21$  $16$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $14$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$dfe_fext2_d_n_e_lane[5:0]$  $13$  $8$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $6$  $R02444h$  $DFE FEXT2 EVEN$  $RW$  $0h$  $$
$$dfe_fext2_d_p_e_lane[5:0]$  $5$  $0$  $R02444h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $29$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$dfe_fext3_s_n_e_lane[4:0]$  $28$  $24$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $21$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$dfe_fext3_s_p_e_lane[4:0]$  $20$  $16$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $13$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$dfe_fext3_d_n_e_lane[4:0]$  $12$  $8$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $5$  $R02448h$  $DFE FEXT3 EVEN$  $RW$  $0h$  $$
$$dfe_fext3_d_p_e_lane[4:0]$  $4$  $0$  $R02448h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $30$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext6_e_lane[5:0]$  $29$  $24$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $22$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext5_e_lane[5:0]$  $21$  $16$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $14$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext4_e_lane[5:0]$  $13$  $8$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $6$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext1_e_lane[5:0]$  $5$  $0$  $R0244Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $29$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext10_e_lane[4:0]$  $28$  $24$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $21$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext9_e_lane[4:0]$  $20$  $16$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $13$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext8_e_lane[4:0]$  $12$  $8$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $5$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext7_e_lane[4:0]$  $4$  $0$  $R02450h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $29$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext14_e_lane[4:0]$  $28$  $24$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $21$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext13_e_lane[4:0]$  $20$  $16$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $13$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext12_e_lane[4:0]$  $12$  $8$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $5$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext11_e_lane[4:0]$  $4$  $0$  $R02454h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $30$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf2_e_lane[5:0]$  $29$  $24$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $22$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf1_e_lane[5:0]$  $21$  $16$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $14$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf0_e_lane[5:0]$  $13$  $8$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $5$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fext15_e_lane[4:0]$  $4$  $0$  $R02458h$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $30$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf5_e_lane[5:0]$  $21$  $16$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $14$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf4_e_lane[5:0]$  $13$  $8$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $6$  $R0245Ch$  $DFE FEXT EVEN$  $RW$  $0h$  $$
$$dfe_fextf3_e_lane[5:0]$  $5$  $0$  $R0245Ch$  $DFE FEXT0 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $30$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$dfe_fext0_s_n_o_lane[5:0]$  $29$  $24$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $22$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$dfe_fext0_s_p_o_lane[5:0]$  $21$  $16$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $14$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$dfe_fext0_d_n_o_lane[5:0]$  $13$  $8$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $6$  $R02460h$  $DFE FEXT0 ODD$  $RW$  $0h$  $$
$$dfe_fext0_d_p_o_lane[5:0]$  $5$  $0$  $R02460h$  $DFE FEXT2 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $30$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$dfe_fext2_s_n_o_lane[5:0]$  $29$  $24$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $22$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$dfe_fext2_s_p_o_lane[5:0]$  $21$  $16$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $14$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$dfe_fext2_d_n_o_lane[5:0]$  $13$  $8$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $6$  $R02464h$  $DFE FEXT2 ODD$  $RW$  $0h$  $$
$$dfe_fext2_d_p_o_lane[5:0]$  $5$  $0$  $R02464h$  $DFE FEXT3 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $29$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$dfe_fext3_s_n_o_lane[4:0]$  $28$  $24$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $21$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$dfe_fext3_s_p_o_lane[4:0]$  $20$  $16$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $13$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$dfe_fext3_d_n_o_lane[4:0]$  $12$  $8$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $5$  $R02468h$  $DFE FEXT3 ODD$  $RW$  $0h$  $$
$$dfe_fext3_d_p_o_lane[4:0]$  $4$  $0$  $R02468h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $30$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext6_o_lane[5:0]$  $29$  $24$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $22$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext5_o_lane[5:0]$  $21$  $16$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $14$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext4_o_lane[5:0]$  $13$  $8$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $6$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext1_o_lane[5:0]$  $5$  $0$  $R0246Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $29$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext10_o_lane[4:0]$  $28$  $24$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $21$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext9_o_lane[4:0]$  $20$  $16$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $13$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext8_o_lane[4:0]$  $12$  $8$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $5$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext7_o_lane[4:0]$  $4$  $0$  $R02470h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $29$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext14_o_lane[4:0]$  $28$  $24$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $21$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext13_o_lane[4:0]$  $20$  $16$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $13$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext12_o_lane[4:0]$  $12$  $8$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $5$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext11_o_lane[4:0]$  $4$  $0$  $R02474h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $30$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf2_o_lane[5:0]$  $29$  $24$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $23$  $22$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf1_o_lane[5:0]$  $21$  $16$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $14$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf0_o_lane[5:0]$  $13$  $8$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $5$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fext15_o_lane[4:0]$  $4$  $0$  $R02478h$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $30$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf5_o_lane[5:0]$  $21$  $16$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $15$  $14$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf4_o_lane[5:0]$  $13$  $8$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $External Tap Value.$
$$ND$  $7$  $6$  $R0247Ch$  $DFE FEXT ODD$  $RW$  $0h$  $$
$$dfe_fextf3_o_lane[5:0]$  $5$  $0$  $R0247Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $External Tap Value.$
$$ND$  $31$  $30$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_N_E_SM_LANE[5:0]$  $29$  $24$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_P_E_SM_LANE[5:0]$  $21$  $16$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_N_E_SM_LANE[5:0]$  $13$  $8$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_P_E_SM_LANE[5:0]$  $5$  $0$  $R02480h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_N_E_SM_LANE[5:0]$  $29$  $24$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_P_E_SM_LANE[5:0]$  $21$  $16$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_N_E_SM_LANE[5:0]$  $13$  $8$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_P_E_SM_LANE[5:0]$  $5$  $0$  $R02484h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_N_E_SM_LANE[4:0]$  $28$  $24$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_P_E_SM_LANE[4:0]$  $20$  $16$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_N_E_SM_LANE[4:0]$  $12$  $8$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_P_E_SM_LANE[4:0]$  $4$  $0$  $R02488h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F6_E_SM_LANE[5:0]$  $29$  $24$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F5_E_SM_LANE[5:0]$  $21$  $16$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F4_E_SM_LANE[5:0]$  $13$  $8$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F1_E_SM_LANE[5:0]$  $5$  $0$  $R0248Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F10_E_SM_LANE[4:0]$  $28$  $24$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F9_E_SM_LANE[4:0]$  $20$  $16$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F8_E_SM_LANE[4:0]$  $12$  $8$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F7_E_SM_LANE[4:0]$  $4$  $0$  $R02490h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F14_E_SM_LANE[4:0]$  $28$  $24$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F13_E_SM_LANE[4:0]$  $20$  $16$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F12_E_SM_LANE[4:0]$  $12$  $8$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F11_E_SM_LANE[4:0]$  $4$  $0$  $R02494h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF2_E_SM_LANE[5:0]$  $29$  $24$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF1_E_SM_LANE[5:0]$  $21$  $16$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF0_E_SM_LANE[5:0]$  $13$  $8$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F15_E_SM_LANE[4:0]$  $4$  $0$  $R02498h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF5_E_SM_LANE[5:0]$  $21$  $16$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF4_E_SM_LANE[5:0]$  $13$  $8$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF3_E_SM_LANE[5:0]$  $5$  $0$  $R0249Ch$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_N_O_SM_LANE[5:0]$  $29$  $24$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_S_P_O_SM_LANE[5:0]$  $21$  $16$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_N_O_SM_LANE[5:0]$  $13$  $8$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F0_D_P_O_SM_LANE[5:0]$  $5$  $0$  $R024A0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_N_O_SM_LANE[5:0]$  $29$  $24$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_S_P_O_SM_LANE[5:0]$  $21$  $16$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_N_O_SM_LANE[5:0]$  $13$  $8$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F2_D_P_O_SM_LANE[5:0]$  $5$  $0$  $R024A4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_N_O_SM_LANE[4:0]$  $28$  $24$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_S_P_O_SM_LANE[4:0]$  $20$  $16$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_N_O_SM_LANE[4:0]$  $12$  $8$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F3_D_P_O_SM_LANE[4:0]$  $4$  $0$  $R024A8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F6_O_SM_LANE[5:0]$  $29$  $24$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F5_O_SM_LANE[5:0]$  $21$  $16$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F4_O_SM_LANE[5:0]$  $13$  $8$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F1_O_SM_LANE[5:0]$  $5$  $0$  $R024ACh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F10_O_SM_LANE[4:0]$  $28$  $24$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F9_O_SM_LANE[4:0]$  $20$  $16$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F8_O_SM_LANE[4:0]$  $12$  $8$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F7_O_SM_LANE[4:0]$  $4$  $0$  $R024B0h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $29$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F14_O_SM_LANE[4:0]$  $28$  $24$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $21$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F13_O_SM_LANE[4:0]$  $20$  $16$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $13$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F12_O_SM_LANE[4:0]$  $12$  $8$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F11_O_SM_LANE[4:0]$  $4$  $0$  $R024B4h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF2_O_SM_LANE[5:0]$  $29$  $24$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $23$  $22$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF1_O_SM_LANE[5:0]$  $21$  $16$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF0_O_SM_LANE[5:0]$  $13$  $8$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $5$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_F15_O_SM_LANE[4:0]$  $4$  $0$  $R024B8h$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $30$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF5_O_SM_LANE[5:0]$  $21$  $16$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $15$  $14$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF4_O_SM_LANE[5:0]$  $13$  $8$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $7$  $6$  $R024BCh$  $DFE TAP SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_FF3_O_SM_LANE[5:0]$  $5$  $0$  $R024BCh$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format.$
$$ND$  $31$  $31$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_N_E_SM_LANE[6:0]$  $30$  $24$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $23$  $23$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_P_E_SM_LANE[6:0]$  $22$  $16$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $15$  $15$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_N_E_SM_LANE[6:0]$  $14$  $8$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $7$  $7$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_P_E_SM_LANE[6:0]$  $6$  $0$  $R024C0h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $31$  $31$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_N_O_SM_LANE[6:0]$  $30$  $24$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $23$  $23$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_S_P_O_SM_LANE[6:0]$  $22$  $16$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $15$  $15$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_N_O_SM_LANE[6:0]$  $14$  $8$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$ND$  $7$  $7$  $R024C4h$  $DFE DC SIGN-MAGNITUDE READBACK$  $RW$  $0h$  $$
$$DFE_DC_D_P_O_SM_LANE[6:0]$  $6$  $0$  $R024C4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Read Back In Sign-magnitude Format.$
$$DFE_F0_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R024D0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R024D4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R024D8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F6_E_2C_LANE[7:0]$  $31$  $24$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F5_E_2C_LANE[7:0]$  $23$  $16$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F4_E_2C_LANE[7:0]$  $15$  $8$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F1_E_2C_LANE[7:0]$  $7$  $0$  $R024DCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F10_E_2C_LANE[7:0]$  $31$  $24$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F9_E_2C_LANE[7:0]$  $23$  $16$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F8_E_2C_LANE[7:0]$  $15$  $8$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F7_E_2C_LANE[7:0]$  $7$  $0$  $R024E0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F14_E_2C_LANE[7:0]$  $31$  $24$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F13_E_2C_LANE[7:0]$  $23$  $16$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F12_E_2C_LANE[7:0]$  $15$  $8$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F11_E_2C_LANE[7:0]$  $7$  $0$  $R024E4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF2_E_2C_LANE[7:0]$  $31$  $24$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF1_E_2C_LANE[7:0]$  $23$  $16$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF0_E_2C_LANE[7:0]$  $15$  $8$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F15_E_2C_LANE[7:0]$  $7$  $0$  $R024E8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$ND$  $31$  $24$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$DFE_FF5_E_2C_LANE[7:0]$  $23$  $16$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF4_E_2C_LANE[7:0]$  $15$  $8$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF3_E_2C_LANE[7:0]$  $7$  $0$  $R024ECh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F0_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R024F0h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F2_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R024F4h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F3_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R024F8h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F6_O_2C_LANE[7:0]$  $31$  $24$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F5_O_2C_LANE[7:0]$  $23$  $16$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F4_O_2C_LANE[7:0]$  $15$  $8$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F1_O_2C_LANE[7:0]$  $7$  $0$  $R024FCh$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F10_O_2C_LANE[7:0]$  $31$  $24$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F9_O_2C_LANE[7:0]$  $23$  $16$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F8_O_2C_LANE[7:0]$  $15$  $8$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F7_O_2C_LANE[7:0]$  $7$  $0$  $R02500h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F14_O_2C_LANE[7:0]$  $31$  $24$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F13_O_2C_LANE[7:0]$  $23$  $16$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F12_O_2C_LANE[7:0]$  $15$  $8$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F11_O_2C_LANE[7:0]$  $7$  $0$  $R02504h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF2_O_2C_LANE[7:0]$  $31$  $24$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF1_O_2C_LANE[7:0]$  $23$  $16$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF0_O_2C_LANE[7:0]$  $15$  $8$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_F15_O_2C_LANE[7:0]$  $7$  $0$  $R02508h$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$ND$  $31$  $24$  $R0250Ch$  $DFE 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$DFE_FF5_O_2C_LANE[7:0]$  $23$  $16$  $R0250Ch$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF4_O_2C_LANE[7:0]$  $15$  $8$  $R0250Ch$  $DFE 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_FF3_O_2C_LANE[7:0]$  $7$  $0$  $R0250Ch$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_N_E_2C_LANE[7:0]$  $31$  $24$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_P_E_2C_LANE[7:0]$  $23$  $16$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_N_E_2C_LANE[7:0]$  $15$  $8$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_P_E_2C_LANE[7:0]$  $7$  $0$  $R02510h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_N_O_2C_LANE[7:0]$  $31$  $24$  $R02514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_S_P_O_2C_LANE[7:0]$  $23$  $16$  $R02514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_N_O_2C_LANE[7:0]$  $15$  $8$  $R02514h$  $DFE DC 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$DFE_DC_D_P_O_2C_LANE[7:0]$  $7$  $0$  $R02514h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $R$  $Vh$  $DC Tap Read Back In 2's Complement Format.$
$$ND$  $31$  $31$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_N_E_LANE[6:0]$  $30$  $24$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_N_E$
$$ND$  $23$  $23$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_P_E_LANE[6:0]$  $22$  $16$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_P_E$
$$ND$  $15$  $15$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_N_E_LANE[6:0]$  $14$  $8$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_N_E$
$$ND$  $7$  $7$  $R02518h$  $DFE DC EVEN 2'S COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_P_E_LANE[6:0]$  $6$  $0$  $R02518h$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_P_E$
$$ND$  $31$  $31$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_N_O_LANE[6:0]$  $30$  $24$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_N_O$
$$ND$  $23$  $23$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_S_P_O_LANE[6:0]$  $22$  $16$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for S_P_O$
$$ND$  $15$  $15$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_N_O_LANE[6:0]$  $14$  $8$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_N_O$
$$ND$  $7$  $7$  $R0251Ch$  $DFE DC 2'S ODD COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_D_P_O_LANE[6:0]$  $6$  $0$  $R0251Ch$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for D_P_O$
$$ND$  $31$  $15$  $R02520h$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_E_O_LANE[6:0]$  $14$  $8$  $R02520h$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $Sampler Offset Calibration Result for E_O$
$$ND$  $7$  $7$  $R02520h$  $DFE DC 2'S EDGE COMPLIMENT READBACK$  $RW$  $0h$  $$
$$CAL_OFST_E_E_LANE[6:0]$  $6$  $0$  $R02520h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $Sampler Offset Calibration Result for E_E$
$$ND$  $31$  $16$  $R02530h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $$
$$dfe_fendc_e_o_lane$  $15$  $15$  $R02530h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $External DC Value Load.$
$$dfe_fextdc_e_o_lane[6:0]$  $14$  $8$  $R02530h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $External DC Value.$
$$dfe_fendc_e_e_lane$  $7$  $7$  $R02530h$  $DFE FEN/FEXT DC EDGE$  $RW$  $0h$  $External DC Value Load.$
$$dfe_fextdc_e_e_lane[6:0]$  $6$  $0$  $R02530h$  $$  $RW$  $0h$  $External DC Value.$
$$dfe_sat_hold_lane$  $31$  $31$  $R02540h$  $$  $RW$  $0h$  $DFE F0 Saturate Hold$
$$dfe_sat_en_lane$  $30$  $30$  $R02540h$  $$  $RW$  $1h$  $DFE Saturate Protection Enable$
$$dfe_sq_en_lane$  $29$  $29$  $R02540h$  $$  $RW$  $1h$  $DFE SQ Enable$
$$dfe_adapt_adj_f1_dc_thresh_1_lane[4:0]$  $28$  $24$  $R02540h$  $$  $RW$  $6h$  $F1/VOFF Adjustment Threshold1$
$$ND$  $23$  $23$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02540h$  $$  $RW$  $0h$  $$
$$dfe_adapt_adj_f1_dc_thresh_2_lane[5:0]$  $21$  $16$  $R02540h$  $$  $RW$  $12h$  $F1/VOFF Adjustment Threshold2$
$$ND$  $15$  $15$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02540h$  $$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02540h$  $$  $RW$  $0h$  $$
$$dfe_eo_up_thre_fine_lane[4:0]$  $9$  $5$  $R02540h$  $$  $RW$  $4h$  $Fine UP/DN Voting Threshold In Eye Open Mode For F0$
$$dfe_eo_up_thre_coarse_lane[4:0]$  $4$  $0$  $R02540h$  $$  $RW$  $3h$  $Coarse UP/DN Voting Threshold In Eye Open Mode For F0$
$$ND$  $31$  $31$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02544h$  $$  $RW$  $0h$  $$
$$dfe_fast_settle_lane$  $28$  $28$  $R02544h$  $$  $RW$  $0h$  $DFE Fast Settle$
$$dfe_ana_settle_pathoff_lane[3:0]$  $27$  $24$  $R02544h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path Off$
$$dfe_ana_settle_pathon_lane[3:0]$  $23$  $20$  $R02544h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path On$
$$dfe_ana_settle_pathswitch_lane[3:0]$  $19$  $16$  $R02544h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path Switch$
$$ND$  $15$  $15$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02544h$  $$  $RW$  $0h$  $$
$$dfe_ana_settle_f0_lane[1:0]$  $13$  $12$  $R02544h$  $$  $RW$  $1h$  $DFE F0 Settle Time$
$$ND$  $11$  $11$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02544h$  $$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02544h$  $$  $RW$  $0h$  $$
$$dfe_ana_settle_f23_lane[1:0]$  $7$  $6$  $R02544h$  $$  $RW$  $1h$  $DFE F2 & F3 Settling Time$
$$dfe_ana_settle_f4to15_lane[1:0]$  $5$  $4$  $R02544h$  $$  $RW$  $1h$  $DFE F4-F15 Settling Time$
$$dfe_ana_settle_ff_lane[1:0]$  $3$  $2$  $R02544h$  $$  $RW$  $1h$  $DFE Floating Tap Settling Time$
$$dfe_ana_settle_dc_lane[1:0]$  $1$  $0$  $R02544h$  $$  $RW$  $1h$  $DFE DC Settling Time$
$$ND$  $31$  $14$  $R02548h$  $$  $RW$  $0h$  $$
$$dfe_f1_sign_xor_lane$  $13$  $13$  $R02548h$  $$  $RW$  $0h$  $DFE F1 Sign XOR$
$$dfe_dc_sign_xor_lane$  $12$  $12$  $R02548h$  $$  $RW$  $0h$  $DFE DC Sign XOR$
$$ana_rx_dfe_f0_pol_d_xor_lane$  $11$  $11$  $R02548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F0_POL_D XOR$
$$ana_rx_dfe_f0_pol_s_xor_lane$  $10$  $10$  $R02548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F0_POL_S XOR$
$$ana_rx_dfe_f1_pol_d_xor_lane$  $9$  $9$  $R02548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F1_POL_D XOR$
$$ana_rx_dfe_f1_pol_s_xor_lane$  $8$  $8$  $R02548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F1_POL_S XOR$
$$ana_rx_dfe_f2_pol_d_xor_lane$  $7$  $7$  $R02548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_D XOR$
$$ana_rx_dfe_f2_pol_s_xor_lane$  $6$  $6$  $R02548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_S XOR$
$$ana_rx_dfe_f3_pol_d_xor_lane$  $5$  $5$  $R02548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F3_POL_D XOR$
$$ana_rx_dfe_f3_pol_s_xor_lane$  $4$  $4$  $R02548h$  $$  $RW$  $0h$  $ANA_RX_DFE_F3_POL_S XOR$
$$ana_rx_data_slicer_path_switch_e_xor_lane$  $3$  $3$  $R02548h$  $$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_E XOR$
$$ana_rx_data_slicer_path_switch_o_xor_lane$  $2$  $2$  $R02548h$  $$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_O XOR$
$$ana_rx_path_sel_d_xor_lane$  $1$  $1$  $R02548h$  $$  $RW$  $0h$  $ANA_RX_PATH_SEL_D XOR$
$$ana_rx_path_sel_s_xor_lane$  $0$  $0$  $R02548h$  $DFE tap dac settlement counter$  $RW$  $0h$  $ANA_RX_PATH_SEL_S XOR$
$$dfe_ana_settle_20ns_lane[7:0]$  $31$  $24$  $R0254Ch$  $DFE tap dac settlement counter$  $RW$  $fh$  $20 NS In Number Of DFE Clock$
$$dfe_ana_settle_15ns_lane[7:0]$  $23$  $16$  $R0254Ch$  $DFE tap dac settlement counter$  $RW$  $bh$  $15 NS In Number Of DFE Clock$
$$dfe_ana_settle_10ns_lane[7:0]$  $15$  $8$  $R0254Ch$  $DFE tap dac settlement counter$  $RW$  $8h$  $10 NS In Number Of DFE Clock$
$$dfe_ana_settle_5ns_lane[7:0]$  $7$  $0$  $R0254Ch$  $DFE tap dac settlement counter$  $RW$  $4h$  $5 NS In Number Of DFE Clock$
$$dfe_ana_settle_400ns_lane[7:0]$  $31$  $24$  $R02550h$  $DFE tap dac settlement counter$  $RW$  $ffh$  $400 NS In Number Of DFE Clock$
$$dfe_ana_settle_300ns_lane[7:0]$  $23$  $16$  $R02550h$  $DFE tap dac settlement counter$  $RW$  $d3h$  $300 NS In Number Of DFE Clock$
$$dfe_ana_settle_200ns_lane[7:0]$  $15$  $8$  $R02550h$  $DFE tap dac settlement counter$  $RW$  $8dh$  $200 NS In Number Of DFE Clock$
$$dfe_ana_settle_100ns_lane[7:0]$  $7$  $0$  $R02550h$  $DFE tap dac settlement counter$  $RW$  $47h$  $100 NS In Number Of DFE Clock$
$$ND$  $31$  $28$  $R02554h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_ana_settle_f1_track_lane[11:0]$  $27$  $16$  $R02554h$  $DFE tap dac settlement counter$  $RW$  $fffh$  $DFE F1 Settling Time During Tracking$
$$ND$  $15$  $12$  $R02554h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_ana_settle_f1_train_lane[11:0]$  $11$  $0$  $R02554h$  $EOM VALID COUNT LSB$  $RW$  $47h$  $DFE F1 Settling Time During Training$
$$EOM_VLD_CNT_P_E_LANE[31:0]$  $31$  $0$  $R02560h$  $EOM VALID COUNT LSB$  $R$  $Vh$  $Valid Count For Even Positive Eye$
$$EOM_VLD_CNT_N_E_LANE[31:0]$  $31$  $0$  $R02564h$  $EOM VALID COUNT LSB$  $R$  $Vh$  $Valid Count For Even Negative Eye$
$$EOM_VLD_CNT_P_O_LANE[31:0]$  $31$  $0$  $R02568h$  $EOM VALID COUNT LSB$  $R$  $Vh$  $Valid Count For Odd Positive Eye$
$$EOM_VLD_CNT_N_O_LANE[31:0]$  $31$  $0$  $R0256Ch$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Valid Count For Odd Negative Eye$
$$EOM_ERR_CNT_P_E_LANE[31:0]$  $31$  $0$  $R02570h$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Error Count For Even Positive Eye$
$$EOM_ERR_CNT_N_E_LANE[31:0]$  $31$  $0$  $R02574h$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Error Count For Even Negative Eye$
$$EOM_ERR_CNT_P_O_LANE[31:0]$  $31$  $0$  $R02578h$  $EOM ERROR COUNT REG$  $R$  $Vh$  $Error Count For Odd Positive Eye$
$$EOM_ERR_CNT_N_O_LANE[31:0]$  $31$  $0$  $R0257Ch$  $EOM CONTROL REG$  $R$  $Vh$  $Error Count For Odd Negative Eye$
$$ND$  $31$  $4$  $R02580h$  $EOM CONTROL REG$  $RW$  $0h$  $$
$$eom_cnt_auto_clr_lane$  $3$  $3$  $R02580h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Counter Auto Clear.$
$$eom_cnt_clr_lane$  $2$  $2$  $R02580h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Counter Clear.$
$$eom_pol_force_lane$  $1$  $1$  $R02580h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Polarity Force.$
$$eom_en_lane$  $0$  $0$  $R02580h$  $EOM VALID COUNT MSB$  $RW$  $0h$  $EOM Counter Enable.$
$$EOM_VLD_CNT_MSB_P_E_LANE[7:0]$  $31$  $24$  $R025F0h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $MSB Of Valid Count For Even Positive Eye$
$$EOM_VLD_CNT_MSB_N_E_LANE[7:0]$  $23$  $16$  $R025F0h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $MSB Of Valid Count For Even Negative Eye$
$$EOM_VLD_CNT_MSB_P_O_LANE[7:0]$  $15$  $8$  $R025F0h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $MSB Of Valid Count For Odd Positive Eye$
$$EOM_VLD_CNT_MSB_N_O_LANE[7:0]$  $7$  $0$  $R025F0h$  $Lane Margin Reigster$  $R$  $Vh$  $MSB Of Valid Count For Odd Negative Eye$
$$ND$  $31$  $13$  $R025F4h$  $Lane Margin Reigster$  $RW$  $0h$  $$
$$dfe_margin_chg_lane$  $12$  $12$  $R025F4h$  $Lane Margin Reigster$  $R$  $Vh$  $Lane Margin Offset Change Read$
$$dfe_margin_ready_lane$  $11$  $11$  $R025F4h$  $Lane Margin Reigster$  $RW$  $0h$  $DFE Is Ready For Lane Margin Function$
$$dfe_margin_ack_lane$  $10$  $10$  $R025F4h$  $Lane Margin Reigster$  $R$  $Vh$  $DFE Margin Acknowledge Read$
$$dfe_margin_dir_lane$  $9$  $9$  $R025F4h$  $Lane Margin Reigster$  $R$  $Vh$  $Lane Margin Offset Direction Read$
$$dfe_margin_en_lane$  $8$  $8$  $R025F4h$  $Lane Margin Reigster$  $R$  $Vh$  $Lane Margin Offset Enable Read$
$$dfe_margin_type_lane$  $7$  $7$  $R025F4h$  $Lane Margin Reigster$  $R$  $Vh$  $Lane Margin Offset Type Read$
$$dfe_margin_offset_lane[6:0]$  $6$  $0$  $R025F4h$  $$  $R$  $Vh$  $Lane Margin Offset Read$
$$LINK_TRAIN_MODE_LANE$  $31$  $31$  $R02600h$  $$  $RW$  $0h$  $Special TX Training Mode$
$$eye_open_en_rd_lane$  $30$  $30$  $R02600h$  $$  $R$  $Vh$  $Read Out PIPE Eye_open_en_lane Request$
$$PIN_TRAIN_COMPLETE_TYPE_LANE$  $29$  $29$  $R02600h$  $$  $RW$  $0h$  $PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type$
$$local_tx_train_complete_lane$  $28$  $28$  $R02600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU$
$$tx_train_failed_lane$  $27$  $27$  $R02600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU$
$$rx_train_on_lane$  $26$  $26$  $R02600h$  $$  $RW$  $0h$  $Edge Trigger. Asserted By MCU$
$$tx_train_on_lane$  $25$  $25$  $R02600h$  $$  $RW$  $0h$  $Edge Trigger. Asserted By MCU$
$$rx_train_complete_lane$  $24$  $24$  $R02600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU$
$$rx_train_failed_lane$  $23$  $23$  $R02600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU$
$$local_ctrl_field_valid_lane$  $22$  $22$  $R02600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU$
$$local_status_field_valid_lane$  $21$  $21$  $R02600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU$
$$tx_train_comp_wait_frame_lane[2:0]$  $20$  $18$  $R02600h$  $$  $RW$  $4h$  $Wait Time For PIN_TX_TRAIN_COMPLETE$
$$link_train_mode_lpbk_lane$  $17$  $17$  $R02600h$  $$  $RW$  $0h$  $Loop Back Mode When Link_train_mode Is High$
$$PIN_TX_TRAIN_ENABLE_SEL_LANE$  $16$  $16$  $R02600h$  $$  $RW$  $0h$  $PIN_TX_TRAIN_ENABLE Selection$
$$tx_ffe_train_done_lane$  $15$  $15$  $R02600h$  $$  $RW$  $0h$  $Assert High To Indicate Tx Ffe Training Done$
$$pin_tx_train_enable_mux_rd_lane$  $14$  $14$  $R02600h$  $$  $R$  $Vh$  $PIN_TX_TRAIN_ENABLE Read Back Signal$
$$pin_rx_train_enable_rd_lane$  $13$  $13$  $R02600h$  $$  $R$  $Vh$  $PIN_RX_TRAIN_ENABLE Read Back Signal$
$$pin_tx_train_failed_rd_lane$  $12$  $12$  $R02600h$  $$  $R$  $Vh$  $PIN_TX_TRAIN_FAILED Read Back Signal$
$$pin_tx_train_complete_rd_lane$  $11$  $11$  $R02600h$  $$  $R$  $Vh$  $PIN_TX_TRAIN_COMPLETE Read Back Signal$
$$pin_tx_train_error_rd_lane[1:0]$  $10$  $9$  $R02600h$  $$  $R$  $Vh$  $PIN_TX_TRAIN_ERROR Read Back Signal$
$$tx_train_error_lane[1:0]$  $8$  $7$  $R02600h$  $$  $RW$  $0h$  $For PIN_TX_TRAIN_ERROR$
$$pin_rx_train_failed_rd_lane$  $6$  $6$  $R02600h$  $$  $R$  $Vh$  $PIN_RX_TRAIN_FAILED Read Back Signal$
$$pin_rx_train_complete_rd_lane$  $5$  $5$  $R02600h$  $$  $R$  $Vh$  $PIN_RX_TRAIN_COMPLETE Read Back Signal$
$$pin_local_ctrl_field_ready_rd_lane$  $4$  $4$  $R02600h$  $$  $R$  $Vh$  $PIN_LOCAL_CTRL_FIELD_READY Read Back Signal$
$$remote_ctrl_field_high_lane$  $3$  $3$  $R02600h$  $$  $RW$  $0h$  $Make Local_ctrl_field_ready Always High During Training$
$$remote_tx_train_complete_lane$  $2$  $2$  $R02600h$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU$
$$remote_tx_train_complete_type_lane$  $1$  $1$  $R02600h$  $$  $RW$  $0h$  $Select How To Decide Remote Training Have Completed Or Not$
$$pin_papta_train_enable_rd_lane$  $0$  $0$  $R02600h$  $$  $R$  $Vh$  $Read Out PIN_PAPTA_TRAIN_ENABLE$
$$local_ctrl_field_lane[15:0]$  $31$  $16$  $R02604h$  $$  $RW$  $0h$  $Full Local Ctrl Word. $
$$local_status_field_lane[15:0]$  $15$  $0$  $R02604h$  $$  $RW$  $0h$  $Full Local Status Word. $
$$remote_ctrl_field_rd_lane[15:0]$  $31$  $16$  $R02608h$  $$  $R$  $Vh$  $Remote Ctrl Field. $
$$remote_status_field_rd_lane[15:0]$  $15$  $0$  $R02608h$  $$  $R$  $Vh$  $Remote Status Field. $
$$ND$  $31$  $26$  $R0260Ch$  $$  $RW$  $0h$  $$
$$remote_status_gn1_lane[1:0]$  $25$  $24$  $R0260Ch$  $$  $R$  $Vh$  $Remote Gn1 (C-1) Status Read Out. $
$$ND$  $23$  $18$  $R0260Ch$  $$  $RW$  $0h$  $$
$$remote_status_g0_lane[1:0]$  $17$  $16$  $R0260Ch$  $$  $R$  $Vh$  $Remote Gn1 (C0) Status Read Out. $
$$ND$  $15$  $10$  $R0260Ch$  $$  $RW$  $0h$  $$
$$remote_status_g1_lane[1:0]$  $9$  $8$  $R0260Ch$  $$  $R$  $Vh$  $Remote Gn1 (C1) Status Read Out. $
$$local_error_field_valid_lane$  $7$  $7$  $R0260Ch$  $$  $RW$  $0h$  $Rising Edge. Asserted By MCU$
$$ND$  $6$  $6$  $R0260Ch$  $$  $RW$  $0h$  $$
$$rst_dme_dec_clk_lane$  $5$  $5$  $R0260Ch$  $$  $RW$  $0h$  $Reset Dme_dec Lane Block$
$$rst_dme_enc_clk_lane$  $4$  $4$  $R0260Ch$  $$  $RW$  $0h$  $Reset Dme_enc Lane Block$
$$rst_tx_train_if_clk_lane$  $3$  $3$  $R0260Ch$  $$  $RW$  $0h$  $Reset Tx_train_if Lane Block$
$$dme_dec_clk_en_lane$  $2$  $2$  $R0260Ch$  $$  $RW$  $0h$  $Clock Enable For Dme_dec$
$$dme_enc_clk_en_lane$  $1$  $1$  $R0260Ch$  $$  $RW$  $0h$  $Clock Enable For Dme_enc$
$$tx_train_if_clk_en_lane$  $0$  $0$  $R0260Ch$  $$  $RW$  $0h$  $Clock Enable For Tx_train_if$
$$dme_enc_mode_lane[1:0]$  $31$  $30$  $R02610h$  $$  $RW$  $0$  $Differential Manchester Encoding Mode$
$$dme_enc_balance_inv_lane$  $29$  $29$  $R02610h$  $$  $RW$  $0h$  $DME Encoder Balance Inverter.$
$$dme_enc_balance_cal_en_lane$  $28$  $28$  $R02610h$  $$  $RW$  $1h$  $DME Encoder Balance Bit Hardware Calculation Enable.$
$$ND$  $27$  $0$  $R02610h$  $$  $RW$  $0h$  $$
$$dme_dec_ctrl_bit_pos_lane[1:0]$  $31$  $30$  $R02614h$  $$  $RW$  $0h$  $During Dme Decoder, This Register Tells Which Bit In 5/4 Bits Are Used For Control/status Bits$
$$dme_dec_mode_lane[1:0]$  $29$  $28$  $R02614h$  $$  $RW$  $0h$  $Differential Manchester Decoding Mode$
$$dme_dec_balance_inv_lane$  $27$  $27$  $R02614h$  $$  $RW$  $0h$  $DME Decoder Balance Bit Inverter$
$$dme_dec_balance_chk_en_lane$  $26$  $26$  $R02614h$  $$  $RW$  $1h$  $DME Decoder Balance Bit Check Enable.$
$$dme_dec_remote_rd_req_lane$  $25$  $25$  $R02614h$  $$  $RW$  $1h$  $Rising Edge. $
$$dme_dec_rpt_type_lane$  $24$  $24$  $R02614h$  $$  $RW$  $1h$  $DME Decoder Repeat Check.$
$$dme_dec_err_chk_en_lane$  $23$  $23$  $R02614h$  $$  $RW$  $1h$  $DME Decoder Error Check Enable$
$$remote_train_comp_chk3_lane$  $22$  $22$  $R02614h$  $$  $RW$  $1h$  $Check Remote TX Train Complete Status Three Times$
$$ND$  $21$  $2$  $R02614h$  $$  $RW$  $0h$  $$
$$pin_tx_train_enable_int_sel_lane$  $1$  $1$  $R02614h$  $$  $RW$  $0h$  $Select Pin_tx_train_enable_isr_lane Source$
$$pin_rx_train_enable_int_sel_lane$  $0$  $0$  $R02614h$  $$  $RW$  $0h$  $Select Pin_rx_train_enable_isr_lane Source$
$$local_ctrl_field_init_lane[15:0]$  $31$  $16$  $R02618h$  $$  $RW$  $0h$  $Full Local Ctrl Word. $
$$local_status_field_init_lane[15:0]$  $15$  $0$  $R02618h$  $$  $RW$  $0h$  $Full Local Status Word. $
$$ND$  $31$  $19$  $R02620h$  $$  $RW$  $0h$  $$
$$pin_papta_train_disable_isr_lane$  $18$  $18$  $R02620h$  $$  $RW$  $0h$  $Interrupt To MCU$
$$dme_dec_error_isr_lane$  $17$  $17$  $R02620h$  $$  $RW$  $0h$  $Interrupt To MCU$
$$dme_dec_remote_balance_err_isr_lane$  $16$  $16$  $R02620h$  $$  $RW$  $0h$  $Interrupt To MCU$
$$ND$  $15$  $12$  $R02620h$  $$  $RW$  $0h$  $$
$$pin_tx_train_disable_isr_lane$  $11$  $11$  $R02620h$  $$  $RW$  $0h$  $Interrupt To MCU$
$$pin_rx_train_disable_isr_lane$  $10$  $10$  $R02620h$  $$  $RW$  $0h$  $Interrupt To MCU$
$$remote_ctrl_valid_isr_lane$  $9$  $9$  $R02620h$  $$  $RW$  $0h$  $Interrupt To MCU$
$$remote_status_valid_isr_lane$  $8$  $8$  $R02620h$  $$  $RW$  $0h$  $Interrupt To MCU$
$$ND$  $7$  $4$  $R02620h$  $$  $RW$  $0h$  $$
$$pin_papta_train_enable_isr_lane$  $3$  $3$  $R02620h$  $$  $RW$  $0h$  $Interrupt To MCU$
$$pin_local_ctrl_field_ready_isr_lane$  $2$  $2$  $R02620h$  $$  $RW$  $0h$  $Interrupt To MCU$
$$pin_tx_train_enable_isr_lane$  $1$  $1$  $R02620h$  $$  $RW$  $0h$  $Interrupt To MCU$
$$pin_rx_train_enable_isr_lane$  $0$  $0$  $R02620h$  $$  $RW$  $0h$  $Interrupt To MCU$
$$ND$  $31$  $19$  $R02624h$  $$  $RW$  $0h$  $$
$$pin_papta_train_disable_mask_lane$  $18$  $18$  $R02624h$  $$  $RW$  $0h$  $Low To Disable Pin_papta_train_disable_isr_lane$
$$dme_dec_error_mask_lane$  $17$  $17$  $R02624h$  $$  $RW$  $0h$  $Low To Disable Dme_dec_error_mask$
$$dme_dec_remote_balance_err_mask_lane$  $16$  $16$  $R02624h$  $$  $RW$  $0h$  $Low To Disable Dme_dec_remote_balance_err_isr$
$$ND$  $15$  $12$  $R02624h$  $$  $RW$  $0h$  $$
$$pin_tx_train_disable_mask_lane$  $11$  $11$  $R02624h$  $$  $RW$  $0h$  $Low To Disable Pin_tx_train_disable_isr_lane$
$$pin_rx_train_disable_mask_lane$  $10$  $10$  $R02624h$  $$  $RW$  $0h$  $Low To Disable Pin_rx_train_disable_isr_lane$
$$remote_ctrl_valid_mask_lane$  $9$  $9$  $R02624h$  $$  $RW$  $0h$  $Low To Disable Dme_dec_remote_ctrl_valid_isr$
$$remote_status_valid_mask_lane$  $8$  $8$  $R02624h$  $$  $RW$  $0h$  $Low To Disable Dme_dec_remote_ctrl_valid_isr$
$$ND$  $7$  $4$  $R02624h$  $$  $RW$  $0h$  $$
$$pin_papta_train_enable_mask_lane$  $3$  $3$  $R02624h$  $$  $RW$  $0h$  $Low To Disable Pin_papta_train_enable_isr_lane$
$$pin_local_ctrl_field_ready_mask_lane$  $2$  $2$  $R02624h$  $$  $RW$  $0h$  $Low To Disable Pin_local_ctrl_field_ready_isr_lane$
$$pin_tx_train_enable_mask_lane$  $1$  $1$  $R02624h$  $$  $RW$  $0h$  $Low To Disable Pin_tx_train_enable_isr_lane$
$$pin_rx_train_enable_mask_lane$  $0$  $0$  $R02624h$  $$  $RW$  $0h$  $Low To Disable Pin_rx_train_enable_isr_lane$
$$ND$  $31$  $31$  $R02630h$  $$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02630h$  $$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02630h$  $$  $RW$  $0h$  $$
$$tx_train_pat_mode_lane$  $28$  $28$  $R02630h$  $$  $RW$  $1h$  $TX Training Pattern Mode$
$$TX_TRAIN_PAT_TOGGLE_LANE$  $27$  $27$  $R02630h$  $$  $RW$  $1h$  $Toggle TX Training Pattern In Each Training Frame$
$$TX_TRAIN_PAT_TWO_ZERO_LANE$  $26$  $26$  $R02630h$  $$  $RW$  $0h$  $Enable To Set Last Two Bits Of TX Training Pattern To 0$
$$tx_train_pat_en_lane$  $25$  $25$  $R02630h$  $$  $RW$  $0h$  $TX Train Pattern Enable. Used In Debug Mode When Don't Want To Enable Tx Training Or Link Train Mode, But Still Want To Send Training Package.$
$$ND$  $24$  $0$  $R02630h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02634h$  $$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_lane$  $29$  $29$  $R02634h$  $$  $RW$  $0h$  $Analog Emphasis Training Controlled Through Firmware (register) Interface$
$$tx_em_ctrl_pipe_sel_lane$  $28$  $28$  $R02634h$  $$  $RW$  $0h$  $Analog Emphasis Training Is PCIe GEN3/GEN4$
$$pin_rx_preset_hint_rd_lane[3:0]$  $27$  $24$  $R02634h$  $$  $R$  $Vh$  $Read Out Rx Preset Hint From Pin$
$$ana_tx_em_peak_en_lane$  $23$  $23$  $R02634h$  $$  $RW$  $0h$  $Enable Analog Peak Amplitude Control$
$$ana_tx_em_pre_en_lane$  $22$  $22$  $R02634h$  $$  $RW$  $0h$  $Enable Analog Pre Emphasis Control$
$$ana_tx_em_po_en_lane$  $21$  $21$  $R02634h$  $$  $RW$  $0h$  $Enable Analog Post Emphasis Control$
$$ND$  $20$  $16$  $R02634h$  $$  $RW$  $0h$  $$
$$tx_em_peak_ctrl_lane[3:0]$  $15$  $12$  $R02634h$  $$  $RW$  $0h$  $Firmware Controlled Analog Peak Amplitude$
$$tx_em_pre_ctrl_lane[3:0]$  $11$  $8$  $R02634h$  $$  $RW$  $0h$  $Firmware Controlled Analog Pre Emphasis $
$$tx_em_po_ctrl_lane[3:0]$  $7$  $4$  $R02634h$  $$  $RW$  $0h$  $Firmware Controlled Analog Post Emphasis$
$$ND$  $3$  $0$  $R02634h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02638h$  $$  $RW$  $0h$  $$
$$ana_tx_em_post_ctrl_rd_lane[3:0]$  $29$  $26$  $R02638h$  $$  $R$  $Vh$  $To Analog Tx Post Emphasis$
$$ana_tx_em_peak_ctrl_rd_lane[3:0]$  $25$  $22$  $R02638h$  $$  $R$  $Vh$  $To Analog Tx Peak Value$
$$ana_tx_em_pre_ctrl_rd_lane[3:0]$  $21$  $18$  $R02638h$  $$  $R$  $Vh$  $To Analog Tx Pre Emphasis$
$$tx_coeff_rd_lane[17:0]$  $17$  $0$  $R02638h$  $$  $R$  $Vh$  $Tx_coeff From PIPE$
$$tx_emph_pipe1_lane[3:0]$  $31$  $28$  $R0263Ch$  $$  $RW$  $8h$  $PCIe G1/G2 Tx_deemph Equals To 1$
$$tx_emph_pipe0_lane[3:0]$  $27$  $24$  $R0263Ch$  $$  $RW$  $ch$  $PCIe G1/G2 Tx_deemph Equals To 0$
$$tx_swing_rd_lane$  $23$  $23$  $R0263Ch$  $$  $R$  $Vh$  $Read Out For PIPE Ctrl Dphy_ana_tx_swing$
$$ND$  $22$  $0$  $R0263Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R02640h$  $$  $RW$  $0h$  $$
$$tx_vref_txdrv_sel_lane[2:0]$  $26$  $24$  $R02640h$  $$  $R$  $Vh$  $Tx Amplitude Setting Indicator$
$$tx_margin_v7_lane[2:0]$  $23$  $21$  $R02640h$  $$  $RW$  $1h$  $Tx Margin Voltage$
$$tx_margin_v6_lane[2:0]$  $20$  $18$  $R02640h$  $$  $RW$  $2h$  $Tx Margin Voltage$
$$tx_margin_v5_lane[2:0]$  $17$  $15$  $R02640h$  $$  $RW$  $3h$  $Tx Margin Voltage$
$$tx_margin_v4_lane[2:0]$  $14$  $12$  $R02640h$  $$  $RW$  $0h$  $Tx Margin Voltage$
$$tx_margin_v3_lane[2:0]$  $11$  $9$  $R02640h$  $$  $RW$  $5h$  $Tx Margin Voltage$
$$tx_margin_v2_lane[2:0]$  $8$  $6$  $R02640h$  $$  $RW$  $6h$  $Tx Margin Voltage$
$$tx_margin_v1_lane[2:0]$  $5$  $3$  $R02640h$  $$  $RW$  $7h$  $Tx Margin Voltage$
$$tx_margin_v0_lane[2:0]$  $2$  $0$  $R02640h$  $$  $RW$  $4h$  $Tx Margin Voltage$
$$ND$  $31$  $19$  $R02644h$  $$  $RW$  $0h$  $$
$$pin_papta_train_disable_isr_clear_lane$  $18$  $18$  $R02644h$  $$  $RW$  $0h$  $Interrupt clear for MCU$
$$dme_dec_error_isr_clear_lane$  $17$  $17$  $R02644h$  $$  $RW$  $0h$  $Interrupt clear for MCU$
$$dme_dec_remote_balance_err_isr_clear_lane$  $16$  $16$  $R02644h$  $$  $RW$  $0h$  $Interrupt clear for MCU$
$$ND$  $15$  $12$  $R02644h$  $$  $RW$  $0h$  $$
$$pin_tx_train_disable_isr_clear_lane$  $11$  $11$  $R02644h$  $$  $RW$  $0h$  $Interrupt clear for MCU$
$$pin_rx_train_disable_isr_clear_lane$  $10$  $10$  $R02644h$  $$  $RW$  $0h$  $Interrupt clear for MCU$
$$remote_ctrl_valid_isr_clear_lane$  $9$  $9$  $R02644h$  $$  $RW$  $0h$  $Interrupt clear for MCU$
$$remote_status_valid_isr_clear_lane$  $8$  $8$  $R02644h$  $$  $RW$  $0h$  $Interrupt clear for MCU$
$$ND$  $7$  $4$  $R02644h$  $$  $RW$  $0h$  $$
$$pin_papta_train_enable_isr_clear_lane$  $3$  $3$  $R02644h$  $$  $RW$  $0h$  $Interrupt clear for MCU$
$$pin_local_ctrl_field_ready_isr_clear_lane$  $2$  $2$  $R02644h$  $$  $RW$  $0h$  $Interrupt clear for MCU$
$$pin_tx_train_enable_isr_clear_lane$  $1$  $1$  $R02644h$  $$  $RW$  $0h$  $Interrupt clear for MCU$
$$pin_rx_train_enable_isr_clear_lane$  $0$  $0$  $R02644h$  $Lane Configuration 0$  $RW$  $0h$  $Interrupt clear for MCU$
$$cfg_force_lane_disable_lane$  $31$  $31$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Force To Disable This Lane$
$$spare_reg_181_14_lane$  $30$  $30$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register$
$$spare_reg_181_13_lane$  $29$  $29$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register$
$$spare_reg_181_12_lane$  $28$  $28$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register$
$$CFG_USE_GEN3_PLL_CAL_LANE$  $27$  $27$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen3 Speed For PLL Calibration$
$$CFG_USE_GEN2_PLL_CAL_LANE$  $26$  $26$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen2 Speed For PLL Calibration$
$$CFG_USE_MAX_PLL_RATE_LANE$  $25$  $25$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Use Max PLL Rate Mode At Common PHY.$
$$CFG_SPD_CHANGE_WAIT_LANE$  $24$  $24$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Speed Change Wait Period When Max PLL Rate Mode.$
$$CFG_DISABLE_TXDETVAL_LANE$  $23$  $23$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Disable Txdetrx Valid Signal During TX Detect RX$
$$CFG_TXDETRX_MODE_LANE$  $22$  $22$  $R04000h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Detect Rx Mode$
$$CFG_ALIGN_IDLE_HIZ_LANE$  $21$  $21$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Align The Phase Of Internal Idle High-z Control Signal With Idle Low-z Control Signal$
$$CFG_GEN2_TXDATA_DLY_LANE[1:0]$  $20$  $19$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen2 Mode$
$$CFG_GEN1_TXDATA_DLY_LANE[1:0]$  $18$  $17$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen1 Mode$
$$CFG_TXELECIDLE_MODE_LANE$  $16$  $16$  $R04000h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Electrical Idle Mode Enable$
$$CFG_FORCE_RXPRESENT_LANE[1:0]$  $15$  $14$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Receiver Detection Override$
$$CFG_FAST_SYNCH_LANE$  $13$  $13$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Fast Synchronization At 125 MHz Pclk Frequency$
$$spare_reg_180_12_lane$  $12$  $12$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register$
$$CFG_TX_ALIGN_POS_LANE[5:0]$  $11$  $6$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $TX Alignment Shift Position (for Dphy_ana_txdata)$
$$PRD_TXSWING_LANE$  $5$  $5$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txswing When Mode_margin_override=1$
$$PRD_TXMARGIN_LANE[2:0]$  $4$  $2$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txmargin When Mode_margin_override=1$
$$PRD_TXDEEMPH1_LANE$  $1$  $1$  $R04000h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[1] When Mode_margin_override=1$
$$PRD_TXDEEMPH0_LANE$  $0$  $0$  $R04000h$  $Lane Status 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[0] When Mode_margin_override=1$
$$PM_STATE_LANE[5:0]$  $31$  $26$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PM State[5:0]$
$$PM_CLK_REQ_N_LANE$  $25$  $25$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $CLKREQ Control Status$
$$PM_DPCLK_125_LANE$  $24$  $24$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $DPCLK Is 125Mhz$
$$PM_PIPE_32B_LANE$  $23$  $23$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Is Opertating In 32bit Mode$
$$PM_PIPE_8B_LANE$  $22$  $22$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Is Opertating In 8bit Mode$
$$PM_ASYNC_RST_N_LANE$  $21$  $21$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Internal Power Management Reset$
$$PM_DP_RST_N_LANE$  $20$  $20$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PIPE Internal PCS Data-path Reset$
$$PM_OSCCLK_AUX_CLK_EN_LANE$  $19$  $19$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $AUX_CLK Switchinh Between Txdclk And Oscclk Status$
$$PM_OSCCLK_PCLK_EN_LANE$  $18$  $18$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PCLK Switching Between Txdclk And Oscclk Status$
$$PM_PCLK_DPCLK_EN_LANE$  $17$  $17$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Pipe Internal PCS Data-path Clock Status$
$$PM_TXDCLK_PCLK_EN_LANE$  $16$  $16$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $PCLK Output Enable Status:$
$$PM_TX_VCMHOLD_EN_LANE$  $15$  $15$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Common Mode$
$$PM_BEACON_RX_EN_LANE$  $14$  $14$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Low- Frequency Beacon Detection Enable$
$$PM_BEACON_TX_EN_LANE$  $13$  $13$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Beacon Transmission Enable$
$$PM_PU_IVREF_LANE$  $12$  $12$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Current And Voltage Reference$
$$PM_TXDETECTRX_EN_LANE$  $11$  $11$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy To Perform Tx Receiver Detection$
$$PM_TX_IDLE_HIZ_LANE$  $10$  $10$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Driver Idle In High Impedance Mode$
$$PM_TX_IDLE_LOZ_LANE$  $9$  $9$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Driver$
$$PM_RX_INIT_LANE$  $8$  $8$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Receiver Initialization$
$$PM_RX_RATE_SEL_LANE[1:0]$  $7$  $6$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy RX Signaling Rate$
$$PM_TX_RATE_SEL_LANE[1:0]$  $5$  $4$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy TX Signaling Rate$
$$PM_PU_RX_LANE$  $3$  $3$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Receiver$
$$PM_PU_TX_LANE$  $2$  $2$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Transmitter$
$$PM_PU_PLL_LANE$  $1$  $1$  $R04004h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy PLL$
$$PM_RESET_LANE$  $0$  $0$  $R04004h$  $Lane configuration and Status 2$  $R$  $Vh$  $Common PHY Reset$
$$BEACON_DETECTED_LANE$  $31$  $31$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Low-frequency Beacon Is Detected$
$$CFG_POWER_SETTLE_WAIT_LANE$  $30$  $30$  $R04008h$  $Lane configuration and Status 2$  $RW$  $1h$  $Wait For Power Settle Before Sending LFPS When Transition Into P2 Or P3 State  USB3 Mode.$
$$CFG_RXEIDETECT_DLY_LANE[5:0]$  $29$  $24$  $R04008h$  $Lane configuration and Status 2$  $RW$  $ah$  $PIPE Signal RxElecIdle Turn On (after Squelch Detector Was Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$CFG_IVREF_MODE_LANE$  $23$  $23$  $R04008h$  $Lane configuration and Status 2$  $RW$  $1h$  $Serdes Analog IVREF Control Mode During Low Power (PCIE: P1.CLKREQ And P2; USB3: P3) States$
$$CFG_BEACON_MODE_LANE$  $22$  $22$  $R04008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon/LFPS Protocol Control Mode$
$$CFG_BEACON_TXLOZ_WAIT_LANE[3:0]$  $21$  $18$  $R04008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon Transmit Low-z Wait Period. In Units Of 20us$
$$CFG_BEACON_RX_EN_LANE$  $17$  $17$  $R04008h$  $Lane configuration and Status 2$  $RW$  $0h$  $Rx Beacon Mode Enable$
$$CFG_BEACON_TX_EN_LANE$  $16$  $16$  $R04008h$  $Lane configuration and Status 2$  $RW$  $1h$  $Tx Beacon Mode Enable$
$$MAC_PHY_TXDETECTRX_LOOPBACK_LANE$  $15$  $15$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control TX Receiver Detection Or Loopback From MAC$
$$MAC_PHY_TXELECIDLE_LANE$  $14$  $14$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Contrl Tx Electrical Idle From MAC$
$$MAC_PHY_POWERDOWN_LANE[1:0]$  $13$  $12$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control Power State From MAC$
$$MAC_PHY_RATE_LANE[1:0]$  $11$  $10$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control Signaling Rate From MAC$
$$PHY_MAC_PHYSTATUS_LANE$  $9$  $9$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $PHY Status At PIPE Interface, Used To Communicate Completion Of PHY Functions Such As Reset, Power State Transition, Rate Changes And Receiver Detection$
$$PHY_MAC_RXVALID_LANE$  $8$  $8$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $RX Data Valid Status At PIPE Interface$
$$PHY_MAC_RXELECIDLE_LANE$  $7$  $7$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $RX Electrical IDLE Status At PIPE Interface$
$$ANA_DPHY_PLL_READY_TX_LANE$  $6$  $6$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy PLL Ready For TX$
$$MAC_PHY_RX_TERMINATION_LANE$  $5$  $5$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Receiver Termination Control From MAC For USB3 Mode$
$$ANA_DPHY_PLL_READY_RX_LANE$  $4$  $4$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy PLL Ready For RX$
$$ANA_DPHY_TXDETRX_VALID_LANE$  $3$  $3$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy TX Detect RX Ouput Valid$
$$ANA_DPHY_RX_INIT_DONE_LANE$  $2$  $2$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy Receiver Initialization Done Status$
$$ANA_DPHY_SQ_DETECTED_LANE$  $1$  $1$  $R04008h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy Squelch Detector Ouput Status$
$$ANA_DPHY_RXPRESENT_LANE$  $0$  $0$  $R04008h$  $Lane Configuration 2$  $R$  $Vh$  $Tx Receiver Detection Status:$
$$ND$  $31$  $31$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $$
$$ebuf_threshold_wide_lane$  $28$  $28$  $R0400Ch$  $Lane Configuration 2$  $RW$  $1h$  $Elastic Buffer Threshold Hysteresis$
$$cfg_high_water_mark_lane[3:0]$  $27$  $24$  $R0400Ch$  $Lane Configuration 2$  $RW$  $fh$  $Elastic Buffer High Water Mark Threshold  Gen3 Mode$
$$cfg_low_water_mark_lane[3:0]$  $23$  $20$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Elastic Buffer Low Water Mark Threshold  Gen3 Mode$
$$CFG_ELB_THRESHOLD_LANE[3:0]$  $19$  $16$  $R0400Ch$  $Lane Configuration 2$  $RW$  $8h$  $Elastic Buffer Quiescent Threshold In PCIe Gen1/Gen2/Gen3 Mode, Or USB3 5G/10G Mode.$
$$blk_align_at_sync_ok_lane$  $15$  $15$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Re Align At Sync_ok Phase$
$$blk_align_at_pre_sync_lane$  $14$  $14$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Re Align At Pre Sync Phase$
$$CFG_BLK_ALIGN_CTRL_LANE[2]$  $13$  $13$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Alignment Control$
$$CFG_BLK_ALIGN_CTRL_LANE[1:0]$  $12$  $11$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable Pin MAC_PHY_BLOCKALIGNCTRL On Controlling Block Alignment Logic$
$$use_txdatavalid_sample_txelecidle_lane$  $10$  $10$  $R0400Ch$  $Lane Configuration 2$  $RW$  $1h$  $Use The MAC_PHY_TXDATAVALID Signal To Sample The MAC_PHY_TXELECIDLE Signal During 128B/130B Encoding$
$$txelecidle_clear_reminder_lane$  $9$  $9$  $R0400Ch$  $Lane Configuration 2$  $RW$  $1h$  $Use The MAC_PHY_TXELECIDLE Signal To Clear The Reminder Counter Of The 128B/130B Encoder$
$$CFG_GEN3_TXDATA_DLY_LANE[1:0]$  $8$  $7$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen3 Mode.$
$$CFG_GEN3_TXELECIDLE_DLY_LANE[1:0]$  $6$  $5$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen3$
$$cfg_ignore_sq_detect_lane$  $4$  $4$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Squelch Detect Signal Handling On Block Alignment$
$$cfg_det_all_skp_lane$  $3$  $3$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable To Detect All SKP Patterns$
$$cfg_det_fts_window_lane$  $2$  $2$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Set FTS Detection Window$
$$cfg_use_skp_lock_lane$  $1$  $1$  $R0400Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable To Use SKP Ordered Set For Block Alignment$
$$cfg_use_fts_lock_lane$  $0$  $0$  $R0400Ch$  $Lane Configuration 4$  $RW$  $1h$  $Enable To Use FTS For Block Alignment$
$$cfg_phy_reserved_ctrl_lane[7:0]$  $31$  $24$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $PHY Reserved Control Signals.$
$$cfg_data_bit_map_lane$  $23$  $23$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Select Data Bit Mapping Scheme While Mapping 32-Bit Valid TxData Into 40-Bit Dphy_Ana_Txdata[39:0] Bus$
$$cfg_rx_train_sel_lane$  $22$  $22$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $USB3 Mode: PIPE Rx Training Control Select To Handle Rxvalid Signaling$
$$cfg_signal_det_sel_lane$  $21$  $21$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Rx Signaling Detection Select For Rx_init Control$
$$CFG_RXEI_DG_WEIGHT_LANE$  $20$  $20$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $RxEelcIdle De-glitching Tap Weight$
$$CFG_RXEIDET_DG_EN_LANE$  $19$  $19$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Enable Rx Electrical Idle Deglitch$
$$CFG_RX_EQ_CTRL_LANE$  $18$  $18$  $R04010h$  $Lane Configuration 4$  $RW$  $1h$  $PHY Rx Training Enable While In USB3 LTSSM Polling.RxEQ State, Or PCIE LTSSM Recovery.Equalization State.$
$$CFG_SQ_DET_SEL_LANE$  $17$  $17$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Squelch Detect Signal Select For Rx_init Control$
$$CFG_RX_INIT_SEL_LANE$  $16$  $16$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Rx_init Control Select$
$$ND$  $15$  $15$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$CFG_SRIS_CTRL_LANE$  $13$  $13$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $SRIS Configuration Control From MAC_PHY_SRIS_ENABLE Pin$
$$CFG_REF_FREF_SEL_LANE[4:0]$  $12$  $8$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Reference Frequency Select (MHz) For Usb3 Mode$
$$CFG_SSC_CTRL_LANE$  $7$  $7$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Spread Spectrum Clock Enable$
$$CFG_DFE_OVERRIDE_LANE$  $6$  $6$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $Override PHY DFE Control Pins$
$$CFG_DFE_UPDATE_SEL_LANE$  $5$  $5$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DFE_UPDATE_DIS Pin Control Select When Cfg_dfe_override = 0.$
$$CFG_DFE_PAT_SEL_LANE$  $4$  $4$  $R04010h$  $Lane Configuration 4$  $RW$  $1h$  $PHY PIN_DFE_PAT_DIS Pin Control Select When Cfg_dfe_override = 0.$
$$CFG_DFE_EN_SEL_LANE$  $3$  $3$  $R04010h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DEF_EN Pin Control Selest When Cfg_dfe_override = 0.$
$$CFG_DFE_CTRL_LANE[2:0]$  $2$  $0$  $R04010h$  $Lane Configuration and Status 3$  $RW$  $3h$  $Controls PHY DFE Signals When Cfg_dfe_override = 1.$
$$ND$  $31$  $31$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $$
$$CFG_P1_WAKEUP_LANE$  $30$  $30$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Protocol To Wake Up COMPHY To P1 State From P1 Sub-states Or P2.$
$$CFG_P0S_IDLE_HIZ_DIS_LANE$  $29$  $29$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Disable Tx_idle_hiz Signal During P0S State And Speed Change.$
$$CFG_HIZ_CAL_TIMER_EN_LANE$  $28$  $28$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Hiz Calibration Timer Enable.$
$$CFG_HIZ_CAL_WAIT_LANE[3:0]$  $27$  $24$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $8h$  $Hiz Calibration Wait Timer$
$$CFG_DELAY_P12_PHYST_LANE$  $23$  $23$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay P1 And P2 Entry PhyStatus To Accommodate Hiz Calibration Time At ComPHY.$
$$CFG_DELAY_TDR_PHYST_LANE$  $22$  $22$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay TxDetectRx PhyStatus To The MAC After Receiving TxDetecrRx Valid (ackledgement) From ComPHY$
$$CFG_TXCMN_DIS_DLY_LANE[5:0]$  $21$  $16$  $R04014h$  $Lane Configuration and Status 3$  $RW$  $14h$  $Tx Common Mode Turn On (after Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$MAC_PHY_TXCOMPLIANCE_LANE$  $15$  $15$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $TX Compliance Control Form MAC$
$$PM_RX_HIZ_LANE$  $14$  $14$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Rx Termination Control Status$
$$PM_REFCLK_VALID_LANE$  $13$  $13$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $External REFCLK Detection  Status$
$$ANA_REFCLK_DIS_ACK_LANE$  $12$  $12$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Comphy REFCLK Disable Ackledgement$
$$PM_REFCLK_DIS_LANE$  $11$  $11$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Control Disabling REFCLK At Comphy$
$$PM_PU_SQ_LANE$  $10$  $10$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Power Up COMPHY Squelch Detector$
$$PM_RX_TRAIN_ENABLE_LANE$  $9$  $9$  $R04014h$  $Lane Configuration and Status 3$  $R$  $Vh$  $RX Training Status$
$$PM_STATUS_PCLK_LANE[8:0]$  $8$  $0$  $R04014h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $PM Status At PCLK Domain$
$$ND$  $31$  $31$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$MODE_PIE8_EQ_LANE$  $26$  $26$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $Enable Pie8 Eq Function$
$$not_use_eq_failed_lane$  $25$  $25$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $Never Report Eq Failed On Pie8 Bus$
$$PIE8_MIN_LATENCY_MODE_EN_LANE$  $24$  $24$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIE8 V2.0 Minimum Latency Mode Enable$
$$PIE8_REPORT_SKP_PARITY_ERROR_LANE$  $23$  $23$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 SKP OS Report Parity Error Info $
$$PIE8_SCRAMBLED_DATA_FOR_PARITY_LANE$  $22$  $22$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 SKP OS Use Scramble Data Gen Parity$
$$PIE8_SKP_LFSR_EN_LANE$  $21$  $21$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 SKP OS LFSR Overwrite Mode Enable $
$$PIE8_TS_BALANCE_ALL_BLOCK_EN_LANE$  $20$  $20$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIE8 TS_BALANCE Mode For All Packet Enable $
$$PIE8_TS_BALANCE_RX_REPLACE_EN_LANE$  $19$  $19$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 Replace TS_BALANCE Symbol To 4a Mode Enable$
$$PIE8_TS_BALANCE_EN_LANE$  $18$  $18$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $1h$  $PIE8 TS_BALANCE Mode Enable $
$$PIE8_SCRAMBLE_EN_LANE$  $17$  $17$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIPE PIE8 SCRAMBLE Function Enable$
$$MODE_PIE8_IF_LANE$  $16$  $16$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIPE PIE8 Mode Enable $
$$mac_phy_powerdown_lane[3:2]$  $15$  $14$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $Control Power State From MAC At Upper Bits$
$$mac_phy_asyncpwrchgack_lane$  $13$  $13$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $Async Power State Change Acknowledge From MAC$
$$pipe_clk_req_n_lane$  $12$  $12$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $PIPE Internal Clock Request$
$$pipe_clk_ack_n_lane$  $11$  $11$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $PIPE Internal Clock Acknowledge$
$$mac_phy_rxeidetect_dis_lane$  $10$  $10$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $Rx Electrical Idle Detection Disable From MAC$
$$mac_phy_txcmn_mode_dis_lane$  $9$  $9$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $Tx Common Mode Circuit Disable From MAC$
$$ND$  $8$  $8$  $R04018h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$dbg_pipe_sub_sel_lane[7:0]$  $7$  $0$  $R04018h$  $Lane USB Datapath Configuration 1$  $RW$  $00h$  $PIPE Sub-modules Test Select$
$$cfg_ignore_rxeq_g2_lane$  $31$  $31$  $R0401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $PIPE RxEqTraining Handling At G2$
$$cfg_ignore_rxeq_g1_lane$  $30$  $30$  $R0401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $PIPE RxEqTraining Handling At G1$
$$cfg_ebuf_full_rst_lane$  $29$  $29$  $R0401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $Elasticity Buffer Reset Select When Over-run$
$$cfg_ebuf_empty_rst_lane$  $28$  $28$  $R0401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $Elasticity Buffer Reset Select When Under-run$
$$cfg_ebuf_skip_init_lane$  $27$  $27$  $R0401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $1h$  $Elasticity Buffer Enable Initial Condition$
$$cfg_ebuf_4com_init_lane$  $26$  $26$  $R0401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $1h$  $Elasticity Buffer Enable Initial Condition$
$$cfg_use_skp_lock_usb_lane$  $25$  $25$  $R0401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $Use SKP Ordered Set For Symbol Alignment$
$$cfg_rx_lfps_num_cnt_lane[4:0]$  $24$  $20$  $R0401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $fh$  $Use Rxclk To Count Another All 1/0 In 20-bit Rxdata, And If Non Of Them Appears During Rx_lfps_num_cnt, It Means No LFPS Signal Is Detected$
$$cfg_num_oneszeros_lane[3:0]$  $19$  $16$  $R0401Ch$  $Lane USB Datapath Configuration 1$  $RW$  $8h$  $When MAC_PHY_ONESZEROS Is Asserted, Number Of 1s Or 0s Will Be Sent Out By The Transmitter.$
$$ND$  $15$  $0$  $R0401Ch$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$usb31_spd_chg_chk_p0_lane$  $15$  $15$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Check State When Speed Change Happen  $
$$ND$  $14$  $14$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$cfg_ebuf_tsblk_init_lane$  $11$  $11$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Elasticity Buffer Enable Initial Condition$
$$cfg_start_blk_is_sync_lane$  $10$  $10$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Select Starting Received Block Following Reset Or Exit From Electrical Idle$
$$cfg_use_rxvalid_check_rx_lfps_lane$  $9$  $9$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Rx LFPS Detection Handling$
$$usb_ignore_1bit_header_error_lane$  $8$  $8$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Ignore 1bit Error In Usb Header  $
$$usb_skp_end_err_max_lane[1:0]$  $7$  $6$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Max Error Bit For Skip Os End  $
$$usb_skp_err_max_lane$  $5$  $5$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Enable Usb Max Error Bit For Skip Os  $
$$report_usb_os_1bit_error_lane$  $4$  $4$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Report Usb 1bit Error For Os  $
$$report_usb_skp_1bit_error_lane$  $3$  $3$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Report Usb 1bit Error For Skip Os  $
$$usb_header_correction_lane$  $2$  $2$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Enable Usb Header 1 Bit Error Correction  $
$$usb_skp_error_correction_lane$  $1$  $1$  $R04020h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Enable Usb Skp Os 1 Bit Error Correction  $
$$usb_os_1bit_error_correction_lane$  $0$  $0$  $R04020h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $Enable Usb Os 1 Bit Error Correction  $
$$CFG_USE_CTRL_FLD_RST_LANE$  $31$  $31$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $1h$  $Select Phy Ctrl_field_reset Command While Performing Remote Tx Training.$
$$CFG_SEL_EQ_STATUS_LANE[1:0]$  $30$  $29$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $Select Internal Equalization Status Signals To Be Read Out At LANE_EQ_STATUS Register.$
$$CFG_PHY_RC_EP_LANE$  $28$  $28$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $PHY Operation Mode Select.$
$$CFG_EQ_LF_LANE[5:0]$  $27$  $22$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $fh$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_FS_LANE[5:0]$  $21$  $16$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $2dh$  $Local Transmitter Full Swing Parameter (FS)$
$$ND$  $15$  $12$  $R04024h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $$
$$remote_lf_lane[5:0]$  $11$  $6$  $R04024h$  $Lane Equalization Configuration 0$  $R$  $Vh$  $Remote Transmitter Low Frequency Parameter (LF)$
$$remote_fs_lane[5:0]$  $5$  $0$  $R04024h$  $Lane Equalization Configuration 1$  $R$  $Vh$  $Remote Transmitter Full Swing Parameter (FS)$
$$cfg_ext_force_eq_cmpl_lane$  $31$  $31$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $External Force Equalization To Complete$
$$CFG_EQ_BUNDLE_DIS_LANE$  $30$  $30$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Disable Bundling On Lane Equalization$
$$cfg_use_preset_lane$  $29$  $29$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Select Preset For Equalization Iteration$
$$cfg_force_eq_complete_lane$  $28$  $28$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Force Equalization Phase (2 Or 3) To Complete After The Number Of Iterations (selected By Cfg_num_iteration) Have Been Performed.$
$$cfg_num_iteration_lane[1:0]$  $27$  $26$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Select Number Of Iterations For Equalization Training. This Is Valid Only When Cfg_force_eq_complete Is Set.$
$$cfg_coeff_p2p_hold_lane$  $25$  $25$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Remote Coefficient Peak-to-peak Hold Enable$
$$cfg_tx_coeff_override_lane$  $24$  $24$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Override Tx Coefficient Output$
$$cfg_reset_eieos_count_lane$  $23$  $23$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Reset EIEOS Count Select$
$$cfg_eq_bypass_ph23_lane$  $22$  $22$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Phase 2/3 Bypass Select$
$$cfg_coeff_step_size1_lane[5:0]$  $21$  $16$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Remote Coefficient Step Size$
$$cfg_always_send_lane$  $15$  $15$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $New Coefficients Are Always Sent To Remote Side When Generated$
$$cfg_coeff_check_en_lane$  $14$  $14$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Remote Coefficient Check Enable$
$$cfg_use_init_coeff_lane$  $13$  $13$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $When Asserted, Use Initial Remote Coefficients From Register Bits Cfg_remote_init_coeff[15:0] Reflecting To PHY Reset Command From Control Field$
$$CFG_UPDATE_POLARITY_LANE$  $12$  $12$  $R04028h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Select Polarity Of Coefficient Updates At C-1 And C+1$
$$cfg_coeff_step_size0_lane[11:0]$  $11$  $0$  $R04028h$  $Lane Equalization Preset Configuration 0$  $RW$  $041h$  $Remote Coefficient Step Size$
$$ND$  $31$  $31$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_preset3_lane[5:0]$  $27$  $22$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $27h$  $Cursor Coefficient Of Preset3$
$$cfg_cursor_preset2_lane[5:0]$  $21$  $16$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $24h$  $Cursor Coefficient Of Preset2$
$$ND$  $15$  $15$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_preset1_lane[5:0]$  $11$  $6$  $R0402Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $25h$  $Cursor Coefficient Of Preset1$
$$cfg_cursor_preset0_lane[5:0]$  $5$  $0$  $R0402Ch$  $Lane Equalization Preset Configuration 2$  $RW$  $22h$  $Cursor Coefficient Of Preset0$
$$ND$  $31$  $31$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_preset7_lane[5:0]$  $27$  $22$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $1fh$  $Cursor Coefficient Of Preset7$
$$cfg_cursor_preset6_lane[5:0]$  $21$  $16$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $27h$  $Cursor Coefficient Of Preset6$
$$ND$  $15$  $15$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_preset5_lane[5:0]$  $11$  $6$  $R04030h$  $Lane Equalization Preset Configuration 2$  $RW$  $28h$  $Cursor Coefficient Of Preset5$
$$cfg_cursor_preset4_lane[5:0]$  $5$  $0$  $R04030h$  $Lane Equalization Preset Configuration 4$  $RW$  $2dh$  $Cursor Coefficient Of Preset4$
$$ND$  $31$  $31$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_preset11_lane[5:0]$  $27$  $22$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $Cursor Coefficient Of Preset11$
$$cfg_cursor_preset10_lane[5:0]$  $21$  $16$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $1eh$  $Cursor Coefficient Of Preset10$
$$ND$  $15$  $15$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_preset9_lane[5:0]$  $11$  $6$  $R04034h$  $Lane Equalization Preset Configuration 4$  $RW$  $26h$  $Cursor Coefficient Of Preset9$
$$cfg_cursor_preset8_lane[5:0]$  $5$  $0$  $R04034h$  $Lane Equalization Preset Configuration 6$  $RW$  $21h$  $Cursor Coefficient Of Preset8$
$$ND$  $31$  $31$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_preset1_lane[5:0]$  $27$  $22$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $8h$  $Post-Cursor Coefficient Of Preset1$
$$cfg_pre_cursor_preset1_lane[5:0]$  $21$  $16$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset1$
$$ND$  $15$  $15$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_preset0_lane[5:0]$  $11$  $6$  $R04038h$  $Lane Equalization Preset Configuration 6$  $RW$  $bh$  $Post-Cursor Coefficient Of Preset0$
$$cfg_pre_cursor_preset0_lane[5:0]$  $5$  $0$  $R04038h$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset0$
$$ND$  $31$  $31$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_preset3_lane[5:0]$  $27$  $22$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $6h$  $Post-Cursor Coefficient Of Preset3$
$$cfg_pre_cursor_preset3_lane[5:0]$  $21$  $16$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset3$
$$ND$  $15$  $15$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_preset2_lane[5:0]$  $11$  $6$  $R0403Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $9h$  $Post-Cursor Coefficient Of Preset2$
$$cfg_pre_cursor_preset2_lane[5:0]$  $5$  $0$  $R0403Ch$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset2$
$$ND$  $31$  $31$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_preset5_lane[5:0]$  $27$  $22$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset5$
$$cfg_pre_cursor_preset5_lane[5:0]$  $21$  $16$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $5h$  $Pre-Cursor Coefficient Of Preset5$
$$ND$  $15$  $15$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_preset4_lane[5:0]$  $11$  $6$  $R04040h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset4$
$$cfg_pre_cursor_preset4_lane[5:0]$  $5$  $0$  $R04040h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset4$
$$ND$  $31$  $31$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_preset7_lane[5:0]$  $27$  $22$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $9h$  $Post-Cursor Coefficient Of Preset7$
$$cfg_pre_cursor_preset7_lane[5:0]$  $21$  $16$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $5h$  $Pre-Cursor Coefficient Of Preset7$
$$ND$  $15$  $15$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_preset6_lane[5:0]$  $11$  $6$  $R04044h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset6$
$$cfg_pre_cursor_preset6_lane[5:0]$  $5$  $0$  $R04044h$  $Lane Equalization Preset Configuration 14$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset6$
$$ND$  $31$  $31$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_preset9_lane[5:0]$  $27$  $22$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset9$
$$cfg_pre_cursor_preset9_lane[5:0]$  $21$  $16$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $7h$  $Pre-Cursor Coefficient Of Preset9$
$$ND$  $15$  $15$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_preset8_lane[5:0]$  $11$  $6$  $R04048h$  $Lane Equalization Preset Configuration 14$  $RW$  $6h$  $Post-Cursor Coefficient Of Preset8$
$$cfg_pre_cursor_preset8_lane[5:0]$  $5$  $0$  $R04048h$  $Lane Equalization Preset Configuration 16$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset8$
$$ND$  $31$  $31$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$cfg_post_cursor_preset11_lane[5:0]$  $27$  $22$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset11$
$$cfg_pre_cursor_preset11_lane[5:0]$  $21$  $16$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset11$
$$ND$  $15$  $15$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$cfg_post_cursor_preset10_lane[5:0]$  $11$  $6$  $R0404Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $fh$  $Post-Cursor Coefficient Of Preset10$
$$cfg_pre_cursor_preset10_lane[5:0]$  $5$  $0$  $R0404Ch$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset10$
$$CFG_LINK_TRAIN_CTRL_LANE$  $31$  $31$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Link EQ Training Control From MAC$
$$cfg_rx_preset_hint_lane[2:0]$  $30$  $28$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Receiver Preset Hint Value$
$$cfg_rx_hint_override_lane$  $27$  $27$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Override Receiver Preset Hint Parameter With Register$
$$cfg_g0_status_field_lane$  $26$  $26$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $1h$  $Select G0 Status Field Report At Non-p2p Hold Mode For Remote Phy TX Coefficients$
$$cfg_remote_max1_lane[1:0]$  $25$  $24$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $1h$  $Remote Tx Transmitter Post-cursor (C+1) Coefficient Maximum Value Select$
$$cfg_remote_max0_lane[1:0]$  $23$  $22$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $2h$  $Remote Tx Transmitter Pre-cursor (C-1) Coefficient Maximum Value Select$
$$cfg_tx_coeff_max1_lane[5:0]$  $21$  $16$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0fh$  $Local Tx Transmitter Coefficient Maximum Value$
$$cfg_rx_preset_hint_lane[3]$  $15$  $15$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Receiver Preset Hint Value $
$$cfg_tx_train_ctrl_lane$  $14$  $14$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $1h$  $Remote TX FFE Training Control For Multi-lanes Case$
$$CFG_TX_SWING_EN_LANE$  $13$  $13$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Reduced Swing Enable$
$$CFG_TX_MARGIN_EN_LANE$  $12$  $12$  $R04050h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Trsnsmitter Margining Enable$
$$cfg_tx_coeff_max0_lane[11:0]$  $11$  $0$  $R04050h$  $Lane Equalization Remote Setting$  $RW$  $b4fh$  $Local Tx Transmitter Coefficient Maximum Value$
$$pipe_eq_status_lane[15:0]$  $31$  $16$  $R04054h$  $Lane Equalization Remote Setting$  $R$  $Vh$  $PIPE Internal Equalization Status Setected By Register Bits Cfg_sel_eq_status Of Register R1A7h [14:13].$
$$cfg_remote_init_c1_lane[6:0]$  $15$  $9$  $R04054h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE3 Mode: Desired Initial Setting Of Remote Transmitter Coefficient When The PHY Issues A Reset Command From Control Field$
$$CFG_INVALID_REQ_SEL_LANE$  $8$  $8$  $R04054h$  $Lane Equalization Remote Setting$  $RW$  $1h$  $PIPE4 Mode: Link EQ Invalid Request Signaling Select On Signal MAC_PHY_EQ_INVALID_REQ When Detect Out-of-range Coefficients By The MAC$
$$cfg_skip_final_fom_lane$  $7$  $7$  $R04054h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: Skip Final FOM Evaluation When The Last FOM Of The Preset Vector Reaches The Maximum Value (take Effect Only When Cfg_fom_dirn_override = 1)$
$$cfg_incld_init_fom_lane$  $6$  $6$  $R04054h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: Include Initial Preset In The FOM Preset Vector During FOM Evaluation (take Effect Only When Cfg_fom_dirn_override = 1)$
$$cfg_fom_preset_vector_lane[3:0]$  $5$  $2$  $R04054h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: FOM Preset Vector (take Effect Only When Cfg_fom_dirn_override = 1)$
$$cfg_fom_only_mode_lane$  $1$  $1$  $R04054h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: FOM Only Mode (take Effect Only When Cfg_fom_dirn_override = 1)$
$$cfg_fom_dirn_override_lane$  $0$  $0$  $R04054h$  $Lane Equalization 16G Configuration 0$  $RW$  $0h$  $PIPE4 Mode: Override MAC_PHY_EQ_FOM_DIRN Pin For FOM Or DIR Mode Selection.$
$$ND$  $31$  $13$  $R04058h$  $Lane Equalization 16G Configuration 0$  $RW$  $0h$  $$
$$CFG_PRESET_INDEX_SEL_LANE$  $12$  $12$  $R04058h$  $Lane Equalization 16G Configuration 0$  $RW$  $1h$  $Select 16G Preset Index Offset On MAC_PHY_EQ_PRESET_INDEX Bus For Gen4 Speed$
$$CFG_EQ_16G_LF_LANE[5:0]$  $11$  $6$  $R04058h$  $Lane Equalization 16G Configuration 0$  $RW$  $fh$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_16G_FS_LANE[5:0]$  $5$  $0$  $R04058h$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $2dh$  $Local Transmitter Full Swing Parameter (FS)$
$$ND$  $31$  $31$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset3_lane[5:0]$  $27$  $22$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $27h$  $Cursor Coefficient Of Preset3$
$$cfg_cursor_16g_preset2_lane[5:0]$  $21$  $16$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $24h$  $Cursor Coefficient Of Preset2$
$$ND$  $15$  $15$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset1_lane[5:0]$  $11$  $6$  $R0405Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $25h$  $Cursor Coefficient Of Preset1$
$$cfg_cursor_16g_preset0_lane[5:0]$  $5$  $0$  $R0405Ch$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $22h$  $Cursor Coefficient Of Preset0$
$$ND$  $31$  $31$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset7_lane[5:0]$  $27$  $22$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $1fh$  $Cursor Coefficient Of Preset7$
$$cfg_cursor_16g_preset6_lane[5:0]$  $21$  $16$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $27h$  $Cursor Coefficient Of Preset6$
$$ND$  $15$  $15$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset5_lane[5:0]$  $11$  $6$  $R04060h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $28h$  $Cursor Coefficient Of Preset5$
$$cfg_cursor_16g_preset4_lane[5:0]$  $5$  $0$  $R04060h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $2dh$  $Cursor Coefficient Of Preset4$
$$ND$  $31$  $31$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset10_lane[5:0]$  $21$  $16$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $1eh$  $Cursor Coefficient Of Preset10$
$$ND$  $15$  $15$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset9_lane[5:0]$  $11$  $6$  $R04064h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $26h$  $Cursor Coefficient Of Preset9$
$$cfg_cursor_16g_preset8_lane[5:0]$  $5$  $0$  $R04064h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $21h$  $Cursor Coefficient Of Preset8$
$$ND$  $31$  $31$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset1_lane[5:0]$  $27$  $22$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $8h$  $Post-Cursor Coefficient Of Preset1$
$$cfg_pre_cursor_16g_preset1_lane[5:0]$  $21$  $16$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset1$
$$ND$  $15$  $15$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset0_lane[5:0]$  $11$  $6$  $R04068h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $bh$  $Post-Cursor Coefficient Of Preset0$
$$cfg_pre_cursor_16g_preset0_lane[5:0]$  $5$  $0$  $R04068h$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset0$
$$ND$  $31$  $31$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset3_lane[5:0]$  $27$  $22$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $6h$  $Post-Cursor Coefficient Of Preset3$
$$cfg_pre_cursor_16g_preset3_lane[5:0]$  $21$  $16$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset3$
$$ND$  $15$  $15$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset2_lane[5:0]$  $11$  $6$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $9h$  $Post-Cursor Coefficient Of Preset2$
$$cfg_pre_cursor_16g_preset2_lane[5:0]$  $5$  $0$  $R0406Ch$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset2$
$$ND$  $31$  $31$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset5_lane[5:0]$  $27$  $22$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset5$
$$cfg_pre_cursor_16g_preset5_lane[5:0]$  $21$  $16$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $5h$  $Pre-Cursor Coefficient Of Preset5$
$$ND$  $15$  $15$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset4_lane[5:0]$  $11$  $6$  $R04070h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset4$
$$cfg_pre_cursor_16g_preset4_lane[5:0]$  $5$  $0$  $R04070h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset4$
$$ND$  $31$  $31$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset7_lane[5:0]$  $27$  $22$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $9h$  $Post-Cursor Coefficient Of Preset7$
$$cfg_pre_cursor_16g_preset7_lane[5:0]$  $21$  $16$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $5h$  $Pre-Cursor Coefficient Of Preset7$
$$ND$  $15$  $15$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset6_lane[5:0]$  $11$  $6$  $R04074h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset6$
$$cfg_pre_cursor_16g_preset6_lane[5:0]$  $5$  $0$  $R04074h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset6$
$$ND$  $31$  $31$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset9_lane[5:0]$  $27$  $22$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset9$
$$cfg_pre_cursor_16g_preset9_lane[5:0]$  $21$  $16$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $7h$  $Pre-Cursor Coefficient Of Preset9$
$$ND$  $15$  $15$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset8_lane[5:0]$  $11$  $6$  $R04078h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $6h$  $Post-Cursor Coefficient Of Preset8$
$$cfg_pre_cursor_16g_preset8_lane[5:0]$  $5$  $0$  $R04078h$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset8$
$$ND$  $31$  $31$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $21$  $16$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset10_lane[5:0]$  $11$  $6$  $R0407Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $fh$  $Post-Cursor Coefficient Of Preset10$
$$cfg_pre_cursor_16g_preset10_lane[5:0]$  $5$  $0$  $R0407Ch$  $Reset and Clock Control$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset10$
$$ND$  $31$  $31$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$MODE_P3_OSC_PCLK_EN_LANE$  $26$  $26$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $PCLK Enable During P3 State USB Mode Only$
$$MODE_CORE_CLK_FREQ_SEL_LANE$  $25$  $25$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Frequency Select In PCIE Mode$
$$PHY_RESET_LANE$  $24$  $24$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $Common PHY Reset$
$$MODE_MULTICAST_LANE$  $23$  $23$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $Select Multicast Register Mode$
$$MODE_CORE_CLK_CTRL_LANE$  $22$  $22$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Control When Power Up Or P2 State$
$$MODE_REFDIV_LANE[1:0]$  $21$  $20$  $R04200h$  $Reset and Clock Control$  $RW$  $2h$  $Reference Clock Divisor$
$$MODE_PIPE_WIDTH_32_LANE$  $19$  $19$  $R04200h$  $Reset and Clock Control$  $RW$  $1h$  $PIPE Data Bus Width$
$$MODE_FIXED_PCLK_LANE$  $18$  $18$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $PHY Datapath Width Mode -- PCIE$
$$REG_RESET_LANE$  $17$  $17$  $R04200h$  $Reset and Clock Control$  $RW$  $0h$  $PIPE Register Reset$
$$PIPE_SFT_RESET_LANE$  $16$  $16$  $R04200h$  $Reset and Clock Control$  $RW$  $1h$  $PIPE Soft Reset$
$$MAIN_REVISION_LANE[7:0]$  $15$  $8$  $R04200h$  $Reset and Clock Control$  $R$  $Vh$  $Main-revision (PCIE PIPE PHY Top Revision ID)$
$$SUB_REVISION_LANE[7:0]$  $7$  $0$  $R04200h$  $Clock Source Low$  $R$  $Vh$  $Sub-revision (PIPE Revision ID)$
$$CFG_USE_ASYNC_CLKREQN_LANE$  $31$  $31$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Use Asynchronous Mac_phy_clk_req_n Signaling From MAC$
$$CFG_CLK_SRC_MASK_LANE$  $30$  $30$  $R04204h$  $Clock Source Low$  $RW$  $1h$  $Clock Source Mask Bit For Master Lane To Handle Lane Turn Off Signaling$
$$CFG_USE_LANE_ALIGN_RDY_LANE$  $29$  $29$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Use Pin_lane_align_ready Signal From ComPhy As Lane Alignment Status Instead Of PLL_READY_DLY Timer$
$$CFG_SLOW_LANE_ALIGN_LANE$  $28$  $28$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Select Slow Lane Alignment Mode To Double Delay Time Of PLL_READY_DLY Timer At Bit[23:21]$
$$CFG_FORCE_OCLK_EN_LANE$  $27$  $27$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Force Oclk Gating Enable$
$$MODE_P2_OFF_LANE$  $26$  $26$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $P2 Off Mode Enable. This Bit Control Whether Power Management State Macine Goes Into P2.off State When The Mac Drives The Pipephy Into P2 State And Deassert Mac_phy_clk_req_n Signal, To Exit P2.off. In P2.off State, Reference Clock Can Be Removed; Rxelectricalidle Detector And Tx Common Mode Circuit Are Disabled. To Exit P2.off State, PCIe System Must Asser Perst And Mac Layer Must Assert The Core_rst_n Reset Pin Of The PIPE_PHY$
$$CFG_USE_ALIGN_CLK_LANE$  $25$  $25$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Use Lane_txclk_ref Signal As Align Clock To Reset Txclk Divider (source Of Pclk In 32-bit Mode)$
$$BUNDLE_PLL_RDY_LANE$  $24$  $24$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Bundles Pin_pll_ready_tx Signals From All Comphys Within The Pcie Link In Multi-lane Cases$
$$PLL_READY_DLY_LANE[2:0]$  $23$  $21$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Delay ComPHY Signal Pin_pll_ready_tx Before Use It.$
$$BUNDLE_SAMPLE_CTRL_LANE$  $20$  $20$  $R04204h$  $Clock Source Low$  $RW$  $1h$  $Bundle Signal Sampling Control.$
$$MODE_CLK_SRC_LANE[3:0]$  $19$  $16$  $R04204h$  $Clock Source Low$  $RW$  $1h$  $Each Bit Indicates That PCLK Is Generated From That Lane. This Register Also Controls How The PHY Lanes Are Partitioned Into Links.$
$$ND$  $15$  $15$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $$
$$MODE_STATE_OVERRIDE_LANE$  $14$  $14$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Override PM State Machine$
$$MODE_RST_OVERRIDE_LANE$  $13$  $13$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Override Common PHY Reset$
$$MODE_LB_SERDES_LANE$  $12$  $12$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Enable Serdes Loopback$
$$MODE_LB_DEEP_LANE$  $11$  $11$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Enable Deep Loopback$
$$MODE_LB_SHALLOW_LANE$  $10$  $10$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Enable Shallow Loopback$
$$ND$  $9$  $9$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $$
$$DBG_TESTBUS_SEL_LANE[3:0]$  $6$  $3$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Select Test Bus Lane$
$$MODE_MARGIN_OVERRIDE_LANE$  $2$  $2$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Override Margining Controls From The MAC$
$$MODE_PM_OVERRIDE_LANE$  $1$  $1$  $R04204h$  $Clock Source Low$  $RW$  $0h$  $Override PM Control Outputs$
$$MODE_BIST_LANE$  $0$  $0$  $R04204h$  $Clock Source High$  $RW$  $0h$  $BIST Mode Enable$
$$PULSE_DONE_LANE$  $31$  $31$  $R04208h$  $Clock Source High$  $R$  $Vh$  $Trigger Pulse Status (for Cfg_update, Bist_start, Counter_sample, Or Counter_sample_clear).$
$$ND$  $30$  $30$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$PMO_POWER_VALID_LANE$  $28$  $28$  $R04208h$  $Clock Source High$  $RW$  $0h$  $When Bit 1 Of Reg. 0xC2 Is 1, Replace Power State Valid Signal (the PHY Uses It To Sample Pu_pll, Pu_tx And Pu_rx Signals).$
$$COUNTER_SAMPLE_CLEAR_LANE$  $27$  $27$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Sample And Clear The Counter (in Sclk Domain)$
$$COUNTER_SAMPLE_LANE$  $26$  $26$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Sample Counter, Continue Counting (in Sclk Domain)$
$$BIST_START_LANE$  $25$  $25$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Trigger Start Of BIST Sequence (in Aux_clk Domain)$
$$CFG_UPDATE_LANE$  $24$  $24$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Update PM Registers (in Sclk Domain)$
$$ND$  $23$  $23$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$PULSE_LENGTH_LANE[4:0]$  $20$  $16$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Length Of The Trigger Pulse In APB3 Cycles (1-32)$
$$cfg_sel_20_bits_lane$  $15$  $15$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Select 20-bits COMPHY Interface For PCIE Gen1/Gen2 And USB3 Gen1$
$$CFG_RXTERM_ENABLE_LANE$  $14$  $14$  $R04208h$  $Clock Source High$  $RW$  $0h$  $USB3 Mode, Receiver Termination Control Select$
$$ND$  $13$  $13$  $R04208h$  $Clock Source High$  $RW$  $0h$  $$
$$BUNDLE_PERIOD_SEL_LANE$  $12$  $12$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Select Unit Of Lane-to-lane Bundle Clock Sampling Period. This Is Used For Multi-lanes Case Only. $
$$CFG_REFCLK_VALID_POL_LANE$  $11$  $11$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Refclk_valid Output Signaling Polarity Control At PHY_RCB_OFFSET_EN Pin$
$$CFG_OSC_WIN_LENGTH_LANE[1:0]$  $10$  $9$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Select The Number Of OSCCLK Cycles As The Measure Window For REFCLK Detection$
$$CFG_LANE_TURN_OFF_DIS_LANE$  $8$  $8$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Disable Lane Turned Off Signaling From MAC$
$$MODE_PIPE4_IF_LANE$  $7$  $7$  $R04208h$  $Clock Source High$  $RW$  $1h$  $PIPE Version 4 Mode Enable$
$$BUNDLE_PERIOD_SCALE_LANE[1:0]$  $6$  $5$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Lane-to-lane Bundle Sampling Period Scale.$
$$BIFURCATION_SEL_LANE[1:0]$  $4$  $3$  $R04208h$  $Clock Source High$  $RW$  $0h$  $Birfurcation Mux Selection For Internal Version (1-bit) Of SCLK_IN, LANE_TXCLK_REF_IN, And LANE_BUNDLE_CLK_REF_IN.$
$$LANE_MASTER_LANE$  $2$  $2$  $R04208h$  $Clock Source High$  $RW$  $1h$  $The PCLK For The MAC Must Come From The Master Lane.$
$$LANE_BREAK_LANE$  $1$  $1$  $R04208h$  $Clock Source High$  $RW$  $1h$  $Indicates The Highest Order Lane Of A Link$
$$LANE_START_LANE$  $0$  $0$  $R04208h$  $Miscellaneous Control$  $RW$  $1h$  $Indicates The Lowest Order Lane Of A Link$
$$REFCLK_DISABLE_DLY_LANE[5:4]$  $31$  $30$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Disable Delay Of Reference Clock Buffer After SerDes Has Complete Power Down Sequence And Internal Reference Clock Is Stopped. $
$$REFCLK_DISABLE_DLY_LANE[3:0]$  $29$  $26$  $R0420Ch$  $Miscellaneous Control$  $RW$  $5h$  $Internal Reference Clock Disable Delay After MAC Signal Mac_phy_pclk_req_n Is Asserted. $
$$REFCLK_SHUTOFF_DLY_LANE[1:0]$  $25$  $24$  $R0420Ch$  $Miscellaneous Control$  $RW$  $2h$  $External REFCLK Shut Off (or Output Enable Of CLKREQ# Pad Disabling) Delay After Disabling Receiver Of Reference Clock Buffer. $
$$REFCLK_RESTORE_DLY_LANE[5:0]$  $23$  $18$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0ah$  $External REFCLK Restore Delay Before Re-enabling Receiver Of Reference Clock Buffer. $
$$CLKREQ_N_OVERRIDE_LANE$  $17$  $17$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override CLKREQ# Signal$
$$CLKREQ_N_SRC_LANE$  $16$  $16$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $CLKREQ# Signal Source$
$$CFG_CLK_ACK_TIMER_EN_LANE$  $15$  $15$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Clock Request Acknowledgement Timer Enable$
$$CFG_REFCLK_DET_TYPE_LANE$  $14$  $14$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $REFCLK Activity Detection Type.$
$$MODE_REFCLK_DIS_LANE$  $13$  $13$  $R0420Ch$  $Miscellaneous Control$  $RW$  $1h$  $PHY REFCLK Disable Sequence Enable.$
$$CFG_FREE_OSC_SEL_LANE$  $12$  $12$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Select Free Running Osc Clock As The Source Of PCLK During P1.CLKREQ State.$
$$RCB_RXEN_SRC_LANE$  $11$  $11$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Enable Source Of Reference Clock Buffer$
$$OSC_COUNT_SCALE_LANE[2:0]$  $10$  $8$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $For Counter Scale At OSCCLK Domain For Refclk_restore_dly Timer And Rxeidetect_dly Timer.$
$$MODE_P1_OFF_LANE$  $7$  $7$  $R0420Ch$  $Miscellaneous Control$  $RW$  $1h$  $PCIE MODE: P1 Off Mode Enable$
$$MODE_P1_SNOOZ_LANE$  $6$  $6$  $R0420Ch$  $Miscellaneous Control$  $RW$  $1h$  $P1 Snooz Mode Enable$
$$CFG_RX_HIZ_SRC_LANE$  $5$  $5$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Control Presence Of Receiver Termination By Register$
$$SQ_DETECT_OVERRIDE_LANE$  $4$  $4$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override SQ_DETECTED Input From SerDes$
$$SQ_DETECT_SRC_LANE$  $3$  $3$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $SQ_DETECTED Signal Source$
$$MODE_PCLK_CTRL_LANE$  $2$  $2$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $PCLK Output Control.$
$$MODE_P2_PHYSTATUS_LANE$  $1$  $1$  $R0420Ch$  $Miscellaneous Control$  $RW$  $0h$  $PhyStatus Behavior During P2 (PCIE Mode) Or P3 (USB3 Mode)$
$$MODE_P1_CLK_REQ_N_LANE$  $0$  $0$  $R0420Ch$  $Datapath and Symbol Alignment Configuration$  $RW$  $1h$  $P1 Clkreq Mode Enable (PCIE Mode)$
$$ND$  $31$  $31$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$CFG_SAL_LANE[24:20]$  $28$  $24$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $01h$  $Weight For Each Good Symbol In SYNC_OK State$
$$spare_reg_1c9_7_lane$  $23$  $23$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Spare_register$
$$spare_reg_1c9_6_lane$  $22$  $22$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Spare_register$
$$spare_reg_1c9_5_lane$  $21$  $21$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[4:0]$  $20$  $16$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $00h$  $Weight For Each Good Symbol In SYNC_FAIL State$
$$disperror_report_as_10b_error_lane$  $15$  $15$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Report Disparity  Error As 10b Decode Error$
$$pcie_lb_lost_sync_lane$  $14$  $14$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Pcie G3 Loopback Mode Can Lost Sync$
$$CFG_SAL_IGNORE_SQ_LANE$  $13$  $13$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Squelch Detected Signal Handling On Symbol Alignment$
$$CFG_TXELECIDLE_ASSERT_LANE$  $12$  $12$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Assert Timing$
$$CFG_GEN2_TXELECIDLE_DLY_LANE[1:0]$  $11$  $10$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen2$
$$CFG_SAL_FREEZE_LANE$  $9$  $9$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment State Machine Freeze$
$$CFG_ALWAYS_ALIGN_LANE$  $8$  $8$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment Mode$
$$CFG_DISABLE_SKP_LANE$  $7$  $7$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $SKP Ordered Set Handling Mode$
$$CFG_MASK_ERRORS_LANE$  $6$  $6$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $8b/10b Decoder Error Masking$
$$CFG_DISABLE_EDB_LANE$  $5$  $5$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $EDB Replacement Of Error Symbols$
$$CFG_NO_DISPERROR_LANE$  $4$  $4$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Disparity Error Handling Mode$
$$CFG_PASS_RXINFO_LANE$  $3$  $3$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Rx Data Mode$
$$CFG_GEN1_TXELECIDLE_DLY_LANE[1:0]$  $2$  $1$  $R04210h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen1$
$$CFG_IGNORE_PHY_RDY_LANE$  $0$  $0$  $R04210h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $ComPHY Phy_rdy Handling$
$$ND$  $31$  $31$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[34:30]$  $28$  $24$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $10h$  $Weight For Each Bad Symbol In SYNC_OK State$
$$spare_reg_1cb_7_lane$  $23$  $23$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cb_6_lane$  $22$  $22$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cb_5_lane$  $21$  $21$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[14:10]$  $20$  $16$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $1fh$  $Weight For Each Bad Symbol In SYNC_FAIL State$
$$ND$  $15$  $15$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[29:25]$  $12$  $8$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $08h$  $Weight For Each Aligned COM In SYNC_OK State$
$$spare_reg_1ca_7_lane$  $7$  $7$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1ca_6_lane$  $6$  $6$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1ca_5_lane$  $5$  $5$  $R04214h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[9:5]$  $4$  $0$  $R04214h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $18h$  $Weight For Each Aligned COM In SYNC_FAIL State$
$$ND$  $31$  $31$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$spare_reg_1cd_b_lane$  $27$  $27$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[45:43]$  $26$  $24$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $2h$  $Number Of Consecutive Sds_sq_detected=0 Values Required To Enable The Symbol Alignment State Machine$
$$spare_reg_1cd_7_lane$  $23$  $23$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cd_6_lane$  $22$  $22$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cd_5_lane$  $21$  $21$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cd_4_lane$  $20$  $20$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cd_3_lane$  $19$  $19$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[42:40]$  $18$  $16$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $2h$  $Number Of Consecutive Sds_sq_detected=1 Values Required To Reset The Symbol Alignment State Machine$
$$ND$  $15$  $15$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[39:35]$  $12$  $8$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $1fh$  $Weight For Each Misaligned COM In SYNC_OK State$
$$spare_reg_1cc_7_lane$  $7$  $7$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cc_6_lane$  $6$  $6$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cc_5_lane$  $5$  $5$  $R04218h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[19:15]$  $4$  $0$  $R04218h$  $Protocol Configuration 0$  $RW$  $1fh$  $Weight For Each Misaligned COM In SYNC_FAIL State$
$$cfg_strap_disable_lane$  $31$  $31$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $0h$  $Disable The Strap Function At Pin PIPE_STRAP_ENABLE$
$$clkreq_bundle_ctrl_lane$  $30$  $30$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $0h$  $Clock Request Bundle Control When A PCIe Link Is Down Sized$
$$ND$  $29$  $26$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$cfg_lane_enable_ctrl_lane$  $25$  $25$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $1h$  $Lane Enable Control Select From Previously Disabled$
$$cfg_p2_stay_timer_en_lane$  $24$  $24$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $1h$  $Enable The P2 Stay Timer$
$$ND$  $23$  $18$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$CFG_PIPE_MSG_BUS_PROTOCOL_SEL_LANE$  $17$  $17$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $1h$  $PIPE Message Bus Protocol Selection$
$$cfg_pcie4_v7_support_lane$  $16$  $16$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $1h$  $PCIe 4.0 Version 0.7 Support Enable$
$$g3_align_count_max_lane[5:0]$  $15$  $10$  $R0421Ch$  $Protocol Configuration 0$  $RW$  $3fh$  $G3_align_count Max Value$
$$cfg_sal_com_lane[9:0]$  $9$  $0$  $R0421Ch$  $Power Management Timing Parameter 1$  $RW$  $fah$  $Comma Pattern$
$$cfg_pm_short_wait_lane[7:0]$  $31$  $24$  $R04220h$  $Power Management Timing Parameter 1$  $RW$  $30h$  $Length Of The SHORT_WAIT In Sclk Cycles$
$$cfg_pm_rxdet_wait_lane[7:0]$  $23$  $16$  $R04220h$  $Power Management Timing Parameter 1$  $RW$  $14h$  $Amount Of Time To Wait While Txdetectrx_en=1 Before Rxpresent Is Sampled (takes Effect Only When Bit 7 Of Register 0x81 Is 1).$
$$CFG_PM_OSCCLK_WAIT_LANE[3:0]$  $15$  $12$  $R04220h$  $Power Management Timing Parameter 1$  $RW$  $0h$  $Amount Of Time Spent In PLLON Power State Waiting For The Completion Of The Last Oscclk Pulse On Pclk/aux_clk$
$$CFG_PM_RXDEN_WAIT_LANE[3:0]$  $11$  $8$  $R04220h$  $Power Management Timing Parameter 1$  $RW$  $1h$  $Amount Of Time Spent In The Decision State (to Determine If Rx Present Or Not) After Seeing Internal Signal TXDETRX_VALID Asserted.$
$$CFG_PM_RXDLOZ_WAIT_LANE[7:0]$  $7$  $0$  $R04220h$  $Counter Lane and Type Register$  $RW$  $1eh$  $Amount Of Time Spent In The LoZ State Before Receiver Detection Is Initiated.$
$$COUNTER_SAMPLED_LANE[15:0]$  $31$  $16$  $R04224h$  $Counter Lane and Type Register$  $R$  $Vh$  $Low 16 Bits Of The Sampled  Counter Value$
$$PMO_REFCLK_DIS_LANE$  $15$  $15$  $R04224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Replace Dphy_ana_refclk_dis When Reg 0x1c2[1]=1, Control Disabling Refclk At Comphy$
$$PMO_PU_SQ_LANE$  $14$  $14$  $R04224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Replace Dphy_ana_pu_sq When Reg 0x1c2[1] =1. Power Up Comphy Squelch Detector$
$$COUNTER_TYPE_LANE[5:0]$  $13$  $8$  $R04224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Counter Type$
$$spare_reg_1d2_7_lane$  $7$  $7$  $R04224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Spare_register$
$$spare_reg_1d2_6_lane$  $6$  $6$  $R04224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Spare_register$
$$spare_reg_1d2_5_lane$  $5$  $5$  $R04224h$  $Counter Lane and Type Register$  $RW$  $0h$  $Spare_register$
$$COUNTER_LANE_SEL_LANE[4:0]$  $4$  $0$  $R04224h$  $Counter High Register$  $RW$  $0h$  $Select The Lane Number$
$$pmo_ctrl_from_pin_lane$  $31$  $31$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Select Common PHY Control From Pins$
$$pmo_beacon_tx_en_lane$  $30$  $30$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_beacon_tx_en When Reg01c2[1]=1.$
$$pmo_tx_vcmhold_en_lane$  $29$  $29$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_tx_vcmhold_en When Reg01c2[1]=1. Control Comphy Tx Common Mode$
$$pmo_pu_ivref_lane$  $28$  $28$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_pu_ivref When Reg01c2[1]=1. Power Up Comphy Current And Voltage Reference$
$$pmo_txdetectrx_en_lane$  $27$  $27$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_txdetectrx_en When Reg01c2[1]=1.control Comphy To Perform Tx Receiver Detection$
$$pmo_tx_idle_hiz_lane$  $26$  $26$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_tx_idle_hiz When Reg01c2[1]=1.control Comphy Tx Driver Idle In High Impedance Mode$
$$pmo_tx_idle_loz_lane$  $25$  $25$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_tx_idle_loz When Reg01c2[1]=1.control Comphy Tx Driver$
$$pmo_rx_init_lane$  $24$  $24$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_rx_init When Reg01c2[1]=1. Control Comphy Receiver Initialazation$
$$pmo_rx_rate_sel_lane[1:0]$  $23$  $22$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_rx_rate_sel When Reg01c2[1]=1.control Comphy Rx Signaling Rate$
$$pmo_tx_rate_sel_lane[1:0]$  $21$  $20$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_tx_rate_sel When Reg01c2[1]=1.control Comphy Rx Signaling Rate$
$$pmo_pu_rx_lane$  $19$  $19$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_pu_rx When Reg01c2[1]=1.$
$$pmo_pu_tx_lane$  $18$  $18$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_pu_tx When Reg01c2[1]=1.$
$$pmo_pu_pll_lane$  $17$  $17$  $R04228h$  $Counter High Register$  $RW$  $0h$  $Replaces Dphy_ana_pu_pll When Reg01c2[1]=1.$
$$pmo_reset_lane$  $16$  $16$  $R04228h$  $Counter High Register$  $RW$  $1h$  $Replaces Dphy_ana_reset When Reg01c2[1]=1. Reset Comphy$
$$COUNTER_SAMPLED_LANE[31:16]$  $15$  $0$  $R04228h$  $PM and Datapath Clock Control Override$  $R$  $Vh$  $High 16 Bits Of The Sampled  Counter Value$
$$LOW_FREQ_CNT_SCALE_LANE[1:0]$  $31$  $30$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Counter Scale At REFCLK Domain For Target Low Frequency Clock Period Counting During REFCLK Activity Detection.$
$$LOW_FREQ_PERIOD_MAX_LANE[6:0]$  $29$  $23$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $32h$  $Maximum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$LOW_FREQ_PERIOD_MIN_LANE[6:0]$  $22$  $16$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $30h$  $Minimum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$pmo_state_lane[5:0]$  $15$  $10$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $State Value Of PM State Machine$
$$pmo_clk_req_n_lane$  $9$  $9$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $PM State Machine CLKREQ# Indication$
$$pmo_dpclk_125_lane$  $8$  $8$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Datapath Frequency (used With Cfg_fast_synch)$
$$pmo_pipe_32b_lane$  $7$  $7$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Datapath Width Mode$
$$pmo_pipe_8b_lane$  $6$  $6$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Datapath Width Mode$
$$pmo_async_rst_n_lane$  $5$  $5$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Asynchronous Datapath/PM Reset$
$$pmo_dp_rst_n_lane$  $4$  $4$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Synchronous Datapath Reset$
$$pmo_oscclk_aux_clk_en_lane$  $3$  $3$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Low-power Pclk Mode Control$
$$pmo_oscclk_pclk_en_lane$  $2$  $2$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Low-power Pclk Mode Control$
$$pmo_pclk_dpclk_en_lane$  $1$  $1$  $R0422Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Dpclk (datapath Clock) Gating Control$
$$pmo_txdclk_pclk_en_lane$  $0$  $0$  $R0422Ch$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Pclk Gating Control$
$$ND$  $31$  $31$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[35:30]$  $29$  $24$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $08h$  $Weight For Each Aligned EIEOS In SYNC_OK State$
$$spare_reg_1d9_7_lane$  $23$  $23$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1d9_6_lane$  $22$  $22$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[11:6]$  $21$  $16$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $18h$  $Weight For Each Aligned EIEOS In SYNC_FAIL State$
$$ND$  $15$  $15$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[29:24]$  $13$  $8$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $01h$  $Weight For Each Good Block In SYNC_OK State$
$$spare_reg_1d8_7_lane$  $7$  $7$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1d8_6_lane$  $6$  $6$  $R04230h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[5:0]$  $5$  $0$  $R04230h$  $Block Alignment Bad Block Weight$  $RW$  $00h$  $Weight For Each Good Block In SYNC_FAIL State$
$$ND$  $31$  $31$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[47:42]$  $29$  $24$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $30h$  $Weight For Each Misaligned EIEOS In SYNC_OK State$
$$spare_reg_1db_7_lane$  $23$  $23$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1db_6_lane$  $22$  $22$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[23:18]$  $21$  $16$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $1fh$  $Weight For Each Misaligned EIEOS In SYNC_FAIL State$
$$ND$  $15$  $15$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[41:36]$  $13$  $8$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $10h$  $Weight For Each Bad Block In SYNC_OK State$
$$spare_reg_1da_7_lane$  $7$  $7$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1da_6_lane$  $6$  $6$  $R04234h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[17:12]$  $5$  $0$  $R04234h$  $Block Alignment Squelch Detect$  $RW$  $1fh$  $Weight For Each Bad Block In SYNC_FAIL State$
$$ND$  $31$  $16$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$cfg_bal_ignore_hdr_lane$  $14$  $14$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $EIEOS Pattern Detection Handling On Block Alignment$
$$ND$  $13$  $13$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$spare_reg_1dc_b_lane$  $11$  $11$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[53:51]$  $10$  $8$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $2h$  $Number Of Consecutive Sq_detected=0 Values Required To Enable The Block Alignment State Machine$
$$spare_reg_1dc_7_lane$  $7$  $7$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$spare_reg_1dc_6_lane$  $6$  $6$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$spare_reg_1dc_5_lane$  $5$  $5$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$spare_reg_1dc_4_lane$  $4$  $4$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$spare_reg_1dc_3_lane$  $3$  $3$  $R04238h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[50:48]$  $2$  $0$  $R04238h$  $BIST Control Input$  $RW$  $5h$  $Number Of Consecutive Sq_detected=1 Values Required To Reset The Block Alignment State Machine$
$$ND$  $31$  $31$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$BIST_ELB_THRESHOLD_LANE[3:0]$  $25$  $22$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Initial Elastic Buffer Quiescent Threshold In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TX_ALIGN_POS_LANE[5:0]$  $21$  $16$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Initial TX Alignment Shift Position In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TXDATAK_LANE[3:0]$  $15$  $12$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Pre-defined TX DATAK Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_RXEQTRAINING_LANE$  $11$  $11$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $USB3 Mode: Enable Receiver Equalization Training When Reg 0x1C2[0] = 1$
$$BIST_CLK_REQ_N_LANE$  $10$  $10$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $CLKREQ Control When Reg 0x1C2[0] = 1$
$$BIST_TXCMN_MODE_DIS_LANE$  $9$  $9$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Disable TX Common Mode Circuitry When Reg 0x1C2[0] = 1$
$$BIST_RXEIDETECT_DIS_LANE$  $8$  $8$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Disable RX Electrical Idle Detector When Reg 0x1C2[0] = 1$
$$BIST_RXPOLARITY_LANE$  $7$  $7$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Select RX Polarity Inversion When Reg 0x1C2[0] = 1$
$$BIST_TXCOMPLIANCE_LANE$  $6$  $6$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Compliance Signaling When Reg 0x1C2[0] = 1$
$$BIST_TXELECIDLE_LANE$  $5$  $5$  $R0423Ch$  $BIST Control Input$  $RW$  $1h$  $Control TX Electrical Idle When Reg 0x1C2[0] = 1$
$$BIST_TXDETECTRX_LOOPBACK_LANE$  $4$  $4$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Receiver Detection Or Loopback When Reg 0x1C2[0] = 1$
$$BIST_RATE_LANE[1:0]$  $3$  $2$  $R0423Ch$  $BIST Control Input$  $RW$  $0h$  $Control Signal Rate When Reg 0x1C2[0] = 1$
$$BIST_POWERDOWN_LANE[1:0]$  $1$  $0$  $R0423Ch$  $BIST Lane and Type$  $RW$  $2h$  $Control Power State When Reg 0x1C2[0] = 1$
$$BIST_DONE_LANE$  $31$  $31$  $R04240h$  $BIST Lane and Type$  $R$  $Vh$  $Test Status$
$$BIST_PASS_LANE$  $30$  $30$  $R04240h$  $BIST Lane and Type$  $R$  $Vh$  $Test Pass Status$
$$ND$  $29$  $29$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$BIST_LANE_SEL_LANE[4:0]$  $28$  $24$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $Select Lane Number$
$$ND$  $23$  $23$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$BIST_TYPE_LANE[1:0]$  $18$  $17$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Test Type$
$$BIST_SELF_CHECK_LANE$  $16$  $16$  $R04240h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Self-check Enable For CRC32 Result$
$$BIST_TXDATA_LANE[15:0]$  $15$  $0$  $R04240h$  $BIST Login Window Start Cycle$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_WIN_LENGTH_LANE[15:0]$  $31$  $16$  $R04244h$  $BIST Login Window Start Cycle$  $RW$  $0001h$  $Deterministic Test Mode:Number Of Cycles Of The Login Window.$
$$BIST_WIN_DELAY_LANE[15:0]$  $15$  $0$  $R04244h$  $BIST Result Mask$  $RW$  $0000h$  $Number Of Cycles After The Start Of The BIST Sequence When The Login Window Starts. $
$$BIST_MASK_LANE[31:16]$  $31$  $16$  $R04248h$  $BIST Result Mask$  $RW$  $ffffh$  $When Bist_self_check = 0,$
$$BIST_MASK_LANE[15:0]$  $15$  $0$  $R04248h$  $BIST CRC Result$  $RW$  $ffffh$  $When Bist_self_check = 0,$
$$BIST_CRC32_RESULT_LANE[31:16]$  $31$  $16$  $R0424Ch$  $BIST CRC Result$  $R$  $Vh$  $Upper 16bits Of The 32bit CRC Result$
$$BIST_CRC32_RESULT_LANE[15:0]$  $15$  $0$  $R0424Ch$  $BIST Sequencer Configuration$  $R$  $Vh$  $Lower 16bits Of The 32bit CRC Result$
$$ND$  $31$  $31$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $$
$$BIST_LFSR_SEED_LANE[7:0]$  $23$  $16$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $Random Number Generator Seed$
$$BIST_SEQ_N_FTS_LANE[7:0]$  $15$  $8$  $R04250h$  $BIST Sequencer Configuration$  $RW$  $0h$  $FTS Sequence Length$
$$BIST_SEQ_N_DATA_LANE[7:0]$  $7$  $0$  $R04250h$  $BIST Data High Input$  $RW$  $0h$  $Data Sequence Length$
$$debug_bus_out_lane[15:0]$  $31$  $16$  $R04254h$  $BIST Data High Input$  $R$  $Vh$  $Debug Bus Output$
$$BIST_TXDATA_LANE[31:16]$  $15$  $0$  $R04254h$  $PIPE Revision ID$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$ND$  $31$  $8$  $R04258h$  $PIPE Revision ID$  $RW$  $0h$  $$
$$PIPE_REVISION_LANE[7:0]$  $7$  $0$  $R04258h$  $L1 Substates Configuration$  $R$  $Vh$  $PIPE Revision ID$
$$ND$  $31$  $15$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $0h$  $$
$$CFG_PIPE43_ASYNC_HS_BYPASS_LANE$  $14$  $14$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $0h$  $PIPE 4.3 Async Handshake Signal Bypass Handling$
$$CFG_USE_SIDE_BAND_LANE$  $13$  $13$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $0h$  $Select Use Side-Band Signals To Define The L1 Substates$
$$MODE_PIPE4X_L1SUB_LANE$  $12$  $12$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $1h$  $PIPE 4.4.1 L1 Substates Interface Mode Selection$
$$CFG_PIPE43_P1_2_ENC_LANE[3:0]$  $11$  $8$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $6h$  $PIPE 4.3 Or Later P1.2 Encoding$
$$CFG_PIPE43_P1_1_ENC_LANE[3:0]$  $7$  $4$  $R0425Ch$  $L1 Substates Configuration$  $RW$  $5h$  $PIPE 4.3 Or Later P1.1 Encoding$
$$CFG_PIPE43_P1CPM_ENC_LANE[3:0]$  $3$  $0$  $R0425Ch$  $Calibration Control Lane 1$  $RW$  $4h$  $PIPE 4.3 Or Later P1.CPM Encoding$
$$ND$  $31$  $26$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $$
$$pll_cal_ring_done_lane$  $25$  $25$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Ring PLL Calibration Done $
$$cal_done_lane$  $24$  $24$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Calibration Done $
$$RXDCLK_NT_SEL_LANE[1:0]$  $23$  $22$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $PIN_RXDCLK_NT Selection$
$$TXDCLK_NT_SEL_LANE[1:0]$  $21$  $20$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $PIN_TXDCLK_NT Selection$
$$align90_comp_cal_done_lane$  $19$  $19$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Align90 Comparator Calibration Done.$
$$sq_cal_done_lane$  $18$  $18$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Squelch Calibration Done.$
$$txdcc_pdiv_cal_done_lane$  $17$  $17$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx DCC Post Divider Calibration Done Indicator. $
$$txdcc_cal_done_lane$  $16$  $16$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx DCC Calibration Done Indicator. $
$$vdd_cal_done_lane$  $15$  $15$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $VDD Calibration Done Indicator. $
$$rximp_cal_done_lane$  $14$  $14$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx Impedance Calibration Done. $
$$tximp_cal_done_lane$  $13$  $13$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx Impedance Calibration Done.$
$$sampler_res_cal_done_lane$  $12$  $12$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Sampler Resolution Calibration Done.$
$$sampler_cal_done_lane$  $11$  $11$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Sampler Calibration Done.$
$$eom_align_cal_done_lane$  $10$  $10$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Eom Alignment Calibration Done.$
$$rxalign90_cal_done_lane$  $9$  $9$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx Align90 Calibration Done.$
$$rxdcc_eom_cal_done_lane$  $8$  $8$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $RX DCC EOM Calibration Done.$
$$rxdcc_data_cal_done_lane$  $7$  $7$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx DCC Center Calibration Done.$
$$rxdcc_dll_cal_done_lane$  $6$  $6$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $RX DCC DLL Calibration Done.$
$$txdetect_cal_done_lane$  $5$  $5$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx Timing Detect Calibration Done.$
$$dll_eom_vdata_cal_done_lane$  $4$  $4$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL EOM VDATA Calibration Done.$
$$dll_eom_gm_cal_done_lane$  $3$  $3$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL EOM Gm Calibration Done.$
$$dll_vdata_cal_done_lane$  $2$  $2$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL VDATA Calibration Done.$
$$dll_gm_cal_done_lane$  $1$  $1$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL Gm Calibration Done.$
$$dll_comp_cal_done_lane$  $0$  $0$  $R06000h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL Comparator Calibration Done.$
$$ND$  $31$  $31$  $R06004h$  $Calibration Control Lane 2$  $RW$  $0h$  $$
$$pll_cal_ring_pass_lane$  $30$  $30$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Ring PLL Calibration Pass Indicator$
$$txdcc_pdiv_cal_pass_lane$  $29$  $29$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $TXDCC Post Divider Calibration Pass Indicator.$
$$sellv_rxsampler_pass_lane$  $28$  $28$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration SELLV_RXSAMPLER Pass Indicator.$
$$sellv_rxeomclk_pass_lane$  $27$  $27$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration SELLV_RXEOMCLK Pass Indicator.$
$$sellv_rxdataclk_pass_lane$  $26$  $26$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration SELLV_RXDATACLK Pass Indicator.$
$$sellv_rxintp_pass_lane$  $25$  $25$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration SELLV_RXINTP Pass Indicator.$
$$sellv_txpre_pass_lane$  $24$  $24$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration SELLV_TXPRE Pass Indicator.$
$$sellv_txdata_pass_lane$  $23$  $23$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration SELLV_TXDATA Pass Indicator.$
$$sellv_txclk_pass_lane$  $22$  $22$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration SELLV_TXCLK Pass Indicator.$
$$sq_cal_pass_lane$  $21$  $21$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Squelch Calibration Pass$
$$txdcc_cal_pass_lane$  $20$  $20$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx DCC Calibration Pass Indicator.$
$$align90_tracking_pass_lane$  $19$  $19$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Align90 Phaseshifter Tracking Pass Indicator.$
$$align90_comp_pass_lane$  $18$  $18$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Align90 Comparator Calibration Pass Indicator.$
$$vdd_cal_pass_lane$  $17$  $17$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$rximp_cal_pass_lane$  $16$  $16$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Impedance Calibration Pass Indicator.$
$$tximp_cal_pass_lane$  $15$  $15$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx Impedance Calibration Pass Indicator.$
$$sampler_cal_pass_lane$  $14$  $14$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Sampler Calibration Pass Indicator.$
$$eom_eomdat_cal_pass_lane$  $13$  $13$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Data And EOM Clock Phase Calibration Pass Indicator.$
$$eom_eomedg_fine_cal_pass_lane$  $12$  $12$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Edge And EOM Clock Phase Fine Calibration Pass Indicator.$
$$eom_eomedg_coarse_cal_pass_lane$  $11$  $11$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Edge And EOM Clock Coarse Calibration Pass Indicator.$
$$eom_dac_cal_pass_lane$  $10$  $10$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Comparator Offset Calibration Pass Indicator.$
$$rxalign90_cal_pass_lane$  $9$  $9$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Align90 Calibration Pass Indicator.$
$$rxdcc_eom_cal_pass_lane$  $8$  $8$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx DCC EOM Calibration Pass Indicator.$
$$rxdcc_data_cal_pass_lane$  $7$  $7$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx DCC Center Calibration Pass Indicator.$
$$rxdcc_dll_cal_pass_lane$  $6$  $6$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx DCC DLL Calibration Pass Indicator.$
$$txdetect_cal_pass_lane$  $5$  $5$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx Timing Detect Calibration Pass Indicator.$
$$dll_eom_vdata_cal_pass_lane$  $4$  $4$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL EOM VDATA Calibration Pass Indicator.$
$$dll_eom_gm_cal_pass_lane$  $3$  $3$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL EOM Gm Calibration Pass Indicator.$
$$dll_vdata_cal_pass_lane$  $2$  $2$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL VDATA Calibration Pass Indicator.$
$$dll_gm_cal_pass_lane$  $1$  $1$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL Gm Calibration Pass Indicator.$
$$dll_comp_cal_pass_lane$  $0$  $0$  $R06004h$  $Calibration Control Lane 3$  $R$  $Vh$  $DLL Comparator Calibration Pass Indicator.$
$$ND$  $31$  $24$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $$
$$rximp_cal_timeout_lane$  $23$  $23$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Rx Impedance Calibration Timeout Indicator.$
$$tximp_cal_timeout_lane$  $22$  $22$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Tx Impedance Calibration Timeout Indicator.$
$$dll_vdda_tracking_on_lane$  $21$  $21$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $DLL VDDA Tracking On.$
$$gain_train_with_sampler_lane$  $20$  $20$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Gain Train With Sampler Option$
$$cal_vdd_continuous_mode_en_lane$  $19$  $19$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $VDD Calibration Continuous Mode Enable.$
$$tx_f0t_eo_based_lane$  $18$  $18$  $R06008h$  $Calibration Control Lane 3$  $RW$  $1h$  $Tx F0t Eye Open Based Mode$
$$rx_min_boost_mode_lane$  $17$  $17$  $R06008h$  $Calibration Control Lane 3$  $RW$  $1h$  $Rx Min Boost Mode$
$$ERROR_RESPONSE_TTIU_DETECTED_LANE$  $16$  $16$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Indicator For Local Phy Received Error Response TTIU $
$$APTA_TERMINATE_REASON_LANE[7:0]$  $15$  $8$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Indicator For The Reason Of Local Phy Send APTA_ADJUST(Terminate) Message$
$$load_cal_on_lane[7:0]$  $7$  $0$  $R06008h$  $Calibration Control Lane 4$  $R$  $Vh$  $Indicator For Speed Change Ongoing For MCU Debug$
$$TX_EM_PRE_MAX_LANE[3:0]$  $31$  $28$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $fh$  $Tx Pre Emphasis Maximum $
$$TX_EM_PO_MAX_LANE[3:0]$  $27$  $24$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $fh$  $Tx Post Emphasis Maximum $
$$TX_EM_PEAK_MIN_LANE[3:0]$  $23$  $20$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $0h$  $Tx Peak Emphasis Minimum $
$$TX_EM_PEAK_MAX_LANE[3:0]$  $19$  $16$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $eh$  $Tx Peak Emphasis Maximum $
$$sampler_sample_size_lane[7:0]$  $15$  $8$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $3h$  $Sampler Sample Size Option (2^N)$
$$sampler_cal_avg_mode_lane[7:0]$  $7$  $0$  $R0600Ch$  $Calibration Result 1$  $RW$  $0h$  $Sampler Cal Result Average Option For Debug.$
$$cal_sq_thresh_lane[7:0]$  $31$  $24$  $R06010h$  $Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Threshold Result.$
$$cal_sq_offset_lane[7:0]$  $23$  $16$  $R06010h$  $Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Offset Result.$
$$cal_eom_align_comp_ofstdac_lane[7:0]$  $15$  $8$  $R06010h$  $Calibration Result 1$  $RW$  $0h$  $EOM Alignment Comparator Offset Calibration Result.$
$$cal_dll_cmp_offset_lane[7:0]$  $7$  $0$  $R06010h$  $Calibration Result 4$  $RW$  $0h$  $Rx DLL Comparator Calibration Result.$
$$TX_EM_PO_MIN_LANE[3:0]$  $31$  $28$  $R06014h$  $Calibration Result 4$  $RW$  $0h$  $Tx Post Emphasis Minimum  $
$$TX_EM_PRE_MIN_LANE[3:0]$  $27$  $24$  $R06014h$  $Calibration Result 4$  $RW$  $0h$  $Tx Pre Emphasis Minimum $
$$cal_sampler_res_lane[7:0]$  $23$  $16$  $R06014h$  $Calibration Result 4$  $RW$  $0h$  $Sampler Resolution Result.$
$$cal_rx_imp_lane[7:0]$  $15$  $8$  $R06014h$  $Calibration Result 4$  $RW$  $ch$  $Rx Impedance Calibration Result.$
$$cal_align90_cmp_offset_lane[7:0]$  $7$  $0$  $R06014h$  $Calibration Result 5$  $RW$  $0h$  $ALIGN90 Calibration Compartor Offset Result.$
$$cal_tximp_tunep0_lane[7:0]$  $31$  $24$  $R06018h$  $Calibration Result 5$  $RW$  $0h$  $Tx Impedance Cal Result For PMOS Side.$
$$cal_tximp_tunep_lane[7:0]$  $23$  $16$  $R06018h$  $Calibration Result 5$  $RW$  $7h$  $Tx Impedance Cal Result For PMOS Side.$
$$cal_tximp_tunen0_lane[7:0]$  $15$  $8$  $R06018h$  $Calibration Result 5$  $RW$  $0h$  $Tx Impedance Cal Result For NMOS Side.$
$$cal_tximp_tunen_lane[7:0]$  $7$  $0$  $R06018h$  $$  $RW$  $8h$  $Tx Impedance Cal Result For NMOS Side.$
$$PHY_REMOTE_CTRL_COMMAND_TYPE_LANE[7:0]$  $31$  $24$  $R0601Ch$  $$  $RW$  $0h$  $PHY Remote Control Command Type For Command Interface$
$$ND$  $23$  $16$  $R0601Ch$  $$  $RW$  $0h$  $$
$$PHY_REMOTE_CTRL_COMMAND_CODE_LANE[15:0]$  $15$  $0$  $R0601Ch$  $$  $RW$  $0h$  $PHY Remote Control Command Code For Command Interface$
$$PHY_REMOTE_CTRL_VALUE_LANE[31:0]$  $31$  $0$  $R06020h$  $$  $RW$  $0h$  $PHY Remote Control Value For Command Interface$
$$PHY_LOCAL_VALUE_LANE[31:0]$  $31$  $0$  $R06024h$  $$  $R$  $Vh$  $PHY Local Value For Command Interface$
$$tx_train_status_det_timer_lane[7:0]$  $31$  $24$  $R06028h$  $$  $RW$  $03h$  $Status Detection Maximum Time.$
$$TX_TRAIN_FRAME_DET_TIMER_LANE[7:0]$  $23$  $16$  $R06028h$  $$  $RW$  $1h$  $Frame Marker Detection Maximum Wait During TRx Training.$
$$RX_TRAIN_TIMER_LANE[15:0]$  $15$  $0$  $R06028h$  $$  $RW$  $1f3h$  $Rx Train Maximum Time.$
$$DFE_RES_F0A_HIGH_THRES_INIT_LANE[7:0]$  $31$  $24$  $R0602Ch$  $$  $RW$  $28h$  $DFE Resolution F0a High Threshold For Train Initial Stage$
$$PHY_LOCAL_STATUS_LANE[7:0]$  $23$  $16$  $R0602Ch$  $$  $R$  $Vh$  $PHY Local Status For Command Interface$
$$TRX_TRAIN_TIMER_LANE[15:0]$  $15$  $0$  $R0602Ch$  $$  $RW$  $1f3h$  $Tx Trainning Maximum Time.$
$$tx_train_status_det_timer_enable_lane$  $31$  $31$  $R06030h$  $$  $RW$  $1h$  $Tx Train Status Detection Timeout Enable.$
$$RX_TRAIN_TIMER_ENABLE_LANE$  $30$  $30$  $R06030h$  $$  $RW$  $1h$  $Rx Train Timeout Enable.$
$$TX_TRAIN_TIMER_ENABLE_LANE$  $29$  $29$  $R06030h$  $$  $RW$  $1h$  $Tx Train Timeout Enable.$
$$TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE$  $28$  $28$  $R06030h$  $$  $RW$  $1h$  $Tx Train Frame Detection Timeout Enable.$
$$frame_lock_sel_timeout_lane$  $27$  $27$  $R06030h$  $$  $RW$  $0h$  $Frame Lock Select Timeout Signals.$
$$tx_train_status_det_timeout_int_lane$  $26$  $26$  $R06030h$  $$  $R$  $Vh$  $Tx Train Status Detect Timeout Out Indicator From MCU$
$$TX_G1_MIDPOINT_EN_LANE$  $25$  $25$  $R06030h$  $$  $RW$  $1h$  $TX G1 Midpoint Train Enable$
$$PHY_MCU_LOCAL_ACK_LANE$  $24$  $24$  $R06030h$  $$  $RW$  $0h$  $PHY MCU Local Acknowledge$
$$TRAIN_G0_LANE[7:0]$  $23$  $16$  $R06030h$  $$  $RW$  $0h$  $Tx Train G0 Value$
$$TRAIN_G1_LANE[7:0]$  $15$  $8$  $R06030h$  $$  $RW$  $0h$  $Tx Train G1 Value$
$$TRAIN_GN1_LANE[7:0]$  $7$  $0$  $R06030h$  $$  $RW$  $0h$  $Tx Train GN1 Value$
$$dfe_dbg_step_mode_lane[7:0]$  $31$  $24$  $R06034h$  $$  $RW$  $0h$  $DFE Debug Step By Step Mode Enable$
$$dfe_force_zero_lane[7:0]$  $23$  $16$  $R06034h$  $$  $RW$  $0h$  $Firmware Use Only.$
$$dfe_adapt_lp_num_load1_lane[15:0]$  $15$  $0$  $R06034h$  $$  $RW$  $0h$  $DFE Adapt Loop Number Load Value1 During Training (Value+1).$
$$phase_adapt_temp_thr_lane[7:0]$  $31$  $24$  $R06038h$  $$  $RW$  $ch$  $Phase Adapt  Temperature Enable Threshold (5 Degree = 12 Code)$
$$rx_train_only_dfe_lane$  $23$  $23$  $R06038h$  $$  $RW$  $0h$  $Run Rx Train Only DFE Mode For Debug$
$$sq_auto_train_lane$  $22$  $22$  $R06038h$  $$  $RW$  $0h$  $SQ Auto TxTrain Enable$
$$phase_adapt_temp_auto_en_lane$  $21$  $21$  $R06038h$  $$  $RW$  $0h$  $Phase Adapt Auto Eanble By Phase Adapt Temperature Threshold(phase_adapt_temp_thr)$
$$phase_adapt_sat_detect_lane$  $20$  $20$  $R06038h$  $$  $R$  $Vh$  $Detected F0/F1 Saturation During Phase Adapt$
$$dfe_init_reg_lane$  $19$  $19$  $R06038h$  $$  $RW$  $0h$  $Decision Feedback Equalization (DFE) Initial Register.$
$$gain_train_init_en_lane$  $18$  $18$  $R06038h$  $$  $RW$  $1h$  $Gain Train Init Enable$
$$gain_train_end_en_lane$  $17$  $17$  $R06038h$  $$  $RW$  $1h$  $Gain Train Init Enable$
$$GAIN_TRAIN_WITH_C_LANE$  $16$  $16$  $R06038h$  $$  $RW$  $1h$  $Gain Train With Cap Enable$
$$ESM_VOLTAGE_LANE[7:0]$  $15$  $8$  $R06038h$  $$  $RW$  $0h$  $Eye Shape Monitor Voltage Value$
$$dfe_cal_done_lane$  $7$  $7$  $R06038h$  $$  $R$  $Vh$  $DFE Adaptation Calculation Done Indicator From MCU$
$$dfe_core_bypass_lane$  $6$  $6$  $R06038h$  $$  $RW$  $0h$  $Bypass DFE Logic$
$$TX_GN1_MIDPOINT_EN_LANE$  $5$  $5$  $R06038h$  $$  $RW$  $1h$  $TX GN1 Midpoint Train Enable$
$$EOM_DFE_CALL_LANE$  $4$  $4$  $R06038h$  $$  $RW$  $0h$  $DFE Call Enable For Eye Shape Monitor$
$$EOM_READY_LANE$  $3$  $3$  $R06038h$  $$  $RW$  $0h$  $Eye Monitor Drawing Ready $
$$phase_control_func_en_lane$  $2$  $2$  $R06038h$  $$  $RW$  $0h$  $Enable Call Phase Control Function During RxTrain DFE Only Mode$
$$dfe_res_f5to15_max_spd_en_lane$  $1$  $1$  $R06038h$  $$  $RW$  $0h$  $Force To Load DFE RES F5-F15 Maximum Resolution During Speed Change$
$$CDR_MIDPOINT_EN_LANE$  $0$  $0$  $R06038h$  $$  $RW$  $1h$  $CDR Midpoint Train Enable$
$$adapt_slicer_en_lane[7:0]$  $31$  $24$  $R06040h$  $$  $RW$  $0h$  $DFE Slicer Sampler Enable For DFE Only Mode$
$$adapt_data_en_lane[7:0]$  $23$  $16$  $R06040h$  $$  $RW$  $0h$  $DFE Data Sampler Enable For DFE Only Mode$
$$adapt_phase_offset_data_lane[7:0]$  $15$  $8$  $R06040h$  $$  $RW$  $0h$  $Adapted Phase Offset Data.$
$$dfe_dbg_step_lane[7:0]$  $7$  $0$  $R06040h$  $$  $RW$  $0h$  $DFE Debug Step By Step$
$$thres_k_shift_lane[3:0]$  $31$  $28$  $R06044h$  $$  $RW$  $4h$  $Threshold K Shift$
$$same_set_always_update_lane$  $27$  $27$  $R06044h$  $$  $RW$  $0h$  $Train Update Selection For Same Set Always Update Option$
$$same_set_no_update_lane$  $26$  $26$  $R06044h$  $$  $RW$  $0h$  $Train Update Selection For Same Set No Update Option$
$$cdr_dfe_f0d_norm_adapt_en_lane$  $25$  $25$  $R06044h$  $$  $RW$  $0h$  $Enable F0d Measurement When DFE_ADAPT_NORMAL_FORCE_SKIP_LANE=0 During Data Tracking Mode$
$$force_phase_train_offset_en_lane$  $24$  $24$  $R06044h$  $$  $RW$  $0h$  $Force Phase Train Result To FORCE_PHASE_TRAIN_OFFSET_2C_LANE[7:0] For Test$
$$cal_phase_lane[7:0]$  $23$  $16$  $R06044h$  $$  $RW$  $0h$  $Align90_Ref Calibration Save For Current PLL Rate.$
$$cal_eom_dpher_lane[7:0]$  $15$  $8$  $R06044h$  $$  $RW$  $0h$  $EOM Align Calibration Save For Current PLL Rate.$
$$train_use_s_lane$  $7$  $7$  $R06044h$  $$  $RW$  $0h$  $Enable Train Use Slice Clock Path.$
$$train_use_d_lane$  $6$  $6$  $R06044h$  $$  $RW$  $0h$  $Enable Train Use Data Clock Path.$
$$train_ph_control_mode_lane[1:0]$  $5$  $4$  $R06044h$  $$  $RW$  $0h$  $Train Phase Control Mode.$
$$TX_TRAIN_P2P_HOLD_LANE$  $3$  $3$  $R06044h$  $$  $RW$  $1h$  $TX Train Peak To Peak Hold Enable$
$$f0d_measure_done_lane$  $2$  $2$  $R06044h$  $$  $RW$  $0h$  $Fod Measure Done Indicator For Debug Only$
$$force_phase_offset_data_en_lane$  $1$  $1$  $R06044h$  $$  $RW$  $0h$  $Force Phase Offset Data Enable For F0d Measurement, Debug Only$
$$f0d_accap_sel_refclk_lane$  $0$  $0$  $R06044h$  $$  $RW$  $0h$  $Select ACCAP To REFCLK Path During F0d Measurement$
$$train_f0b_lane[7:0]$  $31$  $24$  $R06048h$  $$  $RW$  $0h$  $Train F0b$
$$train_f0a_max_lane[7:0]$  $23$  $16$  $R06048h$  $$  $RW$  $0h$  $Tran_F0a Max.$
$$train_f0a_lane[7:0]$  $15$  $8$  $R06048h$  $$  $RW$  $0h$  $Train F0a.$
$$train_f0d_lane[7:0]$  $7$  $0$  $R06048h$  $$  $RW$  $0h$  $Train F0d.$
$$fast_dfe_timer_en_lane$  $31$  $31$  $R0604Ch$  $$  $RW$  $0h$  $Fast DFE Timer Enable.$
$$eye_check_bypass_lane$  $30$  $30$  $R0604Ch$  $$  $RW$  $0h$  $Eye Check Bypass Enable.$
$$thre_excellent_lane[5:0]$  $29$  $24$  $R0604Ch$  $$  $RW$  $3fh$  $DFE Level Check Threshold For Excellent.$
$$maxeo_adapt_normal_mode_en_lane$  $23$  $23$  $R0604Ch$  $$  $RW$  $0h$  $Enable MAXEO Mode DFE Algorithm In Normal Mode After RxTrain$
$$pattern_protect_en_lane$  $22$  $22$  $R0604Ch$  $$  $RW$  $0h$  $Enable Pattern Protection$
$$eom_phase_ui_align_failed_lane$  $21$  $21$  $R0604Ch$  $$  $R$  $Vh$  $Debug For During Phase Adapt$
$$ctle_set_sel_lane$  $20$  $20$  $R0604Ch$  $$  $RW$  $0h$  $Select CAP Table$
$$phase_adapt_ui_align_skip_lane$  $19$  $19$  $R0604Ch$  $$  $RW$  $0h$  $UI Align Skip Enable During Phase Adapt$
$$thre_poor_lane[2:0]$  $18$  $16$  $R0604Ch$  $$  $RW$  $1h$  $DFE Level Check Threshold For Poor.$
$$cdrphase_opt_en_lane$  $15$  $15$  $R0604Ch$  $$  $RW$  $1h$  $CDR Phase OPT Enable.$
$$saturate_disable_lane$  $14$  $14$  $R0604Ch$  $$  $RW$  $0h$  $DFE Saturate Disable.$
$$edge_sampler_normal_en_lane$  $13$  $13$  $R0604Ch$  $$  $RW$  $1h$  $1=Enable Edge Sampler Update Normal Mode$
$$thre_good_lane[4:0]$  $12$  $8$  $R0604Ch$  $$  $RW$  $2h$  $DFE Level Check Threshold For Good.$
$$f1_align_skip_lane$  $7$  $7$  $R0604Ch$  $$  $RW$  $0h$  $EOM F1 Aligment Skip$
$$phase_adapt_mode_lane$  $6$  $6$  $R0604Ch$  $$  $RW$  $0h$  $1=Enable Eye Height Phase Adapt Mode, 0=Enable Eye Width Phase Adapt Mode$
$$phase_adapt_enable_lane$  $5$  $5$  $R0604Ch$  $$  $RW$  $0h$  $1=Enable Phase Adapt$
$$dfe_adapt_normal_soft_cont_en_lane$  $4$  $4$  $R0604Ch$  $$  $RW$  $0h$  $1=Enable Software Contious Mode $
$$dfe_adapt_normal_force_skip_lane$  $3$  $3$  $R0604Ch$  $$  $RW$  $0h$  $1=Disable DFE Adaptation During Normal Mode$
$$TX_NO_INIT_LANE$  $2$  $2$  $R0604Ch$  $$  $RW$  $0h$  $No TX Init During TxTrain$
$$RX_NO_INIT_LANE$  $1$  $1$  $R0604Ch$  $$  $RW$  $0h$  $No RX Init During RxTrain$
$$ckfw_en_lane$  $0$  $0$  $R0604Ch$  $$  $RW$  $0h$  $Enable ACCap CKFW Clock During Normal Mode$
$$midpoint_large_thres_k_lane[3:0]$  $31$  $28$  $R06050h$  $$  $RW$  $9h$  $MIDPOINT_LARGE_THRES_K$
$$midpoint_large_thres_c_lane[3:0]$  $27$  $24$  $R06050h$  $$  $RW$  $2h$  $MIDPOINT_LARGE_THRES_C$
$$midpoint_small_thres_k_lane[3:0]$  $23$  $20$  $R06050h$  $$  $RW$  $8h$  $MIDPOINT_SMALL_THRES_K$
$$midpoint_small_thres_c_lane[3:0]$  $19$  $16$  $R06050h$  $$  $RW$  $0h$  $MIDPOINT_SMALL_THRES_C$
$$tx_gn1_midpoint_thres_k_lane[7:0]$  $15$  $8$  $R06050h$  $$  $RW$  $fh$  $Tx Gn1 Midpoint Threshold K$
$$tx_gn1_midpoint_thres_c_lane[7:0]$  $7$  $0$  $R06050h$  $$  $RW$  $fdh$  $Tx Gn1 Midpoint Threshold C (2's Complement)$
$$sumf_boost_target_k_lane[7:0]$  $31$  $24$  $R06054h$  $$  $RW$  $0h$  $SUMF_BOOST_TARGET_K$
$$sumf_boost_target_c_lane[7:0]$  $23$  $16$  $R06054h$  $$  $RW$  $b4h$  $SUMF_BOOST_TARGET_C$
$$midpoint_phase_os_lane[7:0]$  $15$  $8$  $R06054h$  $$  $RW$  $0h$  $MIDPOINT_PHASE_OS$
$$ini_phase_offset_lane[7:0]$  $7$  $0$  $R06054h$  $$  $RW$  $0h$  $Initial Phase Offset For Train$
$$rx_rxffe_r_ini_lane[3:0]$  $31$  $28$  $R06058h$  $$  $RW$  $4h$  $RX_RXFFE_R_INI$
$$rxffe_r_gain_train_lane[3:0]$  $27$  $24$  $R06058h$  $$  $RW$  $4h$  $RXFFE_R_GAIN_TRAIN$
$$TX_ADAPT_G0_EN_LANE$  $23$  $23$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G0$
$$TX_ADAPT_GN1_EN_LANE$  $22$  $22$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN1$
$$TX_ADAPT_G1_EN_LANE$  $21$  $21$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G1$
$$remote_multi_rsv_coe_req_err_int_lane$  $20$  $20$  $R06058h$  $$  $R$  $Vh$  $TX TRAIN IF Remote Control Multi Reserved Coeffient Request Error$
$$tx_train_remote_pattern_error_int_lane$  $19$  $19$  $R06058h$  $$  $R$  $Vh$  $TX TRAIN Remote Control Pattern Error Detected $
$$ESM_EN_LANE$  $18$  $18$  $R06058h$  $$  $RW$  $0h$  $1-Enable EOM_EN$
$$tx_train_frame_lock_det_fail_int_lane$  $17$  $17$  $R06058h$  $$  $R$  $Vh$  $TX Train Frame Lock Detect Fail Indicator From MCU For Ethernet Mode$
$$ESM_PATH_SEL_LANE$  $16$  $16$  $R06058h$  $$  $RW$  $1h$  $1-Select EOM Slice Path, 0-Select EOM Data Path$
$$tx_train_fail_int_lane$  $15$  $15$  $R06058h$  $$  $R$  $Vh$  $TX Train Fail Indicator From MCU$
$$tx_train_complete_int_lane$  $14$  $14$  $R06058h$  $$  $R$  $Vh$  $TX Train Complete Indicator From MCU$
$$ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]$  $13$  $10$  $R06058h$  $$  $RW$  $ch$  $DFE Adapt Sampler Enable During EOM Draw$
$$ESM_PHASE_LANE[9:0]$  $9$  $0$  $R06058h$  $$  $RW$  $0h$  $Eye Shape Monitor Phase Value(-512 ~ +512)$
$$eom_clk_offset_2c_lane[7:0]$  $31$  $24$  $R0605Ch$  $$  $RW$  $0h$  $EOM Adapt Initial Offset For Debug$
$$eom_adapt_step_size_lane[7:0]$  $23$  $16$  $R0605Ch$  $$  $RW$  $7h$  $EOM Adapt Step Size For EOM Clock Alignment$
$$eom_conv_num_lane[15:0]$  $15$  $0$  $R0605Ch$  $$  $RW$  $400h$  $Number Of EOM Converge $
$$ph_conv_num_lane[7:0]$  $31$  $24$  $R06060h$  $$  $RW$  $4h$  $Number Of Data Clock Phase Converge$
$$ph_adapt_step_size_lane[7:0]$  $23$  $16$  $R06060h$  $$  $RW$  $6h$  $Data Path Adapt Step Size$
$$f0d_thre_lane[7:0]$  $15$  $8$  $R06060h$  $$  $RW$  $4h$  $F0d Threshold For Data Path Adapt$
$$data_clk_offset_2c_lane[7:0]$  $7$  $0$  $R06060h$  $DLL Calibration$  $RW$  $0h$  $Data Path Adapt Initial Offset For Debug$
$$DFE_F0_SAT_THRES_LANE[7:0]$  $31$  $24$  $R06064h$  $DLL Calibration$  $RW$  $3dh$  $DFE F0 Saturation Threshold (0~63)$
$$dfe_f1_sat_thres_lane[7:0]$  $23$  $16$  $R06064h$  $DLL Calibration$  $RW$  $1eh$  $DFE F1 Saturation Threshold$
$$thres_k_base_lane[3:0]$  $15$  $12$  $R06064h$  $DLL Calibration$  $RW$  $4h$  $Threshold K Base $
$$dll_gmsel_min_lane[3:0]$  $11$  $8$  $R06064h$  $DLL Calibration$  $RW$  $3h$  $DLL_GM_SEL Minimum Value$
$$dll_eom_gmsel_min_lane[3:0]$  $7$  $4$  $R06064h$  $DLL Calibration$  $RW$  $3h$  $DLL_EOM_GM_SEL Minimum Value$
$$dll_sellv_rxdll_final_step_num_sel_lane[1:0]$  $3$  $2$  $R06064h$  $DLL Calibration$  $RW$  $1h$  $DLL_SELLV_RXDLL Final Step Number Selection$
$$dll_sellv_rxeomdll_final_step_num_sel_lane[1:0]$  $1$  $0$  $R06064h$  $Train Parameters 0$  $RW$  $1h$  $DLL_SELLV_RXEOMDLL Final Step Number Selection$
$$train_ph_os_data_2c_lane[7:0]$  $31$  $24$  $R06068h$  $Train Parameters 0$  $RW$  $0h$  $Phase_Offset_Data Input For Phase Control Function Test$
$$train_ph_os_esm_2c_lane[7:0]$  $23$  $16$  $R06068h$  $Train Parameters 0$  $RW$  $0h$  $Phase_Offset_ESM Input For Phase Control Function Test$
$$avg_f1_lane[7:0]$  $15$  $8$  $R06068h$  $Train Parameters 0$  $RW$  $0h$  $Phase Train Adv Clock Alignment F1 Average For Test$
$$tx_gn1_midpoint_index_os_lane[7:0]$  $7$  $0$  $R06068h$  $Train Parameters 1$  $RW$  $fch$  $TX GN1 Midpoint Index Offset $
$$dfe_f2_sat_thres_lane[7:0]$  $31$  $24$  $R0606Ch$  $Train Parameters 1$  $RW$  $1eh$  $DFE F2 Saturation Threshold$
$$dfe_f0_sat_protect_thres_lane[7:0]$  $23$  $16$  $R0606Ch$  $Train Parameters 1$  $RW$  $3dh$  $DFE F0 Saturation Protect Threshold$
$$dfe_fx_sum_sat_thres_lane[7:0]$  $15$  $8$  $R0606Ch$  $Train Parameters 1$  $RW$  $0h$  $DFE Fx SUM Saturate Threshold$
$$DFE_RES_F0A_HIGH_THRES_END_LANE[7:0]$  $7$  $0$  $R0606Ch$  $Train Parameters 2$  $RW$  $32h$  $DFE Resolution F0a High Threshold For Train End Stage$
$$eye_left_2c_lane[7:0]$  $31$  $24$  $R06070h$  $Train Parameters 2$  $R$  $Vh$  $Phase Train/RTPA Eye Left Phase Offset Result For Test$
$$eye_right_2c_lane[7:0]$  $23$  $16$  $R06070h$  $Train Parameters 2$  $R$  $Vh$  $Phase Train/RTPA Eye Right Phase Offset Reseult For Test$
$$eye_ph_2c_lane[7:0]$  $15$  $8$  $R06070h$  $Train Parameters 2$  $R$  $Vh$  $Phase Train Eye Midpoint Opt Phase Offset/RTPA Phase_Offset_ESM Reseult For Test$
$$edge_sampler_adj_lane[1:0]$  $7$  $6$  $R06070h$  $Train Parameters 2$  $RW$  $0h$  $Edge Sampler Adjust Size $
$$ND$  $5$  $4$  $R06070h$  $Train Parameters 2$  $RW$  $0h$  $$
$$RX_FFE_OVERBOOST_THRES_LANE[3:0]$  $3$  $0$  $R06070h$  $Train Parameters 3$  $RW$  $3h$  $Rx FFE Overboost Threshold$
$$rpta_f0d_offset_lane[7:0]$  $31$  $24$  $R06074h$  $Train Parameters 3$  $RW$  $0h$  $F0d Offset From MAX_F0D(2) And MIN_F0D(1) For Real Time Phase Adaptation, Debug Only$
$$ND$  $23$  $20$  $R06074h$  $Train Parameters 3$  $RW$  $0h$  $$
$$train_pt_en_lane$  $19$  $19$  $R06074h$  $Train Parameters 3$  $RW$  $0h$  $Enable Test Pattern Enable At Train End$
$$cdr_midpoint_step_num_lane[2:0]$  $18$  $16$  $R06074h$  $Train Parameters 3$  $RW$  $0h$  $2^Number Of CDR_Midpoint Loop In Phase Train For Test$
$$DFE_RES_F0A_LOW_THRES_3_END_LANE[7:0]$  $15$  $8$  $R06074h$  $Train Parameters 3$  $RW$  $1eh$  $DFE Resolution F0a Low Threshold 2 For Gain Train In Train End Stage$
$$DFE_RES_F0A_LOW_THRES_2_END_LANE[7:0]$  $7$  $0$  $R06074h$  $$  $RW$  $1eh$  $DFE Resolution F0a Low Threshold 1 For Gain Train In Train End Stage$
$$DFE_RES_F0A_LOW_THRES_01_END_LANE[7:0]$  $31$  $24$  $R06078h$  $$  $RW$  $1eh$  $DFE Resolution F0a Low Threshold 01 For Gain Train In Train End Stage$
$$DFE_RES_F0A_LOW_THRES_3_INIT_LANE[7:0]$  $23$  $16$  $R06078h$  $$  $RW$  $14h$  $DFE Resolution F0a Low Threshold 3 For Gain Train In Train Initial Stage$
$$DFE_RES_F0A_LOW_THRES_2_INIT_LANE[7:0]$  $15$  $8$  $R06078h$  $$  $RW$  $14h$  $DFE Resolution F0a Low Threshold 2 For Gain Train In Train Initial Stage$
$$DFE_RES_F0A_LOW_THRES_01_INIT_LANE[7:0]$  $7$  $0$  $R06078h$  $$  $RW$  $14h$  $DFE Resolution F0a Low Threshold 01 For Gain Train In Train Initial Stage$
$$sq_thresh_ratio_g3_lane[7:0]$  $31$  $24$  $R0607Ch$  $$  $RW$  $0h$  $TBD$
$$sq_thresh_ratio_g2_lane[7:0]$  $23$  $16$  $R0607Ch$  $$  $RW$  $0h$  $TBD$
$$sq_thresh_ratio_g1_lane[7:0]$  $15$  $8$  $R0607Ch$  $$  $RW$  $0h$  $TBD$
$$sq_thresh_ratio_g0_lane[7:0]$  $7$  $0$  $R0607Ch$  $$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R06080h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R06080h$  $$  $RW$  $0h$  $$
$$dfe_en_g4_lane$  $20$  $20$  $R06080h$  $$  $RW$  $0h$  $DFE Enable For CMD_IF G4$
$$dfe_en_g3_lane$  $19$  $19$  $R06080h$  $$  $RW$  $0h$  $DFE Enable For CMD_IF G3$
$$dfe_en_g2_lane$  $18$  $18$  $R06080h$  $$  $RW$  $0h$  $DFE Enable For CMD_IF G2$
$$dfe_en_g1_lane$  $17$  $17$  $R06080h$  $$  $RW$  $0h$  $DFE Enable For CMD_IF G1$
$$dfe_en_g0_lane$  $16$  $16$  $R06080h$  $$  $RW$  $0h$  $DFE Enable For CMD_IF G0$
$$ND$  $15$  $13$  $R06080h$  $$  $RW$  $0h$  $$
$$dfe_en_sel_g4_lane$  $12$  $12$  $R06080h$  $$  $RW$  $0h$  $DFE Enable Select For G4 (0:PIN_DFE_EN, 1:From Command Interface)$
$$dfe_en_sel_g3_lane$  $11$  $11$  $R06080h$  $$  $RW$  $0h$  $DFE Enable Select For G3 (0:PIN_DFE_EN, 1:From Command Interface)$
$$dfe_en_sel_g2_lane$  $10$  $10$  $R06080h$  $$  $RW$  $0h$  $DFE Enable Select For G2 (0:PIN_DFE_EN, 1:From Command Interface)$
$$dfe_en_sel_g1_lane$  $9$  $9$  $R06080h$  $$  $RW$  $0h$  $DFE Enable Select For G1 (0:PIN_DFE_EN, 1:From Command Interface)$
$$dfe_en_sel_g0_lane$  $8$  $8$  $R06080h$  $$  $RW$  $0h$  $DFE Enable Select For G0 (0:PIN_DFE_EN, 1:From Command Interface)$
$$sq_thresh_ratio_g4_lane[7:0]$  $7$  $0$  $R06080h$  $$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R06084h$  $$  $RW$  $0h$  $$
$$gain_train_index_rd_lane[7:0]$  $23$  $16$  $R06084h$  $$  $R$  $Vh$  $TBD$
$$tx_g1_midpoint_thres_k_lane[7:0]$  $15$  $8$  $R06084h$  $$  $RW$  $fh$  $Tx G1 Midpoint Threshold K$
$$tx_g1_midpoint_thres_c_lane[7:0]$  $7$  $0$  $R06084h$  $$  $RW$  $fch$  $Tx G1 Midpoint Threshold C (2's Complement)$
$$ND$  $31$  $24$  $R06088h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R06088h$  $$  $RW$  $0h$  $$
$$sumftap_sign_7_lane$  $15$  $15$  $R06088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_7 For Train Debug$
$$sumftap_sign_6_lane$  $14$  $14$  $R06088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_6 For Train Debug$
$$sumftap_sign_5_lane$  $13$  $13$  $R06088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_5 For Train Debug$
$$sumftap_sign_4_lane$  $12$  $12$  $R06088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_4 For Train Debug$
$$sumftap_sign_3_lane$  $11$  $11$  $R06088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_3 For Train Debug$
$$sumftap_sign_2_lane$  $10$  $10$  $R06088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_2 For Train Debug$
$$sumftap_sign_1_lane$  $9$  $9$  $R06088h$  $$  $RW$  $1h$  $SUMFTAP_SIGN_1 For Train Debug$
$$sumftap_sign_0_lane$  $8$  $8$  $R06088h$  $$  $RW$  $0h$  $SUMFTAP_SIGN_0 For Train Debug$
$$sumftap_en_7_lane$  $7$  $7$  $R06088h$  $$  $RW$  $0h$  $SUMFTAP_EN_7 For Train Debug$
$$sumftap_en_6_lane$  $6$  $6$  $R06088h$  $$  $RW$  $0h$  $SUMFTAP_EN_6 For Train Debug$
$$sumftap_en_5_lane$  $5$  $5$  $R06088h$  $$  $RW$  $1h$  $SUMFTAP_EN_5 For Train Debug$
$$sumftap_en_4_lane$  $4$  $4$  $R06088h$  $$  $RW$  $1h$  $SUMFTAP_EN_4 For Train Debug$
$$sumftap_en_3_lane$  $3$  $3$  $R06088h$  $$  $RW$  $1h$  $SUMFTAP_EN_3 For Train Debug$
$$sumftap_en_2_lane$  $2$  $2$  $R06088h$  $$  $RW$  $1h$  $SUMFTAP_EN_2 For Train Debug$
$$sumftap_en_1_lane$  $1$  $1$  $R06088h$  $$  $RW$  $0h$  $SUMFTAP_EN_1 For Train Debug$
$$sumftap_en_0_lane$  $0$  $0$  $R06088h$  $$  $RW$  $0h$  $SUMFTAP_EN_0 For Train Debug$
$$rx_rxffe_c_ini_lane[3:0]$  $31$  $28$  $R0608Ch$  $$  $RW$  $fh$  $RX_RXFFE_C_INI For Train Debug$
$$rxffe_c_gain_train_lane[3:0]$  $27$  $24$  $R0608Ch$  $$  $RW$  $4h$  $RXFFE_C_GAIN_TRAIN For Train Debug$
$$force_dfe_res_f0_lane[1:0]$  $23$  $22$  $R0608Ch$  $$  $RW$  $3h$  $Force DFE RES F0 Value For Train Debug$
$$rx_cap_final_adjust_en_lane$  $21$  $21$  $R0608Ch$  $$  $RW$  $0h$  $RX_CAP_FINAL_ADJUST_EN For Train Debug$
$$adjust_ffe_r2_lane$  $20$  $20$  $R0608Ch$  $$  $RW$  $1h$  $ADJUST_FFE_R2 For Train Debug$
$$dfe_isi_res_adapt_en_lane$  $19$  $19$  $R0608Ch$  $$  $RW$  $1h$  $DFE_ISI_RES_ADAPT_EN For Train Debug$
$$ofst_dis_lane$  $18$  $18$  $R0608Ch$  $$  $RW$  $0h$  $Forced To Disable OFST Adapt In CDS For Train Debug$
$$force_ini_phase_offset_en_lane$  $17$  $17$  $R0608Ch$  $$  $RW$  $0h$  $Forced To Enable Initial Phase Adaptation Phase Offset For Train Debug$
$$ofst_align_adv_clk_align_en_lane$  $16$  $16$  $R0608Ch$  $$  $RW$  $0h$  $Use OFST Alignment During Advanced Clock Alignment For Train Debug$
$$ND$  $15$  $8$  $R0608Ch$  $$  $RW$  $0h$  $$
$$TX_G1_STEP_NUM_LANE[4:0]$  $7$  $3$  $R0608Ch$  $$  $RW$  $8h$  $Tx G1 Step Number$
$$tx_train_end_pattern_dis_lane$  $2$  $2$  $R0608Ch$  $$  $RW$  $0h$  $Tx Train End Pattern Disable$
$$dis_speed_change_tx_idle_lane$  $1$  $1$  $R0608Ch$  $$  $RW$  $0h$  $Disable TX_IDLE During Speed Change$
$$ND$  $0$  $0$  $R0608Ch$  $$  $RW$  $0h$  $$
$$pcie_gn1_step_num_lane[7:0]$  $31$  $24$  $R06090h$  $$  $RW$  $4h$  $PCIe GN1 Decrese Step Number For Train Test$
$$pcie_gn1_fn1_thre_lane[7:0]$  $23$  $16$  $R06090h$  $$  $RW$  $5h$  $PCIe GN1 Step Number For Train Test$
$$ini_phase_adapt_offset_2c_lane[7:0]$  $15$  $8$  $R06090h$  $$  $RW$  $0h$  $Forced Initail Phase Adapt Phase Offset From Cal_align90 For Test, It is valid when INI_PHASE_ADAPT_OFFSET_2C_LANE=1 For Train Debug$
$$force_phase_train_offset_2c_lane[7:0]$  $7$  $0$  $R06090h$  $$  $RW$  $0h$  $Forced Phase Train Phase Offset From Cal_align90 For Test, It is valid when FORCE_PHASE_TRAIN_OFFSET_EN_LANE=1 For Train Debug$
$$eye_left_rtpa_2c_lane[7:0]$  $31$  $24$  $R06094h$  $$  $R$  $Vh$  $RTPA Eye Right Phase ESM Offset Result For Test$
$$eye_right_rtpa_2c_lane[7:0]$  $23$  $16$  $R06094h$  $$  $R$  $Vh$  $RTPA Eye Left Phase ESM Offset Reseult For Test$
$$eye_mid_rtpa_2c_lane[7:0]$  $15$  $8$  $R06094h$  $$  $R$  $Vh$  $RTPA Eye Midpoint Phase ESM Offset Reseult For Test$
$$eye_mid_2c_lane[7:0]$  $7$  $0$  $R06094h$  $$  $R$  $Vh$  $Phase Train Eye Midpoint Phase ESM Offset Reseult For Test$
$$dfe_adapt_lp_num_f0b_accu_lane[7:0]$  $31$  $24$  $R06098h$  $$  $RW$  $4h$  $DFE_ADAPT_LP_NUM For CDS DFE Adapt F0B ACCU$
$$pol_tb_lp_num_f0b_accu_lane[7:0]$  $23$  $16$  $R06098h$  $$  $RW$  $4h$  $POL_TB_LP_NUM For CDS DFE Adapt F0B ACCU$
$$cli_cmd_lane[7:0]$  $15$  $8$  $R06098h$  $$  $RW$  $0h$  $CLI Command For Test$
$$bypass_ctle_train_lane$  $7$  $7$  $R06098h$  $$  $RW$  $0h$  $Bypass CTLE Train For Test$
$$bypass_rxtrain_lane$  $6$  $6$  $R06098h$  $$  $RW$  $0h$  $Force Bypass RxTrain During TxTrain For Test$
$$skip_dfe_adapt_cdr_midpoint_lane$  $5$  $5$  $R06098h$  $$  $RW$  $0h$  $Skip DFE Adapt During CDR Midpoint In Phase Train For Debug $
$$bypass_dfe_hang_check_lane$  $4$  $4$  $R06098h$  $$  $RW$  $0h$  $Bypass DFE Hang Check Timeout$
$$f1_adj_en_lane$  $3$  $3$  $R06098h$  $$  $RW$  $0h$  $F1/OFST Adjust During EOM Alignment In Real Time Phase Adaptation$
$$force_cds_state_lane$  $2$  $2$  $R06098h$  $$  $RW$  $0h$  $CDR DFE SCHEME State Force Control For Test (0=Train, 1=Normal)$
$$force_cds_ctrl_en_lane$  $1$  $1$  $R06098h$  $$  $RW$  $0h$  $CDR DFE SCHEME Step Force Control Enable For Test$
$$cli_start_lane$  $0$  $0$  $R06098h$  $$  $RW$  $0h$  $CLI Start For Test$
$$dfe_adapt_lp_num_f0d_coarse_lane[7:0]$  $31$  $24$  $R0609Ch$  $$  $RW$  $8h$  $DFE_ADAPT_LP_NUM For CDS DFE Adapt F0D COARSE$
$$pol_tb_lp_num_f0d_coarse_lane[7:0]$  $23$  $16$  $R0609Ch$  $$  $RW$  $2h$  $POL_TB_LP_NUM For CDS DFE Adapt F0D ACCU COARSE$
$$force_cds_ctrl_lane[15:0]$  $15$  $0$  $R0609Ch$  $$  $RW$  $0h$  $CDR DFE SCHEME Step Force Control For Test $
$$cds_err_code_lane[7:0]$  $31$  $24$  $R060A0h$  $$  $RW$  $0h$  $CDS Error Code$
$$cds_state_lane[7:0]$  $23$  $16$  $R060A0h$  $$  $RW$  $0h$  $CDS State$
$$rd_dfe_f0d_lane[7:0]$  $15$  $8$  $R060A0h$  $$  $R$  $Vh$  $F0d Value Read$
$$ND$  $7$  $7$  $R060A0h$  $$  $RW$  $0h$  $$
$$CDR_MAXF0P_EN_LANE$  $6$  $6$  $R060A0h$  $$  $RW$  $1h$  $CDR MaxF0p Train Enable$
$$rx_train_fail_int_lane$  $5$  $5$  $R060A0h$  $$  $RW$  $0h$  $TRX Train Failed Indicator$
$$eo_based_lane$  $4$  $4$  $R060A0h$  $$  $RW$  $1h$  $TBD$
$$vh_eo_mode_lane$  $3$  $3$  $R060A0h$  $$  $RW$  $0h$  $TBD$
$$lock_dfe_on_lane$  $2$  $2$  $R060A0h$  $$  $RW$  $0h$  $TBD$
$$dfe_save_en_lane$  $1$  $1$  $R060A0h$  $$  $RW$  $1h$  $TBD$
$$reset_ph_en_dtl_lane$  $0$  $0$  $R060A0h$  $$  $RW$  $1h$  $TBD$
$$rx_train_complete_int_lane$  $31$  $31$  $R060A4h$  $$  $RW$  $0h$  $RX Train Complete Indicator $
$$TX_GN1_STEP_NUM_LANE[4:0]$  $30$  $26$  $R060A4h$  $$  $RW$  $10h$  $Tx Gn1 Step Number$
$$TX_G1_STEP_SIZE_LANE[1:0]$  $25$  $24$  $R060A4h$  $$  $RW$  $1h$  $Tx G1 Step Size$
$$TX_G0_STEP_SIZE_LANE[1:0]$  $23$  $22$  $R060A4h$  $$  $RW$  $1h$  $Tx G0 Step Size$
$$TX_GN1_STEP_SIZE_LANE[1:0]$  $21$  $20$  $R060A4h$  $$  $RW$  $1h$  $Tx Gn1 Step Size$
$$TX_G0_STEP_NUM_LANE[3:0]$  $19$  $16$  $R060A4h$  $$  $RW$  $8h$  $Tx G0 Step Number$
$$CDR_STEP_NUM_LANE[3:0]$  $15$  $12$  $R060A4h$  $$  $RW$  $8h$  $CDR Step Number$
$$EOM_BER_LANE[3:0]$  $11$  $8$  $R060A4h$  $$  $RW$  $4h$  $EOM Population Target$
$$TX_G1_MAXF0T_EN_LANE$  $7$  $7$  $R060A4h$  $$  $RW$  $1h$  $Tx G1 Max F0t Train Enable$
$$TX_GN1_MAXF0T_EN_LANE$  $6$  $6$  $R060A4h$  $$  $RW$  $1h$  $Tx GN1 Max F0t Train Enable$
$$cds_update_f_dis_lane$  $5$  $5$  $R060A4h$  $$  $RW$  $0h$  $DFE Update Disable For Floating Taps$
$$cds_update_odd_dis_lane$  $4$  $4$  $R060A4h$  $$  $RW$  $0h$  $DFE Update Disable For Odd Taps$
$$cds_adapt_splr_dis_lane[3:0]$  $3$  $0$  $R060A4h$  $$  $RW$  $0h$  $DFE Sampler Adapt Disable$
$$EOM_POP_P_CNT_LANE[31:0]$  $31$  $0$  $R060A8h$  $$  $RW$  $0h$  $EOM POP P Count Lower 32 Bits$
$$EOM_ERR_P_CNT_LANE[31:0]$  $31$  $0$  $R060ACh$  $$  $RW$  $0h$  $EOM ERR P Count Lower 32 Bits$
$$EOM_POP_N_CNT_LANE[39:32]$  $31$  $24$  $R060B0h$  $$  $RW$  $0h$  $EOM POP N Count Higher 8 Bits$
$$EOM_POP_P_CNT_LANE[39:32]$  $23$  $16$  $R060B0h$  $$  $RW$  $0h$  $EOM POP P Count Higher 8 Bits$
$$EOM_ERR_N_CNT_LANE[39:32]$  $15$  $8$  $R060B0h$  $$  $RW$  $0h$  $EOM ERR N Count Higher 8 Bits$
$$EOM_ERR_P_CNT_LANE[39:32]$  $7$  $0$  $R060B0h$  $$  $RW$  $0h$  $EOM ERR P Count Higher 8 Bits$
$$rxffe_res2_sel_e_g0_lane[3:0]$  $31$  $28$  $R060B4h$  $$  $RW$  $0h$  $RXFFE RES2 Select Even For G0$
$$rxffe_cap2_sel_e_g0_lane[3:0]$  $27$  $24$  $R060B4h$  $$  $RW$  $fh$  $RXFFE CAP2 Select Even For G0$
$$rxffe_res2_sel_o_g0_lane[3:0]$  $23$  $20$  $R060B4h$  $$  $RW$  $0h$  $RXFFE RES2 Select Odd For G0$
$$rxffe_cap2_sel_o_g0_lane[3:0]$  $19$  $16$  $R060B4h$  $$  $RW$  $fh$  $RXFFE CAP2 Select Odd For G0$
$$rxffe_res1_sel_g0_lane[3:0]$  $15$  $12$  $R060B4h$  $$  $RW$  $6h$  $RXFFE RES1 Select Odd For G0$
$$rxffe_cap1_sel_g0_lane[3:0]$  $11$  $8$  $R060B4h$  $$  $RW$  $ch$  $RXFFE CAP1 Select Odd For G0$
$$dfe_res_f567_g0_lane$  $7$  $7$  $R060B4h$  $$  $RW$  $1h$  $RX DFE RES F5/6/7 Save For G0$
$$dfe_res_f8to15_g0_lane$  $6$  $6$  $R060B4h$  $$  $RW$  $0h$  $RX DFE RES F8to15 Save For G0$
$$dfe_res_floating_g0_lane$  $5$  $5$  $R060B4h$  $$  $RW$  $0h$  $RX DFE RES Floating Save For G0$
$$dfe_res_f0_g0_lane[1:0]$  $4$  $3$  $R060B4h$  $$  $RW$  $3h$  $RX DFE RES F0 Save For G0$
$$dfe_res_f1_g0_lane[1:0]$  $2$  $1$  $R060B4h$  $$  $RW$  $3h$  $RX DFE RES F1 Save For G0$
$$dfe_res_f234_g0_lane$  $0$  $0$  $R060B4h$  $$  $RW$  $1h$  $RX DFE RES F2/3/4 Save For G0$
$$rxffe_res2_sel_e_g1_lane[3:0]$  $31$  $28$  $R060B8h$  $$  $RW$  $0h$  $RXFFE RES2 Select Even For G1$
$$rxffe_cap2_sel_e_g1_lane[3:0]$  $27$  $24$  $R060B8h$  $$  $RW$  $fh$  $RXFFE CAP2 Select Even For G1$
$$rxffe_res2_sel_o_g1_lane[3:0]$  $23$  $20$  $R060B8h$  $$  $RW$  $0h$  $RXFFE RES2 Select Odd For G1$
$$rxffe_cap2_sel_o_g1_lane[3:0]$  $19$  $16$  $R060B8h$  $$  $RW$  $fh$  $RXFFE CAP2 Select Odd For G1$
$$rxffe_res1_sel_g1_lane[3:0]$  $15$  $12$  $R060B8h$  $$  $RW$  $6h$  $RXFFE RES1 Select Odd For G1$
$$rxffe_cap1_sel_g1_lane[3:0]$  $11$  $8$  $R060B8h$  $$  $RW$  $ch$  $RXFFE CAP1 Select Odd For G1$
$$dfe_res_f567_g1_lane$  $7$  $7$  $R060B8h$  $$  $RW$  $1h$  $RX DFE RES F5/6/7 Save For G1$
$$dfe_res_f8to15_g1_lane$  $6$  $6$  $R060B8h$  $$  $RW$  $0h$  $RX DFE RES F8to15 Save For G1$
$$dfe_res_floating_g1_lane$  $5$  $5$  $R060B8h$  $$  $RW$  $0h$  $RX DFE RES Floating Save For G1$
$$dfe_res_f0_g1_lane[1:0]$  $4$  $3$  $R060B8h$  $$  $RW$  $3h$  $RX DFE RES F0 Save For G1$
$$dfe_res_f1_g1_lane[1:0]$  $2$  $1$  $R060B8h$  $$  $RW$  $3h$  $RX DFE RES F1 Save For G1$
$$dfe_res_f234_g1_lane$  $0$  $0$  $R060B8h$  $$  $RW$  $1h$  $RX DFE RES F2/3/4 Save For G1$
$$rxffe_res2_sel_e_g2_lane[3:0]$  $31$  $28$  $R060BCh$  $$  $RW$  $0h$  $RXFFE RES2 Select Even For G2$
$$rxffe_cap2_sel_e_g2_lane[3:0]$  $27$  $24$  $R060BCh$  $$  $RW$  $fh$  $RXFFE CAP2 Select Even For G2$
$$rxffe_res2_sel_o_g2_lane[3:0]$  $23$  $20$  $R060BCh$  $$  $RW$  $0h$  $RXFFE RES2 Select Odd For G2$
$$rxffe_cap2_sel_o_g2_lane[3:0]$  $19$  $16$  $R060BCh$  $$  $RW$  $fh$  $RXFFE CAP2 Select Odd For G2$
$$rxffe_res1_sel_g2_lane[3:0]$  $15$  $12$  $R060BCh$  $$  $RW$  $6h$  $RXFFE RES1 Select Odd For G2$
$$rxffe_cap1_sel_g2_lane[3:0]$  $11$  $8$  $R060BCh$  $$  $RW$  $ch$  $RXFFE CAP1 Select Odd For G2$
$$dfe_res_f567_g2_lane$  $7$  $7$  $R060BCh$  $$  $RW$  $1h$  $RX DFE RES F5/6/7 Save For G2$
$$dfe_res_f8to15_g2_lane$  $6$  $6$  $R060BCh$  $$  $RW$  $0h$  $RX DFE RES F8to15 Save For G2$
$$dfe_res_floating_g2_lane$  $5$  $5$  $R060BCh$  $$  $RW$  $0h$  $RX DFE RES Floating Save For G2$
$$dfe_res_f0_g2_lane[1:0]$  $4$  $3$  $R060BCh$  $$  $RW$  $3h$  $RX DFE RES F0 Save For G2$
$$dfe_res_f1_g2_lane[1:0]$  $2$  $1$  $R060BCh$  $$  $RW$  $3h$  $RX DFE RES F1 Save For G2$
$$dfe_res_f234_g2_lane$  $0$  $0$  $R060BCh$  $$  $RW$  $1h$  $RX DFE RES F2/3/4 Save For G2$
$$rxffe_res2_sel_e_g3_lane[3:0]$  $31$  $28$  $R060C0h$  $$  $RW$  $0h$  $RXFFE RES2 Select Even For G3$
$$rxffe_cap2_sel_e_g3_lane[3:0]$  $27$  $24$  $R060C0h$  $$  $RW$  $fh$  $RXFFE CAP2 Select Even For G3$
$$rxffe_res2_sel_o_g3_lane[3:0]$  $23$  $20$  $R060C0h$  $$  $RW$  $0h$  $RXFFE RES2 Select Odd For G3$
$$rxffe_cap2_sel_o_g3_lane[3:0]$  $19$  $16$  $R060C0h$  $$  $RW$  $fh$  $RXFFE CAP2 Select Odd For G3$
$$rxffe_res1_sel_g3_lane[3:0]$  $15$  $12$  $R060C0h$  $$  $RW$  $6h$  $RXFFE RES1 Select Odd For G3$
$$rxffe_cap1_sel_g3_lane[3:0]$  $11$  $8$  $R060C0h$  $$  $RW$  $ch$  $RXFFE CAP1 Select Odd For G3$
$$dfe_res_f567_g3_lane$  $7$  $7$  $R060C0h$  $$  $RW$  $1h$  $RX DFE RES F5/6/7 Save For G3$
$$dfe_res_f8to15_g3_lane$  $6$  $6$  $R060C0h$  $$  $RW$  $0h$  $RX DFE RES F8to15 Save For G3$
$$dfe_res_floating_g3_lane$  $5$  $5$  $R060C0h$  $$  $RW$  $0h$  $RX DFE RES Floating Save For G3$
$$dfe_res_f0_g3_lane[1:0]$  $4$  $3$  $R060C0h$  $$  $RW$  $3h$  $RX DFE RES F0 Save For G3$
$$dfe_res_f1_g3_lane[1:0]$  $2$  $1$  $R060C0h$  $$  $RW$  $3h$  $RX DFE RES F1 Save For G3$
$$dfe_res_f234_g3_lane$  $0$  $0$  $R060C0h$  $$  $RW$  $1h$  $RX DFE RES F2/3/4 Save For G3$
$$rxffe_res2_sel_e_g4_lane[3:0]$  $31$  $28$  $R060C4h$  $$  $RW$  $0h$  $RXFFE RES2 Select Even For G4$
$$rxffe_cap2_sel_e_g4_lane[3:0]$  $27$  $24$  $R060C4h$  $$  $RW$  $fh$  $RXFFE CAP2 Select Even For G4$
$$rxffe_res2_sel_o_g4_lane[3:0]$  $23$  $20$  $R060C4h$  $$  $RW$  $0h$  $RXFFE RES2 Select Odd For G4$
$$rxffe_cap2_sel_o_g4_lane[3:0]$  $19$  $16$  $R060C4h$  $$  $RW$  $fh$  $RXFFE CAP2 Select Odd For G4$
$$rxffe_res1_sel_g4_lane[3:0]$  $15$  $12$  $R060C4h$  $$  $RW$  $6h$  $RXFFE RES1 Select Odd For G4$
$$rxffe_cap1_sel_g4_lane[3:0]$  $11$  $8$  $R060C4h$  $$  $RW$  $ch$  $RXFFE CAP1 Select Odd For G4$
$$dfe_res_f567_g4_lane$  $7$  $7$  $R060C4h$  $$  $RW$  $1h$  $RX DFE RES F5/6/7 Save For G4$
$$dfe_res_f8to15_g4_lane$  $6$  $6$  $R060C4h$  $$  $RW$  $0h$  $RX DFE RES F8to15 Save For G4$
$$dfe_res_floating_g4_lane$  $5$  $5$  $R060C4h$  $$  $RW$  $0h$  $RX DFE RES Floating Save For G4$
$$dfe_res_f0_g4_lane[1:0]$  $4$  $3$  $R060C4h$  $$  $RW$  $3h$  $RX DFE RES F0 Save For G4$
$$dfe_res_f1_g4_lane[1:0]$  $2$  $1$  $R060C4h$  $$  $RW$  $3h$  $RX DFE RES F1 Save For G4$
$$dfe_res_f234_g4_lane$  $0$  $0$  $R060C4h$  $$  $RW$  $1h$  $RX DFE RES F2/3/4 Save For G4$
$$rxffe_cap_save_g3_lane[3:0]$  $31$  $28$  $R060C8h$  $$  $R$  $Vh$  $RXFFE CAP Train Index Save For G3$
$$rxffe_res_save_g3_lane[3:0]$  $27$  $24$  $R060C8h$  $$  $R$  $Vh$  $RXFFE RES Train Index Save For G3$
$$rxffe_cap_save_g2_lane[3:0]$  $23$  $20$  $R060C8h$  $$  $R$  $Vh$  $RXFFE CAP Train Index Save For G2$
$$rxffe_res_save_g2_lane[3:0]$  $19$  $16$  $R060C8h$  $$  $R$  $Vh$  $RXFFE RES Train Index Save For G2$
$$rxffe_cap_save_g1_lane[3:0]$  $15$  $12$  $R060C8h$  $$  $R$  $Vh$  $RXFFE CAP Train Index Save For G1$
$$rxffe_res_save_g1_lane[3:0]$  $11$  $8$  $R060C8h$  $$  $R$  $Vh$  $RXFFE RES Train Index Save For G1$
$$rxffe_cap_save_g0_lane[3:0]$  $7$  $4$  $R060C8h$  $$  $R$  $Vh$  $RXFFE CAP Train Index Save For G0$
$$rxffe_res_save_g0_lane[3:0]$  $3$  $0$  $R060C8h$  $$  $R$  $Vh$  $RXFFE RES Train Index Save For G0$
$$ND$  $31$  $29$  $R060CCh$  $$  $RW$  $0h$  $$
$$tx_train_pass_g4_lane$  $28$  $28$  $R060CCh$  $$  $R$  $Vh$  $TX TRAIN Pass Save For G4$
$$tx_train_pass_g3_lane$  $27$  $27$  $R060CCh$  $$  $R$  $Vh$  $TX TRAIN Pass Save For G3$
$$tx_train_pass_g2_lane$  $26$  $26$  $R060CCh$  $$  $R$  $Vh$  $TX TRAIN Pass Save For G2$
$$tx_train_pass_g1_lane$  $25$  $25$  $R060CCh$  $$  $R$  $Vh$  $TX TRAIN Pass Save For G1$
$$tx_train_pass_g0_lane$  $24$  $24$  $R060CCh$  $$  $R$  $Vh$  $TX TRAIN Pass Save For G0$
$$RX_TRAIN_TIMEOUT_LANE$  $23$  $23$  $R060CCh$  $$  $R$  $Vh$  $Rx Train Timeout Indicator$
$$tx_train_frame_unlock_failed_timeout_int_lane$  $22$  $22$  $R060CCh$  $$  $R$  $Vh$  $TX Train Frame Unlock Failed Indicator$
$$TX_TRAIN_TIMEOUT_LANE$  $21$  $21$  $R060CCh$  $$  $R$  $Vh$  $Tx Train Timeout Indicator$
$$rxffe_force_en_g4_lane$  $20$  $20$  $R060CCh$  $$  $RW$  $0h$  $RXFFE Force Enable For G4$
$$rxffe_force_en_g3_lane$  $19$  $19$  $R060CCh$  $$  $RW$  $0h$  $RXFFE Force Enable For G3$
$$rxffe_force_en_g2_lane$  $18$  $18$  $R060CCh$  $$  $RW$  $0h$  $RXFFE Force Enable For G2$
$$rxffe_force_en_g1_lane$  $17$  $17$  $R060CCh$  $$  $RW$  $0h$  $RXFFE Force Enable For G1$
$$rxffe_force_en_g0_lane$  $16$  $16$  $R060CCh$  $$  $RW$  $0h$  $RXFFE Force Enable For G0$
$$ND$  $15$  $13$  $R060CCh$  $$  $RW$  $0h$  $$
$$rx_train_pass_g4_lane$  $12$  $12$  $R060CCh$  $$  $R$  $Vh$  $RX TRAIN Pass Save For G4$
$$rx_train_pass_g3_lane$  $11$  $11$  $R060CCh$  $$  $R$  $Vh$  $RX TRAIN Pass Save For G3$
$$rx_train_pass_g2_lane$  $10$  $10$  $R060CCh$  $$  $R$  $Vh$  $RX TRAIN Pass Save For G2$
$$rx_train_pass_g1_lane$  $9$  $9$  $R060CCh$  $$  $R$  $Vh$  $RX TRAIN Pass Save For G1$
$$rx_train_pass_g0_lane$  $8$  $8$  $R060CCh$  $$  $R$  $Vh$  $RX TRAIN Pass Save For G0$
$$rxffe_cap_save_g4_lane[3:0]$  $7$  $4$  $R060CCh$  $$  $R$  $Vh$  $RXFFE CAP Train Index Save For G4$
$$rxffe_res_save_g4_lane[3:0]$  $3$  $0$  $R060CCh$  $$  $R$  $Vh$  $RXFFE RES Train Index Save For G4$
$$txffe_em_peak_ctrl_g1_lane[3:0]$  $31$  $28$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Peak Select For G1$
$$txffe_em_pre_ctrl_g1_lane[3:0]$  $27$  $24$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Select For G1$
$$txffe_em_po_ctrl_g1_lane[3:0]$  $23$  $20$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Select For G1$
$$txffe_em_peak_en_g1_lane$  $19$  $19$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Peak Enable For G1$
$$txffe_em_pre_en_g1_lane$  $18$  $18$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Enable For G1$
$$txffe_em_po_en_g1_lane$  $17$  $17$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Enable For G1$
$$txffe_force_en_g1_lane$  $16$  $16$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Force Enable For G1$
$$txffe_em_peak_ctrl_g0_lane[3:0]$  $15$  $12$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Peak Select For G0$
$$txffe_em_pre_ctrl_g0_lane[3:0]$  $11$  $8$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Select For G0$
$$txffe_em_po_ctrl_g0_lane[3:0]$  $7$  $4$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Select For G0$
$$txffe_em_peak_en_g0_lane$  $3$  $3$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Peak Enable For G0$
$$txffe_em_pre_en_g0_lane$  $2$  $2$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Enable For G0$
$$txffe_em_po_en_g0_lane$  $1$  $1$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Enable For G0$
$$txffe_force_en_g0_lane$  $0$  $0$  $R060D0h$  $$  $RW$  $0h$  $TXFFE Force Enable For G0$
$$txffe_em_peak_ctrl_g3_lane[3:0]$  $31$  $28$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Peak Select For G3$
$$txffe_em_pre_ctrl_g3_lane[3:0]$  $27$  $24$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Select For G3$
$$txffe_em_po_ctrl_g3_lane[3:0]$  $23$  $20$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Select For G3$
$$txffe_em_peak_en_g3_lane$  $19$  $19$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Peak Enable For G3$
$$txffe_em_pre_en_g3_lane$  $18$  $18$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Enable For G3$
$$txffe_em_po_en_g3_lane$  $17$  $17$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Enable For G3$
$$txffe_force_en_g3_lane$  $16$  $16$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Force Enable For G3$
$$txffe_em_peak_ctrl_g2_lane[3:0]$  $15$  $12$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Peak Select For G2$
$$txffe_em_pre_ctrl_g2_lane[3:0]$  $11$  $8$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Select For G2$
$$txffe_em_po_ctrl_g2_lane[3:0]$  $7$  $4$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Select For G2$
$$txffe_em_peak_en_g2_lane$  $3$  $3$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Peak Enable For G2$
$$txffe_em_pre_en_g2_lane$  $2$  $2$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Enable For G2$
$$txffe_em_po_en_g2_lane$  $1$  $1$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Enable For G2$
$$txffe_force_en_g2_lane$  $0$  $0$  $R060D4h$  $$  $RW$  $0h$  $TXFFE Force Enable For G2$
$$ND$  $31$  $31$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R060D8h$  $$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R060D8h$  $$  $RW$  $0h$  $$
$$txffe_cmd_if_on_g4_lane$  $20$  $20$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Command Interface Data On For G4$
$$txffe_cmd_if_on_g3_lane$  $19$  $19$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Command Interface Data On For G3$
$$txffe_cmd_if_on_g2_lane$  $18$  $18$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Command Interface Data On For G2$
$$txffe_cmd_if_on_g1_lane$  $17$  $17$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Command Interface Data On For G1$
$$txffe_cmd_if_on_g0_lane$  $16$  $16$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Command Interface Data On For G0$
$$txffe_em_peak_ctrl_g4_lane[3:0]$  $15$  $12$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Peak Select For G4$
$$txffe_em_pre_ctrl_g4_lane[3:0]$  $11$  $8$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Select For G4$
$$txffe_em_po_ctrl_g4_lane[3:0]$  $7$  $4$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Select For G4$
$$txffe_em_peak_en_g4_lane$  $3$  $3$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Peak Enable For G4$
$$txffe_em_pre_en_g4_lane$  $2$  $2$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Pre Emphasis Enable For G4$
$$txffe_em_po_en_g4_lane$  $1$  $1$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Post Emphasis Enable For G4$
$$txffe_force_en_g4_lane$  $0$  $0$  $R060D8h$  $$  $RW$  $0h$  $TXFFE Force Enable For G4$
$$EOM_POP_N_CNT_LANE[31:0]$  $31$  $0$  $R060DCh$  $$  $RW$  $0h$  $EOM POP N Count Lower 32 Bits$
$$EOM_ERR_N_CNT_LANE[31:0]$  $31$  $0$  $R060E0h$  $$  $RW$  $0h$  $EOM ERR N Count Lower 32 Bits$
$$ND$  $31$  $24$  $R060E4h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060E4h$  $$  $RW$  $0h$  $$
$$align90_dummy_clk_g0_lane$  $22$  $22$  $R060E4h$  $$  $RW$  $0h$  $Align90_dm Train Save For G0$
$$align90_dac_g0_lane[5:0]$  $21$  $16$  $R060E4h$  $$  $RW$  $0h$  $Align90_dac Train Save For G0$
$$ND$  $15$  $15$  $R060E4h$  $$  $RW$  $0h$  $$
$$align90_gm_g0_lane[2:0]$  $14$  $12$  $R060E4h$  $$  $RW$  $0h$  $Align90_gm Train Save For G0$
$$ND$  $11$  $8$  $R060E4h$  $$  $RW$  $0h$  $$
$$align90_ref_g0_lane[7:0]$  $7$  $0$  $R060E4h$  $$  $RW$  $0h$  $Align90_Ref Train Save For G0$
$$ND$  $31$  $24$  $R060E8h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060E8h$  $$  $RW$  $0h$  $$
$$align90_dummy_clk_g1_lane$  $22$  $22$  $R060E8h$  $$  $RW$  $0h$  $Align90_dm Train Save For G1$
$$align90_dac_g1_lane[5:0]$  $21$  $16$  $R060E8h$  $$  $RW$  $0h$  $Align90_dac Train Save For G1$
$$ND$  $15$  $15$  $R060E8h$  $$  $RW$  $0h$  $$
$$align90_gm_g1_lane[2:0]$  $14$  $12$  $R060E8h$  $$  $RW$  $0h$  $Align90_gm Train Save For G1$
$$ND$  $11$  $8$  $R060E8h$  $$  $RW$  $0h$  $$
$$align90_ref_g1_lane[7:0]$  $7$  $0$  $R060E8h$  $$  $RW$  $0h$  $Align90_Ref Train Save For G1$
$$ND$  $31$  $24$  $R060ECh$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060ECh$  $$  $RW$  $0h$  $$
$$align90_dummy_clk_g2_lane$  $22$  $22$  $R060ECh$  $$  $RW$  $0h$  $Align90_dm Train Save For G2$
$$align90_dac_g2_lane[5:0]$  $21$  $16$  $R060ECh$  $$  $RW$  $0h$  $Align90_dac Train Save For G2$
$$ND$  $15$  $15$  $R060ECh$  $$  $RW$  $0h$  $$
$$align90_gm_g2_lane[2:0]$  $14$  $12$  $R060ECh$  $$  $RW$  $0h$  $Align90_gm Train Save For G2$
$$ND$  $11$  $8$  $R060ECh$  $$  $RW$  $0h$  $$
$$align90_ref_g2_lane[7:0]$  $7$  $0$  $R060ECh$  $$  $RW$  $0h$  $Align90_Ref Train Save For G2$
$$ND$  $31$  $24$  $R060F0h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060F0h$  $$  $RW$  $0h$  $$
$$align90_dummy_clk_g3_lane$  $22$  $22$  $R060F0h$  $$  $RW$  $0h$  $Align90_dm Train Save For G3$
$$align90_dac_g3_lane[5:0]$  $21$  $16$  $R060F0h$  $$  $RW$  $0h$  $Align90_dac Train Save For G3$
$$ND$  $15$  $15$  $R060F0h$  $$  $RW$  $0h$  $$
$$align90_gm_g3_lane[2:0]$  $14$  $12$  $R060F0h$  $$  $RW$  $0h$  $Align90_gm Train Save For G3$
$$ND$  $11$  $8$  $R060F0h$  $$  $RW$  $0h$  $$
$$align90_ref_g3_lane[7:0]$  $7$  $0$  $R060F0h$  $$  $RW$  $0h$  $Align90_Ref Train Save For G3$
$$ND$  $31$  $24$  $R060F4h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R060F4h$  $$  $RW$  $0h$  $$
$$align90_dummy_clk_g4_lane$  $22$  $22$  $R060F4h$  $$  $RW$  $0h$  $Align90_dm Train Save For G4$
$$align90_dac_g4_lane[5:0]$  $21$  $16$  $R060F4h$  $$  $RW$  $0h$  $Align90_dac Train Save For G4$
$$ND$  $15$  $15$  $R060F4h$  $$  $RW$  $0h$  $$
$$align90_gm_g4_lane[2:0]$  $14$  $12$  $R060F4h$  $$  $RW$  $0h$  $Align90_gm Train Save For G4$
$$ND$  $11$  $8$  $R060F4h$  $$  $RW$  $0h$  $$
$$align90_ref_g4_lane[7:0]$  $7$  $0$  $R060F4h$  $Calibration Control Lane 5$  $RW$  $0h$  $Align90_Ref Train Save For G4$
$$ND$  $31$  $24$  $R060F8h$  $Calibration Control Lane 5$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R060F8h$  $Calibration Control Lane 5$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_lane[15:0]$  $15$  $0$  $R060F8h$  $$  $RW$  $0h$  $RING PLL Speed Threshold[11:0].$
$$ND$  $31$  $8$  $R060FCh$  $$  $RW$  $0h$  $$
$$end_xdat_lane[7:0]$  $7$  $0$  $R060FCh$  $DFE TAP 2C READBACK$  $RW$  $aah$  $End Of XDATA Lane For Firmware Only$
$$cds_f0_s_n_e_lane[7:0]$  $31$  $24$  $R06100h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f0_s_p_e_lane[7:0]$  $23$  $16$  $R06100h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f0_d_n_e_lane[7:0]$  $15$  $8$  $R06100h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f0_d_p_e_lane[7:0]$  $7$  $0$  $R06100h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f2_s_n_e_lane[7:0]$  $31$  $24$  $R06104h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f2_s_p_e_lane[7:0]$  $23$  $16$  $R06104h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f2_d_n_e_lane[7:0]$  $15$  $8$  $R06104h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f2_d_p_e_lane[7:0]$  $7$  $0$  $R06104h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f3_s_n_e_lane[7:0]$  $31$  $24$  $R06108h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f3_s_p_e_lane[7:0]$  $23$  $16$  $R06108h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f3_d_n_e_lane[7:0]$  $15$  $8$  $R06108h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f3_d_p_e_lane[7:0]$  $7$  $0$  $R06108h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f6_e_lane[7:0]$  $31$  $24$  $R0610Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f5_e_lane[7:0]$  $23$  $16$  $R0610Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f4_e_lane[7:0]$  $15$  $8$  $R0610Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f1_e_lane[7:0]$  $7$  $0$  $R0610Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f10_e_lane[7:0]$  $31$  $24$  $R06110h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f9_e_lane[7:0]$  $23$  $16$  $R06110h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f8_e_lane[7:0]$  $15$  $8$  $R06110h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f7_e_lane[7:0]$  $7$  $0$  $R06110h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f14_e_lane[7:0]$  $31$  $24$  $R06114h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f13_e_lane[7:0]$  $23$  $16$  $R06114h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f12_e_lane[7:0]$  $15$  $8$  $R06114h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f11_e_lane[7:0]$  $7$  $0$  $R06114h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff2_e_lane[7:0]$  $31$  $24$  $R06118h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff1_e_lane[7:0]$  $23$  $16$  $R06118h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff0_e_lane[7:0]$  $15$  $8$  $R06118h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f15_e_lane[7:0]$  $7$  $0$  $R06118h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_dummy_e_lane[7:0]$  $31$  $24$  $R0611Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff5_e_lane[7:0]$  $23$  $16$  $R0611Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff4_e_lane[7:0]$  $15$  $8$  $R0611Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff3_e_lane[7:0]$  $7$  $0$  $R0611Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f0_s_n_o_lane[7:0]$  $31$  $24$  $R06120h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f0_s_p_o_lane[7:0]$  $23$  $16$  $R06120h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f0_d_n_o_lane[7:0]$  $15$  $8$  $R06120h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f0_d_p_o_lane[7:0]$  $7$  $0$  $R06120h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f2_s_n_o_lane[7:0]$  $31$  $24$  $R06124h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f2_s_p_o_lane[7:0]$  $23$  $16$  $R06124h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f2_d_n_o_lane[7:0]$  $15$  $8$  $R06124h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f2_d_p_o_lane[7:0]$  $7$  $0$  $R06124h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f3_s_n_o_lane[7:0]$  $31$  $24$  $R06128h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f3_s_p_o_lane[7:0]$  $23$  $16$  $R06128h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f3_d_n_o_lane[7:0]$  $15$  $8$  $R06128h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f3_d_p_o_lane[7:0]$  $7$  $0$  $R06128h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f6_o_lane[7:0]$  $31$  $24$  $R0612Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f5_o_lane[7:0]$  $23$  $16$  $R0612Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f4_o_lane[7:0]$  $15$  $8$  $R0612Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f1_o_lane[7:0]$  $7$  $0$  $R0612Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f10_o_lane[7:0]$  $31$  $24$  $R06130h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f9_o_lane[7:0]$  $23$  $16$  $R06130h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f8_o_lane[7:0]$  $15$  $8$  $R06130h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f7_o_lane[7:0]$  $7$  $0$  $R06130h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f14_o_lane[7:0]$  $31$  $24$  $R06134h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f13_o_lane[7:0]$  $23$  $16$  $R06134h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f12_o_lane[7:0]$  $15$  $8$  $R06134h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f11_o_lane[7:0]$  $7$  $0$  $R06134h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff2_o_lane[7:0]$  $31$  $24$  $R06138h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff1_o_lane[7:0]$  $23$  $16$  $R06138h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff0_o_lane[7:0]$  $15$  $8$  $R06138h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_f15_o_lane[7:0]$  $7$  $0$  $R06138h$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_dummy_o_lane[7:0]$  $31$  $24$  $R0613Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff5_o_lane[7:0]$  $23$  $16$  $R0613Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff4_o_lane[7:0]$  $15$  $8$  $R0613Ch$  $DFE TAP 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_ff3_o_lane[7:0]$  $7$  $0$  $R0613Ch$  $DFE DC 2C READBACK$  $R$  $Vh$  $DFE Tap Read Back In 2's Compliment Format.$
$$cds_dc_s_n_e_lane[7:0]$  $31$  $24$  $R06140h$  $DFE DC 2C READBACK$  $R$  $Vh$  $DC Read Back In 2's Compliment Format.$
$$cds_dc_s_p_e_lane[7:0]$  $23$  $16$  $R06140h$  $DFE DC 2C READBACK$  $R$  $Vh$  $DC Read Back In 2's Compliment Format.$
$$cds_dc_d_n_e_lane[7:0]$  $15$  $8$  $R06140h$  $DFE DC 2C READBACK$  $R$  $Vh$  $DC Read Back In 2's Compliment Format.$
$$cds_dc_d_p_e_lane[7:0]$  $7$  $0$  $R06140h$  $DFE DC 2C READBACK$  $R$  $Vh$  $DC Read Back In 2's Compliment Format.$
$$cds_dc_s_n_o_lane[7:0]$  $31$  $24$  $R06144h$  $DFE DC 2C READBACK$  $R$  $Vh$  $DC Read Back In 2's Compliment Format.$
$$cds_dc_s_p_o_lane[7:0]$  $23$  $16$  $R06144h$  $DFE DC 2C READBACK$  $R$  $Vh$  $DC Read Back In 2's Compliment Format.$
$$cds_dc_d_n_o_lane[7:0]$  $15$  $8$  $R06144h$  $DFE DC 2C READBACK$  $R$  $Vh$  $DC Read Back In 2's Compliment Format.$
$$cds_dc_d_p_o_lane[7:0]$  $7$  $0$  $R06144h$  $$  $R$  $Vh$  $DC Read Back In 2's Compliment Format.$
$$cds_f0a_s_n_e_lane[7:0]$  $31$  $24$  $R06148h$  $$  $R$  $Vh$  $TBD$
$$cds_f0a_s_p_e_lane[7:0]$  $23$  $16$  $R06148h$  $$  $R$  $Vh$  $TBD$
$$cds_f0a_d_n_e_lane[7:0]$  $15$  $8$  $R06148h$  $$  $R$  $Vh$  $TBD$
$$cds_f0a_d_p_e_lane[7:0]$  $7$  $0$  $R06148h$  $$  $R$  $Vh$  $TBD$
$$cds_f0a_s_n_o_lane[7:0]$  $31$  $24$  $R0614Ch$  $$  $R$  $Vh$  $TBD$
$$cds_f0a_s_p_o_lane[7:0]$  $23$  $16$  $R0614Ch$  $$  $R$  $Vh$  $TBD$
$$cds_f0a_d_n_o_lane[7:0]$  $15$  $8$  $R0614Ch$  $$  $R$  $Vh$  $TBD$
$$cds_f0a_d_p_o_lane[7:0]$  $7$  $0$  $R0614Ch$  $$  $R$  $Vh$  $TBD$
$$cds_f0b_s_n_e_lane[7:0]$  $31$  $24$  $R06150h$  $$  $R$  $Vh$  $TBD$
$$cds_f0b_s_p_e_lane[7:0]$  $23$  $16$  $R06150h$  $$  $R$  $Vh$  $TBD$
$$cds_f0b_d_n_e_lane[7:0]$  $15$  $8$  $R06150h$  $$  $R$  $Vh$  $TBD$
$$cds_f0b_d_p_e_lane[7:0]$  $7$  $0$  $R06150h$  $$  $R$  $Vh$  $TBD$
$$cds_f0b_s_n_o_lane[7:0]$  $31$  $24$  $R06154h$  $$  $R$  $Vh$  $TBD$
$$cds_f0b_s_p_o_lane[7:0]$  $23$  $16$  $R06154h$  $$  $R$  $Vh$  $TBD$
$$cds_f0b_d_n_o_lane[7:0]$  $15$  $8$  $R06154h$  $$  $R$  $Vh$  $TBD$
$$cds_f0b_d_p_o_lane[7:0]$  $7$  $0$  $R06154h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_s_n_e_lane[7:0]$  $31$  $24$  $R06158h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_s_p_e_lane[7:0]$  $23$  $16$  $R06158h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_d_n_e_lane[7:0]$  $15$  $8$  $R06158h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_d_p_e_lane[7:0]$  $7$  $0$  $R06158h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_s_n_o_lane[7:0]$  $31$  $24$  $R0615Ch$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_s_p_o_lane[7:0]$  $23$  $16$  $R0615Ch$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_d_n_o_lane[7:0]$  $15$  $8$  $R0615Ch$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_d_p_o_lane[7:0]$  $7$  $0$  $R0615Ch$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_left_s_n_e_lane[7:0]$  $31$  $24$  $R06160h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_left_s_p_e_lane[7:0]$  $23$  $16$  $R06160h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_left_d_n_e_lane[7:0]$  $15$  $8$  $R06160h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_left_d_p_e_lane[7:0]$  $7$  $0$  $R06160h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_left_s_n_o_lane[7:0]$  $31$  $24$  $R06164h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_left_s_p_o_lane[7:0]$  $23$  $16$  $R06164h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_left_d_n_o_lane[7:0]$  $15$  $8$  $R06164h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_left_d_p_o_lane[7:0]$  $7$  $0$  $R06164h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_right_s_n_e_lane[7:0]$  $31$  $24$  $R06168h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_right_s_p_e_lane[7:0]$  $23$  $16$  $R06168h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_right_d_n_e_lane[7:0]$  $15$  $8$  $R06168h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_right_d_p_e_lane[7:0]$  $7$  $0$  $R06168h$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_right_s_n_o_lane[7:0]$  $31$  $24$  $R0616Ch$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_right_s_p_o_lane[7:0]$  $23$  $16$  $R0616Ch$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_right_d_n_o_lane[7:0]$  $15$  $8$  $R0616Ch$  $$  $R$  $Vh$  $TBD$
$$cds_f0d_right_d_p_o_lane[7:0]$  $7$  $0$  $R0616Ch$  $$  $R$  $Vh$  $TBD$
$$ND$  $31$  $24$  $R06170h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R06170h$  $$  $RW$  $0h$  $$
$$cds_f0a_saturate_lane[7:0]$  $15$  $8$  $R06170h$  $$  $R$  $Vh$  $TBD$
$$cds_eye_check_pass_lane[7:0]$  $7$  $0$  $R06170h$  $$  $R$  $Vh$  $TBD$
$$ND$  $31$  $24$  $R06174h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R06174h$  $$  $RW$  $0h$  $$
$$cds_tb_lane[15:0]$  $15$  $0$  $R06174h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $27$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$tx_speed_div_g0_lane[2:0]$  $26$  $24$  $R06304h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $17$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g0_lane$  $16$  $16$  $R06304h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g0_lane$  $8$  $8$  $R06304h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g0_lane[3:0]$  $3$  $0$  $R06304h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_pipe_sel_g0_lane$  $24$  $24$  $R06308h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_g0_lane$  $16$  $16$  $R06308h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $11$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_data_g0_lane[2:0]$  $10$  $8$  $R06308h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $3$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_g0_lane[2:0]$  $2$  $0$  $R06308h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $28$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_ctrl_g0_lane[3:0]$  $27$  $24$  $R0630Ch$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $23$  $17$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_en_g0_lane$  $16$  $16$  $R0630Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_ctrl_g0_lane[3:0]$  $11$  $8$  $R0630Ch$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $7$  $1$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_en_g0_lane$  $0$  $0$  $R0630Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R06310h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g0_lane[1:0]$  $25$  $24$  $R06310h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R06310h$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g0_lane[1:0]$  $17$  $16$  $R06310h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $10$  $R06310h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g0_lane[1:0]$  $9$  $8$  $R06310h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R06310h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g0_lane[1:0]$  $1$  $0$  $R06310h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06314h$  $TBD$  $RW$  $0h$  $$
$$packet_sync_dis_g0_lane$  $24$  $24$  $R06314h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06314h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g0_lane$  $16$  $16$  $R06314h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R06314h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g0_lane[8]$  $8$  $8$  $R06314h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g0_lane[7:0]$  $7$  $0$  $R06314h$  $TBD$  $RW$  $88h$  $TBD$
$$ND$  $31$  $25$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g0_lane$  $24$  $24$  $R06318h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g0_lane$  $16$  $16$  $R06318h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g0_lane[3:0]$  $11$  $8$  $R06318h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$sync_det_dis_g0_lane$  $0$  $0$  $R06318h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g0_lane[1:0]$  $25$  $24$  $R0631Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $20$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_g0_lane[3:0]$  $19$  $16$  $R0631Ch$  $TBD$  $RW$  $8h$  $TBD$
$$ND$  $15$  $11$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g0_lane[2:0]$  $10$  $8$  $R0631Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $3$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g0_lane[2:0]$  $2$  $0$  $R0631Ch$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $27$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_g0_lane[2:0]$  $26$  $24$  $R06320h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$align90_8g_en_g0_lane$  $16$  $16$  $R06320h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $11$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g0_lane[2:0]$  $10$  $8$  $R06320h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $3$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g0_lane[2:0]$  $2$  $0$  $R06320h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $27$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$rx_selmuff_g0_lane[2:0]$  $26$  $24$  $R06324h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $19$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$rx_selmufi_g0_lane[2:0]$  $18$  $16$  $R06324h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $15$  $11$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_data_g0_lane[2:0]$  $10$  $8$  $R06324h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $7$  $1$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_half_g0_lane$  $0$  $0$  $R06324h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_div1p5_en_g0_lane$  $24$  $24$  $R06328h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_ctrl_g0_lane[1:0]$  $17$  $16$  $R06328h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $12$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupf_g0_lane[3:0]$  $11$  $8$  $R06328h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $4$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupi_g0_lane[3:0]$  $3$  $0$  $R06328h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_foffset_extra_m_g0_lane[7:0]$  $31$  $24$  $R0632Ch$  $TBD$  $RW$  $ah$  $TBD$
$$ND$  $23$  $18$  $R0632Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g0_lane[1:0]$  $17$  $16$  $R0632Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $9$  $R0632Ch$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_fix_div_en_g0_lane$  $8$  $8$  $R0632Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_rxclk_25m_div_g0_lane[7:0]$  $7$  $0$  $R0632Ch$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $31$  $25$  $R06330h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_e_g0_lane$  $24$  $24$  $R06330h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R06330h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g0_lane[9:8]$  $17$  $16$  $R06330h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g0_lane[7:0]$  $15$  $8$  $R06330h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $6$  $R06330h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g0_lane[13:8]$  $5$  $0$  $R06330h$  $TBD$  $RW$  $15h$  $TBD$
$$ND$  $31$  $25$  $R06334h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_o_g0_lane$  $24$  $24$  $R06334h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06334h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_e_g0_lane$  $16$  $16$  $R06334h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R06334h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_e_g0_lane$  $8$  $8$  $R06334h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06334h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_e_g0_lane$  $0$  $0$  $R06334h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g0_lane$  $24$  $24$  $R06338h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_o_g0_lane$  $16$  $16$  $R06338h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_o_g0_lane$  $8$  $8$  $R06338h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_o_g0_lane$  $0$  $0$  $R06338h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R0633Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_s_g0_lane$  $24$  $24$  $R0633Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0633Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_d_g0_lane$  $16$  $16$  $R0633Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0633Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_s_g0_lane$  $8$  $8$  $R0633Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R0633Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_d_g0_lane$  $0$  $0$  $R0633Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R06340h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_s_force_g0_lane$  $24$  $24$  $R06340h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06340h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_d_force_g0_lane$  $16$  $16$  $R06340h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06340h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_s_force_g0_lane$  $8$  $8$  $R06340h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06340h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_d_force_g0_lane$  $0$  $0$  $R06340h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $28$  $R06344h$  $TBD$  $RW$  $0h$  $$
$$ffe_data_rate_g0_lane[3:0]$  $27$  $24$  $R06344h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $18$  $R06344h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g0_lane[1:0]$  $17$  $16$  $R06344h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R06344h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g0_lane$  $8$  $8$  $R06344h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06344h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g0_lane$  $0$  $0$  $R06344h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $16$  $R06348h$  $TBD$  $RW$  $0h$  $$
$$rxdll_temp_b_g0_lane[7:0]$  $15$  $8$  $R06348h$  $TBD$  $RW$  $a0h$  $TBD$
$$rxdll_temp_a_g0_lane[7:0]$  $7$  $0$  $R06348h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $31$  $27$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$tx_speed_div_g1_lane[2:0]$  $26$  $24$  $R06354h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $17$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g1_lane$  $16$  $16$  $R06354h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g1_lane$  $8$  $8$  $R06354h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g1_lane[3:0]$  $3$  $0$  $R06354h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_pipe_sel_g1_lane$  $24$  $24$  $R06358h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_g1_lane$  $16$  $16$  $R06358h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $11$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_data_g1_lane[2:0]$  $10$  $8$  $R06358h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $3$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_g1_lane[2:0]$  $2$  $0$  $R06358h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $28$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_ctrl_g1_lane[3:0]$  $27$  $24$  $R0635Ch$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $23$  $17$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_en_g1_lane$  $16$  $16$  $R0635Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_ctrl_g1_lane[3:0]$  $11$  $8$  $R0635Ch$  $TBD$  $RW$  $bh$  $TBD$
$$ND$  $7$  $1$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_en_g1_lane$  $0$  $0$  $R0635Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R06360h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g1_lane[1:0]$  $25$  $24$  $R06360h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R06360h$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g1_lane[1:0]$  $17$  $16$  $R06360h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R06360h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g1_lane[1:0]$  $9$  $8$  $R06360h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $2$  $R06360h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g1_lane[1:0]$  $1$  $0$  $R06360h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R06364h$  $TBD$  $RW$  $0h$  $$
$$packet_sync_dis_g1_lane$  $24$  $24$  $R06364h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06364h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g1_lane$  $16$  $16$  $R06364h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R06364h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g1_lane[8]$  $8$  $8$  $R06364h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g1_lane[7:0]$  $7$  $0$  $R06364h$  $TBD$  $RW$  $88h$  $TBD$
$$ND$  $31$  $25$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g1_lane$  $24$  $24$  $R06368h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g1_lane$  $16$  $16$  $R06368h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g1_lane[3:0]$  $11$  $8$  $R06368h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $1$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$sync_det_dis_g1_lane$  $0$  $0$  $R06368h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g1_lane[1:0]$  $25$  $24$  $R0636Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_g1_lane[3:0]$  $19$  $16$  $R0636Ch$  $TBD$  $RW$  $bh$  $TBD$
$$ND$  $15$  $11$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g1_lane[2:0]$  $10$  $8$  $R0636Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $3$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g1_lane[2:0]$  $2$  $0$  $R0636Ch$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $31$  $27$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_g1_lane[2:0]$  $26$  $24$  $R06370h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $17$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$align90_8g_en_g1_lane$  $16$  $16$  $R06370h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $11$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g1_lane[2:0]$  $10$  $8$  $R06370h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $7$  $3$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g1_lane[2:0]$  $2$  $0$  $R06370h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $31$  $27$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$rx_selmuff_g1_lane[2:0]$  $26$  $24$  $R06374h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $19$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$rx_selmufi_g1_lane[2:0]$  $18$  $16$  $R06374h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $15$  $11$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_data_g1_lane[2:0]$  $10$  $8$  $R06374h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $7$  $1$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_half_g1_lane$  $0$  $0$  $R06374h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_div1p5_en_g1_lane$  $24$  $24$  $R06378h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_ctrl_g1_lane[1:0]$  $17$  $16$  $R06378h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupf_g1_lane[3:0]$  $11$  $8$  $R06378h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $4$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupi_g1_lane[3:0]$  $3$  $0$  $R06378h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_foffset_extra_m_g1_lane[7:0]$  $31$  $24$  $R0637Ch$  $TBD$  $RW$  $4dh$  $TBD$
$$ND$  $23$  $18$  $R0637Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g1_lane[1:0]$  $17$  $16$  $R0637Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $9$  $R0637Ch$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_fix_div_en_g1_lane$  $8$  $8$  $R0637Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_rxclk_25m_div_g1_lane[7:0]$  $7$  $0$  $R0637Ch$  $TBD$  $RW$  $7dh$  $TBD$
$$ND$  $31$  $25$  $R06380h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_e_g1_lane$  $24$  $24$  $R06380h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R06380h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g1_lane[9:8]$  $17$  $16$  $R06380h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g1_lane[7:0]$  $15$  $8$  $R06380h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $6$  $R06380h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g1_lane[13:8]$  $5$  $0$  $R06380h$  $TBD$  $RW$  $1ah$  $TBD$
$$ND$  $31$  $25$  $R06384h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_o_g1_lane$  $24$  $24$  $R06384h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06384h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_e_g1_lane$  $16$  $16$  $R06384h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R06384h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_e_g1_lane$  $8$  $8$  $R06384h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06384h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_e_g1_lane$  $0$  $0$  $R06384h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g1_lane$  $24$  $24$  $R06388h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_o_g1_lane$  $16$  $16$  $R06388h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_o_g1_lane$  $8$  $8$  $R06388h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_o_g1_lane$  $0$  $0$  $R06388h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R0638Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_s_g1_lane$  $24$  $24$  $R0638Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0638Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_d_g1_lane$  $16$  $16$  $R0638Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0638Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_s_g1_lane$  $8$  $8$  $R0638Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R0638Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_d_g1_lane$  $0$  $0$  $R0638Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R06390h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_s_force_g1_lane$  $24$  $24$  $R06390h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06390h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_d_force_g1_lane$  $16$  $16$  $R06390h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06390h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_s_force_g1_lane$  $8$  $8$  $R06390h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06390h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_d_force_g1_lane$  $0$  $0$  $R06390h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $28$  $R06394h$  $TBD$  $RW$  $0h$  $$
$$ffe_data_rate_g1_lane[3:0]$  $27$  $24$  $R06394h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $18$  $R06394h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g1_lane[1:0]$  $17$  $16$  $R06394h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R06394h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g1_lane$  $8$  $8$  $R06394h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06394h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g1_lane$  $0$  $0$  $R06394h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $16$  $R06398h$  $TBD$  $RW$  $0h$  $$
$$rxdll_temp_b_g1_lane[7:0]$  $15$  $8$  $R06398h$  $TBD$  $RW$  $a0h$  $TBD$
$$rxdll_temp_a_g1_lane[7:0]$  $7$  $0$  $R06398h$  $TBD$  $RW$  $21h$  $TBD$
$$ND$  $31$  $27$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$tx_speed_div_g2_lane[2:0]$  $26$  $24$  $R063A4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $17$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g2_lane$  $16$  $16$  $R063A4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g2_lane$  $8$  $8$  $R063A4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g2_lane[3:0]$  $3$  $0$  $R063A4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_pipe_sel_g2_lane$  $24$  $24$  $R063A8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_g2_lane$  $16$  $16$  $R063A8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $11$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_data_g2_lane[2:0]$  $10$  $8$  $R063A8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $3$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_g2_lane[2:0]$  $2$  $0$  $R063A8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $28$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_ctrl_g2_lane[3:0]$  $27$  $24$  $R063ACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_en_g2_lane$  $16$  $16$  $R063ACh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_ctrl_g2_lane[3:0]$  $11$  $8$  $R063ACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_en_g2_lane$  $0$  $0$  $R063ACh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R063B0h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g2_lane[1:0]$  $25$  $24$  $R063B0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R063B0h$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g2_lane[1:0]$  $17$  $16$  $R063B0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R063B0h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g2_lane[1:0]$  $9$  $8$  $R063B0h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $2$  $R063B0h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g2_lane[1:0]$  $1$  $0$  $R063B0h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R063B4h$  $TBD$  $RW$  $0h$  $$
$$packet_sync_dis_g2_lane$  $24$  $24$  $R063B4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063B4h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g2_lane$  $16$  $16$  $R063B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R063B4h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g2_lane[8]$  $8$  $8$  $R063B4h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g2_lane[7:0]$  $7$  $0$  $R063B4h$  $TBD$  $RW$  $88h$  $TBD$
$$ND$  $31$  $25$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g2_lane$  $24$  $24$  $R063B8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g2_lane$  $16$  $16$  $R063B8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g2_lane[3:0]$  $11$  $8$  $R063B8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$sync_det_dis_g2_lane$  $0$  $0$  $R063B8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$intpr_g2_lane[1:0]$  $25$  $24$  $R063BCh$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $20$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$intpi_g2_lane[3:0]$  $19$  $16$  $R063BCh$  $TBD$  $RW$  $8h$  $TBD$
$$ND$  $15$  $11$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g2_lane[2:0]$  $10$  $8$  $R063BCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $3$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g2_lane[2:0]$  $2$  $0$  $R063BCh$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $31$  $27$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_g2_lane[2:0]$  $26$  $24$  $R063C0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$align90_8g_en_g2_lane$  $16$  $16$  $R063C0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $11$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g2_lane[2:0]$  $10$  $8$  $R063C0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $3$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g2_lane[2:0]$  $2$  $0$  $R063C0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $27$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$rx_selmuff_g2_lane[2:0]$  $26$  $24$  $R063C4h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $19$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$rx_selmufi_g2_lane[2:0]$  $18$  $16$  $R063C4h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $15$  $11$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_data_g2_lane[2:0]$  $10$  $8$  $R063C4h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $7$  $1$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_half_g2_lane$  $0$  $0$  $R063C4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_div1p5_en_g2_lane$  $24$  $24$  $R063C8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_ctrl_g2_lane[1:0]$  $17$  $16$  $R063C8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupf_g2_lane[3:0]$  $11$  $8$  $R063C8h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $4$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupi_g2_lane[3:0]$  $3$  $0$  $R063C8h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_foffset_extra_m_g2_lane[7:0]$  $31$  $24$  $R063CCh$  $TBD$  $RW$  $b3h$  $TBD$
$$ND$  $23$  $18$  $R063CCh$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g2_lane[1:0]$  $17$  $16$  $R063CCh$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $9$  $R063CCh$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_fix_div_en_g2_lane$  $8$  $8$  $R063CCh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_rxclk_25m_div_g2_lane[7:0]$  $7$  $0$  $R063CCh$  $TBD$  $RW$  $89h$  $TBD$
$$ND$  $31$  $25$  $R063D0h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_e_g2_lane$  $24$  $24$  $R063D0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R063D0h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g2_lane[9:8]$  $17$  $16$  $R063D0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g2_lane[7:0]$  $15$  $8$  $R063D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $6$  $R063D0h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g2_lane[13:8]$  $5$  $0$  $R063D0h$  $TBD$  $RW$  $15h$  $TBD$
$$ND$  $31$  $25$  $R063D4h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_o_g2_lane$  $24$  $24$  $R063D4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063D4h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_e_g2_lane$  $16$  $16$  $R063D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R063D4h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_e_g2_lane$  $8$  $8$  $R063D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R063D4h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_e_g2_lane$  $0$  $0$  $R063D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g2_lane$  $24$  $24$  $R063D8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_o_g2_lane$  $16$  $16$  $R063D8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_o_g2_lane$  $8$  $8$  $R063D8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_o_g2_lane$  $0$  $0$  $R063D8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R063DCh$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_s_g2_lane$  $24$  $24$  $R063DCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063DCh$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_d_g2_lane$  $16$  $16$  $R063DCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R063DCh$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_s_g2_lane$  $8$  $8$  $R063DCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R063DCh$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_d_g2_lane$  $0$  $0$  $R063DCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R063E0h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_s_force_g2_lane$  $24$  $24$  $R063E0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063E0h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_d_force_g2_lane$  $16$  $16$  $R063E0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R063E0h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_s_force_g2_lane$  $8$  $8$  $R063E0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R063E0h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_d_force_g2_lane$  $0$  $0$  $R063E0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $28$  $R063E4h$  $TBD$  $RW$  $0h$  $$
$$ffe_data_rate_g2_lane[3:0]$  $27$  $24$  $R063E4h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $18$  $R063E4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g2_lane[1:0]$  $17$  $16$  $R063E4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $9$  $R063E4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g2_lane$  $8$  $8$  $R063E4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R063E4h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g2_lane$  $0$  $0$  $R063E4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $16$  $R063E8h$  $TBD$  $RW$  $0h$  $$
$$rxdll_temp_b_g2_lane[7:0]$  $15$  $8$  $R063E8h$  $TBD$  $RW$  $a0h$  $TBD$
$$rxdll_temp_a_g2_lane[7:0]$  $7$  $0$  $R063E8h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $31$  $27$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$tx_speed_div_g3_lane[2:0]$  $26$  $24$  $R063F4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g3_lane$  $16$  $16$  $R063F4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g3_lane$  $8$  $8$  $R063F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g3_lane[3:0]$  $3$  $0$  $R063F4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_pipe_sel_g3_lane$  $24$  $24$  $R063F8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_g3_lane$  $16$  $16$  $R063F8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $11$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_data_g3_lane[2:0]$  $10$  $8$  $R063F8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $3$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_g3_lane[2:0]$  $2$  $0$  $R063F8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $28$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_ctrl_g3_lane[3:0]$  $27$  $24$  $R063FCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_en_g3_lane$  $16$  $16$  $R063FCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_ctrl_g3_lane[3:0]$  $11$  $8$  $R063FCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_en_g3_lane$  $0$  $0$  $R063FCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R06400h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g3_lane[1:0]$  $25$  $24$  $R06400h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R06400h$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g3_lane[1:0]$  $17$  $16$  $R06400h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $10$  $R06400h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g3_lane[1:0]$  $9$  $8$  $R06400h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R06400h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g3_lane[1:0]$  $1$  $0$  $R06400h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06404h$  $TBD$  $RW$  $0h$  $$
$$packet_sync_dis_g3_lane$  $24$  $24$  $R06404h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06404h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g3_lane$  $16$  $16$  $R06404h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R06404h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g3_lane[8]$  $8$  $8$  $R06404h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g3_lane[7:0]$  $7$  $0$  $R06404h$  $TBD$  $RW$  $88h$  $TBD$
$$ND$  $31$  $25$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g3_lane$  $24$  $24$  $R06408h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g3_lane$  $16$  $16$  $R06408h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g3_lane[3:0]$  $11$  $8$  $R06408h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$sync_det_dis_g3_lane$  $0$  $0$  $R06408h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g3_lane[1:0]$  $25$  $24$  $R0640Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $20$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_g3_lane[3:0]$  $19$  $16$  $R0640Ch$  $TBD$  $RW$  $8h$  $TBD$
$$ND$  $15$  $11$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g3_lane[2:0]$  $10$  $8$  $R0640Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g3_lane[2:0]$  $2$  $0$  $R0640Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $27$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_g3_lane[2:0]$  $26$  $24$  $R06410h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$align90_8g_en_g3_lane$  $16$  $16$  $R06410h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $11$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g3_lane[2:0]$  $10$  $8$  $R06410h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $3$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g3_lane[2:0]$  $2$  $0$  $R06410h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $27$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$rx_selmuff_g3_lane[2:0]$  $26$  $24$  $R06414h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $19$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$rx_selmufi_g3_lane[2:0]$  $18$  $16$  $R06414h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $15$  $11$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_data_g3_lane[2:0]$  $10$  $8$  $R06414h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $7$  $1$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_half_g3_lane$  $0$  $0$  $R06414h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_div1p5_en_g3_lane$  $24$  $24$  $R06418h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_ctrl_g3_lane[1:0]$  $17$  $16$  $R06418h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupf_g3_lane[3:0]$  $11$  $8$  $R06418h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $4$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupi_g3_lane[3:0]$  $3$  $0$  $R06418h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_foffset_extra_m_g3_lane[7:0]$  $31$  $24$  $R0641Ch$  $TBD$  $RW$  $b3h$  $TBD$
$$ND$  $23$  $18$  $R0641Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g3_lane[1:0]$  $17$  $16$  $R0641Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $9$  $R0641Ch$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_fix_div_en_g3_lane$  $8$  $8$  $R0641Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_rxclk_25m_div_g3_lane[7:0]$  $7$  $0$  $R0641Ch$  $TBD$  $RW$  $89h$  $TBD$
$$ND$  $31$  $25$  $R06420h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_e_g3_lane$  $24$  $24$  $R06420h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R06420h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g3_lane[9:8]$  $17$  $16$  $R06420h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g3_lane[7:0]$  $15$  $8$  $R06420h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $6$  $R06420h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g3_lane[13:8]$  $5$  $0$  $R06420h$  $TBD$  $RW$  $15h$  $TBD$
$$ND$  $31$  $25$  $R06424h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_o_g3_lane$  $24$  $24$  $R06424h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06424h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_e_g3_lane$  $16$  $16$  $R06424h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06424h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_e_g3_lane$  $8$  $8$  $R06424h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06424h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_e_g3_lane$  $0$  $0$  $R06424h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g3_lane$  $24$  $24$  $R06428h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_o_g3_lane$  $16$  $16$  $R06428h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_o_g3_lane$  $8$  $8$  $R06428h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_o_g3_lane$  $0$  $0$  $R06428h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R0642Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_s_g3_lane$  $24$  $24$  $R0642Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0642Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_d_g3_lane$  $16$  $16$  $R0642Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0642Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_s_g3_lane$  $8$  $8$  $R0642Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0642Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_d_g3_lane$  $0$  $0$  $R0642Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06430h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_s_force_g3_lane$  $24$  $24$  $R06430h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06430h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_d_force_g3_lane$  $16$  $16$  $R06430h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R06430h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_s_force_g3_lane$  $8$  $8$  $R06430h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06430h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_d_force_g3_lane$  $0$  $0$  $R06430h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R06434h$  $TBD$  $RW$  $0h$  $$
$$ffe_data_rate_g3_lane[3:0]$  $27$  $24$  $R06434h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $23$  $18$  $R06434h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g3_lane[1:0]$  $17$  $16$  $R06434h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06434h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g3_lane$  $8$  $8$  $R06434h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06434h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g3_lane$  $0$  $0$  $R06434h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $16$  $R06438h$  $TBD$  $RW$  $0h$  $$
$$rxdll_temp_b_g3_lane[7:0]$  $15$  $8$  $R06438h$  $TBD$  $RW$  $a0h$  $TBD$
$$rxdll_temp_a_g3_lane[7:0]$  $7$  $0$  $R06438h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $31$  $27$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$tx_speed_div_g4_lane[2:0]$  $26$  $24$  $R06444h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g4_lane$  $16$  $16$  $R06444h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g4_lane$  $8$  $8$  $R06444h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g4_lane[3:0]$  $3$  $0$  $R06444h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_pipe_sel_g4_lane$  $24$  $24$  $R06448h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$tx_em_ctrl_reg_en_g4_lane$  $16$  $16$  $R06448h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $11$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_data_g4_lane[2:0]$  $10$  $8$  $R06448h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $7$  $3$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$tx_reg_speed_trk_clk_g4_lane[2:0]$  $2$  $0$  $R06448h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $31$  $28$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_ctrl_g4_lane[3:0]$  $27$  $24$  $R0644Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_po_en_g4_lane$  $16$  $16$  $R0644Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_ctrl_g4_lane[3:0]$  $11$  $8$  $R0644Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$tx_em_pre_en_g4_lane$  $0$  $0$  $R0644Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R06450h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g4_lane[1:0]$  $25$  $24$  $R06450h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $18$  $R06450h$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g4_lane[1:0]$  $17$  $16$  $R06450h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $10$  $R06450h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g4_lane[1:0]$  $9$  $8$  $R06450h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R06450h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g4_lane[1:0]$  $1$  $0$  $R06450h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06454h$  $TBD$  $RW$  $0h$  $$
$$packet_sync_dis_g4_lane$  $24$  $24$  $R06454h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06454h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g4_lane$  $16$  $16$  $R06454h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R06454h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g4_lane[8]$  $8$  $8$  $R06454h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g4_lane[7:0]$  $7$  $0$  $R06454h$  $TBD$  $RW$  $88h$  $TBD$
$$ND$  $31$  $25$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g4_lane$  $24$  $24$  $R06458h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g4_lane$  $16$  $16$  $R06458h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g4_lane[3:0]$  $11$  $8$  $R06458h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$sync_det_dis_g4_lane$  $0$  $0$  $R06458h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$intpr_g4_lane[1:0]$  $25$  $24$  $R0645Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $20$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_g4_lane[3:0]$  $19$  $16$  $R0645Ch$  $TBD$  $RW$  $8h$  $TBD$
$$ND$  $15$  $11$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g4_lane[2:0]$  $10$  $8$  $R0645Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $3$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g4_lane[2:0]$  $2$  $0$  $R0645Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $27$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_g4_lane[2:0]$  $26$  $24$  $R06460h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$align90_8g_en_g4_lane$  $16$  $16$  $R06460h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $11$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g4_lane[2:0]$  $10$  $8$  $R06460h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $3$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g4_lane[2:0]$  $2$  $0$  $R06460h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $27$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$rx_selmuff_g4_lane[2:0]$  $26$  $24$  $R06464h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $19$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$rx_selmufi_g4_lane[2:0]$  $18$  $16$  $R06464h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $15$  $11$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_data_g4_lane[2:0]$  $10$  $8$  $R06464h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $7$  $1$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$rx_reg0p9_speed_track_clk_half_g4_lane$  $0$  $0$  $R06464h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_div1p5_en_g4_lane$  $24$  $24$  $R06468h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_ctrl_g4_lane[1:0]$  $17$  $16$  $R06468h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupf_g4_lane[3:0]$  $11$  $8$  $R06468h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $4$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$reg_selmupi_g4_lane[3:0]$  $3$  $0$  $R06468h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_foffset_extra_m_g4_lane[7:0]$  $31$  $24$  $R0646Ch$  $TBD$  $RW$  $b3h$  $TBD$
$$ND$  $23$  $18$  $R0646Ch$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g4_lane[1:0]$  $17$  $16$  $R0646Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $9$  $R0646Ch$  $TBD$  $RW$  $0h$  $$
$$rx_rxclk_25m_fix_div_en_g4_lane$  $8$  $8$  $R0646Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_rxclk_25m_div_g4_lane[7:0]$  $7$  $0$  $R0646Ch$  $TBD$  $RW$  $89h$  $TBD$
$$ND$  $31$  $25$  $R06470h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_e_g4_lane$  $24$  $24$  $R06470h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R06470h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g4_lane[9:8]$  $17$  $16$  $R06470h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g4_lane[7:0]$  $15$  $8$  $R06470h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $6$  $R06470h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g4_lane[13:8]$  $5$  $0$  $R06470h$  $TBD$  $RW$  $15h$  $TBD$
$$ND$  $31$  $25$  $R06474h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_d_o_g4_lane$  $24$  $24$  $R06474h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06474h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_e_g4_lane$  $16$  $16$  $R06474h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06474h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_e_g4_lane$  $8$  $8$  $R06474h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06474h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_e_g4_lane$  $0$  $0$  $R06474h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g4_lane$  $24$  $24$  $R06478h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_s_o_g4_lane$  $16$  $16$  $R06478h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$pu_f1p_s_o_g4_lane$  $8$  $8$  $R06478h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$pu_f1n_d_o_g4_lane$  $0$  $0$  $R06478h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R0647Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_s_g4_lane$  $24$  $24$  $R0647Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0647Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_d_g4_lane$  $16$  $16$  $R0647Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0647Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_s_g4_lane$  $8$  $8$  $R0647Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0647Ch$  $TBD$  $RW$  $0h$  $$
$$dfe_f1_pol_en_d_g4_lane$  $0$  $0$  $R0647Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06480h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_s_force_g4_lane$  $24$  $24$  $R06480h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06480h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_d_force_g4_lane$  $16$  $16$  $R06480h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R06480h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_s_force_g4_lane$  $8$  $8$  $R06480h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06480h$  $TBD$  $RW$  $0h$  $$
$$reg_ana_rx_dfe_f1_pol_en_d_force_g4_lane$  $0$  $0$  $R06480h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R06484h$  $TBD$  $RW$  $0h$  $$
$$ffe_data_rate_g4_lane[3:0]$  $27$  $24$  $R06484h$  $TBD$  $RW$  $bh$  $TBD$
$$ND$  $23$  $18$  $R06484h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g4_lane[1:0]$  $17$  $16$  $R06484h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R06484h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g4_lane$  $8$  $8$  $R06484h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06484h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g4_lane$  $0$  $0$  $R06484h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $16$  $R06488h$  $TBD$  $RW$  $0h$  $$
$$rxdll_temp_b_g4_lane[7:0]$  $15$  $8$  $R06488h$  $TBD$  $RW$  $a0h$  $TBD$
$$rxdll_temp_a_g4_lane[7:0]$  $7$  $0$  $R06488h$  $TBD$  $RW$  $1bh$  $TBD$
$$cal_txdcc_pdiv_cont_rate1_lane[7:0]$  $31$  $24$  $R06564h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_cont_rate0_lane[7:0]$  $23$  $16$  $R06564h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_rate1_lane[7:0]$  $15$  $8$  $R06564h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_rate0_lane[7:0]$  $7$  $0$  $R06564h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_rate1_lane[7:0]$  $31$  $24$  $R06568h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_rate0_lane[7:0]$  $23$  $16$  $R06568h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_hg_rate1_lane[7:0]$  $15$  $8$  $R06568h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_pdiv_hg_rate0_lane[7:0]$  $7$  $0$  $R06568h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_hg_rate1_lane[7:0]$  $31$  $24$  $R0656Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_hg_rate0_lane[7:0]$  $23$  $16$  $R0656Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_cont_rate1_lane[7:0]$  $15$  $8$  $R0656Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_cont_rate0_lane[7:0]$  $7$  $0$  $R0656Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_cont_rate1_lane[7:0]$  $31$  $24$  $R06570h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_cont_rate0_lane[7:0]$  $23$  $16$  $R06570h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_rate1_lane[7:0]$  $15$  $8$  $R06570h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_rate0_lane[7:0]$  $7$  $0$  $R06570h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen1_lane[7:0]$  $31$  $24$  $R06574h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen0_lane[7:0]$  $23$  $16$  $R06574h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_hg_rate1_lane[7:0]$  $15$  $8$  $R06574h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_dll_hg_rate0_lane[7:0]$  $7$  $0$  $R06574h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_cont_gen0_lane[7:0]$  $31$  $24$  $R06578h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen4_lane[7:0]$  $23$  $16$  $R06578h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen3_lane[7:0]$  $15$  $8$  $R06578h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen2_lane[7:0]$  $7$  $0$  $R06578h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen4_lane[7:0]$  $31$  $24$  $R0657Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen3_lane[7:0]$  $23$  $16$  $R0657Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen2_lane[7:0]$  $15$  $8$  $R0657Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen1_lane[7:0]$  $7$  $0$  $R0657Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_hg_gen3_lane[7:0]$  $31$  $24$  $R06580h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_hg_gen2_lane[7:0]$  $23$  $16$  $R06580h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_hg_gen1_lane[7:0]$  $15$  $8$  $R06580h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_hg_gen0_lane[7:0]$  $7$  $0$  $R06580h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_rate2_lane[7:0]$  $31$  $24$  $R06584h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate1_lane[7:0]$  $23$  $16$  $R06584h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate0_lane[7:0]$  $15$  $8$  $R06584h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_hg_gen4_lane[7:0]$  $7$  $0$  $R06584h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_cont_rate1_lane[7:0]$  $31$  $24$  $R06588h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_cont_rate0_lane[7:0]$  $23$  $16$  $R06588h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate4_lane[7:0]$  $15$  $8$  $R06588h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate3_lane[7:0]$  $7$  $0$  $R06588h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_hg_rate0_lane[7:0]$  $31$  $24$  $R0658Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_cont_rate4_lane[7:0]$  $23$  $16$  $R0658Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_cont_rate3_lane[7:0]$  $15$  $8$  $R0658Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_cont_rate2_lane[7:0]$  $7$  $0$  $R0658Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_hg_rate4_lane[7:0]$  $31$  $24$  $R06590h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_hg_rate3_lane[7:0]$  $23$  $16$  $R06590h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_hg_rate2_lane[7:0]$  $15$  $8$  $R06590h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_hg_rate1_lane[7:0]$  $7$  $0$  $R06590h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_vdda_dll_sel_rate1_lane[7:0]$  $31$  $24$  $R06594h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_sel_rate0_lane[7:0]$  $23$  $16$  $R06594h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_dll_gmsel_rate1_lane[7:0]$  $15$  $8$  $R06594h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_dll_gmsel_rate0_lane[7:0]$  $7$  $0$  $R06594h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_dll_eom_gmsel_rate1_lane[7:0]$  $31$  $24$  $R06598h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_dll_eom_gmsel_rate0_lane[7:0]$  $23$  $16$  $R06598h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_vdda_dll_sel_cont_rate1_lane[7:0]$  $15$  $8$  $R06598h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_sel_cont_rate0_lane[7:0]$  $7$  $0$  $R06598h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_cont_rate1_lane[7:0]$  $31$  $24$  $R0659Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_cont_rate0_lane[7:0]$  $23$  $16$  $R0659Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_rate1_lane[7:0]$  $15$  $8$  $R0659Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_rate0_lane[7:0]$  $7$  $0$  $R0659Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_align90_dummy_clk_rate0_div1_lane[7:0]$  $31$  $24$  $R065A0h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_rate0_div0_lane[7:0]$  $23$  $16$  $R065A0h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_eom_dpher_rate1_lane[7:0]$  $15$  $8$  $R065A0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_eom_dpher_rate0_lane[7:0]$  $7$  $0$  $R065A0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_align90_dummy_clk_cont_rate0_div1_lane[7:0]$  $31$  $24$  $R065A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_cont_rate0_div0_lane[7:0]$  $23$  $16$  $R065A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_rate1_div1_lane[7:0]$  $15$  $8$  $R065A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_rate1_div0_lane[7:0]$  $7$  $0$  $R065A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dac_rate0_div1_lane[7:0]$  $31$  $24$  $R065A8h$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dac_rate0_div0_lane[7:0]$  $23$  $16$  $R065A8h$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dummy_clk_cont_rate1_div1_lane[7:0]$  $15$  $8$  $R065A8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_cont_rate1_div0_lane[7:0]$  $7$  $0$  $R065A8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dac_cont_rate0_div1_lane[7:0]$  $31$  $24$  $R065ACh$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_dac_cont_rate0_div0_lane[7:0]$  $23$  $16$  $R065ACh$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_dac_rate1_div1_lane[7:0]$  $15$  $8$  $R065ACh$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dac_rate1_div0_lane[7:0]$  $7$  $0$  $R065ACh$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_gm_rate0_div1_lane[7:0]$  $31$  $24$  $R065B0h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_rate0_div0_lane[7:0]$  $23$  $16$  $R065B0h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_dac_cont_rate1_div1_lane[7:0]$  $15$  $8$  $R065B0h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_dac_cont_rate1_div0_lane[7:0]$  $7$  $0$  $R065B0h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_cont_rate0_div1_lane[7:0]$  $31$  $24$  $R065B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_cont_rate0_div0_lane[7:0]$  $23$  $16$  $R065B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_rate1_div1_lane[7:0]$  $15$  $8$  $R065B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_rate1_div0_lane[7:0]$  $7$  $0$  $R065B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_sellv_txdata_gen1_lane[7:0]$  $31$  $24$  $R065B8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen0_lane[7:0]$  $23$  $16$  $R065B8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_align90_gm_cont_rate1_div1_lane[7:0]$  $15$  $8$  $R065B8h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_cont_rate1_div0_lane[7:0]$  $7$  $0$  $R065B8h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_sellv_txdata_cont_gen0_lane[7:0]$  $31$  $24$  $R065BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen4_lane[7:0]$  $23$  $16$  $R065BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen3_lane[7:0]$  $15$  $8$  $R065BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen2_lane[7:0]$  $7$  $0$  $R065BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen4_lane[7:0]$  $31$  $24$  $R065C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen3_lane[7:0]$  $23$  $16$  $R065C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen2_lane[7:0]$  $15$  $8$  $R065C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen1_lane[7:0]$  $7$  $0$  $R065C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen3_lane[7:0]$  $31$  $24$  $R065C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen2_lane[7:0]$  $23$  $16$  $R065C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen1_lane[7:0]$  $15$  $8$  $R065C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen0_lane[7:0]$  $7$  $0$  $R065C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen2_lane[7:0]$  $31$  $24$  $R065C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen1_lane[7:0]$  $23$  $16$  $R065C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen0_lane[7:0]$  $15$  $8$  $R065C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen4_lane[7:0]$  $7$  $0$  $R065C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen1_lane[7:0]$  $31$  $24$  $R065CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen0_lane[7:0]$  $23$  $16$  $R065CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen4_lane[7:0]$  $15$  $8$  $R065CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen3_lane[7:0]$  $7$  $0$  $R065CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen0_lane[7:0]$  $31$  $24$  $R065D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen4_lane[7:0]$  $23$  $16$  $R065D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen3_lane[7:0]$  $15$  $8$  $R065D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen2_lane[7:0]$  $7$  $0$  $R065D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen4_lane[7:0]$  $31$  $24$  $R065D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen3_lane[7:0]$  $23$  $16$  $R065D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen2_lane[7:0]$  $15$  $8$  $R065D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen1_lane[7:0]$  $7$  $0$  $R065D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen3_lane[7:0]$  $31$  $24$  $R065D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen2_lane[7:0]$  $23$  $16$  $R065D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen1_lane[7:0]$  $15$  $8$  $R065D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen0_lane[7:0]$  $7$  $0$  $R065D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen2_lane[7:0]$  $31$  $24$  $R065DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen1_lane[7:0]$  $23$  $16$  $R065DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen0_lane[7:0]$  $15$  $8$  $R065DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen4_lane[7:0]$  $7$  $0$  $R065DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen1_lane[7:0]$  $31$  $24$  $R065E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen0_lane[7:0]$  $23$  $16$  $R065E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen4_lane[7:0]$  $15$  $8$  $R065E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen3_lane[7:0]$  $7$  $0$  $R065E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen0_lane[7:0]$  $31$  $24$  $R065E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen4_lane[7:0]$  $23$  $16$  $R065E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen3_lane[7:0]$  $15$  $8$  $R065E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen2_lane[7:0]$  $7$  $0$  $R065E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen4_lane[7:0]$  $31$  $24$  $R065E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen3_lane[7:0]$  $23$  $16$  $R065E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen2_lane[7:0]$  $15$  $8$  $R065E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen1_lane[7:0]$  $7$  $0$  $R065E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen3_lane[7:0]$  $31$  $24$  $R065ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen2_lane[7:0]$  $23$  $16$  $R065ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen1_lane[7:0]$  $15$  $8$  $R065ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen0_lane[7:0]$  $7$  $0$  $R065ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen2_lane[7:0]$  $31$  $24$  $R065F0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen1_lane[7:0]$  $23$  $16$  $R065F0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen0_lane[7:0]$  $15$  $8$  $R065F0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen4_lane[7:0]$  $7$  $0$  $R065F0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_pll_speed_ring_rate0_lane[7:0]$  $31$  $24$  $R065F4h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_preset_index_lane[7:0]$  $23$  $16$  $R065F4h$  $TBD$  $RW$  $2h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen4_lane[7:0]$  $15$  $8$  $R065F4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen3_lane[7:0]$  $7$  $0$  $R065F4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate0_lane[7:0]$  $31$  $24$  $R065F8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_cont_rate1_lane[7:0]$  $23$  $16$  $R065F8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_cont_rate0_lane[7:0]$  $15$  $8$  $R065F8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_rate1_lane[7:0]$  $7$  $0$  $R065F8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0_lane[7:0]$  $31$  $24$  $R065FCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate1_lane[7:0]$  $23$  $16$  $R065FCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate0_lane[7:0]$  $15$  $8$  $R065FCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate1_lane[7:0]$  $7$  $0$  $R065FCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0_lane[7:0]$  $31$  $24$  $R06600h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1_lane[15:8]$  $23$  $16$  $R06600h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1_lane[7:0]$  $15$  $8$  $R06600h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0_lane[15:8]$  $7$  $0$  $R06600h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $24$  $R06604h$  $TBD$  $RW$  $0h$  $$
$$cal_sllp_dac_fine_ring_cont_rate1_lane[15:8]$  $23$  $16$  $R06604h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate1_lane[7:0]$  $15$  $8$  $R06604h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0_lane[15:8]$  $7$  $0$  $R06604h$  $Analog Register 128$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $$
$$bg_ring_speed[1:0]$  $7$  $6$  $R08200h$  $Analog Register 128$  $RW$  $2h$  $Bandgap Chopper Ring Frequency Selection$
$$vddr12_igen_sel[1:0]$  $5$  $4$  $R08200h$  $Analog Register 128$  $RW$  $1h$  $Programmable Bits For IVREF Internal AVDDR12 Power For Current Generation: 2'b00 : 1.17V; 2'b01: 1.2V; 2'b10: 1.23V; 2'b11: 1.26V$
$$tximpcal_en$  $3$  $3$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $0 : TX Impedance Calibration Disable; 1 : TX Impedance Calibration Enable$
$$rximpcal_en$  $2$  $2$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $0 : RX Impedance Calibration Disable; 1 : RX Impedance Calibration Enable$
$$ND$  $1$  $1$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08200h$  $Analog Register 129$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08204h$  $Analog Register 129$  $RW$  $0h$  $$
$$tximpcal_drvamp[2:0]$  $7$  $5$  $R08204h$  $Analog Register 129$  $RW$  $4h$  $Tx Amplitude Setting For Impedance Calibration$
$$vth_tximpcal[2:0]$  $4$  $2$  $R08204h$  $Analog Register 129$  $RW$  $4h$  $42+3.5(T-Coil)=45.5 Ohm$
$$ND$  $1$  $1$  $R08204h$  $Analog Register 129$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08204h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$rximp_ivref[4:0]$  $7$  $3$  $R08208h$  $Analog Register 130$  $RW$  $0Ch$  $Rx Impedance Calibration Current Setting$
$$ND$  $2$  $2$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08208h$  $Analog Register 131$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0820Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$intpi_lcpll[3:0]$  $7$  $4$  $R0820Ch$  $Analog Register 131$  $RW$  $9h$  $ICC Current Bias Setting For LCVCO PI.$
$$intpi_ring[3:0]$  $3$  $0$  $R0820Ch$  $Analog Register 132$  $RW$  $9h$  $ICC Current Bias Setting For RINGVCO PI$
$$ND$  $31$  $8$  $R08210h$  $Analog Register 132$  $RW$  $0h$  $$
$$lcvco_sf_icptat_sel[2:0]$  $7$  $5$  $R08210h$  $Analog Register 132$  $RW$  $2h$  $Current Setting For IPP_20U_LCVCO And IPTAT20U_NSOURCE_LCVCO:$
$$bg_clken$  $4$  $4$  $R08210h$  $Analog Register 132$  $RW$  $1h$  $1: Enable Bandgap Chopper Clock; 0: Disable Bandgap Chopper Clock$
$$bg_clkbypass_en$  $3$  $3$  $R08210h$  $Analog Register 132$  $RW$  $0h$  $1: Bypass The Bandgap Chopper Clock Divider; 0: Enable The Bandgap Chopper Clock Divider$
$$bg_div_sel[1:0]$  $2$  $1$  $R08210h$  $Analog Register 132$  $RW$  $2h$  $Setting For Bandgap Chopper Clock Divider. 2'b00: /4; 2'b01: /8; 2'b10: /16; 2'b11: /32$
$$bg_chopper_en$  $0$  $0$  $R08210h$  $Analog Register 133$  $RW$  $1h$  $1: Enable Bandgap Chopper; 0: Disable Bandgap Chopper$
$$ND$  $31$  $8$  $R08214h$  $Analog Register 133$  $RW$  $0h$  $$
$$bg_res_trim_sel[2:0]$  $7$  $5$  $R08214h$  $Analog Register 133$  $RW$  $3h$  $Bandgap Signle Point Trim Option. Corr=TT: 3'b011; Corr=FF: 3'b000; Corr=SS: 3'b111$
$$bg_vbg_sel[1:0]$  $4$  $3$  $R08214h$  $Analog Register 133$  $RW$  $1h$  $Setting For Bandgap Output Reference Voltage VBG0P84V. 2'b00: 0.82V; 2'b01: 0.84V; 2'b11: 0.88V$
$$vref_processmon_sel[2:0]$  $2$  $0$  $R08214h$  $Analog Register 134$  $RW$  $3h$  $Voltage Reference For Process Monitor$
$$ND$  $31$  $8$  $R08218h$  $Analog Register 134$  $RW$  $0h$  $$
$$reg_ring_i[1:0]$  $7$  $6$  $R08218h$  $Analog Register 134$  $RW$  $0h$  $VDDA CP Ring Current Setting:0x00: 30uA$
$$vref_vdda_cp_sel[2:0]$  $5$  $3$  $R08218h$  $Analog Register 134$  $RW$  $3h$  $Charge Pump Input 1.2V Regulaiton Setting:$
$$regdvdd_stdby_sel$  $2$  $2$  $R08218h$  $Analog Register 134$  $RW$  $1h$  $Charge Pump Input 0.85V Regulation Standby Current Enable For$
$$reg_cp_brch_sel[1:0]$  $1$  $0$  $R08218h$  $Analog Register 135$  $RW$  $3h$  $Charge Pump Power On Branch Setting$
$$ND$  $31$  $8$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$vddr1p2_sel[1:0]$  $7$  $6$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $Voltage Reference For PLL Master Regulation$
$$avddr12_sel$  $5$  $5$  $R0821Ch$  $Analog Register 135$  $RW$  $1h$  $When AVDDR12_SEL=0, Default VREF_0P6V_MASTER=0.62V$
$$vref_0p6v_lcvco_sel[1:0]$  $4$  $3$  $R0821Ch$  $Analog Register 135$  $RW$  $1h$  $Voltage Reference For LCVCO. 2'b00: 0.58V; 2'b01: 0.6V; 2'b10: 0.62V; 2'b11: 0.65V$
$$ND$  $2$  $2$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0821Ch$  $Analog Register 136$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08220h$  $Analog Register 136$  $RW$  $0h$  $$
$$vref_vddadll_half_sel[3:0]$  $7$  $4$  $R08220h$  $Analog Register 136$  $RW$  $8h$  $Voltage Reference For DLL VDDA. 2'b0000: 0.4V; 2'b0001: 0.41V; 2'b0010: 0.42V; 2'b0011: 0.43V; 2'b0100: 0.44V;$
$$vthvcocal[2:0]$  $3$  $1$  $R08220h$  $Analog Register 136$  $RW$  $2h$  $Voltage Reference For PLL VDDVCO. 3'b000: 0.75V; 3'b001: 0.77V; 3'b010: 0.79V; 3'b011: 0.81V; 3'b100: 0.83V; 3'b101: 0.86V; 3'b110: 0.88V; 3'b111: 0.9V$
$$ND$  $0$  $0$  $R08220h$  $Analog Register 137$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08224h$  $Analog Register 137$  $RW$  $0h$  $$
$$vthvcoptat[2:0]$  $7$  $5$  $R08224h$  $Analog Register 137$  $RW$  $7h$  $Temperature Compensation For VTHVCOCAL$
$$vref_vddacal_sel[2:0]$  $4$  $2$  $R08224h$  $Analog Register 137$  $RW$  $4h$  $Voltage Reference For VDDA Calibration. 3'b000: 0.44V; 3'b001: 0.45V; 3'b010: 0.46V; 3'b011: 0.47V; 3'b100: 0.48V; 3'b101: 0.49V; 3'b110: 0.5V; 3'b111: 0.51V$
$$vcon_ref_sel_ring[1:0]$  $1$  $0$  $R08224h$  $Analog Register 138$  $RW$  $1h$  $Voltage Reference For Ring VCON. 2'b00: 0.45V; 2'b01: 0.5V; 2'b10: 0.55V; 2'b11: 0.6V$
$$ND$  $31$  $8$  $R08228h$  $Analog Register 138$  $RW$  $0h$  $$
$$vref_sampler_vcm_sel[2:0]$  $7$  $5$  $R08228h$  $Analog Register 138$  $RW$  $3h$  $Voltage Reference For RX Sampler VCM. 3'b000: 0.9V; 3'b001: 0.88V; 3'b010: 0.86V; 3'b011: 0.8V; 3'b100: 0.78V; 3'b101: 0.75V; 3'b110: 0.73V; 3'b111: 0.7V$
$$vth_rximpcal[2:0]$  $4$  $2$  $R08228h$  $Analog Register 138$  $RW$  $4h$  $Voltage Reference For RX Impedance Calibration$
$$vref_0p7v_sq_sel[1:0]$  $1$  $0$  $R08228h$  $Analog Register 139$  $RW$  $1h$  $Voltage Reference For SQ$
$$ND$  $31$  $8$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$trx_impcal_clk$  $7$  $7$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Tx & Rx Impedance Calibration Comparator Input Clock$
$$shrtr_force$  $6$  $6$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Froce The SHRTR Singal$
$$pulup$  $5$  $5$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Power Up$
$$shrtr$  $4$  $4$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Short Internal R For Fast Settling$
$$pullup_rxtx_sel[1:0]$  $3$  $2$  $R0822Ch$  $Analog Register 139$  $RW$  $3h$  $Control PULUP Current$
$$isel_vgmaster_rxtx_buf$  $1$  $1$  $R0822Ch$  $Analog Register 139$  $RW$  $1h$  $TBD$
$$ND$  $0$  $0$  $R0822Ch$  $Analog Register 140$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08230h$  $Analog Register 140$  $RW$  $0h$  $$
$$sellv_rxintp_ch0[3:0]$  $7$  $4$  $R08230h$  $Analog Register 140$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXINTP_CH0$
$$sellv_rxintp_ch1[3:0]$  $3$  $0$  $R08230h$  $Analog Register 141$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXINTP_CH1$
$$ND$  $31$  $8$  $R08234h$  $Analog Register 141$  $RW$  $0h$  $$
$$sellv_rxintp_ch2[3:0]$  $7$  $4$  $R08234h$  $Analog Register 141$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXINTP_CH2$
$$sellv_rxintp_ch3[3:0]$  $3$  $0$  $R08234h$  $Analog Register 142$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXINTP_CH3$
$$ND$  $31$  $8$  $R08238h$  $Analog Register 142$  $RW$  $0h$  $$
$$sellv_rxdataclk_ch0[3:0]$  $7$  $4$  $R08238h$  $Analog Register 142$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH0$
$$sellv_rxdataclk_ch1[3:0]$  $3$  $0$  $R08238h$  $Analog Register 143$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH1$
$$ND$  $31$  $8$  $R0823Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$sellv_rxdataclk_ch2[3:0]$  $7$  $4$  $R0823Ch$  $Analog Register 143$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH2$
$$sellv_rxdataclk_ch3[3:0]$  $3$  $0$  $R0823Ch$  $Analog Register 144$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH3$
$$ND$  $31$  $8$  $R08240h$  $Analog Register 144$  $RW$  $0h$  $$
$$sellv_rxeomclk_ch0[3:0]$  $7$  $4$  $R08240h$  $Analog Register 144$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH0$
$$sellv_rxeomclk_ch1[3:0]$  $3$  $0$  $R08240h$  $Analog Register 145$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH1$
$$ND$  $31$  $8$  $R08244h$  $Analog Register 145$  $RW$  $0h$  $$
$$sellv_rxeomclk_ch2[3:0]$  $7$  $4$  $R08244h$  $Analog Register 145$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH2$
$$sellv_rxeomclk_ch3[3:0]$  $3$  $0$  $R08244h$  $Analog Register 146$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH3$
$$ND$  $31$  $8$  $R08248h$  $Analog Register 146$  $RW$  $0h$  $$
$$sellv_rxsampelr_ch0[3:0]$  $7$  $4$  $R08248h$  $Analog Register 146$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH0$
$$sellv_rxsampelr_ch1[3:0]$  $3$  $0$  $R08248h$  $Analog Register 147$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH1$
$$ND$  $31$  $8$  $R0824Ch$  $Analog Register 147$  $RW$  $0h$  $$
$$sellv_rxsampelr_ch2[3:0]$  $7$  $4$  $R0824Ch$  $Analog Register 147$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH2$
$$sellv_rxsampelr_ch3[3:0]$  $3$  $0$  $R0824Ch$  $Analog Register 148$  $RW$  $9h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH3$
$$ND$  $31$  $8$  $R08250h$  $Analog Register 148$  $RW$  $0h$  $$
$$sellv_rxdll_ch0[5:0]$  $7$  $2$  $R08250h$  $Analog Register 148$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH0$
$$ND$  $1$  $1$  $R08250h$  $Analog Register 148$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08250h$  $Analog Register 149$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08254h$  $Analog Register 149$  $RW$  $0h$  $$
$$sellv_rxdll_ch1[5:0]$  $7$  $2$  $R08254h$  $Analog Register 149$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH1$
$$ND$  $1$  $1$  $R08254h$  $Analog Register 149$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08254h$  $Analog Register 150$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08258h$  $Analog Register 150$  $RW$  $0h$  $$
$$sellv_rxdll_ch2[5:0]$  $7$  $2$  $R08258h$  $Analog Register 150$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH2$
$$ND$  $1$  $1$  $R08258h$  $Analog Register 150$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08258h$  $Analog Register 151$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0825Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$sellv_rxdll_ch3[5:0]$  $7$  $2$  $R0825Ch$  $Analog Register 151$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH3$
$$ND$  $1$  $1$  $R0825Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0825Ch$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08260h$  $Analog Register 152$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch0[5:0]$  $7$  $2$  $R08260h$  $Analog Register 152$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH0$
$$ND$  $1$  $1$  $R08260h$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08260h$  $Analog Register 153$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08264h$  $Analog Register 153$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch1[5:0]$  $7$  $2$  $R08264h$  $Analog Register 153$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH1$
$$ND$  $1$  $1$  $R08264h$  $Analog Register 153$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08264h$  $Analog Register 154$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08268h$  $Analog Register 154$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch2[5:0]$  $7$  $2$  $R08268h$  $Analog Register 154$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH2$
$$ND$  $1$  $1$  $R08268h$  $Analog Register 154$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08268h$  $Analog Register 155$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0826Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch3[5:0]$  $7$  $2$  $R0826Ch$  $Analog Register 155$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH3$
$$ND$  $1$  $1$  $R0826Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0826Ch$  $Analog Register 156$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08270h$  $Analog Register 156$  $RW$  $0h$  $$
$$sellv_txclk_ch0[3:0]$  $7$  $4$  $R08270h$  $Analog Register 156$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXCLK_CH0$
$$sellv_txclk_ch1[3:0]$  $3$  $0$  $R08270h$  $Analog Register 157$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXCLK_CH1$
$$ND$  $31$  $8$  $R08274h$  $Analog Register 157$  $RW$  $0h$  $$
$$sellv_txclk_ch2[3:0]$  $7$  $4$  $R08274h$  $Analog Register 157$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXCLK_CH2$
$$sellv_txclk_ch3[3:0]$  $3$  $0$  $R08274h$  $Analog Register 158$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXCLK_CH3$
$$ND$  $31$  $8$  $R08278h$  $Analog Register 158$  $RW$  $0h$  $$
$$sellv_txdata_ch0[3:0]$  $7$  $4$  $R08278h$  $Analog Register 158$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXDATA_CH0$
$$sellv_txdata_ch1[3:0]$  $3$  $0$  $R08278h$  $Analog Register 159$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXDATA_CH1$
$$ND$  $31$  $8$  $R0827Ch$  $Analog Register 159$  $RW$  $0h$  $$
$$sellv_txdata_ch2[3:0]$  $7$  $4$  $R0827Ch$  $Analog Register 159$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXDATA_CH2$
$$sellv_txdata_ch3[3:0]$  $3$  $0$  $R0827Ch$  $Analog Register 160$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXDATA_CH3$
$$ND$  $31$  $8$  $R08280h$  $Analog Register 160$  $RW$  $0h$  $$
$$sellv_txpre_ch0[3:0]$  $7$  $4$  $R08280h$  $Analog Register 160$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXPRE_CH0$
$$sellv_txpre_ch1[3:0]$  $3$  $0$  $R08280h$  $Analog Register 161$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXPRE_CH1$
$$ND$  $31$  $8$  $R08284h$  $Analog Register 161$  $RW$  $0h$  $$
$$sellv_txpre_ch2[3:0]$  $7$  $4$  $R08284h$  $Analog Register 161$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXPRE_CH2$
$$sellv_txpre_ch3[3:0]$  $3$  $0$  $R08284h$  $Analog Register 162$  $RW$  $9h$  $Voltage Refenece For Slave Regultor TXPRE_CH3$
$$ND$  $31$  $8$  $R08288h$  $Analog Register 162$  $RW$  $0h$  $$
$$selhv_vgmast[2:0]$  $7$  $5$  $R08288h$  $Analog Register 162$  $RW$  $6h$  $TBD$
$$selhv_cp_sllp[2:0]$  $4$  $2$  $R08288h$  $Analog Register 162$  $RW$  $3h$  $TBD$
$$ND$  $1$  $1$  $R08288h$  $Analog Register 162$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08288h$  $Analog Register 163$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0828Ch$  $Analog Register 163$  $RW$  $0h$  $$
$$sellv_fbdiv[2:0]$  $7$  $5$  $R0828Ch$  $Analog Register 163$  $RW$  $2h$  $TBD$
$$sellv_clk_intp[2:0]$  $4$  $2$  $R0828Ch$  $Analog Register 163$  $RW$  $3h$  $TBD$
$$ND$  $1$  $1$  $R0828Ch$  $Analog Register 163$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0828Ch$  $Analog Register 164$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08290h$  $Analog Register 164$  $RW$  $0h$  $$
$$sellv_pfd_ring[2:0]$  $7$  $5$  $R08290h$  $Analog Register 164$  $RW$  $3h$  $TBD$
$$sellv_vcap_ring[2:0]$  $4$  $2$  $R08290h$  $Analog Register 164$  $RW$  $2h$  $TBD$
$$ND$  $1$  $1$  $R08290h$  $Analog Register 164$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08290h$  $Analog Register 165$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08294h$  $Analog Register 165$  $RW$  $0h$  $$
$$selhv_vgffe_dfe[2:0]$  $7$  $5$  $R08294h$  $Analog Register 165$  $RW$  $3h$  $TBD$
$$ivref_mastreg_cur_sel[2:0]$  $4$  $2$  $R08294h$  $Analog Register 165$  $RW$  $4h$  $TBD$
$$ND$  $1$  $1$  $R08294h$  $Analog Register 165$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08294h$  $Analog Register 166$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08298h$  $Analog Register 166$  $RW$  $0h$  $$
$$sellv_vgate_1gclk[2:0]$  $7$  $5$  $R08298h$  $Analog Register 166$  $RW$  $3h$  $TBD$
$$sellv_vgate_lcpllclk[2:0]$  $4$  $2$  $R08298h$  $Analog Register 166$  $RW$  $3h$  $TBD$
$$ND$  $1$  $1$  $R08298h$  $Analog Register 166$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08298h$  $Analog Register 167$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0829Ch$  $Analog Register 167$  $RW$  $0h$  $$
$$sellv_vgate_ringpllclk[2:0]$  $7$  $5$  $R0829Ch$  $Analog Register 167$  $RW$  $3h$  $TBD$
$$selhv_lcpll_cp[2:0]$  $4$  $2$  $R0829Ch$  $Analog Register 167$  $RW$  $3h$  $TBD$
$$vind_band_sel$  $1$  $1$  $R0829Ch$  $Analog Register 167$  $RW$  $1h$  $Inductor Band Select 1:high 0:low$
$$force_no_dll_rst$  $0$  $0$  $R0829Ch$  $Analog Register 168$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$pllcal_en$  $7$  $7$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $PLL Calibration Enable$
$$pllampcal_en$  $6$  $6$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $PLL Amplitude Calibration Enable$
$$fbdiv[9:8]$  $5$  $4$  $R082A0h$  $Analog Register 168$  $RW$  $1h$  $Feed-back Divider Ratio$
$$ND$  $3$  $3$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082A0h$  $Analog Register 169$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082A4h$  $Analog Register 169$  $RW$  $0h$  $$
$$fbdiv[7:0]$  $7$  $0$  $R082A4h$  $Analog Register 170$  $RW$  $18h$  $Feed-back Divider Ratio$
$$ND$  $31$  $8$  $R082A8h$  $Analog Register 170$  $RW$  $0h$  $$
$$refdiv[3:0]$  $7$  $4$  $R082A8h$  $Analog Register 170$  $RW$  $1h$  $Reference Divider Ratio$
$$pll_lpfc[1:0]$  $3$  $2$  $R082A8h$  $Analog Register 170$  $RW$  $0h$  $PLL Loop C2 Value Selection$
$$pll_lpfr[1:0]$  $1$  $0$  $R082A8h$  $Analog Register 171$  $RW$  $0h$  $PLL Loop R Value Selection$
$$ND$  $31$  $8$  $R082ACh$  $Analog Register 171$  $RW$  $0h$  $$
$$icp[3:0]$  $7$  $4$  $R082ACh$  $Analog Register 171$  $RW$  $Fh$  $Charge Pump Current, Floating!!!!!!!!!!$
$$pwexp_dis$  $3$  $3$  $R082ACh$  $Analog Register 171$  $RW$  $0h$  $Feed-back Divider Pulse Width Extension Disable$
$$pwexp_dis_div1g$  $2$  $2$  $R082ACh$  $Analog Register 171$  $RW$  $0h$  $Divider 1G Pulse Width Extension Disable$
$$vind_bias_sel[1:0]$  $1$  $0$  $R082ACh$  $Analog Register 172$  $RW$  $1h$  $Inductor Bias Voltage Selection$
$$ND$  $31$  $8$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$vcon_ref_sel[2:0]$  $7$  $5$  $R082B0h$  $Analog Register 172$  $RW$  $3h$  $VCON Reference Voltage Selection$
$$vcap_off_sel[1:0]$  $4$  $3$  $R082B0h$  $Analog Register 172$  $RW$  $1h$  $Capacitance Off Voltage Selection$
$$ND$  $2$  $2$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082B0h$  $Analog Register 173$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082B4h$  $Analog Register 173$  $RW$  $0h$  $$
$$lcvco_dac_lsb[4:0]$  $7$  $3$  $R082B4h$  $Analog Register 173$  $RW$  $1Fh$  $Dac LSB Value$
$$lcvco_dac_msb[2:0]$  $2$  $0$  $R082B4h$  $Analog Register 174$  $RW$  $3h$  $Dac MSB Value$
$$ND$  $31$  $8$  $R082B8h$  $Analog Register 174$  $RW$  $0h$  $$
$$tempc_dac_sel[7:0]$  $7$  $0$  $R082B8h$  $Analog Register 175$  $RW$  $0h$  $Temperature Compensation Dac Selection$
$$ND$  $31$  $8$  $R082BCh$  $Analog Register 175$  $RW$  $0h$  $$
$$tempc_mux_sel[3:0]$  $7$  $4$  $R082BCh$  $Analog Register 175$  $RW$  $7h$  $Temperature Compensation Mux Selection$
$$tempc_mux_hold_sel[3:0]$  $3$  $0$  $R082BCh$  $Analog Register 176$  $RW$  $2h$  $Temperature Compensation Hold Selection$
$$ND$  $31$  $8$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$tempc_dac_valid$  $7$  $7$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $Temperature Compensation Dac Valid$
$$tempc_rshrt_en$  $6$  $6$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $Temperature Compensation Short Resistance Enable$
$$tempc_rshrt_sel$  $5$  $5$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $Temperature Compensation Short Resistance Selection$
$$lccap_usb$  $4$  $4$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $LCVCO Capacitance USB$
$$ND$  $3$  $3$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082C0h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$lccap_lsb[4:0]$  $7$  $3$  $R082C4h$  $Analog Register 177$  $RW$  $10h$  $LCVCO Capacitance LSB$
$$ND$  $2$  $2$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082C4h$  $Analog Register 178$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082C8h$  $Analog Register 178$  $RW$  $0h$  $$
$$lccap_msb[3:0]$  $7$  $4$  $R082C8h$  $Analog Register 178$  $RW$  $1h$  $LCVCO Capacitance MSB$
$$vcoamp_vth_sel[3:0]$  $3$  $0$  $R082C8h$  $Analog Register 179$  $RW$  $Ch$  $VCO Amplitude Threshold Selection$
$$ND$  $31$  $8$  $R082CCh$  $Analog Register 179$  $RW$  $0h$  $$
$$vcon_max_sel[2:0]$  $7$  $5$  $R082CCh$  $Analog Register 179$  $RW$  $3h$  $VCON Voltage Max Value Selection$
$$vcon_min_sel[2:0]$  $4$  $2$  $R082CCh$  $Analog Register 179$  $RW$  $5h$  $VCON Voltage Min Value Selection$
$$ind_sw_dac_sel[1:0]$  $1$  $0$  $R082CCh$  $Analog Register 180$  $RW$  $2h$  $Inductor Switch Dac Value Selection$
$$ND$  $31$  $8$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $$
$$varac_bias_sel[2:0]$  $7$  $5$  $R082D0h$  $Analog Register 180$  $RW$  $5h$  $Varactor Bias Voltage Selection$
$$ind_sw_mode$  $4$  $4$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $Inductor Switch Mode Selection$
$$vind_bias_en$  $3$  $3$  $R082D0h$  $Analog Register 180$  $RW$  $1h$  $Inductor Bias Voltage Enable$
$$ind_gate_mode$  $2$  $2$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $Inductor Gate Mode Selection$
$$lcvcocal_buf_en$  $1$  $1$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $LCVCO Calibration Buffer Enable$
$$lcvco_nsf_iptat_en$  $0$  $0$  $R082D0h$  $Analog Register 181$  $RW$  $1h$  $LCVCO NSF Iptat Current Enable$
$$ND$  $31$  $8$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ring_ref_div_sel$  $7$  $7$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $0:high Speed Clock 1:low Speed Clock (no SSC). Selection Ring PLL Reference Clock Input.$
$$clk1g_refclk_sel$  $6$  $6$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $0:high Speed Clock 1:crystal Reference Clock .selection Ring PLL Reference Clock Input.$
$$lcpll_dcc_en$  $5$  $5$  $R082D4h$  $Analog Register 181$  $RW$  $1h$  $LCPLL DCC Enable$
$$ND$  $4$  $4$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082D4h$  $Analog Register 182$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082D8h$  $Analog Register 182$  $RW$  $0h$  $$
$$lcpll_dcc[5:0]$  $7$  $2$  $R082D8h$  $Analog Register 182$  $RW$  $20h$  $LCPLL DCC Dac$
$$lcpll_dcc_hg$  $1$  $1$  $R082D8h$  $Analog Register 182$  $RW$  $0h$  $LCPLL DCC High Gain Enable$
$$lcpll_dcc_clk$  $0$  $0$  $R082D8h$  $Analog Register 183$  $RW$  $0h$  $LCPLL DCC Clock$
$$ND$  $31$  $8$  $R082DCh$  $Analog Register 183$  $RW$  $0h$  $$
$$lcpll_dcc_cal_en$  $7$  $7$  $R082DCh$  $Analog Register 183$  $RW$  $0h$  $LC PLL Clock Duty Cycle Calibration Enable$
$$pll_reg_sel[2:0]$  $6$  $4$  $R082DCh$  $Analog Register 183$  $RW$  $4h$  $Regulator Output Voltage High/low Speed Mode Selection$
$$vco_slave_adj[2:0]$  $3$  $1$  $R082DCh$  $Analog Register 183$  $RW$  $3h$  $VCO Slave Regulator Output Selection$
$$ND$  $0$  $0$  $R082DCh$  $Analog Register 184$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E0h$  $Analog Register 184$  $RW$  $0h$  $$
$$vddr_dac_adj[2:0]$  $7$  $5$  $R082E0h$  $Analog Register 184$  $RW$  $4h$  $Temperature Compensation Dac Regulator Output Selection$
$$vco_reg_mid_sel[2:0]$  $4$  $2$  $R082E0h$  $Analog Register 184$  $RW$  $4h$  $VCO 2nd Stage Regulator Gate Voltage Selection$
$$div_1g_en$  $1$  $1$  $R082E0h$  $Analog Register 184$  $RW$  $1h$  $1G Divider Enable$
$$ND$  $0$  $0$  $R082E0h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$div_1g[9:8]$  $7$  $6$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $1G Divider Ratio$
$$ND$  $5$  $5$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082E4h$  $Analog Register 186$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E8h$  $Analog Register 186$  $RW$  $0h$  $$
$$div_1g[7:0]$  $7$  $0$  $R082E8h$  $Analog Register 187$  $RW$  $38h$  $1G Divider Ratio$
$$ND$  $31$  $8$  $R082ECh$  $Analog Register 187$  $RW$  $0h$  $$
$$tx_intpr[1:0]$  $7$  $6$  $R082ECh$  $Analog Register 187$  $RW$  $0h$  $Interpolator Resistor Selection$
$$tx_intpreset_ext$  $5$  $5$  $R082ECh$  $Analog Register 187$  $RW$  $0h$  $Interpolator External Reset$
$$dpherck_dly_sel[1:0]$  $4$  $3$  $R082ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator Dpher Dly Selection$
$$clk_det_en$  $2$  $2$  $R082ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator Clock Detection Enable$
$$ssc_clk_en$  $1$  $1$  $R082ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator SSC Clock Enable$
$$pll_openloop_en$  $0$  $0$  $R082ECh$  $Analog Register 188$  $RW$  $0h$  $PLL Open Loop Mode Enable$
$$ND$  $31$  $8$  $R082F0h$  $Analog Register 188$  $RW$  $0h$  $$
$$pll_pfd_pw_dly_ring$  $7$  $7$  $R082F0h$  $Analog Register 188$  $RW$  $0h$  $TBD$
$$pll_refdiv_ring[3:0]$  $6$  $3$  $R082F0h$  $Analog Register 188$  $RW$  $1h$  $TBD$
$$pll_fbdiv_ring[9:8]$  $2$  $1$  $R082F0h$  $Analog Register 188$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R082F0h$  $Analog Register 189$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082F4h$  $Analog Register 189$  $RW$  $0h$  $$
$$pll_fbdiv_ring[7:0]$  $7$  $0$  $R082F4h$  $Analog Register 190$  $RW$  $28h$  $TBD$
$$ND$  $31$  $8$  $R082F8h$  $Analog Register 190$  $RW$  $0h$  $$
$$icp_ring[3:0]$  $7$  $4$  $R082F8h$  $Analog Register 190$  $RW$  $fh$  $TBD$
$$pll_lpf_r1_sel_ring[2:0]$  $3$  $1$  $R082F8h$  $Analog Register 190$  $RW$  $1h$  $TBD$
$$ND$  $0$  $0$  $R082F8h$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring[1:0]$  $7$  $6$  $R082FCh$  $Analog Register 191$  $RW$  $2h$  $TBD$
$$pll_lpf_c2_sel_ring[1:0]$  $5$  $4$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $TBD$
$$ND$  $3$  $3$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082FCh$  $Analog Register 192$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $$
$$pll_speed_ring[4:0]$  $7$  $3$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $TBD$
$$pll_band_sel_ring$  $2$  $2$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $TBD$
$$pll_sllp_dac_bypass_en_ring$  $1$  $1$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $TBD$
$$pll_sllp_dis_ring$  $0$  $0$  $R08300h$  $Analog Register 193$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08304h$  $Analog Register 193$  $RW$  $0h$  $$
$$pll_pwexp_dis_ring$  $7$  $7$  $R08304h$  $Analog Register 193$  $RW$  $0h$  $TBD$
$$pll_sllp_dac_valid_ring$  $6$  $6$  $R08304h$  $Analog Register 193$  $RW$  $0h$  $TBD$
$$pll_sllp_dac_range_shift_ring[1:0]$  $5$  $4$  $R08304h$  $Analog Register 193$  $RW$  $2h$  $TBD$
$$pll_sllp_dac_coarse_ring[3:0]$  $3$  $0$  $R08304h$  $Analog Register 194$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$pll_sllp_dac_fine_ring[10:8]$  $7$  $5$  $R08308h$  $Analog Register 194$  $RW$  $4h$  $TBD$
$$ND$  $4$  $4$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08308h$  $Analog Register 195$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0830Ch$  $Analog Register 195$  $RW$  $0h$  $$
$$pll_sllp_dac_fine_ring[7:0]$  $7$  $0$  $R0830Ch$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $$
$$pll_cal_en_ring$  $7$  $7$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$pll_shrtr_ring$  $6$  $6$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$tx_intpr_ring[1:0]$  $5$  $4$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$dpherck_dly_sel_ring[1:0]$  $3$  $2$  $R08310h$  $Analog Register 196$  $RW$  $1h$  $TBD$
$$ssc_clk_en_ring$  $1$  $1$  $R08310h$  $Analog Register 196$  $RW$  $1h$  $TBD$
$$clk_det_en_ring$  $0$  $0$  $R08310h$  $Analog Register 197$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $$
$$tx_intpreset_ext_ring$  $7$  $7$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $TBD$
$$sel_vthvco_ring$  $6$  $6$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $TBD$
$$sel_ipp_iptat_sllp_ring[1:0]$  $5$  $4$  $R08314h$  $Analog Register 197$  $RW$  $2h$  $TBD$
$$pll_sllp_dac1p2x_en_ring$  $3$  $3$  $R08314h$  $Analog Register 197$  $RW$  $1h$  $TBD$
$$tsen_adc_mode[1:0]$  $2$  $1$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $Temp Sensor Mode Select. 00: Internal Temp Sensor; 01: ADC Function; 10: On-die Remote Temp Sensor; 11: Off-chip Remote Temp Sensor.$
$$ND$  $0$  $0$  $R08314h$  $Analog Register 198$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08318h$  $Analog Register 198$  $RW$  $0h$  $$
$$tsen_ch_sel[2:0]$  $7$  $5$  $R08318h$  $Analog Register 198$  $RW$  $0h$  $Remote Diode Sensor Channel Select$
$$adc_ch_sel[2:0]$  $4$  $2$  $R08318h$  $Analog Register 198$  $RW$  $0h$  $ADC Input Channel Select$
$$tsen_adc_osr[1:0]$  $1$  $0$  $R08318h$  $Analog Register 199$  $RW$  $3h$  $Over Sample Ratio Select. 00: 64; 01:128; 10:256; 11: 512$
$$ND$  $31$  $8$  $R0831Ch$  $Analog Register 199$  $RW$  $0h$  $$
$$tsen_adc_chop_en[1:0]$  $7$  $6$  $R0831Ch$  $Analog Register 199$  $RW$  $3h$  $Chopper Enable Select.$
$$tsen_adc_chop_sel[1:0]$  $5$  $4$  $R0831Ch$  $Analog Register 199$  $RW$  $0h$  $Chopper Frequency Select$
$$tsen_adc_avg_bypass$  $3$  $3$  $R0831Ch$  $Analog Register 199$  $RW$  $0h$  $Temperature Measurement Averaging Function Select. 0: Averaging Functoin Enable; 1: Averaging Function Skip.$
$$tsen_adc_cal[1:0]$  $2$  $1$  $R0831Ch$  $Analog Register 199$  $RW$  $2h$  $ADC Calibration Select$
$$tsen_bias$  $0$  $0$  $R0831Ch$  $Analog Register 200$  $RW$  $0h$  $Temp Sensor Low Output Current Select. 0: Normal Current; 1: Low Current.$
$$ND$  $31$  $8$  $R08320h$  $Analog Register 200$  $RW$  $0h$  $$
$$tsen_dem_en$  $7$  $7$  $R08320h$  $Analog Register 200$  $RW$  $1h$  $DEM Function Enable Select. 0: Disable; 1: Enable$
$$bg_trim[3:0]$  $6$  $3$  $R08320h$  $Analog Register 200$  $RW$  $8h$  $Bandgap Single-point Trim Select$
$$tsen_adc_atest_sel[1:0]$  $2$  $1$  $R08320h$  $Analog Register 200$  $RW$  $0h$  $Analog Test Point Select For Debug$
$$ND$  $0$  $0$  $R08320h$  $Analog Register 201$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08324h$  $Analog Register 201$  $RW$  $0h$  $$
$$tsen_adc_raw_sel[1:0]$  $7$  $6$  $R08324h$  $Analog Register 201$  $RW$  $0h$  $Digital Raw Data Select For Debug$
$$pcm_en$  $5$  $5$  $R08324h$  $Analog Register 201$  $RW$  $0h$  $PCM Enable Signal$
$$pcm_ctrl[4:0]$  $4$  $0$  $R08324h$  $Analog Register 202$  $RW$  $00h$  $Setting For Different Test Points Of PCM$
$$ND$  $31$  $8$  $R08328h$  $Analog Register 202$  $RW$  $0h$  $$
$$dro_en$  $7$  $7$  $R08328h$  $Analog Register 202$  $RW$  $0h$  $DRO Enable Signal$
$$dro_sel[3:0]$  $6$  $3$  $R08328h$  $Analog Register 202$  $RW$  $0h$  $Setting For Different Types Of Ring Osc$
$$clk_direction_lcpll$  $2$  $2$  $R08328h$  $Analog Register 202$  $RW$  $1h$  $Clock Direction Selection Of LCPLL$
$$clk_direction_ringpll$  $1$  $1$  $R08328h$  $Analog Register 202$  $RW$  $1h$  $Clock Direction Selection Of RINGPLL$
$$clk_direction_refclk$  $0$  $0$  $R08328h$  $Analog Register 203$  $RW$  $1h$  $Clock Direction Selection Of REFCLK Divided From LCPLL$
$$ND$  $31$  $8$  $R0832Ch$  $Analog Register 203$  $RW$  $0h$  $$
$$test[7:0]$  $7$  $0$  $R0832Ch$  $Analog Register 204$  $RW$  $00h$  $CMN Analog Test Point Selection$
$$ND$  $31$  $8$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$tp_en$  $7$  $7$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $Enable PHY Analog Test Point. 0:disable; 1: Enable$
$$avdd1815_sel$  $6$  $6$  $R08330h$  $Analog Register 204$  $RW$  $1h$  $1.8V Or 1.5V Analog Power Supply Selection. 0: 1.5V 1: 1.8V$
$$ND$  $5$  $5$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08330h$  $Analog Register 205$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08334h$  $Analog Register 205$  $RW$  $0h$  $$
$$ref_clk_ring_sel$  $7$  $7$  $R08334h$  $Analog Register 205$  $RW$  $1h$  $1: External Clock; 0: LC PLL Divided Clock.$
$$clk500m_dig_en$  $6$  $6$  $R08334h$  $Analog Register 205$  $RW$  $1h$  $NA$
$$lcpll_pfd_pw_dly$  $5$  $5$  $R08334h$  $Analog Register 205$  $RW$  $0h$  $NA$
$$icp_lc[4:0]$  $4$  $0$  $R08334h$  $Analog Register 206$  $RW$  $1fh$  $NA$
$$ND$  $31$  $8$  $R08338h$  $Analog Register 206$  $RW$  $0h$  $$
$$unused_1$  $7$  $7$  $R08338h$  $Analog Register 206$  $RW$  $1h$  $Ana_rsvd4[7:0]$
$$unused_2$  $6$  $6$  $R08338h$  $Analog Register 206$  $RW$  $1h$  $NA$
$$unused_3$  $5$  $5$  $R08338h$  $Analog Register 206$  $RW$  $1h$  $NA$
$$unused_4$  $4$  $4$  $R08338h$  $Analog Register 206$  $RW$  $1h$  $NA$
$$FORCE_CLK_DIRECTION_RING$  $3$  $3$  $R08338h$  $Analog Register 206$  $RW$  $0h$  $NA$
$$unused_5$  $2$  $2$  $R08338h$  $Analog Register 206$  $RW$  $0h$  $NA$
$$CLK_BKWD_DIRECTION_LCPLL$  $1$  $1$  $R08338h$  $Analog Register 206$  $RW$  $0h$  $NA$
$$CLK_BKWD_DIRECTION_RINGPLL$  $0$  $0$  $R08338h$  $Analog Register 207$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R0833Ch$  $Analog Register 207$  $RW$  $0h$  $$
$$unused_6$  $7$  $7$  $R0833Ch$  $Analog Register 207$  $RW$  $1h$  $Ana_rsvd3[7:0]$
$$unused_7$  $6$  $6$  $R0833Ch$  $Analog Register 207$  $RW$  $1h$  $NA$
$$unused_8$  $5$  $5$  $R0833Ch$  $Analog Register 207$  $RW$  $1h$  $NA$
$$unused_9$  $4$  $4$  $R0833Ch$  $Analog Register 207$  $RW$  $1h$  $NA$
$$FORCE_CLK_DIRECTION_LCPLL$  $3$  $3$  $R0833Ch$  $Analog Register 207$  $RW$  $0h$  $NA$
$$MASTERREG_R_SHORT$  $2$  $2$  $R0833Ch$  $Analog Register 207$  $RW$  $0h$  $Connected To Masterreg_r_short In R1P1$
$$LCPLLCLK_DIV2_SEL$  $1$  $1$  $R0833Ch$  $Analog Register 207$  $RW$  $0h$  $NA$
$$REFCLK_BYPASS$  $0$  $0$  $R0833Ch$  $Analog Register 208$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R08340h$  $Analog Register 208$  $RW$  $0h$  $$
$$unused_10$  $7$  $7$  $R08340h$  $Analog Register 208$  $RW$  $1h$  $ANA_RSVD2[7:0]$
$$CLK_FWD2_DIRECTION_LCPLL$  $6$  $6$  $R08340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$CLK_BKWD2_DIRECTION_LCPLL$  $5$  $5$  $R08340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$CLK_FWD2_DIRECTION_RINGPLL$  $4$  $4$  $R08340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$CLK_BKWD2_DIRECTION_RINGPLL$  $3$  $3$  $R08340h$  $Analog Register 208$  $RW$  $0h$  $NA$
$$intpi_pll5[2:0]$  $2$  $0$  $R08340h$  $Analog Register 209$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R08344h$  $Analog Register 209$  $RW$  $0h$  $$
$$vdd_cp_selb$  $7$  $7$  $R08344h$  $Analog Register 209$  $RW$  $1h$  $Already Have R1P0$
$$avddr12_sel_mast_reg$  $6$  $6$  $R08344h$  $Analog Register 209$  $RW$  $0h$  $ANA_RSVD1[7:0]$
$$intpi_pll2[2:0]$  $5$  $3$  $R08344h$  $Analog Register 209$  $RW$  $0h$  $NA$
$$intpi_pll3[2:0]$  $2$  $0$  $R08344h$  $Analog Register 210$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R08348h$  $Analog Register 210$  $RW$  $0h$  $$
$$intpi_pll4[2:0]$  $7$  $5$  $R08348h$  $Analog Register 210$  $RW$  $0h$  $ANA_RSVD0[7:0]$
$$cmn_ipp_sllp_cur_sel[2:0]$  $4$  $2$  $R08348h$  $Analog Register 210$  $RW$  $2h$  $NA$
$$lcpll_ind_range_sel$  $1$  $1$  $R08348h$  $Analog Register 210$  $RW$  $0h$  $Option To Fine Tune Inductor Range$
$$vddvco_vth_12nm_sel$  $0$  $0$  $R08348h$  $Analog Register 211$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R0834Ch$  $Analog Register 211$  $RW$  $0h$  $$
$$ana_rsvda[7:0]$  $7$  $0$  $R0834Ch$  $Analog Register 212$  $RW$  $f0h$  $New Added In R1P2$
$$ND$  $31$  $8$  $R08350h$  $Analog Register 212$  $RW$  $0h$  $$
$$ana_rsvdb[7:0]$  $7$  $0$  $R08350h$  $Analog Register 213$  $RW$  $f0h$  $New Added In R1P2$
$$ND$  $31$  $8$  $R08354h$  $Analog Register 213$  $RW$  $0h$  $$
$$ana_rsvdc[7:0]$  $7$  $0$  $R08354h$  $Analog Register 214$  $RW$  $f0h$  $New Added In R1P2$
$$ND$  $31$  $8$  $R08358h$  $Analog Register 214$  $RW$  $0h$  $$
$$ana_rsvdd[7:0]$  $7$  $0$  $R08358h$  $_field description_$  $RW$  $f0h$  $New Added In R1P2$
$$ND$  $31$  $31$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A000h$  $DTX Register 0$  $RW$  $0h$  $$
$$auto_tx_foffset$  $31$  $31$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $Auto Transmitter Frequency Offset.$
$$SSC_DSPREAD_TX$  $30$  $30$  $R0A008h$  $DTX Register 0$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select.$
$$tx_foff_inv$  $29$  $29$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $TX Frequency Offset Invert$
$$tx_foff_inv_force$  $28$  $28$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $TX Frequency Offset Invert Force Control$
$$ND$  $27$  $27$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ssc_acc_factor$  $26$  $26$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $SSC Accumulator Factor$
$$rx2tx_foffset_lane_sel[1:0]$  $25$  $24$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $RX To TX Frequency Offset Select$
$$reset_dtx$  $23$  $23$  $R0A008h$  $DTX Register 0$  $RW$  $1h$  $Reset DTX$
$$ringpll_ssc_dis$  $22$  $22$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $Ring PLL SSC Disable$
$$lcpll_ssc_dis$  $21$  $21$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $LC PLL SSC Disable$
$$dpher_cal_mode_ring$  $20$  $20$  $R0A008h$  $DTX Register 0$  $RW$  $1h$  $Tx Phase Calculation Mode Ring PLL$
$$dpher_cal_mode$  $19$  $19$  $R0A008h$  $DTX Register 0$  $RW$  $1h$  $Tx Phase Calculation Mode$
$$ND$  $18$  $18$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ssc_step_125ppm[3:0]$  $13$  $10$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $SSC Step Value For 125PPM$
$$INIT_TXFOFFS[9:0]$  $9$  $0$  $R0A008h$  $DTX Register 1$  $RW$  $0h$  $Initial TX Frequency Offset$
$$ND$  $31$  $31$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ssc_m[12:0]$  $28$  $16$  $R0A00Ch$  $DTX Register 1$  $RW$  $05cfh$  $SSC Parameter$
$$ND$  $15$  $15$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring[3:0]$  $3$  $0$  $R0A00Ch$  $DTX Register 2$  $RW$  $0h$  $SSC Step Value For 125PPM For Ring PLL$
$$auto_tx_foffset_ring$  $31$  $31$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $Auto Transmitter Frequency Offset.$
$$ssc_dspread_tx_ring$  $30$  $30$  $R0A010h$  $DTX Register 2$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select For Ring.$
$$tx_foff_ring_inv$  $29$  $29$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $TX Frequency Offset Invert$
$$tx_foff_ring_inv_force$  $28$  $28$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $TX Frequency Offset Invert Force Control$
$$ND$  $27$  $27$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ssc_acc_factor_ring$  $26$  $26$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $SSC Accumulator Factor For Ring PLL$
$$rx2tx_foffset_ring_lane_sel[1:0]$  $25$  $24$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $RX To TX Frequency Offset Select For Ring PLL$
$$ND$  $23$  $23$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$SSC_AMP[6:0]$  $22$  $16$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $SSC Amplitude Setting$
$$DTX_CLAMPING_SEL[1:0]$  $15$  $14$  $R0A010h$  $DTX Register 2$  $RW$  $1h$  $DTX Clamping Select$
$$DTX_CLAMPING_EN$  $13$  $13$  $R0A010h$  $DTX Register 2$  $RW$  $1h$  $DTX Clamping Enable$
$$DTX_CLAMPING_TRIGGER_CLEAR$  $12$  $12$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $DTX Clamping Trigger Clear$
$$DTX_CLAMPING_TRIGGER$  $11$  $11$  $R0A010h$  $DTX Register 2$  $R$  $Vh$  $DTX Clamping Trigger$
$$reset_dtx_ring$  $10$  $10$  $R0A010h$  $DTX Register 2$  $RW$  $1h$  $Reset DTX$
$$INIT_TXFOFFS_RING[9:0]$  $9$  $0$  $R0A010h$  $DTX Register 3$  $RW$  $0h$  $Initial TX Frequency Offset For Ring PLL$
$$ND$  $31$  $31$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ssc_m_ring[12:0]$  $28$  $16$  $R0A014h$  $DTX Register 3$  $RW$  $05cfh$  $SSC Parameter For Ring PLL$
$$ND$  $15$  $15$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A014h$  $DTX Register 4$  $RW$  $0h$  $$
$$SSC_AMP_RING[6:0]$  $31$  $25$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $SSC Amplitude Setting For Ring PLL$
$$ND$  $24$  $24$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $$
$$dtx_floop_step_size_ring[1:0]$  $23$  $22$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Step Size For Ring PLL$
$$dtx_floop_step_size[1:0]$  $21$  $20$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Step Size For LC PLL$
$$DTX_FOFFSET_SEL_RING$  $19$  $19$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Offset Selection For Ring PLL$
$$DTX_FOFFSET_SEL$  $18$  $18$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Offset Selection For LC PLL$
$$DTX_FLOOP_EN_RING$  $17$  $17$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Enable For Ring PLL$
$$DTX_FLOOP_EN$  $16$  $16$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Enable$
$$lane_align_poffset_ring_force$  $15$  $15$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $Lane Alignment Phase Offset Force For Ring$
$$lane_align_poffset_ring[6:0]$  $14$  $8$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $Lane Alignment Phase Offset For Ring$
$$lane_align_poffset_force$  $7$  $7$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $Lane Alignment Phase Offset Force$
$$lane_align_poffset[6:0]$  $6$  $0$  $R0A018h$  $DTX PHY Alignment 0$  $RW$  $0h$  $Lane Alignment Phase Offset$
$$phy_align_sample_sel$  $31$  $31$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $PHY Alignment Sample Selection$
$$align_coarse_timeout_en$  $30$  $30$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $1h$  $Alignment Coarse Stage Timeout Enable$
$$lane_align_fast_done_sel[1:0]$  $29$  $28$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $1h$  $Lane Alignment Fast Done Selection$
$$dtx_floop_foffset_rd_req$  $27$  $27$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request$
$$dtx_floop_foffset[10:0]$  $26$  $16$  $R0A01Ch$  $DTX PHY Alignment 0$  $R$  $Vh$  $DTX Frequency Loop Offset$
$$ND$  $15$  $15$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $0h$  $$
$$dtx_floop_foffset_rd_req_ring$  $11$  $11$  $R0A01Ch$  $DTX PHY Alignment 0$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request For Ring PLL$
$$dtx_floop_foffset_ring[10:0]$  $10$  $0$  $R0A01Ch$  $DTX PHY Alignment 1$  $R$  $Vh$  $DTX Frequence Loop Offset For Ring PLL$
$$align_settle_time_sel[2:0]$  $31$  $29$  $R0A024h$  $DTX PHY Alignment 1$  $RW$  $1h$  $Alignment Settle Time Selection$
$$align_accurate_en$  $28$  $28$  $R0A024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $PHY Alignment Accurate State Enable$
$$phy_align_valid_width_force$  $27$  $27$  $R0A024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $PHY Alignment Valid Signal Width Force$
$$phy_align_valid_width[1:0]$  $26$  $25$  $R0A024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $PHY Alignment Valid Signal Width$
$$align_coarse_step[2:0]$  $24$  $22$  $R0A024h$  $DTX PHY Alignment 1$  $RW$  $3h$  $Alignment Coarse Step Size Selection$
$$align_accurate_step[1:0]$  $21$  $20$  $R0A024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $Alignment Accurate Step Size Selection$
$$align_fine_step[1:0]$  $19$  $18$  $R0A024h$  $DTX PHY Alignment 1$  $RW$  $3h$  $Alignment Fine Step Size Selection$
$$cnt1m_ini_txclk_force$  $17$  $17$  $R0A024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $PHY Alignment Settle Time Counter Setting Force$
$$align_cmpsat_en$  $16$  $16$  $R0A024h$  $DTX PHY Alignment 1$  $RW$  $0h$  $PHY Alignment Compesation Enable$
$$cnt1m_ini_txclk[8:0]$  $15$  $7$  $R0A024h$  $DTX PHY Alignment 1$  $RW$  $7dh$  $PHY Alignment Settle Time Counter Setting$
$$align_comp_phase[6:0]$  $6$  $0$  $R0A024h$  $DTX PHY Alignment 2$  $RW$  $0h$  $PHY Alignment Compesation Phase Number$
$$ND$  $31$  $31$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A028h$  $DTX PHY Alignment 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A028h$  $SRIS 0$  $RW$  $0h$  $$
$$lane_align_freeze_force$  $31$  $31$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Lane Alignment Accurate State Phase Step Select.$
$$lane_align_freeze$  $30$  $30$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Freeze Lane Alignment Function.  $
$$lane_align_ready_out_force$  $29$  $29$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Lane_align_ready_out Force Enable$
$$lane_align_ready_out$  $28$  $28$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Value For Pin_lane_align_ready_out.$
$$lane_align_ready_in_force$  $27$  $27$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Lane_align_ready_in Force Enable$
$$lane_align_ready_in$  $26$  $26$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Lane_align_ready_in Forced Value$
$$ssc_run_out_force$  $25$  $25$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Ssc_run_out Force Enable$
$$ssc_run_out$  $24$  $24$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Ssc_run_out Forced Value$
$$ssc_run_in_force$  $23$  $23$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Ssc_run_in Force Enable$
$$ssc_run_in$  $22$  $22$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Ssc_run_in Forced Value$
$$lane_align_ready_mode$  $21$  $21$  $R0A02Ch$  $SRIS 0$  $RW$  $1h$  $Lane Align Ready Mode$
$$lane_align_ready_timeout_en$  $20$  $20$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Lane Align Ready Timeout Enable$
$$max_poffset_jump_reset$  $19$  $19$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Reset Max_poffset_jump$
$$ssc_run_in_loop$  $18$  $18$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Ssc_run_in Loopback Enable$
$$sris_realign_ready_timeout_en$  $17$  $17$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Lane Realign Ready Timeout Enable.$
$$sris_realign_ready_mode$  $16$  $16$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Lane Realign Ready Mode.$
$$SRIS_DIS_FORCE$  $15$  $15$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $SRIS_DIS FORCE Enable.$
$$SRIS_DIS$  $14$  $14$  $R0A02Ch$  $SRIS 0$  $RW$  $1h$  $SRIS_DIS Forced Value.$
$$one_us_dtx_force$  $13$  $13$  $R0A02Ch$  $SRIS 0$  $RW$  $0h$  $Force One_us_dtx To Register Value.$
$$one_us_dtx[9:0]$  $12$  $3$  $R0A02Ch$  $SRIS 0$  $RW$  $138h$  $Number Of DTX_CLK Cycles In 1us$
$$lane_align_ready_timer[2:0]$  $2$  $0$  $R0A02Ch$  $SRIS 1$  $RW$  $2h$  $Lane Alignment Done Timer.$
$$int_lane_align_ready_in$  $31$  $31$  $R0A030h$  $SRIS 1$  $R$  $Vh$  $Read Value Of Internal Lane_align_ready_in$
$$int_lane_align_ready_out$  $30$  $30$  $R0A030h$  $SRIS 1$  $R$  $Vh$  $Read Value Of Internal Lane_align_ready_out$
$$int_ssc_run_in$  $29$  $29$  $R0A030h$  $SRIS 1$  $R$  $Vh$  $Read Value Of Internal SSC_RUN_IN$
$$int_ssc_run_out$  $28$  $28$  $R0A030h$  $SRIS 1$  $R$  $Vh$  $Read Value Of Internal SSC_RUN_OUT$
$$int_lane_ready$  $27$  $27$  $R0A030h$  $SRIS 1$  $R$  $Vh$  $Lane Align Ready$
$$max_poffset_jump[5:0]$  $26$  $21$  $R0A030h$  $SRIS 1$  $R$  $Vh$  $Maximum Alignment Phase Offset Jump After Lane Alignment Done. $
$$poff_foff_en$  $20$  $20$  $R0A030h$  $SRIS 1$  $RW$  $1h$  $Enable Both Phase Offset And Frequency Offset Together$
$$INIT_TXFOFFS_EN$  $19$  $19$  $R0A030h$  $SRIS 1$  $RW$  $1h$  $Enable Tx Initial Frequency Offset.$
$$ND$  $18$  $18$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $$
$$SRIS_SSC_CYCLE_DISABLE$  $11$  $11$  $R0A030h$  $SRIS 1$  $RW$  $0h$  $Disable SSC Cycles$
$$sris_ssc_cycle[2:0]$  $10$  $8$  $R0A030h$  $SRIS 1$  $RW$  $4h$  $Total SSC Cylces For SSC Mode.$
$$sris_refclk_align_start_time2[2:0]$  $7$  $5$  $R0A030h$  $SRIS 1$  $RW$  $6h$  $Time To Start Refclk Alignment In Small Step Jump Mode.$
$$sris_refclk_align_start_time1[1:0]$  $4$  $3$  $R0A030h$  $SRIS 1$  $RW$  $2h$  $Time To Start Refclk Alignment In The  Big Step Jump Mode.$
$$sris_realign_timer[2:0]$  $2$  $0$  $R0A030h$  $MCU CMN Control Register 0$  $RW$  $4h$  $Lane Alignment Time Between Two SSC Modes.$
$$ND$  $31$  $10$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$INIT_XDATA_FROM_PMEM$  $9$  $9$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Initialize Xdata from Program Memory By MCU$
$$INIT_DONE_CMN$  $8$  $8$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $CMN MCU Initialization Done$
$$ND$  $7$  $5$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$MCU_EN_CMN$  $4$  $4$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable CMN MCU$
$$MCU_EN_LANE3$  $3$  $3$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 3$
$$MCU_EN_LANE2$  $2$  $2$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 2$
$$MCU_EN_LANE1$  $1$  $1$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 1$
$$MCU_EN_LANE0$  $0$  $0$  $R0A200h$  $MCU CMN Control Register 1$  $RW$  $0h$  $Enable MCU Lane 0$
$$cmn_mcu_restart$  $31$  $31$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Restart$
$$ND$  $30$  $17$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$hold_mcu_cmn$  $16$  $16$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $CMN MCU  Hold Mode Request$
$$ND$  $15$  $9$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$hold_mcu_lane0$  $8$  $8$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Lane0 Hold Mode Request$
$$ND$  $7$  $1$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE0$  $0$  $0$  $R0A204h$  $MCU CMN Control Register 2$  $RW$  $0h$  $Interrupt MCU Lane0$
$$ND$  $31$  $9$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$hold_mcu_lane1$  $8$  $8$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $MCU Lane1 Hold Mode Request$
$$ND$  $7$  $1$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE1$  $0$  $0$  $R0A208h$  $MCU CMN Control Register 3$  $RW$  $0h$  $Interrupt MCU Lane1$
$$ND$  $31$  $9$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$hold_mcu_lane2$  $8$  $8$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $MCU Lane2 Hold Mode Request$
$$ND$  $7$  $1$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE2$  $0$  $0$  $R0A20Ch$  $MCU CMN Control Register 4$  $RW$  $0h$  $Interrupt MCU Lane2$
$$ND$  $31$  $9$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$hold_mcu_lane3$  $8$  $8$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $MCU Lane3 Hold Mode Request$
$$ND$  $7$  $1$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$SET_INT_ISR_LANE3$  $0$  $0$  $R0A210h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $Interrupt MCU Lane3$
$$mcu_debug_cmn_3[7:0]$  $31$  $24$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_2[7:0]$  $23$  $16$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_1[7:0]$  $15$  $8$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_0[7:0]$  $7$  $0$  $R0A214h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_7[7:0]$  $31$  $24$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_6[7:0]$  $23$  $16$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_5[7:0]$  $15$  $8$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_4[7:0]$  $7$  $0$  $R0A218h$  $Memory Control Register 0$  $RW$  $0h$  $For Firmware Use$
$$ND$  $31$  $25$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $$
$$PRAM_ECC_1ERR$  $24$  $24$  $R0A21Ch$  $Memory Control Register 0$  $R$  $Vh$  $PRAM 16384x32 Memory ECC 1 Bit Correctable Error Detected$
$$PRAM_ECC_2ERR$  $23$  $23$  $R0A21Ch$  $Memory Control Register 0$  $R$  $Vh$  $PRAM 16384x32 Memory ECC 2 bits Uncorrectable Error Detected$
$$ROM_PARITY_ERR$  $22$  $22$  $R0A21Ch$  $Memory Control Register 0$  $R$  $Vh$  $8192x32 ROM PARITY Error Detected$
$$PRAM_ECC_1ERR_CLEAR$  $21$  $21$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 1 Bit Error Clear$
$$PRAM_ECC_1ERR_ENABLE$  $20$  $20$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC Enable For 1 Bit Error$
$$PRAM_ECC_1ERR_SET$  $19$  $19$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 1 Bit Error Set$
$$PRAM_ECC_2ERR_CLEAR$  $18$  $18$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 2 Bit Error Clear$
$$PRAM_ECC_2ERR_ENABLE$  $17$  $17$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC Enable For 2 Bit Error $
$$PRAM_ECC_2ERR_SET$  $16$  $16$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PRAM ECC For 2 Bit Error Set$
$$prom_tm$  $15$  $15$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $ROM Timing Control For Debug Only$
$$prom_trb[1:0]$  $14$  $13$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $1h$  $ROM Timing Control For Debug Only$
$$prom_rtsel[1:0]$  $12$  $11$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $1h$  $ROM Timing Control For Debug Only$
$$prom_ptsel[1:0]$  $10$  $9$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $1h$  $ROM Timing Control For Debug Only$
$$pram_rtsel[1:0]$  $8$  $7$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $1h$  $Program Memory Read Timing Control For Debug Only$
$$pram_wtsel[1:0]$  $6$  $5$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $Program Memory Write Timing Control For Debug Only$
$$PROG_RAM_SEL[1:0]$  $4$  $3$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $PHY Program Memory Access Selection$
$$ROM_PARITY_ERR_CLEAR$  $2$  $2$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $ROM PARITY Error Clear$
$$ROM_PARITY_ERR_ENABLE$  $1$  $1$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $ROM PARITY Check Enable$
$$ROM_PARITY_ERR_SET$  $0$  $0$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $0h$  $ROM PARITY Error Set$
$$ND$  $31$  $12$  $R0A220h$  $Memory Control Register 1$  $RW$  $0h$  $$
$$cache_rtsel_cmn[1:0]$  $11$  $10$  $R0A220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN Cache Memory Read Timing Control$
$$cache_wtsel_cmn[1:0]$  $9$  $8$  $R0A220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN Cache Memory Write Timing Control$
$$iram_rtsel_cmn[1:0]$  $7$  $6$  $R0A220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN IRAM Read Timing Control$
$$iram_wtsel_cmn[1:0]$  $5$  $4$  $R0A220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN IRAM Write Timing Control$
$$xram_cmn_wtsel[1:0]$  $3$  $2$  $R0A220h$  $Memory Control Register 1$  $RW$  $1h$  $Common Xdata Ram Write Timing Control For Debug Only$
$$xram_cmn_rtsel[1:0]$  $1$  $0$  $R0A220h$  $Memory Control Register 2$  $RW$  $1h$  $Common Xdata Ram Read Timing Control For Debug Only$
$$PMEM_CHECKSUM_EXP[31:0]$  $31$  $0$  $R0A224h$  $Memory Control Register 3$  $RW$  $ffffffffh$  $Program Memory Expected Checksum Value$
$$PMEM_CHECKSUM[31:0]$  $31$  $0$  $R0A228h$  $Memory Control Register 4$  $R$  $Vh$  $Program Memory Checksum Result$
$$ND$  $31$  $29$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $$
$$IRAM_ECC_2ERR_SET_CMN$  $28$  $28$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error$
$$CACHE_ECC_2ERR_SET_CMN$  $27$  $27$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error$
$$XDATA_ECC_2ERR_SET_CMN$  $26$  $26$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error$
$$IRAM_ECC_1ERR_SET_CMN$  $25$  $25$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error$
$$CACHE_ECC_1ERR_SET_CMN$  $24$  $24$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error$
$$XDATA_ECC_1ERR_SET_CMN$  $23$  $23$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error$
$$IRAM_ECC_2ERR_CLEAR_CMN$  $22$  $22$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear$
$$CACHE_ECC_2ERR_CLEAR_CMN$  $21$  $21$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear$
$$XDATA_ECC_2ERR_CLEAR_CMN$  $20$  $20$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear$
$$IRAM_ECC_1ERR_CLEAR_CMN$  $19$  $19$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear$
$$CACHE_ECC_1ERR_CLEAR_CMN$  $18$  $18$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear$
$$XDATA_ECC_1ERR_CLEAR_CMN$  $17$  $17$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear$
$$IRAM_ECC_2ERR_ENABLE_CMN$  $16$  $16$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error$
$$CACHE_ECC_2ERR_ENABLE_CMN$  $15$  $15$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error$
$$XDATA_ECC_2ERR_ENABLE_CMN$  $14$  $14$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error$
$$IRAM_ECC_1ERR_ENABLE_CMN$  $13$  $13$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error$
$$CACHE_ECC_1ERR_ENABLE_CMN$  $12$  $12$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error$
$$XDATA_ECC_1ERR_ENABLE_CMN$  $11$  $11$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error$
$$IRAM_ECC_2ERR_CMN$  $10$  $10$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $IRAM MEM ECC 2 Bits Error Detected$
$$CACHE_ECC_2ERR_CMN$  $9$  $9$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $Cache Mem ECC 2 Bits Error Detected$
$$XDATA_ECC_2ERR_CMN$  $8$  $8$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $Xdata Mem ECC 2 Bits Error Detected$
$$IRAM_ECC_1ERR_CMN$  $7$  $7$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $IRAM MEM ECC 1 Bit Error Detected$
$$CACHE_ECC_1ERR_CMN$  $6$  $6$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $Cache Mem ECC 1 Bit Error Detected$
$$XDATA_ECC_1ERR_CMN$  $5$  $5$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $Xdata Mem ECC 1 Bit Error Detected$
$$ND$  $4$  $3$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $$
$$ecc_enable$  $2$  $2$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $1h$  $Enable Memory ECC Function$
$$PMEM_CHECKSUM_PASS$  $1$  $1$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $PRAM Checksum Comparison Result$
$$PMEM_CHECKSUM_RESET$  $0$  $0$  $R0A22Ch$  $MCU Clock Control Register$  $RW$  $0h$  $Checksum Reset$
$$ND$  $31$  $2$  $R0A230h$  $MCU Clock Control Register$  $RW$  $0h$  $$
$$mcu_clk_div$  $1$  $1$  $R0A230h$  $MCU Clock Control Register$  $RW$  $0h$  $MCU Clock Source Divider$
$$mcu_clk_sel$  $0$  $0$  $R0A230h$  $MCU Information Register 0$  $RW$  $0h$  $MCU Clock Source Selection$
$$set_mcu_command_lane0[31:0]$  $31$  $0$  $R0A234h$  $MCU Information Register 1$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_lane1[31:0]$  $31$  $0$  $R0A238h$  $MCU Information Register 2$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_lane2[31:0]$  $31$  $0$  $R0A23Ch$  $MCU Information Register 3$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_lane3[31:0]$  $31$  $0$  $R0A240h$  $MEMORY CMN ECC ERROR ADDR$  $RW$  $0h$  $For Firmware Use$
$$ND$  $31$  $25$  $R0A244h$  $MEMORY CMN ECC ERROR ADDR$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_CMN[7:0]$  $24$  $17$  $R0A244h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $Vh$  $Cache LANE ECC Error Address$
$$IRAM_ECC_ERR_ADDR_CMN[7:0]$  $16$  $9$  $R0A244h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $Vh$  $Iram LANE ECC Error Address$
$$XDATA_ECC_ERR_ADDR_CMN[8:0]$  $8$  $0$  $R0A244h$  $MCU Sync 1$  $R$  $Vh$  $Xdata LANE ECC Error Address$
$$ND$  $31$  $25$  $R0A2DCh$  $MCU Sync 1$  $RW$  $0h$  $$
$$mcu_local_ack$  $24$  $24$  $R0A2DCh$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Acknowledge$
$$mcu_local_status[7:0]$  $23$  $16$  $R0A2DCh$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Status$
$$ND$  $15$  $9$  $R0A2DCh$  $MCU Sync 1$  $RW$  $0h$  $$
$$mcu_local_req$  $8$  $8$  $R0A2DCh$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Request$
$$mcu_local_command[7:0]$  $7$  $0$  $R0A2DCh$  $MCU Sync 2$  $RW$  $0h$  $External MCU Local Command$
$$ND$  $31$  $25$  $R0A2E0h$  $MCU Sync 2$  $RW$  $0h$  $$
$$mcu_remote_ack_rd$  $24$  $24$  $R0A2E0h$  $MCU Sync 2$  $R$  $Vh$  $External MCU Remote Acknowledge$
$$mcu_remote_status_rd[7:0]$  $23$  $16$  $R0A2E0h$  $MCU Sync 2$  $R$  $Vh$  $External MCU Remote Status$
$$ND$  $15$  $9$  $R0A2E0h$  $MCU Sync 2$  $RW$  $0h$  $$
$$mcu_remote_req_rd$  $8$  $8$  $R0A2E0h$  $MCU Sync 2$  $R$  $Vh$  $External MCU Remote Request$
$$mcu_remote_command_rd[7:0]$  $7$  $0$  $R0A2E0h$  $memory irq$  $R$  $Vh$  $External MCU Remote Command$
$$ND$  $31$  $4$  $R0A2E4h$  $memory irq$  $RW$  $0h$  $$
$$mcu_remote_ack_isr$  $3$  $3$  $R0A2E4h$  $memory irq$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt$
$$mcu_remote_req_isr$  $2$  $2$  $R0A2E4h$  $memory irq$  $RW$  $0h$  $External MCU Remote Request Interrupt$
$$ND$  $1$  $1$  $R0A2E4h$  $memory irq$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A2E4h$  $memory irq mask$  $RW$  $0h$  $$
$$ND$  $31$  $4$  $R0A2E8h$  $memory irq mask$  $RW$  $0h$  $$
$$mcu_remote_ack_mask$  $3$  $3$  $R0A2E8h$  $memory irq mask$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt Mask$
$$mcu_remote_req_mask$  $2$  $2$  $R0A2E8h$  $memory irq mask$  $RW$  $0h$  $External MCU Remote Request Interrupt Mask$
$$ND$  $1$  $1$  $R0A2E8h$  $memory irq mask$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A2E8h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_cmn_addr[7:0]$  $31$  $24$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register ADDR Input$
$$ana_reg_cmn_wd[7:0]$  $23$  $16$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WD Input$
$$ana_reg_cmn_rd_out[7:0]$  $15$  $8$  $R0A2ECh$  $Analog Interface Register 0$  $R$  $Vh$  $Common Analog Register RD_OUT Output$
$$ana_reg_cmn_rst$  $7$  $7$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RST Input$
$$ana_reg_cmn_we$  $6$  $6$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WE Input$
$$ana_reg_cmn_re$  $5$  $5$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RE Input$
$$ana_reg_cmn_force$  $4$  $4$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register Force$
$$ana_reg_hd_dly_sel[1:0]$  $3$  $2$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Analog Register Hold Time Select$
$$ana_reg_su_dly_sel[1:0]$  $1$  $0$  $R0A2ECh$  $APB Bus Control Register$  $RW$  $0h$  $Analog Register Setup Time Select$
$$ND$  $31$  $1$  $R0A2F0h$  $APB Bus Control Register$  $RW$  $0h$  $$
$$APB_BURST_EN$  $0$  $0$  $R0A2F0h$  $memory irq clear$  $RW$  $0h$  $APB Bus Burst Mode Enable$
$$ND$  $31$  $4$  $R0A2F4h$  $memory irq clear$  $RW$  $0h$  $$
$$mcu_remote_ack_isr_clear$  $3$  $3$  $R0A2F4h$  $memory irq clear$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt Clear$
$$mcu_remote_req_isr_clear$  $2$  $2$  $R0A2F4h$  $memory irq clear$  $RW$  $0h$  $External MCU Remote Request Interrupt Clear$
$$ND$  $1$  $1$  $R0A2F4h$  $memory irq clear$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A2F4h$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0A2F8h$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $1$  $R0A2F8h$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ana_reg_cmn_cal_force$  $0$  $0$  $R0A2F8h$  $Common Test Registers 0$  $RW$  $0h$  $Common Analog Register Force$
$$dig_rsvd0[15:0]$  $31$  $16$  $R0A300h$  $Common Test Registers 0$  $RW$  $0h$  $Digital Reserved Registers 0$
$$dig_int_rsvd0[15:0]$  $15$  $0$  $R0A300h$  $Common Test Registers 1$  $RW$  $0h$  $Digital Internal Reserved Registers 0$
$$ana_cmn_rsvd0[15:0]$  $31$  $16$  $R0A304h$  $Common Test Registers 1$  $RW$  $0h$  $Analog Common Reserved Registers 0$
$$ana_cmn_rsvd1[15:0]$  $15$  $0$  $R0A304h$  $Common Test Registers 2$  $RW$  $0h$  $Analog Common Reserved Registers 1$
$$stresstest_en$  $31$  $31$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Stress Test Enable$
$$ND$  $30$  $30$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_CMN[5:0]$  $29$  $24$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$testbus_sel_lo1_cmn[5:0]$  $21$  $16$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result$
$$ana_cmn_ana_rsvd_in[15:0]$  $15$  $0$  $R0A308h$  $Common Test Registers 3$  $RW$  $ff00h$  $Analog CMN_ANA_RSVD_IN Input$
$$TESTBUS_LANE_SEL0[2:0]$  $31$  $29$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Testbus Result$
$$TESTBUS_SEL_HI0_CMN[5:0]$  $28$  $23$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$testbus_lane_sel1[2:0]$  $22$  $20$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Optional Testbus Result$
$$testbus_sel_hi1_cmn[5:0]$  $19$  $14$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $First Level Test Bus Selection For Opitional Testbus Result. $
$$TESTBUS_HI8BSEL_8BMODE$  $13$  $13$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.$
$$ND$  $12$  $8$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$testbus_sel_order0[3:0]$  $7$  $4$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Rotate Testbus Order To The Left$
$$testbus_sel_order1[3:0]$  $3$  $0$  $R0A30Ch$  $Common Test Registers 4$  $RW$  $0h$  $Rotate Optional Testbus Order To The Left$
$$testbus_sel_swap[15:0]$  $31$  $16$  $R0A310h$  $Common Test Registers 4$  $RW$  $0h$  $Select Which Testbus Result And Optional Testbus Result To Be Swapped$
$$DIG_TEST_BUS[15:0]$  $15$  $0$  $R0A310h$  $Common System Registers$  $R$  $Vh$  $Digital Test Bus Register Read Out.$
$$LANE_SEL[2:0]$  $31$  $29$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Register Lane Selection.$
$$ND$  $28$  $28$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$BROADCAST$  $27$  $27$  $R0A314h$  $Common System Registers$  $RW$  $1h$  $Register Broadcast Mode.$
$$PHY_MODE[2:0]$  $26$  $24$  $R0A314h$  $Common System Registers$  $RW$  $4h$  $PHY Mode$
$$PHY_ISOLATE_MODE$  $23$  $23$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Isolate Mode$
$$ND$  $22$  $22$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$SFT_RST_NO_REG_CMN$  $21$  $21$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Software Reset For Internal Logic.$
$$SFT_RST_ONLY_REG$  $20$  $20$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Register Soft Reset With Auto Clear.$
$$PHY_MODE_FM_REG$  $19$  $19$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Mode Select From Registers$
$$pin_phy_mode_rd[2:0]$  $18$  $16$  $R0A314h$  $Common System Registers$  $R$  $Vh$  $PHY Mode Result From Either Register PHY_MODE[2:0] Or PIN_PHY_MODE[2:0]$
$$ND$  $15$  $10$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$ana_cmn_phy_x2_master_en[1:0]$  $9$  $8$  $R0A314h$  $Common System Registers$  $RW$  $3h$  $Analog Input CMN_PHY_X2_MASTER_EN Control Register$
$$PHY_CONFIG[1:0]$  $7$  $6$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PLL Configuration Between Multiple PHY$
$$SLAVE_ALIGN_REFCLK_FM_SIDE_A$  $5$  $5$  $R0A314h$  $Common System Registers$  $RW$  $1h$  $Slave PHY TX Alignment Reference Clock From Side A$
$$ND$  $4$  $4$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$MASTER_PHY_EN$  $3$  $3$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Master PHY Enable$
$$PHY_ALIGN_OFF$  $2$  $2$  $R0A314h$  $Common System Registers$  $RW$  $1h$  $PHY Alignment Disable$
$$ND$  $1$  $1$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$rst_reg_clk_cmn$  $0$  $0$  $R0A314h$  $Power Control Common Register 1$  $RW$  $0h$  $Reset Common Control Registers$
$$refclk_dis_fm_pm$  $31$  $31$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Disable Reference Clock$
$$ana_pu_bg_force$  $30$  $30$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_BG Control Force Selection$
$$pin_pu_ivref_rd$  $29$  $29$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $Internal Pu_ivref Read Value$
$$ana_pu_bg$  $28$  $28$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog BG$
$$pcie_use_sata_mode$  $27$  $27$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $PCIE Test Mode$
$$ana_pu_pll$  $26$  $26$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog PLL$
$$ND$  $25$  $25$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_pll_dly$  $24$  $24$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog PLL Delay$
$$ana_pu_ivref_force$  $23$  $23$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF Control Force Selection$
$$ana_pu_pll_force$  $22$  $22$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection$
$$ana_pu_ivref_dly1_force$  $21$  $21$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF_DLY1 Control Force Selection$
$$pu_pll_or$  $20$  $20$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $Logic OR Of All PU PLL Value$
$$ana_pu_ivref_dly2_force$  $19$  $19$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY2 Control Force Selection$
$$ana_txclk_sync_en_pll_ring$  $18$  $18$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Tx Clock Sync Enable For Ring PLL$
$$ana_pu_ivref_dly3_force$  $17$  $17$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY3 Control Force Selection$
$$pin_refclk_dis_rd$  $16$  $16$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PIN Referece Clock Disable Value$
$$ana_pll_lock_ring_rd$  $15$  $15$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PLL Lock Indicator For Ring PLL$
$$ANA_PLL_LOCK_RD$  $14$  $14$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PLL Lock Indicator$
$$REFCLK_SEL$  $13$  $13$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection$
$$reset_ana$  $12$  $12$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $Reset Analog Circuitry$
$$pu_bg_rdy_rd$  $11$  $11$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PIN BG READY Value Read$
$$ana_ld_cal_data$  $10$  $10$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog Load Calibration Data$
$$ANA_FBCK_SEL$  $9$  $9$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $PLL Feedback Clock Selection$
$$dtx_clk_off$  $8$  $8$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $DTX Clock Off$
$$pin_refclk_sel_rd$  $7$  $7$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $Reference Clock Selection Read Value$
$$ana_refclk_sel$  $6$  $6$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection$
$$pwron_seq$  $5$  $5$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $Power Up Sequence Status$
$$ana_txclk_sync_en_pll$  $4$  $4$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Tx Clock Sync Enable For LC PLL$
$$pu_bg_fell$  $3$  $3$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PU_BG Fell$
$$ANA_FBCK_SEL_RING$  $2$  $2$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $PLL Feedback Clock Selection For Ring PLL$
$$pu_ivref_fell$  $1$  $1$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PU_ivref Fell$
$$dtx_clk_off_ring$  $0$  $0$  $R0A318h$  $Input Interface Register0$  $RW$  $1h$  $DTX Clock Off For Ring PLL$
$$ND$  $31$  $26$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$reset_dtx_fm_master$  $25$  $25$  $R0A31Ch$  $Input Interface Register0$  $RW$  $1h$  $Reset DTX Control By Master Lane.$
$$ND$  $24$  $24$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$reserved_input[15:0]$  $22$  $7$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input$
$$reserved_input_fm_reg$  $6$  $6$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input From Registers Selection$
$$bg_rdy$  $5$  $5$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $BG Is Ready$
$$bg_rdy_fm_reg$  $4$  $4$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $Bg_rdy Control From Registers Selection$
$$ND$  $3$  $3$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$refclk_sel_fm_reg$  $2$  $2$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $Value Of Refclk_sel From Register Selection$
$$pu_ivref$  $1$  $1$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $Power Up IVREF$
$$pu_ivref_fm_reg$  $0$  $0$  $R0A31Ch$  $Input Interface Register1$  $RW$  $0h$  $Pu_ivref Control From Register Selection$
$$ana_cmn_ana_rsvd_out[15:0]$  $31$  $16$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Common Reserved Output$
$$ana_cmn_ana_rsvd_out_fm_reg$  $15$  $15$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Ana_cmn_ana_rsvd_out From Register Selection$
$$refclk_dis$  $14$  $14$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Reference Clock Disable$
$$refclk_dis_fm_reg$  $13$  $13$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Refclk_dis Control From Register Selection.$
$$ana_processmon_fclk_rdy$  $12$  $12$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready$
$$ana_processmon_fclk_rdy_fm_reg$  $11$  $11$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready Control From Register Slection$
$$ND$  $10$  $8$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $$
$$clear_phy_fm_rst$  $7$  $7$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Clear Phy_fm_rst Status$
$$phy_fm_rst$  $6$  $6$  $R0A320h$  $Input Interface Register1$  $R$  $Vh$  $PHY Reset Status$
$$ref_fref_sel_fm_reg$  $5$  $5$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Ref_fref_sel Control From Register Selection$
$$REF_FREF_SEL[4:0]$  $4$  $0$  $R0A320h$  $Input Interface Register2$  $RW$  $7h$  $Reference Clock Frequency Select.$
$$ND$  $31$  $28$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$txclk_sync_start_out$  $27$  $27$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $To PIN_TXCLK_SYNC_START_OUT$
$$txclk_sync_en_pll_out$  $26$  $26$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $To PIN_TXCLK_SYNC_EN_PLL_OUT$
$$txclk_sync_en_out$  $25$  $25$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $To PIN_TXCLK_SYNC_EN_OUT$
$$txclk_sync_start_in_rd$  $24$  $24$  $R0A324h$  $Input Interface Register2$  $R$  $Vh$  $PIN_TXCLK_SYNC_START_IN Input Read Value$
$$txclk_sync_en_pll_in_rd$  $23$  $23$  $R0A324h$  $Input Interface Register2$  $R$  $Vh$  $PIN_TXCLK_SYNC_EN_PLL_IN Input Read Value$
$$txclk_sync_en_in_rd$  $22$  $22$  $R0A324h$  $Input Interface Register2$  $R$  $Vh$  $PIN_TXCLK_SYNC_EN_IN Input Read Value$
$$txclk_sync_start_in_fm_reg$  $21$  $21$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_START_IN From Register Force$
$$txclk_sync_start_in$  $20$  $20$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_START_IN From Register Value$
$$txclk_sync_en_pll_in_fm_reg$  $19$  $19$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_EN_PLL_IN From Register Force$
$$txclk_sync_en_pll_in$  $18$  $18$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_EN_PLL_IN From Register Value$
$$txclk_sync_en_in_fm_reg$  $17$  $17$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_EN_IN From Register Force$
$$txclk_sync_en_in$  $16$  $16$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $PIN_TXCLK_SYNC_EN_IN From Register Value$
$$ND$  $15$  $15$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ana_tempc_level_todig[1:0]$  $14$  $13$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Analog Temp Calibration Level To Digital$
$$ana_tempc_level_todig_fm_reg$  $12$  $12$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Analog Temp Calibration Level To Digital Control From Register Selection$
$$ND$  $11$  $11$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$iddq$  $8$  $8$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Enable$
$$iddq_fm_reg$  $7$  $7$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Control From Register Selection$
$$ND$  $6$  $6$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ana_pu_pll_ring$  $5$  $5$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Power Up Analog PLL Ring$
$$ana_pll_lock_ring$  $4$  $4$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Set Value Of Ana_pll_lock_ring $
$$ana_pll_lock_ring_fm_reg$  $3$  $3$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Value Of Ana_pll_lock_ring Control From Register Selection$
$$ana_pll_lock$  $2$  $2$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Set Value Of Ana_pll_lock $
$$ana_pll_lock_fm_reg$  $1$  $1$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Value Of Ana_pll_lock Control From Register Selection.$
$$ring_pll_disable$  $0$  $0$  $R0A324h$  $Input Interface Register3$  $RW$  $0h$  $Ring PLL Disable$
$$pin_ref_fref_sel_rd[4:0]$  $31$  $27$  $R0A328h$  $Input Interface Register3$  $R$  $Vh$  $Reference Frequency Selection Read$
$$ana_tsen_adc_rdy$  $26$  $26$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy $
$$ana_tsen_adc_rdy_fm_reg$  $25$  $25$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy Control From Register Selection$
$$ana_cmn_impcal_out$  $24$  $24$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Ana_cmn_impcal_out$
$$ana_cmn_impcal_out_fm_reg$  $23$  $23$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Value Of Ana_cmn_impcal_out Control From Register Selection$
$$ND$  $22$  $22$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$ana_vcoamp_hi$  $20$  $20$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Analog VCO Amplitude High$
$$ana_vcoamp_hi_fm_reg$  $19$  $19$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Analog VCO Amplitude High Control From Register Selection$
$$burn_in_test$  $18$  $18$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $BURN_IN Test Mode$
$$burn_in_test_fm_reg$  $17$  $17$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Value Of Burn_in_test Control From Register Selection$
$$burn_in_test_rd$  $16$  $16$  $R0A328h$  $Input Interface Register3$  $R$  $Vh$  $BURN_IN Test Mode Read Out$
$$ND$  $15$  $12$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$tsen_adc_rd_req$  $11$  $11$  $R0A328h$  $Input Interface Register3$  $RW$  $1h$  $TSEN Data Read Request$
$$tsen_adc_rdy$  $10$  $10$  $R0A328h$  $Input Interface Register3$  $R$  $Vh$  $TSEN Ready Signal For MCU$
$$tsen_adc_data[9:0]$  $9$  $0$  $R0A328h$  $PLL Calibration Related Register 0$  $R$  $Vh$  $TSEN_ADC_DATA Output For MCU$
$$fbc_pllcal_cnt[15:0]$  $31$  $16$  $R0A32Ch$  $PLL Calibration Related Register 0$  $R$  $Vh$  $Analog Feedback Clock Count Result$
$$fbc_cnt_timer[15:0]$  $15$  $0$  $R0A32Ch$  $PLL Calibration Related Register 1$  $RW$  $4fh$  $Analog Feedback Clock Count Timer$
$$ana_pll_vcon_overth_ring$  $31$  $31$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VCON_OVERTH_RING Register Value$
$$ana_pll_vcon_overth_ring_fm_reg$  $30$  $30$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VCON_OVERTH_RING From Register Selecton$
$$ana_pll_vddvco_overth_ring$  $29$  $29$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VDDVCO_OVERTH_RING Register Value$
$$ana_pll_vddvco_overth_ring_fm_reg$  $28$  $28$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VDDVCO_OVERTH_RING From Register Force$
$$reset_ana_ring$  $27$  $27$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $Reset Analog Ring PLL$
$$ND$  $26$  $15$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $$
$$vddvco_overth_ring_req$  $14$  $14$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $VDDVCO Over Threshold Analog Flag Request$
$$vcon_overth_ring_req$  $13$  $13$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $VCON Over Threshold Analog Flag Request$
$$vcoamp_hi_req$  $12$  $12$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $VCO Amplitude High Analog Flag Request$
$$ana_vddvco_overth_ring$  $11$  $11$  $R0A330h$  $PLL Calibration Related Register 1$  $R$  $Vh$  $VDDVCO Over Threshold Flag For Ring PLL During Calibration$
$$ana_vcon_overth_ring$  $10$  $10$  $R0A330h$  $PLL Calibration Related Register 1$  $R$  $Vh$  $VCON Over Threshold Flag For Ring PLL During Calibration$
$$fbc_pllcal_ring_en$  $9$  $9$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $PLL Calibration Clock Selection$
$$ana_processmon_fclk_rdy_rd$  $8$  $8$  $R0A330h$  $PLL Calibration Related Register 1$  $R$  $Vh$  $Analog Process Monitor FCLK Ready Readback$
$$ANA_PROCESS_VALUE[3:0]$  $7$  $4$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $8h$  $Process Calibration Value To Analog$
$$processmon_fclk_en$  $3$  $3$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $Process Calibration Clock Selection$
$$ana_vcoamp_hi_rd$  $2$  $2$  $R0A330h$  $PLL Calibration Related Register 1$  $R$  $Vh$  $Analog VCO Amplitude Flag$
$$fbc_pllcal_cnt_ready$  $1$  $1$  $R0A330h$  $PLL Calibration Related Register 1$  $R$  $Vh$  $Feedback Clock Count Result Ready$
$$fbc_cnt_start$  $0$  $0$  $R0A330h$  $Clock gen cmn reg1$  $RW$  $0h$  $Feedback Clock Count Start$
$$ND$  $31$  $31$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$refclk_dis_ack_force$  $29$  $29$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Control From Register Selection$
$$refclk_dis_ack$  $28$  $28$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Value$
$$ref_clk_en$  $27$  $27$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force Referece Clock Enable. $
$$rst_fbc_pllcal_clk$  $26$  $26$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset FBC PLL Calibration Clock$
$$rst_pm_150m_clk$  $25$  $25$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Power Control  Clock$
$$rst_ref_clk$  $24$  $24$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Reference Clock$
$$pm_150m_clk_en$  $23$  $23$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $150M Clock Enable$
$$ND$  $22$  $5$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$EN_CMN$  $4$  $4$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Common Module$
$$EN_LANE3$  $3$  $3$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Enable Lane 3$
$$EN_LANE2$  $2$  $2$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Enable Lane 2$
$$EN_LANE1$  $1$  $1$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 1$
$$EN_LANE0$  $0$  $0$  $R0A334h$  $Speed control common register 1$  $RW$  $1h$  $Enable Lane 0$
$$ND$  $31$  $10$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$BEACON_DIVIDER[1:0]$  $9$  $8$  $R0A338h$  $Speed control common register 1$  $RW$  $2h$  $Clock Beacon Divider.$
$$ND$  $7$  $0$  $R0A338h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $3$  $R0A33Ch$  $$  $RW$  $0h$  $$
$$ANA_CLK100M_125M_SEL$  $2$  $2$  $R0A33Ch$  $$  $RW$  $0h$  $PIN_CLK100M_125M Clock Frequency Selection$
$$ANA_CLK100M_125M_EN$  $1$  $1$  $R0A33Ch$  $$  $RW$  $0h$  $PIN_CLK100M_125M Enable$
$$ana_clk100m_125m_div$  $0$  $0$  $R0A33Ch$  $_field description_$  $RW$  $0h$  $Analog 100M 125M Clock Divider$
$$ana_tsen_adc_clk_cnt[15:0]$  $31$  $16$  $R0A340h$  $_field description_$  $RW$  $31h$  $Analog Temp Sensor Clock Frequency Count$
$$ND$  $15$  $12$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ana_tsen_adc_clk_en$  $11$  $11$  $R0A340h$  $_field description_$  $RW$  $1h$  $Analog Temp Sensor Clock Frequency Count Enable$
$$ana_tsen_adc_start$  $10$  $10$  $R0A340h$  $_field description_$  $RW$  $0h$  $Analog Input TSEN_ADC_START Control$
$$ana_tsen_adc_reset$  $9$  $9$  $R0A340h$  $_field description_$  $RW$  $1h$  $Analog Input ANA_TSEN_ADC_RESET Control$
$$ana_tsen_adc_en$  $8$  $8$  $R0A340h$  $_field description_$  $RW$  $0h$  $Analog Input ANA_TSEN_ADC_EN Control$
$$ND$  $7$  $6$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ana_phy_ivref_sel$  $5$  $5$  $R0A340h$  $_field description_$  $RW$  $0h$  $Sets Analog PHY IVREF$
$$ana_cmn_impcal_out_req$  $4$  $4$  $R0A340h$  $_field description_$  $RW$  $1h$  $Analog IMP Calibration Read Out Request$
$$ana_cmn_impcal_out_rd$  $3$  $3$  $R0A340h$  $_field description_$  $R$  $Vh$  $Analog ANA_CMN_IMPCAL_OUT$
$$ana_tempc_level_todig_rd_req$  $2$  $2$  $R0A340h$  $_field description_$  $RW$  $1h$  $Temperature Calibration Analog Feedback Read Request$
$$ana_tempc_level_todig_rd[1:0]$  $1$  $0$  $R0A340h$  $Input Interface Register4$  $R$  $Vh$  $Analog Temp Calibration Level To Digital Indicator$
$$ND$  $31$  $11$  $R0A348h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ana_tsen_adc_data_fm_reg$  $10$  $10$  $R0A348h$  $Input Interface Register4$  $RW$  $0h$  $Force Value Of Ana_tsen_adc_data From Register.$
$$ana_tsen_adc_data[9:0]$  $9$  $0$  $R0A348h$  $Power control common register 2$  $RW$  $0h$  $Ana_tsen_adc_data$
$$ND$  $31$  $29$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$pu_tx_or_force$  $28$  $28$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Force Value Of PU_TX_OR$
$$pu_tx_or$  $27$  $27$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Logic OR'ed Value Of All PU_TX Signals$
$$ana_pll_clk_ready_pre0$  $26$  $26$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE0 Sigal Value For LC PLL$
$$ana_pll_clk_ready_pre1$  $25$  $25$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE1 Sigal Value For LC PLL$
$$ana_pll_clk_ready$  $24$  $24$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY Sigal Value For LC PLL$
$$ana_pll_clk_ready_pre0_ring$  $23$  $23$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE0 Sigal Value For Ring PLL$
$$ana_pll_clk_ready_pre1_ring$  $22$  $22$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE1 Sigal Value For Ring PLL$
$$ana_pll_clk_ready_ring$  $21$  $21$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY Sigal Value For LC PLL For Ring PLL$
$$ND$  $20$  $20$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_ivref$  $19$  $19$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF Control$
$$ana_pu_ivref_dly1$  $18$  $18$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY1 Control$
$$ana_pu_ivref_dly2$  $17$  $17$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY2 Control$
$$ana_pu_ivref_dly3$  $16$  $16$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY3 Control$
$$ND$  $15$  $11$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_pll_dly_ring$  $10$  $10$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Power Up Pll Delay For Ring PLL$
$$ND$  $9$  $2$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_txclk_sync_en_pll_ring_force$  $1$  $1$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Tx Clock Sync Enable For Ring PLL Force$
$$ana_txclk_sync_en_pll_force$  $0$  $0$  $R0A34Ch$  $_field description_$  $RW$  $0h$  $Tx Clock Sync Enable For LC PLL Force$
$$testbus_dbg[15:0]$  $31$  $16$  $R0A354h$  $_field description_$  $RW$  $0h$  $Debug Dummy Register. $
$$ND$  $15$  $0$  $R0A354h$  $XDATA MEMORY CMN CHECKSUM Registers 0$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_EXP_CMN[31:0]$  $31$  $0$  $R0A358h$  $XDATA MEMORY CMN CHECKSUM Registers 1$  $RW$  $ffffffffh$  $Xdata Memory CMN Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_CMN[31:0]$  $31$  $0$  $R0A35Ch$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $Vh$  $Xdata Memory CMN Checksum Readback$
$$ND$  $31$  $2$  $R0A360h$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_CMN$  $1$  $1$  $R0A360h$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $Vh$  $PHY Xdata CMN Memory Checksum PASS$
$$XDATA_MEM_CHECKSUM_RESET_CMN$  $0$  $0$  $R0A360h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $Reset PHY Xdata CMN Memory Checksum Calculation Value$
$$ROM_ERR_ADDR[15:0]$  $31$  $16$  $R0A364h$  $CMN MCU Watch Dong Timer Control Register 1$  $R$  $Vh$  $ROM Parity Error Address$
$$mcu_wdt_en_cmn$  $15$  $15$  $R0A364h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $CMN MCU Watch Dog Timer Enable$
$$mcu_wdt_cnt_hi_cmn[14:0]$  $14$  $0$  $R0A364h$  $CMN Cache Control Debug Register 0$  $RW$  $400h$  $CMN MCU Watch Dog Timer counter$
$$ND$  $31$  $25$  $R0A368h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mcu_wdt_reset_cmn$  $24$  $24$  $R0A368h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $MCU Watch Dog Timer RESET.$
$$mem_line_sel1_cmn[4:0]$  $23$  $19$  $R0A368h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$mem_line_sel0_cmn[4:0]$  $18$  $14$  $R0A368h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$line_tag_sel_cmn[4:0]$  $13$  $9$  $R0A368h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$line_tag_cmn[8:0]$  $8$  $0$  $R0A368h$  $MCU Interrupt Register$  $R$  $Vh$  $Cache Control Debug Register$
$$int7_enable_cmn$  $31$  $31$  $R0A36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT7 Enable$
$$int6_enable_cmn$  $30$  $30$  $R0A36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT6 Enable$
$$int5_enable_cmn$  $29$  $29$  $R0A36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT5 Enable$
$$int4_enable_cmn$  $28$  $28$  $R0A36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT4 Enable$
$$int3_enable_cmn$  $27$  $27$  $R0A36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT3 Enable$
$$int2_enable_cmn$  $26$  $26$  $R0A36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT2 Enable$
$$int0_enable_cmn$  $25$  $25$  $R0A36Ch$  $MCU Interrupt Register$  $RW$  $1h$  $Overall CMN MCU INT0 Enable$
$$ND$  $24$  $0$  $R0A36Ch$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A370h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_isr$  $8$  $8$  $R0A370h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt$
$$ND$  $7$  $1$  $R0A370h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_isr$  $0$  $0$  $R0A370h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt$
$$ND$  $31$  $9$  $R0A374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_mask$  $8$  $8$  $R0A374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Mask$
$$ND$  $7$  $1$  $R0A374h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_mask$  $0$  $0$  $R0A374h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Mask$
$$ND$  $31$  $9$  $R0A378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_isr_clear$  $8$  $8$  $R0A378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Clear$
$$ND$  $7$  $1$  $R0A378h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_isr_clear$  $0$  $0$  $R0A378h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Clear$
$$ND$  $31$  $26$  $R0A37Ch$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpi_cmn_fm_reg$  $25$  $25$  $R0A37Ch$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $Force Value Of GPI_CMN From Register$
$$gpo_sel_cmn$  $24$  $24$  $R0A37Ch$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select$
$$pin_gpo_cmn[7:0]$  $23$  $16$  $R0A37Ch$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_CMN Control Register$
$$pin_gpo_rd_cmn[7:0]$  $15$  $8$  $R0A37Ch$  $CMN MCU GPIO Control Register$  $R$  $Vh$  $PIN_GPO_CMN Read Back Value$
$$pin_gpi_rd_cmn[7:0]$  $7$  $0$  $R0A37Ch$  $CMN Cache Control Debug Register 1$  $R$  $Vh$  $PIN_GPI_CMN Read Back Value$
$$ND$  $31$  $24$  $R0A380h$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$gpi_cmn[7:0]$  $23$  $16$  $R0A380h$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $GPI CMN$
$$ND$  $15$  $10$  $R0A380h$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel1_cmn[4:0]$  $9$  $5$  $R0A380h$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$miss_line_sel0_cmn[4:0]$  $4$  $0$  $R0A380h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$timer3_clk_sel_cmn[1:0]$  $31$  $30$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$timer2_clk_sel_cmn[1:0]$  $29$  $28$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$timer1_clk_sel_cmn[1:0]$  $27$  $26$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$timer0_clk_sel_cmn[1:0]$  $25$  $24$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$pwm3_clk_sel_cmn[1:0]$  $23$  $22$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$pwm2_clk_sel_cmn[1:0]$  $21$  $20$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$pwm1_clk_sel_cmn[1:0]$  $19$  $18$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$pwm0_clk_sel_cmn[1:0]$  $17$  $16$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$timer_2ex_sel_cmn[1:0]$  $15$  $14$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2EX Input Selection$
$$timer_2_sel_cmn[1:0]$  $13$  $12$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2 Input Selection$
$$timer_1_sel_cmn[1:0]$  $11$  $10$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T1 Input Selection$
$$timer_0_sel_cmn[1:0]$  $9$  $8$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T0 Input Selection$
$$ND$  $7$  $5$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_cmn$  $4$  $4$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer$
$$timer_3_en_cmn$  $3$  $3$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3$
$$timer_2_en_cmn$  $2$  $2$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2$
$$timer_1_en_cmn$  $1$  $1$  $R0A384h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1$
$$timer_0_en_cmn$  $0$  $0$  $R0A384h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $0h$  $Enable Hardware Timer0$
$$pwm0_en_cmn$  $31$  $31$  $R0A388h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $1h$  $Enable Timer Clock Generation Function0 For CPU Timer$
$$pwm0_counter_cmn[30:0]$  $30$  $0$  $R0A388h$  $CMN MCU Ext Timer Control Register 9$  $RW$  $14h$  $Timer Clock Block 0 Control$
$$pwm1_en_cmn$  $31$  $31$  $R0A38Ch$  $CMN MCU Ext Timer Control Register 9$  $RW$  $1h$  $Enable Timer Clock Generation Function1 For CPU Timer$
$$pwm1_counter_cmn[30:0]$  $30$  $0$  $R0A38Ch$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $14h$  $Timer Clock Block 1 Control$
$$pwm2_en_cmn$  $31$  $31$  $R0A390h$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $1h$  $Enable Timer Clock Generation Function2 For CPU Timer$
$$pwm2_counter_cmn[30:0]$  $30$  $0$  $R0A390h$  $CMN MCU Ext Timer Control Register 11$  $RW$  $14h$  $Timer Clock Block 2 Control$
$$pwm3_en_cmn$  $31$  $31$  $R0A394h$  $CMN MCU Ext Timer Control Register 11$  $RW$  $1h$  $Enable Timer Clock Generation Function3 For CPU Timer$
$$pwm3_counter_cmn[30:0]$  $30$  $0$  $R0A394h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $14h$  $Timer Clock Block 3 Control$
$$timer0_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A398h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer0_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A398h$  $CMN MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer1_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A39Ch$  $CMN MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer1_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A39Ch$  $CMN MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer2_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A3A0h$  $CMN MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer2_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A3A0h$  $CMN MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer3_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A3A4h$  $CMN MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 3 Counter Number$
$$timer3_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A3A4h$  $MCU ISR Register 1$  $RW$  $01h$  $Timer 3 Counter Number$
$$ND$  $31$  $13$  $R0A3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane3_int_isr$  $11$  $11$  $R0A3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 3 INT ISR$
$$ND$  $10$  $10$  $R0A3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane2_int_isr$  $9$  $9$  $R0A3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 2 INT ISR$
$$lane1_int_isr$  $8$  $8$  $R0A3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 1 INT ISR$
$$ND$  $7$  $1$  $R0A3A8h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane0_int_isr$  $0$  $0$  $R0A3A8h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 0 INT ISR$
$$ND$  $31$  $13$  $R0A3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane3_int_mask$  $11$  $11$  $R0A3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 3 INT ISR Mask$
$$ND$  $10$  $10$  $R0A3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane2_int_mask$  $9$  $9$  $R0A3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 2 INT ISR Mask$
$$lane1_int_mask$  $8$  $8$  $R0A3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 1 INT ISR Mask$
$$ND$  $7$  $1$  $R0A3ACh$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane0_int_mask$  $0$  $0$  $R0A3ACh$  $MCU  INT Register 1$  $RW$  $0h$  $Lane 0 INT ISR Mask$
$$ND$  $31$  $13$  $R0A3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$lane3_int_isr_clear$  $11$  $11$  $R0A3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $Lane 3 INT ISR Clear$
$$ND$  $10$  $10$  $R0A3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$lane2_int_isr_clear$  $9$  $9$  $R0A3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $Lane 2 INT ISR Clear$
$$lane1_int_isr_clear$  $8$  $8$  $R0A3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $Lane 1 INT ISR Clear$
$$ND$  $7$  $1$  $R0A3B0h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$lane0_int_isr_clear$  $0$  $0$  $R0A3B0h$  $Common Reserved Register 2$  $RW$  $0h$  $Lane 0 INT ISR Clear$
$$ND$  $31$  $31$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A3F0h$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$pin_reserved_output[15:0]$  $15$  $0$  $R0A3F0h$  $common register$  $RW$  $0h$  $PIN_RESERVED_OUTPUT Value$
$$PRAM_ECC_ERR_ADDR[15:0]$  $31$  $16$  $R0A3F4h$  $common register$  $R$  $Vh$  $PRAM ECC Error Address$
$$ND$  $15$  $2$  $R0A3F4h$  $common register$  $RW$  $0h$  $$
$$PHY_MCU_REMOTE_ACK$  $1$  $1$  $R0A3F4h$  $common register$  $RW$  $0h$  $PHY MCU Remote Acknowledge$
$$PHY_MCU_REMOTE_REQ$  $0$  $0$  $R0A3F4h$  $Chip ID$  $RW$  $0h$  $PHY MCU Remote Reqest$
$$CID0[7:4]$  $31$  $28$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Technology. $
$$CID0[3:0]$  $27$  $24$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Type. $
$$CID1[7:4]$  $23$  $20$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Major Revision.$
$$CID1[3:0]$  $19$  $16$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Minor Revision.$
$$cid3[7:6]$  $15$  $14$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Process Node$
$$cid3[5:4]$  $13$  $12$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Foundry$
$$cid3[3:2]$  $11$  $10$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Chip Threshold$
$$cid3[1:0]$  $9$  $8$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Digital Threshold$
$$cid2[7:0]$  $7$  $0$  $R0A3F8h$  $_field description_$  $R$  $Vh$  $Main Revision$
$$PHY_LANE_NUM[2:0]$  $31$  $29$  $R0A3FCh$  $_field description_$  $R$  $Vh$  $Physical Number Of Lanes$
$$ND$  $28$  $24$  $R0A3FCh$  $_field description_$  $RW$  $0h$  $$
$$dig_id[7:0]$  $23$  $16$  $R0A3FCh$  $_field description_$  $R$  $Vh$  $Digital Revision$
$$ana_id[15:0]$  $15$  $0$  $R0A3FCh$  $TBD$  $R$  $Vh$  $Analog ID$
$$ND$  $31$  $26$  $R0E000h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate0[9:8]$  $25$  $24$  $R0E000h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate0[7:0]$  $23$  $16$  $R0E000h$  $TBD$  $RW$  $40h$  $TBD$
$$ND$  $15$  $12$  $R0E000h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate0[3:0]$  $11$  $8$  $R0E000h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E000h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate0[2:0]$  $2$  $0$  $R0E000h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R0E004h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate0$  $24$  $24$  $R0E004h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E004h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate0[3:0]$  $19$  $16$  $R0E004h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E004h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate0[9:8]$  $9$  $8$  $R0E004h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate0[7:0]$  $7$  $0$  $R0E004h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $26$  $R0E008h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate0[9:8]$  $25$  $24$  $R0E008h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate0[7:0]$  $23$  $16$  $R0E008h$  $TBD$  $RW$  $ah$  $TBD$
$$ND$  $15$  $10$  $R0E008h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate0[9:8]$  $9$  $8$  $R0E008h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate0[7:0]$  $7$  $0$  $R0E008h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $31$  $28$  $R0E00Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate0[3:0]$  $27$  $24$  $R0E00Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $18$  $R0E00Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate0[1:0]$  $17$  $16$  $R0E00Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E00Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate0[1:0]$  $9$  $8$  $R0E00Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E00Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate0[4:0]$  $4$  $0$  $R0E00Ch$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pioff_rate0[7:0]$  $31$  $24$  $R0E010h$  $TBD$  $RW$  $dah$  $TBD$
$$ND$  $23$  $18$  $R0E010h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate0[9:8]$  $17$  $16$  $R0E010h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate0[7:0]$  $15$  $8$  $R0E010h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E010h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate0[1:0]$  $1$  $0$  $R0E010h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $28$  $R0E014h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate0[3:0]$  $27$  $24$  $R0E014h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R0E014h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate0$  $16$  $16$  $R0E014h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E014h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate0$  $8$  $8$  $R0E014h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E014h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate0[11:8]$  $3$  $0$  $R0E014h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E018h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E018h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate0[12:8]$  $12$  $8$  $R0E018h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pioff_rate0[7:0]$  $7$  $0$  $R0E018h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $31$  $26$  $R0E020h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate1[9:8]$  $25$  $24$  $R0E020h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate1[7:0]$  $23$  $16$  $R0E020h$  $TBD$  $RW$  $84h$  $TBD$
$$ND$  $15$  $12$  $R0E020h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate1[3:0]$  $11$  $8$  $R0E020h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $3$  $R0E020h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate1[2:0]$  $2$  $0$  $R0E020h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R0E024h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate1$  $24$  $24$  $R0E024h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E024h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate1[3:0]$  $19$  $16$  $R0E024h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E024h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate1[9:8]$  $9$  $8$  $R0E024h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate1[7:0]$  $7$  $0$  $R0E024h$  $TBD$  $RW$  $15h$  $TBD$
$$ND$  $31$  $26$  $R0E028h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate1[9:8]$  $25$  $24$  $R0E028h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate1[7:0]$  $23$  $16$  $R0E028h$  $TBD$  $RW$  $ah$  $TBD$
$$ND$  $15$  $10$  $R0E028h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate1[9:8]$  $9$  $8$  $R0E028h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate1[7:0]$  $7$  $0$  $R0E028h$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $31$  $28$  $R0E02Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate1[3:0]$  $27$  $24$  $R0E02Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $18$  $R0E02Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate1[1:0]$  $17$  $16$  $R0E02Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E02Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate1[1:0]$  $9$  $8$  $R0E02Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E02Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate1[4:0]$  $4$  $0$  $R0E02Ch$  $TBD$  $RW$  $ch$  $TBD$
$$speed_thresh_pioff_rate1[7:0]$  $31$  $24$  $R0E030h$  $TBD$  $RW$  $b6h$  $TBD$
$$ND$  $23$  $18$  $R0E030h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate1[9:8]$  $17$  $16$  $R0E030h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate1[7:0]$  $15$  $8$  $R0E030h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E030h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate1[1:0]$  $1$  $0$  $R0E030h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $28$  $R0E034h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate1[3:0]$  $27$  $24$  $R0E034h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R0E034h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate1$  $16$  $16$  $R0E034h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E034h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate1$  $8$  $8$  $R0E034h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E034h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate1[11:8]$  $3$  $0$  $R0E034h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E038h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E038h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate1[12:8]$  $12$  $8$  $R0E038h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pioff_rate1[7:0]$  $7$  $0$  $R0E038h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $31$  $26$  $R0E040h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate2[9:8]$  $25$  $24$  $R0E040h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate2[7:0]$  $23$  $16$  $R0E040h$  $TBD$  $RW$  $4eh$  $TBD$
$$ND$  $15$  $12$  $R0E040h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate2[3:0]$  $11$  $8$  $R0E040h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $3$  $R0E040h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate2[2:0]$  $2$  $0$  $R0E040h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E044h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate2$  $24$  $24$  $R0E044h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E044h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate2[3:0]$  $19$  $16$  $R0E044h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E044h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate2[9:8]$  $9$  $8$  $R0E044h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate2[7:0]$  $7$  $0$  $R0E044h$  $TBD$  $RW$  $18h$  $TBD$
$$ND$  $31$  $26$  $R0E048h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate2[9:8]$  $25$  $24$  $R0E048h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate2[7:0]$  $23$  $16$  $R0E048h$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $15$  $10$  $R0E048h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate2[9:8]$  $9$  $8$  $R0E048h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate2[7:0]$  $7$  $0$  $R0E048h$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $31$  $28$  $R0E04Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate2[3:0]$  $27$  $24$  $R0E04Ch$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $23$  $18$  $R0E04Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate2[1:0]$  $17$  $16$  $R0E04Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E04Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate2[1:0]$  $9$  $8$  $R0E04Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E04Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate2[4:0]$  $4$  $0$  $R0E04Ch$  $TBD$  $RW$  $8h$  $TBD$
$$speed_thresh_pioff_rate2[7:0]$  $31$  $24$  $R0E050h$  $TBD$  $RW$  $f9h$  $TBD$
$$ND$  $23$  $18$  $R0E050h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate2[9:8]$  $17$  $16$  $R0E050h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate2[7:0]$  $15$  $8$  $R0E050h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E050h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate2[1:0]$  $1$  $0$  $R0E050h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $28$  $R0E054h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate2[3:0]$  $27$  $24$  $R0E054h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R0E054h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate2$  $16$  $16$  $R0E054h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E054h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate2$  $8$  $8$  $R0E054h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E054h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate2[11:8]$  $3$  $0$  $R0E054h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E058h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E058h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate2[12:8]$  $12$  $8$  $R0E058h$  $TBD$  $RW$  $bh$  $TBD$
$$ssc_m_pioff_rate2[7:0]$  $7$  $0$  $R0E058h$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $31$  $26$  $R0E060h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate3[9:8]$  $25$  $24$  $R0E060h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate3[7:0]$  $23$  $16$  $R0E060h$  $TBD$  $RW$  $50h$  $TBD$
$$ND$  $15$  $12$  $R0E060h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate3[3:0]$  $11$  $8$  $R0E060h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $3$  $R0E060h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate3[2:0]$  $2$  $0$  $R0E060h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E064h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate3$  $24$  $24$  $R0E064h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E064h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate3[3:0]$  $19$  $16$  $R0E064h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E064h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate3[9:8]$  $9$  $8$  $R0E064h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate3[7:0]$  $7$  $0$  $R0E064h$  $TBD$  $RW$  $19h$  $TBD$
$$ND$  $31$  $26$  $R0E068h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate3[9:8]$  $25$  $24$  $R0E068h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate3[7:0]$  $23$  $16$  $R0E068h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $15$  $10$  $R0E068h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate3[9:8]$  $9$  $8$  $R0E068h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate3[7:0]$  $7$  $0$  $R0E068h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $31$  $28$  $R0E06Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate3[3:0]$  $27$  $24$  $R0E06Ch$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $23$  $18$  $R0E06Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate3[1:0]$  $17$  $16$  $R0E06Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E06Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate3[1:0]$  $9$  $8$  $R0E06Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E06Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate3[4:0]$  $4$  $0$  $R0E06Ch$  $TBD$  $RW$  $6h$  $TBD$
$$speed_thresh_pioff_rate3[7:0]$  $31$  $24$  $R0E070h$  $TBD$  $RW$  $dah$  $TBD$
$$ND$  $23$  $18$  $R0E070h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate3[9:8]$  $17$  $16$  $R0E070h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate3[7:0]$  $15$  $8$  $R0E070h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E070h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate3[1:0]$  $1$  $0$  $R0E070h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $28$  $R0E074h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate3[3:0]$  $27$  $24$  $R0E074h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R0E074h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate3$  $16$  $16$  $R0E074h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E074h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate3$  $8$  $8$  $R0E074h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E074h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate3[11:8]$  $3$  $0$  $R0E074h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E078h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E078h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate3[12:8]$  $12$  $8$  $R0E078h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_pioff_rate3[7:0]$  $7$  $0$  $R0E078h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $31$  $26$  $R0E080h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate4[9:8]$  $25$  $24$  $R0E080h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate4[7:0]$  $23$  $16$  $R0E080h$  $TBD$  $RW$  $a5h$  $TBD$
$$ND$  $15$  $12$  $R0E080h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate4[3:0]$  $11$  $8$  $R0E080h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $3$  $R0E080h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate4[2:0]$  $2$  $0$  $R0E080h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E084h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate4$  $24$  $24$  $R0E084h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E084h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate4[3:0]$  $19$  $16$  $R0E084h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E084h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate4[9:8]$  $9$  $8$  $R0E084h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate4[7:0]$  $7$  $0$  $R0E084h$  $TBD$  $RW$  $1ah$  $TBD$
$$ND$  $31$  $26$  $R0E088h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate4[9:8]$  $25$  $24$  $R0E088h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate4[7:0]$  $23$  $16$  $R0E088h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $15$  $10$  $R0E088h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate4[9:8]$  $9$  $8$  $R0E088h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate4[7:0]$  $7$  $0$  $R0E088h$  $TBD$  $RW$  $34h$  $TBD$
$$ND$  $31$  $28$  $R0E08Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate4[3:0]$  $27$  $24$  $R0E08Ch$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $23$  $18$  $R0E08Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate4[1:0]$  $17$  $16$  $R0E08Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E08Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate4[1:0]$  $9$  $8$  $R0E08Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E08Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate4[4:0]$  $4$  $0$  $R0E08Ch$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pioff_rate4[7:0]$  $31$  $24$  $R0E090h$  $TBD$  $RW$  $c9h$  $TBD$
$$ND$  $23$  $18$  $R0E090h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate4[9:8]$  $17$  $16$  $R0E090h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate4[7:0]$  $15$  $8$  $R0E090h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E090h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate4[1:0]$  $1$  $0$  $R0E090h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $28$  $R0E094h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate4[3:0]$  $27$  $24$  $R0E094h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R0E094h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate4$  $16$  $16$  $R0E094h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E094h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate4$  $8$  $8$  $R0E094h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E094h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate4[11:8]$  $3$  $0$  $R0E094h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E098h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E098h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate4[12:8]$  $12$  $8$  $R0E098h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_pioff_rate4[7:0]$  $7$  $0$  $R0E098h$  $TBD$  $RW$  $7bh$  $TBD$
$$ND$  $31$  $26$  $R0E0A0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate5[9:8]$  $25$  $24$  $R0E0A0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate5[7:0]$  $23$  $16$  $R0E0A0h$  $TBD$  $RW$  $b0h$  $TBD$
$$ND$  $15$  $12$  $R0E0A0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate5[3:0]$  $11$  $8$  $R0E0A0h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $3$  $R0E0A0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate5[2:0]$  $2$  $0$  $R0E0A0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E0A4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate5$  $24$  $24$  $R0E0A4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E0A4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate5[3:0]$  $19$  $16$  $R0E0A4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E0A4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate5[9:8]$  $9$  $8$  $R0E0A4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate5[7:0]$  $7$  $0$  $R0E0A4h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $31$  $26$  $R0E0A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate5[9:8]$  $25$  $24$  $R0E0A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate5[7:0]$  $23$  $16$  $R0E0A8h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E0A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate5[9:8]$  $9$  $8$  $R0E0A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate5[7:0]$  $7$  $0$  $R0E0A8h$  $TBD$  $RW$  $37h$  $TBD$
$$ND$  $31$  $28$  $R0E0ACh$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate5[3:0]$  $27$  $24$  $R0E0ACh$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $23$  $18$  $R0E0ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate5[1:0]$  $17$  $16$  $R0E0ACh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E0ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate5[1:0]$  $9$  $8$  $R0E0ACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E0ACh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate5[4:0]$  $4$  $0$  $R0E0ACh$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pioff_rate5[7:0]$  $31$  $24$  $R0E0B0h$  $TBD$  $RW$  $b6h$  $TBD$
$$ND$  $23$  $18$  $R0E0B0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate5[9:8]$  $17$  $16$  $R0E0B0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate5[7:0]$  $15$  $8$  $R0E0B0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E0B0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate5[1:0]$  $1$  $0$  $R0E0B0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $28$  $R0E0B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate5[3:0]$  $27$  $24$  $R0E0B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R0E0B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate5$  $16$  $16$  $R0E0B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E0B4h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate5$  $8$  $8$  $R0E0B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E0B4h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate5[11:8]$  $3$  $0$  $R0E0B4h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E0B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E0B8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate5[12:8]$  $12$  $8$  $R0E0B8h$  $TBD$  $RW$  $dh$  $TBD$
$$ssc_m_pioff_rate5[7:0]$  $7$  $0$  $R0E0B8h$  $TBD$  $RW$  $51h$  $TBD$
$$ND$  $31$  $26$  $R0E0C0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate6[9:8]$  $25$  $24$  $R0E0C0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate6[7:0]$  $23$  $16$  $R0E0C0h$  $TBD$  $RW$  $b4h$  $TBD$
$$ND$  $15$  $12$  $R0E0C0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate6[3:0]$  $11$  $8$  $R0E0C0h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $7$  $3$  $R0E0C0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate6[2:0]$  $2$  $0$  $R0E0C0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E0C4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate6$  $24$  $24$  $R0E0C4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E0C4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate6[3:0]$  $19$  $16$  $R0E0C4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E0C4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate6[9:8]$  $9$  $8$  $R0E0C4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate6[7:0]$  $7$  $0$  $R0E0C4h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $31$  $26$  $R0E0C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate6[9:8]$  $25$  $24$  $R0E0C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate6[7:0]$  $23$  $16$  $R0E0C8h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E0C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate6[9:8]$  $9$  $8$  $R0E0C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate6[7:0]$  $7$  $0$  $R0E0C8h$  $TBD$  $RW$  $38h$  $TBD$
$$ND$  $31$  $28$  $R0E0CCh$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pioff_rate6[3:0]$  $27$  $24$  $R0E0CCh$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $23$  $18$  $R0E0CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate6[1:0]$  $17$  $16$  $R0E0CCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E0CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate6[1:0]$  $9$  $8$  $R0E0CCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E0CCh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate6[4:0]$  $4$  $0$  $R0E0CCh$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pioff_rate6[7:0]$  $31$  $24$  $R0E0D0h$  $TBD$  $RW$  $e3h$  $TBD$
$$ND$  $23$  $18$  $R0E0D0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate6[9:8]$  $17$  $16$  $R0E0D0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pioff_rate6[7:0]$  $15$  $8$  $R0E0D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E0D0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pioff_rate6[1:0]$  $1$  $0$  $R0E0D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0E0D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate6[3:0]$  $27$  $24$  $R0E0D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R0E0D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate6$  $16$  $16$  $R0E0D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E0D4h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate6$  $8$  $8$  $R0E0D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E0D4h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate6[11:8]$  $3$  $0$  $R0E0D4h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E0D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E0D8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate6[12:8]$  $12$  $8$  $R0E0D8h$  $TBD$  $RW$  $dh$  $TBD$
$$ssc_m_pioff_rate6[7:0]$  $7$  $0$  $R0E0D8h$  $TBD$  $RW$  $9dh$  $TBD$
$$ND$  $31$  $26$  $R0E0E0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate0[9:8]$  $25$  $24$  $R0E0E0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate0[7:0]$  $23$  $16$  $R0E0E0h$  $TBD$  $RW$  $20h$  $TBD$
$$ND$  $15$  $12$  $R0E0E0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate0[3:0]$  $11$  $8$  $R0E0E0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E0E0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate0[2:0]$  $2$  $0$  $R0E0E0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R0E0E4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate0$  $24$  $24$  $R0E0E4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E0E4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate0[3:0]$  $19$  $16$  $R0E0E4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E0E4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate0[9:8]$  $9$  $8$  $R0E0E4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate0[7:0]$  $7$  $0$  $R0E0E4h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $26$  $R0E0E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate0[9:8]$  $25$  $24$  $R0E0E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate0[7:0]$  $23$  $16$  $R0E0E8h$  $TBD$  $RW$  $ah$  $TBD$
$$ND$  $15$  $10$  $R0E0E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate0[9:8]$  $9$  $8$  $R0E0E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate0[7:0]$  $7$  $0$  $R0E0E8h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $31$  $28$  $R0E0ECh$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate0[3:0]$  $27$  $24$  $R0E0ECh$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $18$  $R0E0ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate0[1:0]$  $17$  $16$  $R0E0ECh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E0ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate0[1:0]$  $9$  $8$  $R0E0ECh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E0ECh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate0[4:0]$  $4$  $0$  $R0E0ECh$  $TBD$  $RW$  $ch$  $TBD$
$$speed_thresh_pion_rate0[7:0]$  $31$  $24$  $R0E0F0h$  $TBD$  $RW$  $dah$  $TBD$
$$ND$  $23$  $18$  $R0E0F0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate0[9:8]$  $17$  $16$  $R0E0F0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate0[7:0]$  $15$  $8$  $R0E0F0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E0F0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate0[1:0]$  $1$  $0$  $R0E0F0h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $28$  $R0E0F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate0[3:0]$  $27$  $24$  $R0E0F4h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $17$  $R0E0F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate0$  $16$  $16$  $R0E0F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E0F4h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate0$  $8$  $8$  $R0E0F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E0F4h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate0[11:8]$  $3$  $0$  $R0E0F4h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E0F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E0F8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate0[12:8]$  $12$  $8$  $R0E0F8h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pion_rate0[7:0]$  $7$  $0$  $R0E0F8h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $31$  $26$  $R0E100h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate1[9:8]$  $25$  $24$  $R0E100h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate1[7:0]$  $23$  $16$  $R0E100h$  $TBD$  $RW$  $21h$  $TBD$
$$ND$  $15$  $12$  $R0E100h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate1[3:0]$  $11$  $8$  $R0E100h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $3$  $R0E100h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate1[2:0]$  $2$  $0$  $R0E100h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E104h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate1$  $24$  $24$  $R0E104h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E104h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate1[3:0]$  $19$  $16$  $R0E104h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E104h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate1[9:8]$  $9$  $8$  $R0E104h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate1[7:0]$  $7$  $0$  $R0E104h$  $TBD$  $RW$  $15h$  $TBD$
$$ND$  $31$  $26$  $R0E108h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate1[9:8]$  $25$  $24$  $R0E108h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate1[7:0]$  $23$  $16$  $R0E108h$  $TBD$  $RW$  $ah$  $TBD$
$$ND$  $15$  $10$  $R0E108h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate1[9:8]$  $9$  $8$  $R0E108h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate1[7:0]$  $7$  $0$  $R0E108h$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $31$  $28$  $R0E10Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate1[3:0]$  $27$  $24$  $R0E10Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $18$  $R0E10Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate1[1:0]$  $17$  $16$  $R0E10Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E10Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate1[1:0]$  $9$  $8$  $R0E10Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E10Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate1[4:0]$  $4$  $0$  $R0E10Ch$  $TBD$  $RW$  $ch$  $TBD$
$$speed_thresh_pion_rate1[7:0]$  $31$  $24$  $R0E110h$  $TBD$  $RW$  $b6h$  $TBD$
$$ND$  $23$  $18$  $R0E110h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate1[9:8]$  $17$  $16$  $R0E110h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate1[7:0]$  $15$  $8$  $R0E110h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E110h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate1[1:0]$  $1$  $0$  $R0E110h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $28$  $R0E114h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate1[3:0]$  $27$  $24$  $R0E114h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $17$  $R0E114h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate1$  $16$  $16$  $R0E114h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E114h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate1$  $8$  $8$  $R0E114h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E114h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate1[11:8]$  $3$  $0$  $R0E114h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E118h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E118h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate1[12:8]$  $12$  $8$  $R0E118h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pion_rate1[7:0]$  $7$  $0$  $R0E118h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $31$  $26$  $R0E120h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate2[9:8]$  $25$  $24$  $R0E120h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate2[7:0]$  $23$  $16$  $R0E120h$  $TBD$  $RW$  $27h$  $TBD$
$$ND$  $15$  $12$  $R0E120h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate2[3:0]$  $11$  $8$  $R0E120h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $3$  $R0E120h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate2[2:0]$  $2$  $0$  $R0E120h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E124h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate2$  $24$  $24$  $R0E124h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E124h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate2[3:0]$  $19$  $16$  $R0E124h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E124h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate2[9:8]$  $9$  $8$  $R0E124h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate2[7:0]$  $7$  $0$  $R0E124h$  $TBD$  $RW$  $18h$  $TBD$
$$ND$  $31$  $26$  $R0E128h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate2[9:8]$  $25$  $24$  $R0E128h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate2[7:0]$  $23$  $16$  $R0E128h$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $15$  $10$  $R0E128h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate2[9:8]$  $9$  $8$  $R0E128h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate2[7:0]$  $7$  $0$  $R0E128h$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $31$  $28$  $R0E12Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate2[3:0]$  $27$  $24$  $R0E12Ch$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $23$  $18$  $R0E12Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate2[1:0]$  $17$  $16$  $R0E12Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E12Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate2[1:0]$  $9$  $8$  $R0E12Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E12Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate2[4:0]$  $4$  $0$  $R0E12Ch$  $TBD$  $RW$  $ch$  $TBD$
$$speed_thresh_pion_rate2[7:0]$  $31$  $24$  $R0E130h$  $TBD$  $RW$  $f9h$  $TBD$
$$ND$  $23$  $18$  $R0E130h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate2[9:8]$  $17$  $16$  $R0E130h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate2[7:0]$  $15$  $8$  $R0E130h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E130h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate2[1:0]$  $1$  $0$  $R0E130h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $28$  $R0E134h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate2[3:0]$  $27$  $24$  $R0E134h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $17$  $R0E134h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate2$  $16$  $16$  $R0E134h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E134h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate2$  $8$  $8$  $R0E134h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E134h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate2[11:8]$  $3$  $0$  $R0E134h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E138h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E138h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate2[12:8]$  $12$  $8$  $R0E138h$  $TBD$  $RW$  $bh$  $TBD$
$$ssc_m_pion_rate2[7:0]$  $7$  $0$  $R0E138h$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $31$  $26$  $R0E140h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate3[9:8]$  $25$  $24$  $R0E140h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate3[7:0]$  $23$  $16$  $R0E140h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $15$  $12$  $R0E140h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate3[3:0]$  $11$  $8$  $R0E140h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $3$  $R0E140h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate3[2:0]$  $2$  $0$  $R0E140h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E144h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate3$  $24$  $24$  $R0E144h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E144h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate3[3:0]$  $19$  $16$  $R0E144h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E144h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate3[9:8]$  $9$  $8$  $R0E144h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate3[7:0]$  $7$  $0$  $R0E144h$  $TBD$  $RW$  $19h$  $TBD$
$$ND$  $31$  $26$  $R0E148h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate3[9:8]$  $25$  $24$  $R0E148h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate3[7:0]$  $23$  $16$  $R0E148h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $15$  $10$  $R0E148h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate3[9:8]$  $9$  $8$  $R0E148h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate3[7:0]$  $7$  $0$  $R0E148h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $31$  $28$  $R0E14Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate3[3:0]$  $27$  $24$  $R0E14Ch$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $23$  $18$  $R0E14Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate3[1:0]$  $17$  $16$  $R0E14Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E14Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate3[1:0]$  $9$  $8$  $R0E14Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E14Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate3[4:0]$  $4$  $0$  $R0E14Ch$  $TBD$  $RW$  $6h$  $TBD$
$$speed_thresh_pion_rate3[7:0]$  $31$  $24$  $R0E150h$  $TBD$  $RW$  $dah$  $TBD$
$$ND$  $23$  $18$  $R0E150h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate3[9:8]$  $17$  $16$  $R0E150h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate3[7:0]$  $15$  $8$  $R0E150h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E150h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate3[1:0]$  $1$  $0$  $R0E150h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $28$  $R0E154h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate3[3:0]$  $27$  $24$  $R0E154h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $17$  $R0E154h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate3$  $16$  $16$  $R0E154h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E154h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate3$  $8$  $8$  $R0E154h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E154h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate3[11:8]$  $3$  $0$  $R0E154h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E158h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E158h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate3[12:8]$  $12$  $8$  $R0E158h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_pion_rate3[7:0]$  $7$  $0$  $R0E158h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $31$  $26$  $R0E160h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate4[9:8]$  $25$  $24$  $R0E160h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate4[7:0]$  $23$  $16$  $R0E160h$  $TBD$  $RW$  $3eh$  $TBD$
$$ND$  $15$  $12$  $R0E160h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate4[3:0]$  $11$  $8$  $R0E160h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $3$  $R0E160h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate4[2:0]$  $2$  $0$  $R0E160h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E164h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate4$  $24$  $24$  $R0E164h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E164h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate4[3:0]$  $19$  $16$  $R0E164h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $10$  $R0E164h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate4[9:8]$  $9$  $8$  $R0E164h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate4[7:0]$  $7$  $0$  $R0E164h$  $TBD$  $RW$  $1ah$  $TBD$
$$ND$  $31$  $26$  $R0E168h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate4[9:8]$  $25$  $24$  $R0E168h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate4[7:0]$  $23$  $16$  $R0E168h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $15$  $10$  $R0E168h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate4[9:8]$  $9$  $8$  $R0E168h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate4[7:0]$  $7$  $0$  $R0E168h$  $TBD$  $RW$  $34h$  $TBD$
$$ND$  $31$  $28$  $R0E16Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate4[3:0]$  $27$  $24$  $R0E16Ch$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $23$  $18$  $R0E16Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate4[1:0]$  $17$  $16$  $R0E16Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E16Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate4[1:0]$  $9$  $8$  $R0E16Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E16Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate4[4:0]$  $4$  $0$  $R0E16Ch$  $TBD$  $RW$  $ch$  $TBD$
$$speed_thresh_pion_rate4[7:0]$  $31$  $24$  $R0E170h$  $TBD$  $RW$  $c9h$  $TBD$
$$ND$  $23$  $18$  $R0E170h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate4[9:8]$  $17$  $16$  $R0E170h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate4[7:0]$  $15$  $8$  $R0E170h$  $TBD$  $RW$  $42h$  $TBD$
$$ND$  $7$  $2$  $R0E170h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate4[1:0]$  $1$  $0$  $R0E170h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $28$  $R0E174h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate4[3:0]$  $27$  $24$  $R0E174h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $17$  $R0E174h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate4$  $16$  $16$  $R0E174h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E174h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate4$  $8$  $8$  $R0E174h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E174h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate4[11:8]$  $3$  $0$  $R0E174h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E178h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E178h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate4[12:8]$  $12$  $8$  $R0E178h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_pion_rate4[7:0]$  $7$  $0$  $R0E178h$  $TBD$  $RW$  $7bh$  $TBD$
$$ND$  $31$  $26$  $R0E180h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate5[9:8]$  $25$  $24$  $R0E180h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate5[7:0]$  $23$  $16$  $R0E180h$  $TBD$  $RW$  $2ch$  $TBD$
$$ND$  $15$  $12$  $R0E180h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate5[3:0]$  $11$  $8$  $R0E180h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $3$  $R0E180h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate5[2:0]$  $2$  $0$  $R0E180h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E184h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate5$  $24$  $24$  $R0E184h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E184h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate5[3:0]$  $19$  $16$  $R0E184h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E184h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate5[9:8]$  $9$  $8$  $R0E184h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate5[7:0]$  $7$  $0$  $R0E184h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $31$  $26$  $R0E188h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate5[9:8]$  $25$  $24$  $R0E188h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate5[7:0]$  $23$  $16$  $R0E188h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E188h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate5[9:8]$  $9$  $8$  $R0E188h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate5[7:0]$  $7$  $0$  $R0E188h$  $TBD$  $RW$  $37h$  $TBD$
$$ND$  $31$  $28$  $R0E18Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate5[3:0]$  $27$  $24$  $R0E18Ch$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $23$  $18$  $R0E18Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate5[1:0]$  $17$  $16$  $R0E18Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E18Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate5[1:0]$  $9$  $8$  $R0E18Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E18Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate5[4:0]$  $4$  $0$  $R0E18Ch$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pion_rate5[7:0]$  $31$  $24$  $R0E190h$  $TBD$  $RW$  $b6h$  $TBD$
$$ND$  $23$  $18$  $R0E190h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate5[9:8]$  $17$  $16$  $R0E190h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate5[7:0]$  $15$  $8$  $R0E190h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E190h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate5[1:0]$  $1$  $0$  $R0E190h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $28$  $R0E194h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate5[3:0]$  $27$  $24$  $R0E194h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $17$  $R0E194h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate5$  $16$  $16$  $R0E194h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E194h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate5$  $8$  $8$  $R0E194h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E194h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate5[11:8]$  $3$  $0$  $R0E194h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E198h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E198h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate5[12:8]$  $12$  $8$  $R0E198h$  $TBD$  $RW$  $dh$  $TBD$
$$ssc_m_pion_rate5[7:0]$  $7$  $0$  $R0E198h$  $TBD$  $RW$  $51h$  $TBD$
$$ND$  $31$  $26$  $R0E1A0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate6[9:8]$  $25$  $24$  $R0E1A0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate6[7:0]$  $23$  $16$  $R0E1A0h$  $TBD$  $RW$  $2dh$  $TBD$
$$ND$  $15$  $12$  $R0E1A0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate6[3:0]$  $11$  $8$  $R0E1A0h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $7$  $3$  $R0E1A0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate6[2:0]$  $2$  $0$  $R0E1A0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E1A4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate6$  $24$  $24$  $R0E1A4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E1A4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate6[3:0]$  $19$  $16$  $R0E1A4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E1A4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate6[9:8]$  $9$  $8$  $R0E1A4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate6[7:0]$  $7$  $0$  $R0E1A4h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $31$  $26$  $R0E1A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate6[9:8]$  $25$  $24$  $R0E1A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate6[7:0]$  $23$  $16$  $R0E1A8h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E1A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate6[9:8]$  $9$  $8$  $R0E1A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate6[7:0]$  $7$  $0$  $R0E1A8h$  $TBD$  $RW$  $38h$  $TBD$
$$ND$  $31$  $28$  $R0E1ACh$  $TBD$  $RW$  $0h$  $$
$$intpi_lcpll_pion_rate6[3:0]$  $27$  $24$  $R0E1ACh$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $23$  $18$  $R0E1ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate6[1:0]$  $17$  $16$  $R0E1ACh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E1ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate6[1:0]$  $9$  $8$  $R0E1ACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E1ACh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate6[4:0]$  $4$  $0$  $R0E1ACh$  $TBD$  $RW$  $9h$  $TBD$
$$speed_thresh_pion_rate6[7:0]$  $31$  $24$  $R0E1B0h$  $TBD$  $RW$  $e3h$  $TBD$
$$ND$  $23$  $18$  $R0E1B0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate6[9:8]$  $17$  $16$  $R0E1B0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_pion_rate6[7:0]$  $15$  $8$  $R0E1B0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E1B0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_pion_rate6[1:0]$  $1$  $0$  $R0E1B0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0E1B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate6[3:0]$  $27$  $24$  $R0E1B4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $17$  $R0E1B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate6$  $16$  $16$  $R0E1B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E1B4h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate6$  $8$  $8$  $R0E1B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E1B4h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate6[11:8]$  $3$  $0$  $R0E1B4h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $16$  $R0E1B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0E1B8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate6[12:8]$  $12$  $8$  $R0E1B8h$  $TBD$  $RW$  $dh$  $TBD$
$$ssc_m_pion_rate6[7:0]$  $7$  $0$  $R0E1B8h$  $TBD$  $RW$  $9dh$  $TBD$
$$ND$  $31$  $28$  $R0E1C0h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate0[3:0]$  $27$  $24$  $R0E1C0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0E1C0h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pioff_rate0$  $16$  $16$  $R0E1C0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0E1C0h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pioff_rate0$  $8$  $8$  $R0E1C0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E1C0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate0[3:0]$  $3$  $0$  $R0E1C0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E1C4h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate0[9:8]$  $25$  $24$  $R0E1C4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate0[7:0]$  $23$  $16$  $R0E1C4h$  $TBD$  $RW$  $40h$  $TBD$
$$ND$  $15$  $10$  $R0E1C4h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate0[9:8]$  $9$  $8$  $R0E1C4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate0[7:0]$  $7$  $0$  $R0E1C4h$  $TBD$  $RW$  $40h$  $TBD$
$$fbdiv_cal_ring_pioff_rate0[7:0]$  $31$  $24$  $R0E1C8h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $23$  $17$  $R0E1C8h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate0[8]$  $16$  $16$  $R0E1C8h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate0[7:0]$  $15$  $8$  $R0E1C8h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $7$  $4$  $R0E1C8h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate0[3:0]$  $3$  $0$  $R0E1C8h$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $31$  $25$  $R0E1CCh$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate0$  $24$  $24$  $R0E1CCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E1CCh$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate0[1:0]$  $17$  $16$  $R0E1CCh$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $12$  $R0E1CCh$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate0[3:0]$  $11$  $8$  $R0E1CCh$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $2$  $R0E1CCh$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate0[9:8]$  $1$  $0$  $R0E1CCh$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate0[7:0]$  $31$  $24$  $R0E1D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E1D0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate0[2:0]$  $18$  $16$  $R0E1D0h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $10$  $R0E1D0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate0[1:0]$  $9$  $8$  $R0E1D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E1D0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate0[1:0]$  $1$  $0$  $R0E1D0h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E1D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate0$  $24$  $24$  $R0E1D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E1D4h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate0[9:8]$  $17$  $16$  $R0E1D4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate0[7:0]$  $15$  $8$  $R0E1D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E1D4h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate0[9:8]$  $1$  $0$  $R0E1D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E1D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E1D8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate0[12:8]$  $20$  $16$  $R0E1D8h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_pioff_rate0[7:0]$  $15$  $8$  $R0E1D8h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $7$  $4$  $R0E1D8h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate0[3:0]$  $3$  $0$  $R0E1D8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0E1E4h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate1[3:0]$  $27$  $24$  $R0E1E4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0E1E4h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pioff_rate1$  $16$  $16$  $R0E1E4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0E1E4h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pioff_rate1$  $8$  $8$  $R0E1E4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E1E4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate1[3:0]$  $3$  $0$  $R0E1E4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R0E1E8h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate1[9:8]$  $25$  $24$  $R0E1E8h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate1[7:0]$  $23$  $16$  $R0E1E8h$  $TBD$  $RW$  $42h$  $TBD$
$$ND$  $15$  $10$  $R0E1E8h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate1[9:8]$  $9$  $8$  $R0E1E8h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate1[7:0]$  $7$  $0$  $R0E1E8h$  $TBD$  $RW$  $42h$  $TBD$
$$fbdiv_cal_ring_pioff_rate1[7:0]$  $31$  $24$  $R0E1ECh$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $23$  $17$  $R0E1ECh$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate1[8]$  $16$  $16$  $R0E1ECh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate1[7:0]$  $15$  $8$  $R0E1ECh$  $TBD$  $RW$  $fdh$  $TBD$
$$ND$  $7$  $4$  $R0E1ECh$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate1[3:0]$  $3$  $0$  $R0E1ECh$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $31$  $25$  $R0E1F0h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate1$  $24$  $24$  $R0E1F0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E1F0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate1[1:0]$  $17$  $16$  $R0E1F0h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $12$  $R0E1F0h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate1[3:0]$  $11$  $8$  $R0E1F0h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $2$  $R0E1F0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate1[9:8]$  $1$  $0$  $R0E1F0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate1[7:0]$  $31$  $24$  $R0E1F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E1F4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate1[2:0]$  $18$  $16$  $R0E1F4h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $10$  $R0E1F4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate1[1:0]$  $9$  $8$  $R0E1F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E1F4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate1[1:0]$  $1$  $0$  $R0E1F4h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E1F8h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate1$  $24$  $24$  $R0E1F8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E1F8h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate1[9:8]$  $17$  $16$  $R0E1F8h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate1[7:0]$  $15$  $8$  $R0E1F8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E1F8h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate1[9:8]$  $1$  $0$  $R0E1F8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E1FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E1FCh$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate1[12:8]$  $20$  $16$  $R0E1FCh$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_pioff_rate1[7:0]$  $15$  $8$  $R0E1FCh$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $7$  $4$  $R0E1FCh$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate1[3:0]$  $3$  $0$  $R0E1FCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0E208h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate2[3:0]$  $27$  $24$  $R0E208h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0E208h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pioff_rate2$  $16$  $16$  $R0E208h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0E208h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pioff_rate2$  $8$  $8$  $R0E208h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E208h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate2[3:0]$  $3$  $0$  $R0E208h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $26$  $R0E20Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate2[9:8]$  $25$  $24$  $R0E20Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate2[7:0]$  $23$  $16$  $R0E20Ch$  $TBD$  $RW$  $4eh$  $TBD$
$$ND$  $15$  $10$  $R0E20Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate2[9:8]$  $9$  $8$  $R0E20Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate2[7:0]$  $7$  $0$  $R0E20Ch$  $TBD$  $RW$  $4eh$  $TBD$
$$fbdiv_cal_ring_pioff_rate2[7:0]$  $31$  $24$  $R0E210h$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $23$  $17$  $R0E210h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate2[8]$  $16$  $16$  $R0E210h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate2[7:0]$  $15$  $8$  $R0E210h$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $7$  $4$  $R0E210h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate2[3:0]$  $3$  $0$  $R0E210h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $31$  $25$  $R0E214h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate2$  $24$  $24$  $R0E214h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R0E214h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate2[1:0]$  $17$  $16$  $R0E214h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R0E214h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate2[3:0]$  $11$  $8$  $R0E214h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $2$  $R0E214h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate2[9:8]$  $1$  $0$  $R0E214h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate2[7:0]$  $31$  $24$  $R0E218h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E218h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate2[2:0]$  $18$  $16$  $R0E218h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E218h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate2[1:0]$  $9$  $8$  $R0E218h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E218h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate2[1:0]$  $1$  $0$  $R0E218h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $25$  $R0E21Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate2$  $24$  $24$  $R0E21Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E21Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate2[9:8]$  $17$  $16$  $R0E21Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate2[7:0]$  $15$  $8$  $R0E21Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E21Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate2[9:8]$  $1$  $0$  $R0E21Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E220h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E220h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate2[12:8]$  $20$  $16$  $R0E220h$  $TBD$  $RW$  $bh$  $TBD$
$$ssc_m_ring_pioff_rate2[7:0]$  $15$  $8$  $R0E220h$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $7$  $4$  $R0E220h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate2[3:0]$  $3$  $0$  $R0E220h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0E22Ch$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate3[3:0]$  $27$  $24$  $R0E22Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0E22Ch$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pioff_rate3$  $16$  $16$  $R0E22Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0E22Ch$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pioff_rate3$  $8$  $8$  $R0E22Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E22Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate3[3:0]$  $3$  $0$  $R0E22Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $26$  $R0E230h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate3[9:8]$  $25$  $24$  $R0E230h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate3[7:0]$  $23$  $16$  $R0E230h$  $TBD$  $RW$  $50h$  $TBD$
$$ND$  $15$  $10$  $R0E230h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate3[9:8]$  $9$  $8$  $R0E230h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate3[7:0]$  $7$  $0$  $R0E230h$  $TBD$  $RW$  $50h$  $TBD$
$$fbdiv_cal_ring_pioff_rate3[7:0]$  $31$  $24$  $R0E234h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $23$  $17$  $R0E234h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate3[8]$  $16$  $16$  $R0E234h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate3[7:0]$  $15$  $8$  $R0E234h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $7$  $4$  $R0E234h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate3[3:0]$  $3$  $0$  $R0E234h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $31$  $25$  $R0E238h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate3$  $24$  $24$  $R0E238h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R0E238h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate3[1:0]$  $17$  $16$  $R0E238h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R0E238h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate3[3:0]$  $11$  $8$  $R0E238h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $2$  $R0E238h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate3[9:8]$  $1$  $0$  $R0E238h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate3[7:0]$  $31$  $24$  $R0E23Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E23Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate3[2:0]$  $18$  $16$  $R0E23Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E23Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate3[1:0]$  $9$  $8$  $R0E23Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E23Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate3[1:0]$  $1$  $0$  $R0E23Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $25$  $R0E240h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate3$  $24$  $24$  $R0E240h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E240h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate3[9:8]$  $17$  $16$  $R0E240h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate3[7:0]$  $15$  $8$  $R0E240h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E240h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate3[9:8]$  $1$  $0$  $R0E240h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E244h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E244h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate3[12:8]$  $20$  $16$  $R0E244h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_ring_pioff_rate3[7:0]$  $15$  $8$  $R0E244h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $7$  $4$  $R0E244h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate3[3:0]$  $3$  $0$  $R0E244h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0E250h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate0[3:0]$  $27$  $24$  $R0E250h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0E250h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pion_rate0$  $16$  $16$  $R0E250h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0E250h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pion_rate0$  $8$  $8$  $R0E250h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E250h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate0[3:0]$  $3$  $0$  $R0E250h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E254h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate0[9:8]$  $25$  $24$  $R0E254h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate0[7:0]$  $23$  $16$  $R0E254h$  $TBD$  $RW$  $10h$  $TBD$
$$ND$  $15$  $10$  $R0E254h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate0[9:8]$  $9$  $8$  $R0E254h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate0[7:0]$  $7$  $0$  $R0E254h$  $TBD$  $RW$  $10h$  $TBD$
$$fbdiv_cal_ring_pion_rate0[7:0]$  $31$  $24$  $R0E258h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $23$  $17$  $R0E258h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate0[8]$  $16$  $16$  $R0E258h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pion_rate0[7:0]$  $15$  $8$  $R0E258h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $7$  $4$  $R0E258h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate0[3:0]$  $3$  $0$  $R0E258h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $31$  $25$  $R0E25Ch$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate0$  $24$  $24$  $R0E25Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E25Ch$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate0[1:0]$  $17$  $16$  $R0E25Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $12$  $R0E25Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate0[3:0]$  $11$  $8$  $R0E25Ch$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $2$  $R0E25Ch$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate0[9:8]$  $1$  $0$  $R0E25Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate0[7:0]$  $31$  $24$  $R0E260h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E260h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate0[2:0]$  $18$  $16$  $R0E260h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E260h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate0[1:0]$  $9$  $8$  $R0E260h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E260h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate0[1:0]$  $1$  $0$  $R0E260h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E264h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate0$  $24$  $24$  $R0E264h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E264h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate0[9:8]$  $17$  $16$  $R0E264h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate0[7:0]$  $15$  $8$  $R0E264h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E264h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate0[9:8]$  $1$  $0$  $R0E264h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E268h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E268h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate0[12:8]$  $20$  $16$  $R0E268h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_pion_rate0[7:0]$  $15$  $8$  $R0E268h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $7$  $4$  $R0E268h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate0[3:0]$  $3$  $0$  $R0E268h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $28$  $R0E274h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate1[3:0]$  $27$  $24$  $R0E274h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $17$  $R0E274h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pion_rate1$  $16$  $16$  $R0E274h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0E274h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pion_rate1$  $8$  $8$  $R0E274h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E274h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate1[3:0]$  $3$  $0$  $R0E274h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R0E278h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate1[9:8]$  $25$  $24$  $R0E278h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate1[7:0]$  $23$  $16$  $R0E278h$  $TBD$  $RW$  $21h$  $TBD$
$$ND$  $15$  $10$  $R0E278h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate1[9:8]$  $9$  $8$  $R0E278h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate1[7:0]$  $7$  $0$  $R0E278h$  $TBD$  $RW$  $21h$  $TBD$
$$fbdiv_cal_ring_pion_rate1[7:0]$  $31$  $24$  $R0E27Ch$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $23$  $17$  $R0E27Ch$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate1[8]$  $16$  $16$  $R0E27Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pion_rate1[7:0]$  $15$  $8$  $R0E27Ch$  $TBD$  $RW$  $fdh$  $TBD$
$$ND$  $7$  $4$  $R0E27Ch$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate1[3:0]$  $3$  $0$  $R0E27Ch$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $31$  $25$  $R0E280h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate1$  $24$  $24$  $R0E280h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E280h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate1[1:0]$  $17$  $16$  $R0E280h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $12$  $R0E280h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate1[3:0]$  $11$  $8$  $R0E280h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $2$  $R0E280h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate1[9:8]$  $1$  $0$  $R0E280h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate1[7:0]$  $31$  $24$  $R0E284h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E284h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate1[2:0]$  $18$  $16$  $R0E284h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $10$  $R0E284h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate1[1:0]$  $9$  $8$  $R0E284h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E284h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate1[1:0]$  $1$  $0$  $R0E284h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E288h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate1$  $24$  $24$  $R0E288h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E288h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate1[9:8]$  $17$  $16$  $R0E288h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate1[7:0]$  $15$  $8$  $R0E288h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E288h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate1[9:8]$  $1$  $0$  $R0E288h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E28Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E28Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate1[12:8]$  $20$  $16$  $R0E28Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_pion_rate1[7:0]$  $15$  $8$  $R0E28Ch$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $7$  $4$  $R0E28Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate1[3:0]$  $3$  $0$  $R0E28Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $28$  $R0E298h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate2[3:0]$  $27$  $24$  $R0E298h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $17$  $R0E298h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pion_rate2$  $16$  $16$  $R0E298h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0E298h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pion_rate2$  $8$  $8$  $R0E298h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E298h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate2[3:0]$  $3$  $0$  $R0E298h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $26$  $R0E29Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate2[9:8]$  $25$  $24$  $R0E29Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate2[7:0]$  $23$  $16$  $R0E29Ch$  $TBD$  $RW$  $27h$  $TBD$
$$ND$  $15$  $10$  $R0E29Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate2[9:8]$  $9$  $8$  $R0E29Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate2[7:0]$  $7$  $0$  $R0E29Ch$  $TBD$  $RW$  $27h$  $TBD$
$$fbdiv_cal_ring_pion_rate2[7:0]$  $31$  $24$  $R0E2A0h$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $23$  $17$  $R0E2A0h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate2[8]$  $16$  $16$  $R0E2A0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pion_rate2[7:0]$  $15$  $8$  $R0E2A0h$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $7$  $4$  $R0E2A0h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate2[3:0]$  $3$  $0$  $R0E2A0h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $25$  $R0E2A4h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate2$  $24$  $24$  $R0E2A4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R0E2A4h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate2[1:0]$  $17$  $16$  $R0E2A4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R0E2A4h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate2[3:0]$  $11$  $8$  $R0E2A4h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $2$  $R0E2A4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate2[9:8]$  $1$  $0$  $R0E2A4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate2[7:0]$  $31$  $24$  $R0E2A8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E2A8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate2[2:0]$  $18$  $16$  $R0E2A8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $10$  $R0E2A8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate2[1:0]$  $9$  $8$  $R0E2A8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E2A8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate2[1:0]$  $1$  $0$  $R0E2A8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E2ACh$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate2$  $24$  $24$  $R0E2ACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E2ACh$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate2[9:8]$  $17$  $16$  $R0E2ACh$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate2[7:0]$  $15$  $8$  $R0E2ACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E2ACh$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate2[9:8]$  $1$  $0$  $R0E2ACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E2B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E2B0h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate2[12:8]$  $20$  $16$  $R0E2B0h$  $TBD$  $RW$  $bh$  $TBD$
$$ssc_m_ring_pion_rate2[7:0]$  $15$  $8$  $R0E2B0h$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $7$  $4$  $R0E2B0h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate2[3:0]$  $3$  $0$  $R0E2B0h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $28$  $R0E2BCh$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate3[3:0]$  $27$  $24$  $R0E2BCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0E2BCh$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_pion_rate3$  $16$  $16$  $R0E2BCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0E2BCh$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_pion_rate3$  $8$  $8$  $R0E2BCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E2BCh$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate3[3:0]$  $3$  $0$  $R0E2BCh$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $26$  $R0E2C0h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate3[9:8]$  $25$  $24$  $R0E2C0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate3[7:0]$  $23$  $16$  $R0E2C0h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $15$  $10$  $R0E2C0h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate3[9:8]$  $9$  $8$  $R0E2C0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate3[7:0]$  $7$  $0$  $R0E2C0h$  $TBD$  $RW$  $14h$  $TBD$
$$fbdiv_cal_ring_pion_rate3[7:0]$  $31$  $24$  $R0E2C4h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $23$  $17$  $R0E2C4h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate3[8]$  $16$  $16$  $R0E2C4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pion_rate3[7:0]$  $15$  $8$  $R0E2C4h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $7$  $4$  $R0E2C4h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate3[3:0]$  $3$  $0$  $R0E2C4h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $25$  $R0E2C8h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate3$  $24$  $24$  $R0E2C8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R0E2C8h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate3[1:0]$  $17$  $16$  $R0E2C8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R0E2C8h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate3[3:0]$  $11$  $8$  $R0E2C8h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $2$  $R0E2C8h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate3[9:8]$  $1$  $0$  $R0E2C8h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate3[7:0]$  $31$  $24$  $R0E2CCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E2CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate3[2:0]$  $18$  $16$  $R0E2CCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E2CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate3[1:0]$  $9$  $8$  $R0E2CCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E2CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate3[1:0]$  $1$  $0$  $R0E2CCh$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E2D0h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate3$  $24$  $24$  $R0E2D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E2D0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate3[9:8]$  $17$  $16$  $R0E2D0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate3[7:0]$  $15$  $8$  $R0E2D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E2D0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate3[9:8]$  $1$  $0$  $R0E2D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E2D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E2D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate3[12:8]$  $20$  $16$  $R0E2D4h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_ring_pion_rate3[7:0]$  $15$  $8$  $R0E2D4h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $7$  $4$  $R0E2D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate3[3:0]$  $3$  $0$  $R0E2D4h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $28$  $R0E2E0h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate0[3:0]$  $27$  $24$  $R0E2E0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0E2E0h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pioff_rate0$  $16$  $16$  $R0E2E0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E2E0h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pioff_rate0$  $8$  $8$  $R0E2E0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E2E0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate0[3:0]$  $3$  $0$  $R0E2E0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E2E4h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate0[9:8]$  $25$  $24$  $R0E2E4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate0[7:0]$  $23$  $16$  $R0E2E4h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $15$  $10$  $R0E2E4h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate0[9:8]$  $9$  $8$  $R0E2E4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate0[7:0]$  $7$  $0$  $R0E2E4h$  $TBD$  $RW$  $28h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate0[7:0]$  $31$  $24$  $R0E2E8h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $23$  $17$  $R0E2E8h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate0[8]$  $16$  $16$  $R0E2E8h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate0[7:0]$  $15$  $8$  $R0E2E8h$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $7$  $4$  $R0E2E8h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate0[3:0]$  $3$  $0$  $R0E2E8h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $25$  $R0E2ECh$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate0$  $24$  $24$  $R0E2ECh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E2ECh$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate0[1:0]$  $17$  $16$  $R0E2ECh$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $12$  $R0E2ECh$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate0[3:0]$  $11$  $8$  $R0E2ECh$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $2$  $R0E2ECh$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate0[9:8]$  $1$  $0$  $R0E2ECh$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate0[7:0]$  $31$  $24$  $R0E2F0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E2F0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate0[2:0]$  $18$  $16$  $R0E2F0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E2F0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate0[1:0]$  $9$  $8$  $R0E2F0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E2F0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate0[1:0]$  $1$  $0$  $R0E2F0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R0E2F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate0$  $24$  $24$  $R0E2F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E2F4h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate0[9:8]$  $17$  $16$  $R0E2F4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate0[7:0]$  $15$  $8$  $R0E2F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E2F4h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate0[9:8]$  $1$  $0$  $R0E2F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E2F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E2F8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate0[12:8]$  $20$  $16$  $R0E2F8h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_250m_pioff_rate0[7:0]$  $15$  $8$  $R0E2F8h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $7$  $4$  $R0E2F8h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate0[3:0]$  $3$  $0$  $R0E2F8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0E304h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate1[3:0]$  $27$  $24$  $R0E304h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $17$  $R0E304h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pioff_rate1$  $16$  $16$  $R0E304h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E304h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pioff_rate1$  $8$  $8$  $R0E304h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E304h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate1[3:0]$  $3$  $0$  $R0E304h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R0E308h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate1[9:8]$  $25$  $24$  $R0E308h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate1[7:0]$  $23$  $16$  $R0E308h$  $TBD$  $RW$  $a5h$  $TBD$
$$ND$  $15$  $10$  $R0E308h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate1[9:8]$  $9$  $8$  $R0E308h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate1[7:0]$  $7$  $0$  $R0E308h$  $TBD$  $RW$  $a5h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate1[7:0]$  $31$  $24$  $R0E30Ch$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $23$  $17$  $R0E30Ch$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate1[8]$  $16$  $16$  $R0E30Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate1[7:0]$  $15$  $8$  $R0E30Ch$  $TBD$  $RW$  $fch$  $TBD$
$$ND$  $7$  $4$  $R0E30Ch$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate1[3:0]$  $3$  $0$  $R0E30Ch$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $25$  $R0E310h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate1$  $24$  $24$  $R0E310h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E310h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate1[1:0]$  $17$  $16$  $R0E310h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $12$  $R0E310h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate1[3:0]$  $11$  $8$  $R0E310h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $2$  $R0E310h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate1[9:8]$  $1$  $0$  $R0E310h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate1[7:0]$  $31$  $24$  $R0E314h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E314h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate1[2:0]$  $18$  $16$  $R0E314h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $15$  $10$  $R0E314h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate1[1:0]$  $9$  $8$  $R0E314h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E314h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate1[1:0]$  $1$  $0$  $R0E314h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E318h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate1$  $24$  $24$  $R0E318h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E318h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate1[9:8]$  $17$  $16$  $R0E318h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate1[7:0]$  $15$  $8$  $R0E318h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E318h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate1[9:8]$  $1$  $0$  $R0E318h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E31Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E31Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate1[12:8]$  $20$  $16$  $R0E31Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_250m_pioff_rate1[7:0]$  $15$  $8$  $R0E31Ch$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $7$  $4$  $R0E31Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate1[3:0]$  $3$  $0$  $R0E31Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0E328h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate2[3:0]$  $27$  $24$  $R0E328h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $17$  $R0E328h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pioff_rate2$  $16$  $16$  $R0E328h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E328h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pioff_rate2$  $8$  $8$  $R0E328h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E328h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate2[3:0]$  $3$  $0$  $R0E328h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $26$  $R0E32Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate2[9:8]$  $25$  $24$  $R0E32Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate2[7:0]$  $23$  $16$  $R0E32Ch$  $TBD$  $RW$  $c3h$  $TBD$
$$ND$  $15$  $10$  $R0E32Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate2[9:8]$  $9$  $8$  $R0E32Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate2[7:0]$  $7$  $0$  $R0E32Ch$  $TBD$  $RW$  $c3h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate2[7:0]$  $31$  $24$  $R0E330h$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $23$  $17$  $R0E330h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate2[8]$  $16$  $16$  $R0E330h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate2[7:0]$  $15$  $8$  $R0E330h$  $TBD$  $RW$  $f9h$  $TBD$
$$ND$  $7$  $4$  $R0E330h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate2[3:0]$  $3$  $0$  $R0E330h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $25$  $R0E334h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate2$  $24$  $24$  $R0E334h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R0E334h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate2[1:0]$  $17$  $16$  $R0E334h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R0E334h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate2[3:0]$  $11$  $8$  $R0E334h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $2$  $R0E334h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate2[9:8]$  $1$  $0$  $R0E334h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate2[7:0]$  $31$  $24$  $R0E338h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E338h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate2[2:0]$  $18$  $16$  $R0E338h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $15$  $10$  $R0E338h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate2[1:0]$  $9$  $8$  $R0E338h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E338h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate2[1:0]$  $1$  $0$  $R0E338h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E33Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate2$  $24$  $24$  $R0E33Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E33Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate2[9:8]$  $17$  $16$  $R0E33Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate2[7:0]$  $15$  $8$  $R0E33Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E33Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate2[9:8]$  $1$  $0$  $R0E33Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E340h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E340h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate2[12:8]$  $20$  $16$  $R0E340h$  $TBD$  $RW$  $bh$  $TBD$
$$ssc_m_ring_250m_pioff_rate2[7:0]$  $15$  $8$  $R0E340h$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $7$  $4$  $R0E340h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate2[3:0]$  $3$  $0$  $R0E340h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0E34Ch$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate3[3:0]$  $27$  $24$  $R0E34Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0E34Ch$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pioff_rate3$  $16$  $16$  $R0E34Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E34Ch$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pioff_rate3$  $8$  $8$  $R0E34Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E34Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate3[3:0]$  $3$  $0$  $R0E34Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $26$  $R0E350h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate3[9:8]$  $25$  $24$  $R0E350h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate3[7:0]$  $23$  $16$  $R0E350h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $15$  $10$  $R0E350h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate3[9:8]$  $9$  $8$  $R0E350h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate3[7:0]$  $7$  $0$  $R0E350h$  $TBD$  $RW$  $32h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate3[7:0]$  $31$  $24$  $R0E354h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $23$  $17$  $R0E354h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate3[8]$  $16$  $16$  $R0E354h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate3[7:0]$  $15$  $8$  $R0E354h$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $7$  $4$  $R0E354h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate3[3:0]$  $3$  $0$  $R0E354h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $25$  $R0E358h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate3$  $24$  $24$  $R0E358h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R0E358h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate3[1:0]$  $17$  $16$  $R0E358h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R0E358h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate3[3:0]$  $11$  $8$  $R0E358h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $2$  $R0E358h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate3[9:8]$  $1$  $0$  $R0E358h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate3[7:0]$  $31$  $24$  $R0E35Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E35Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate3[2:0]$  $18$  $16$  $R0E35Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E35Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate3[1:0]$  $9$  $8$  $R0E35Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E35Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate3[1:0]$  $1$  $0$  $R0E35Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $25$  $R0E360h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate3$  $24$  $24$  $R0E360h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E360h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate3[9:8]$  $17$  $16$  $R0E360h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate3[7:0]$  $15$  $8$  $R0E360h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E360h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate3[9:8]$  $1$  $0$  $R0E360h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E364h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E364h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate3[12:8]$  $20$  $16$  $R0E364h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_ring_250m_pioff_rate3[7:0]$  $15$  $8$  $R0E364h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $7$  $4$  $R0E364h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate3[3:0]$  $3$  $0$  $R0E364h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0E370h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate0[3:0]$  $27$  $24$  $R0E370h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $17$  $R0E370h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pion_rate0$  $16$  $16$  $R0E370h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E370h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pion_rate0$  $8$  $8$  $R0E370h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E370h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate0[3:0]$  $3$  $0$  $R0E370h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E374h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate0[9:8]$  $25$  $24$  $R0E374h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate0[7:0]$  $23$  $16$  $R0E374h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $15$  $10$  $R0E374h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate0[9:8]$  $9$  $8$  $R0E374h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate0[7:0]$  $7$  $0$  $R0E374h$  $TBD$  $RW$  $28h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate0[7:0]$  $31$  $24$  $R0E378h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $23$  $17$  $R0E378h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate0[8]$  $16$  $16$  $R0E378h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate0[7:0]$  $15$  $8$  $R0E378h$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $7$  $4$  $R0E378h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate0[3:0]$  $3$  $0$  $R0E378h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $25$  $R0E37Ch$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate0$  $24$  $24$  $R0E37Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E37Ch$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate0[1:0]$  $17$  $16$  $R0E37Ch$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $12$  $R0E37Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate0[3:0]$  $11$  $8$  $R0E37Ch$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $2$  $R0E37Ch$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate0[9:8]$  $1$  $0$  $R0E37Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate0[7:0]$  $31$  $24$  $R0E380h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E380h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate0[2:0]$  $18$  $16$  $R0E380h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $10$  $R0E380h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate0[1:0]$  $9$  $8$  $R0E380h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E380h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate0[1:0]$  $1$  $0$  $R0E380h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E384h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate0$  $24$  $24$  $R0E384h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E384h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate0[9:8]$  $17$  $16$  $R0E384h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate0[7:0]$  $15$  $8$  $R0E384h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E384h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate0[9:8]$  $1$  $0$  $R0E384h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E388h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E388h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate0[12:8]$  $20$  $16$  $R0E388h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_250m_pion_rate0[7:0]$  $15$  $8$  $R0E388h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $7$  $4$  $R0E388h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate0[3:0]$  $3$  $0$  $R0E388h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $28$  $R0E394h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate1[3:0]$  $27$  $24$  $R0E394h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $17$  $R0E394h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pion_rate1$  $16$  $16$  $R0E394h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E394h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pion_rate1$  $8$  $8$  $R0E394h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E394h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate1[3:0]$  $3$  $0$  $R0E394h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R0E398h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate1[9:8]$  $25$  $24$  $R0E398h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate1[7:0]$  $23$  $16$  $R0E398h$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $15$  $10$  $R0E398h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate1[9:8]$  $9$  $8$  $R0E398h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate1[7:0]$  $7$  $0$  $R0E398h$  $TBD$  $RW$  $29h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate1[7:0]$  $31$  $24$  $R0E39Ch$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $23$  $17$  $R0E39Ch$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate1[8]$  $16$  $16$  $R0E39Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate1[7:0]$  $15$  $8$  $R0E39Ch$  $TBD$  $RW$  $fch$  $TBD$
$$ND$  $7$  $4$  $R0E39Ch$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate1[3:0]$  $3$  $0$  $R0E39Ch$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $25$  $R0E3A0h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate1$  $24$  $24$  $R0E3A0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E3A0h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate1[1:0]$  $17$  $16$  $R0E3A0h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $12$  $R0E3A0h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate1[3:0]$  $11$  $8$  $R0E3A0h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $2$  $R0E3A0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate1[9:8]$  $1$  $0$  $R0E3A0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate1[7:0]$  $31$  $24$  $R0E3A4h$  $TBD$  $RW$  $39h$  $TBD$
$$ND$  $23$  $19$  $R0E3A4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate1[2:0]$  $18$  $16$  $R0E3A4h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $15$  $10$  $R0E3A4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate1[1:0]$  $9$  $8$  $R0E3A4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E3A4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate1[1:0]$  $1$  $0$  $R0E3A4h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E3A8h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate1$  $24$  $24$  $R0E3A8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E3A8h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate1[9:8]$  $17$  $16$  $R0E3A8h$  $TBD$  $RW$  $3h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate1[7:0]$  $15$  $8$  $R0E3A8h$  $TBD$  $RW$  $39h$  $TBD$
$$ND$  $7$  $2$  $R0E3A8h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate1[9:8]$  $1$  $0$  $R0E3A8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $24$  $R0E3ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E3ACh$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate1[12:8]$  $20$  $16$  $R0E3ACh$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_ring_250m_pion_rate1[7:0]$  $15$  $8$  $R0E3ACh$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $7$  $4$  $R0E3ACh$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate1[3:0]$  $3$  $0$  $R0E3ACh$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $28$  $R0E3B8h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate2[3:0]$  $27$  $24$  $R0E3B8h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $17$  $R0E3B8h$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pion_rate2$  $16$  $16$  $R0E3B8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E3B8h$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pion_rate2$  $8$  $8$  $R0E3B8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E3B8h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate2[3:0]$  $3$  $0$  $R0E3B8h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $26$  $R0E3BCh$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate2[9:8]$  $25$  $24$  $R0E3BCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate2[7:0]$  $23$  $16$  $R0E3BCh$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $15$  $10$  $R0E3BCh$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate2[9:8]$  $9$  $8$  $R0E3BCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate2[7:0]$  $7$  $0$  $R0E3BCh$  $TBD$  $RW$  $31h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate2[7:0]$  $31$  $24$  $R0E3C0h$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $23$  $17$  $R0E3C0h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate2[8]$  $16$  $16$  $R0E3C0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate2[7:0]$  $15$  $8$  $R0E3C0h$  $TBD$  $RW$  $f9h$  $TBD$
$$ND$  $7$  $4$  $R0E3C0h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate2[3:0]$  $3$  $0$  $R0E3C0h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $25$  $R0E3C4h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate2$  $24$  $24$  $R0E3C4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R0E3C4h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate2[1:0]$  $17$  $16$  $R0E3C4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R0E3C4h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate2[3:0]$  $11$  $8$  $R0E3C4h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $2$  $R0E3C4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate2[9:8]$  $1$  $0$  $R0E3C4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate2[7:0]$  $31$  $24$  $R0E3C8h$  $TBD$  $RW$  $a8h$  $TBD$
$$ND$  $23$  $19$  $R0E3C8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate2[2:0]$  $18$  $16$  $R0E3C8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $10$  $R0E3C8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate2[1:0]$  $9$  $8$  $R0E3C8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E3C8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate2[1:0]$  $1$  $0$  $R0E3C8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E3CCh$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate2$  $24$  $24$  $R0E3CCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E3CCh$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate2[9:8]$  $17$  $16$  $R0E3CCh$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate2[7:0]$  $15$  $8$  $R0E3CCh$  $TBD$  $RW$  $a8h$  $TBD$
$$ND$  $7$  $2$  $R0E3CCh$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate2[9:8]$  $1$  $0$  $R0E3CCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E3D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E3D0h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate2[12:8]$  $20$  $16$  $R0E3D0h$  $TBD$  $RW$  $bh$  $TBD$
$$ssc_m_ring_250m_pion_rate2[7:0]$  $15$  $8$  $R0E3D0h$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $7$  $4$  $R0E3D0h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate2[3:0]$  $3$  $0$  $R0E3D0h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $28$  $R0E3DCh$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate3[3:0]$  $27$  $24$  $R0E3DCh$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $17$  $R0E3DCh$  $TBD$  $RW$  $0h$  $$
$$clk1g_refclk_sel_250m_pion_rate3$  $16$  $16$  $R0E3DCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E3DCh$  $TBD$  $RW$  $0h$  $$
$$ref_clk_ring_sel_250m_pion_rate3$  $8$  $8$  $R0E3DCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R0E3DCh$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate3[3:0]$  $3$  $0$  $R0E3DCh$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $26$  $R0E3E0h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate3[9:8]$  $25$  $24$  $R0E3E0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate3[7:0]$  $23$  $16$  $R0E3E0h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $15$  $10$  $R0E3E0h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate3[9:8]$  $9$  $8$  $R0E3E0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate3[7:0]$  $7$  $0$  $R0E3E0h$  $TBD$  $RW$  $32h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate3[7:0]$  $31$  $24$  $R0E3E4h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $23$  $17$  $R0E3E4h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate3[8]$  $16$  $16$  $R0E3E4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate3[7:0]$  $15$  $8$  $R0E3E4h$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $7$  $4$  $R0E3E4h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate3[3:0]$  $3$  $0$  $R0E3E4h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $25$  $R0E3E8h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate3$  $24$  $24$  $R0E3E8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $18$  $R0E3E8h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate3[1:0]$  $17$  $16$  $R0E3E8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $12$  $R0E3E8h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate3[3:0]$  $11$  $8$  $R0E3E8h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $2$  $R0E3E8h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate3[9:8]$  $1$  $0$  $R0E3E8h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate3[7:0]$  $31$  $24$  $R0E3ECh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R0E3ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate3[2:0]$  $18$  $16$  $R0E3ECh$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $10$  $R0E3ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate3[1:0]$  $9$  $8$  $R0E3ECh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E3ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate3[1:0]$  $1$  $0$  $R0E3ECh$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E3F0h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate3$  $24$  $24$  $R0E3F0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E3F0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate3[9:8]$  $17$  $16$  $R0E3F0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate3[7:0]$  $15$  $8$  $R0E3F0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E3F0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate3[9:8]$  $1$  $0$  $R0E3F0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E3F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R0E3F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate3[12:8]$  $20$  $16$  $R0E3F4h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_ring_250m_pion_rate3[7:0]$  $15$  $8$  $R0E3F4h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $7$  $4$  $R0E3F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate3[3:0]$  $3$  $0$  $R0E3F4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_lcvco_dac_lsb_cont_rate1[7:0]$  $31$  $24$  $R0E5C0h$  $TBD$  $RW$  $1fh$  $TBD$
$$cal_lcvco_dac_lsb_rate1[7:0]$  $23$  $16$  $R0E5C0h$  $TBD$  $RW$  $1fh$  $TBD$
$$cal_lcvco_dac_lsb_rate0[7:0]$  $15$  $8$  $R0E5C0h$  $TBD$  $RW$  $1fh$  $TBD$
$$ND$  $7$  $1$  $R0E5C0h$  $TBD$  $RW$  $0h$  $$
$$use_ring_refclk_250m$  $0$  $0$  $R0E5C0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_lcvco_dac_msb_cont_rate1[7:0]$  $31$  $24$  $R0E5C4h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_lcvco_dac_msb_cont_rate0[7:0]$  $23$  $16$  $R0E5C4h$  $TBD$  $RW$  $21h$  $TBD$
$$cal_lcvco_dac_msb_rate1[7:0]$  $15$  $8$  $R0E5C4h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_lcvco_dac_msb_rate0[7:0]$  $7$  $0$  $R0E5C4h$  $TBD$  $RW$  $21h$  $TBD$
$$cal_lccap_msb_rate1[7:0]$  $31$  $24$  $R0E5C8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_lccap_msb_rate0[7:0]$  $23$  $16$  $R0E5C8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_lccap_lsb_rate1[7:0]$  $15$  $8$  $R0E5C8h$  $TBD$  $RW$  $10h$  $TBD$
$$cal_lccap_lsb_rate0[7:0]$  $7$  $0$  $R0E5C8h$  $TBD$  $RW$  $10h$  $TBD$
$$cal_plldcc_cnt_cont_rate1[7:0]$  $31$  $24$  $R0E5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_cont_rate0[7:0]$  $23$  $16$  $R0E5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_rate1[7:0]$  $15$  $8$  $R0E5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_rate0[7:0]$  $7$  $0$  $R0E5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_pll_speed_ring_cont_rate1[7:0]$  $31$  $24$  $R0E5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_cont_rate0[7:0]$  $23$  $16$  $R0E5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_rate1[7:0]$  $15$  $8$  $R0E5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_rate0[7:0]$  $7$  $0$  $R0E5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate1[7:0]$  $31$  $24$  $R0E5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate0[7:0]$  $23$  $16$  $R0E5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate1[7:0]$  $15$  $8$  $R0E5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate0[7:0]$  $7$  $0$  $R0E5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1[15:8]$  $31$  $24$  $R0E5D8h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1[7:0]$  $23$  $16$  $R0E5D8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0[15:8]$  $15$  $8$  $R0E5D8h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0[7:0]$  $7$  $0$  $R0E5D8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate1[15:8]$  $31$  $24$  $R0E5DCh$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate1[7:0]$  $23$  $16$  $R0E5DCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0[15:8]$  $15$  $8$  $R0E5DCh$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0[7:0]$  $7$  $0$  $R0E5DCh$  $Firmware Revision$  $RW$  $0h$  $TBD$
$$FW_MAJOR_VER[7:0]$  $31$  $24$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Major Version.$
$$FW_MINOR_VER[7:0]$  $23$  $16$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Minor Version.$
$$FW_PATCH_VER[7:0]$  $15$  $8$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Patch Version.$
$$FW_BUILD_VER[7:0]$  $7$  $0$  $R0E600h$  $Calibration enable control$  $RW$  $0h$  $Firmware Build Version.$
$$VIRTUAL_TDR_SIM_EN$  $31$  $31$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Virtual TxDetectRx Simulation Mode $
$$APTA_TRAIN_CMD_IF_EN$  $30$  $30$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Enable APTA Train Command Interface Local Control For Train Protocol Simulation Only$
$$APTA_TRAIN_SIM_EN$  $29$  $29$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Enable APTA Train Dummy Local Control For Train Protocol Simulation Only$
$$FAST_POWER_ON_EN$  $28$  $28$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Reduce Delay Time During Power On For Simulation Only$
$$bypass_mcu_stop$  $27$  $27$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass MCU Stop During REFCLK_DIS=1$
$$TRAIN_SIM_EN$  $26$  $26$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Use Dummy Train For Train Protocal Simulation Only$
$$skip_cdr_dfe_scheme$  $25$  $25$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Skip CDR DFE SCHEME For Simulation Faster$
$$force_cont_cal_skip$  $24$  $24$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Force Continuous Calibration To Skip.$
$$BYPASS_SPEED_TABLE_LOAD$  $23$  $23$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Speed Table Load By Firmware For Simulation Only$
$$BYPASS_XDAT_INIT$  $22$  $22$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass XDATA Initialization By Firmware For Simulation Only$
$$BYPASS_POWER_ON_DELAY$  $21$  $21$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay During Power Up For Simulation Only$
$$BYPASS_DELAY[2:0]$  $20$  $18$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay For Simulation Only$
$$EXT_FORCE_CAL_DONE$  $17$  $17$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $External Force Calibration Done$
$$ND$  $16$  $16$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$MCU_INIT_DONE$  $9$  $9$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $MCU Initialization Done.$
$$CAL_DONE$  $8$  $8$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $Calibration Done.$
$$FORCE_PARTIAL_PU_RX_ON$  $7$  $7$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Force PU_RX On During Partial Slumber$
$$ringpll_ind_en$  $6$  $6$  $R0E604h$  $Calibration enable control$  $RW$  $1h$  $RINGPLL Independent Lane Control Enable In SERDES ETHERNET_CFG MODE2/3$
$$apta_limited_status_dis$  $5$  $5$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Disable APTA Limited Primitive LOCAL_STATUS Support$
$$TX_LANE_ALIGN_OFF$  $4$  $4$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $PCIe Tx Lane Alignment Disable Between Two Lanes Within A PHY$
$$ND$  $3$  $3$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$LCPLL_LANE_SEL$  $2$  $2$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $LCPLL Control MCU Lane Selection In Case Of ETHERNET_CFG>1$
$$ETHERNET_CFG[1:0]$  $1$  $0$  $R0E604h$  $Calibration Configuration 1$  $RW$  $0h$  $Ethernet Configuration For Speed Change Data Bit Rate Range$
$$ND$  $31$  $31$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$sq_cal_ext_en$  $27$  $27$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Squelch Calibration External Enable$
$$process_cal_ext_en$  $26$  $26$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Process Calibration External Enable$
$$txdcc_cal_ext_en$  $25$  $25$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx DCC Calibration External Enable$
$$txdcc_pdiv_cal_ext_en$  $24$  $24$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx DCC Post Divider Calibration External Enable$
$$vdd_cal_ext_en$  $23$  $23$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $VDD Calibration External Enable$
$$rximp_cal_ext_en$  $22$  $22$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Impedance Calibration External Enable$
$$tximp_cal_ext_en$  $21$  $21$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Impedance Calibration External Enable$
$$sampler_cal_ext_en$  $20$  $20$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Sampler Calibration External Enable$
$$eom_align_cal_ext_en$  $19$  $19$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $EOM Alignment Calibration External Enable$
$$rxalign90_cal_ext_en$  $18$  $18$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Align90 Calibration External Enable$
$$rxdcc_eom_cal_ext_en$  $17$  $17$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC EOM Calibration External Enable$
$$rxdcc_data_cal_ext_en$  $16$  $16$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC Data Calibration External Enable$
$$rxdcc_dll_cal_ext_en$  $15$  $15$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC DLL Calibration External Enable$
$$txdetect_cal_ext_en$  $14$  $14$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Tx Detect Calibration External Enable$
$$eom_dll_cal_ext_en$  $13$  $13$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $EOM DLL Calibration External Enable$
$$rxdll_cal_ext_en$  $12$  $12$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DLL Calibration External Enable$
$$pll_temp_cal_ext_en$  $11$  $11$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Temperature Calibration External Enable$
$$pll_cal_ext_en$  $10$  $10$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Calibration External Enable$
$$plldcc_cal_ext_en$  $9$  $9$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL DCC Calibration External Enable$
$$ring_pll_cal_ext_en$  $8$  $8$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $RING PLL Calibration External Enable$
$$txclk_vdd_cal_ext_en$  $7$  $7$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxClk VDD Calibration External Enable$
$$txdata_vdd_cal_ext_en$  $6$  $6$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxDATA VDD Calibration External Enable$
$$txpre_vdd_cal_ext_en$  $5$  $5$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TX Pre-Driver VDD Calibration External Enable$
$$rxdclk_vdd_cal_ext_en$  $4$  $4$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Data Clock VDD Calibration External Enable$
$$rxeomclk_vdd_cal_ext_en$  $3$  $3$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx EOM Clock VDD Calibration External Enable$
$$rxsmplr_vdd_cal_ext_en$  $2$  $2$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Sampler VDD Calibration External Enable$
$$ND$  $1$  $1$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$cal_start$  $0$  $0$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Calbration Manual Start.$
$$txclk_vdd_cal_cont_en$  $31$  $31$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxClk VDD Calibration Continuous Enable$
$$txdata_vdd_cal_cont_en$  $30$  $30$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Enable$
$$txpre_vdd_cal_cont_en$  $29$  $29$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Enable$
$$rxdclk_vdd_cal_cont_en$  $28$  $28$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Enable$
$$rxeomclk_vdd_cal_cont_en$  $27$  $27$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Enable$
$$rxsmplr_vdd_cal_cont_en$  $26$  $26$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Enable$
$$rxdcc_data_cal_cont_en$  $25$  $25$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable$
$$rxdcc_eom_cal_cont_en$  $24$  $24$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC EOM Calibration Continuous Enable$
$$txdcc_cal_cont_en$  $23$  $23$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx DCC Calibration Continuous Enable$
$$txdcc_pdiv_cal_cont_en$  $22$  $22$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx DCC Post Divider Calibration Continuous Enable$
$$pllamp_cal_cont_en$  $21$  $21$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL AMP Calibration Continuous Mode Enable.$
$$plldcc_cal_cont_en$  $20$  $20$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL DCC Calibration Continuous Mode Enable.$
$$align90_cal_cont_en$  $19$  $19$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Align90 Calibration  Continuous Enable$
$$eom_dll_cal_cont_en$  $18$  $18$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $EOM DLL Continuous Calibration Enable$
$$rxdll_cal_cont_en$  $17$  $17$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DLL Continuous Calibration Enable$
$$txdetect_cal_cont_en$  $16$  $16$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Detect Continuous Calibration Enable$
$$rxdcc_dll_cal_cont_en$  $15$  $15$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable$
$$pll_temp_cal_cont_en$  $14$  $14$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL Temperature Calibration Continuous Enable$
$$ringpll_cal_cont_en$  $13$  $13$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Ring PLL Calibration Continuous Enable$
$$ND$  $12$  $12$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E60Ch$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$train_sim_err_mode[1:0]$  $31$  $30$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0$  $TxTrain Dummy Error TTIU From Local$
$$dis_shrt_pcie_gain_train$  $29$  $29$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Short PCIE Gain Train Disable $
$$tx_ssc_ctrl_sel$  $28$  $28$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Tx SSC Control Select$
$$cal_process_result_sel$  $27$  $27$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Process Calibration Result Selection$
$$pllamp_cal_speedup_disable$  $26$  $26$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLLamp_Cal Speed Up For Debug.$
$$vcon_force_disable$  $25$  $25$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $VCON Force Control Disable$
$$ND$  $24$  $24$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$fast_pll_mode$  $23$  $23$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Fast PLL Cal Mode For Debug.$
$$spdchg_fast_pll_mode[1:0]$  $22$  $21$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Speed Change Fast PLL Cal Mode 0/1/2 For Debug.$
$$tempc_step_ctrl[2:0]$  $20$  $18$  $R0E610h$  $Calibration Configuration 2$  $RW$  $2h$  $Tempc_DAC Step Size 0/1/2/3/4/5/6/7 For Debug.$
$$tempc_dac_mode[1:0]$  $17$  $16$  $R0E610h$  $Calibration Configuration 2$  $RW$  $2h$  $PLL Temperature Calibration Mode 0/1/2 For Debug.$
$$thold_sel2[7:0]$  $15$  $8$  $R0E610h$  $Calibration Configuration 2$  $RW$  $14h$  $PLL Fast Cal Tempc_Mux_Hold_Sel Settle Time 2/4/8/16uSec For Debug.(Uint:0.1uSec)$
$$tshrtr[7:0]$  $7$  $0$  $R0E610h$  $Calibration Configuration 3$  $RW$  $a0h$  $PLL Fast Cal SHRTR Time 2/4/8/16uSec For Debug (Uint 0.1uSec)$
$$vcoamp_vth_freq[7:0]$  $31$  $24$  $R0E614h$  $Calibration Configuration 3$  $RW$  $0eh$  $PLL VCO Amplitude Threshold For PLL Clock Freq Calibration.$
$$vcoamp_vth_amp[7:0]$  $23$  $16$  $R0E614h$  $Calibration Configuration 3$  $RW$  $0fh$  $PLL VCO Amplitude Threshold For Initial PLL Amp Power On.$
$$vcoamp_vth_normal[7:0]$  $15$  $8$  $R0E614h$  $Calibration Configuration 3$  $RW$  $0ch$  $PLL VCO Amplitude Threshold For Normal Mode.$
$$fbc_ratio[7:0]$  $7$  $0$  $R0E614h$  $Calibration Configuration 4$  $RW$  $0h$  $FBC Measure Time.$
$$ringpll_dac_max_step_num[7:0]$  $31$  $24$  $R0E618h$  $Calibration Configuration 4$  $RW$  $03h$  $RINGPLL DAC Fine Find Maxinum Step Number (3/5/6/7/9)$
$$ringpll_dac_fine_code_ratio[7:0]$  $23$  $16$  $R0E618h$  $Calibration Configuration 4$  $RW$  $05h$  $RINGPLL DAC Fine Calculation Ratio (2^N, N=3/4/5/6)$
$$pll_speed_thresh_ring[15:0]$  $15$  $0$  $R0E618h$  $Calibration Configuration 5$  $RW$  $0h$  $RING PLL Speed Threshold[11:0].$
$$pll_rate_sel_ring[7:0]$  $31$  $24$  $R0E61Ch$  $Calibration Configuration 5$  $RW$  $0h$  $RING PLL Speed Rate Selection.$
$$pll_rate_sel[7:0]$  $23$  $16$  $R0E61Ch$  $Calibration Configuration 5$  $RW$  $0h$  $PLL Speed Rate Selection.$
$$speed_thresh[15:0]$  $15$  $0$  $R0E61Ch$  $Calibration Threshold 1$  $RW$  $0h$  $PLL Speed Threshold$
$$cal_sq_thresh_in[7:0]$  $31$  $24$  $R0E620h$  $Calibration Threshold 1$  $RW$  $6h$  $SQ Threshold.$
$$CAL_PROC_SUBSS[7:0]$  $23$  $16$  $R0E620h$  $Calibration Threshold 1$  $RW$  $13h$  $Process Threshold  SUBSS[4:0].$
$$CAL_PROC_SS2TT[7:0]$  $15$  $8$  $R0E620h$  $Calibration Threshold 1$  $RW$  $10h$  $Process Threshold  SS2TT[4:0].$
$$CAL_PROC_TT2FF[7:0]$  $7$  $0$  $R0E620h$  $Calibration Result 0$  $RW$  $15h$  $Process Threshold  TT2FF[4:0].$
$$cal_tempc_mux_hold_sel[7:0]$  $31$  $24$  $R0E624h$  $Calibration Result 0$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result$
$$cal_tempc_mux_sel[7:0]$  $23$  $16$  $R0E624h$  $Calibration Result 0$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result$
$$cal_tempc_dac_sel[7:0]$  $15$  $8$  $R0E624h$  $Calibration Result 0$  $RW$  $0h$  $PLL Temp Calibration DAC Sel Result.$
$$cal_process_value_lvt[7:0]$  $7$  $0$  $R0E624h$  $Train Interface Config$  $RW$  $0h$  $Process Calibration Result LVT.$
$$ND$  $31$  $29$  $R0E628h$  $Train Interface Config$  $RW$  $0h$  $$
$$local_tx_preset_en$  $28$  $28$  $R0E628h$  $Train Interface Config$  $RW$  $1h$  $Enable Local TX coefficient Preset In The Beginning Of TX Training$
$$local_tx_preset_index[3:0]$  $27$  $24$  $R0E628h$  $Train Interface Config$  $RW$  $4h$  $Local TX Coefficient Preset Index $
$$ND$  $23$  $16$  $R0E628h$  $Train Interface Config$  $RW$  $0h$  $$
$$ND$  $15$  $1$  $R0E628h$  $Train Interface Config$  $RW$  $0h$  $$
$$PIPE4_EN$  $0$  $0$  $R0E628h$  $Config control$  $RW$  $0h$  $PCIE3 PIPE4 Interface Enable. $
$$refclk_freq[7:0]$  $31$  $24$  $R0E62Ch$  $Config control$  $R$  $Vh$  $Reference Frequency Clock For Debug$
$$ND$  $23$  $23$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$AUTO_RX_INIT_EN$  $16$  $16$  $R0E62Ch$  $Config control$  $RW$  $0h$  $Automatic Rx_Init Enable.$
$$ND$  $15$  $15$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $11$  $8$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$PHY_GEN_MAX[3:0]$  $3$  $0$  $R0E62Ch$  $Config control$  $RW$  $0h$  $Max Tx/Rx Speed Data Rate.$
$$txclk_vdd_cal_cont_cur_load_en$  $31$  $31$  $R0E630h$  $Config control$  $RW$  $0h$  $TxClk VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdata_vdd_cal_cont_cur_load_en$  $30$  $30$  $R0E630h$  $Config control$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txpre_vdd_cal_cont_cur_load_en$  $29$  $29$  $R0E630h$  $Config control$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdclk_vdd_cal_cont_cur_load_en$  $28$  $28$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxeomclk_vdd_cal_cont_cur_load_en$  $27$  $27$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxsmplr_vdd_cal_cont_cur_load_en$  $26$  $26$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_data_cal_cont_cur_load_en$  $25$  $25$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_eom_cal_cont_cur_load_en$  $24$  $24$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC EOM Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdcc_cal_cont_cur_load_en$  $23$  $23$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx DCC Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdcc_pdiv_cal_cont_cur_load_en$  $22$  $22$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx DCC Post Divider Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$pllamp_cal_cont_cur_load_en$  $21$  $21$  $R0E630h$  $Config control$  $RW$  $0h$  $PLL AMP Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).$
$$plldcc_cal_cont_cur_load_en$  $20$  $20$  $R0E630h$  $Config control$  $RW$  $0h$  $PLL DCC Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).$
$$align90_cal_cont_cur_load_en$  $19$  $19$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Align90 Calibration  Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$eom_dll_cal_cont_cur_load_en$  $18$  $18$  $R0E630h$  $Config control$  $RW$  $0h$  $EOM DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdll_cal_cont_cur_load_en$  $17$  $17$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdetect_cal_cont_cur_load_en$  $16$  $16$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx Detect Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_dll_cal_cont_cur_load_en$  $15$  $15$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$ND$  $14$  $14$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E630h$  $Calibration Configuration $  $RW$  $0h$  $$
$$txclk_vdd_cal_step_size[7:0]$  $31$  $24$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXCLK VDD Cal Continuous Step Size $
$$txdata_vdd_cal_step_size[7:0]$  $23$  $16$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXDATA VDD Cal Continuous Step Size $
$$txpre_vdd_cal_step_size[7:0]$  $15$  $8$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXPRE VDD Cal Continuous Step Size $
$$rxdclk_vdd_cal_step_size[7:0]$  $7$  $0$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $RXDCLK VDD Cal Continuous Step Size $
$$rxeomclk_vdd_cal_step_size[7:0]$  $31$  $24$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXEOMCLK VDD Cal Continuous Step Size $
$$rxsmplr_vdd_cal_step_size[7:0]$  $23$  $16$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXSMPLR VDD Cal Continuous Step Size $
$$rxdcc_data_cal_step_size[7:0]$  $15$  $8$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXDCC Data Cal Continuous Step Size $
$$rxdcc_eom_cal_step_size[7:0]$  $7$  $0$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXDCC EOM Cal Continuous Step Size $
$$txdcc_cal_step_size[7:0]$  $31$  $24$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $TXDCC CAl Continuous Step Size $
$$txdcc_pdiv_cal_step_size[7:0]$  $23$  $16$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $TXDCC PDIV Cal Continuous Step Size $
$$pllamp_cal_step_size[7:0]$  $15$  $8$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $PLLAMP Cal Continuous Step Size $
$$plldcc_cal_step_size[7:0]$  $7$  $0$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $PLLDCC Cal Continuous Step Size $
$$align90_cal_step_size[7:0]$  $31$  $24$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $ALIGN90 Cal Continuous Step Size $
$$eom_dll_cal_step_size[7:0]$  $23$  $16$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $EOM DLL Cal Continuous Step Size $
$$rxdll_cal_step_size[7:0]$  $15$  $8$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $RXDLL CAl Continuous Step Size $
$$txdetect_cal_step_size[7:0]$  $7$  $0$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $TXDETECT Cal Continuous Step Size $
$$rxdcc_dll_cal_step_size[7:0]$  $31$  $24$  $R0E644h$  $Calibration Configuration $  $RW$  $20h$  $RXDCC DLL Cal Continuous Step Size $
$$ringpll_cal_counter_size[7:0]$  $23$  $16$  $R0E644h$  $Calibration Configuration $  $RW$  $04h$  $RINGPLL Cal Continuous Counter Size$
$$ringpll_cal_fine_step[7:0]$  $15$  $8$  $R0E644h$  $Calibration Configuration $  $RW$  $10h$  $RINGPLL Cal Continuous Fine Step Size $
$$ND$  $7$  $7$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$pll_vcon_polarity_inv$  $1$  $1$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $RING PLL VCON Polarity Conversion$
$$pll_vddvco_polarity_inv$  $0$  $0$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $RING PLL VDDVCO Polarity Conversion$
$$g_intpi_ring[7:0]$  $31$  $24$  $R0E648h$  $Calibration Configuration $  $RW$  $9h$  $TBD$
$$g_intpi_lcpll[7:0]$  $23$  $16$  $R0E648h$  $Calibration Configuration $  $RW$  $9h$  $TBD$
$$ND$  $15$  $15$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$eom_align_cal_timeout_dis$  $11$  $11$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $EOM Align Calibration Timeout Disable.$
$$ringpll_cal_timeout_dis$  $10$  $10$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RING PLL Calibration Timeout Disable.$
$$pll_cal_timeout_dis$  $9$  $9$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $PLL Calibration Timeout Disable.$
$$align90_cal_timeout_dis$  $8$  $8$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Align90 Calibration Timeout Disable.$
$$rximp_cal_timeout_dis$  $7$  $7$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Rx Impedance Calibration Timeout Disable.$
$$tximp_cal_timeout_dis$  $6$  $6$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Tx Impedance Calibration Timeout Disable.$
$$plldcc_cal_timeout_dis$  $5$  $5$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $PLL DCC Calibration Timeout Disable$
$$txdcc_cal_timeout_dis$  $4$  $4$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $TXDCC Calibration Timeout Disable$
$$txdcc_pdiv_cal_timeout_dis$  $3$  $3$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $TXDCC Post-Divider Calibration Timeout Disable$
$$rxdcc_dll_cal_timeout_dis$  $2$  $2$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RXDCC DLL Clock Calibration Timeout Disable$
$$rxdcc_data_cal_timeout_dis$  $1$  $1$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RXDCC DATA Clock Calibration Timeout Disable$
$$rxdcc_eom_cal_timeout_dis$  $0$  $0$  $R0E648h$  $Calibration Status$  $RW$  $0h$  $RXDCC EOM Clock Calibration Timeout Disable$
$$ND$  $31$  $25$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$pll_cal_ring_done$  $24$  $24$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $RING PLL Calibration Done.$
$$ND$  $23$  $23$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$pll_cal_done$  $16$  $16$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Calibration Done.$
$$ND$  $15$  $15$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$pll_cal_ring_pass$  $11$  $11$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $RING PLL Calibration Pass Indicator.$
$$plldcc_cal_pass$  $10$  $10$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL DCC Calibration Pass Indicator.$
$$process_cal_pass$  $9$  $9$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $Process Calibration Pass Indicator.$
$$pll_amp_cal_pass$  $8$  $8$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Amplitude Calibration Pass Indicator.  $
$$pll_temp_cal_pass$  $7$  $7$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Temperature Calibration Pass Indicator.$
$$pll_cal_pass$  $6$  $6$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Calibration Pass Indicator.$
$$process_cal_done$  $5$  $5$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $Process Calibration Done.$
$$pll_amp_cal_done$  $4$  $4$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Amplitude Calibration Done Indicator. $
$$pll_temp_cal_done$  $3$  $3$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Temperature Calibration Done.$
$$ND$  $2$  $2$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$plldcc_cal_done$  $1$  $1$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL DCC Calibration Done.$
$$ND$  $0$  $0$  $R0E64Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$lane_dis_lane3[7:0]$  $31$  $24$  $R0E650h$  $MCU Configuration $  $R$  $Vh$  $Indicator Of Lane Disable Lane3 For Firmware Use$
$$lane_dis_lane2[7:0]$  $23$  $16$  $R0E650h$  $MCU Configuration $  $R$  $Vh$  $Indicator Of Lane Disable Lane2 For Firmware Use$
$$lane_dis_lane1[7:0]$  $15$  $8$  $R0E650h$  $MCU Configuration $  $R$  $Vh$  $Indicator Of Lane Disable Lane1 For Firmware Use$
$$lane_dis_lane0[7:0]$  $7$  $0$  $R0E650h$  $Calibration Result 1$  $R$  $Vh$  $Indicator Of Lane Disable Lane0 For Firmware Use$
$$cdr_phase_min_phase_os_mode01_2c[7:0]$  $31$  $24$  $R0E654h$  $Calibration Result 1$  $RW$  $e4h$  $CDR Phase Minimum Phase Offset For Phase Control Mode 0 and 1$
$$cdr_phase_max_phase_os_mode01_2c[7:0]$  $23$  $16$  $R0E654h$  $Calibration Result 1$  $RW$  $12h$  $CDR Phase Maximum Phase Offset For Phase Control Mode 0 and 1$
$$ND$  $15$  $8$  $R0E654h$  $Calibration Result 1$  $RW$  $0h$  $$
$$cal_process_value_ulvt[7:0]$  $7$  $0$  $R0E654h$  $Loop Count Control$  $RW$  $0h$  $Process Calibration Result ULVT.$
$$cdr_phase_min_phase_os_mode23_2c[7:0]$  $31$  $24$  $R0E658h$  $Loop Count Control$  $RW$  $c4h$  $CDR Phase Minimum Phase Offset For Phase Control Mode 2 and 3$
$$cdr_phase_max_phase_os_mode23_2c[7:0]$  $23$  $16$  $R0E658h$  $Loop Count Control$  $RW$  $3ch$  $CDR Phase Maximum Phase Offset For Phase Control Mode 2 and 3$
$$ND$  $15$  $8$  $R0E658h$  $Loop Count Control$  $RW$  $0h$  $$
$$phase_tracking_loop_cnts[7:0]$  $7$  $0$  $R0E658h$  $MCU Configuration $  $RW$  $10h$  $Loop Number For Phase Tracking.$
$$ND$  $31$  $24$  $R0E65Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E65Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$MCU_FREQ[15:0]$  $15$  $0$  $R0E65Ch$  $$  $RW$  $190h$  $MCUCLK Frequency For Firmware Delay Timer $
$$tpllfreq3[7:0]$  $31$  $24$  $R0E660h$  $$  $RW$  $4bh$  $PLLfreqcal Wait Time3 3/4.5/6/7.5uSec For Debug (Uint:0.1uSec)$
$$tpllfreq2[7:0]$  $23$  $16$  $R0E660h$  $$  $RW$  $64h$  $PLLfreqcal Wait Time2  4/6/8/10uSec For Debug (Uint:0.1uSec)$
$$tpllamp0[15:0]$  $15$  $0$  $R0E660h$  $$  $RW$  $fah$  $PLLampcal_En Wait Time 25/37.5/50/62.5uSec For Debug (Uint:uSec)$
$$tpllfreq1[7:0]$  $31$  $24$  $R0E664h$  $$  $RW$  $7dh$  $PLLfreqcal Wait Time1 5/7.5/10/12.5uSec For Debug (Uint:0.1uSec)$
$$tpllfreq0[7:0]$  $23$  $16$  $R0E664h$  $$  $RW$  $4bh$  $PLLfreqcal Wait Time0  3/4.5/6/7.5uSec For Debug (Uint:0.1uSec)$
$$tpllfreq4[15:0]$  $15$  $0$  $R0E664h$  $$  $RW$  $1f4h$  $PLLfreqcal Wait Time4 50/100uSec For Debug. (Unit:0.1uSec)$
$$tpllpulup[7:0]$  $31$  $24$  $R0E668h$  $$  $RW$  $10h$  $PLL Freqcal Pulup Wait Time 1/2uSec For Debug (Uint:0.1uSec)$
$$tpllamp1_fast[7:0]$  $23$  $16$  $R0E668h$  $$  $RW$  $19h$  $PLL Amp Cal Fast Settle Time 2.5/3.75/5/6.25uSec For Debug (Uint:0.1uSec)$
$$tpllamp1_slow[15:0]$  $15$  $0$  $R0E668h$  $$  $RW$  $fah$  $PLL Amp Cal Slow Settle Time 25/37.5/50/62.5uSec For Debug (Uint:0.1uSec)$
$$g_sellv_txclk_ch0[7:0]$  $31$  $24$  $R0E66Ch$  $$  $RW$  $9h$  $TBD$
$$g_sellv_txclk_ch1[7:0]$  $23$  $16$  $R0E66Ch$  $$  $RW$  $9h$  $TBD$
$$g_sellv_txclk_ch2[7:0]$  $15$  $8$  $R0E66Ch$  $$  $RW$  $9h$  $TBD$
$$g_sellv_txclk_ch3[7:0]$  $7$  $0$  $R0E66Ch$  $$  $RW$  $9h$  $TBD$
$$g_sellv_txdata_ch0[7:0]$  $31$  $24$  $R0E670h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_txdata_ch1[7:0]$  $23$  $16$  $R0E670h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_txdata_ch2[7:0]$  $15$  $8$  $R0E670h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_txdata_ch3[7:0]$  $7$  $0$  $R0E670h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_txpre_ch0[7:0]$  $31$  $24$  $R0E674h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_txpre_ch1[7:0]$  $23$  $16$  $R0E674h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_txpre_ch2[7:0]$  $15$  $8$  $R0E674h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_txpre_ch3[7:0]$  $7$  $0$  $R0E674h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxeomclk_ch0[7:0]$  $31$  $24$  $R0E678h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxeomclk_ch1[7:0]$  $23$  $16$  $R0E678h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxeomclk_ch2[7:0]$  $15$  $8$  $R0E678h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxeomclk_ch3[7:0]$  $7$  $0$  $R0E678h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxdataclk_ch0[7:0]$  $31$  $24$  $R0E67Ch$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxdataclk_ch1[7:0]$  $23$  $16$  $R0E67Ch$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxdataclk_ch2[7:0]$  $15$  $8$  $R0E67Ch$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxdataclk_ch3[7:0]$  $7$  $0$  $R0E67Ch$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxsampelr_ch0[7:0]$  $31$  $24$  $R0E680h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxsampelr_ch1[7:0]$  $23$  $16$  $R0E680h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxsampelr_ch2[7:0]$  $15$  $8$  $R0E680h$  $$  $RW$  $9h$  $TBD$
$$g_sellv_rxsampelr_ch3[7:0]$  $7$  $0$  $R0E680h$  $$  $RW$  $9h$  $TBD$
$$tx_dspread_g0$  $31$  $31$  $R0E684h$  $$  $RW$  $1h$  $TBD$
$$tx_ssc_amp_g0[6:0]$  $30$  $24$  $R0E684h$  $$  $RW$  $0h$  $TBD$
$$sas_preset1_post[7:0]$  $23$  $16$  $R0E684h$  $$  $RW$  $bh$  $TBD$
$$sas_preset1_peak[7:0]$  $15$  $8$  $R0E684h$  $$  $RW$  $0h$  $TBD$
$$sas_preset1_pre[7:0]$  $7$  $0$  $R0E684h$  $$  $RW$  $7h$  $TBD$
$$tx_dspread_g1$  $31$  $31$  $R0E688h$  $$  $RW$  $1h$  $TBD$
$$tx_ssc_amp_g1[6:0]$  $30$  $24$  $R0E688h$  $$  $RW$  $0h$  $TBD$
$$sas_preset2_post[7:0]$  $23$  $16$  $R0E688h$  $$  $RW$  $6h$  $TBD$
$$sas_preset2_peak[7:0]$  $15$  $8$  $R0E688h$  $$  $RW$  $0h$  $TBD$
$$sas_preset2_pre[7:0]$  $7$  $0$  $R0E688h$  $$  $RW$  $4h$  $TBD$
$$tx_dspread_g2$  $31$  $31$  $R0E68Ch$  $$  $RW$  $1h$  $TBD$
$$tx_ssc_amp_g2[6:0]$  $30$  $24$  $R0E68Ch$  $$  $RW$  $0h$  $TBD$
$$sas_preset3_post[7:0]$  $23$  $16$  $R0E68Ch$  $$  $RW$  $0h$  $TBD$
$$sas_preset3_peak[7:0]$  $15$  $8$  $R0E68Ch$  $$  $RW$  $0h$  $TBD$
$$sas_preset3_pre[7:0]$  $7$  $0$  $R0E68Ch$  $$  $RW$  $0h$  $TBD$
$$tx_dspread_g3$  $31$  $31$  $R0E690h$  $$  $RW$  $1h$  $TBD$
$$tx_ssc_amp_g3[6:0]$  $30$  $24$  $R0E690h$  $$  $RW$  $0h$  $TBD$
$$eth_preset1_post[7:0]$  $23$  $16$  $R0E690h$  $$  $RW$  $bh$  $TBD$
$$eth_preset1_peak[7:0]$  $15$  $8$  $R0E690h$  $$  $RW$  $0h$  $TBD$
$$eth_preset1_pre[7:0]$  $7$  $0$  $R0E690h$  $$  $RW$  $2h$  $TBD$
$$tx_dspread_g4$  $31$  $31$  $R0E694h$  $$  $RW$  $1h$  $TBD$
$$tx_ssc_amp_g4[6:0]$  $30$  $24$  $R0E694h$  $$  $RW$  $0h$  $TBD$
$$eth_preset2_post[7:0]$  $23$  $16$  $R0E694h$  $$  $RW$  $0h$  $TBD$
$$eth_preset2_peak[7:0]$  $15$  $8$  $R0E694h$  $$  $RW$  $0h$  $TBD$
$$eth_preset2_pre[7:0]$  $7$  $0$  $R0E694h$  $$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E698h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E698h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E698h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E698h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E698h$  $$  $RW$  $0h$  $$
$$tx_ssc_en_g0$  $0$  $0$  $R0E698h$  $$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E69Ch$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E69Ch$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E69Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E69Ch$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E69Ch$  $$  $RW$  $0h$  $$
$$tx_ssc_en_g1$  $0$  $0$  $R0E69Ch$  $$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E6A0h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E6A0h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E6A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E6A0h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E6A0h$  $$  $RW$  $0h$  $$
$$tx_ssc_en_g2$  $0$  $0$  $R0E6A0h$  $$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E6A4h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E6A4h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E6A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E6A4h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E6A4h$  $$  $RW$  $0h$  $$
$$tx_ssc_en_g3$  $0$  $0$  $R0E6A4h$  $$  $RW$  $0h$  $TBD$
$$ND$  $31$  $24$  $R0E6A8h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E6A8h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E6A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0E6A8h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E6A8h$  $$  $RW$  $0h$  $$
$$tx_ssc_en_g4$  $0$  $0$  $R0E6A8h$  $$  $RW$  $0h$  $TBD$
$$eye_chk_thresh_k[3:0]$  $31$  $28$  $R0E6ACh$  $$  $RW$  $1h$  $TBD$
$$eye_chk_thresh_c[3:0]$  $27$  $24$  $R0E6ACh$  $$  $RW$  $2h$  $TBD$
$$eye_chk_thresh_vld[7:0]$  $23$  $16$  $R0E6ACh$  $$  $RW$  $64h$  $TBD$
$$eye_chk_thresh_err[15:0]$  $15$  $0$  $R0E6ACh$  $MCU sync info$  $RW$  $400h$  $TBD$
$$mcu_command_all0_lane[31:0]$  $31$  $0$  $R0E6B0h$  $MCU Information Register 4$  $RW$  $0h$  $For Firmware Use$
$$mcu_status0_lane0[31:0]$  $31$  $0$  $R0E6B4h$  $MCU Information Register 5$  $R$  $Vh$  $For Firmware Use$
$$mcu_status0_lane1[31:0]$  $31$  $0$  $R0E6B8h$  $MCU Information Register 6$  $R$  $Vh$  $For Firmware Use$
$$mcu_status0_lane2[31:0]$  $31$  $0$  $R0E6BCh$  $MCU Information Register 7$  $R$  $Vh$  $For Firmware Use$
$$mcu_status0_lane3[31:0]$  $31$  $0$  $R0E6C0h$  $MCU Information Register 12$  $R$  $Vh$  $For Firmware Use$
$$mcu_status1_lane0[31:0]$  $31$  $0$  $R0E6C4h$  $MCU Information Register 13$  $R$  $Vh$  $For Firmware Use$
$$mcu_status1_lane1[31:0]$  $31$  $0$  $R0E6C8h$  $MCU Information Register 14$  $R$  $Vh$  $For Firmware Use$
$$mcu_status1_lane2[31:0]$  $31$  $0$  $R0E6CCh$  $MCU Information Register 15$  $R$  $Vh$  $For Firmware Use$
$$mcu_status1_lane3[31:0]$  $31$  $0$  $R0E6D0h$  $MCU Information Register 16$  $R$  $Vh$  $For Firmware Use$
$$lane0_lcpll_sel[7:0]$  $31$  $24$  $R0E6D4h$  $MCU Information Register 16$  $RW$  $0h$  $For Firmware Use$
$$lane1_lcpll_sel[7:0]$  $23$  $16$  $R0E6D4h$  $MCU Information Register 16$  $RW$  $0h$  $For Firmware Use$
$$lane2_lcpll_sel[7:0]$  $15$  $8$  $R0E6D4h$  $MCU Information Register 16$  $RW$  $0h$  $For Firmware Use$
$$lane3_lcpll_sel[7:0]$  $7$  $0$  $R0E6D4h$  $MCU Selection$  $RW$  $0h$  $For Firmware Use$
$$ND$  $31$  $8$  $R0E6D8h$  $MCU Selection$  $RW$  $0h$  $$
$$MASTER_MCU_SEL[7:0]$  $7$  $0$  $R0E6D8h$  $$  $RW$  $0h$  $Master MCU Selection$
$$ND$  $31$  $8$  $R0E6DCh$  $$  $RW$  $0h$  $$
$$end_xdat_cmn[7:0]$  $7$  $0$  $R0E6DCh$  $$  $RW$  $aah$  $End Of Xdata Common For Firmware Only$
