

================================================================
== Synthesis Summary Report of 'filt'
================================================================
+ General Information: 
    * Date:           Thu Apr 11 18:04:19 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        FIR_Test_Vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+-------+---------+--------+----------+---------+------+----------+--------+---------+-----------+------------+-----+
    |              Modules              | Issue|       | Latency | Latency| Iteration|         | Trip |          |        |         |           |            |     |
    |              & Loops              | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |     LUT    | URAM|
    +-----------------------------------+------+-------+---------+--------+----------+---------+------+----------+--------+---------+-----------+------------+-----+
    |+ filt                             |     -|   0.00|        -|       -|         -|        -|     -|        no|  6 (2%)|  11 (5%)|  9963 (9%)|  7897 (14%)|    -|
    | o VITIS_LOOP_40_1                 |     -|  21.90|        -|       -|         -|        -|     -|        no|       -|        -|          -|           -|    -|
    |  + filt_Pipeline_VITIS_LOOP_74_2  |     -|   0.00|        -|       -|         -|        -|     -|        no|       -|        -|  371 (~0%)|   358 (~0%)|    -|
    |   o VITIS_LOOP_74_2               |     -|  21.90|        -|       -|         8|        1|     -|       yes|       -|        -|          -|           -|    -|
    +-----------------------------------+------+-------+---------+--------+----------+---------+------+----------+--------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------+
| Interface     | Register | Offset | Width | Access | Description          |
+---------------+----------+--------+-------+--------+----------------------+
| s_axi_control | coefs_1  | 0x10   | 32    | W      | Data signal of coefs |
| s_axi_control | coefs_2  | 0x14   | 32    | W      | Data signal of coefs |
+---------------+----------+--------+-------+--------+----------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| input_r   | in        | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| output_r  | out       | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------------------+
| Argument | Direction | Datatype                                               |
+----------+-----------+--------------------------------------------------------+
| output   | out       | stream<hls::axis<ap_int<32>, 1, 1, 1, '8', false>, 0>& |
| coefs    | inout     | int*                                                   |
| input    | in        | stream<hls::axis<ap_int<32>, 1, 1, 1, '8', false>, 0>& |
+----------+-----------+--------------------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| output   | output_r      | interface |          |                                   |
| coefs    | m_axi_gmem    | interface |          |                                   |
| coefs    | s_axi_control | register  | offset   | name=coefs_1 offset=0x10 range=32 |
| coefs    | s_axi_control | register  | offset   | name=coefs_2 offset=0x14 range=32 |
| input    | input_r       | interface |          |                                   |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | read      | 99     | 32    |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop            | Loop Location  | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | coefs    | filt.cpp:98:17  | read      | Widen Fail   |        |                 |                | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | coefs    | filt.cpp:98:17  | read      | Inferred     | 99     | VITIS_LOOP_40_1 | filt.cpp:40:19 |            |                                                                                                       |
| m_axi_gmem   | coefs    | filt.cpp:102:15 | read      | Widen Fail   |        |                 |                | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | coefs    | filt.cpp:102:15 | read      | Inferred     | 99     | VITIS_LOOP_40_1 | filt.cpp:40:19 |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+----------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+---------------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable      | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+---------------+------+---------+---------+
| + filt                               | 11  |        |               |      |         |         |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul           | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate    | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_1         | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_1  | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_2         | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_2  | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_3         | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_3  | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_4         | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_4  | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_5         | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_5  | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_6         | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_6  | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_7         | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_7  | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_8         | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_8  | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_9         | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_9  | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_s         | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_10 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_10        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_11 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_11        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_12 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_12        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_13 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_13        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_14 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_14        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_15 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_15        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_16 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_16        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_17 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_17        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_18 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_18        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_19 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_19        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_20 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_20        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_21 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_21        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_22 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_22        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_23 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_23        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_24 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_24        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_25 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_25        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_26 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_26        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_27 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_27        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_28 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_28        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_29 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_29        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_30 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_30        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_31 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_31        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_32 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_32        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_33 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_33        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_34 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_34        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_35 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_35        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_36 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_36        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_37 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_37        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_38 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_38        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_39 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_39        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_40 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_40        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_41 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_41        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_42 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_42        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_43 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_43        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_44 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_44        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_45 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_45        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_46 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_46        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_47 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_47        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_48 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_48        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_49 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_49        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_50 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_50        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_51 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_51        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_52 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_52        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_53 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_53        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_54 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_54        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_55 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_55        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_56 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_56        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_57 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_57        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_58 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_58        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_59 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_59        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_60 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_60        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_61 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_61        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_62 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_62        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_63 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_63        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_64 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_64        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_65 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_65        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_66 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_66        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_67 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_67        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_68 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_68        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_69 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_69        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_70 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_70        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_71 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_71        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_72 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_72        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_73 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_73        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_74 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_74        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_75 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_75        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_76 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_76        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_77 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_77        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_78 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_78        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_79 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_79        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_80 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_80        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_81 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_81        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_82 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_82        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_83 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_83        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_84 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_84        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_85 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_85        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_86 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_86        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_87 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_87        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_88 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_88        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_89 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_89        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_90 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_90        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_91 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_91        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_92 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_92        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_93 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_93        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_94 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U16  | 3   |        | mul_94        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_95 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U15  | 3   |        | mul_95        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_96 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U17  | 3   |        | mul_96        | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_97 | fadd | fulldsp | 2       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U17  | 3   |        | mul1          | fmul | maxdsp  | 1       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U14 | 2   |        | accumulate_99 | fadd | fulldsp | 2       |
|   add_ln51_fu_1067_p2                |     |        | add_ln51      | add  | fabric  | 0       |
|   i_3_fu_1548_p2                     |     |        | i_3           | add  | fabric  | 0       |
|  + filt_Pipeline_VITIS_LOOP_74_2     | 0   |        |               |      |         |         |
|    add_ln81_fu_208_p2                |     |        | add_ln81      | add  | fabric  | 0       |
|    add_ln85_fu_241_p2                |     |        | add_ln85      | add  | fabric  | 0       |
+--------------------------------------+-----+--------+---------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+----------------------+-----------+-----------+------+------+--------+------------------+------+---------+------------------+
| Name                 | Usage     | Type      | BRAM | URAM | Pragma | Variable         | Impl | Latency | Bitwidth, Depth, |
|                      |           |           |      |      |        |                  |      |         | Banks            |
+----------------------+-----------+-----------+------+------+--------+------------------+------+---------+------------------+
| + filt               |           |           | 6    | 0    |        |                  |      |         |                  |
|   control_s_axi_U    | interface | s_axilite |      |      |        |                  |      |         |                  |
|   gmem_m_axi_U       | interface | m_axi     | 4    |      |        |                  |      |         |                  |
|   signal_shift_reg_U | ram_t2p   |           | 2    |      |        | signal_shift_reg | auto | 1       | 32, 99, 1        |
+----------------------+-----------+-----------+------+------+--------+------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+----------------------------+
| Type      | Options                        | Location                   |
+-----------+--------------------------------+----------------------------+
| interface | m_axi depth=99 port=coefs      | filt.cpp:4 in filt, coefs  |
| interface | axis register both port=input  | filt.cpp:5 in filt, input  |
| interface | axis register both port=output | filt.cpp:6 in filt, output |
| interface | ap_ctrl_none port=return       | filt.cpp:7 in filt, return |
| unroll    |                                | filt.cpp:96 in filt        |
+-----------+--------------------------------+----------------------------+


