Analysis & Synthesis report for project
Mon May 28 16:38:50 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon May 28 16:38:50 2018           ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name               ; project                                     ;
; Top-level Entity Name       ; DE1_SOC_golden_top                          ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_golden_top ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon May 28 16:38:39 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v
    Info (12023): Found entity 1: DE1_SOC_golden_top File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file ps2.v
    Info (12023): Found entity 1: ps2 File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/intelFPGA_lite/16.1/SOCO/project/SEG7_LUT.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file output_files/ws2812.v
Info (12021): Found 1 design units, including 1 entities, in source file matrix.v
    Info (12023): Found entity 1: matrix File: C:/intelFPGA_lite/16.1/SOCO/project/matrix.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock50mhz.v
    Info (12023): Found entity 1: Clock50MHz File: C:/intelFPGA_lite/16.1/SOCO/project/Clock50MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock50mhz/clock50mhz_0002.v
    Info (12023): Found entity 1: Clock50MHz_0002 File: C:/intelFPGA_lite/16.1/SOCO/project/Clock50MHz/Clock50MHz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file display_control.v
    Info (12023): Found entity 1: display_control File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file animation.v
    Info (12023): Found entity 1: animation File: C:/intelFPGA_lite/16.1/SOCO/project/animation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gamma_table.v
    Info (12023): Found entity 1: gamma_table File: C:/intelFPGA_lite/16.1/SOCO/project/gamma_table.v Line: 1
Info (12127): Elaborating entity "DE1_SOC_golden_top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE1_SOC_golden_top.v(100) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
Warning (10034): Output port "DRAM_BA" at DE1_SOC_golden_top.v(101) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 101
Warning (10034): Output port "HEX4" at DE1_SOC_golden_top.v(137) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 137
Warning (10034): Output port "HEX5" at DE1_SOC_golden_top.v(138) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 138
Warning (10034): Output port "LEDR[9..3]" at DE1_SOC_golden_top.v(210) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 210
Warning (10034): Output port "VGA_B" at DE1_SOC_golden_top.v(237) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 237
Warning (10034): Output port "VGA_G" at DE1_SOC_golden_top.v(240) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 240
Warning (10034): Output port "VGA_R" at DE1_SOC_golden_top.v(242) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 242
Warning (10034): Output port "ADC_CONVST" at DE1_SOC_golden_top.v(59) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 59
Warning (10034): Output port "ADC_DIN" at DE1_SOC_golden_top.v(60) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 60
Warning (10034): Output port "ADC_SCLK" at DE1_SOC_golden_top.v(62) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 62
Warning (10034): Output port "AUD_DACDAT" at DE1_SOC_golden_top.v(72) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 72
Warning (10034): Output port "AUD_XCK" at DE1_SOC_golden_top.v(74) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 74
Warning (10034): Output port "DRAM_CAS_N" at DE1_SOC_golden_top.v(102) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 102
Warning (10034): Output port "DRAM_CKE" at DE1_SOC_golden_top.v(103) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 103
Warning (10034): Output port "DRAM_CLK" at DE1_SOC_golden_top.v(104) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 104
Warning (10034): Output port "DRAM_CS_N" at DE1_SOC_golden_top.v(105) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 105
Warning (10034): Output port "DRAM_LDQM" at DE1_SOC_golden_top.v(107) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 107
Warning (10034): Output port "DRAM_RAS_N" at DE1_SOC_golden_top.v(108) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 108
Warning (10034): Output port "DRAM_UDQM" at DE1_SOC_golden_top.v(109) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 109
Warning (10034): Output port "DRAM_WE_N" at DE1_SOC_golden_top.v(110) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 110
Warning (10034): Output port "FAN_CTRL" at DE1_SOC_golden_top.v(115) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 115
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SOC_golden_top.v(120) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 120
Warning (10034): Output port "IRDA_TXD" at DE1_SOC_golden_top.v(200) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 200
Warning (10034): Output port "TD_RESET_N" at DE1_SOC_golden_top.v(231) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 231
Warning (10034): Output port "VGA_BLANK_N" at DE1_SOC_golden_top.v(238) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 238
Warning (10034): Output port "VGA_CLK" at DE1_SOC_golden_top.v(239) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 239
Warning (10034): Output port "VGA_HS" at DE1_SOC_golden_top.v(241) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 241
Warning (10034): Output port "VGA_SYNC_N" at DE1_SOC_golden_top.v(243) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 243
Warning (10034): Output port "VGA_VS" at DE1_SOC_golden_top.v(246) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 246
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:muis" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 302
Warning (10230): Verilog HDL assignment warning at ps2.v(81): truncated value with size 32 to match size of target (9) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 81
Warning (10230): Verilog HDL assignment warning at ps2.v(145): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 145
Warning (10230): Verilog HDL assignment warning at ps2.v(152): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 152
Warning (10230): Verilog HDL assignment warning at ps2.v(158): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 158
Warning (10230): Verilog HDL assignment warning at ps2.v(186): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 186
Warning (10230): Verilog HDL assignment warning at ps2.v(202): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 202
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "ps2:muis|SEG7_LUT:U1" File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 40
Info (12128): Elaborating entity "display_control" for hierarchy "display_control:dc" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 336
Warning (10230): Verilog HDL assignment warning at display_control.v(9): truncated value with size 10 to match size of target (9) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 9
Warning (10230): Verilog HDL assignment warning at display_control.v(26): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 26
Warning (10230): Verilog HDL assignment warning at display_control.v(27): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 27
Warning (10230): Verilog HDL assignment warning at display_control.v(28): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 28
Warning (10230): Verilog HDL assignment warning at display_control.v(29): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 29
Warning (10230): Verilog HDL assignment warning at display_control.v(30): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 30
Warning (10230): Verilog HDL assignment warning at display_control.v(31): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 31
Warning (10230): Verilog HDL assignment warning at display_control.v(83): truncated value with size 32 to match size of target (9) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 83
Warning (10230): Verilog HDL assignment warning at display_control.v(94): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 94
Warning (10230): Verilog HDL assignment warning at display_control.v(107): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 107
Info (12128): Elaborating entity "gamma_table" for hierarchy "display_control:dc|gamma_table:gt1" File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 52
Warning (10242): Verilog HDL Function Declaration warning at gamma_table.v(26): variable "lut_var" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use File: C:/intelFPGA_lite/16.1/SOCO/project/gamma_table.v Line: 26
Warning (10230): Verilog HDL assignment warning at gamma_table.v(26): truncated value with size 256 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/gamma_table.v Line: 26
Error (10192): Verilog HDL Defparam Statement error at gamma_table.v(29): value for parameter "gamma_lut" must be constant expression File: C:/intelFPGA_lite/16.1/SOCO/project/gamma_table.v Line: 29
Error (12152): Can't elaborate user hierarchy "display_control:dc|gamma_table:gt1" File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 52
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 49 warnings
    Error: Peak virtual memory: 4794 megabytes
    Error: Processing ended: Mon May 28 16:38:50 2018
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:25


