{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1452616569107 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "5 EPM570T144C5 " "Selected device EPM570T144C5 for design \"5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1452616569107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452616569170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452616569170 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1452616569232 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1452616569248 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452616569373 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452616569373 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Device EPM1270T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452616569373 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452616569373 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452616569373 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1452616569373 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "5.sdc " "Synopsys Design Constraints File file not found: '5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1452616569451 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1452616569451 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1452616569451 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1452616569451 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          40M " "   1.000          40M" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst7\|3 " "   1.000 40M:in1st\|74390:inst7\|3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst7\|6 " "   1.000 40M:in1st\|74390:inst7\|6" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst7\|7 " "   1.000 40M:in1st\|74390:inst7\|7" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst7\|31 " "   1.000 40M:in1st\|74390:inst7\|31" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst7\|33 " "   1.000 40M:in1st\|74390:inst7\|33" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst7\|34 " "   1.000 40M:in1st\|74390:inst7\|34" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst9\|3 " "   1.000 40M:in1st\|74390:inst9\|3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst9\|6 " "   1.000 40M:in1st\|74390:inst9\|6" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst9\|7 " "   1.000 40M:in1st\|74390:inst9\|7" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst9\|34 " "   1.000 40M:in1st\|74390:inst9\|34" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst\|3 " "   1.000 40M:in1st\|74390:inst\|3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst\|6 " "   1.000 40M:in1st\|74390:inst\|6" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst\|7 " "   1.000 40M:in1st\|74390:inst\|7" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst\|31 " "   1.000 40M:in1st\|74390:inst\|31" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst\|33 " "   1.000 40M:in1st\|74390:inst\|33" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 40M:in1st\|74390:inst\|34 " "   1.000 40M:in1st\|74390:inst\|34" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1452616569451 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1452616569451 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1452616569451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1452616569451 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1452616569466 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "40M:in1st\|74390:inst9\|34 Global clock " "Automatically promoted some destinations of signal \"40M:in1st\|74390:inst9\|34\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "40M:in1st\|74390:inst9\|34 " "Destination \"40M:in1st\|74390:inst9\|34\" may be non-global or may not use global clock" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74390.bdf" { { 1016 520 584 1096 "34" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1452616569466 ""}  } { { "74390.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74390.bdf" { { 1016 520 584 1096 "34" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1452616569466 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1452616569466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1452616569466 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1452616569482 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1452616569482 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1452616569497 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1452616569497 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1452616569497 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1452616569497 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452616569497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1452616569607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452616569669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1452616569669 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1452616569919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452616569919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1452616569934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/TK/Desktop/TEST/5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1452616570090 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1452616570090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452616570153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1452616570153 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1452616570153 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1452616570153 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452616570153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TK/Desktop/TEST/5/output_files/5.fit.smsg " "Generated suppressed messages file C:/Users/TK/Desktop/TEST/5/output_files/5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1452616570231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452616570262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 13 00:36:10 2016 " "Processing ended: Wed Jan 13 00:36:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452616570262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452616570262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452616570262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1452616570262 ""}
