--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: time_sim.vhd
-- /___/   /\     Timestamp: Wed Mar 26 18:18:47 2014
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl -pcf group_photos_top2.pcf -tpw 0 -rpw 100 -s 5 -ar Structure -insert_pp_buffers true group_photos_top2.ncd time_sim.vhd 
-- Device	: 3s500efg320-5 (PRODUCTION 1.27 2013-10-13)
-- Input file	: group_photos_top2.ncd
-- Output file	: time_sim.vhd
-- # of Entities	: 1
-- Design Name	: group_photos_top2
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity group_photos_top2 is
  port (
    vsync : out STD_LOGIC; 
    hsync : out STD_LOGIC; 
    mclk : in STD_LOGIC := 'X'; 
    blue : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    green : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    red : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    btn : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end group_photos_top2;

architecture Structure of group_photos_top2 is
  signal vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0003_5_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q : STD_LOGIC; 
  signal b_dcvskye_not0002_0 : STD_LOGIC; 
  signal btn_3_IBUF_5089 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_wallMovingForward_5128 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_lt0000_0 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt0000 : STD_LOGIC; 
  signal vga_sprite_Maddsub_wall_mux0003_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Maddsub_wall_mux0003_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Maddsub_wall_mux0003_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000 : STD_LOGIC; 
  signal b_dcvmona_not0002_0 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_6_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_7_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_8_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_8_bdd0 : STD_LOGIC; 
  signal b_rmonav_not0001 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_creyv_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_creyv_cy_5_Q : STD_LOGIC; 
  signal btn_1_IBUF_5243 : STD_LOGIC; 
  signal btn_2_IBUF_5244 : STD_LOGIC; 
  signal U1_q_171 : STD_LOGIC; 
  signal mclk_BUFGP : STD_LOGIC; 
  signal U1_q_01 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q : STD_LOGIC; 
  signal U2_vidon_and000026 : STD_LOGIC; 
  signal U2_vidon_and000018 : STD_LOGIC; 
  signal U2_vidon_and000065 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000 : STD_LOGIC; 
  signal vga_sprite_reyspriteon : STD_LOGIC; 
  signal U2_N2 : STD_LOGIC; 
  signal N2_0 : STD_LOGIC; 
  signal b_dcvskye_not00027_0 : STD_LOGIC; 
  signal b_dcvskye_not00024_O : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_lt00001_SW0_O : STD_LOGIC; 
  signal b_dcvmona_not00027_0 : STD_LOGIC; 
  signal b_dcvmona_not00024_O : STD_LOGIC; 
  signal b_drvskye_not000221_SW1_O : STD_LOGIC; 
  signal N22_0 : STD_LOGIC; 
  signal b_drvskye_not00026_0 : STD_LOGIC; 
  signal b_drvskye_not0002_0 : STD_LOGIC; 
  signal b_dcvrey_not00027_0 : STD_LOGIC; 
  signal b_dcvrey_not00024_O : STD_LOGIC; 
  signal b_dcvrey_not0002_0 : STD_LOGIC; 
  signal N29_0 : STD_LOGIC; 
  signal b_drvmona_not000221_SW0_O : STD_LOGIC; 
  signal b_drvmona_not00026_0 : STD_LOGIC; 
  signal b_drvmona_not0002_0 : STD_LOGIC; 
  signal U2_VSENABLE_5383 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_5385 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt000027_5387 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt000022_0 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt0000219_0 : STD_LOGIC; 
  signal b_drvskye_not00021_O : STD_LOGIC; 
  signal b_drvmona_not00021_O : STD_LOGIC; 
  signal U2_N3 : STD_LOGIC; 
  signal U2_HCS_cmp_eq00005_0 : STD_LOGIC; 
  signal b_drvrey_not000221_SW1_O : STD_LOGIC; 
  signal N25_0 : STD_LOGIC; 
  signal b_drvrey_not00026_0 : STD_LOGIC; 
  signal b_drvrey_not0002_0 : STD_LOGIC; 
  signal b_drvrey_not00021_O : STD_LOGIC; 
  signal U2_Result_1_1 : STD_LOGIC; 
  signal U2_HCS_cmp_eq000010_5413 : STD_LOGIC; 
  signal U2_Result_0_1 : STD_LOGIC; 
  signal U2_Result_3_1 : STD_LOGIC; 
  signal U2_Result_2_1 : STD_LOGIC; 
  signal U2_Result_5_1 : STD_LOGIC; 
  signal U2_Result_4_1 : STD_LOGIC; 
  signal U2_Result_7_1 : STD_LOGIC; 
  signal U2_Result_6_1 : STD_LOGIC; 
  signal U2_Result_9_1 : STD_LOGIC; 
  signal U2_Result_8_1 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_3_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_5_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0003_5_0 : STD_LOGIC; 
  signal vga_sprite_N2_0 : STD_LOGIC; 
  signal MSkye_5_0 : STD_LOGIC; 
  signal vga_sprite_N5 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal MRey_5_0 : STD_LOGIC; 
  signal vga_sprite_N7_0 : STD_LOGIC; 
  signal MMona_5_0 : STD_LOGIC; 
  signal vga_sprite_N4_0 : STD_LOGIC; 
  signal MSkye_6_0 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal MRey_6_0 : STD_LOGIC; 
  signal MMona_6_0 : STD_LOGIC; 
  signal MSkye_7_0 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal MRey_7_0 : STD_LOGIC; 
  signal MMona_7_0 : STD_LOGIC; 
  signal U2_vidon_and00006_0 : STD_LOGIC; 
  signal U2_vidon_and00000_5469 : STD_LOGIC; 
  signal U2_vidon_and000039_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_5_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_3_0 : STD_LOGIC; 
  signal b_calc_5484 : STD_LOGIC; 
  signal cp_delay3_5485 : STD_LOGIC; 
  signal cp_delay1_5486 : STD_LOGIC; 
  signal cp_delay2_5487 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_5488 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd1_5489 : STD_LOGIC; 
  signal vga_sprite_N01_0 : STD_LOGIC; 
  signal vga_sprite_N6 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_5492 : STD_LOGIC; 
  signal vga_sprite_N3_0 : STD_LOGIC; 
  signal vga_sprite_N11_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_6_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_9_0 : STD_LOGIC; 
  signal vga_sprite_present_state_and0000_0 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0003_5_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_5_Q : STD_LOGIC; 
  signal N01_0 : STD_LOGIC; 
  signal U2_vidon_and000080_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_6_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_9_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_6_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_9_0 : STD_LOGIC; 
  signal MRey_0_0 : STD_LOGIC; 
  signal MSkye_0_0 : STD_LOGIC; 
  signal vga_sprite_blue_0_4_0 : STD_LOGIC; 
  signal MSkye_2_0 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal MRey_2_0 : STD_LOGIC; 
  signal MMona_2_0 : STD_LOGIC; 
  signal MSkye_3_0 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal MRey_3_0 : STD_LOGIC; 
  signal MMona_3_0 : STD_LOGIC; 
  signal MSkye_4_0 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal MRey_4_0 : STD_LOGIC; 
  signal MMona_4_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0 : STD_LOGIC; 
  signal U2_vidon_and0000105_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 : STD_LOGIC; 
  signal MMona_0_0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_5_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_3_0 : STD_LOGIC; 
  signal U2_vidon_and0000117_5577 : STD_LOGIC; 
  signal vidon_0 : STD_LOGIC; 
  signal MRey_1_0 : STD_LOGIC; 
  signal MMona_1_0 : STD_LOGIC; 
  signal MSkye_1_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_2_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_2_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_2_0 : STD_LOGIC; 
  signal vga_sprite_blue_1_4_0 : STD_LOGIC; 
  signal vga_sprite_blue_0_20_0 : STD_LOGIC; 
  signal vga_sprite_blue_0_25_5588 : STD_LOGIC; 
  signal vga_sprite_blue_1_25_5589 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_5_Q : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_5_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_1_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_3_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_5_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_5_Q : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_1_Q : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_3_Q : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_5_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_1_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_3_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_5_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_7_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_9_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_11_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_13_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_5_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_5_Q : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_5970 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_5963 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST_5962 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND_5961 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY_5960 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2_5959 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2_5958 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G_5957 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_5951 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT_6000 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F_5999 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF_5991 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV_5989 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG_5988 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G_5986 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG_5978 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_6031 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_6022 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST_6021 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND_6020 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY_6019 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2_6018 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2_6017 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G_6016 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_6009 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_6062 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_6055 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST_6054 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND_6053 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY_6052 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2_6051 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2_6050 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G_6049 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_6041 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_6093 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_6085 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST_6084 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND_6083 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY_6082 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2_6081 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2_6080 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G_6079 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_6073 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_6124 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_6116 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST_6115 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND_6114 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY_6113 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2_6112 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2_6111 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G_6110 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_6104 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_XORF_6158 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYINIT_6157 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYSELF_6148 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_BXINV_6146 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_XORG_6144 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYMUXG_6143 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_6141 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYSELG_6132 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF_6196 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_6195 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG_6184 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_6182 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST_6181 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND_6180 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY_6179 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2_6178 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2_6177 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6176 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_6167 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF_6235 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_6234 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_6233 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG_6222 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_6220 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST_6219 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND_6218 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY_6217 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2_6216 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2_6215 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO_6214 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_6205 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_XORF_6273 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYINIT_6272 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_F : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_XORG_6261 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYSELF_6259 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST_6258 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYAND_6257 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_FASTCARRY_6256 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYMUXG2_6255 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYMUXF2_6254 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6253 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYSELG_6244 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_G : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF_6304 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO_6303 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_6302 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF_6293 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG_6290 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_8_Q : STD_LOGIC; 
  signal b_rskyev_9_rt_6287 : STD_LOGIC; 
  signal b_dcvskye_0_DXMUX_6355 : STD_LOGIC; 
  signal b_dcvskye_0_XORF_6353 : STD_LOGIC; 
  signal b_dcvskye_0_LOGIC_ONE_6352 : STD_LOGIC; 
  signal b_dcvskye_0_CYINIT_6351 : STD_LOGIC; 
  signal b_dcvskye_0_CYSELF_6342 : STD_LOGIC; 
  signal b_dcvskye_0_F : STD_LOGIC; 
  signal b_dcvskye_0_BXINV_6340 : STD_LOGIC; 
  signal b_dcvskye_0_DYMUX_6333 : STD_LOGIC; 
  signal b_dcvskye_0_XORG_6331 : STD_LOGIC; 
  signal b_dcvskye_0_CYMUXG_6330 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_dcvskye_0_LOGIC_ZERO_6328 : STD_LOGIC; 
  signal b_dcvskye_0_CYSELG_6319 : STD_LOGIC; 
  signal b_dcvskye_0_SRINV_6317 : STD_LOGIC; 
  signal b_dcvskye_0_CLKINV_6316 : STD_LOGIC; 
  signal b_dcvskye_0_CEINV_6315 : STD_LOGIC; 
  signal b_dcvskye_2_DXMUX_6413 : STD_LOGIC; 
  signal b_dcvskye_2_XORF_6411 : STD_LOGIC; 
  signal b_dcvskye_2_CYINIT_6410 : STD_LOGIC; 
  signal b_dcvskye_2_DYMUX_6394 : STD_LOGIC; 
  signal b_dcvskye_2_XORG_6392 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_dcvskye_2_CYSELF_6390 : STD_LOGIC; 
  signal b_dcvskye_2_CYMUXFAST_6389 : STD_LOGIC; 
  signal b_dcvskye_2_CYAND_6388 : STD_LOGIC; 
  signal b_dcvskye_2_FASTCARRY_6387 : STD_LOGIC; 
  signal b_dcvskye_2_CYMUXG2_6386 : STD_LOGIC; 
  signal b_dcvskye_2_CYMUXF2_6385 : STD_LOGIC; 
  signal b_dcvskye_2_LOGIC_ZERO_6384 : STD_LOGIC; 
  signal b_dcvskye_2_CYSELG_6375 : STD_LOGIC; 
  signal b_dcvskye_2_SRINV_6373 : STD_LOGIC; 
  signal b_dcvskye_2_CLKINV_6372 : STD_LOGIC; 
  signal b_dcvskye_2_CEINV_6371 : STD_LOGIC; 
  signal b_dcvskye_4_DXMUX_6471 : STD_LOGIC; 
  signal b_dcvskye_4_XORF_6469 : STD_LOGIC; 
  signal b_dcvskye_4_CYINIT_6468 : STD_LOGIC; 
  signal b_dcvskye_4_DYMUX_6452 : STD_LOGIC; 
  signal b_dcvskye_4_XORG_6450 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_dcvskye_4_CYSELF_6448 : STD_LOGIC; 
  signal b_dcvskye_4_CYMUXFAST_6447 : STD_LOGIC; 
  signal b_dcvskye_4_CYAND_6446 : STD_LOGIC; 
  signal b_dcvskye_4_FASTCARRY_6445 : STD_LOGIC; 
  signal b_dcvskye_4_CYMUXG2_6444 : STD_LOGIC; 
  signal b_dcvskye_4_CYMUXF2_6443 : STD_LOGIC; 
  signal b_dcvskye_4_LOGIC_ZERO_6442 : STD_LOGIC; 
  signal b_dcvskye_4_CYSELG_6433 : STD_LOGIC; 
  signal b_dcvskye_4_SRINV_6431 : STD_LOGIC; 
  signal b_dcvskye_4_CLKINV_6430 : STD_LOGIC; 
  signal b_dcvskye_4_CEINV_6429 : STD_LOGIC; 
  signal b_dcvskye_6_DXMUX_6529 : STD_LOGIC; 
  signal b_dcvskye_6_XORF_6527 : STD_LOGIC; 
  signal b_dcvskye_6_CYINIT_6526 : STD_LOGIC; 
  signal b_dcvskye_6_DYMUX_6510 : STD_LOGIC; 
  signal b_dcvskye_6_XORG_6508 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_dcvskye_6_CYSELF_6506 : STD_LOGIC; 
  signal b_dcvskye_6_CYMUXFAST_6505 : STD_LOGIC; 
  signal b_dcvskye_6_CYAND_6504 : STD_LOGIC; 
  signal b_dcvskye_6_FASTCARRY_6503 : STD_LOGIC; 
  signal b_dcvskye_6_CYMUXG2_6502 : STD_LOGIC; 
  signal b_dcvskye_6_CYMUXF2_6501 : STD_LOGIC; 
  signal b_dcvskye_6_LOGIC_ZERO_6500 : STD_LOGIC; 
  signal b_dcvskye_6_CYSELG_6491 : STD_LOGIC; 
  signal b_dcvskye_6_SRINV_6489 : STD_LOGIC; 
  signal b_dcvskye_6_CLKINV_6488 : STD_LOGIC; 
  signal b_dcvskye_6_CEINV_6487 : STD_LOGIC; 
  signal b_dcvskye_8_DXMUX_6580 : STD_LOGIC; 
  signal b_dcvskye_8_XORF_6578 : STD_LOGIC; 
  signal b_dcvskye_8_LOGIC_ZERO_6577 : STD_LOGIC; 
  signal b_dcvskye_8_CYINIT_6576 : STD_LOGIC; 
  signal b_dcvskye_8_CYSELF_6567 : STD_LOGIC; 
  signal b_dcvskye_8_DYMUX_6559 : STD_LOGIC; 
  signal b_dcvskye_8_XORG_6557 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_dcvskye_8_SRINV_6546 : STD_LOGIC; 
  signal b_dcvskye_8_CLKINV_6545 : STD_LOGIC; 
  signal b_dcvskye_8_CEINV_6544 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYINIT_6616 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CY0F_6615 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYSELF_6607 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_BXINV_6605 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYMUXG_6604 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CY0G_6602 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYSELG_6594 : STD_LOGIC; 
  signal b_add0003_add0000_2_XORF_6654 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYINIT_6653 : STD_LOGIC; 
  signal b_add0003_add0000_2_CY0F_6652 : STD_LOGIC; 
  signal b_add0003_add0000_2_XORG_6642 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0003_add0000_2_CYSELF_6640 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYMUXFAST_6639 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYAND_6638 : STD_LOGIC; 
  signal b_add0003_add0000_2_FASTCARRY_6637 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYMUXG2_6636 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYMUXF2_6635 : STD_LOGIC; 
  signal b_add0003_add0000_2_CY0G_6634 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYSELG_6626 : STD_LOGIC; 
  signal b_add0003_add0000_4_XORF_6693 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYINIT_6692 : STD_LOGIC; 
  signal b_add0003_add0000_4_CY0F_6691 : STD_LOGIC; 
  signal b_add0003_add0000_4_XORG_6681 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0003_add0000_4_CYSELF_6679 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYMUXFAST_6678 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYAND_6677 : STD_LOGIC; 
  signal b_add0003_add0000_4_FASTCARRY_6676 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYMUXG2_6675 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYMUXF2_6674 : STD_LOGIC; 
  signal b_add0003_add0000_4_CY0G_6673 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYSELG_6665 : STD_LOGIC; 
  signal b_add0003_add0000_6_XORF_6732 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYINIT_6731 : STD_LOGIC; 
  signal b_add0003_add0000_6_CY0F_6730 : STD_LOGIC; 
  signal b_add0003_add0000_6_XORG_6720 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0003_add0000_6_CYSELF_6718 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYMUXFAST_6717 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYAND_6716 : STD_LOGIC; 
  signal b_add0003_add0000_6_FASTCARRY_6715 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYMUXG2_6714 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYMUXF2_6713 : STD_LOGIC; 
  signal b_add0003_add0000_6_CY0G_6712 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYSELG_6704 : STD_LOGIC; 
  signal b_add0003_add0000_8_XORF_6763 : STD_LOGIC; 
  signal b_add0003_add0000_8_CYINIT_6762 : STD_LOGIC; 
  signal b_add0003_add0000_8_CY0F_6761 : STD_LOGIC; 
  signal b_add0003_add0000_8_CYSELF_6753 : STD_LOGIC; 
  signal b_add0003_add0000_8_XORG_6750 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_wall_0_FFY_RST : STD_LOGIC; 
  signal vga_sprite_wall_0_FFX_RST : STD_LOGIC; 
  signal vga_sprite_wall_0_DXMUX_6812 : STD_LOGIC; 
  signal vga_sprite_wall_0_XORF_6810 : STD_LOGIC; 
  signal vga_sprite_wall_0_CYINIT_6809 : STD_LOGIC; 
  signal vga_sprite_wall_0_CY0F_6808 : STD_LOGIC; 
  signal vga_sprite_wall_0_CYSELF_6802 : STD_LOGIC; 
  signal vga_sprite_wall_0_DYMUX_6793 : STD_LOGIC; 
  signal vga_sprite_wall_0_XORG_6791 : STD_LOGIC; 
  signal vga_sprite_wall_0_CYMUXG_6790 : STD_LOGIC; 
  signal vga_sprite_Maddsub_wall_mux0003_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_wall_0_CY0G_6788 : STD_LOGIC; 
  signal vga_sprite_wall_0_CYSELG_6782 : STD_LOGIC; 
  signal vga_sprite_wall_0_SRINV_6780 : STD_LOGIC; 
  signal vga_sprite_wall_0_CLKINV_6779 : STD_LOGIC; 
  signal vga_sprite_wall_2_DXMUX_6869 : STD_LOGIC; 
  signal vga_sprite_wall_2_XORF_6867 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYINIT_6866 : STD_LOGIC; 
  signal vga_sprite_wall_2_CY0F_6865 : STD_LOGIC; 
  signal vga_sprite_wall_2_DYMUX_6852 : STD_LOGIC; 
  signal vga_sprite_wall_2_XORG_6850 : STD_LOGIC; 
  signal vga_sprite_Maddsub_wall_mux0003_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_wall_2_CYSELF_6848 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYMUXFAST_6847 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYAND_6846 : STD_LOGIC; 
  signal vga_sprite_wall_2_FASTCARRY_6845 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYMUXG2_6844 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYMUXF2_6843 : STD_LOGIC; 
  signal vga_sprite_wall_2_CY0G_6842 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYSELG_6836 : STD_LOGIC; 
  signal vga_sprite_wall_2_SRINV_6834 : STD_LOGIC; 
  signal vga_sprite_wall_2_CLKINV_6833 : STD_LOGIC; 
  signal vga_sprite_wall_4_DXMUX_6926 : STD_LOGIC; 
  signal vga_sprite_wall_4_XORF_6924 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYINIT_6923 : STD_LOGIC; 
  signal vga_sprite_wall_4_CY0F_6922 : STD_LOGIC; 
  signal vga_sprite_wall_4_DYMUX_6909 : STD_LOGIC; 
  signal vga_sprite_wall_4_XORG_6907 : STD_LOGIC; 
  signal vga_sprite_Maddsub_wall_mux0003_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_wall_4_CYSELF_6905 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYMUXFAST_6904 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYAND_6903 : STD_LOGIC; 
  signal vga_sprite_wall_4_FASTCARRY_6902 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYMUXG2_6901 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYMUXF2_6900 : STD_LOGIC; 
  signal vga_sprite_wall_4_CY0G_6899 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYSELG_6893 : STD_LOGIC; 
  signal vga_sprite_wall_4_SRINV_6891 : STD_LOGIC; 
  signal vga_sprite_wall_4_CLKINV_6890 : STD_LOGIC; 
  signal vga_sprite_wall_6_DXMUX_6981 : STD_LOGIC; 
  signal vga_sprite_wall_6_XORF_6979 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYINIT_6978 : STD_LOGIC; 
  signal vga_sprite_wall_6_CY0F_6977 : STD_LOGIC; 
  signal vga_sprite_wall_6_DYMUX_6965 : STD_LOGIC; 
  signal vga_sprite_wall_6_XORG_6963 : STD_LOGIC; 
  signal vga_sprite_Maddsub_wall_mux0003_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_wall_6_CYSELF_6961 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYMUXFAST_6960 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYAND_6959 : STD_LOGIC; 
  signal vga_sprite_wall_6_FASTCARRY_6958 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYMUXG2_6957 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYMUXF2_6956 : STD_LOGIC; 
  signal vga_sprite_wall_6_CY0G_6955 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYSELG_6949 : STD_LOGIC; 
  signal vga_sprite_wall_6_SRINV_6947 : STD_LOGIC; 
  signal vga_sprite_wall_6_CLKINV_6946 : STD_LOGIC; 
  signal vga_sprite_wall_8_FFY_RST : STD_LOGIC; 
  signal vga_sprite_wall_8_DXMUX_7030 : STD_LOGIC; 
  signal vga_sprite_wall_8_XORF_7028 : STD_LOGIC; 
  signal vga_sprite_wall_8_CYINIT_7027 : STD_LOGIC; 
  signal vga_sprite_wall_8_CY0F_7026 : STD_LOGIC; 
  signal vga_sprite_wall_8_CYSELF_7020 : STD_LOGIC; 
  signal vga_sprite_wall_8_DYMUX_7012 : STD_LOGIC; 
  signal vga_sprite_wall_8_XORG_7010 : STD_LOGIC; 
  signal vga_sprite_Maddsub_wall_mux0003_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_wall_8_SRINV_7002 : STD_LOGIC; 
  signal vga_sprite_wall_8_CLKINV_7001 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYINIT_7066 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0F_7065 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELF_7057 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_BXINV_7055 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYMUXG_7054 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0G_7052 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELG_7044 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0F_7097 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELF_7088 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXFAST_7087 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYAND_7086 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_FASTCARRY_7085 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXG2_7084 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXF2_7083 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0G_7082 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELG_7074 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0F_7128 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELF_7119 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXFAST_7118 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYAND_7117 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_FASTCARRY_7116 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXG2_7115 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXF2_7114 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0G_7113 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELG_7105 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0F_7159 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELF_7150 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXFAST_7149 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYAND_7148 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_FASTCARRY_7147 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXG2_7146 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXF2_7145 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0G_7144 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELG_7136 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CY0F_7190 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYSELF_7181 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYMUXFAST_7180 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYAND_7179 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_FASTCARRY_7178 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYMUXG2_7177 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYMUXF2_7176 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CY0G_7175 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYSELG_7167 : STD_LOGIC; 
  signal b_dcvmona_0_DXMUX_7241 : STD_LOGIC; 
  signal b_dcvmona_0_XORF_7239 : STD_LOGIC; 
  signal b_dcvmona_0_LOGIC_ONE_7238 : STD_LOGIC; 
  signal b_dcvmona_0_CYINIT_7237 : STD_LOGIC; 
  signal b_dcvmona_0_CYSELF_7228 : STD_LOGIC; 
  signal b_dcvmona_0_F : STD_LOGIC; 
  signal b_dcvmona_0_BXINV_7226 : STD_LOGIC; 
  signal b_dcvmona_0_DYMUX_7218 : STD_LOGIC; 
  signal b_dcvmona_0_XORG_7216 : STD_LOGIC; 
  signal b_dcvmona_0_CYMUXG_7215 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_dcvmona_0_LOGIC_ZERO_7213 : STD_LOGIC; 
  signal b_dcvmona_0_CYSELG_7204 : STD_LOGIC; 
  signal b_dcvmona_0_SRINV_7202 : STD_LOGIC; 
  signal b_dcvmona_0_CLKINV_7201 : STD_LOGIC; 
  signal b_dcvmona_0_CEINV_7200 : STD_LOGIC; 
  signal b_dcvmona_2_FFY_RST : STD_LOGIC; 
  signal b_dcvmona_2_DXMUX_7300 : STD_LOGIC; 
  signal b_dcvmona_2_XORF_7298 : STD_LOGIC; 
  signal b_dcvmona_2_CYINIT_7297 : STD_LOGIC; 
  signal b_dcvmona_2_DYMUX_7280 : STD_LOGIC; 
  signal b_dcvmona_2_XORG_7278 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_dcvmona_2_CYSELF_7276 : STD_LOGIC; 
  signal b_dcvmona_2_CYMUXFAST_7275 : STD_LOGIC; 
  signal b_dcvmona_2_CYAND_7274 : STD_LOGIC; 
  signal b_dcvmona_2_FASTCARRY_7273 : STD_LOGIC; 
  signal b_dcvmona_2_CYMUXG2_7272 : STD_LOGIC; 
  signal b_dcvmona_2_CYMUXF2_7271 : STD_LOGIC; 
  signal b_dcvmona_2_LOGIC_ZERO_7270 : STD_LOGIC; 
  signal b_dcvmona_2_CYSELG_7261 : STD_LOGIC; 
  signal b_dcvmona_2_SRINV_7259 : STD_LOGIC; 
  signal b_dcvmona_2_CLKINV_7258 : STD_LOGIC; 
  signal b_dcvmona_2_CEINV_7257 : STD_LOGIC; 
  signal b_dcvmona_4_DXMUX_7360 : STD_LOGIC; 
  signal b_dcvmona_4_XORF_7358 : STD_LOGIC; 
  signal b_dcvmona_4_CYINIT_7357 : STD_LOGIC; 
  signal b_dcvmona_4_DYMUX_7340 : STD_LOGIC; 
  signal b_dcvmona_4_XORG_7338 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_dcvmona_4_CYSELF_7336 : STD_LOGIC; 
  signal b_dcvmona_4_CYMUXFAST_7335 : STD_LOGIC; 
  signal b_dcvmona_4_CYAND_7334 : STD_LOGIC; 
  signal b_dcvmona_4_FASTCARRY_7333 : STD_LOGIC; 
  signal b_dcvmona_4_CYMUXG2_7332 : STD_LOGIC; 
  signal b_dcvmona_4_CYMUXF2_7331 : STD_LOGIC; 
  signal b_dcvmona_4_LOGIC_ZERO_7330 : STD_LOGIC; 
  signal b_dcvmona_4_CYSELG_7321 : STD_LOGIC; 
  signal b_dcvmona_4_SRINV_7319 : STD_LOGIC; 
  signal b_dcvmona_4_CLKINV_7318 : STD_LOGIC; 
  signal b_dcvmona_4_CEINV_7317 : STD_LOGIC; 
  signal b_dcvmona_6_DXMUX_7420 : STD_LOGIC; 
  signal b_dcvmona_6_XORF_7418 : STD_LOGIC; 
  signal b_dcvmona_6_CYINIT_7417 : STD_LOGIC; 
  signal b_dcvmona_6_DYMUX_7400 : STD_LOGIC; 
  signal b_dcvmona_6_XORG_7398 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_dcvmona_6_CYSELF_7396 : STD_LOGIC; 
  signal b_dcvmona_6_CYMUXFAST_7395 : STD_LOGIC; 
  signal b_dcvmona_6_CYAND_7394 : STD_LOGIC; 
  signal b_dcvmona_6_FASTCARRY_7393 : STD_LOGIC; 
  signal b_dcvmona_6_CYMUXG2_7392 : STD_LOGIC; 
  signal b_dcvmona_6_CYMUXF2_7391 : STD_LOGIC; 
  signal b_dcvmona_6_LOGIC_ZERO_7390 : STD_LOGIC; 
  signal b_dcvmona_6_CYSELG_7381 : STD_LOGIC; 
  signal b_dcvmona_6_SRINV_7379 : STD_LOGIC; 
  signal b_dcvmona_6_CLKINV_7378 : STD_LOGIC; 
  signal b_dcvmona_6_CEINV_7377 : STD_LOGIC; 
  signal b_dcvmona_8_FFY_RST : STD_LOGIC; 
  signal b_dcvmona_8_FFX_RST : STD_LOGIC; 
  signal b_dcvmona_8_DXMUX_7473 : STD_LOGIC; 
  signal b_dcvmona_8_XORF_7471 : STD_LOGIC; 
  signal b_dcvmona_8_LOGIC_ZERO_7470 : STD_LOGIC; 
  signal b_dcvmona_8_CYINIT_7469 : STD_LOGIC; 
  signal b_dcvmona_8_CYSELF_7460 : STD_LOGIC; 
  signal b_dcvmona_8_DYMUX_7451 : STD_LOGIC; 
  signal b_dcvmona_8_XORG_7449 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_dcvmona_8_SRINV_7438 : STD_LOGIC; 
  signal b_dcvmona_8_CLKINV_7437 : STD_LOGIC; 
  signal b_dcvmona_8_CEINV_7436 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYINIT_7510 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CY0F_7509 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYSELF_7501 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_BXINV_7499 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYMUXG_7498 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CY0G_7496 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYSELG_7488 : STD_LOGIC; 
  signal b_add0000_add0000_2_XORF_7548 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYINIT_7547 : STD_LOGIC; 
  signal b_add0000_add0000_2_CY0F_7546 : STD_LOGIC; 
  signal b_add0000_add0000_2_XORG_7536 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0000_add0000_2_CYSELF_7534 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYMUXFAST_7533 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYAND_7532 : STD_LOGIC; 
  signal b_add0000_add0000_2_FASTCARRY_7531 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYMUXG2_7530 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYMUXF2_7529 : STD_LOGIC; 
  signal b_add0000_add0000_2_CY0G_7528 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYSELG_7520 : STD_LOGIC; 
  signal b_add0000_add0000_4_XORF_7587 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYINIT_7586 : STD_LOGIC; 
  signal b_add0000_add0000_4_CY0F_7585 : STD_LOGIC; 
  signal b_add0000_add0000_4_XORG_7575 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0000_add0000_4_CYSELF_7573 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYMUXFAST_7572 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYAND_7571 : STD_LOGIC; 
  signal b_add0000_add0000_4_FASTCARRY_7570 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYMUXG2_7569 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYMUXF2_7568 : STD_LOGIC; 
  signal b_add0000_add0000_4_CY0G_7567 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYSELG_7559 : STD_LOGIC; 
  signal b_add0000_add0000_6_XORF_7626 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYINIT_7625 : STD_LOGIC; 
  signal b_add0000_add0000_6_CY0F_7624 : STD_LOGIC; 
  signal b_add0000_add0000_6_XORG_7614 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0000_add0000_6_CYSELF_7612 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYMUXFAST_7611 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYAND_7610 : STD_LOGIC; 
  signal b_add0000_add0000_6_FASTCARRY_7609 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYMUXG2_7608 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYMUXF2_7607 : STD_LOGIC; 
  signal b_add0000_add0000_6_CY0G_7606 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYSELG_7598 : STD_LOGIC; 
  signal b_add0000_add0000_8_XORF_7657 : STD_LOGIC; 
  signal b_add0000_add0000_8_CYINIT_7656 : STD_LOGIC; 
  signal b_add0000_add0000_8_CY0F_7655 : STD_LOGIC; 
  signal b_add0000_add0000_8_CYSELF_7647 : STD_LOGIC; 
  signal b_add0000_add0000_8_XORG_7644 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_8_Q : STD_LOGIC; 
  signal romMona_addr14_0_XORF_7693 : STD_LOGIC; 
  signal romMona_addr14_0_CYINIT_7692 : STD_LOGIC; 
  signal romMona_addr14_0_CY0F_7691 : STD_LOGIC; 
  signal romMona_addr14_0_CYSELF_7683 : STD_LOGIC; 
  signal romMona_addr14_0_BXINV_7681 : STD_LOGIC; 
  signal romMona_addr14_0_XORG_7679 : STD_LOGIC; 
  signal romMona_addr14_0_CYMUXG_7678 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_0_Q : STD_LOGIC; 
  signal romMona_addr14_0_CY0G_7676 : STD_LOGIC; 
  signal romMona_addr14_0_CYSELG_7668 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_XORF_7732 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYINIT_7731 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CY0F_7730 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_XORG_7720 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYSELF_7718 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYMUXFAST_7717 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYAND_7716 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_FASTCARRY_7715 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYMUXG2_7714 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYMUXF2_7713 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CY0G_7712 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYSELG_7704 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_XORF_7771 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYINIT_7770 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CY0F_7769 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_XORG_7760 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYSELF_7758 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYMUXFAST_7757 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYAND_7756 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_FASTCARRY_7755 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYMUXG2_7754 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYMUXF2_7753 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CY0G_7752 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYSELG_7746 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_XORF_7812 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYINIT_7811 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CY0F_7810 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_XORG_7801 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYSELF_7799 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYMUXFAST_7798 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYAND_7797 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_FASTCARRY_7796 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYMUXG2_7795 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYMUXF2_7794 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CY0G_7793 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYSELG_7785 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_XORF_7843 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_CYINIT_7842 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_CY0F_7841 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_CYSELF_7835 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_XORG_7832 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_8_Q : STD_LOGIC; 
  signal b_creyv_0_DXMUX_7895 : STD_LOGIC; 
  signal b_creyv_0_XORF_7893 : STD_LOGIC; 
  signal b_creyv_0_CYINIT_7892 : STD_LOGIC; 
  signal b_creyv_0_CY0F_7891 : STD_LOGIC; 
  signal b_creyv_0_CYSELF_7883 : STD_LOGIC; 
  signal b_creyv_0_BXINV_7881 : STD_LOGIC; 
  signal b_creyv_0_DYMUX_7873 : STD_LOGIC; 
  signal b_creyv_0_XORG_7871 : STD_LOGIC; 
  signal b_creyv_0_CYMUXG_7870 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_0_Q : STD_LOGIC; 
  signal b_creyv_0_CY0G_7868 : STD_LOGIC; 
  signal b_creyv_0_CYSELG_7860 : STD_LOGIC; 
  signal b_creyv_0_SRINV_7858 : STD_LOGIC; 
  signal b_creyv_0_CLKINV_7857 : STD_LOGIC; 
  signal b_creyv_0_CEINV_7856 : STD_LOGIC; 
  signal b_creyv_2_DXMUX_7956 : STD_LOGIC; 
  signal b_creyv_2_XORF_7954 : STD_LOGIC; 
  signal b_creyv_2_CYINIT_7953 : STD_LOGIC; 
  signal b_creyv_2_CY0F_7952 : STD_LOGIC; 
  signal b_creyv_2_DYMUX_7936 : STD_LOGIC; 
  signal b_creyv_2_XORG_7934 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_2_Q : STD_LOGIC; 
  signal b_creyv_2_CYSELF_7932 : STD_LOGIC; 
  signal b_creyv_2_CYMUXFAST_7931 : STD_LOGIC; 
  signal b_creyv_2_CYAND_7930 : STD_LOGIC; 
  signal b_creyv_2_FASTCARRY_7929 : STD_LOGIC; 
  signal b_creyv_2_CYMUXG2_7928 : STD_LOGIC; 
  signal b_creyv_2_CYMUXF2_7927 : STD_LOGIC; 
  signal b_creyv_2_CY0G_7926 : STD_LOGIC; 
  signal b_creyv_2_CYSELG_7918 : STD_LOGIC; 
  signal b_creyv_2_SRINV_7916 : STD_LOGIC; 
  signal b_creyv_2_CLKINV_7915 : STD_LOGIC; 
  signal b_creyv_2_CEINV_7914 : STD_LOGIC; 
  signal b_creyv_4_DXMUX_8017 : STD_LOGIC; 
  signal b_creyv_4_XORF_8015 : STD_LOGIC; 
  signal b_creyv_4_CYINIT_8014 : STD_LOGIC; 
  signal b_creyv_4_CY0F_8013 : STD_LOGIC; 
  signal b_creyv_4_DYMUX_7997 : STD_LOGIC; 
  signal b_creyv_4_XORG_7995 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_4_Q : STD_LOGIC; 
  signal b_creyv_4_CYSELF_7993 : STD_LOGIC; 
  signal b_creyv_4_CYMUXFAST_7992 : STD_LOGIC; 
  signal b_creyv_4_CYAND_7991 : STD_LOGIC; 
  signal b_creyv_4_FASTCARRY_7990 : STD_LOGIC; 
  signal b_creyv_4_CYMUXG2_7989 : STD_LOGIC; 
  signal b_creyv_4_CYMUXF2_7988 : STD_LOGIC; 
  signal b_creyv_4_CY0G_7987 : STD_LOGIC; 
  signal b_creyv_4_CYSELG_7979 : STD_LOGIC; 
  signal b_creyv_4_SRINV_7977 : STD_LOGIC; 
  signal b_creyv_4_CLKINV_7976 : STD_LOGIC; 
  signal b_creyv_4_CEINV_7975 : STD_LOGIC; 
  signal b_creyv_6_DXMUX_8077 : STD_LOGIC; 
  signal b_creyv_6_XORF_8075 : STD_LOGIC; 
  signal b_creyv_6_CYINIT_8074 : STD_LOGIC; 
  signal b_creyv_6_CY0F_8073 : STD_LOGIC; 
  signal b_creyv_6_DYMUX_8057 : STD_LOGIC; 
  signal b_creyv_6_XORG_8055 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_6_Q : STD_LOGIC; 
  signal b_creyv_6_CYSELF_8053 : STD_LOGIC; 
  signal b_creyv_6_CYMUXFAST_8052 : STD_LOGIC; 
  signal b_creyv_6_CYAND_8051 : STD_LOGIC; 
  signal b_creyv_6_FASTCARRY_8050 : STD_LOGIC; 
  signal b_creyv_6_CYMUXG2_8049 : STD_LOGIC; 
  signal b_creyv_6_CYMUXF2_8048 : STD_LOGIC; 
  signal b_creyv_6_CY0G_8047 : STD_LOGIC; 
  signal b_creyv_6_CYSELG_8039 : STD_LOGIC; 
  signal b_creyv_6_SRINV_8037 : STD_LOGIC; 
  signal b_creyv_6_CLKINV_8036 : STD_LOGIC; 
  signal b_creyv_6_CEINV_8035 : STD_LOGIC; 
  signal b_creyv_8_DXMUX_8129 : STD_LOGIC; 
  signal b_creyv_8_XORF_8127 : STD_LOGIC; 
  signal b_creyv_8_CYINIT_8126 : STD_LOGIC; 
  signal b_creyv_8_CY0F_8125 : STD_LOGIC; 
  signal b_creyv_8_CYSELF_8117 : STD_LOGIC; 
  signal b_creyv_8_DYMUX_8108 : STD_LOGIC; 
  signal b_creyv_8_XORG_8106 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_creyv_lut_9_1_8103 : STD_LOGIC; 
  signal b_creyv_8_SRINV_8096 : STD_LOGIC; 
  signal b_creyv_8_CLKINV_8095 : STD_LOGIC; 
  signal b_creyv_8_CEINV_8094 : STD_LOGIC; 
  signal mclk_INBUF : STD_LOGIC; 
  signal blue_0_O : STD_LOGIC; 
  signal blue_1_O : STD_LOGIC; 
  signal hsync_O : STD_LOGIC; 
  signal vsync_O : STD_LOGIC; 
  signal btn_0_INBUF : STD_LOGIC; 
  signal btn_1_INBUF : STD_LOGIC; 
  signal btn_2_INBUF : STD_LOGIC; 
  signal btn_3_INBUF : STD_LOGIC; 
  signal red_0_O : STD_LOGIC; 
  signal red_1_O : STD_LOGIC; 
  signal red_2_O : STD_LOGIC; 
  signal green_0_O : STD_LOGIC; 
  signal green_1_O : STD_LOGIC; 
  signal green_2_O : STD_LOGIC; 
  signal U1_q_17_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_17_BUFG_I0_INV : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal U1_q_0_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_0_BUFG_I0_INV : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0 : STD_LOGIC; 
  signal U2_vidon_and000026_F5MUX_8999 : STD_LOGIC; 
  signal U2_vidon_and0000261_8997 : STD_LOGIC; 
  signal U2_vidon_and000026_BXINV_8992 : STD_LOGIC; 
  signal U2_vidon_and000026_G : STD_LOGIC; 
  signal U2_vidon_and000018_F5MUX_9024 : STD_LOGIC; 
  signal U2_vidon_and000018_F : STD_LOGIC; 
  signal U2_vidon_and000018_BXINV_9013 : STD_LOGIC; 
  signal U2_vidon_and0000181_9011 : STD_LOGIC; 
  signal U2_vidon_and000065_F5MUX_9049 : STD_LOGIC; 
  signal U2_vidon_and0000651_9047 : STD_LOGIC; 
  signal U2_vidon_and000065_BXINV_9042 : STD_LOGIC; 
  signal U2_vidon_and000065_G : STD_LOGIC; 
  signal vga_sprite_reyspriteon_F5MUX_9074 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_F : STD_LOGIC; 
  signal vga_sprite_reyspriteon_BXINV_9063 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_and0000 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal U2_N2_pack_1 : STD_LOGIC; 
  signal b_dcvskye_not0002 : STD_LOGIC; 
  signal b_dcvskye_not00024_O_pack_1 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_lt0000 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_lt00001_SW0_O_pack_1 : STD_LOGIC; 
  signal b_dcvmona_not0002 : STD_LOGIC; 
  signal b_dcvmona_not00024_O_pack_1 : STD_LOGIC; 
  signal b_drvskye_not0002 : STD_LOGIC; 
  signal b_drvskye_not000221_SW1_O_pack_1 : STD_LOGIC; 
  signal b_dcvrey_not0002 : STD_LOGIC; 
  signal b_dcvrey_not00024_O_pack_1 : STD_LOGIC; 
  signal b_drvmona_not0002 : STD_LOGIC; 
  signal b_drvmona_not000221_SW0_O_pack_1 : STD_LOGIC; 
  signal U2_vcs_0_DXMUX_9274 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_0 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_pack_2 : STD_LOGIC; 
  signal U2_vcs_0_CLKINV_9256 : STD_LOGIC; 
  signal U2_vcs_0_CEINV_9255 : STD_LOGIC; 
  signal vga_sprite_wallMovingForward_DXMUX_9312 : STD_LOGIC; 
  signal vga_sprite_wallMovingForward_mux0000 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt000027_pack_1 : STD_LOGIC; 
  signal vga_sprite_wallMovingForward_CLKINV_9296 : STD_LOGIC; 
  signal vga_sprite_wallMovingForward_CEINV_9295 : STD_LOGIC; 
  signal b_drvskye_not00026_9340 : STD_LOGIC; 
  signal b_drvskye_not00021_O_pack_1 : STD_LOGIC; 
  signal b_drvmona_not00026_9364 : STD_LOGIC; 
  signal b_drvmona_not00021_O_pack_1 : STD_LOGIC; 
  signal U2_HCS_cmp_eq00005_9388 : STD_LOGIC; 
  signal U2_N3_pack_1 : STD_LOGIC; 
  signal vga_sprite_wall_mux0004 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt0000_pack_1 : STD_LOGIC; 
  signal b_drvrey_not0002 : STD_LOGIC; 
  signal b_drvrey_not000221_SW1_O_pack_1 : STD_LOGIC; 
  signal b_drvrey_not00026_9460 : STD_LOGIC; 
  signal b_drvrey_not00021_O_pack_1 : STD_LOGIC; 
  signal U2_HCS_1_DXMUX_9498 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_1 : STD_LOGIC; 
  signal U2_HCS_1_DYMUX_9483 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_0 : STD_LOGIC; 
  signal U2_HCS_1_SRINV_9474 : STD_LOGIC; 
  signal U2_HCS_1_CLKINV_9473 : STD_LOGIC; 
  signal U2_HCS_3_DXMUX_9540 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_3 : STD_LOGIC; 
  signal U2_HCS_3_DYMUX_9525 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_2 : STD_LOGIC; 
  signal U2_HCS_3_SRINV_9516 : STD_LOGIC; 
  signal U2_HCS_3_CLKINV_9515 : STD_LOGIC; 
  signal U2_HCS_5_DXMUX_9582 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_5 : STD_LOGIC; 
  signal U2_HCS_5_DYMUX_9567 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_4 : STD_LOGIC; 
  signal U2_HCS_5_SRINV_9558 : STD_LOGIC; 
  signal U2_HCS_5_CLKINV_9557 : STD_LOGIC; 
  signal U2_HCS_7_DXMUX_9624 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_7 : STD_LOGIC; 
  signal U2_HCS_7_DYMUX_9609 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_6 : STD_LOGIC; 
  signal U2_HCS_7_SRINV_9600 : STD_LOGIC; 
  signal U2_HCS_7_CLKINV_9599 : STD_LOGIC; 
  signal U2_HCS_9_DXMUX_9666 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_9 : STD_LOGIC; 
  signal U2_HCS_9_DYMUX_9651 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_8 : STD_LOGIC; 
  signal U2_HCS_9_SRINV_9642 : STD_LOGIC; 
  signal U2_HCS_9_CLKINV_9641 : STD_LOGIC; 
  signal U2_vcs_1_DYMUX_9691 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_1 : STD_LOGIC; 
  signal U2_vcs_1_CLKINV_9680 : STD_LOGIC; 
  signal U2_vcs_1_CEINV_9679 : STD_LOGIC; 
  signal U2_vcs_3_DXMUX_9737 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_3 : STD_LOGIC; 
  signal U2_vcs_3_DYMUX_9720 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_2 : STD_LOGIC; 
  signal U2_vcs_3_SRINV_9710 : STD_LOGIC; 
  signal U2_vcs_3_CLKINV_9709 : STD_LOGIC; 
  signal U2_vcs_3_CEINV_9708 : STD_LOGIC; 
  signal U2_vcs_5_DXMUX_9783 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_5 : STD_LOGIC; 
  signal U2_vcs_5_DYMUX_9766 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_4 : STD_LOGIC; 
  signal U2_vcs_5_SRINV_9756 : STD_LOGIC; 
  signal U2_vcs_5_CLKINV_9755 : STD_LOGIC; 
  signal U2_vcs_5_CEINV_9754 : STD_LOGIC; 
  signal U2_vcs_7_DXMUX_9829 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_7 : STD_LOGIC; 
  signal U2_vcs_7_DYMUX_9812 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_6 : STD_LOGIC; 
  signal U2_vcs_7_SRINV_9802 : STD_LOGIC; 
  signal U2_vcs_7_CLKINV_9801 : STD_LOGIC; 
  signal U2_vcs_7_CEINV_9800 : STD_LOGIC; 
  signal U2_vcs_9_DXMUX_9875 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_9 : STD_LOGIC; 
  signal U2_vcs_9_DYMUX_9858 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_8 : STD_LOGIC; 
  signal U2_vcs_9_SRINV_9848 : STD_LOGIC; 
  signal U2_vcs_9_CLKINV_9847 : STD_LOGIC; 
  signal U2_vcs_9_CEINV_9846 : STD_LOGIC; 
  signal b_dcvskye_not00027_10000 : STD_LOGIC; 
  signal b_dcvmona_not00027_10012 : STD_LOGIC; 
  signal red_0_OBUF_10036 : STD_LOGIC; 
  signal N14_pack_1 : STD_LOGIC; 
  signal red_1_OBUF_10060 : STD_LOGIC; 
  signal N12_pack_1 : STD_LOGIC; 
  signal red_2_OBUF_10084 : STD_LOGIC; 
  signal N10_pack_1 : STD_LOGIC; 
  signal U2_vidon_and000039_10108 : STD_LOGIC; 
  signal U2_vidon_and00000_pack_1 : STD_LOGIC; 
  signal U2_vidon_and00006_10125 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0000_6_pack_1 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt000022_10240 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal b_rmonav_not0001_pack_1 : STD_LOGIC; 
  signal vga_sprite_N3 : STD_LOGIC; 
  signal vga_sprite_N11 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_5_pack_3 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_DXMUX_10402 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_DYMUX_10396 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_CLKINV_10394 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_CEINV_10393 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_DYMUX_10414 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_CLKINV_10412 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_CEINV_10411 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal vga_sprite_monaspriteon : STD_LOGIC; 
  signal N33_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_5_pack_1 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal U2_vidon_and000080_10540 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_5_pack_3 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_5_pack_3 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal go1 : STD_LOGIC; 
  signal vga_sprite_blue_0_4_10692 : STD_LOGIC; 
  signal green_0_OBUF_10716 : STD_LOGIC; 
  signal N20_pack_1 : STD_LOGIC; 
  signal green_1_OBUF_10740 : STD_LOGIC; 
  signal N18_pack_1 : STD_LOGIC; 
  signal vga_sprite_present_state_and0000 : STD_LOGIC; 
  signal vga_sprite_wallMovingForward_not0001 : STD_LOGIC; 
  signal green_2_OBUF_10788 : STD_LOGIC; 
  signal N16_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_5_pack_1 : STD_LOGIC; 
  signal U2_vidon_and0000105_10836 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_5_pack_1 : STD_LOGIC; 
  signal b_calc_DYMUX_10872 : STD_LOGIC; 
  signal b_calc_BYINV_10871 : STD_LOGIC; 
  signal b_calc_CLKINV_10869 : STD_LOGIC; 
  signal b_calc_CEINV_10868 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2 : STD_LOGIC; 
  signal U2_VSENABLE_DXMUX_11016 : STD_LOGIC; 
  signal U2_HCS_cmp_eq0000 : STD_LOGIC; 
  signal U2_HCS_cmp_eq000010_pack_1 : STD_LOGIC; 
  signal U2_VSENABLE_CLKINV_10999 : STD_LOGIC; 
  signal U2_VSENABLE_CEINVNOT : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt0000219_11030 : STD_LOGIC; 
  signal vga_sprite_skyespriteon : STD_LOGIC; 
  signal b_dcvrey_not00027_11054 : STD_LOGIC; 
  signal hsync_OBUF_11114 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0000_6_pack_1 : STD_LOGIC; 
  signal vidon : STD_LOGIC; 
  signal U2_vidon_and0000117_pack_1 : STD_LOGIC; 
  signal cp_delay2_DXMUX_11254 : STD_LOGIC; 
  signal cp_delay2_DYMUX_11246 : STD_LOGIC; 
  signal cp_delay2_SRINV_11244 : STD_LOGIC; 
  signal cp_delay2_CLKINV_11243 : STD_LOGIC; 
  signal cp_delay3_DYMUX_11268 : STD_LOGIC; 
  signal cp_delay3_CLKINV_11265 : STD_LOGIC; 
  signal vsync_OBUF_11536 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0000_6_pack_1 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_8_bdd0_pack_1 : STD_LOGIC; 
  signal vga_sprite_N01 : STD_LOGIC; 
  signal vga_sprite_blue_1_4_11668 : STD_LOGIC; 
  signal vga_sprite_N5_pack_1 : STD_LOGIC; 
  signal vga_sprite_blue_0_20 : STD_LOGIC; 
  signal vga_sprite_N4 : STD_LOGIC; 
  signal blue_0_OBUF_11716 : STD_LOGIC; 
  signal vga_sprite_blue_0_25_pack_1 : STD_LOGIC; 
  signal vga_sprite_N2 : STD_LOGIC; 
  signal vga_sprite_N6_pack_1 : STD_LOGIC; 
  signal vga_sprite_N7 : STD_LOGIC; 
  signal blue_1_OBUF_11776 : STD_LOGIC; 
  signal vga_sprite_blue_1_25_pack_1 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_XORF_11812 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYINIT_11811 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYSELF_11802 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_BXINV_11800 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_XORG_11798 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYMUXG_11797 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_11795 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYSELG_11786 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF_11850 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_11849 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG_11838 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_11836 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST_11835 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND_11834 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY_11833 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2_11832 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2_11831 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11830 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_11821 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF_11889 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_11888 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_11887 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG_11876 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_11874 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST_11873 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND_11872 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY_11871 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2_11870 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2_11869 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO_11868 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_11859 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_XORF_11927 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYINIT_11926 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_F : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_XORG_11915 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYSELF_11913 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST_11912 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYAND_11911 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_FASTCARRY_11910 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYMUXG2_11909 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYMUXF2_11908 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11907 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYSELG_11898 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_G : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF_11958 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO_11957 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_11956 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF_11947 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG_11944 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_8_Q : STD_LOGIC; 
  signal b_rreyv_9_rt_11941 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_XORF_11994 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYINIT_11993 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CY0F_11992 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYSELF_11984 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_BXINV_11982 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_XORG_11980 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYMUXG_11979 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CY0G_11977 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYSELG_11969 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_XORF_12033 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYINIT_12032 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CY0F_12031 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_XORG_12021 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYSELF_12019 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYMUXFAST_12018 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYAND_12017 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_FASTCARRY_12016 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYMUXG2_12015 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYMUXF2_12014 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CY0G_12013 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYSELG_12005 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_XORF_12072 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYINIT_12071 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CY0F_12070 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_XORG_12060 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYSELF_12058 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYMUXFAST_12057 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYAND_12056 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_FASTCARRY_12055 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYMUXG2_12054 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYMUXF2_12053 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CY0G_12052 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYSELG_12044 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_XORF_12111 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYINIT_12110 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CY0F_12109 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_XORG_12099 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYSELF_12097 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYMUXFAST_12096 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYAND_12095 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_FASTCARRY_12094 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYMUXG2_12093 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYMUXF2_12092 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CY0G_12091 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYSELG_12083 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_XORF_12142 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_CYINIT_12141 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_CY0F_12140 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_CYSELF_12132 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_XORG_12129 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_8_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYINIT_12173 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CY0F_12172 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYSELF_12164 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_BXINV_12162 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYMUXG_12161 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CY0G_12159 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYSELG_12151 : STD_LOGIC; 
  signal b_add0005_add0000_2_XORF_12211 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYINIT_12210 : STD_LOGIC; 
  signal b_add0005_add0000_2_CY0F_12209 : STD_LOGIC; 
  signal b_add0005_add0000_2_XORG_12199 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0005_add0000_2_CYSELF_12197 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYMUXFAST_12196 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYAND_12195 : STD_LOGIC; 
  signal b_add0005_add0000_2_FASTCARRY_12194 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYMUXG2_12193 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYMUXF2_12192 : STD_LOGIC; 
  signal b_add0005_add0000_2_CY0G_12191 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYSELG_12183 : STD_LOGIC; 
  signal b_add0005_add0000_4_XORF_12250 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYINIT_12249 : STD_LOGIC; 
  signal b_add0005_add0000_4_CY0F_12248 : STD_LOGIC; 
  signal b_add0005_add0000_4_XORG_12238 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0005_add0000_4_CYSELF_12236 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYMUXFAST_12235 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYAND_12234 : STD_LOGIC; 
  signal b_add0005_add0000_4_FASTCARRY_12233 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYMUXG2_12232 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYMUXF2_12231 : STD_LOGIC; 
  signal b_add0005_add0000_4_CY0G_12230 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYSELG_12222 : STD_LOGIC; 
  signal b_add0005_add0000_6_XORF_12289 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYINIT_12288 : STD_LOGIC; 
  signal b_add0005_add0000_6_CY0F_12287 : STD_LOGIC; 
  signal b_add0005_add0000_6_XORG_12277 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0005_add0000_6_CYSELF_12275 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYMUXFAST_12274 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYAND_12273 : STD_LOGIC; 
  signal b_add0005_add0000_6_FASTCARRY_12272 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYMUXG2_12271 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYMUXF2_12270 : STD_LOGIC; 
  signal b_add0005_add0000_6_CY0G_12269 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYSELG_12261 : STD_LOGIC; 
  signal b_add0005_add0000_8_XORF_12320 : STD_LOGIC; 
  signal b_add0005_add0000_8_CYINIT_12319 : STD_LOGIC; 
  signal b_add0005_add0000_8_CY0F_12318 : STD_LOGIC; 
  signal b_add0005_add0000_8_CYSELF_12310 : STD_LOGIC; 
  signal b_add0005_add0000_8_XORG_12307 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_XORF_12356 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYINIT_12355 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CY0F_12354 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYSELF_12346 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_BXINV_12344 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_XORG_12342 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYMUXG_12341 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CY0G_12339 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYSELG_12331 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_XORF_12395 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYINIT_12394 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CY0F_12393 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_XORG_12383 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYSELF_12381 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST_12380 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYAND_12379 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_FASTCARRY_12378 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYMUXG2_12377 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYMUXF2_12376 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CY0G_12375 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYSELG_12367 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_XORF_12434 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYINIT_12433 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CY0F_12432 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_XORG_12422 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYSELF_12420 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST_12419 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYAND_12418 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_FASTCARRY_12417 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYMUXG2_12416 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYMUXF2_12415 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CY0G_12414 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYSELG_12406 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_XORF_12473 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYINIT_12472 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CY0F_12471 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_XORG_12461 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYSELF_12459 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST_12458 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYAND_12457 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_FASTCARRY_12456 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYMUXG2_12455 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYMUXF2_12454 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO_12453 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYSELG_12444 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_G : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_13_XORF_12488 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_13_CYINIT_12487 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_13_rt_12485 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT_12519 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F_12518 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF_12510 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV_12508 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG_12507 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G_12505 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG_12497 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_12550 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_12541 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST_12540 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND_12539 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY_12538 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2_12537 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2_12536 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G_12535 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_12527 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_12581 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_12573 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST_12572 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND_12571 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY_12570 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2_12569 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2_12568 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G_12567 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_12561 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_12614 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_12606 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST_12605 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND_12604 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY_12603 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2_12602 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2_12601 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G_12600 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_12592 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_12647 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_12640 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST_12639 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND_12638 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY_12637 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2_12636 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2_12635 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G_12634 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_12628 : STD_LOGIC; 
  signal b_drvrey_0_DXMUX_12698 : STD_LOGIC; 
  signal b_drvrey_0_XORF_12696 : STD_LOGIC; 
  signal b_drvrey_0_LOGIC_ONE_12695 : STD_LOGIC; 
  signal b_drvrey_0_CYINIT_12694 : STD_LOGIC; 
  signal b_drvrey_0_CYSELF_12685 : STD_LOGIC; 
  signal b_drvrey_0_F : STD_LOGIC; 
  signal b_drvrey_0_BXINV_12683 : STD_LOGIC; 
  signal b_drvrey_0_DYMUX_12675 : STD_LOGIC; 
  signal b_drvrey_0_XORG_12673 : STD_LOGIC; 
  signal b_drvrey_0_CYMUXG_12672 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_drvrey_0_LOGIC_ZERO_12670 : STD_LOGIC; 
  signal b_drvrey_0_CYSELG_12661 : STD_LOGIC; 
  signal b_drvrey_0_SRINV_12659 : STD_LOGIC; 
  signal b_drvrey_0_CLKINV_12658 : STD_LOGIC; 
  signal b_drvrey_0_CEINV_12657 : STD_LOGIC; 
  signal b_drvrey_2_DXMUX_12757 : STD_LOGIC; 
  signal b_drvrey_2_XORF_12755 : STD_LOGIC; 
  signal b_drvrey_2_CYINIT_12754 : STD_LOGIC; 
  signal b_drvrey_2_DYMUX_12737 : STD_LOGIC; 
  signal b_drvrey_2_XORG_12735 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_drvrey_2_CYSELF_12733 : STD_LOGIC; 
  signal b_drvrey_2_CYMUXFAST_12732 : STD_LOGIC; 
  signal b_drvrey_2_CYAND_12731 : STD_LOGIC; 
  signal b_drvrey_2_FASTCARRY_12730 : STD_LOGIC; 
  signal b_drvrey_2_CYMUXG2_12729 : STD_LOGIC; 
  signal b_drvrey_2_CYMUXF2_12728 : STD_LOGIC; 
  signal b_drvrey_2_LOGIC_ZERO_12727 : STD_LOGIC; 
  signal b_drvrey_2_CYSELG_12718 : STD_LOGIC; 
  signal b_drvrey_2_SRINV_12716 : STD_LOGIC; 
  signal b_drvrey_2_CLKINV_12715 : STD_LOGIC; 
  signal b_drvrey_2_CEINV_12714 : STD_LOGIC; 
  signal b_drvrey_4_DXMUX_12817 : STD_LOGIC; 
  signal b_drvrey_4_XORF_12815 : STD_LOGIC; 
  signal b_drvrey_4_CYINIT_12814 : STD_LOGIC; 
  signal b_drvrey_4_DYMUX_12797 : STD_LOGIC; 
  signal b_drvrey_4_XORG_12795 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_drvrey_4_CYSELF_12793 : STD_LOGIC; 
  signal b_drvrey_4_CYMUXFAST_12792 : STD_LOGIC; 
  signal b_drvrey_4_CYAND_12791 : STD_LOGIC; 
  signal b_drvrey_4_FASTCARRY_12790 : STD_LOGIC; 
  signal b_drvrey_4_CYMUXG2_12789 : STD_LOGIC; 
  signal b_drvrey_4_CYMUXF2_12788 : STD_LOGIC; 
  signal b_drvrey_4_LOGIC_ZERO_12787 : STD_LOGIC; 
  signal b_drvrey_4_CYSELG_12778 : STD_LOGIC; 
  signal b_drvrey_4_SRINV_12776 : STD_LOGIC; 
  signal b_drvrey_4_CLKINV_12775 : STD_LOGIC; 
  signal b_drvrey_4_CEINV_12774 : STD_LOGIC; 
  signal b_drvrey_6_DXMUX_12877 : STD_LOGIC; 
  signal b_drvrey_6_XORF_12875 : STD_LOGIC; 
  signal b_drvrey_6_CYINIT_12874 : STD_LOGIC; 
  signal b_drvrey_6_DYMUX_12857 : STD_LOGIC; 
  signal b_drvrey_6_XORG_12855 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_drvrey_6_CYSELF_12853 : STD_LOGIC; 
  signal b_drvrey_6_CYMUXFAST_12852 : STD_LOGIC; 
  signal b_drvrey_6_CYAND_12851 : STD_LOGIC; 
  signal b_drvrey_6_FASTCARRY_12850 : STD_LOGIC; 
  signal b_drvrey_6_CYMUXG2_12849 : STD_LOGIC; 
  signal b_drvrey_6_CYMUXF2_12848 : STD_LOGIC; 
  signal b_drvrey_6_LOGIC_ZERO_12847 : STD_LOGIC; 
  signal b_drvrey_6_CYSELG_12838 : STD_LOGIC; 
  signal b_drvrey_6_SRINV_12836 : STD_LOGIC; 
  signal b_drvrey_6_CLKINV_12835 : STD_LOGIC; 
  signal b_drvrey_6_CEINV_12834 : STD_LOGIC; 
  signal b_drvrey_8_DXMUX_12930 : STD_LOGIC; 
  signal b_drvrey_8_XORF_12928 : STD_LOGIC; 
  signal b_drvrey_8_LOGIC_ZERO_12927 : STD_LOGIC; 
  signal b_drvrey_8_CYINIT_12926 : STD_LOGIC; 
  signal b_drvrey_8_CYSELF_12917 : STD_LOGIC; 
  signal b_drvrey_8_DYMUX_12908 : STD_LOGIC; 
  signal b_drvrey_8_XORG_12906 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_drvrey_8_SRINV_12895 : STD_LOGIC; 
  signal b_drvrey_8_CLKINV_12894 : STD_LOGIC; 
  signal b_drvrey_8_CEINV_12893 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT_12967 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F_12966 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF_12958 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV_12956 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG_12955 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G_12953 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG_12945 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_12998 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_12989 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST_12988 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND_12987 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY_12986 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2_12985 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2_12984 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G_12983 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_12976 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_13029 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_13022 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST_13021 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND_13020 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY_13019 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2_13018 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2_13017 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G_13016 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_13008 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_13060 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_13052 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST_13051 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND_13050 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY_13049 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2_13048 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2_13047 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G_13046 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_13040 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_13091 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_13083 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST_13082 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND_13081 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY_13080 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2_13079 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2_13078 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G_13077 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_13071 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_XORF_13126 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYINIT_13125 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CY0F_13124 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYSELF_13116 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_BXINV_13114 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_XORG_13112 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYMUXG_13111 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CY0G_13109 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYSELG_13101 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_XORF_13165 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYINIT_13164 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CY0F_13163 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_XORG_13153 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYSELF_13151 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYMUXFAST_13150 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYAND_13149 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_FASTCARRY_13148 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYMUXG2_13147 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYMUXF2_13146 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CY0G_13145 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYSELG_13137 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_XORF_13204 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYINIT_13203 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CY0F_13202 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_XORG_13192 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYSELF_13190 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYMUXFAST_13189 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYAND_13188 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_FASTCARRY_13187 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYMUXG2_13186 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYMUXF2_13185 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CY0G_13184 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYSELG_13176 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_XORF_13243 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYINIT_13242 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CY0F_13241 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_XORG_13231 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYSELF_13229 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYMUXFAST_13228 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYAND_13227 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_FASTCARRY_13226 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYMUXG2_13225 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYMUXF2_13224 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CY0G_13223 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYSELG_13215 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_XORF_13274 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_CYINIT_13273 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_CY0F_13272 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_CYSELF_13264 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_XORG_13261 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT_13305 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F_13304 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF_13296 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV_13294 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG_13293 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G_13291 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG_13283 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_13336 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_13327 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST_13326 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND_13325 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY_13324 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2_13323 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2_13322 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G_13321 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_13313 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_13367 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_13358 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST_13357 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND_13356 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY_13355 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2_13354 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2_13353 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G_13352 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_13344 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_13398 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_13389 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST_13388 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND_13387 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY_13386 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2_13385 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2_13384 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G_13383 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_13375 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CY0F_13429 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYSELF_13420 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST_13419 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYAND_13418 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY_13417 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2_13416 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2_13415 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CY0G_13414 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYSELG_13406 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT_13459 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F_13458 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF_13450 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV_13448 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG_13447 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G_13445 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG_13437 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_13490 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_13482 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST_13481 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND_13480 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY_13479 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2_13478 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2_13477 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G_13476 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_13470 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_13523 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_13515 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST_13514 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND_13513 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY_13512 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2_13511 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2_13510 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G_13509 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_13501 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_13556 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_13549 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST_13548 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND_13547 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY_13546 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2_13545 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2_13544 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G_13543 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_13537 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CY0F_13589 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYSELF_13581 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST_13580 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYAND_13579 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_FASTCARRY_13578 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYMUXG2_13577 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYMUXF2_13576 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CY0G_13575 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYSELG_13567 : STD_LOGIC; 
  signal b_dcvrey_0_DXMUX_13640 : STD_LOGIC; 
  signal b_dcvrey_0_XORF_13638 : STD_LOGIC; 
  signal b_dcvrey_0_LOGIC_ONE_13637 : STD_LOGIC; 
  signal b_dcvrey_0_CYINIT_13636 : STD_LOGIC; 
  signal b_dcvrey_0_CYSELF_13627 : STD_LOGIC; 
  signal b_dcvrey_0_F : STD_LOGIC; 
  signal b_dcvrey_0_BXINV_13625 : STD_LOGIC; 
  signal b_dcvrey_0_DYMUX_13617 : STD_LOGIC; 
  signal b_dcvrey_0_XORG_13615 : STD_LOGIC; 
  signal b_dcvrey_0_CYMUXG_13614 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_dcvrey_0_LOGIC_ZERO_13612 : STD_LOGIC; 
  signal b_dcvrey_0_CYSELG_13603 : STD_LOGIC; 
  signal b_dcvrey_0_SRINV_13601 : STD_LOGIC; 
  signal b_dcvrey_0_CLKINV_13600 : STD_LOGIC; 
  signal b_dcvrey_0_CEINV_13599 : STD_LOGIC; 
  signal b_dcvrey_2_DXMUX_13699 : STD_LOGIC; 
  signal b_dcvrey_2_XORF_13697 : STD_LOGIC; 
  signal b_dcvrey_2_CYINIT_13696 : STD_LOGIC; 
  signal b_dcvrey_2_DYMUX_13679 : STD_LOGIC; 
  signal b_dcvrey_2_XORG_13677 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_dcvrey_2_CYSELF_13675 : STD_LOGIC; 
  signal b_dcvrey_2_CYMUXFAST_13674 : STD_LOGIC; 
  signal b_dcvrey_2_CYAND_13673 : STD_LOGIC; 
  signal b_dcvrey_2_FASTCARRY_13672 : STD_LOGIC; 
  signal b_dcvrey_2_CYMUXG2_13671 : STD_LOGIC; 
  signal b_dcvrey_2_CYMUXF2_13670 : STD_LOGIC; 
  signal b_dcvrey_2_LOGIC_ZERO_13669 : STD_LOGIC; 
  signal b_dcvrey_2_CYSELG_13660 : STD_LOGIC; 
  signal b_dcvrey_2_SRINV_13658 : STD_LOGIC; 
  signal b_dcvrey_2_CLKINV_13657 : STD_LOGIC; 
  signal b_dcvrey_2_CEINV_13656 : STD_LOGIC; 
  signal b_dcvrey_4_DXMUX_13759 : STD_LOGIC; 
  signal b_dcvrey_4_XORF_13757 : STD_LOGIC; 
  signal b_dcvrey_4_CYINIT_13756 : STD_LOGIC; 
  signal b_dcvrey_4_DYMUX_13739 : STD_LOGIC; 
  signal b_dcvrey_4_XORG_13737 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_dcvrey_4_CYSELF_13735 : STD_LOGIC; 
  signal b_dcvrey_4_CYMUXFAST_13734 : STD_LOGIC; 
  signal b_dcvrey_4_CYAND_13733 : STD_LOGIC; 
  signal b_dcvrey_4_FASTCARRY_13732 : STD_LOGIC; 
  signal b_dcvrey_4_CYMUXG2_13731 : STD_LOGIC; 
  signal b_dcvrey_4_CYMUXF2_13730 : STD_LOGIC; 
  signal b_dcvrey_4_LOGIC_ZERO_13729 : STD_LOGIC; 
  signal b_dcvrey_4_CYSELG_13720 : STD_LOGIC; 
  signal b_dcvrey_4_SRINV_13718 : STD_LOGIC; 
  signal b_dcvrey_4_CLKINV_13717 : STD_LOGIC; 
  signal b_dcvrey_4_CEINV_13716 : STD_LOGIC; 
  signal b_dcvrey_6_DXMUX_13819 : STD_LOGIC; 
  signal b_dcvrey_6_XORF_13817 : STD_LOGIC; 
  signal b_dcvrey_6_CYINIT_13816 : STD_LOGIC; 
  signal b_dcvrey_6_DYMUX_13799 : STD_LOGIC; 
  signal b_dcvrey_6_XORG_13797 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_dcvrey_6_CYSELF_13795 : STD_LOGIC; 
  signal b_dcvrey_6_CYMUXFAST_13794 : STD_LOGIC; 
  signal b_dcvrey_6_CYAND_13793 : STD_LOGIC; 
  signal b_dcvrey_6_FASTCARRY_13792 : STD_LOGIC; 
  signal b_dcvrey_6_CYMUXG2_13791 : STD_LOGIC; 
  signal b_dcvrey_6_CYMUXF2_13790 : STD_LOGIC; 
  signal b_dcvrey_6_LOGIC_ZERO_13789 : STD_LOGIC; 
  signal b_dcvrey_6_CYSELG_13780 : STD_LOGIC; 
  signal b_dcvrey_6_SRINV_13778 : STD_LOGIC; 
  signal b_dcvrey_6_CLKINV_13777 : STD_LOGIC; 
  signal b_dcvrey_6_CEINV_13776 : STD_LOGIC; 
  signal b_dcvrey_8_DXMUX_13872 : STD_LOGIC; 
  signal b_dcvrey_8_XORF_13870 : STD_LOGIC; 
  signal b_dcvrey_8_LOGIC_ZERO_13869 : STD_LOGIC; 
  signal b_dcvrey_8_CYINIT_13868 : STD_LOGIC; 
  signal b_dcvrey_8_CYSELF_13859 : STD_LOGIC; 
  signal b_dcvrey_8_DYMUX_13850 : STD_LOGIC; 
  signal b_dcvrey_8_XORG_13848 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_dcvrey_8_SRINV_13837 : STD_LOGIC; 
  signal b_dcvrey_8_CLKINV_13836 : STD_LOGIC; 
  signal b_dcvrey_8_CEINV_13835 : STD_LOGIC; 
  signal U2_Result_0_XORF_13914 : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ONE_13913 : STD_LOGIC; 
  signal U2_Result_0_CYINIT_13912 : STD_LOGIC; 
  signal U2_Result_0_CYSELF_13903 : STD_LOGIC; 
  signal U2_Result_0_BXINV_13901 : STD_LOGIC; 
  signal U2_Result_0_XORG_13899 : STD_LOGIC; 
  signal U2_Result_0_CYMUXG_13898 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ZERO_13896 : STD_LOGIC; 
  signal U2_Result_0_CYSELG_13887 : STD_LOGIC; 
  signal U2_Result_0_G : STD_LOGIC; 
  signal U2_Result_2_XORF_13952 : STD_LOGIC; 
  signal U2_Result_2_CYINIT_13951 : STD_LOGIC; 
  signal U2_Result_2_F : STD_LOGIC; 
  signal U2_Result_2_XORG_13940 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_CYSELF_13938 : STD_LOGIC; 
  signal U2_Result_2_CYMUXFAST_13937 : STD_LOGIC; 
  signal U2_Result_2_CYAND_13936 : STD_LOGIC; 
  signal U2_Result_2_FASTCARRY_13935 : STD_LOGIC; 
  signal U2_Result_2_CYMUXG2_13934 : STD_LOGIC; 
  signal U2_Result_2_CYMUXF2_13933 : STD_LOGIC; 
  signal U2_Result_2_LOGIC_ZERO_13932 : STD_LOGIC; 
  signal U2_Result_2_CYSELG_13923 : STD_LOGIC; 
  signal U2_Result_2_G : STD_LOGIC; 
  signal U2_Result_4_XORF_13990 : STD_LOGIC; 
  signal U2_Result_4_CYINIT_13989 : STD_LOGIC; 
  signal U2_Result_4_F : STD_LOGIC; 
  signal U2_Result_4_XORG_13978 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_CYSELF_13976 : STD_LOGIC; 
  signal U2_Result_4_CYMUXFAST_13975 : STD_LOGIC; 
  signal U2_Result_4_CYAND_13974 : STD_LOGIC; 
  signal U2_Result_4_FASTCARRY_13973 : STD_LOGIC; 
  signal U2_Result_4_CYMUXG2_13972 : STD_LOGIC; 
  signal U2_Result_4_CYMUXF2_13971 : STD_LOGIC; 
  signal U2_Result_4_LOGIC_ZERO_13970 : STD_LOGIC; 
  signal U2_Result_4_CYSELG_13961 : STD_LOGIC; 
  signal U2_Result_4_G : STD_LOGIC; 
  signal U2_Result_6_XORF_14028 : STD_LOGIC; 
  signal U2_Result_6_CYINIT_14027 : STD_LOGIC; 
  signal U2_Result_6_F : STD_LOGIC; 
  signal U2_Result_6_XORG_14016 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_CYSELF_14014 : STD_LOGIC; 
  signal U2_Result_6_CYMUXFAST_14013 : STD_LOGIC; 
  signal U2_Result_6_CYAND_14012 : STD_LOGIC; 
  signal U2_Result_6_FASTCARRY_14011 : STD_LOGIC; 
  signal U2_Result_6_CYMUXG2_14010 : STD_LOGIC; 
  signal U2_Result_6_CYMUXF2_14009 : STD_LOGIC; 
  signal U2_Result_6_LOGIC_ZERO_14008 : STD_LOGIC; 
  signal U2_Result_6_CYSELG_13999 : STD_LOGIC; 
  signal U2_Result_6_G : STD_LOGIC; 
  signal U2_Result_8_XORF_14059 : STD_LOGIC; 
  signal U2_Result_8_LOGIC_ZERO_14058 : STD_LOGIC; 
  signal U2_Result_8_CYINIT_14057 : STD_LOGIC; 
  signal U2_Result_8_CYSELF_14048 : STD_LOGIC; 
  signal U2_Result_8_F : STD_LOGIC; 
  signal U2_Result_8_XORG_14045 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_8_Q : STD_LOGIC; 
  signal U2_vcs_9_rt_14042 : STD_LOGIC; 
  signal romRey_addr14_2_XORF_14095 : STD_LOGIC; 
  signal romRey_addr14_2_CYINIT_14094 : STD_LOGIC; 
  signal romRey_addr14_2_CY0F_14093 : STD_LOGIC; 
  signal romRey_addr14_2_CYSELF_14085 : STD_LOGIC; 
  signal romRey_addr14_2_BXINV_14083 : STD_LOGIC; 
  signal romRey_addr14_2_XORG_14081 : STD_LOGIC; 
  signal romRey_addr14_2_CYMUXG_14080 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q : STD_LOGIC; 
  signal romRey_addr14_2_CY0G_14078 : STD_LOGIC; 
  signal romRey_addr14_2_CYSELG_14070 : STD_LOGIC; 
  signal romRey_addr14_4_XORF_14134 : STD_LOGIC; 
  signal romRey_addr14_4_CYINIT_14133 : STD_LOGIC; 
  signal romRey_addr14_4_CY0F_14132 : STD_LOGIC; 
  signal romRey_addr14_4_XORG_14122 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_4_Q : STD_LOGIC; 
  signal romRey_addr14_4_CYSELF_14120 : STD_LOGIC; 
  signal romRey_addr14_4_CYMUXFAST_14119 : STD_LOGIC; 
  signal romRey_addr14_4_CYAND_14118 : STD_LOGIC; 
  signal romRey_addr14_4_FASTCARRY_14117 : STD_LOGIC; 
  signal romRey_addr14_4_CYMUXG2_14116 : STD_LOGIC; 
  signal romRey_addr14_4_CYMUXF2_14115 : STD_LOGIC; 
  signal romRey_addr14_4_CY0G_14114 : STD_LOGIC; 
  signal romRey_addr14_4_CYSELG_14106 : STD_LOGIC; 
  signal romRey_addr14_6_XORF_14173 : STD_LOGIC; 
  signal romRey_addr14_6_CYINIT_14172 : STD_LOGIC; 
  signal romRey_addr14_6_CY0F_14171 : STD_LOGIC; 
  signal romRey_addr14_6_XORG_14161 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_6_Q : STD_LOGIC; 
  signal romRey_addr14_6_CYSELF_14159 : STD_LOGIC; 
  signal romRey_addr14_6_CYMUXFAST_14158 : STD_LOGIC; 
  signal romRey_addr14_6_CYAND_14157 : STD_LOGIC; 
  signal romRey_addr14_6_FASTCARRY_14156 : STD_LOGIC; 
  signal romRey_addr14_6_CYMUXG2_14155 : STD_LOGIC; 
  signal romRey_addr14_6_CYMUXF2_14154 : STD_LOGIC; 
  signal romRey_addr14_6_CY0G_14153 : STD_LOGIC; 
  signal romRey_addr14_6_CYSELG_14145 : STD_LOGIC; 
  signal romRey_addr14_8_XORF_14212 : STD_LOGIC; 
  signal romRey_addr14_8_CYINIT_14211 : STD_LOGIC; 
  signal romRey_addr14_8_CY0F_14210 : STD_LOGIC; 
  signal romRey_addr14_8_XORG_14200 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_8_Q : STD_LOGIC; 
  signal romRey_addr14_8_CYSELF_14198 : STD_LOGIC; 
  signal romRey_addr14_8_CYMUXFAST_14197 : STD_LOGIC; 
  signal romRey_addr14_8_CYAND_14196 : STD_LOGIC; 
  signal romRey_addr14_8_FASTCARRY_14195 : STD_LOGIC; 
  signal romRey_addr14_8_CYMUXG2_14194 : STD_LOGIC; 
  signal romRey_addr14_8_CYMUXF2_14193 : STD_LOGIC; 
  signal romRey_addr14_8_CY0G_14192 : STD_LOGIC; 
  signal romRey_addr14_8_CYSELG_14184 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_14257 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_14256 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_14243 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_14242 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_14241 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_10_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_14239 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_14238 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_14237 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_14236 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_14235 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_14234 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14233 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_14224 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_14222 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_14298 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_14297 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_14296 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_14295 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_14294 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_14285 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_14280 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_14279 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_14278 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_12_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_13_rt_14275 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_14267 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_XORF_14336 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYINIT_14335 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CY0F_14334 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYSELF_14326 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_BXINV_14324 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_XORG_14322 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYMUXG_14321 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CY0G_14319 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYSELG_14311 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_XORF_14375 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYINIT_14374 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CY0F_14373 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_XORG_14363 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYSELF_14361 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST_14360 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYAND_14359 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_FASTCARRY_14358 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYMUXG2_14357 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYMUXF2_14356 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CY0G_14355 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYSELG_14347 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_XORF_14414 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYINIT_14413 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CY0F_14412 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_XORG_14402 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYSELF_14400 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST_14399 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYAND_14398 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_FASTCARRY_14397 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYMUXG2_14396 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYMUXF2_14395 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CY0G_14394 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYSELG_14386 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_XORF_14445 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_CYINIT_14444 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_CY0F_14443 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_CYSELF_14435 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_XORG_14432 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_9_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYINIT_14476 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CY0F_14475 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYSELF_14467 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_BXINV_14465 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYMUXG_14464 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CY0G_14462 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYSELG_14454 : STD_LOGIC; 
  signal b_add0002_add0000_2_XORF_14514 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYINIT_14513 : STD_LOGIC; 
  signal b_add0002_add0000_2_CY0F_14512 : STD_LOGIC; 
  signal b_add0002_add0000_2_XORG_14502 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0002_add0000_2_CYSELF_14500 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYMUXFAST_14499 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYAND_14498 : STD_LOGIC; 
  signal b_add0002_add0000_2_FASTCARRY_14497 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYMUXG2_14496 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYMUXF2_14495 : STD_LOGIC; 
  signal b_add0002_add0000_2_CY0G_14494 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYSELG_14486 : STD_LOGIC; 
  signal b_add0002_add0000_4_XORF_14553 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYINIT_14552 : STD_LOGIC; 
  signal b_add0002_add0000_4_CY0F_14551 : STD_LOGIC; 
  signal b_add0002_add0000_4_XORG_14541 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0002_add0000_4_CYSELF_14539 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYMUXFAST_14538 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYAND_14537 : STD_LOGIC; 
  signal b_add0002_add0000_4_FASTCARRY_14536 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYMUXG2_14535 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYMUXF2_14534 : STD_LOGIC; 
  signal b_add0002_add0000_4_CY0G_14533 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYSELG_14525 : STD_LOGIC; 
  signal b_add0002_add0000_6_XORF_14592 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYINIT_14591 : STD_LOGIC; 
  signal b_add0002_add0000_6_CY0F_14590 : STD_LOGIC; 
  signal b_add0002_add0000_6_XORG_14580 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0002_add0000_6_CYSELF_14578 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYMUXFAST_14577 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYAND_14576 : STD_LOGIC; 
  signal b_add0002_add0000_6_FASTCARRY_14575 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYMUXG2_14574 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYMUXF2_14573 : STD_LOGIC; 
  signal b_add0002_add0000_6_CY0G_14572 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYSELG_14564 : STD_LOGIC; 
  signal b_add0002_add0000_8_XORF_14623 : STD_LOGIC; 
  signal b_add0002_add0000_8_CYINIT_14622 : STD_LOGIC; 
  signal b_add0002_add0000_8_CY0F_14621 : STD_LOGIC; 
  signal b_add0002_add0000_8_CYSELF_14613 : STD_LOGIC; 
  signal b_add0002_add0000_8_XORG_14610 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_XORF_14658 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYINIT_14657 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYSELF_14648 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_BXINV_14646 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_XORG_14644 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYMUXG_14643 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_14641 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYSELG_14632 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF_14696 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_14695 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG_14684 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_14682 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST_14681 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND_14680 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY_14679 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2_14678 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2_14677 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14676 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_14667 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF_14735 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_14734 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_14733 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG_14722 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_14720 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST_14719 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND_14718 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY_14717 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2_14716 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2_14715 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO_14714 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_14705 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_XORF_14773 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYINIT_14772 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_F : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_XORG_14761 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYSELF_14759 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST_14758 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYAND_14757 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_FASTCARRY_14756 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYMUXG2_14755 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYMUXF2_14754 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14753 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYSELG_14744 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_G : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF_14804 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO_14803 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_14802 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF_14793 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG_14790 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_8_Q : STD_LOGIC; 
  signal b_rmonav_9_rt_14787 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT_14835 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F_14834 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF_14826 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV_14824 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG_14823 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G_14821 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG_14813 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_14866 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_14857 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST_14856 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND_14855 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY_14854 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2_14853 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2_14852 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G_14851 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_14843 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_14897 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_14888 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST_14887 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND_14886 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY_14885 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2_14884 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2_14883 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G_14882 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_14874 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_14928 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_14919 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST_14918 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND_14917 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY_14916 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2_14915 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2_14914 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G_14913 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_14905 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CY0F_14959 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYSELF_14950 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST_14949 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYAND_14948 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY_14947 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2_14946 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2_14945 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CY0G_14944 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYSELG_14936 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT_14989 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F_14988 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF_14980 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV_14978 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG_14977 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G_14975 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG_14967 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_15020 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_15012 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST_15011 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND_15010 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY_15009 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2_15008 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2_15007 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G_15006 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_15000 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_15053 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_15045 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST_15044 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND_15043 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY_15042 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2_15041 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2_15040 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G_15039 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_15031 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_15086 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_15079 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST_15078 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND_15077 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY_15076 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2_15075 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2_15074 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G_15073 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_15067 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CY0F_15119 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYSELF_15111 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST_15110 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYAND_15109 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_FASTCARRY_15108 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYMUXG2_15107 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYMUXF2_15106 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CY0G_15105 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYSELG_15097 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_XORF_15153 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYINIT_15152 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYSELF_15143 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_F : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_BXINV_15141 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_XORG_15139 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYMUXG_15138 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_15136 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYSELG_15127 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_G : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_XORF_15191 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYINIT_15190 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_F : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_XORG_15179 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYSELF_15177 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYMUXFAST_15176 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYAND_15175 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_FASTCARRY_15174 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYMUXG2_15173 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYMUXF2_15172 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15171 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYSELG_15162 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_G : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_XORF_15230 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_15229 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYINIT_15228 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_F : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_XORG_15217 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYSELF_15215 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYMUXFAST_15214 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYAND_15213 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_FASTCARRY_15212 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYMUXG2_15211 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYMUXF2_15210 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_LOGIC_ONE_15209 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYSELG_15200 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_XORF_15268 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYINIT_15267 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_XORG_15256 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYSELF_15254 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYMUXFAST_15253 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYAND_15252 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_FASTCARRY_15251 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYMUXG2_15250 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYMUXF2_15249 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15248 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYSELG_15239 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_XORF_15299 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_LOGIC_ONE_15298 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_CYINIT_15297 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_CYSELF_15288 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_XORG_15285 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_cskyev_0_FFY_RST : STD_LOGIC; 
  signal b_cskyev_0_FFX_RST : STD_LOGIC; 
  signal b_cskyev_0_DXMUX_15351 : STD_LOGIC; 
  signal b_cskyev_0_XORF_15349 : STD_LOGIC; 
  signal b_cskyev_0_CYINIT_15348 : STD_LOGIC; 
  signal b_cskyev_0_CY0F_15347 : STD_LOGIC; 
  signal b_cskyev_0_CYSELF_15339 : STD_LOGIC; 
  signal b_cskyev_0_BXINV_15337 : STD_LOGIC; 
  signal b_cskyev_0_DYMUX_15329 : STD_LOGIC; 
  signal b_cskyev_0_XORG_15327 : STD_LOGIC; 
  signal b_cskyev_0_CYMUXG_15326 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_0_Q : STD_LOGIC; 
  signal b_cskyev_0_CY0G_15324 : STD_LOGIC; 
  signal b_cskyev_0_CYSELG_15316 : STD_LOGIC; 
  signal b_cskyev_0_SRINV_15314 : STD_LOGIC; 
  signal b_cskyev_0_CLKINV_15313 : STD_LOGIC; 
  signal b_cskyev_0_CEINV_15312 : STD_LOGIC; 
  signal b_cskyev_2_FFY_RST : STD_LOGIC; 
  signal b_cskyev_2_FFX_RST : STD_LOGIC; 
  signal b_cskyev_2_DXMUX_15412 : STD_LOGIC; 
  signal b_cskyev_2_XORF_15410 : STD_LOGIC; 
  signal b_cskyev_2_CYINIT_15409 : STD_LOGIC; 
  signal b_cskyev_2_CY0F_15408 : STD_LOGIC; 
  signal b_cskyev_2_DYMUX_15392 : STD_LOGIC; 
  signal b_cskyev_2_XORG_15390 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_2_Q : STD_LOGIC; 
  signal b_cskyev_2_CYSELF_15388 : STD_LOGIC; 
  signal b_cskyev_2_CYMUXFAST_15387 : STD_LOGIC; 
  signal b_cskyev_2_CYAND_15386 : STD_LOGIC; 
  signal b_cskyev_2_FASTCARRY_15385 : STD_LOGIC; 
  signal b_cskyev_2_CYMUXG2_15384 : STD_LOGIC; 
  signal b_cskyev_2_CYMUXF2_15383 : STD_LOGIC; 
  signal b_cskyev_2_CY0G_15382 : STD_LOGIC; 
  signal b_cskyev_2_CYSELG_15374 : STD_LOGIC; 
  signal b_cskyev_2_SRINV_15372 : STD_LOGIC; 
  signal b_cskyev_2_CLKINV_15371 : STD_LOGIC; 
  signal b_cskyev_2_CEINV_15370 : STD_LOGIC; 
  signal b_cskyev_4_FFY_RST : STD_LOGIC; 
  signal b_cskyev_4_DXMUX_15473 : STD_LOGIC; 
  signal b_cskyev_4_XORF_15471 : STD_LOGIC; 
  signal b_cskyev_4_CYINIT_15470 : STD_LOGIC; 
  signal b_cskyev_4_CY0F_15469 : STD_LOGIC; 
  signal b_cskyev_4_DYMUX_15453 : STD_LOGIC; 
  signal b_cskyev_4_XORG_15451 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_4_Q : STD_LOGIC; 
  signal b_cskyev_4_CYSELF_15449 : STD_LOGIC; 
  signal b_cskyev_4_CYMUXFAST_15448 : STD_LOGIC; 
  signal b_cskyev_4_CYAND_15447 : STD_LOGIC; 
  signal b_cskyev_4_FASTCARRY_15446 : STD_LOGIC; 
  signal b_cskyev_4_CYMUXG2_15445 : STD_LOGIC; 
  signal b_cskyev_4_CYMUXF2_15444 : STD_LOGIC; 
  signal b_cskyev_4_CY0G_15443 : STD_LOGIC; 
  signal b_cskyev_4_CYSELG_15435 : STD_LOGIC; 
  signal b_cskyev_4_SRINV_15433 : STD_LOGIC; 
  signal b_cskyev_4_CLKINV_15432 : STD_LOGIC; 
  signal b_cskyev_4_CEINV_15431 : STD_LOGIC; 
  signal b_cskyev_6_FFY_RST : STD_LOGIC; 
  signal b_cskyev_6_DXMUX_15533 : STD_LOGIC; 
  signal b_cskyev_6_XORF_15531 : STD_LOGIC; 
  signal b_cskyev_6_CYINIT_15530 : STD_LOGIC; 
  signal b_cskyev_6_CY0F_15529 : STD_LOGIC; 
  signal b_cskyev_6_DYMUX_15513 : STD_LOGIC; 
  signal b_cskyev_6_XORG_15511 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_6_Q : STD_LOGIC; 
  signal b_cskyev_6_CYSELF_15509 : STD_LOGIC; 
  signal b_cskyev_6_CYMUXFAST_15508 : STD_LOGIC; 
  signal b_cskyev_6_CYAND_15507 : STD_LOGIC; 
  signal b_cskyev_6_FASTCARRY_15506 : STD_LOGIC; 
  signal b_cskyev_6_CYMUXG2_15505 : STD_LOGIC; 
  signal b_cskyev_6_CYMUXF2_15504 : STD_LOGIC; 
  signal b_cskyev_6_CY0G_15503 : STD_LOGIC; 
  signal b_cskyev_6_CYSELG_15495 : STD_LOGIC; 
  signal b_cskyev_6_SRINV_15493 : STD_LOGIC; 
  signal b_cskyev_6_CLKINV_15492 : STD_LOGIC; 
  signal b_cskyev_6_CEINV_15491 : STD_LOGIC; 
  signal b_cskyev_8_FFY_RST : STD_LOGIC; 
  signal b_cskyev_8_FFX_RST : STD_LOGIC; 
  signal b_cskyev_8_DXMUX_15585 : STD_LOGIC; 
  signal b_cskyev_8_XORF_15583 : STD_LOGIC; 
  signal b_cskyev_8_CYINIT_15582 : STD_LOGIC; 
  signal b_cskyev_8_CY0F_15581 : STD_LOGIC; 
  signal b_cskyev_8_CYSELF_15573 : STD_LOGIC; 
  signal b_cskyev_8_DYMUX_15564 : STD_LOGIC; 
  signal b_cskyev_8_XORG_15562 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_lut_9_1_15559 : STD_LOGIC; 
  signal b_cskyev_8_SRINV_15552 : STD_LOGIC; 
  signal b_cskyev_8_CLKINV_15551 : STD_LOGIC; 
  signal b_cskyev_8_CEINV_15550 : STD_LOGIC; 
  signal romSkye_addr14_0_XORF_15627 : STD_LOGIC; 
  signal romSkye_addr14_0_CYINIT_15626 : STD_LOGIC; 
  signal romSkye_addr14_0_CY0F_15625 : STD_LOGIC; 
  signal romSkye_addr14_0_CYSELF_15617 : STD_LOGIC; 
  signal romSkye_addr14_0_BXINV_15615 : STD_LOGIC; 
  signal romSkye_addr14_0_XORG_15613 : STD_LOGIC; 
  signal romSkye_addr14_0_CYMUXG_15612 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_0_Q : STD_LOGIC; 
  signal romSkye_addr14_0_CY0G_15610 : STD_LOGIC; 
  signal romSkye_addr14_0_CYSELG_15602 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_XORF_15666 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYINIT_15665 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CY0F_15664 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_XORG_15654 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYSELF_15652 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYMUXFAST_15651 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYAND_15650 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_FASTCARRY_15649 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYMUXG2_15648 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYMUXF2_15647 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CY0G_15646 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYSELG_15638 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_XORF_15705 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYINIT_15704 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CY0F_15703 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_XORG_15694 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYSELF_15692 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYMUXFAST_15691 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYAND_15690 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_FASTCARRY_15689 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYMUXG2_15688 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYMUXF2_15687 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CY0G_15686 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYSELG_15680 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_XORF_15746 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYINIT_15745 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CY0F_15744 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_XORG_15735 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYSELF_15733 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYMUXFAST_15732 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYAND_15731 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_FASTCARRY_15730 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYMUXG2_15729 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYMUXF2_15728 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CY0G_15727 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYSELG_15719 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_XORF_15777 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_CYINIT_15776 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_CY0F_15775 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_CYSELF_15769 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_XORG_15766 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_XORF_15813 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYINIT_15812 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CY0F_15811 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYSELF_15803 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_BXINV_15801 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_XORG_15799 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYMUXG_15798 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CY0G_15796 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYSELG_15788 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_XORF_15852 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYINIT_15851 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CY0F_15850 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_XORG_15840 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYSELF_15838 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST_15837 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYAND_15836 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_FASTCARRY_15835 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYMUXG2_15834 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYMUXF2_15833 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CY0G_15832 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYSELG_15824 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_XORF_15891 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYINIT_15890 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CY0F_15889 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_XORG_15879 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYSELF_15877 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST_15876 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYAND_15875 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_FASTCARRY_15874 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYMUXG2_15873 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYMUXF2_15872 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CY0G_15871 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYSELG_15863 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_XORF_15922 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_CYINIT_15921 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_CY0F_15920 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_CYSELF_15912 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_XORG_15909 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_XORF_15958 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYINIT_15957 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CY0F_15956 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYSELF_15948 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_BXINV_15946 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_XORG_15944 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYMUXG_15943 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CY0G_15941 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYSELG_15933 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_XORF_15997 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYINIT_15996 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CY0F_15995 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_XORG_15985 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYSELF_15983 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST_15982 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYAND_15981 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_FASTCARRY_15980 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYMUXG2_15979 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYMUXF2_15978 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CY0G_15977 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYSELG_15969 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_XORF_16036 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYINIT_16035 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CY0F_16034 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_XORG_16024 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYSELF_16022 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST_16021 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYAND_16020 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_FASTCARRY_16019 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYMUXG2_16018 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYMUXF2_16017 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CY0G_16016 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYSELG_16008 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_XORF_16075 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYINIT_16074 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CY0F_16073 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_XORG_16063 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYSELF_16061 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST_16060 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYAND_16059 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_FASTCARRY_16058 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYMUXG2_16057 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYMUXF2_16056 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO_16055 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYSELG_16046 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_G : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_13_XORF_16090 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_13_CYINIT_16089 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_13_rt_16087 : STD_LOGIC; 
  signal b_rskyev_0_FFY_RST : STD_LOGIC; 
  signal b_rskyev_0_FFX_RST : STD_LOGIC; 
  signal b_rskyev_0_DXMUX_16142 : STD_LOGIC; 
  signal b_rskyev_0_XORF_16140 : STD_LOGIC; 
  signal b_rskyev_0_CYINIT_16139 : STD_LOGIC; 
  signal b_rskyev_0_CY0F_16138 : STD_LOGIC; 
  signal b_rskyev_0_CYSELF_16130 : STD_LOGIC; 
  signal b_rskyev_0_BXINV_16128 : STD_LOGIC; 
  signal b_rskyev_0_DYMUX_16120 : STD_LOGIC; 
  signal b_rskyev_0_XORG_16118 : STD_LOGIC; 
  signal b_rskyev_0_CYMUXG_16117 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_0_Q : STD_LOGIC; 
  signal b_rskyev_0_CY0G_16115 : STD_LOGIC; 
  signal b_rskyev_0_CYSELG_16107 : STD_LOGIC; 
  signal b_rskyev_0_SRINV_16105 : STD_LOGIC; 
  signal b_rskyev_0_CLKINV_16104 : STD_LOGIC; 
  signal b_rskyev_0_CEINV_16103 : STD_LOGIC; 
  signal b_rskyev_2_DXMUX_16202 : STD_LOGIC; 
  signal b_rskyev_2_XORF_16200 : STD_LOGIC; 
  signal b_rskyev_2_CYINIT_16199 : STD_LOGIC; 
  signal b_rskyev_2_CY0F_16198 : STD_LOGIC; 
  signal b_rskyev_2_DYMUX_16183 : STD_LOGIC; 
  signal b_rskyev_2_XORG_16181 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_2_Q : STD_LOGIC; 
  signal b_rskyev_2_CYSELF_16179 : STD_LOGIC; 
  signal b_rskyev_2_CYMUXFAST_16178 : STD_LOGIC; 
  signal b_rskyev_2_CYAND_16177 : STD_LOGIC; 
  signal b_rskyev_2_FASTCARRY_16176 : STD_LOGIC; 
  signal b_rskyev_2_CYMUXG2_16175 : STD_LOGIC; 
  signal b_rskyev_2_CYMUXF2_16174 : STD_LOGIC; 
  signal b_rskyev_2_CY0G_16173 : STD_LOGIC; 
  signal b_rskyev_2_CYSELG_16165 : STD_LOGIC; 
  signal b_rskyev_2_SRINV_16163 : STD_LOGIC; 
  signal b_rskyev_2_CLKINV_16162 : STD_LOGIC; 
  signal b_rskyev_2_CEINV_16161 : STD_LOGIC; 
  signal b_rskyev_4_DXMUX_16262 : STD_LOGIC; 
  signal b_rskyev_4_XORF_16260 : STD_LOGIC; 
  signal b_rskyev_4_CYINIT_16259 : STD_LOGIC; 
  signal b_rskyev_4_CY0F_16258 : STD_LOGIC; 
  signal b_rskyev_4_DYMUX_16242 : STD_LOGIC; 
  signal b_rskyev_4_XORG_16240 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_4_Q : STD_LOGIC; 
  signal b_rskyev_4_CYSELF_16238 : STD_LOGIC; 
  signal b_rskyev_4_CYMUXFAST_16237 : STD_LOGIC; 
  signal b_rskyev_4_CYAND_16236 : STD_LOGIC; 
  signal b_rskyev_4_FASTCARRY_16235 : STD_LOGIC; 
  signal b_rskyev_4_CYMUXG2_16234 : STD_LOGIC; 
  signal b_rskyev_4_CYMUXF2_16233 : STD_LOGIC; 
  signal b_rskyev_4_CY0G_16232 : STD_LOGIC; 
  signal b_rskyev_4_CYSELG_16224 : STD_LOGIC; 
  signal b_rskyev_4_SRINV_16222 : STD_LOGIC; 
  signal b_rskyev_4_CLKINV_16221 : STD_LOGIC; 
  signal b_rskyev_4_CEINV_16220 : STD_LOGIC; 
  signal b_rskyev_6_DXMUX_16322 : STD_LOGIC; 
  signal b_rskyev_6_XORF_16320 : STD_LOGIC; 
  signal b_rskyev_6_CYINIT_16319 : STD_LOGIC; 
  signal b_rskyev_6_CY0F_16318 : STD_LOGIC; 
  signal b_rskyev_6_DYMUX_16303 : STD_LOGIC; 
  signal b_rskyev_6_XORG_16301 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_6_Q : STD_LOGIC; 
  signal b_rskyev_6_CYSELF_16299 : STD_LOGIC; 
  signal b_rskyev_6_CYMUXFAST_16298 : STD_LOGIC; 
  signal b_rskyev_6_CYAND_16297 : STD_LOGIC; 
  signal b_rskyev_6_FASTCARRY_16296 : STD_LOGIC; 
  signal b_rskyev_6_CYMUXG2_16295 : STD_LOGIC; 
  signal b_rskyev_6_CYMUXF2_16294 : STD_LOGIC; 
  signal b_rskyev_6_CY0G_16293 : STD_LOGIC; 
  signal b_rskyev_6_CYSELG_16285 : STD_LOGIC; 
  signal b_rskyev_6_SRINV_16283 : STD_LOGIC; 
  signal b_rskyev_6_CLKINV_16282 : STD_LOGIC; 
  signal b_rskyev_6_CEINV_16281 : STD_LOGIC; 
  signal b_rskyev_8_DXMUX_16375 : STD_LOGIC; 
  signal b_rskyev_8_XORF_16373 : STD_LOGIC; 
  signal b_rskyev_8_CYINIT_16372 : STD_LOGIC; 
  signal b_rskyev_8_CY0F_16371 : STD_LOGIC; 
  signal b_rskyev_8_CYSELF_16363 : STD_LOGIC; 
  signal b_rskyev_8_DYMUX_16354 : STD_LOGIC; 
  signal b_rskyev_8_XORG_16352 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_lut_9_1_16349 : STD_LOGIC; 
  signal b_rskyev_8_SRINV_16342 : STD_LOGIC; 
  signal b_rskyev_8_CLKINV_16341 : STD_LOGIC; 
  signal b_rskyev_8_CEINV_16340 : STD_LOGIC; 
  signal U2_Result_0_1_XORF_16417 : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ONE_16416 : STD_LOGIC; 
  signal U2_Result_0_1_CYINIT_16415 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELF_16406 : STD_LOGIC; 
  signal U2_Result_0_1_BXINV_16404 : STD_LOGIC; 
  signal U2_Result_0_1_XORG_16402 : STD_LOGIC; 
  signal U2_Result_0_1_CYMUXG_16401 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ZERO_16399 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELG_16390 : STD_LOGIC; 
  signal U2_Result_0_1_G : STD_LOGIC; 
  signal U2_Result_2_1_XORF_16455 : STD_LOGIC; 
  signal U2_Result_2_1_CYINIT_16454 : STD_LOGIC; 
  signal U2_Result_2_1_F : STD_LOGIC; 
  signal U2_Result_2_1_XORG_16443 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_1_CYSELF_16441 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXFAST_16440 : STD_LOGIC; 
  signal U2_Result_2_1_CYAND_16439 : STD_LOGIC; 
  signal U2_Result_2_1_FASTCARRY_16438 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXG2_16437 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXF2_16436 : STD_LOGIC; 
  signal U2_Result_2_1_LOGIC_ZERO_16435 : STD_LOGIC; 
  signal U2_Result_2_1_CYSELG_16426 : STD_LOGIC; 
  signal U2_Result_2_1_G : STD_LOGIC; 
  signal U2_Result_4_1_XORF_16493 : STD_LOGIC; 
  signal U2_Result_4_1_CYINIT_16492 : STD_LOGIC; 
  signal U2_Result_4_1_F : STD_LOGIC; 
  signal U2_Result_4_1_XORG_16481 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_1_CYSELF_16479 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXFAST_16478 : STD_LOGIC; 
  signal U2_Result_4_1_CYAND_16477 : STD_LOGIC; 
  signal U2_Result_4_1_FASTCARRY_16476 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXG2_16475 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXF2_16474 : STD_LOGIC; 
  signal U2_Result_4_1_LOGIC_ZERO_16473 : STD_LOGIC; 
  signal U2_Result_4_1_CYSELG_16464 : STD_LOGIC; 
  signal U2_Result_4_1_G : STD_LOGIC; 
  signal U2_Result_6_1_XORF_16531 : STD_LOGIC; 
  signal U2_Result_6_1_CYINIT_16530 : STD_LOGIC; 
  signal U2_Result_6_1_F : STD_LOGIC; 
  signal U2_Result_6_1_XORG_16519 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_1_CYSELF_16517 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXFAST_16516 : STD_LOGIC; 
  signal U2_Result_6_1_CYAND_16515 : STD_LOGIC; 
  signal U2_Result_6_1_FASTCARRY_16514 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXG2_16513 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXF2_16512 : STD_LOGIC; 
  signal U2_Result_6_1_LOGIC_ZERO_16511 : STD_LOGIC; 
  signal U2_Result_6_1_CYSELG_16502 : STD_LOGIC; 
  signal U2_Result_6_1_G : STD_LOGIC; 
  signal U2_Result_8_1_XORF_16562 : STD_LOGIC; 
  signal U2_Result_8_1_LOGIC_ZERO_16561 : STD_LOGIC; 
  signal U2_Result_8_1_CYINIT_16560 : STD_LOGIC; 
  signal U2_Result_8_1_CYSELF_16551 : STD_LOGIC; 
  signal U2_Result_8_1_F : STD_LOGIC; 
  signal U2_Result_8_1_XORG_16548 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_8_Q : STD_LOGIC; 
  signal U2_HCS_9_rt_16545 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_XORF_16598 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYINIT_16597 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CY0F_16596 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYSELF_16588 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_BXINV_16586 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_XORG_16584 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYMUXG_16583 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CY0G_16581 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYSELG_16573 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_XORF_16637 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYINIT_16636 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CY0F_16635 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_XORG_16625 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYSELF_16623 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST_16622 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYAND_16621 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_FASTCARRY_16620 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYMUXG2_16619 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYMUXF2_16618 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CY0G_16617 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYSELG_16609 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_XORF_16676 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYINIT_16675 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CY0F_16674 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_XORG_16664 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYSELF_16662 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST_16661 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYAND_16660 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_FASTCARRY_16659 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYMUXG2_16658 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYMUXF2_16657 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CY0G_16656 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYSELG_16648 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_XORF_16715 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYINIT_16714 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CY0F_16713 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_XORG_16703 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYSELF_16701 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST_16700 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYAND_16699 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_FASTCARRY_16698 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYMUXG2_16697 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYMUXF2_16696 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO_16695 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYSELG_16686 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_G : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_13_XORF_16730 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_13_CYINIT_16729 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_13_rt_16727 : STD_LOGIC; 
  signal U1_q_01_DXMUX_16779 : STD_LOGIC; 
  signal U1_q_01_XORF_16777 : STD_LOGIC; 
  signal U1_q_01_LOGIC_ONE_16776 : STD_LOGIC; 
  signal U1_q_01_CYINIT_16775 : STD_LOGIC; 
  signal U1_q_01_CYSELF_16766 : STD_LOGIC; 
  signal U1_q_01_BXINV_16764 : STD_LOGIC; 
  signal U1_q_01_DYMUX_16757 : STD_LOGIC; 
  signal U1_q_01_XORG_16755 : STD_LOGIC; 
  signal U1_q_01_CYMUXG_16754 : STD_LOGIC; 
  signal U1_Mcount_q_cy_0_Q : STD_LOGIC; 
  signal U1_q_01_LOGIC_ZERO_16752 : STD_LOGIC; 
  signal U1_q_01_CYSELG_16743 : STD_LOGIC; 
  signal U1_q_01_G : STD_LOGIC; 
  signal U1_q_01_SRINV_16741 : STD_LOGIC; 
  signal U1_q_01_CLKINV_16740 : STD_LOGIC; 
  signal U1_q_2_DXMUX_16835 : STD_LOGIC; 
  signal U1_q_2_XORF_16833 : STD_LOGIC; 
  signal U1_q_2_CYINIT_16832 : STD_LOGIC; 
  signal U1_q_2_F : STD_LOGIC; 
  signal U1_q_2_DYMUX_16816 : STD_LOGIC; 
  signal U1_q_2_XORG_16814 : STD_LOGIC; 
  signal U1_Mcount_q_cy_2_Q : STD_LOGIC; 
  signal U1_q_2_CYSELF_16812 : STD_LOGIC; 
  signal U1_q_2_CYMUXFAST_16811 : STD_LOGIC; 
  signal U1_q_2_CYAND_16810 : STD_LOGIC; 
  signal U1_q_2_FASTCARRY_16809 : STD_LOGIC; 
  signal U1_q_2_CYMUXG2_16808 : STD_LOGIC; 
  signal U1_q_2_CYMUXF2_16807 : STD_LOGIC; 
  signal U1_q_2_LOGIC_ZERO_16806 : STD_LOGIC; 
  signal U1_q_2_CYSELG_16797 : STD_LOGIC; 
  signal U1_q_2_G : STD_LOGIC; 
  signal U1_q_2_SRINV_16795 : STD_LOGIC; 
  signal U1_q_2_CLKINV_16794 : STD_LOGIC; 
  signal U1_q_4_DXMUX_16891 : STD_LOGIC; 
  signal U1_q_4_XORF_16889 : STD_LOGIC; 
  signal U1_q_4_CYINIT_16888 : STD_LOGIC; 
  signal U1_q_4_F : STD_LOGIC; 
  signal U1_q_4_DYMUX_16872 : STD_LOGIC; 
  signal U1_q_4_XORG_16870 : STD_LOGIC; 
  signal U1_Mcount_q_cy_4_Q : STD_LOGIC; 
  signal U1_q_4_CYSELF_16868 : STD_LOGIC; 
  signal U1_q_4_CYMUXFAST_16867 : STD_LOGIC; 
  signal U1_q_4_CYAND_16866 : STD_LOGIC; 
  signal U1_q_4_FASTCARRY_16865 : STD_LOGIC; 
  signal U1_q_4_CYMUXG2_16864 : STD_LOGIC; 
  signal U1_q_4_CYMUXF2_16863 : STD_LOGIC; 
  signal U1_q_4_LOGIC_ZERO_16862 : STD_LOGIC; 
  signal U1_q_4_CYSELG_16853 : STD_LOGIC; 
  signal U1_q_4_G : STD_LOGIC; 
  signal U1_q_4_SRINV_16851 : STD_LOGIC; 
  signal U1_q_4_CLKINV_16850 : STD_LOGIC; 
  signal U1_q_6_DXMUX_16947 : STD_LOGIC; 
  signal U1_q_6_XORF_16945 : STD_LOGIC; 
  signal U1_q_6_CYINIT_16944 : STD_LOGIC; 
  signal U1_q_6_F : STD_LOGIC; 
  signal U1_q_6_DYMUX_16928 : STD_LOGIC; 
  signal U1_q_6_XORG_16926 : STD_LOGIC; 
  signal U1_Mcount_q_cy_6_Q : STD_LOGIC; 
  signal U1_q_6_CYSELF_16924 : STD_LOGIC; 
  signal U1_q_6_CYMUXFAST_16923 : STD_LOGIC; 
  signal U1_q_6_CYAND_16922 : STD_LOGIC; 
  signal U1_q_6_FASTCARRY_16921 : STD_LOGIC; 
  signal U1_q_6_CYMUXG2_16920 : STD_LOGIC; 
  signal U1_q_6_CYMUXF2_16919 : STD_LOGIC; 
  signal U1_q_6_LOGIC_ZERO_16918 : STD_LOGIC; 
  signal U1_q_6_CYSELG_16909 : STD_LOGIC; 
  signal U1_q_6_G : STD_LOGIC; 
  signal U1_q_6_SRINV_16907 : STD_LOGIC; 
  signal U1_q_6_CLKINV_16906 : STD_LOGIC; 
  signal U1_q_8_DXMUX_17003 : STD_LOGIC; 
  signal U1_q_8_XORF_17001 : STD_LOGIC; 
  signal U1_q_8_CYINIT_17000 : STD_LOGIC; 
  signal U1_q_8_F : STD_LOGIC; 
  signal U1_q_8_DYMUX_16984 : STD_LOGIC; 
  signal U1_q_8_XORG_16982 : STD_LOGIC; 
  signal U1_Mcount_q_cy_8_Q : STD_LOGIC; 
  signal U1_q_8_CYSELF_16980 : STD_LOGIC; 
  signal U1_q_8_CYMUXFAST_16979 : STD_LOGIC; 
  signal U1_q_8_CYAND_16978 : STD_LOGIC; 
  signal U1_q_8_FASTCARRY_16977 : STD_LOGIC; 
  signal U1_q_8_CYMUXG2_16976 : STD_LOGIC; 
  signal U1_q_8_CYMUXF2_16975 : STD_LOGIC; 
  signal U1_q_8_LOGIC_ZERO_16974 : STD_LOGIC; 
  signal U1_q_8_CYSELG_16965 : STD_LOGIC; 
  signal U1_q_8_G : STD_LOGIC; 
  signal U1_q_8_SRINV_16963 : STD_LOGIC; 
  signal U1_q_8_CLKINV_16962 : STD_LOGIC; 
  signal U1_q_10_DXMUX_17059 : STD_LOGIC; 
  signal U1_q_10_XORF_17057 : STD_LOGIC; 
  signal U1_q_10_CYINIT_17056 : STD_LOGIC; 
  signal U1_q_10_F : STD_LOGIC; 
  signal U1_q_10_DYMUX_17040 : STD_LOGIC; 
  signal U1_q_10_XORG_17038 : STD_LOGIC; 
  signal U1_Mcount_q_cy_10_Q : STD_LOGIC; 
  signal U1_q_10_CYSELF_17036 : STD_LOGIC; 
  signal U1_q_10_CYMUXFAST_17035 : STD_LOGIC; 
  signal U1_q_10_CYAND_17034 : STD_LOGIC; 
  signal U1_q_10_FASTCARRY_17033 : STD_LOGIC; 
  signal U1_q_10_CYMUXG2_17032 : STD_LOGIC; 
  signal U1_q_10_CYMUXF2_17031 : STD_LOGIC; 
  signal U1_q_10_LOGIC_ZERO_17030 : STD_LOGIC; 
  signal U1_q_10_CYSELG_17021 : STD_LOGIC; 
  signal U1_q_10_G : STD_LOGIC; 
  signal U1_q_10_SRINV_17019 : STD_LOGIC; 
  signal U1_q_10_CLKINV_17018 : STD_LOGIC; 
  signal U1_q_12_DXMUX_17115 : STD_LOGIC; 
  signal U1_q_12_XORF_17113 : STD_LOGIC; 
  signal U1_q_12_CYINIT_17112 : STD_LOGIC; 
  signal U1_q_12_F : STD_LOGIC; 
  signal U1_q_12_DYMUX_17096 : STD_LOGIC; 
  signal U1_q_12_XORG_17094 : STD_LOGIC; 
  signal U1_Mcount_q_cy_12_Q : STD_LOGIC; 
  signal U1_q_12_CYSELF_17092 : STD_LOGIC; 
  signal U1_q_12_CYMUXFAST_17091 : STD_LOGIC; 
  signal U1_q_12_CYAND_17090 : STD_LOGIC; 
  signal U1_q_12_FASTCARRY_17089 : STD_LOGIC; 
  signal U1_q_12_CYMUXG2_17088 : STD_LOGIC; 
  signal U1_q_12_CYMUXF2_17087 : STD_LOGIC; 
  signal U1_q_12_LOGIC_ZERO_17086 : STD_LOGIC; 
  signal U1_q_12_CYSELG_17077 : STD_LOGIC; 
  signal U1_q_12_G : STD_LOGIC; 
  signal U1_q_12_SRINV_17075 : STD_LOGIC; 
  signal U1_q_12_CLKINV_17074 : STD_LOGIC; 
  signal U1_q_14_DXMUX_17171 : STD_LOGIC; 
  signal U1_q_14_XORF_17169 : STD_LOGIC; 
  signal U1_q_14_CYINIT_17168 : STD_LOGIC; 
  signal U1_q_14_F : STD_LOGIC; 
  signal U1_q_14_DYMUX_17152 : STD_LOGIC; 
  signal U1_q_14_XORG_17150 : STD_LOGIC; 
  signal U1_Mcount_q_cy_14_Q : STD_LOGIC; 
  signal U1_q_14_CYSELF_17148 : STD_LOGIC; 
  signal U1_q_14_CYMUXFAST_17147 : STD_LOGIC; 
  signal U1_q_14_CYAND_17146 : STD_LOGIC; 
  signal U1_q_14_FASTCARRY_17145 : STD_LOGIC; 
  signal U1_q_14_CYMUXG2_17144 : STD_LOGIC; 
  signal U1_q_14_CYMUXF2_17143 : STD_LOGIC; 
  signal U1_q_14_LOGIC_ZERO_17142 : STD_LOGIC; 
  signal U1_q_14_CYSELG_17133 : STD_LOGIC; 
  signal U1_q_14_G : STD_LOGIC; 
  signal U1_q_14_SRINV_17131 : STD_LOGIC; 
  signal U1_q_14_CLKINV_17130 : STD_LOGIC; 
  signal U1_q_16_DXMUX_17220 : STD_LOGIC; 
  signal U1_q_16_XORF_17218 : STD_LOGIC; 
  signal U1_q_16_LOGIC_ZERO_17217 : STD_LOGIC; 
  signal U1_q_16_CYINIT_17216 : STD_LOGIC; 
  signal U1_q_16_CYSELF_17207 : STD_LOGIC; 
  signal U1_q_16_F : STD_LOGIC; 
  signal U1_q_16_DYMUX_17199 : STD_LOGIC; 
  signal U1_q_16_XORG_17197 : STD_LOGIC; 
  signal U1_Mcount_q_cy_16_Q : STD_LOGIC; 
  signal U1_q_171_rt_17194 : STD_LOGIC; 
  signal U1_q_16_SRINV_17186 : STD_LOGIC; 
  signal U1_q_16_CLKINV_17185 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYINIT_17256 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CY0F_17255 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYSELF_17247 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_BXINV_17245 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYMUXG_17244 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CY0G_17242 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYSELG_17234 : STD_LOGIC; 
  signal b_add0004_add0000_2_XORF_17294 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYINIT_17293 : STD_LOGIC; 
  signal b_add0004_add0000_2_CY0F_17292 : STD_LOGIC; 
  signal b_add0004_add0000_2_XORG_17282 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0004_add0000_2_CYSELF_17280 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYMUXFAST_17279 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYAND_17278 : STD_LOGIC; 
  signal b_add0004_add0000_2_FASTCARRY_17277 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYMUXG2_17276 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYMUXF2_17275 : STD_LOGIC; 
  signal b_add0004_add0000_2_CY0G_17274 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYSELG_17266 : STD_LOGIC; 
  signal b_add0004_add0000_4_XORF_17333 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYINIT_17332 : STD_LOGIC; 
  signal b_add0004_add0000_4_CY0F_17331 : STD_LOGIC; 
  signal b_add0004_add0000_4_XORG_17321 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0004_add0000_4_CYSELF_17319 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYMUXFAST_17318 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYAND_17317 : STD_LOGIC; 
  signal b_add0004_add0000_4_FASTCARRY_17316 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYMUXG2_17315 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYMUXF2_17314 : STD_LOGIC; 
  signal b_add0004_add0000_4_CY0G_17313 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYSELG_17305 : STD_LOGIC; 
  signal b_add0004_add0000_6_XORF_17372 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYINIT_17371 : STD_LOGIC; 
  signal b_add0004_add0000_6_CY0F_17370 : STD_LOGIC; 
  signal b_add0004_add0000_6_XORG_17360 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0004_add0000_6_CYSELF_17358 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYMUXFAST_17357 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYAND_17356 : STD_LOGIC; 
  signal b_add0004_add0000_6_FASTCARRY_17355 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYMUXG2_17354 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYMUXF2_17353 : STD_LOGIC; 
  signal b_add0004_add0000_6_CY0G_17352 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYSELG_17344 : STD_LOGIC; 
  signal b_add0004_add0000_8_XORF_17403 : STD_LOGIC; 
  signal b_add0004_add0000_8_CYINIT_17402 : STD_LOGIC; 
  signal b_add0004_add0000_8_CY0F_17401 : STD_LOGIC; 
  signal b_add0004_add0000_8_CYSELF_17393 : STD_LOGIC; 
  signal b_add0004_add0000_8_XORG_17390 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_8_Q : STD_LOGIC; 
  signal b_rreyv_0_DXMUX_17455 : STD_LOGIC; 
  signal b_rreyv_0_XORF_17453 : STD_LOGIC; 
  signal b_rreyv_0_CYINIT_17452 : STD_LOGIC; 
  signal b_rreyv_0_CY0F_17451 : STD_LOGIC; 
  signal b_rreyv_0_CYSELF_17443 : STD_LOGIC; 
  signal b_rreyv_0_BXINV_17441 : STD_LOGIC; 
  signal b_rreyv_0_DYMUX_17433 : STD_LOGIC; 
  signal b_rreyv_0_XORG_17431 : STD_LOGIC; 
  signal b_rreyv_0_CYMUXG_17430 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_0_Q : STD_LOGIC; 
  signal b_rreyv_0_CY0G_17428 : STD_LOGIC; 
  signal b_rreyv_0_CYSELG_17420 : STD_LOGIC; 
  signal b_rreyv_0_SRINV_17418 : STD_LOGIC; 
  signal b_rreyv_0_CLKINV_17417 : STD_LOGIC; 
  signal b_rreyv_0_CEINV_17416 : STD_LOGIC; 
  signal b_rreyv_2_DXMUX_17515 : STD_LOGIC; 
  signal b_rreyv_2_XORF_17513 : STD_LOGIC; 
  signal b_rreyv_2_CYINIT_17512 : STD_LOGIC; 
  signal b_rreyv_2_CY0F_17511 : STD_LOGIC; 
  signal b_rreyv_2_DYMUX_17496 : STD_LOGIC; 
  signal b_rreyv_2_XORG_17494 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_2_Q : STD_LOGIC; 
  signal b_rreyv_2_CYSELF_17492 : STD_LOGIC; 
  signal b_rreyv_2_CYMUXFAST_17491 : STD_LOGIC; 
  signal b_rreyv_2_CYAND_17490 : STD_LOGIC; 
  signal b_rreyv_2_FASTCARRY_17489 : STD_LOGIC; 
  signal b_rreyv_2_CYMUXG2_17488 : STD_LOGIC; 
  signal b_rreyv_2_CYMUXF2_17487 : STD_LOGIC; 
  signal b_rreyv_2_CY0G_17486 : STD_LOGIC; 
  signal b_rreyv_2_CYSELG_17478 : STD_LOGIC; 
  signal b_rreyv_2_SRINV_17476 : STD_LOGIC; 
  signal b_rreyv_2_CLKINV_17475 : STD_LOGIC; 
  signal b_rreyv_2_CEINV_17474 : STD_LOGIC; 
  signal b_rreyv_4_DXMUX_17575 : STD_LOGIC; 
  signal b_rreyv_4_XORF_17573 : STD_LOGIC; 
  signal b_rreyv_4_CYINIT_17572 : STD_LOGIC; 
  signal b_rreyv_4_CY0F_17571 : STD_LOGIC; 
  signal b_rreyv_4_DYMUX_17555 : STD_LOGIC; 
  signal b_rreyv_4_XORG_17553 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_4_Q : STD_LOGIC; 
  signal b_rreyv_4_CYSELF_17551 : STD_LOGIC; 
  signal b_rreyv_4_CYMUXFAST_17550 : STD_LOGIC; 
  signal b_rreyv_4_CYAND_17549 : STD_LOGIC; 
  signal b_rreyv_4_FASTCARRY_17548 : STD_LOGIC; 
  signal b_rreyv_4_CYMUXG2_17547 : STD_LOGIC; 
  signal b_rreyv_4_CYMUXF2_17546 : STD_LOGIC; 
  signal b_rreyv_4_CY0G_17545 : STD_LOGIC; 
  signal b_rreyv_4_CYSELG_17537 : STD_LOGIC; 
  signal b_rreyv_4_SRINV_17535 : STD_LOGIC; 
  signal b_rreyv_4_CLKINV_17534 : STD_LOGIC; 
  signal b_rreyv_4_CEINV_17533 : STD_LOGIC; 
  signal b_rreyv_6_DXMUX_17635 : STD_LOGIC; 
  signal b_rreyv_6_XORF_17633 : STD_LOGIC; 
  signal b_rreyv_6_CYINIT_17632 : STD_LOGIC; 
  signal b_rreyv_6_CY0F_17631 : STD_LOGIC; 
  signal b_rreyv_6_DYMUX_17616 : STD_LOGIC; 
  signal b_rreyv_6_XORG_17614 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_6_Q : STD_LOGIC; 
  signal b_rreyv_6_CYSELF_17612 : STD_LOGIC; 
  signal b_rreyv_6_CYMUXFAST_17611 : STD_LOGIC; 
  signal b_rreyv_6_CYAND_17610 : STD_LOGIC; 
  signal b_rreyv_6_FASTCARRY_17609 : STD_LOGIC; 
  signal b_rreyv_6_CYMUXG2_17608 : STD_LOGIC; 
  signal b_rreyv_6_CYMUXF2_17607 : STD_LOGIC; 
  signal b_rreyv_6_CY0G_17606 : STD_LOGIC; 
  signal b_rreyv_6_CYSELG_17598 : STD_LOGIC; 
  signal b_rreyv_6_SRINV_17596 : STD_LOGIC; 
  signal b_rreyv_6_CLKINV_17595 : STD_LOGIC; 
  signal b_rreyv_6_CEINV_17594 : STD_LOGIC; 
  signal b_rreyv_8_DXMUX_17688 : STD_LOGIC; 
  signal b_rreyv_8_XORF_17686 : STD_LOGIC; 
  signal b_rreyv_8_CYINIT_17685 : STD_LOGIC; 
  signal b_rreyv_8_CY0F_17684 : STD_LOGIC; 
  signal b_rreyv_8_CYSELF_17676 : STD_LOGIC; 
  signal b_rreyv_8_DYMUX_17667 : STD_LOGIC; 
  signal b_rreyv_8_XORG_17665 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_lut_9_1_17662 : STD_LOGIC; 
  signal b_rreyv_8_SRINV_17655 : STD_LOGIC; 
  signal b_rreyv_8_CLKINV_17654 : STD_LOGIC; 
  signal b_rreyv_8_CEINV_17653 : STD_LOGIC; 
  signal romSkye_addr14_2_XORF_17730 : STD_LOGIC; 
  signal romSkye_addr14_2_CYINIT_17729 : STD_LOGIC; 
  signal romSkye_addr14_2_CY0F_17728 : STD_LOGIC; 
  signal romSkye_addr14_2_CYSELF_17720 : STD_LOGIC; 
  signal romSkye_addr14_2_BXINV_17718 : STD_LOGIC; 
  signal romSkye_addr14_2_XORG_17716 : STD_LOGIC; 
  signal romSkye_addr14_2_CYMUXG_17715 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q : STD_LOGIC; 
  signal romSkye_addr14_2_CY0G_17713 : STD_LOGIC; 
  signal romSkye_addr14_2_CYSELG_17705 : STD_LOGIC; 
  signal romSkye_addr14_4_XORF_17769 : STD_LOGIC; 
  signal romSkye_addr14_4_CYINIT_17768 : STD_LOGIC; 
  signal romSkye_addr14_4_CY0F_17767 : STD_LOGIC; 
  signal romSkye_addr14_4_XORG_17757 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_4_Q : STD_LOGIC; 
  signal romSkye_addr14_4_CYSELF_17755 : STD_LOGIC; 
  signal romSkye_addr14_4_CYMUXFAST_17754 : STD_LOGIC; 
  signal romSkye_addr14_4_CYAND_17753 : STD_LOGIC; 
  signal romSkye_addr14_4_FASTCARRY_17752 : STD_LOGIC; 
  signal romSkye_addr14_4_CYMUXG2_17751 : STD_LOGIC; 
  signal romSkye_addr14_4_CYMUXF2_17750 : STD_LOGIC; 
  signal romSkye_addr14_4_CY0G_17749 : STD_LOGIC; 
  signal romSkye_addr14_4_CYSELG_17741 : STD_LOGIC; 
  signal romSkye_addr14_6_XORF_17808 : STD_LOGIC; 
  signal romSkye_addr14_6_CYINIT_17807 : STD_LOGIC; 
  signal romSkye_addr14_6_CY0F_17806 : STD_LOGIC; 
  signal romSkye_addr14_6_XORG_17796 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_6_Q : STD_LOGIC; 
  signal romSkye_addr14_6_CYSELF_17794 : STD_LOGIC; 
  signal romSkye_addr14_6_CYMUXFAST_17793 : STD_LOGIC; 
  signal romSkye_addr14_6_CYAND_17792 : STD_LOGIC; 
  signal romSkye_addr14_6_FASTCARRY_17791 : STD_LOGIC; 
  signal romSkye_addr14_6_CYMUXG2_17790 : STD_LOGIC; 
  signal romSkye_addr14_6_CYMUXF2_17789 : STD_LOGIC; 
  signal romSkye_addr14_6_CY0G_17788 : STD_LOGIC; 
  signal romSkye_addr14_6_CYSELG_17780 : STD_LOGIC; 
  signal romSkye_addr14_8_XORF_17847 : STD_LOGIC; 
  signal romSkye_addr14_8_CYINIT_17846 : STD_LOGIC; 
  signal romSkye_addr14_8_CY0F_17845 : STD_LOGIC; 
  signal romSkye_addr14_8_XORG_17835 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_8_Q : STD_LOGIC; 
  signal romSkye_addr14_8_CYSELF_17833 : STD_LOGIC; 
  signal romSkye_addr14_8_CYMUXFAST_17832 : STD_LOGIC; 
  signal romSkye_addr14_8_CYAND_17831 : STD_LOGIC; 
  signal romSkye_addr14_8_FASTCARRY_17830 : STD_LOGIC; 
  signal romSkye_addr14_8_CYMUXG2_17829 : STD_LOGIC; 
  signal romSkye_addr14_8_CYMUXF2_17828 : STD_LOGIC; 
  signal romSkye_addr14_8_CY0G_17827 : STD_LOGIC; 
  signal romSkye_addr14_8_CYSELG_17819 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_17892 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_17891 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_17878 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_17877 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_17876 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_10_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_17874 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_17873 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_17872 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_17871 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_17870 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_17869 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_17868 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_17859 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_17857 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_17933 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_17932 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_17931 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_17930 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_17929 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_17920 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_17915 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_17914 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_17913 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_12_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_13_rt_17910 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_17902 : STD_LOGIC; 
  signal romMona_addr14_2_XORF_17971 : STD_LOGIC; 
  signal romMona_addr14_2_CYINIT_17970 : STD_LOGIC; 
  signal romMona_addr14_2_CY0F_17969 : STD_LOGIC; 
  signal romMona_addr14_2_CYSELF_17961 : STD_LOGIC; 
  signal romMona_addr14_2_BXINV_17959 : STD_LOGIC; 
  signal romMona_addr14_2_XORG_17957 : STD_LOGIC; 
  signal romMona_addr14_2_CYMUXG_17956 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q : STD_LOGIC; 
  signal romMona_addr14_2_CY0G_17954 : STD_LOGIC; 
  signal romMona_addr14_2_CYSELG_17946 : STD_LOGIC; 
  signal romMona_addr14_4_XORF_18010 : STD_LOGIC; 
  signal romMona_addr14_4_CYINIT_18009 : STD_LOGIC; 
  signal romMona_addr14_4_CY0F_18008 : STD_LOGIC; 
  signal romMona_addr14_4_XORG_17998 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_4_Q : STD_LOGIC; 
  signal romMona_addr14_4_CYSELF_17996 : STD_LOGIC; 
  signal romMona_addr14_4_CYMUXFAST_17995 : STD_LOGIC; 
  signal romMona_addr14_4_CYAND_17994 : STD_LOGIC; 
  signal romMona_addr14_4_FASTCARRY_17993 : STD_LOGIC; 
  signal romMona_addr14_4_CYMUXG2_17992 : STD_LOGIC; 
  signal romMona_addr14_4_CYMUXF2_17991 : STD_LOGIC; 
  signal romMona_addr14_4_CY0G_17990 : STD_LOGIC; 
  signal romMona_addr14_4_CYSELG_17982 : STD_LOGIC; 
  signal romMona_addr14_6_XORF_18049 : STD_LOGIC; 
  signal romMona_addr14_6_CYINIT_18048 : STD_LOGIC; 
  signal romMona_addr14_6_CY0F_18047 : STD_LOGIC; 
  signal romMona_addr14_6_XORG_18037 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_6_Q : STD_LOGIC; 
  signal romMona_addr14_6_CYSELF_18035 : STD_LOGIC; 
  signal romMona_addr14_6_CYMUXFAST_18034 : STD_LOGIC; 
  signal romMona_addr14_6_CYAND_18033 : STD_LOGIC; 
  signal romMona_addr14_6_FASTCARRY_18032 : STD_LOGIC; 
  signal romMona_addr14_6_CYMUXG2_18031 : STD_LOGIC; 
  signal romMona_addr14_6_CYMUXF2_18030 : STD_LOGIC; 
  signal romMona_addr14_6_CY0G_18029 : STD_LOGIC; 
  signal romMona_addr14_6_CYSELG_18021 : STD_LOGIC; 
  signal romMona_addr14_8_XORF_18088 : STD_LOGIC; 
  signal romMona_addr14_8_CYINIT_18087 : STD_LOGIC; 
  signal romMona_addr14_8_CY0F_18086 : STD_LOGIC; 
  signal romMona_addr14_8_XORG_18076 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_8_Q : STD_LOGIC; 
  signal romMona_addr14_8_CYSELF_18074 : STD_LOGIC; 
  signal romMona_addr14_8_CYMUXFAST_18073 : STD_LOGIC; 
  signal romMona_addr14_8_CYAND_18072 : STD_LOGIC; 
  signal romMona_addr14_8_FASTCARRY_18071 : STD_LOGIC; 
  signal romMona_addr14_8_CYMUXG2_18070 : STD_LOGIC; 
  signal romMona_addr14_8_CYMUXF2_18069 : STD_LOGIC; 
  signal romMona_addr14_8_CY0G_18068 : STD_LOGIC; 
  signal romMona_addr14_8_CYSELG_18060 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_18133 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18132 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_18119 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18118 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_18117 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_10_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18115 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_18114 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_18113 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_18112 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_18111 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_18110 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18109 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18100 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_18098 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_18174 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18173 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_18172 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_18171 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18170 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_18161 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_18156 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18155 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_18154 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_12_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_13_rt_18151 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18143 : STD_LOGIC; 
  signal b_cmonav_0_DXMUX_18228 : STD_LOGIC; 
  signal b_cmonav_0_XORF_18226 : STD_LOGIC; 
  signal b_cmonav_0_CYINIT_18225 : STD_LOGIC; 
  signal b_cmonav_0_CY0F_18224 : STD_LOGIC; 
  signal b_cmonav_0_CYSELF_18216 : STD_LOGIC; 
  signal b_cmonav_0_BXINV_18214 : STD_LOGIC; 
  signal b_cmonav_0_DYMUX_18206 : STD_LOGIC; 
  signal b_cmonav_0_XORG_18204 : STD_LOGIC; 
  signal b_cmonav_0_CYMUXG_18203 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_0_Q : STD_LOGIC; 
  signal b_cmonav_0_CY0G_18201 : STD_LOGIC; 
  signal b_cmonav_0_CYSELG_18193 : STD_LOGIC; 
  signal b_cmonav_0_SRINV_18191 : STD_LOGIC; 
  signal b_cmonav_0_CLKINV_18190 : STD_LOGIC; 
  signal b_cmonav_0_CEINV_18189 : STD_LOGIC; 
  signal b_cmonav_2_DXMUX_18289 : STD_LOGIC; 
  signal b_cmonav_2_XORF_18287 : STD_LOGIC; 
  signal b_cmonav_2_CYINIT_18286 : STD_LOGIC; 
  signal b_cmonav_2_CY0F_18285 : STD_LOGIC; 
  signal b_cmonav_2_DYMUX_18269 : STD_LOGIC; 
  signal b_cmonav_2_XORG_18267 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_2_Q : STD_LOGIC; 
  signal b_cmonav_2_CYSELF_18265 : STD_LOGIC; 
  signal b_cmonav_2_CYMUXFAST_18264 : STD_LOGIC; 
  signal b_cmonav_2_CYAND_18263 : STD_LOGIC; 
  signal b_cmonav_2_FASTCARRY_18262 : STD_LOGIC; 
  signal b_cmonav_2_CYMUXG2_18261 : STD_LOGIC; 
  signal b_cmonav_2_CYMUXF2_18260 : STD_LOGIC; 
  signal b_cmonav_2_CY0G_18259 : STD_LOGIC; 
  signal b_cmonav_2_CYSELG_18251 : STD_LOGIC; 
  signal b_cmonav_2_SRINV_18249 : STD_LOGIC; 
  signal b_cmonav_2_CLKINV_18248 : STD_LOGIC; 
  signal b_cmonav_2_CEINV_18247 : STD_LOGIC; 
  signal b_cmonav_4_DXMUX_18350 : STD_LOGIC; 
  signal b_cmonav_4_XORF_18348 : STD_LOGIC; 
  signal b_cmonav_4_CYINIT_18347 : STD_LOGIC; 
  signal b_cmonav_4_CY0F_18346 : STD_LOGIC; 
  signal b_cmonav_4_DYMUX_18330 : STD_LOGIC; 
  signal b_cmonav_4_XORG_18328 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_4_Q : STD_LOGIC; 
  signal b_cmonav_4_CYSELF_18326 : STD_LOGIC; 
  signal b_cmonav_4_CYMUXFAST_18325 : STD_LOGIC; 
  signal b_cmonav_4_CYAND_18324 : STD_LOGIC; 
  signal b_cmonav_4_FASTCARRY_18323 : STD_LOGIC; 
  signal b_cmonav_4_CYMUXG2_18322 : STD_LOGIC; 
  signal b_cmonav_4_CYMUXF2_18321 : STD_LOGIC; 
  signal b_cmonav_4_CY0G_18320 : STD_LOGIC; 
  signal b_cmonav_4_CYSELG_18312 : STD_LOGIC; 
  signal b_cmonav_4_SRINV_18310 : STD_LOGIC; 
  signal b_cmonav_4_CLKINV_18309 : STD_LOGIC; 
  signal b_cmonav_4_CEINV_18308 : STD_LOGIC; 
  signal b_cmonav_6_DXMUX_18410 : STD_LOGIC; 
  signal b_cmonav_6_XORF_18408 : STD_LOGIC; 
  signal b_cmonav_6_CYINIT_18407 : STD_LOGIC; 
  signal b_cmonav_6_CY0F_18406 : STD_LOGIC; 
  signal b_cmonav_6_DYMUX_18390 : STD_LOGIC; 
  signal b_cmonav_6_XORG_18388 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_6_Q : STD_LOGIC; 
  signal b_cmonav_6_CYSELF_18386 : STD_LOGIC; 
  signal b_cmonav_6_CYMUXFAST_18385 : STD_LOGIC; 
  signal b_cmonav_6_CYAND_18384 : STD_LOGIC; 
  signal b_cmonav_6_FASTCARRY_18383 : STD_LOGIC; 
  signal b_cmonav_6_CYMUXG2_18382 : STD_LOGIC; 
  signal b_cmonav_6_CYMUXF2_18381 : STD_LOGIC; 
  signal b_cmonav_6_CY0G_18380 : STD_LOGIC; 
  signal b_cmonav_6_CYSELG_18372 : STD_LOGIC; 
  signal b_cmonav_6_SRINV_18370 : STD_LOGIC; 
  signal b_cmonav_6_CLKINV_18369 : STD_LOGIC; 
  signal b_cmonav_6_CEINV_18368 : STD_LOGIC; 
  signal b_cmonav_8_DXMUX_18462 : STD_LOGIC; 
  signal b_cmonav_8_XORF_18460 : STD_LOGIC; 
  signal b_cmonav_8_CYINIT_18459 : STD_LOGIC; 
  signal b_cmonav_8_CY0F_18458 : STD_LOGIC; 
  signal b_cmonav_8_CYSELF_18450 : STD_LOGIC; 
  signal b_cmonav_8_DYMUX_18441 : STD_LOGIC; 
  signal b_cmonav_8_XORG_18439 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_lut_9_1_18436 : STD_LOGIC; 
  signal b_cmonav_8_SRINV_18429 : STD_LOGIC; 
  signal b_cmonav_8_CLKINV_18428 : STD_LOGIC; 
  signal b_cmonav_8_CEINV_18427 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYINIT_18499 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CY0F_18498 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYSELF_18490 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_BXINV_18488 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYMUXG_18487 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CY0G_18485 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYSELG_18477 : STD_LOGIC; 
  signal b_add0001_add0000_2_XORF_18537 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYINIT_18536 : STD_LOGIC; 
  signal b_add0001_add0000_2_CY0F_18535 : STD_LOGIC; 
  signal b_add0001_add0000_2_XORG_18525 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0001_add0000_2_CYSELF_18523 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYMUXFAST_18522 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYAND_18521 : STD_LOGIC; 
  signal b_add0001_add0000_2_FASTCARRY_18520 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYMUXG2_18519 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYMUXF2_18518 : STD_LOGIC; 
  signal b_add0001_add0000_2_CY0G_18517 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYSELG_18509 : STD_LOGIC; 
  signal b_add0001_add0000_4_XORF_18576 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYINIT_18575 : STD_LOGIC; 
  signal b_add0001_add0000_4_CY0F_18574 : STD_LOGIC; 
  signal b_add0001_add0000_4_XORG_18564 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0001_add0000_4_CYSELF_18562 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYMUXFAST_18561 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYAND_18560 : STD_LOGIC; 
  signal b_add0001_add0000_4_FASTCARRY_18559 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYMUXG2_18558 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYMUXF2_18557 : STD_LOGIC; 
  signal b_add0001_add0000_4_CY0G_18556 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYSELG_18548 : STD_LOGIC; 
  signal b_add0001_add0000_6_XORF_18615 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYINIT_18614 : STD_LOGIC; 
  signal b_add0001_add0000_6_CY0F_18613 : STD_LOGIC; 
  signal b_add0001_add0000_6_XORG_18603 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0001_add0000_6_CYSELF_18601 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYMUXFAST_18600 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYAND_18599 : STD_LOGIC; 
  signal b_add0001_add0000_6_FASTCARRY_18598 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYMUXG2_18597 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYMUXF2_18596 : STD_LOGIC; 
  signal b_add0001_add0000_6_CY0G_18595 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYSELG_18587 : STD_LOGIC; 
  signal b_add0001_add0000_8_XORF_18646 : STD_LOGIC; 
  signal b_add0001_add0000_8_CYINIT_18645 : STD_LOGIC; 
  signal b_add0001_add0000_8_CY0F_18644 : STD_LOGIC; 
  signal b_add0001_add0000_8_CYSELF_18636 : STD_LOGIC; 
  signal b_add0001_add0000_8_XORG_18633 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT_18677 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F_18676 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF_18668 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV_18666 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG_18665 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G_18663 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG_18655 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_18708 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_18699 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST_18698 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND_18697 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY_18696 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2_18695 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2_18694 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G_18693 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_18685 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_18739 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_18730 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST_18729 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND_18728 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY_18727 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2_18726 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2_18725 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G_18724 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_18716 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_18770 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_18761 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST_18760 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND_18759 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY_18758 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2_18757 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2_18756 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G_18755 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_18747 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CY0F_18801 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYSELF_18792 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST_18791 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYAND_18790 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY_18789 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2_18788 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2_18787 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CY0G_18786 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYSELG_18778 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_XORF_18836 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYINIT_18835 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CY0F_18834 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYSELF_18826 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_BXINV_18824 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_XORG_18822 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYMUXG_18821 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CY0G_18819 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYSELG_18811 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_XORF_18875 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYINIT_18874 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CY0F_18873 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_XORG_18863 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYSELF_18861 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST_18860 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYAND_18859 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_FASTCARRY_18858 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYMUXG2_18857 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYMUXF2_18856 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CY0G_18855 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYSELG_18847 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_XORF_18914 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYINIT_18913 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CY0F_18912 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_XORG_18902 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYSELF_18900 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST_18899 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYAND_18898 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_FASTCARRY_18897 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYMUXG2_18896 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYMUXF2_18895 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CY0G_18894 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYSELG_18886 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_XORF_18945 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_CYINIT_18944 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_CY0F_18943 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_CYSELF_18935 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_XORG_18932 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT_18976 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F_18975 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF_18967 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV_18965 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG_18964 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G_18962 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG_18954 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_19007 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_18999 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST_18998 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND_18997 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY_18996 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2_18995 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2_18994 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G_18993 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_18987 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_19040 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_19032 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST_19031 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND_19030 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY_19029 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2_19028 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2_19027 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G_19026 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_19018 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_19073 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_19066 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST_19065 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND_19064 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY_19063 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2_19062 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2_19061 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G_19060 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_19054 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CY0F_19106 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYSELF_19098 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST_19097 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYAND_19096 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_FASTCARRY_19095 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYMUXG2_19094 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYMUXF2_19093 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CY0G_19092 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYSELG_19084 : STD_LOGIC; 
  signal b_rmonav_0_FFY_RST : STD_LOGIC; 
  signal b_rmonav_0_FFX_RST : STD_LOGIC; 
  signal b_rmonav_0_DXMUX_19157 : STD_LOGIC; 
  signal b_rmonav_0_XORF_19155 : STD_LOGIC; 
  signal b_rmonav_0_CYINIT_19154 : STD_LOGIC; 
  signal b_rmonav_0_CY0F_19153 : STD_LOGIC; 
  signal b_rmonav_0_CYSELF_19145 : STD_LOGIC; 
  signal b_rmonav_0_BXINV_19143 : STD_LOGIC; 
  signal b_rmonav_0_DYMUX_19135 : STD_LOGIC; 
  signal b_rmonav_0_XORG_19133 : STD_LOGIC; 
  signal b_rmonav_0_CYMUXG_19132 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_0_Q : STD_LOGIC; 
  signal b_rmonav_0_CY0G_19130 : STD_LOGIC; 
  signal b_rmonav_0_CYSELG_19122 : STD_LOGIC; 
  signal b_rmonav_0_SRINV_19120 : STD_LOGIC; 
  signal b_rmonav_0_CLKINV_19119 : STD_LOGIC; 
  signal b_rmonav_0_CEINV_19118 : STD_LOGIC; 
  signal b_rmonav_2_DXMUX_19217 : STD_LOGIC; 
  signal b_rmonav_2_XORF_19215 : STD_LOGIC; 
  signal b_rmonav_2_CYINIT_19214 : STD_LOGIC; 
  signal b_rmonav_2_CY0F_19213 : STD_LOGIC; 
  signal b_rmonav_2_DYMUX_19198 : STD_LOGIC; 
  signal b_rmonav_2_XORG_19196 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_2_Q : STD_LOGIC; 
  signal b_rmonav_2_CYSELF_19194 : STD_LOGIC; 
  signal b_rmonav_2_CYMUXFAST_19193 : STD_LOGIC; 
  signal b_rmonav_2_CYAND_19192 : STD_LOGIC; 
  signal b_rmonav_2_FASTCARRY_19191 : STD_LOGIC; 
  signal b_rmonav_2_CYMUXG2_19190 : STD_LOGIC; 
  signal b_rmonav_2_CYMUXF2_19189 : STD_LOGIC; 
  signal b_rmonav_2_CY0G_19188 : STD_LOGIC; 
  signal b_rmonav_2_CYSELG_19180 : STD_LOGIC; 
  signal b_rmonav_2_SRINV_19178 : STD_LOGIC; 
  signal b_rmonav_2_CLKINV_19177 : STD_LOGIC; 
  signal b_rmonav_2_CEINV_19176 : STD_LOGIC; 
  signal b_rmonav_4_FFY_RST : STD_LOGIC; 
  signal b_rmonav_4_FFX_RST : STD_LOGIC; 
  signal b_rmonav_4_DXMUX_19277 : STD_LOGIC; 
  signal b_rmonav_4_XORF_19275 : STD_LOGIC; 
  signal b_rmonav_4_CYINIT_19274 : STD_LOGIC; 
  signal b_rmonav_4_CY0F_19273 : STD_LOGIC; 
  signal b_rmonav_4_DYMUX_19257 : STD_LOGIC; 
  signal b_rmonav_4_XORG_19255 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_4_Q : STD_LOGIC; 
  signal b_rmonav_4_CYSELF_19253 : STD_LOGIC; 
  signal b_rmonav_4_CYMUXFAST_19252 : STD_LOGIC; 
  signal b_rmonav_4_CYAND_19251 : STD_LOGIC; 
  signal b_rmonav_4_FASTCARRY_19250 : STD_LOGIC; 
  signal b_rmonav_4_CYMUXG2_19249 : STD_LOGIC; 
  signal b_rmonav_4_CYMUXF2_19248 : STD_LOGIC; 
  signal b_rmonav_4_CY0G_19247 : STD_LOGIC; 
  signal b_rmonav_4_CYSELG_19239 : STD_LOGIC; 
  signal b_rmonav_4_SRINV_19237 : STD_LOGIC; 
  signal b_rmonav_4_CLKINV_19236 : STD_LOGIC; 
  signal b_rmonav_4_CEINV_19235 : STD_LOGIC; 
  signal b_rmonav_6_FFX_RST : STD_LOGIC; 
  signal b_rmonav_6_DXMUX_19337 : STD_LOGIC; 
  signal b_rmonav_6_XORF_19335 : STD_LOGIC; 
  signal b_rmonav_6_CYINIT_19334 : STD_LOGIC; 
  signal b_rmonav_6_CY0F_19333 : STD_LOGIC; 
  signal b_rmonav_6_DYMUX_19318 : STD_LOGIC; 
  signal b_rmonav_6_XORG_19316 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_6_Q : STD_LOGIC; 
  signal b_rmonav_6_CYSELF_19314 : STD_LOGIC; 
  signal b_rmonav_6_CYMUXFAST_19313 : STD_LOGIC; 
  signal b_rmonav_6_CYAND_19312 : STD_LOGIC; 
  signal b_rmonav_6_FASTCARRY_19311 : STD_LOGIC; 
  signal b_rmonav_6_CYMUXG2_19310 : STD_LOGIC; 
  signal b_rmonav_6_CYMUXF2_19309 : STD_LOGIC; 
  signal b_rmonav_6_CY0G_19308 : STD_LOGIC; 
  signal b_rmonav_6_CYSELG_19300 : STD_LOGIC; 
  signal b_rmonav_6_SRINV_19298 : STD_LOGIC; 
  signal b_rmonav_6_CLKINV_19297 : STD_LOGIC; 
  signal b_rmonav_6_CEINV_19296 : STD_LOGIC; 
  signal b_rmonav_8_FFY_RST : STD_LOGIC; 
  signal b_rmonav_8_FFX_RST : STD_LOGIC; 
  signal b_rmonav_8_DXMUX_19390 : STD_LOGIC; 
  signal b_rmonav_8_XORF_19388 : STD_LOGIC; 
  signal b_rmonav_8_CYINIT_19387 : STD_LOGIC; 
  signal b_rmonav_8_CY0F_19386 : STD_LOGIC; 
  signal b_rmonav_8_CYSELF_19378 : STD_LOGIC; 
  signal b_rmonav_8_DYMUX_19369 : STD_LOGIC; 
  signal b_rmonav_8_XORG_19367 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_lut_9_1_19364 : STD_LOGIC; 
  signal b_rmonav_8_SRINV_19357 : STD_LOGIC; 
  signal b_rmonav_8_CLKINV_19356 : STD_LOGIC; 
  signal b_rmonav_8_CEINV_19355 : STD_LOGIC; 
  signal romRey_addr14_0_XORF_19432 : STD_LOGIC; 
  signal romRey_addr14_0_CYINIT_19431 : STD_LOGIC; 
  signal romRey_addr14_0_CY0F_19430 : STD_LOGIC; 
  signal romRey_addr14_0_CYSELF_19422 : STD_LOGIC; 
  signal romRey_addr14_0_BXINV_19420 : STD_LOGIC; 
  signal romRey_addr14_0_XORG_19418 : STD_LOGIC; 
  signal romRey_addr14_0_CYMUXG_19417 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_0_Q : STD_LOGIC; 
  signal romRey_addr14_0_CY0G_19415 : STD_LOGIC; 
  signal romRey_addr14_0_CYSELG_19407 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_XORF_19471 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYINIT_19470 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CY0F_19469 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_XORG_19459 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYSELF_19457 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYMUXFAST_19456 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYAND_19455 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_FASTCARRY_19454 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYMUXG2_19453 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYMUXF2_19452 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CY0G_19451 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYSELG_19443 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_XORF_19510 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYINIT_19509 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CY0F_19508 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_XORG_19499 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYSELF_19497 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYMUXFAST_19496 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYAND_19495 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_FASTCARRY_19494 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYMUXG2_19493 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYMUXF2_19492 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CY0G_19491 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYSELG_19485 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_XORF_19551 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYINIT_19550 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CY0F_19549 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_XORG_19540 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYSELF_19538 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYMUXFAST_19537 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYAND_19536 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_FASTCARRY_19535 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYMUXG2_19534 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYMUXF2_19533 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CY0G_19532 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYSELG_19524 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_XORF_19582 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_CYINIT_19581 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_CY0F_19580 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_CYSELF_19574 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_XORG_19571 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT_19613 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F_19612 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF_19604 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV_19602 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG_19601 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G_19599 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG_19591 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_19644 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_19635 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST_19634 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND_19633 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY_19632 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2_19631 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2_19630 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G_19629 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_19621 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_19675 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_19667 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST_19666 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND_19665 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY_19664 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2_19663 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2_19662 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G_19661 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_19655 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_19708 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_19700 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST_19699 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND_19698 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY_19697 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2_19696 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2_19695 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G_19694 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_19686 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_19741 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_19734 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST_19733 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND_19732 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY_19731 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2_19730 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2_19729 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G_19728 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_19722 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT_19771 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F_19770 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF_19762 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV_19760 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG_19759 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G_19757 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG_19749 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_19802 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_19793 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST_19792 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND_19791 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY_19790 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2_19789 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2_19788 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G_19787 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_19780 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_19833 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_19826 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST_19825 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND_19824 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY_19823 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2_19822 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2_19821 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G_19820 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_19812 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_19864 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_19856 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST_19855 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND_19854 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY_19853 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2_19852 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2_19851 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G_19850 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_19844 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_19895 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_19887 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST_19886 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND_19885 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY_19884 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2_19883 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2_19882 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G_19881 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_19875 : STD_LOGIC; 
  signal b_drvskye_0_DXMUX_19946 : STD_LOGIC; 
  signal b_drvskye_0_XORF_19944 : STD_LOGIC; 
  signal b_drvskye_0_LOGIC_ONE_19943 : STD_LOGIC; 
  signal b_drvskye_0_CYINIT_19942 : STD_LOGIC; 
  signal b_drvskye_0_CYSELF_19933 : STD_LOGIC; 
  signal b_drvskye_0_F : STD_LOGIC; 
  signal b_drvskye_0_BXINV_19931 : STD_LOGIC; 
  signal b_drvskye_0_DYMUX_19923 : STD_LOGIC; 
  signal b_drvskye_0_XORG_19921 : STD_LOGIC; 
  signal b_drvskye_0_CYMUXG_19920 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_drvskye_0_LOGIC_ZERO_19918 : STD_LOGIC; 
  signal b_drvskye_0_CYSELG_19909 : STD_LOGIC; 
  signal b_drvskye_0_SRINV_19907 : STD_LOGIC; 
  signal b_drvskye_0_CLKINV_19906 : STD_LOGIC; 
  signal b_drvskye_0_CEINV_19905 : STD_LOGIC; 
  signal b_drvskye_2_DXMUX_20005 : STD_LOGIC; 
  signal b_drvskye_2_XORF_20003 : STD_LOGIC; 
  signal b_drvskye_2_CYINIT_20002 : STD_LOGIC; 
  signal b_drvskye_2_DYMUX_19985 : STD_LOGIC; 
  signal b_drvskye_2_XORG_19983 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_drvskye_2_CYSELF_19981 : STD_LOGIC; 
  signal b_drvskye_2_CYMUXFAST_19980 : STD_LOGIC; 
  signal b_drvskye_2_CYAND_19979 : STD_LOGIC; 
  signal b_drvskye_2_FASTCARRY_19978 : STD_LOGIC; 
  signal b_drvskye_2_CYMUXG2_19977 : STD_LOGIC; 
  signal b_drvskye_2_CYMUXF2_19976 : STD_LOGIC; 
  signal b_drvskye_2_LOGIC_ZERO_19975 : STD_LOGIC; 
  signal b_drvskye_2_CYSELG_19966 : STD_LOGIC; 
  signal b_drvskye_2_SRINV_19964 : STD_LOGIC; 
  signal b_drvskye_2_CLKINV_19963 : STD_LOGIC; 
  signal b_drvskye_2_CEINV_19962 : STD_LOGIC; 
  signal b_drvskye_4_DXMUX_20065 : STD_LOGIC; 
  signal b_drvskye_4_XORF_20063 : STD_LOGIC; 
  signal b_drvskye_4_CYINIT_20062 : STD_LOGIC; 
  signal b_drvskye_4_DYMUX_20045 : STD_LOGIC; 
  signal b_drvskye_4_XORG_20043 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_drvskye_4_CYSELF_20041 : STD_LOGIC; 
  signal b_drvskye_4_CYMUXFAST_20040 : STD_LOGIC; 
  signal b_drvskye_4_CYAND_20039 : STD_LOGIC; 
  signal b_drvskye_4_FASTCARRY_20038 : STD_LOGIC; 
  signal b_drvskye_4_CYMUXG2_20037 : STD_LOGIC; 
  signal b_drvskye_4_CYMUXF2_20036 : STD_LOGIC; 
  signal b_drvskye_4_LOGIC_ZERO_20035 : STD_LOGIC; 
  signal b_drvskye_4_CYSELG_20026 : STD_LOGIC; 
  signal b_drvskye_4_SRINV_20024 : STD_LOGIC; 
  signal b_drvskye_4_CLKINV_20023 : STD_LOGIC; 
  signal b_drvskye_4_CEINV_20022 : STD_LOGIC; 
  signal b_drvskye_6_DXMUX_20125 : STD_LOGIC; 
  signal b_drvskye_6_XORF_20123 : STD_LOGIC; 
  signal b_drvskye_6_CYINIT_20122 : STD_LOGIC; 
  signal b_drvskye_6_DYMUX_20105 : STD_LOGIC; 
  signal b_drvskye_6_XORG_20103 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_drvskye_6_CYSELF_20101 : STD_LOGIC; 
  signal b_drvskye_6_CYMUXFAST_20100 : STD_LOGIC; 
  signal b_drvskye_6_CYAND_20099 : STD_LOGIC; 
  signal b_drvskye_6_FASTCARRY_20098 : STD_LOGIC; 
  signal b_drvskye_6_CYMUXG2_20097 : STD_LOGIC; 
  signal b_drvskye_6_CYMUXF2_20096 : STD_LOGIC; 
  signal b_drvskye_6_LOGIC_ZERO_20095 : STD_LOGIC; 
  signal b_drvskye_6_CYSELG_20086 : STD_LOGIC; 
  signal b_drvskye_6_SRINV_20084 : STD_LOGIC; 
  signal b_drvskye_6_CLKINV_20083 : STD_LOGIC; 
  signal b_drvskye_6_CEINV_20082 : STD_LOGIC; 
  signal b_drvskye_8_DXMUX_20178 : STD_LOGIC; 
  signal b_drvskye_8_XORF_20176 : STD_LOGIC; 
  signal b_drvskye_8_LOGIC_ZERO_20175 : STD_LOGIC; 
  signal b_drvskye_8_CYINIT_20174 : STD_LOGIC; 
  signal b_drvskye_8_CYSELF_20165 : STD_LOGIC; 
  signal b_drvskye_8_DYMUX_20156 : STD_LOGIC; 
  signal b_drvskye_8_XORG_20154 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_drvskye_8_SRINV_20143 : STD_LOGIC; 
  signal b_drvskye_8_CLKINV_20142 : STD_LOGIC; 
  signal b_drvskye_8_CEINV_20141 : STD_LOGIC; 
  signal b_drvmona_0_DXMUX_20235 : STD_LOGIC; 
  signal b_drvmona_0_XORF_20233 : STD_LOGIC; 
  signal b_drvmona_0_LOGIC_ONE_20232 : STD_LOGIC; 
  signal b_drvmona_0_CYINIT_20231 : STD_LOGIC; 
  signal b_drvmona_0_CYSELF_20222 : STD_LOGIC; 
  signal b_drvmona_0_F : STD_LOGIC; 
  signal b_drvmona_0_BXINV_20220 : STD_LOGIC; 
  signal b_drvmona_0_DYMUX_20213 : STD_LOGIC; 
  signal b_drvmona_0_XORG_20211 : STD_LOGIC; 
  signal b_drvmona_0_CYMUXG_20210 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_drvmona_0_LOGIC_ZERO_20208 : STD_LOGIC; 
  signal b_drvmona_0_CYSELG_20199 : STD_LOGIC; 
  signal b_drvmona_0_SRINV_20197 : STD_LOGIC; 
  signal b_drvmona_0_CLKINV_20196 : STD_LOGIC; 
  signal b_drvmona_0_CEINV_20195 : STD_LOGIC; 
  signal b_drvmona_2_DXMUX_20293 : STD_LOGIC; 
  signal b_drvmona_2_XORF_20291 : STD_LOGIC; 
  signal b_drvmona_2_CYINIT_20290 : STD_LOGIC; 
  signal b_drvmona_2_DYMUX_20274 : STD_LOGIC; 
  signal b_drvmona_2_XORG_20272 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_drvmona_2_CYSELF_20270 : STD_LOGIC; 
  signal b_drvmona_2_CYMUXFAST_20269 : STD_LOGIC; 
  signal b_drvmona_2_CYAND_20268 : STD_LOGIC; 
  signal b_drvmona_2_FASTCARRY_20267 : STD_LOGIC; 
  signal b_drvmona_2_CYMUXG2_20266 : STD_LOGIC; 
  signal b_drvmona_2_CYMUXF2_20265 : STD_LOGIC; 
  signal b_drvmona_2_LOGIC_ZERO_20264 : STD_LOGIC; 
  signal b_drvmona_2_CYSELG_20255 : STD_LOGIC; 
  signal b_drvmona_2_SRINV_20253 : STD_LOGIC; 
  signal b_drvmona_2_CLKINV_20252 : STD_LOGIC; 
  signal b_drvmona_2_CEINV_20251 : STD_LOGIC; 
  signal b_drvmona_4_DXMUX_20351 : STD_LOGIC; 
  signal b_drvmona_4_XORF_20349 : STD_LOGIC; 
  signal b_drvmona_4_CYINIT_20348 : STD_LOGIC; 
  signal b_drvmona_4_DYMUX_20332 : STD_LOGIC; 
  signal b_drvmona_4_XORG_20330 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_drvmona_4_CYSELF_20328 : STD_LOGIC; 
  signal b_drvmona_4_CYMUXFAST_20327 : STD_LOGIC; 
  signal b_drvmona_4_CYAND_20326 : STD_LOGIC; 
  signal b_drvmona_4_FASTCARRY_20325 : STD_LOGIC; 
  signal b_drvmona_4_CYMUXG2_20324 : STD_LOGIC; 
  signal b_drvmona_4_CYMUXF2_20323 : STD_LOGIC; 
  signal b_drvmona_4_LOGIC_ZERO_20322 : STD_LOGIC; 
  signal b_drvmona_4_CYSELG_20313 : STD_LOGIC; 
  signal b_drvmona_4_SRINV_20311 : STD_LOGIC; 
  signal b_drvmona_4_CLKINV_20310 : STD_LOGIC; 
  signal b_drvmona_4_CEINV_20309 : STD_LOGIC; 
  signal b_drvmona_6_DXMUX_20409 : STD_LOGIC; 
  signal b_drvmona_6_XORF_20407 : STD_LOGIC; 
  signal b_drvmona_6_CYINIT_20406 : STD_LOGIC; 
  signal b_drvmona_6_DYMUX_20390 : STD_LOGIC; 
  signal b_drvmona_6_XORG_20388 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_drvmona_6_CYSELF_20386 : STD_LOGIC; 
  signal b_drvmona_6_CYMUXFAST_20385 : STD_LOGIC; 
  signal b_drvmona_6_CYAND_20384 : STD_LOGIC; 
  signal b_drvmona_6_FASTCARRY_20383 : STD_LOGIC; 
  signal b_drvmona_6_CYMUXG2_20382 : STD_LOGIC; 
  signal b_drvmona_6_CYMUXF2_20381 : STD_LOGIC; 
  signal b_drvmona_6_LOGIC_ZERO_20380 : STD_LOGIC; 
  signal b_drvmona_6_CYSELG_20371 : STD_LOGIC; 
  signal b_drvmona_6_SRINV_20369 : STD_LOGIC; 
  signal b_drvmona_6_CLKINV_20368 : STD_LOGIC; 
  signal b_drvmona_6_CEINV_20367 : STD_LOGIC; 
  signal b_drvmona_8_DXMUX_20460 : STD_LOGIC; 
  signal b_drvmona_8_XORF_20458 : STD_LOGIC; 
  signal b_drvmona_8_LOGIC_ZERO_20457 : STD_LOGIC; 
  signal b_drvmona_8_CYINIT_20456 : STD_LOGIC; 
  signal b_drvmona_8_CYSELF_20447 : STD_LOGIC; 
  signal b_drvmona_8_DYMUX_20439 : STD_LOGIC; 
  signal b_drvmona_8_XORG_20437 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_drvmona_8_SRINV_20426 : STD_LOGIC; 
  signal b_drvmona_8_CLKINV_20425 : STD_LOGIC; 
  signal b_drvmona_8_CEINV_20424 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_XORF_20501 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYINIT_20500 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CY0F_20499 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYSELF_20491 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_BXINV_20489 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_XORG_20487 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYMUXG_20486 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CY0G_20484 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYSELG_20476 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_XORF_20540 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYINIT_20539 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CY0F_20538 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_XORG_20528 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYSELF_20526 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYMUXFAST_20525 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYAND_20524 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_FASTCARRY_20523 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYMUXG2_20522 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYMUXF2_20521 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CY0G_20520 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYSELG_20512 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_XORF_20579 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYINIT_20578 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CY0F_20577 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_XORG_20567 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYSELF_20565 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYMUXFAST_20564 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYAND_20563 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_FASTCARRY_20562 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYMUXG2_20561 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYMUXF2_20560 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CY0G_20559 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYSELG_20551 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_XORF_20618 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYINIT_20617 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CY0F_20616 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_XORG_20606 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYSELF_20604 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYMUXFAST_20603 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYAND_20602 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_FASTCARRY_20601 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYMUXG2_20600 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYMUXF2_20599 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CY0G_20598 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYSELG_20590 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_XORF_20649 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_CYINIT_20648 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_CY0F_20647 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_CYSELF_20639 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_XORG_20636 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT_20680 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F_20679 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF_20671 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV_20669 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG_20668 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G_20666 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG_20658 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_20711 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_20702 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST_20701 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND_20700 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY_20699 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2_20698 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2_20697 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G_20696 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_20688 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_20742 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_20734 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST_20733 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND_20732 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY_20731 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2_20730 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2_20729 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G_20728 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_20722 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_20775 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_20767 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST_20766 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND_20765 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY_20764 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2_20763 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2_20762 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G_20761 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_20753 : STD_LOGIC; 
  signal U2_vcs_0_FFX_RSTAND_9280 : STD_LOGIC; 
  signal vga_sprite_wallMovingForward_FFX_SET : STD_LOGIC; 
  signal U2_vcs_1_FFY_RSTAND_9697 : STD_LOGIC; 
  signal b_calc_FFY_RSTAND_10878 : STD_LOGIC; 
  signal cp_delay3_FFY_RSTAND_11273 : STD_LOGIC; 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal b_creyv : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_reyspriteon_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal U2_HCS : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U2_vcs : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_rskyev : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U1_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal b_dcvskye : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_drvskye : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_add0003_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_wall : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_dcvmona : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_dcvrey : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_add0000_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_cmonav : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal romMona_addr14 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal vga_sprite_xpixMona : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal romRey_addr14 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal romSkye_addr14 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal b_add0002_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_add0004_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_add0005_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal U2_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_add0001_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_cskyev : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_skyespriteon_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal vga_sprite_monaspriteon_addsub0000 : STD_LOGIC_VECTOR ( 6 downto 4 ); 
  signal vga_sprite_Madd_monaspriteon_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal vga_sprite_reyspriteon_addsub0000 : STD_LOGIC_VECTOR ( 6 downto 4 ); 
  signal vga_sprite_skyespriteon_addsub0000 : STD_LOGIC_VECTOR ( 6 downto 4 ); 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal b_rreyv : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_ypixMona_sub0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_ypixRey : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_rmonav : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_drvmona : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_ypixMona : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_rom_addr21_addsub0000 : STD_LOGIC_VECTOR ( 13 downto 6 ); 
  signal vga_sprite_rom_addr21_addsub0001 : STD_LOGIC_VECTOR ( 13 downto 5 ); 
  signal vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal b_drvrey : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_ypixSkye : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_xpixRey : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_rom_addr2_addsub0001 : STD_LOGIC_VECTOR ( 13 downto 5 ); 
  signal vga_sprite_rom_addr20_addsub0000 : STD_LOGIC_VECTOR ( 13 downto 6 ); 
  signal vga_sprite_xpixSkye : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_rom_addr2_addsub0000 : STD_LOGIC_VECTOR ( 13 downto 6 ); 
  signal vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal vga_sprite_rom_addr20_addsub0001 : STD_LOGIC_VECTOR ( 13 downto 5 ); 
  signal vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_skyespriteon_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal b_Madd_dcvskye_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal b_Madd_add0003_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_rskyev_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Maddsub_wall_mux0003_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_red_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal b_Madd_dcvmona_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal b_Madd_add0000_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_creyv_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Msub_xpixMona_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_skyespriteon_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_skyespriteon_addsub0001_lut : STD_LOGIC_VECTOR ( 9 downto 7 ); 
  signal vga_sprite_xpixMona_sub0000 : STD_LOGIC_VECTOR ( 8 downto 4 ); 
  signal vga_sprite_skyespriteon_addsub0003 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal vga_sprite_monaspriteon_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_monaspriteon_addsub0001_lut : STD_LOGIC_VECTOR ( 9 downto 7 ); 
  signal vga_sprite_Madd_reyspriteon_addsub0001_lut : STD_LOGIC_VECTOR ( 9 downto 7 ); 
  signal vga_sprite_reyspriteon_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_monaspriteon_addsub0003 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal MRey : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MMona : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MSkye : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal vga_sprite_reyspriteon_addsub0003 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal vga_sprite_Madd_reyspriteon_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal vga_sprite_Msub_ypixRey_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Madd_add0005_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_rmonav_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Madd_drvrey_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Msub_ypixSkye_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal b_Madd_dcvrey_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal U2_Mcount_vcs_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal b_Madd_add0002_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_cskyev_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_monaspriteon_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Msub_ypixMona_sub0000_lut : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal vga_sprite_Msub_xpixSkye_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal U2_Mcount_HCS_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal U1_Mcount_q_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal b_Madd_add0004_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_cmonav_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Maccum_rreyv_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_Madd_add0001_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Msub_xpixRey_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Madd_drvskye_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal b_Madd_drvmona_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal vga_sprite_Msub_ypixMona_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
begin
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_5970,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_5970,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_5963,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2_5958
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_5970
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_5963
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST_5962,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST_20766,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY_5960
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_5951,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_5963,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND_5961
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2_5959,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY_5960,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND_5961,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST_5962
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G_5957,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2_5958,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_5951,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2_5959
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G_5957
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_5951
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F_5999,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT_6000,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF_5991,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_0_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV_5989,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT_6000
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F_5999
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF_5991
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV_5989
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G_5986,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG_5978,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG_5988
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G_5986
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG_5978
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_6031,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_6031,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_6022,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2_6017
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_6031
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_6022
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG_5988,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY_6019
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y48"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_6009,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_6022,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND_6020
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2_6018,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY_6019,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND_6020,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST_6021
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G_6016,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2_6017,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_6009,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2_6018
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G_6016
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_6009
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_6062,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_6062,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_6055,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2_6050
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_6062
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_6055
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST_6021,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY_6052
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y49"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_6041,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_6055,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND_6053
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2_6051,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY_6052,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND_6053,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST_6054
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G_6049,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2_6050,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_6041,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2_6051
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G_6049
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_6041
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_6093,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_6093,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_6085,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2_6080
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_6093
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_6085
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST_6054,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY_6082
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y50"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_6073,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_6085,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND_6083
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2_6081,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY_6082,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND_6083,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST_6084
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G_6079,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2_6080,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_6073,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2_6081
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G_6079
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_6073
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_6124,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_6124,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_6116,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2_6111
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_6124
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_6116
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST_6115,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST_6084,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY_6113
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y51"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_6104,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_6116,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND_6114
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2_6112,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY_6113,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND_6114,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST_6115
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G_6110,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2_6111,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_6104,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2_6112
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G_6110
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_6104
    );
  vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y56"
    )
    port map (
      O => vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_6141
    );
  vga_sprite_skyespriteon_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_XORF_6158,
      O => vga_sprite_skyespriteon_addsub0002_0_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y56"
    )
    port map (
      I0 => vga_sprite_skyespriteon_addsub0002_0_CYINIT_6157,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(0),
      O => vga_sprite_skyespriteon_addsub0002_0_XORF_6158
    );
  vga_sprite_skyespriteon_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y56"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_6141,
      IB => vga_sprite_skyespriteon_addsub0002_0_CYINIT_6157,
      SEL => vga_sprite_skyespriteon_addsub0002_0_CYSELF_6148,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_BXINV_6146,
      O => vga_sprite_skyespriteon_addsub0002_0_CYINIT_6157
    );
  vga_sprite_skyespriteon_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(0),
      O => vga_sprite_skyespriteon_addsub0002_0_CYSELF_6148
    );
  vga_sprite_skyespriteon_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_skyespriteon_addsub0002_0_BXINV_6146
    );
  vga_sprite_skyespriteon_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_XORG_6144,
      O => vga_sprite_skyespriteon_addsub0002_1_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y56"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(1),
      O => vga_sprite_skyespriteon_addsub0002_0_XORG_6144
    );
  vga_sprite_skyespriteon_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_CYMUXG_6143,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y56"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_6141,
      IB => vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q,
      SEL => vga_sprite_skyespriteon_addsub0002_0_CYSELG_6132,
      O => vga_sprite_skyespriteon_addsub0002_0_CYMUXG_6143
    );
  vga_sprite_skyespriteon_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(1),
      O => vga_sprite_skyespriteon_addsub0002_0_CYSELG_6132
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6176
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF_6196,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_6195,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF_6196
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6176,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_6195,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_6182,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_2_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6176,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6176,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_6182,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2_6177
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_6195
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_6182
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG_6184,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_2_Q,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG_6184
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST_6181,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY_6179
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_6167,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_6182,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND_6180
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2_6178,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY_6179,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND_6180,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST_6181
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y57"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6176,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2_6177,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_6167,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2_6178
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_6167
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO_6214
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_6234
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF_6235,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_6233,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF_6235
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_6234,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_6233,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_6220,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_4_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_6234,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_6234,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_6220,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2_6215
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_6233
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_6220
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG_6222,
      O => vga_sprite_skyespriteon_addsub0002_5_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_4_Q,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG_6222
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST_6219,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY_6217
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_6205,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_6220,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND_6218
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2_6216,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY_6217,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND_6218,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST_6219
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y58"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO_6214,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2_6215,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_6205,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2_6216
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_6205
    );
  vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      O => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6253
    );
  vga_sprite_skyespriteon_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_XORF_6273,
      O => vga_sprite_skyespriteon_addsub0002_6_Q
    );
  vga_sprite_skyespriteon_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      I0 => vga_sprite_skyespriteon_addsub0002_6_CYINIT_6272,
      I1 => vga_sprite_skyespriteon_addsub0002_6_F,
      O => vga_sprite_skyespriteon_addsub0002_6_XORF_6273
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6253,
      IB => vga_sprite_skyespriteon_addsub0002_6_CYINIT_6272,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYSELF_6259,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_6_Q
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6253,
      IB => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6253,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYSELF_6259,
      O => vga_sprite_skyespriteon_addsub0002_6_CYMUXF2_6254
    );
  vga_sprite_skyespriteon_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q,
      O => vga_sprite_skyespriteon_addsub0002_6_CYINIT_6272
    );
  vga_sprite_skyespriteon_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_F,
      O => vga_sprite_skyespriteon_addsub0002_6_CYSELF_6259
    );
  vga_sprite_skyespriteon_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_XORG_6261,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q
    );
  vga_sprite_skyespriteon_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_6_Q,
      I1 => vga_sprite_skyespriteon_addsub0002_6_G,
      O => vga_sprite_skyespriteon_addsub0002_6_XORG_6261
    );
  vga_sprite_skyespriteon_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q,
      O => vga_sprite_skyespriteon_addsub0002_6_FASTCARRY_6256
    );
  vga_sprite_skyespriteon_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      I0 => vga_sprite_skyespriteon_addsub0002_6_CYSELG_6244,
      I1 => vga_sprite_skyespriteon_addsub0002_6_CYSELF_6259,
      O => vga_sprite_skyespriteon_addsub0002_6_CYAND_6257
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_CYMUXG2_6255,
      IB => vga_sprite_skyespriteon_addsub0002_6_FASTCARRY_6256,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYAND_6257,
      O => vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST_6258
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y59"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6253,
      IB => vga_sprite_skyespriteon_addsub0002_6_CYMUXF2_6254,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYSELG_6244,
      O => vga_sprite_skyespriteon_addsub0002_6_CYMUXG2_6255
    );
  vga_sprite_skyespriteon_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_G,
      O => vga_sprite_skyespriteon_addsub0002_6_CYSELG_6244
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y60"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO_6303
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF_6304,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y60"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_6302,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF_6304
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y60"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO_6303,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_6302,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF_6293,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_8_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST_6258,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_6302
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF_6293
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG_6290,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y60"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_8_Q,
      I1 => b_rskyev_9_rt_6287,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG_6290
    );
  b_rskyev_9_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rskyev(9),
      ADR3 => VCC,
      O => b_rskyev_9_rt_6287
    );
  b_dcvskye_1 : X_FF
    generic map(
      LOC => "SLICE_X43Y23",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_0_DYMUX_6333,
      CE => b_dcvskye_0_CEINV_6315,
      CLK => b_dcvskye_0_CLKINV_6316,
      SET => b_dcvskye_0_SRINV_6317,
      RST => GND,
      O => b_dcvskye(1)
    );
  b_dcvskye_0 : X_FF
    generic map(
      LOC => "SLICE_X43Y23",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_0_DXMUX_6355,
      CE => b_dcvskye_0_CEINV_6315,
      CLK => b_dcvskye_0_CLKINV_6316,
      SET => b_dcvskye_0_SRINV_6317,
      RST => GND,
      O => b_dcvskye(0)
    );
  b_dcvskye_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      O => b_dcvskye_0_LOGIC_ZERO_6328
    );
  b_dcvskye_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      O => b_dcvskye_0_LOGIC_ONE_6352
    );
  b_dcvskye_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_XORF_6353,
      O => b_dcvskye_0_DXMUX_6355
    );
  b_dcvskye_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      I0 => b_dcvskye_0_CYINIT_6351,
      I1 => b_dcvskye_0_F,
      O => b_dcvskye_0_XORF_6353
    );
  b_dcvskye_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      IA => b_dcvskye_0_LOGIC_ONE_6352,
      IB => b_dcvskye_0_CYINIT_6351,
      SEL => b_dcvskye_0_CYSELF_6342,
      O => b_Madd_dcvskye_sub0000_cy_0_Q
    );
  b_dcvskye_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_BXINV_6340,
      O => b_dcvskye_0_CYINIT_6351
    );
  b_dcvskye_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_F,
      O => b_dcvskye_0_CYSELF_6342
    );
  b_dcvskye_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_dcvskye_0_BXINV_6340
    );
  b_dcvskye_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_XORG_6331,
      O => b_dcvskye_0_DYMUX_6333
    );
  b_dcvskye_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_0_Q,
      I1 => b_Madd_dcvskye_not0000(1),
      O => b_dcvskye_0_XORG_6331
    );
  b_dcvskye_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_CYMUXG_6330,
      O => b_Madd_dcvskye_sub0000_cy_1_Q
    );
  b_dcvskye_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      IA => b_dcvskye_0_LOGIC_ZERO_6328,
      IB => b_Madd_dcvskye_sub0000_cy_0_Q,
      SEL => b_dcvskye_0_CYSELG_6319,
      O => b_dcvskye_0_CYMUXG_6330
    );
  b_dcvskye_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(1),
      O => b_dcvskye_0_CYSELG_6319
    );
  b_dcvskye_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvskye_0_SRINV_6317
    );
  b_dcvskye_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_0_CLKINV_6316
    );
  b_dcvskye_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_0_CEINV_6315
    );
  b_Madd_dcvskye_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X43Y23"
    )
    port map (
      ADR0 => b_dcvskye(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(1)
    );
  b_dcvskye_3 : X_FF
    generic map(
      LOC => "SLICE_X43Y24",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_2_DYMUX_6394,
      CE => b_dcvskye_2_CEINV_6371,
      CLK => b_dcvskye_2_CLKINV_6372,
      SET => b_dcvskye_2_SRINV_6373,
      RST => GND,
      O => b_dcvskye(3)
    );
  b_dcvskye_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      O => b_dcvskye_2_LOGIC_ZERO_6384
    );
  b_dcvskye_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_2_XORF_6411,
      O => b_dcvskye_2_DXMUX_6413
    );
  b_dcvskye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      I0 => b_dcvskye_2_CYINIT_6410,
      I1 => b_Madd_dcvskye_not0000(2),
      O => b_dcvskye_2_XORF_6411
    );
  b_dcvskye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => b_dcvskye_2_LOGIC_ZERO_6384,
      IB => b_dcvskye_2_CYINIT_6410,
      SEL => b_dcvskye_2_CYSELF_6390,
      O => b_Madd_dcvskye_sub0000_cy_2_Q
    );
  b_dcvskye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => b_dcvskye_2_LOGIC_ZERO_6384,
      IB => b_dcvskye_2_LOGIC_ZERO_6384,
      SEL => b_dcvskye_2_CYSELF_6390,
      O => b_dcvskye_2_CYMUXF2_6385
    );
  b_dcvskye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_1_Q,
      O => b_dcvskye_2_CYINIT_6410
    );
  b_dcvskye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(2),
      O => b_dcvskye_2_CYSELF_6390
    );
  b_dcvskye_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_2_XORG_6392,
      O => b_dcvskye_2_DYMUX_6394
    );
  b_dcvskye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_2_Q,
      I1 => b_Madd_dcvskye_not0000(3),
      O => b_dcvskye_2_XORG_6392
    );
  b_dcvskye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_2_CYMUXFAST_6389,
      O => b_Madd_dcvskye_sub0000_cy_3_Q
    );
  b_dcvskye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_1_Q,
      O => b_dcvskye_2_FASTCARRY_6387
    );
  b_dcvskye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      I0 => b_dcvskye_2_CYSELG_6375,
      I1 => b_dcvskye_2_CYSELF_6390,
      O => b_dcvskye_2_CYAND_6388
    );
  b_dcvskye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => b_dcvskye_2_CYMUXG2_6386,
      IB => b_dcvskye_2_FASTCARRY_6387,
      SEL => b_dcvskye_2_CYAND_6388,
      O => b_dcvskye_2_CYMUXFAST_6389
    );
  b_dcvskye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => b_dcvskye_2_LOGIC_ZERO_6384,
      IB => b_dcvskye_2_CYMUXF2_6385,
      SEL => b_dcvskye_2_CYSELG_6375,
      O => b_dcvskye_2_CYMUXG2_6386
    );
  b_dcvskye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(3),
      O => b_dcvskye_2_CYSELG_6375
    );
  b_dcvskye_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvskye_2_SRINV_6373
    );
  b_dcvskye_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_2_CLKINV_6372
    );
  b_dcvskye_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_2_CEINV_6371
    );
  b_Madd_dcvskye_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X43Y24"
    )
    port map (
      ADR0 => b_dcvskye(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(3)
    );
  b_dcvskye_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      O => b_dcvskye_4_LOGIC_ZERO_6442
    );
  b_dcvskye_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_4_XORF_6469,
      O => b_dcvskye_4_DXMUX_6471
    );
  b_dcvskye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      I0 => b_dcvskye_4_CYINIT_6468,
      I1 => b_Madd_dcvskye_not0000(4),
      O => b_dcvskye_4_XORF_6469
    );
  b_dcvskye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      IA => b_dcvskye_4_LOGIC_ZERO_6442,
      IB => b_dcvskye_4_CYINIT_6468,
      SEL => b_dcvskye_4_CYSELF_6448,
      O => b_Madd_dcvskye_sub0000_cy_4_Q
    );
  b_dcvskye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      IA => b_dcvskye_4_LOGIC_ZERO_6442,
      IB => b_dcvskye_4_LOGIC_ZERO_6442,
      SEL => b_dcvskye_4_CYSELF_6448,
      O => b_dcvskye_4_CYMUXF2_6443
    );
  b_dcvskye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_3_Q,
      O => b_dcvskye_4_CYINIT_6468
    );
  b_dcvskye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(4),
      O => b_dcvskye_4_CYSELF_6448
    );
  b_dcvskye_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_4_XORG_6450,
      O => b_dcvskye_4_DYMUX_6452
    );
  b_dcvskye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_4_Q,
      I1 => b_Madd_dcvskye_not0000(5),
      O => b_dcvskye_4_XORG_6450
    );
  b_dcvskye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_4_CYMUXFAST_6447,
      O => b_Madd_dcvskye_sub0000_cy_5_Q
    );
  b_dcvskye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_3_Q,
      O => b_dcvskye_4_FASTCARRY_6445
    );
  b_dcvskye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      I0 => b_dcvskye_4_CYSELG_6433,
      I1 => b_dcvskye_4_CYSELF_6448,
      O => b_dcvskye_4_CYAND_6446
    );
  b_dcvskye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      IA => b_dcvskye_4_CYMUXG2_6444,
      IB => b_dcvskye_4_FASTCARRY_6445,
      SEL => b_dcvskye_4_CYAND_6446,
      O => b_dcvskye_4_CYMUXFAST_6447
    );
  b_dcvskye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      IA => b_dcvskye_4_LOGIC_ZERO_6442,
      IB => b_dcvskye_4_CYMUXF2_6443,
      SEL => b_dcvskye_4_CYSELG_6433,
      O => b_dcvskye_4_CYMUXG2_6444
    );
  b_dcvskye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(5),
      O => b_dcvskye_4_CYSELG_6433
    );
  b_dcvskye_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvskye_4_SRINV_6431
    );
  b_dcvskye_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_4_CLKINV_6430
    );
  b_dcvskye_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_4_CEINV_6429
    );
  b_dcvskye_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      O => b_dcvskye_6_LOGIC_ZERO_6500
    );
  b_dcvskye_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_6_XORF_6527,
      O => b_dcvskye_6_DXMUX_6529
    );
  b_dcvskye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      I0 => b_dcvskye_6_CYINIT_6526,
      I1 => b_Madd_dcvskye_not0000(6),
      O => b_dcvskye_6_XORF_6527
    );
  b_dcvskye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      IA => b_dcvskye_6_LOGIC_ZERO_6500,
      IB => b_dcvskye_6_CYINIT_6526,
      SEL => b_dcvskye_6_CYSELF_6506,
      O => b_Madd_dcvskye_sub0000_cy_6_Q
    );
  b_dcvskye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      IA => b_dcvskye_6_LOGIC_ZERO_6500,
      IB => b_dcvskye_6_LOGIC_ZERO_6500,
      SEL => b_dcvskye_6_CYSELF_6506,
      O => b_dcvskye_6_CYMUXF2_6501
    );
  b_dcvskye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_5_Q,
      O => b_dcvskye_6_CYINIT_6526
    );
  b_dcvskye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(6),
      O => b_dcvskye_6_CYSELF_6506
    );
  b_dcvskye_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_6_XORG_6508,
      O => b_dcvskye_6_DYMUX_6510
    );
  b_dcvskye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_6_Q,
      I1 => b_Madd_dcvskye_not0000(7),
      O => b_dcvskye_6_XORG_6508
    );
  b_dcvskye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_5_Q,
      O => b_dcvskye_6_FASTCARRY_6503
    );
  b_dcvskye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      I0 => b_dcvskye_6_CYSELG_6491,
      I1 => b_dcvskye_6_CYSELF_6506,
      O => b_dcvskye_6_CYAND_6504
    );
  b_dcvskye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      IA => b_dcvskye_6_CYMUXG2_6502,
      IB => b_dcvskye_6_FASTCARRY_6503,
      SEL => b_dcvskye_6_CYAND_6504,
      O => b_dcvskye_6_CYMUXFAST_6505
    );
  b_dcvskye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      IA => b_dcvskye_6_LOGIC_ZERO_6500,
      IB => b_dcvskye_6_CYMUXF2_6501,
      SEL => b_dcvskye_6_CYSELG_6491,
      O => b_dcvskye_6_CYMUXG2_6502
    );
  b_dcvskye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(7),
      O => b_dcvskye_6_CYSELG_6491
    );
  b_dcvskye_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvskye_6_SRINV_6489
    );
  b_dcvskye_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_6_CLKINV_6488
    );
  b_dcvskye_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_6_CEINV_6487
    );
  b_dcvskye_8 : X_FF
    generic map(
      LOC => "SLICE_X43Y27",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_8_DXMUX_6580,
      CE => b_dcvskye_8_CEINV_6544,
      CLK => b_dcvskye_8_CLKINV_6545,
      SET => b_dcvskye_8_SRINV_6546,
      RST => GND,
      O => b_dcvskye(8)
    );
  b_dcvskye_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y27"
    )
    port map (
      O => b_dcvskye_8_LOGIC_ZERO_6577
    );
  b_dcvskye_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_8_XORF_6578,
      O => b_dcvskye_8_DXMUX_6580
    );
  b_dcvskye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y27"
    )
    port map (
      I0 => b_dcvskye_8_CYINIT_6576,
      I1 => b_Madd_dcvskye_not0000(8),
      O => b_dcvskye_8_XORF_6578
    );
  b_dcvskye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y27"
    )
    port map (
      IA => b_dcvskye_8_LOGIC_ZERO_6577,
      IB => b_dcvskye_8_CYINIT_6576,
      SEL => b_dcvskye_8_CYSELF_6567,
      O => b_Madd_dcvskye_sub0000_cy_8_Q
    );
  b_dcvskye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_6_CYMUXFAST_6505,
      O => b_dcvskye_8_CYINIT_6576
    );
  b_dcvskye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(8),
      O => b_dcvskye_8_CYSELF_6567
    );
  b_dcvskye_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_8_XORG_6557,
      O => b_dcvskye_8_DYMUX_6559
    );
  b_dcvskye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y27"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_8_Q,
      I1 => b_Madd_dcvskye_not0000(9),
      O => b_dcvskye_8_XORG_6557
    );
  b_dcvskye_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvskye_8_SRINV_6546
    );
  b_dcvskye_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_8_CLKINV_6545
    );
  b_dcvskye_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_8_CEINV_6544
    );
  b_Madd_dcvskye_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X43Y27"
    )
    port map (
      ADR0 => b_dcvskye(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(8)
    );
  b_dcvskye_9 : X_FF
    generic map(
      LOC => "SLICE_X43Y27",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_8_DYMUX_6559,
      CE => b_dcvskye_8_CEINV_6544,
      CLK => b_dcvskye_8_CLKINV_6545,
      SET => b_dcvskye_8_SRINV_6546,
      RST => GND,
      O => b_dcvskye(9)
    );
  b_Madd_add0003_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y56"
    )
    port map (
      ADR0 => b_rskyev(0),
      ADR1 => b_drvskye(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(0)
    );
  b_Madd_add0003_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y56"
    )
    port map (
      IA => b_Madd_add0003_add0000_cy_1_CY0F_6615,
      IB => b_Madd_add0003_add0000_cy_1_CYINIT_6616,
      SEL => b_Madd_add0003_add0000_cy_1_CYSELF_6607,
      O => b_Madd_add0003_add0000_cy_0_Q
    );
  b_Madd_add0003_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_BXINV_6605,
      O => b_Madd_add0003_add0000_cy_1_CYINIT_6616
    );
  b_Madd_add0003_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(0),
      O => b_Madd_add0003_add0000_cy_1_CY0F_6615
    );
  b_Madd_add0003_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(0),
      O => b_Madd_add0003_add0000_cy_1_CYSELF_6607
    );
  b_Madd_add0003_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0003_add0000_cy_1_BXINV_6605
    );
  b_Madd_add0003_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_CYMUXG_6604,
      O => b_Madd_add0003_add0000_cy_1_Q
    );
  b_Madd_add0003_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y56"
    )
    port map (
      IA => b_Madd_add0003_add0000_cy_1_CY0G_6602,
      IB => b_Madd_add0003_add0000_cy_0_Q,
      SEL => b_Madd_add0003_add0000_cy_1_CYSELG_6594,
      O => b_Madd_add0003_add0000_cy_1_CYMUXG_6604
    );
  b_Madd_add0003_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(1),
      O => b_Madd_add0003_add0000_cy_1_CY0G_6602
    );
  b_Madd_add0003_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(1),
      O => b_Madd_add0003_add0000_cy_1_CYSELG_6594
    );
  b_Madd_add0003_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X39Y56"
    )
    port map (
      ADR0 => b_rskyev(1),
      ADR1 => VCC,
      ADR2 => b_drvskye(1),
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(1)
    );
  b_add0003_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_2_XORF_6654,
      O => b_add0003_add0000(2)
    );
  b_add0003_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y57"
    )
    port map (
      I0 => b_add0003_add0000_2_CYINIT_6653,
      I1 => b_Madd_add0003_add0000_lut(2),
      O => b_add0003_add0000_2_XORF_6654
    );
  b_add0003_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y57"
    )
    port map (
      IA => b_add0003_add0000_2_CY0F_6652,
      IB => b_add0003_add0000_2_CYINIT_6653,
      SEL => b_add0003_add0000_2_CYSELF_6640,
      O => b_Madd_add0003_add0000_cy_2_Q
    );
  b_add0003_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y57"
    )
    port map (
      IA => b_add0003_add0000_2_CY0F_6652,
      IB => b_add0003_add0000_2_CY0F_6652,
      SEL => b_add0003_add0000_2_CYSELF_6640,
      O => b_add0003_add0000_2_CYMUXF2_6635
    );
  b_add0003_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_Q,
      O => b_add0003_add0000_2_CYINIT_6653
    );
  b_add0003_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(2),
      O => b_add0003_add0000_2_CY0F_6652
    );
  b_add0003_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(2),
      O => b_add0003_add0000_2_CYSELF_6640
    );
  b_add0003_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_2_XORG_6642,
      O => b_add0003_add0000(3)
    );
  b_add0003_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y57"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_2_Q,
      I1 => b_Madd_add0003_add0000_lut(3),
      O => b_add0003_add0000_2_XORG_6642
    );
  b_add0003_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_2_CYMUXFAST_6639,
      O => b_Madd_add0003_add0000_cy_3_Q
    );
  b_add0003_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_Q,
      O => b_add0003_add0000_2_FASTCARRY_6637
    );
  b_add0003_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y57"
    )
    port map (
      I0 => b_add0003_add0000_2_CYSELG_6626,
      I1 => b_add0003_add0000_2_CYSELF_6640,
      O => b_add0003_add0000_2_CYAND_6638
    );
  b_add0003_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y57"
    )
    port map (
      IA => b_add0003_add0000_2_CYMUXG2_6636,
      IB => b_add0003_add0000_2_FASTCARRY_6637,
      SEL => b_add0003_add0000_2_CYAND_6638,
      O => b_add0003_add0000_2_CYMUXFAST_6639
    );
  b_add0003_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y57"
    )
    port map (
      IA => b_add0003_add0000_2_CY0G_6634,
      IB => b_add0003_add0000_2_CYMUXF2_6635,
      SEL => b_add0003_add0000_2_CYSELG_6626,
      O => b_add0003_add0000_2_CYMUXG2_6636
    );
  b_add0003_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(3),
      O => b_add0003_add0000_2_CY0G_6634
    );
  b_add0003_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(3),
      O => b_add0003_add0000_2_CYSELG_6626
    );
  b_add0003_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_4_XORF_6693,
      O => b_add0003_add0000(4)
    );
  b_add0003_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y58"
    )
    port map (
      I0 => b_add0003_add0000_4_CYINIT_6692,
      I1 => b_Madd_add0003_add0000_lut(4),
      O => b_add0003_add0000_4_XORF_6693
    );
  b_add0003_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y58"
    )
    port map (
      IA => b_add0003_add0000_4_CY0F_6691,
      IB => b_add0003_add0000_4_CYINIT_6692,
      SEL => b_add0003_add0000_4_CYSELF_6679,
      O => b_Madd_add0003_add0000_cy_4_Q
    );
  b_add0003_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y58"
    )
    port map (
      IA => b_add0003_add0000_4_CY0F_6691,
      IB => b_add0003_add0000_4_CY0F_6691,
      SEL => b_add0003_add0000_4_CYSELF_6679,
      O => b_add0003_add0000_4_CYMUXF2_6674
    );
  b_add0003_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_3_Q,
      O => b_add0003_add0000_4_CYINIT_6692
    );
  b_add0003_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(4),
      O => b_add0003_add0000_4_CY0F_6691
    );
  b_add0003_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(4),
      O => b_add0003_add0000_4_CYSELF_6679
    );
  b_add0003_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_4_XORG_6681,
      O => b_add0003_add0000(5)
    );
  b_add0003_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y58"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_4_Q,
      I1 => b_Madd_add0003_add0000_lut(5),
      O => b_add0003_add0000_4_XORG_6681
    );
  b_add0003_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_4_CYMUXFAST_6678,
      O => b_Madd_add0003_add0000_cy_5_Q
    );
  b_add0003_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_3_Q,
      O => b_add0003_add0000_4_FASTCARRY_6676
    );
  b_add0003_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y58"
    )
    port map (
      I0 => b_add0003_add0000_4_CYSELG_6665,
      I1 => b_add0003_add0000_4_CYSELF_6679,
      O => b_add0003_add0000_4_CYAND_6677
    );
  b_add0003_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y58"
    )
    port map (
      IA => b_add0003_add0000_4_CYMUXG2_6675,
      IB => b_add0003_add0000_4_FASTCARRY_6676,
      SEL => b_add0003_add0000_4_CYAND_6677,
      O => b_add0003_add0000_4_CYMUXFAST_6678
    );
  b_add0003_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y58"
    )
    port map (
      IA => b_add0003_add0000_4_CY0G_6673,
      IB => b_add0003_add0000_4_CYMUXF2_6674,
      SEL => b_add0003_add0000_4_CYSELG_6665,
      O => b_add0003_add0000_4_CYMUXG2_6675
    );
  b_add0003_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(5),
      O => b_add0003_add0000_4_CY0G_6673
    );
  b_add0003_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(5),
      O => b_add0003_add0000_4_CYSELG_6665
    );
  b_add0003_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_6_XORF_6732,
      O => b_add0003_add0000(6)
    );
  b_add0003_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      I0 => b_add0003_add0000_6_CYINIT_6731,
      I1 => b_Madd_add0003_add0000_lut(6),
      O => b_add0003_add0000_6_XORF_6732
    );
  b_add0003_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      IA => b_add0003_add0000_6_CY0F_6730,
      IB => b_add0003_add0000_6_CYINIT_6731,
      SEL => b_add0003_add0000_6_CYSELF_6718,
      O => b_Madd_add0003_add0000_cy_6_Q
    );
  b_add0003_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      IA => b_add0003_add0000_6_CY0F_6730,
      IB => b_add0003_add0000_6_CY0F_6730,
      SEL => b_add0003_add0000_6_CYSELF_6718,
      O => b_add0003_add0000_6_CYMUXF2_6713
    );
  b_add0003_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_5_Q,
      O => b_add0003_add0000_6_CYINIT_6731
    );
  b_add0003_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(6),
      O => b_add0003_add0000_6_CY0F_6730
    );
  b_add0003_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(6),
      O => b_add0003_add0000_6_CYSELF_6718
    );
  b_add0003_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_6_XORG_6720,
      O => b_add0003_add0000(7)
    );
  b_add0003_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_6_Q,
      I1 => b_Madd_add0003_add0000_lut(7),
      O => b_add0003_add0000_6_XORG_6720
    );
  b_add0003_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_5_Q,
      O => b_add0003_add0000_6_FASTCARRY_6715
    );
  b_add0003_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      I0 => b_add0003_add0000_6_CYSELG_6704,
      I1 => b_add0003_add0000_6_CYSELF_6718,
      O => b_add0003_add0000_6_CYAND_6716
    );
  b_add0003_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      IA => b_add0003_add0000_6_CYMUXG2_6714,
      IB => b_add0003_add0000_6_FASTCARRY_6715,
      SEL => b_add0003_add0000_6_CYAND_6716,
      O => b_add0003_add0000_6_CYMUXFAST_6717
    );
  b_add0003_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      IA => b_add0003_add0000_6_CY0G_6712,
      IB => b_add0003_add0000_6_CYMUXF2_6713,
      SEL => b_add0003_add0000_6_CYSELG_6704,
      O => b_add0003_add0000_6_CYMUXG2_6714
    );
  b_add0003_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(7),
      O => b_add0003_add0000_6_CY0G_6712
    );
  b_add0003_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(7),
      O => b_add0003_add0000_6_CYSELG_6704
    );
  b_add0003_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_8_XORF_6763,
      O => b_add0003_add0000(8)
    );
  b_add0003_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y60"
    )
    port map (
      I0 => b_add0003_add0000_8_CYINIT_6762,
      I1 => b_Madd_add0003_add0000_lut(8),
      O => b_add0003_add0000_8_XORF_6763
    );
  b_add0003_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y60"
    )
    port map (
      IA => b_add0003_add0000_8_CY0F_6761,
      IB => b_add0003_add0000_8_CYINIT_6762,
      SEL => b_add0003_add0000_8_CYSELF_6753,
      O => b_Madd_add0003_add0000_cy_8_Q
    );
  b_add0003_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_6_CYMUXFAST_6717,
      O => b_add0003_add0000_8_CYINIT_6762
    );
  b_add0003_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(8),
      O => b_add0003_add0000_8_CY0F_6761
    );
  b_add0003_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(8),
      O => b_add0003_add0000_8_CYSELF_6753
    );
  b_add0003_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_8_XORG_6750,
      O => b_add0003_add0000(9)
    );
  b_add0003_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y60"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_8_Q,
      I1 => b_Maccum_rskyev_lut(9),
      O => b_add0003_add0000_8_XORG_6750
    );
  vga_sprite_wall_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_0_SRINV_6780,
      O => vga_sprite_wall_0_FFY_RST
    );
  vga_sprite_wall_1 : X_FF
    generic map(
      LOC => "SLICE_X29Y8",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_0_DYMUX_6793,
      CE => VCC,
      CLK => vga_sprite_wall_0_CLKINV_6779,
      SET => GND,
      RST => vga_sprite_wall_0_FFY_RST,
      O => vga_sprite_wall(1)
    );
  vga_sprite_Maddsub_wall_mux0003_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA56",
      LOC => "SLICE_X29Y8"
    )
    port map (
      ADR0 => vga_sprite_wall(0),
      ADR1 => vga_sprite_wallMovingForward_5128,
      ADR2 => vga_sprite_present_state_cmp_lt0000_0,
      ADR3 => vga_sprite_present_state_cmp_gt0000,
      O => vga_sprite_Maddsub_wall_mux0003_lut(0)
    );
  vga_sprite_wall_0_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_0_SRINV_6780,
      O => vga_sprite_wall_0_FFX_RST
    );
  vga_sprite_wall_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y8",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_0_DXMUX_6812,
      CE => VCC,
      CLK => vga_sprite_wall_0_CLKINV_6779,
      SET => GND,
      RST => vga_sprite_wall_0_FFX_RST,
      O => vga_sprite_wall(0)
    );
  vga_sprite_wall_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_0_XORF_6810,
      O => vga_sprite_wall_0_DXMUX_6812
    );
  vga_sprite_wall_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y8"
    )
    port map (
      I0 => vga_sprite_wall_0_CYINIT_6809,
      I1 => vga_sprite_Maddsub_wall_mux0003_lut(0),
      O => vga_sprite_wall_0_XORF_6810
    );
  vga_sprite_wall_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y8"
    )
    port map (
      IA => vga_sprite_wall_0_CY0F_6808,
      IB => vga_sprite_wall_0_CYINIT_6809,
      SEL => vga_sprite_wall_0_CYSELF_6802,
      O => vga_sprite_Maddsub_wall_mux0003_cy_0_Q
    );
  vga_sprite_wall_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_mux0004,
      O => vga_sprite_wall_0_CYINIT_6809
    );
  vga_sprite_wall_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(0),
      O => vga_sprite_wall_0_CY0F_6808
    );
  vga_sprite_wall_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_lut(0),
      O => vga_sprite_wall_0_CYSELF_6802
    );
  vga_sprite_wall_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_0_XORG_6791,
      O => vga_sprite_wall_0_DYMUX_6793
    );
  vga_sprite_wall_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y8"
    )
    port map (
      I0 => vga_sprite_Maddsub_wall_mux0003_cy_0_Q,
      I1 => vga_sprite_Maddsub_wall_mux0003_lut(1),
      O => vga_sprite_wall_0_XORG_6791
    );
  vga_sprite_wall_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_0_CYMUXG_6790,
      O => vga_sprite_Maddsub_wall_mux0003_cy_1_Q
    );
  vga_sprite_wall_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y8"
    )
    port map (
      IA => vga_sprite_wall_0_CY0G_6788,
      IB => vga_sprite_Maddsub_wall_mux0003_cy_0_Q,
      SEL => vga_sprite_wall_0_CYSELG_6782,
      O => vga_sprite_wall_0_CYMUXG_6790
    );
  vga_sprite_wall_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(1),
      O => vga_sprite_wall_0_CY0G_6788
    );
  vga_sprite_wall_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_lut(1),
      O => vga_sprite_wall_0_CYSELG_6782
    );
  vga_sprite_wall_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => vga_sprite_wall_0_SRINV_6780
    );
  vga_sprite_wall_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_wall_0_CLKINV_6779
    );
  vga_sprite_Maddsub_wall_mux0003_lut_1_Q : X_LUT4
    generic map(
      INIT => X"55A9",
      LOC => "SLICE_X29Y8"
    )
    port map (
      ADR0 => vga_sprite_wall(1),
      ADR1 => vga_sprite_wallMovingForward_5128,
      ADR2 => vga_sprite_present_state_cmp_lt0000_0,
      ADR3 => vga_sprite_present_state_cmp_gt0000,
      O => vga_sprite_Maddsub_wall_mux0003_lut(1)
    );
  vga_sprite_wall_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_2_XORF_6867,
      O => vga_sprite_wall_2_DXMUX_6869
    );
  vga_sprite_wall_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y9"
    )
    port map (
      I0 => vga_sprite_wall_2_CYINIT_6866,
      I1 => vga_sprite_Maddsub_wall_mux0003_lut(2),
      O => vga_sprite_wall_2_XORF_6867
    );
  vga_sprite_wall_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y9"
    )
    port map (
      IA => vga_sprite_wall_2_CY0F_6865,
      IB => vga_sprite_wall_2_CYINIT_6866,
      SEL => vga_sprite_wall_2_CYSELF_6848,
      O => vga_sprite_Maddsub_wall_mux0003_cy_2_Q
    );
  vga_sprite_wall_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y9"
    )
    port map (
      IA => vga_sprite_wall_2_CY0F_6865,
      IB => vga_sprite_wall_2_CY0F_6865,
      SEL => vga_sprite_wall_2_CYSELF_6848,
      O => vga_sprite_wall_2_CYMUXF2_6843
    );
  vga_sprite_wall_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_cy_1_Q,
      O => vga_sprite_wall_2_CYINIT_6866
    );
  vga_sprite_wall_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(2),
      O => vga_sprite_wall_2_CY0F_6865
    );
  vga_sprite_wall_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_lut(2),
      O => vga_sprite_wall_2_CYSELF_6848
    );
  vga_sprite_wall_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_2_XORG_6850,
      O => vga_sprite_wall_2_DYMUX_6852
    );
  vga_sprite_wall_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y9"
    )
    port map (
      I0 => vga_sprite_Maddsub_wall_mux0003_cy_2_Q,
      I1 => vga_sprite_Maddsub_wall_mux0003_lut(3),
      O => vga_sprite_wall_2_XORG_6850
    );
  vga_sprite_wall_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_2_CYMUXFAST_6847,
      O => vga_sprite_Maddsub_wall_mux0003_cy_3_Q
    );
  vga_sprite_wall_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_cy_1_Q,
      O => vga_sprite_wall_2_FASTCARRY_6845
    );
  vga_sprite_wall_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y9"
    )
    port map (
      I0 => vga_sprite_wall_2_CYSELG_6836,
      I1 => vga_sprite_wall_2_CYSELF_6848,
      O => vga_sprite_wall_2_CYAND_6846
    );
  vga_sprite_wall_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y9"
    )
    port map (
      IA => vga_sprite_wall_2_CYMUXG2_6844,
      IB => vga_sprite_wall_2_FASTCARRY_6845,
      SEL => vga_sprite_wall_2_CYAND_6846,
      O => vga_sprite_wall_2_CYMUXFAST_6847
    );
  vga_sprite_wall_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y9"
    )
    port map (
      IA => vga_sprite_wall_2_CY0G_6842,
      IB => vga_sprite_wall_2_CYMUXF2_6843,
      SEL => vga_sprite_wall_2_CYSELG_6836,
      O => vga_sprite_wall_2_CYMUXG2_6844
    );
  vga_sprite_wall_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(3),
      O => vga_sprite_wall_2_CY0G_6842
    );
  vga_sprite_wall_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_lut(3),
      O => vga_sprite_wall_2_CYSELG_6836
    );
  vga_sprite_wall_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => vga_sprite_wall_2_SRINV_6834
    );
  vga_sprite_wall_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_wall_2_CLKINV_6833
    );
  vga_sprite_Maddsub_wall_mux0003_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55A9",
      LOC => "SLICE_X29Y9"
    )
    port map (
      ADR0 => vga_sprite_wall(3),
      ADR1 => vga_sprite_wallMovingForward_5128,
      ADR2 => vga_sprite_present_state_cmp_lt0000_0,
      ADR3 => vga_sprite_present_state_cmp_gt0000,
      O => vga_sprite_Maddsub_wall_mux0003_lut(3)
    );
  vga_sprite_wall_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_4_XORF_6924,
      O => vga_sprite_wall_4_DXMUX_6926
    );
  vga_sprite_wall_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y10"
    )
    port map (
      I0 => vga_sprite_wall_4_CYINIT_6923,
      I1 => vga_sprite_Maddsub_wall_mux0003_lut(4),
      O => vga_sprite_wall_4_XORF_6924
    );
  vga_sprite_wall_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y10"
    )
    port map (
      IA => vga_sprite_wall_4_CY0F_6922,
      IB => vga_sprite_wall_4_CYINIT_6923,
      SEL => vga_sprite_wall_4_CYSELF_6905,
      O => vga_sprite_Maddsub_wall_mux0003_cy_4_Q
    );
  vga_sprite_wall_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y10"
    )
    port map (
      IA => vga_sprite_wall_4_CY0F_6922,
      IB => vga_sprite_wall_4_CY0F_6922,
      SEL => vga_sprite_wall_4_CYSELF_6905,
      O => vga_sprite_wall_4_CYMUXF2_6900
    );
  vga_sprite_wall_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_cy_3_Q,
      O => vga_sprite_wall_4_CYINIT_6923
    );
  vga_sprite_wall_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(4),
      O => vga_sprite_wall_4_CY0F_6922
    );
  vga_sprite_wall_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_lut(4),
      O => vga_sprite_wall_4_CYSELF_6905
    );
  vga_sprite_wall_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_4_XORG_6907,
      O => vga_sprite_wall_4_DYMUX_6909
    );
  vga_sprite_wall_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y10"
    )
    port map (
      I0 => vga_sprite_Maddsub_wall_mux0003_cy_4_Q,
      I1 => vga_sprite_Maddsub_wall_mux0003_lut(5),
      O => vga_sprite_wall_4_XORG_6907
    );
  vga_sprite_wall_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_4_CYMUXFAST_6904,
      O => vga_sprite_Maddsub_wall_mux0003_cy_5_Q
    );
  vga_sprite_wall_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_cy_3_Q,
      O => vga_sprite_wall_4_FASTCARRY_6902
    );
  vga_sprite_wall_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y10"
    )
    port map (
      I0 => vga_sprite_wall_4_CYSELG_6893,
      I1 => vga_sprite_wall_4_CYSELF_6905,
      O => vga_sprite_wall_4_CYAND_6903
    );
  vga_sprite_wall_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y10"
    )
    port map (
      IA => vga_sprite_wall_4_CYMUXG2_6901,
      IB => vga_sprite_wall_4_FASTCARRY_6902,
      SEL => vga_sprite_wall_4_CYAND_6903,
      O => vga_sprite_wall_4_CYMUXFAST_6904
    );
  vga_sprite_wall_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y10"
    )
    port map (
      IA => vga_sprite_wall_4_CY0G_6899,
      IB => vga_sprite_wall_4_CYMUXF2_6900,
      SEL => vga_sprite_wall_4_CYSELG_6893,
      O => vga_sprite_wall_4_CYMUXG2_6901
    );
  vga_sprite_wall_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(5),
      O => vga_sprite_wall_4_CY0G_6899
    );
  vga_sprite_wall_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_lut(5),
      O => vga_sprite_wall_4_CYSELG_6893
    );
  vga_sprite_wall_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => vga_sprite_wall_4_SRINV_6891
    );
  vga_sprite_wall_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_wall_4_CLKINV_6890
    );
  vga_sprite_wall_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_6_XORF_6979,
      O => vga_sprite_wall_6_DXMUX_6981
    );
  vga_sprite_wall_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      I0 => vga_sprite_wall_6_CYINIT_6978,
      I1 => vga_sprite_Maddsub_wall_mux0003_lut(6),
      O => vga_sprite_wall_6_XORF_6979
    );
  vga_sprite_wall_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      IA => vga_sprite_wall_6_CY0F_6977,
      IB => vga_sprite_wall_6_CYINIT_6978,
      SEL => vga_sprite_wall_6_CYSELF_6961,
      O => vga_sprite_Maddsub_wall_mux0003_cy_6_Q
    );
  vga_sprite_wall_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      IA => vga_sprite_wall_6_CY0F_6977,
      IB => vga_sprite_wall_6_CY0F_6977,
      SEL => vga_sprite_wall_6_CYSELF_6961,
      O => vga_sprite_wall_6_CYMUXF2_6956
    );
  vga_sprite_wall_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_cy_5_Q,
      O => vga_sprite_wall_6_CYINIT_6978
    );
  vga_sprite_wall_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(6),
      O => vga_sprite_wall_6_CY0F_6977
    );
  vga_sprite_wall_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_lut(6),
      O => vga_sprite_wall_6_CYSELF_6961
    );
  vga_sprite_wall_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_6_XORG_6963,
      O => vga_sprite_wall_6_DYMUX_6965
    );
  vga_sprite_wall_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      I0 => vga_sprite_Maddsub_wall_mux0003_cy_6_Q,
      I1 => vga_sprite_Maddsub_wall_mux0003_lut(7),
      O => vga_sprite_wall_6_XORG_6963
    );
  vga_sprite_wall_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_cy_5_Q,
      O => vga_sprite_wall_6_FASTCARRY_6958
    );
  vga_sprite_wall_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      I0 => vga_sprite_wall_6_CYSELG_6949,
      I1 => vga_sprite_wall_6_CYSELF_6961,
      O => vga_sprite_wall_6_CYAND_6959
    );
  vga_sprite_wall_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      IA => vga_sprite_wall_6_CYMUXG2_6957,
      IB => vga_sprite_wall_6_FASTCARRY_6958,
      SEL => vga_sprite_wall_6_CYAND_6959,
      O => vga_sprite_wall_6_CYMUXFAST_6960
    );
  vga_sprite_wall_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      IA => vga_sprite_wall_6_CY0G_6955,
      IB => vga_sprite_wall_6_CYMUXF2_6956,
      SEL => vga_sprite_wall_6_CYSELG_6949,
      O => vga_sprite_wall_6_CYMUXG2_6957
    );
  vga_sprite_wall_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(7),
      O => vga_sprite_wall_6_CY0G_6955
    );
  vga_sprite_wall_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_lut(7),
      O => vga_sprite_wall_6_CYSELG_6949
    );
  vga_sprite_wall_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => vga_sprite_wall_6_SRINV_6947
    );
  vga_sprite_wall_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_wall_6_CLKINV_6946
    );
  vga_sprite_wall_6 : X_FF
    generic map(
      LOC => "SLICE_X29Y11",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_6_DXMUX_6981,
      CE => VCC,
      CLK => vga_sprite_wall_6_CLKINV_6946,
      SET => GND,
      RST => vga_sprite_wall_6_SRINV_6947,
      O => vga_sprite_wall(6)
    );
  vga_sprite_wall_8_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_8_SRINV_7002,
      O => vga_sprite_wall_8_FFY_RST
    );
  vga_sprite_wall_9 : X_FF
    generic map(
      LOC => "SLICE_X29Y12",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_8_DYMUX_7012,
      CE => VCC,
      CLK => vga_sprite_wall_8_CLKINV_7001,
      SET => GND,
      RST => vga_sprite_wall_8_FFY_RST,
      O => vga_sprite_wall(9)
    );
  vga_sprite_Maddsub_wall_mux0003_lut_8_Q : X_LUT4
    generic map(
      INIT => X"55A9",
      LOC => "SLICE_X29Y12"
    )
    port map (
      ADR0 => vga_sprite_wall(8),
      ADR1 => vga_sprite_wallMovingForward_5128,
      ADR2 => vga_sprite_present_state_cmp_lt0000_0,
      ADR3 => vga_sprite_present_state_cmp_gt0000,
      O => vga_sprite_Maddsub_wall_mux0003_lut(8)
    );
  vga_sprite_wall_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_8_XORF_7028,
      O => vga_sprite_wall_8_DXMUX_7030
    );
  vga_sprite_wall_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y12"
    )
    port map (
      I0 => vga_sprite_wall_8_CYINIT_7027,
      I1 => vga_sprite_Maddsub_wall_mux0003_lut(8),
      O => vga_sprite_wall_8_XORF_7028
    );
  vga_sprite_wall_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y12"
    )
    port map (
      IA => vga_sprite_wall_8_CY0F_7026,
      IB => vga_sprite_wall_8_CYINIT_7027,
      SEL => vga_sprite_wall_8_CYSELF_7020,
      O => vga_sprite_Maddsub_wall_mux0003_cy_8_Q
    );
  vga_sprite_wall_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_6_CYMUXFAST_6960,
      O => vga_sprite_wall_8_CYINIT_7027
    );
  vga_sprite_wall_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(8),
      O => vga_sprite_wall_8_CY0F_7026
    );
  vga_sprite_wall_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Maddsub_wall_mux0003_lut(8),
      O => vga_sprite_wall_8_CYSELF_7020
    );
  vga_sprite_wall_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_8_XORG_7010,
      O => vga_sprite_wall_8_DYMUX_7012
    );
  vga_sprite_wall_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y12"
    )
    port map (
      I0 => vga_sprite_Maddsub_wall_mux0003_cy_8_Q,
      I1 => vga_sprite_Maddsub_wall_mux0003_lut(9),
      O => vga_sprite_wall_8_XORG_7010
    );
  vga_sprite_wall_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => vga_sprite_wall_8_SRINV_7002
    );
  vga_sprite_wall_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_wall_8_CLKINV_7001
    );
  vga_sprite_Maddsub_wall_mux0003_lut_9_Q : X_LUT4
    generic map(
      INIT => X"33C9",
      LOC => "SLICE_X29Y12"
    )
    port map (
      ADR0 => vga_sprite_wallMovingForward_5128,
      ADR1 => vga_sprite_wall(9),
      ADR2 => vga_sprite_present_state_cmp_lt0000_0,
      ADR3 => vga_sprite_present_state_cmp_gt0000,
      O => vga_sprite_Maddsub_wall_mux0003_lut(9)
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y9"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0F_7065,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYINIT_7066,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELF_7057,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy(0)
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_cy_1_BXINV_7055,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYINIT_7066
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(0),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0F_7065
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(0),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELF_7057
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_BXINV_7055
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y9"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0G_7052,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy(0),
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELG_7044,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYMUXG_7054
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(1),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0G_7052
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(1),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELG_7044
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0F_7097,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0F_7097,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELF_7088,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXF2_7083
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(2),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0F_7097
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(2),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELF_7088
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYMUXG_7054,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_FASTCARRY_7085
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      I0 => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELG_7074,
      I1 => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELF_7088,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYAND_7086
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXG2_7084,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_3_FASTCARRY_7085,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYAND_7086,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXFAST_7087
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0G_7082,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXF2_7083,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELG_7074,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXG2_7084
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(3),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0G_7082
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(3),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELG_7074
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0F_7128,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0F_7128,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELF_7119,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXF2_7114
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(4),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0F_7128
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(4),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELF_7119
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXFAST_7087,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_FASTCARRY_7116
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      I0 => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELG_7105,
      I1 => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELF_7119,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYAND_7117
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXG2_7115,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_5_FASTCARRY_7116,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYAND_7117,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXFAST_7118
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0G_7113,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXF2_7114,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELG_7105,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXG2_7115
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(5),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0G_7113
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(5),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELG_7105
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0F_7159,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0F_7159,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELF_7150,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXF2_7145
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(6),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0F_7159
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(6),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELF_7150
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXFAST_7118,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_FASTCARRY_7147
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      I0 => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELG_7136,
      I1 => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELF_7150,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYAND_7148
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXG2_7146,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_7_FASTCARRY_7147,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYAND_7148,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXFAST_7149
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0G_7144,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXF2_7145,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELG_7136,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXG2_7146
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(7),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0G_7144
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(7),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELG_7136
    );
  vga_sprite_red_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      IA => vga_sprite_red_cmp_le0000_CY0F_7190,
      IB => vga_sprite_red_cmp_le0000_CY0F_7190,
      SEL => vga_sprite_red_cmp_le0000_CYSELF_7181,
      O => vga_sprite_red_cmp_le0000_CYMUXF2_7176
    );
  vga_sprite_red_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(8),
      O => vga_sprite_red_cmp_le0000_CY0F_7190
    );
  vga_sprite_red_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(8),
      O => vga_sprite_red_cmp_le0000_CYSELF_7181
    );
  vga_sprite_red_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_red_cmp_le0000_CYMUXFAST_7180,
      O => vga_sprite_red_cmp_le0000
    );
  vga_sprite_red_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXFAST_7149,
      O => vga_sprite_red_cmp_le0000_FASTCARRY_7178
    );
  vga_sprite_red_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      I0 => vga_sprite_red_cmp_le0000_CYSELG_7167,
      I1 => vga_sprite_red_cmp_le0000_CYSELF_7181,
      O => vga_sprite_red_cmp_le0000_CYAND_7179
    );
  vga_sprite_red_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      IA => vga_sprite_red_cmp_le0000_CYMUXG2_7177,
      IB => vga_sprite_red_cmp_le0000_FASTCARRY_7178,
      SEL => vga_sprite_red_cmp_le0000_CYAND_7179,
      O => vga_sprite_red_cmp_le0000_CYMUXFAST_7180
    );
  vga_sprite_red_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      IA => vga_sprite_red_cmp_le0000_CY0G_7175,
      IB => vga_sprite_red_cmp_le0000_CYMUXF2_7176,
      SEL => vga_sprite_red_cmp_le0000_CYSELG_7167,
      O => vga_sprite_red_cmp_le0000_CYMUXG2_7177
    );
  vga_sprite_red_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(9),
      O => vga_sprite_red_cmp_le0000_CY0G_7175
    );
  vga_sprite_red_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(9),
      O => vga_sprite_red_cmp_le0000_CYSELG_7167
    );
  b_dcvmona_0 : X_FF
    generic map(
      LOC => "SLICE_X33Y28",
      INIT => '1'
    )
    port map (
      I => b_dcvmona_0_DXMUX_7241,
      CE => b_dcvmona_0_CEINV_7200,
      CLK => b_dcvmona_0_CLKINV_7201,
      SET => b_dcvmona_0_SRINV_7202,
      RST => GND,
      O => b_dcvmona(0)
    );
  b_dcvmona_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      O => b_dcvmona_0_LOGIC_ZERO_7213
    );
  b_dcvmona_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      O => b_dcvmona_0_LOGIC_ONE_7238
    );
  b_dcvmona_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_XORF_7239,
      O => b_dcvmona_0_DXMUX_7241
    );
  b_dcvmona_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      I0 => b_dcvmona_0_CYINIT_7237,
      I1 => b_dcvmona_0_F,
      O => b_dcvmona_0_XORF_7239
    );
  b_dcvmona_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      IA => b_dcvmona_0_LOGIC_ONE_7238,
      IB => b_dcvmona_0_CYINIT_7237,
      SEL => b_dcvmona_0_CYSELF_7228,
      O => b_Madd_dcvmona_sub0000_cy_0_Q
    );
  b_dcvmona_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_BXINV_7226,
      O => b_dcvmona_0_CYINIT_7237
    );
  b_dcvmona_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_F,
      O => b_dcvmona_0_CYSELF_7228
    );
  b_dcvmona_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_dcvmona_0_BXINV_7226
    );
  b_dcvmona_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_XORG_7216,
      O => b_dcvmona_0_DYMUX_7218
    );
  b_dcvmona_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_0_Q,
      I1 => b_Madd_dcvmona_not0000(1),
      O => b_dcvmona_0_XORG_7216
    );
  b_dcvmona_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_CYMUXG_7215,
      O => b_Madd_dcvmona_sub0000_cy_1_Q
    );
  b_dcvmona_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      IA => b_dcvmona_0_LOGIC_ZERO_7213,
      IB => b_Madd_dcvmona_sub0000_cy_0_Q,
      SEL => b_dcvmona_0_CYSELG_7204,
      O => b_dcvmona_0_CYMUXG_7215
    );
  b_dcvmona_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(1),
      O => b_dcvmona_0_CYSELG_7204
    );
  b_dcvmona_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvmona_0_SRINV_7202
    );
  b_dcvmona_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_0_CLKINV_7201
    );
  b_dcvmona_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_0_CEINV_7200
    );
  b_dcvmona_1 : X_FF
    generic map(
      LOC => "SLICE_X33Y28",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_0_DYMUX_7218,
      CE => b_dcvmona_0_CEINV_7200,
      CLK => b_dcvmona_0_CLKINV_7201,
      SET => GND,
      RST => b_dcvmona_0_SRINV_7202,
      O => b_dcvmona(1)
    );
  b_Madd_dcvmona_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvmona(1),
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(1)
    );
  b_dcvmona_2_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_SRINV_7259,
      O => b_dcvmona_2_FFY_RST
    );
  b_dcvmona_3 : X_FF
    generic map(
      LOC => "SLICE_X33Y29",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_2_DYMUX_7280,
      CE => b_dcvmona_2_CEINV_7257,
      CLK => b_dcvmona_2_CLKINV_7258,
      SET => GND,
      RST => b_dcvmona_2_FFY_RST,
      O => b_dcvmona(3)
    );
  b_dcvmona_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y29"
    )
    port map (
      O => b_dcvmona_2_LOGIC_ZERO_7270
    );
  b_dcvmona_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_XORF_7298,
      O => b_dcvmona_2_DXMUX_7300
    );
  b_dcvmona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y29"
    )
    port map (
      I0 => b_dcvmona_2_CYINIT_7297,
      I1 => b_Madd_dcvmona_not0000(2),
      O => b_dcvmona_2_XORF_7298
    );
  b_dcvmona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y29"
    )
    port map (
      IA => b_dcvmona_2_LOGIC_ZERO_7270,
      IB => b_dcvmona_2_CYINIT_7297,
      SEL => b_dcvmona_2_CYSELF_7276,
      O => b_Madd_dcvmona_sub0000_cy_2_Q
    );
  b_dcvmona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y29"
    )
    port map (
      IA => b_dcvmona_2_LOGIC_ZERO_7270,
      IB => b_dcvmona_2_LOGIC_ZERO_7270,
      SEL => b_dcvmona_2_CYSELF_7276,
      O => b_dcvmona_2_CYMUXF2_7271
    );
  b_dcvmona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_1_Q,
      O => b_dcvmona_2_CYINIT_7297
    );
  b_dcvmona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(2),
      O => b_dcvmona_2_CYSELF_7276
    );
  b_dcvmona_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_XORG_7278,
      O => b_dcvmona_2_DYMUX_7280
    );
  b_dcvmona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y29"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_2_Q,
      I1 => b_Madd_dcvmona_not0000(3),
      O => b_dcvmona_2_XORG_7278
    );
  b_dcvmona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_CYMUXFAST_7275,
      O => b_Madd_dcvmona_sub0000_cy_3_Q
    );
  b_dcvmona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_1_Q,
      O => b_dcvmona_2_FASTCARRY_7273
    );
  b_dcvmona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y29"
    )
    port map (
      I0 => b_dcvmona_2_CYSELG_7261,
      I1 => b_dcvmona_2_CYSELF_7276,
      O => b_dcvmona_2_CYAND_7274
    );
  b_dcvmona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y29"
    )
    port map (
      IA => b_dcvmona_2_CYMUXG2_7272,
      IB => b_dcvmona_2_FASTCARRY_7273,
      SEL => b_dcvmona_2_CYAND_7274,
      O => b_dcvmona_2_CYMUXFAST_7275
    );
  b_dcvmona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y29"
    )
    port map (
      IA => b_dcvmona_2_LOGIC_ZERO_7270,
      IB => b_dcvmona_2_CYMUXF2_7271,
      SEL => b_dcvmona_2_CYSELG_7261,
      O => b_dcvmona_2_CYMUXG2_7272
    );
  b_dcvmona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(3),
      O => b_dcvmona_2_CYSELG_7261
    );
  b_dcvmona_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvmona_2_SRINV_7259
    );
  b_dcvmona_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_2_CLKINV_7258
    );
  b_dcvmona_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_2_CEINV_7257
    );
  b_Madd_dcvmona_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(3),
      O => b_Madd_dcvmona_not0000(3)
    );
  b_dcvmona_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y30"
    )
    port map (
      O => b_dcvmona_4_LOGIC_ZERO_7330
    );
  b_dcvmona_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_4_XORF_7358,
      O => b_dcvmona_4_DXMUX_7360
    );
  b_dcvmona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y30"
    )
    port map (
      I0 => b_dcvmona_4_CYINIT_7357,
      I1 => b_Madd_dcvmona_not0000(4),
      O => b_dcvmona_4_XORF_7358
    );
  b_dcvmona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y30"
    )
    port map (
      IA => b_dcvmona_4_LOGIC_ZERO_7330,
      IB => b_dcvmona_4_CYINIT_7357,
      SEL => b_dcvmona_4_CYSELF_7336,
      O => b_Madd_dcvmona_sub0000_cy_4_Q
    );
  b_dcvmona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y30"
    )
    port map (
      IA => b_dcvmona_4_LOGIC_ZERO_7330,
      IB => b_dcvmona_4_LOGIC_ZERO_7330,
      SEL => b_dcvmona_4_CYSELF_7336,
      O => b_dcvmona_4_CYMUXF2_7331
    );
  b_dcvmona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_3_Q,
      O => b_dcvmona_4_CYINIT_7357
    );
  b_dcvmona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(4),
      O => b_dcvmona_4_CYSELF_7336
    );
  b_dcvmona_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_4_XORG_7338,
      O => b_dcvmona_4_DYMUX_7340
    );
  b_dcvmona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y30"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_4_Q,
      I1 => b_Madd_dcvmona_not0000(5),
      O => b_dcvmona_4_XORG_7338
    );
  b_dcvmona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_4_CYMUXFAST_7335,
      O => b_Madd_dcvmona_sub0000_cy_5_Q
    );
  b_dcvmona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_3_Q,
      O => b_dcvmona_4_FASTCARRY_7333
    );
  b_dcvmona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y30"
    )
    port map (
      I0 => b_dcvmona_4_CYSELG_7321,
      I1 => b_dcvmona_4_CYSELF_7336,
      O => b_dcvmona_4_CYAND_7334
    );
  b_dcvmona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y30"
    )
    port map (
      IA => b_dcvmona_4_CYMUXG2_7332,
      IB => b_dcvmona_4_FASTCARRY_7333,
      SEL => b_dcvmona_4_CYAND_7334,
      O => b_dcvmona_4_CYMUXFAST_7335
    );
  b_dcvmona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y30"
    )
    port map (
      IA => b_dcvmona_4_LOGIC_ZERO_7330,
      IB => b_dcvmona_4_CYMUXF2_7331,
      SEL => b_dcvmona_4_CYSELG_7321,
      O => b_dcvmona_4_CYMUXG2_7332
    );
  b_dcvmona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(5),
      O => b_dcvmona_4_CYSELG_7321
    );
  b_dcvmona_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvmona_4_SRINV_7319
    );
  b_dcvmona_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_4_CLKINV_7318
    );
  b_dcvmona_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_4_CEINV_7317
    );
  b_dcvmona_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y31"
    )
    port map (
      O => b_dcvmona_6_LOGIC_ZERO_7390
    );
  b_dcvmona_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_6_XORF_7418,
      O => b_dcvmona_6_DXMUX_7420
    );
  b_dcvmona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y31"
    )
    port map (
      I0 => b_dcvmona_6_CYINIT_7417,
      I1 => b_Madd_dcvmona_not0000(6),
      O => b_dcvmona_6_XORF_7418
    );
  b_dcvmona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y31"
    )
    port map (
      IA => b_dcvmona_6_LOGIC_ZERO_7390,
      IB => b_dcvmona_6_CYINIT_7417,
      SEL => b_dcvmona_6_CYSELF_7396,
      O => b_Madd_dcvmona_sub0000_cy_6_Q
    );
  b_dcvmona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y31"
    )
    port map (
      IA => b_dcvmona_6_LOGIC_ZERO_7390,
      IB => b_dcvmona_6_LOGIC_ZERO_7390,
      SEL => b_dcvmona_6_CYSELF_7396,
      O => b_dcvmona_6_CYMUXF2_7391
    );
  b_dcvmona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_5_Q,
      O => b_dcvmona_6_CYINIT_7417
    );
  b_dcvmona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(6),
      O => b_dcvmona_6_CYSELF_7396
    );
  b_dcvmona_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_6_XORG_7398,
      O => b_dcvmona_6_DYMUX_7400
    );
  b_dcvmona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y31"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_6_Q,
      I1 => b_Madd_dcvmona_not0000(7),
      O => b_dcvmona_6_XORG_7398
    );
  b_dcvmona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_5_Q,
      O => b_dcvmona_6_FASTCARRY_7393
    );
  b_dcvmona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y31"
    )
    port map (
      I0 => b_dcvmona_6_CYSELG_7381,
      I1 => b_dcvmona_6_CYSELF_7396,
      O => b_dcvmona_6_CYAND_7394
    );
  b_dcvmona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y31"
    )
    port map (
      IA => b_dcvmona_6_CYMUXG2_7392,
      IB => b_dcvmona_6_FASTCARRY_7393,
      SEL => b_dcvmona_6_CYAND_7394,
      O => b_dcvmona_6_CYMUXFAST_7395
    );
  b_dcvmona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y31"
    )
    port map (
      IA => b_dcvmona_6_LOGIC_ZERO_7390,
      IB => b_dcvmona_6_CYMUXF2_7391,
      SEL => b_dcvmona_6_CYSELG_7381,
      O => b_dcvmona_6_CYMUXG2_7392
    );
  b_dcvmona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(7),
      O => b_dcvmona_6_CYSELG_7381
    );
  b_dcvmona_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvmona_6_SRINV_7379
    );
  b_dcvmona_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_6_CLKINV_7378
    );
  b_dcvmona_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_6_CEINV_7377
    );
  b_dcvmona_8_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_8_SRINV_7438,
      O => b_dcvmona_8_FFY_RST
    );
  b_dcvmona_9 : X_FF
    generic map(
      LOC => "SLICE_X33Y32",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_8_DYMUX_7451,
      CE => b_dcvmona_8_CEINV_7436,
      CLK => b_dcvmona_8_CLKINV_7437,
      SET => GND,
      RST => b_dcvmona_8_FFY_RST,
      O => b_dcvmona(9)
    );
  b_Madd_dcvmona_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvmona(8),
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(8)
    );
  b_dcvmona_8_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_8_SRINV_7438,
      O => b_dcvmona_8_FFX_RST
    );
  b_dcvmona_8 : X_FF
    generic map(
      LOC => "SLICE_X33Y32",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_8_DXMUX_7473,
      CE => b_dcvmona_8_CEINV_7436,
      CLK => b_dcvmona_8_CLKINV_7437,
      SET => GND,
      RST => b_dcvmona_8_FFX_RST,
      O => b_dcvmona(8)
    );
  b_dcvmona_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y32"
    )
    port map (
      O => b_dcvmona_8_LOGIC_ZERO_7470
    );
  b_dcvmona_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_8_XORF_7471,
      O => b_dcvmona_8_DXMUX_7473
    );
  b_dcvmona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y32"
    )
    port map (
      I0 => b_dcvmona_8_CYINIT_7469,
      I1 => b_Madd_dcvmona_not0000(8),
      O => b_dcvmona_8_XORF_7471
    );
  b_dcvmona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y32"
    )
    port map (
      IA => b_dcvmona_8_LOGIC_ZERO_7470,
      IB => b_dcvmona_8_CYINIT_7469,
      SEL => b_dcvmona_8_CYSELF_7460,
      O => b_Madd_dcvmona_sub0000_cy_8_Q
    );
  b_dcvmona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_6_CYMUXFAST_7395,
      O => b_dcvmona_8_CYINIT_7469
    );
  b_dcvmona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(8),
      O => b_dcvmona_8_CYSELF_7460
    );
  b_dcvmona_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_8_XORG_7449,
      O => b_dcvmona_8_DYMUX_7451
    );
  b_dcvmona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y32"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_8_Q,
      I1 => b_Madd_dcvmona_not0000(9),
      O => b_dcvmona_8_XORG_7449
    );
  b_dcvmona_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvmona_8_SRINV_7438
    );
  b_dcvmona_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_8_CLKINV_7437
    );
  b_dcvmona_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_8_CEINV_7436
    );
  b_Madd_dcvmona_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(9),
      O => b_Madd_dcvmona_not0000(9)
    );
  b_Madd_add0000_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y30"
    )
    port map (
      IA => b_Madd_add0000_add0000_cy_1_CY0F_7509,
      IB => b_Madd_add0000_add0000_cy_1_CYINIT_7510,
      SEL => b_Madd_add0000_add0000_cy_1_CYSELF_7501,
      O => b_Madd_add0000_add0000_cy_0_Q
    );
  b_Madd_add0000_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_BXINV_7499,
      O => b_Madd_add0000_add0000_cy_1_CYINIT_7510
    );
  b_Madd_add0000_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => b_Madd_add0000_add0000_cy_1_CY0F_7509
    );
  b_Madd_add0000_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(0),
      O => b_Madd_add0000_add0000_cy_1_CYSELF_7501
    );
  b_Madd_add0000_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0000_add0000_cy_1_BXINV_7499
    );
  b_Madd_add0000_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_CYMUXG_7498,
      O => b_Madd_add0000_add0000_cy_1_Q
    );
  b_Madd_add0000_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y30"
    )
    port map (
      IA => b_Madd_add0000_add0000_cy_1_CY0G_7496,
      IB => b_Madd_add0000_add0000_cy_0_Q,
      SEL => b_Madd_add0000_add0000_cy_1_CYSELG_7488,
      O => b_Madd_add0000_add0000_cy_1_CYMUXG_7498
    );
  b_Madd_add0000_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => b_Madd_add0000_add0000_cy_1_CY0G_7496
    );
  b_Madd_add0000_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(1),
      O => b_Madd_add0000_add0000_cy_1_CYSELG_7488
    );
  b_add0000_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_2_XORF_7548,
      O => b_add0000_add0000(2)
    );
  b_add0000_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y31"
    )
    port map (
      I0 => b_add0000_add0000_2_CYINIT_7547,
      I1 => b_Madd_add0000_add0000_lut(2),
      O => b_add0000_add0000_2_XORF_7548
    );
  b_add0000_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y31"
    )
    port map (
      IA => b_add0000_add0000_2_CY0F_7546,
      IB => b_add0000_add0000_2_CYINIT_7547,
      SEL => b_add0000_add0000_2_CYSELF_7534,
      O => b_Madd_add0000_add0000_cy_2_Q
    );
  b_add0000_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y31"
    )
    port map (
      IA => b_add0000_add0000_2_CY0F_7546,
      IB => b_add0000_add0000_2_CY0F_7546,
      SEL => b_add0000_add0000_2_CYSELF_7534,
      O => b_add0000_add0000_2_CYMUXF2_7529
    );
  b_add0000_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_Q,
      O => b_add0000_add0000_2_CYINIT_7547
    );
  b_add0000_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(2),
      O => b_add0000_add0000_2_CY0F_7546
    );
  b_add0000_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(2),
      O => b_add0000_add0000_2_CYSELF_7534
    );
  b_add0000_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_2_XORG_7536,
      O => b_add0000_add0000(3)
    );
  b_add0000_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y31"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_2_Q,
      I1 => b_Madd_add0000_add0000_lut(3),
      O => b_add0000_add0000_2_XORG_7536
    );
  b_add0000_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_2_CYMUXFAST_7533,
      O => b_Madd_add0000_add0000_cy_3_Q
    );
  b_add0000_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_Q,
      O => b_add0000_add0000_2_FASTCARRY_7531
    );
  b_add0000_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y31"
    )
    port map (
      I0 => b_add0000_add0000_2_CYSELG_7520,
      I1 => b_add0000_add0000_2_CYSELF_7534,
      O => b_add0000_add0000_2_CYAND_7532
    );
  b_add0000_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y31"
    )
    port map (
      IA => b_add0000_add0000_2_CYMUXG2_7530,
      IB => b_add0000_add0000_2_FASTCARRY_7531,
      SEL => b_add0000_add0000_2_CYAND_7532,
      O => b_add0000_add0000_2_CYMUXFAST_7533
    );
  b_add0000_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y31"
    )
    port map (
      IA => b_add0000_add0000_2_CY0G_7528,
      IB => b_add0000_add0000_2_CYMUXF2_7529,
      SEL => b_add0000_add0000_2_CYSELG_7520,
      O => b_add0000_add0000_2_CYMUXG2_7530
    );
  b_add0000_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(3),
      O => b_add0000_add0000_2_CY0G_7528
    );
  b_add0000_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(3),
      O => b_add0000_add0000_2_CYSELG_7520
    );
  b_add0000_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_4_XORF_7587,
      O => b_add0000_add0000(4)
    );
  b_add0000_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y32"
    )
    port map (
      I0 => b_add0000_add0000_4_CYINIT_7586,
      I1 => b_Madd_add0000_add0000_lut(4),
      O => b_add0000_add0000_4_XORF_7587
    );
  b_add0000_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y32"
    )
    port map (
      IA => b_add0000_add0000_4_CY0F_7585,
      IB => b_add0000_add0000_4_CYINIT_7586,
      SEL => b_add0000_add0000_4_CYSELF_7573,
      O => b_Madd_add0000_add0000_cy_4_Q
    );
  b_add0000_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y32"
    )
    port map (
      IA => b_add0000_add0000_4_CY0F_7585,
      IB => b_add0000_add0000_4_CY0F_7585,
      SEL => b_add0000_add0000_4_CYSELF_7573,
      O => b_add0000_add0000_4_CYMUXF2_7568
    );
  b_add0000_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_3_Q,
      O => b_add0000_add0000_4_CYINIT_7586
    );
  b_add0000_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(4),
      O => b_add0000_add0000_4_CY0F_7585
    );
  b_add0000_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(4),
      O => b_add0000_add0000_4_CYSELF_7573
    );
  b_add0000_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_4_XORG_7575,
      O => b_add0000_add0000(5)
    );
  b_add0000_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y32"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_4_Q,
      I1 => b_Madd_add0000_add0000_lut(5),
      O => b_add0000_add0000_4_XORG_7575
    );
  b_add0000_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_4_CYMUXFAST_7572,
      O => b_Madd_add0000_add0000_cy_5_Q
    );
  b_add0000_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_3_Q,
      O => b_add0000_add0000_4_FASTCARRY_7570
    );
  b_add0000_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y32"
    )
    port map (
      I0 => b_add0000_add0000_4_CYSELG_7559,
      I1 => b_add0000_add0000_4_CYSELF_7573,
      O => b_add0000_add0000_4_CYAND_7571
    );
  b_add0000_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y32"
    )
    port map (
      IA => b_add0000_add0000_4_CYMUXG2_7569,
      IB => b_add0000_add0000_4_FASTCARRY_7570,
      SEL => b_add0000_add0000_4_CYAND_7571,
      O => b_add0000_add0000_4_CYMUXFAST_7572
    );
  b_add0000_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y32"
    )
    port map (
      IA => b_add0000_add0000_4_CY0G_7567,
      IB => b_add0000_add0000_4_CYMUXF2_7568,
      SEL => b_add0000_add0000_4_CYSELG_7559,
      O => b_add0000_add0000_4_CYMUXG2_7569
    );
  b_add0000_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(5),
      O => b_add0000_add0000_4_CY0G_7567
    );
  b_add0000_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(5),
      O => b_add0000_add0000_4_CYSELG_7559
    );
  b_add0000_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_6_XORF_7626,
      O => b_add0000_add0000(6)
    );
  b_add0000_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y33"
    )
    port map (
      I0 => b_add0000_add0000_6_CYINIT_7625,
      I1 => b_Madd_add0000_add0000_lut(6),
      O => b_add0000_add0000_6_XORF_7626
    );
  b_add0000_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y33"
    )
    port map (
      IA => b_add0000_add0000_6_CY0F_7624,
      IB => b_add0000_add0000_6_CYINIT_7625,
      SEL => b_add0000_add0000_6_CYSELF_7612,
      O => b_Madd_add0000_add0000_cy_6_Q
    );
  b_add0000_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y33"
    )
    port map (
      IA => b_add0000_add0000_6_CY0F_7624,
      IB => b_add0000_add0000_6_CY0F_7624,
      SEL => b_add0000_add0000_6_CYSELF_7612,
      O => b_add0000_add0000_6_CYMUXF2_7607
    );
  b_add0000_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_5_Q,
      O => b_add0000_add0000_6_CYINIT_7625
    );
  b_add0000_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(6),
      O => b_add0000_add0000_6_CY0F_7624
    );
  b_add0000_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(6),
      O => b_add0000_add0000_6_CYSELF_7612
    );
  b_add0000_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_6_XORG_7614,
      O => b_add0000_add0000(7)
    );
  b_add0000_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y33"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_6_Q,
      I1 => b_Madd_add0000_add0000_lut(7),
      O => b_add0000_add0000_6_XORG_7614
    );
  b_add0000_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_5_Q,
      O => b_add0000_add0000_6_FASTCARRY_7609
    );
  b_add0000_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y33"
    )
    port map (
      I0 => b_add0000_add0000_6_CYSELG_7598,
      I1 => b_add0000_add0000_6_CYSELF_7612,
      O => b_add0000_add0000_6_CYAND_7610
    );
  b_add0000_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y33"
    )
    port map (
      IA => b_add0000_add0000_6_CYMUXG2_7608,
      IB => b_add0000_add0000_6_FASTCARRY_7609,
      SEL => b_add0000_add0000_6_CYAND_7610,
      O => b_add0000_add0000_6_CYMUXFAST_7611
    );
  b_add0000_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y33"
    )
    port map (
      IA => b_add0000_add0000_6_CY0G_7606,
      IB => b_add0000_add0000_6_CYMUXF2_7607,
      SEL => b_add0000_add0000_6_CYSELG_7598,
      O => b_add0000_add0000_6_CYMUXG2_7608
    );
  b_add0000_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(7),
      O => b_add0000_add0000_6_CY0G_7606
    );
  b_add0000_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(7),
      O => b_add0000_add0000_6_CYSELG_7598
    );
  b_Madd_add0000_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y34"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => VCC,
      ADR2 => b_dcvrey(8),
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(8)
    );
  b_add0000_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_8_XORF_7657,
      O => b_add0000_add0000(8)
    );
  b_add0000_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y34"
    )
    port map (
      I0 => b_add0000_add0000_8_CYINIT_7656,
      I1 => b_Madd_add0000_add0000_lut(8),
      O => b_add0000_add0000_8_XORF_7657
    );
  b_add0000_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y34"
    )
    port map (
      IA => b_add0000_add0000_8_CY0F_7655,
      IB => b_add0000_add0000_8_CYINIT_7656,
      SEL => b_add0000_add0000_8_CYSELF_7647,
      O => b_Madd_add0000_add0000_cy_8_Q
    );
  b_add0000_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_6_CYMUXFAST_7611,
      O => b_add0000_add0000_8_CYINIT_7656
    );
  b_add0000_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(8),
      O => b_add0000_add0000_8_CY0F_7655
    );
  b_add0000_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(8),
      O => b_add0000_add0000_8_CYSELF_7647
    );
  b_add0000_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_8_XORG_7644,
      O => b_add0000_add0000(9)
    );
  b_add0000_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y34"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_8_Q,
      I1 => b_Maccum_creyv_lut(9),
      O => b_add0000_add0000_8_XORG_7644
    );
  b_Maccum_creyv_lut_9_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(9),
      ADR2 => b_creyv(9),
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(9)
    );
  vga_sprite_Msub_xpixMona_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X23Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(0),
      ADR2 => VCC,
      ADR3 => b_cmonav(0),
      O => vga_sprite_Msub_xpixMona_lut(0)
    );
  romMona_addr14_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_XORF_7693,
      O => romMona_addr14(0)
    );
  romMona_addr14_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y28"
    )
    port map (
      I0 => romMona_addr14_0_CYINIT_7692,
      I1 => vga_sprite_Msub_xpixMona_lut(0),
      O => romMona_addr14_0_XORF_7693
    );
  romMona_addr14_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y28"
    )
    port map (
      IA => romMona_addr14_0_CY0F_7691,
      IB => romMona_addr14_0_CYINIT_7692,
      SEL => romMona_addr14_0_CYSELF_7683,
      O => vga_sprite_Msub_xpixMona_cy_0_Q
    );
  romMona_addr14_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_BXINV_7681,
      O => romMona_addr14_0_CYINIT_7692
    );
  romMona_addr14_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(0),
      O => romMona_addr14_0_CY0F_7691
    );
  romMona_addr14_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(0),
      O => romMona_addr14_0_CYSELF_7683
    );
  romMona_addr14_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => romMona_addr14_0_BXINV_7681
    );
  romMona_addr14_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_XORG_7679,
      O => romMona_addr14(1)
    );
  romMona_addr14_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y28"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_0_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(1),
      O => romMona_addr14_0_XORG_7679
    );
  romMona_addr14_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_CYMUXG_7678,
      O => vga_sprite_Msub_xpixMona_cy_1_Q
    );
  romMona_addr14_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y28"
    )
    port map (
      IA => romMona_addr14_0_CY0G_7676,
      IB => vga_sprite_Msub_xpixMona_cy_0_Q,
      SEL => romMona_addr14_0_CYSELG_7668,
      O => romMona_addr14_0_CYMUXG_7678
    );
  romMona_addr14_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(1),
      O => romMona_addr14_0_CY0G_7676
    );
  romMona_addr14_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(1),
      O => romMona_addr14_0_CYSELG_7668
    );
  vga_sprite_Msub_xpixMona_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X23Y28"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => VCC,
      ADR2 => b_cmonav(1),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixMona_lut(1)
    );
  vga_sprite_xpixMona_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_2_XORF_7732,
      O => vga_sprite_xpixMona(2)
    );
  vga_sprite_xpixMona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y29"
    )
    port map (
      I0 => vga_sprite_xpixMona_2_CYINIT_7731,
      I1 => vga_sprite_Msub_xpixMona_lut(2),
      O => vga_sprite_xpixMona_2_XORF_7732
    );
  vga_sprite_xpixMona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y29"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CY0F_7730,
      IB => vga_sprite_xpixMona_2_CYINIT_7731,
      SEL => vga_sprite_xpixMona_2_CYSELF_7718,
      O => vga_sprite_Msub_xpixMona_cy_2_Q
    );
  vga_sprite_xpixMona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y29"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CY0F_7730,
      IB => vga_sprite_xpixMona_2_CY0F_7730,
      SEL => vga_sprite_xpixMona_2_CYSELF_7718,
      O => vga_sprite_xpixMona_2_CYMUXF2_7713
    );
  vga_sprite_xpixMona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_1_Q,
      O => vga_sprite_xpixMona_2_CYINIT_7731
    );
  vga_sprite_xpixMona_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(2),
      O => vga_sprite_xpixMona_2_CY0F_7730
    );
  vga_sprite_xpixMona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(2),
      O => vga_sprite_xpixMona_2_CYSELF_7718
    );
  vga_sprite_xpixMona_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_2_XORG_7720,
      O => vga_sprite_xpixMona(3)
    );
  vga_sprite_xpixMona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y29"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_2_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(3),
      O => vga_sprite_xpixMona_2_XORG_7720
    );
  vga_sprite_xpixMona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_2_CYMUXFAST_7717,
      O => vga_sprite_Msub_xpixMona_cy_3_Q
    );
  vga_sprite_xpixMona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_1_Q,
      O => vga_sprite_xpixMona_2_FASTCARRY_7715
    );
  vga_sprite_xpixMona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y29"
    )
    port map (
      I0 => vga_sprite_xpixMona_2_CYSELG_7704,
      I1 => vga_sprite_xpixMona_2_CYSELF_7718,
      O => vga_sprite_xpixMona_2_CYAND_7716
    );
  vga_sprite_xpixMona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y29"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CYMUXG2_7714,
      IB => vga_sprite_xpixMona_2_FASTCARRY_7715,
      SEL => vga_sprite_xpixMona_2_CYAND_7716,
      O => vga_sprite_xpixMona_2_CYMUXFAST_7717
    );
  vga_sprite_xpixMona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y29"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CY0G_7712,
      IB => vga_sprite_xpixMona_2_CYMUXF2_7713,
      SEL => vga_sprite_xpixMona_2_CYSELG_7704,
      O => vga_sprite_xpixMona_2_CYMUXG2_7714
    );
  vga_sprite_xpixMona_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(3),
      O => vga_sprite_xpixMona_2_CY0G_7712
    );
  vga_sprite_xpixMona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(3),
      O => vga_sprite_xpixMona_2_CYSELG_7704
    );
  vga_sprite_Msub_xpixMona_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y29"
    )
    port map (
      ADR0 => b_cmonav(3),
      ADR1 => U2_HCS(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixMona_lut(3)
    );
  vga_sprite_xpixMona_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_4_XORF_7771,
      O => vga_sprite_xpixMona(4)
    );
  vga_sprite_xpixMona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y30"
    )
    port map (
      I0 => vga_sprite_xpixMona_4_CYINIT_7770,
      I1 => vga_sprite_Msub_xpixMona_lut(4),
      O => vga_sprite_xpixMona_4_XORF_7771
    );
  vga_sprite_xpixMona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y30"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CY0F_7769,
      IB => vga_sprite_xpixMona_4_CYINIT_7770,
      SEL => vga_sprite_xpixMona_4_CYSELF_7758,
      O => vga_sprite_Msub_xpixMona_cy_4_Q
    );
  vga_sprite_xpixMona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y30"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CY0F_7769,
      IB => vga_sprite_xpixMona_4_CY0F_7769,
      SEL => vga_sprite_xpixMona_4_CYSELF_7758,
      O => vga_sprite_xpixMona_4_CYMUXF2_7753
    );
  vga_sprite_xpixMona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_3_Q,
      O => vga_sprite_xpixMona_4_CYINIT_7770
    );
  vga_sprite_xpixMona_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_4_0,
      O => vga_sprite_xpixMona_4_CY0F_7769
    );
  vga_sprite_xpixMona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(4),
      O => vga_sprite_xpixMona_4_CYSELF_7758
    );
  vga_sprite_xpixMona_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_4_XORG_7760,
      O => vga_sprite_xpixMona(5)
    );
  vga_sprite_xpixMona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y30"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_4_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(5),
      O => vga_sprite_xpixMona_4_XORG_7760
    );
  vga_sprite_xpixMona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_4_CYMUXFAST_7757,
      O => vga_sprite_Msub_xpixMona_cy_5_Q
    );
  vga_sprite_xpixMona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_3_Q,
      O => vga_sprite_xpixMona_4_FASTCARRY_7755
    );
  vga_sprite_xpixMona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y30"
    )
    port map (
      I0 => vga_sprite_xpixMona_4_CYSELG_7746,
      I1 => vga_sprite_xpixMona_4_CYSELF_7758,
      O => vga_sprite_xpixMona_4_CYAND_7756
    );
  vga_sprite_xpixMona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y30"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CYMUXG2_7754,
      IB => vga_sprite_xpixMona_4_FASTCARRY_7755,
      SEL => vga_sprite_xpixMona_4_CYAND_7756,
      O => vga_sprite_xpixMona_4_CYMUXFAST_7757
    );
  vga_sprite_xpixMona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y30"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CY0G_7752,
      IB => vga_sprite_xpixMona_4_CYMUXF2_7753,
      SEL => vga_sprite_xpixMona_4_CYSELG_7746,
      O => vga_sprite_xpixMona_4_CYMUXG2_7754
    );
  vga_sprite_xpixMona_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_5_0,
      O => vga_sprite_xpixMona_4_CY0G_7752
    );
  vga_sprite_xpixMona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(5),
      O => vga_sprite_xpixMona_4_CYSELG_7746
    );
  vga_sprite_xpixMona_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_6_XORF_7812,
      O => vga_sprite_xpixMona(6)
    );
  vga_sprite_xpixMona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y31"
    )
    port map (
      I0 => vga_sprite_xpixMona_6_CYINIT_7811,
      I1 => vga_sprite_Msub_xpixMona_lut(6),
      O => vga_sprite_xpixMona_6_XORF_7812
    );
  vga_sprite_xpixMona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y31"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CY0F_7810,
      IB => vga_sprite_xpixMona_6_CYINIT_7811,
      SEL => vga_sprite_xpixMona_6_CYSELF_7799,
      O => vga_sprite_Msub_xpixMona_cy_6_Q
    );
  vga_sprite_xpixMona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y31"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CY0F_7810,
      IB => vga_sprite_xpixMona_6_CY0F_7810,
      SEL => vga_sprite_xpixMona_6_CYSELF_7799,
      O => vga_sprite_xpixMona_6_CYMUXF2_7794
    );
  vga_sprite_xpixMona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_5_Q,
      O => vga_sprite_xpixMona_6_CYINIT_7811
    );
  vga_sprite_xpixMona_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_6_0,
      O => vga_sprite_xpixMona_6_CY0F_7810
    );
  vga_sprite_xpixMona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(6),
      O => vga_sprite_xpixMona_6_CYSELF_7799
    );
  vga_sprite_xpixMona_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_6_XORG_7801,
      O => vga_sprite_xpixMona(7)
    );
  vga_sprite_xpixMona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y31"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_6_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(7),
      O => vga_sprite_xpixMona_6_XORG_7801
    );
  vga_sprite_xpixMona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_5_Q,
      O => vga_sprite_xpixMona_6_FASTCARRY_7796
    );
  vga_sprite_xpixMona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y31"
    )
    port map (
      I0 => vga_sprite_xpixMona_6_CYSELG_7785,
      I1 => vga_sprite_xpixMona_6_CYSELF_7799,
      O => vga_sprite_xpixMona_6_CYAND_7797
    );
  vga_sprite_xpixMona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y31"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CYMUXG2_7795,
      IB => vga_sprite_xpixMona_6_FASTCARRY_7796,
      SEL => vga_sprite_xpixMona_6_CYAND_7797,
      O => vga_sprite_xpixMona_6_CYMUXFAST_7798
    );
  vga_sprite_xpixMona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y31"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CY0G_7793,
      IB => vga_sprite_xpixMona_6_CYMUXF2_7794,
      SEL => vga_sprite_xpixMona_6_CYSELG_7785,
      O => vga_sprite_xpixMona_6_CYMUXG2_7795
    );
  vga_sprite_xpixMona_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_7_0,
      O => vga_sprite_xpixMona_6_CY0G_7793
    );
  vga_sprite_xpixMona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(7),
      O => vga_sprite_xpixMona_6_CYSELG_7785
    );
  vga_sprite_xpixMona_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_8_XORF_7843,
      O => vga_sprite_xpixMona(8)
    );
  vga_sprite_xpixMona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y32"
    )
    port map (
      I0 => vga_sprite_xpixMona_8_CYINIT_7842,
      I1 => vga_sprite_Msub_xpixMona_lut(8),
      O => vga_sprite_xpixMona_8_XORF_7843
    );
  vga_sprite_xpixMona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y32"
    )
    port map (
      IA => vga_sprite_xpixMona_8_CY0F_7841,
      IB => vga_sprite_xpixMona_8_CYINIT_7842,
      SEL => vga_sprite_xpixMona_8_CYSELF_7835,
      O => vga_sprite_Msub_xpixMona_cy_8_Q
    );
  vga_sprite_xpixMona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_6_CYMUXFAST_7798,
      O => vga_sprite_xpixMona_8_CYINIT_7842
    );
  vga_sprite_xpixMona_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_0,
      O => vga_sprite_xpixMona_8_CY0F_7841
    );
  vga_sprite_xpixMona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(8),
      O => vga_sprite_xpixMona_8_CYSELF_7835
    );
  vga_sprite_xpixMona_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_8_XORG_7832,
      O => vga_sprite_xpixMona(9)
    );
  vga_sprite_xpixMona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y32"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_8_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(9),
      O => vga_sprite_xpixMona_8_XORG_7832
    );
  b_creyv_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_XORF_7893,
      O => b_creyv_0_DXMUX_7895
    );
  b_creyv_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y31"
    )
    port map (
      I0 => b_creyv_0_CYINIT_7892,
      I1 => b_Maccum_creyv_lut(0),
      O => b_creyv_0_XORF_7893
    );
  b_creyv_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y31"
    )
    port map (
      IA => b_creyv_0_CY0F_7891,
      IB => b_creyv_0_CYINIT_7892,
      SEL => b_creyv_0_CYSELF_7883,
      O => b_Maccum_creyv_cy_0_Q
    );
  b_creyv_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_BXINV_7881,
      O => b_creyv_0_CYINIT_7892
    );
  b_creyv_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => b_creyv_0_CY0F_7891
    );
  b_creyv_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(0),
      O => b_creyv_0_CYSELF_7883
    );
  b_creyv_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_creyv_0_BXINV_7881
    );
  b_creyv_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_XORG_7871,
      O => b_creyv_0_DYMUX_7873
    );
  b_creyv_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y31"
    )
    port map (
      I0 => b_Maccum_creyv_cy_0_Q,
      I1 => b_Maccum_creyv_lut(1),
      O => b_creyv_0_XORG_7871
    );
  b_creyv_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_CYMUXG_7870,
      O => b_Maccum_creyv_cy_1_Q
    );
  b_creyv_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y31"
    )
    port map (
      IA => b_creyv_0_CY0G_7868,
      IB => b_Maccum_creyv_cy_0_Q,
      SEL => b_creyv_0_CYSELG_7860,
      O => b_creyv_0_CYMUXG_7870
    );
  b_creyv_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => b_creyv_0_CY0G_7868
    );
  b_creyv_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(1),
      O => b_creyv_0_CYSELG_7860
    );
  b_creyv_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_creyv_0_SRINV_7858
    );
  b_creyv_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_0_CLKINV_7857
    );
  b_creyv_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_0_CEINV_7856
    );
  b_creyv_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_2_XORF_7954,
      O => b_creyv_2_DXMUX_7956
    );
  b_creyv_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y32"
    )
    port map (
      I0 => b_creyv_2_CYINIT_7953,
      I1 => b_Maccum_creyv_lut(2),
      O => b_creyv_2_XORF_7954
    );
  b_creyv_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y32"
    )
    port map (
      IA => b_creyv_2_CY0F_7952,
      IB => b_creyv_2_CYINIT_7953,
      SEL => b_creyv_2_CYSELF_7932,
      O => b_Maccum_creyv_cy_2_Q
    );
  b_creyv_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y32"
    )
    port map (
      IA => b_creyv_2_CY0F_7952,
      IB => b_creyv_2_CY0F_7952,
      SEL => b_creyv_2_CYSELF_7932,
      O => b_creyv_2_CYMUXF2_7927
    );
  b_creyv_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_1_Q,
      O => b_creyv_2_CYINIT_7953
    );
  b_creyv_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(2),
      O => b_creyv_2_CY0F_7952
    );
  b_creyv_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(2),
      O => b_creyv_2_CYSELF_7932
    );
  b_creyv_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_2_XORG_7934,
      O => b_creyv_2_DYMUX_7936
    );
  b_creyv_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y32"
    )
    port map (
      I0 => b_Maccum_creyv_cy_2_Q,
      I1 => b_Maccum_creyv_lut(3),
      O => b_creyv_2_XORG_7934
    );
  b_creyv_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_2_CYMUXFAST_7931,
      O => b_Maccum_creyv_cy_3_Q
    );
  b_creyv_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_1_Q,
      O => b_creyv_2_FASTCARRY_7929
    );
  b_creyv_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y32"
    )
    port map (
      I0 => b_creyv_2_CYSELG_7918,
      I1 => b_creyv_2_CYSELF_7932,
      O => b_creyv_2_CYAND_7930
    );
  b_creyv_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y32"
    )
    port map (
      IA => b_creyv_2_CYMUXG2_7928,
      IB => b_creyv_2_FASTCARRY_7929,
      SEL => b_creyv_2_CYAND_7930,
      O => b_creyv_2_CYMUXFAST_7931
    );
  b_creyv_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y32"
    )
    port map (
      IA => b_creyv_2_CY0G_7926,
      IB => b_creyv_2_CYMUXF2_7927,
      SEL => b_creyv_2_CYSELG_7918,
      O => b_creyv_2_CYMUXG2_7928
    );
  b_creyv_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(3),
      O => b_creyv_2_CY0G_7926
    );
  b_creyv_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(3),
      O => b_creyv_2_CYSELG_7918
    );
  b_creyv_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_creyv_2_SRINV_7916
    );
  b_creyv_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_2_CLKINV_7915
    );
  b_creyv_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_2_CEINV_7914
    );
  b_creyv_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_4_XORF_8015,
      O => b_creyv_4_DXMUX_8017
    );
  b_creyv_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y33"
    )
    port map (
      I0 => b_creyv_4_CYINIT_8014,
      I1 => b_Maccum_creyv_lut(4),
      O => b_creyv_4_XORF_8015
    );
  b_creyv_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y33"
    )
    port map (
      IA => b_creyv_4_CY0F_8013,
      IB => b_creyv_4_CYINIT_8014,
      SEL => b_creyv_4_CYSELF_7993,
      O => b_Maccum_creyv_cy_4_Q
    );
  b_creyv_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y33"
    )
    port map (
      IA => b_creyv_4_CY0F_8013,
      IB => b_creyv_4_CY0F_8013,
      SEL => b_creyv_4_CYSELF_7993,
      O => b_creyv_4_CYMUXF2_7988
    );
  b_creyv_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_3_Q,
      O => b_creyv_4_CYINIT_8014
    );
  b_creyv_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(4),
      O => b_creyv_4_CY0F_8013
    );
  b_creyv_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(4),
      O => b_creyv_4_CYSELF_7993
    );
  b_creyv_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_4_XORG_7995,
      O => b_creyv_4_DYMUX_7997
    );
  b_creyv_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y33"
    )
    port map (
      I0 => b_Maccum_creyv_cy_4_Q,
      I1 => b_Maccum_creyv_lut(5),
      O => b_creyv_4_XORG_7995
    );
  b_creyv_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_4_CYMUXFAST_7992,
      O => b_Maccum_creyv_cy_5_Q
    );
  b_creyv_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_3_Q,
      O => b_creyv_4_FASTCARRY_7990
    );
  b_creyv_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y33"
    )
    port map (
      I0 => b_creyv_4_CYSELG_7979,
      I1 => b_creyv_4_CYSELF_7993,
      O => b_creyv_4_CYAND_7991
    );
  b_creyv_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y33"
    )
    port map (
      IA => b_creyv_4_CYMUXG2_7989,
      IB => b_creyv_4_FASTCARRY_7990,
      SEL => b_creyv_4_CYAND_7991,
      O => b_creyv_4_CYMUXFAST_7992
    );
  b_creyv_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y33"
    )
    port map (
      IA => b_creyv_4_CY0G_7987,
      IB => b_creyv_4_CYMUXF2_7988,
      SEL => b_creyv_4_CYSELG_7979,
      O => b_creyv_4_CYMUXG2_7989
    );
  b_creyv_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(5),
      O => b_creyv_4_CY0G_7987
    );
  b_creyv_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(5),
      O => b_creyv_4_CYSELG_7979
    );
  b_creyv_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_creyv_4_SRINV_7977
    );
  b_creyv_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_4_CLKINV_7976
    );
  b_creyv_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_4_CEINV_7975
    );
  b_creyv_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_6_XORF_8075,
      O => b_creyv_6_DXMUX_8077
    );
  b_creyv_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y34"
    )
    port map (
      I0 => b_creyv_6_CYINIT_8074,
      I1 => b_Maccum_creyv_lut(6),
      O => b_creyv_6_XORF_8075
    );
  b_creyv_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y34"
    )
    port map (
      IA => b_creyv_6_CY0F_8073,
      IB => b_creyv_6_CYINIT_8074,
      SEL => b_creyv_6_CYSELF_8053,
      O => b_Maccum_creyv_cy_6_Q
    );
  b_creyv_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y34"
    )
    port map (
      IA => b_creyv_6_CY0F_8073,
      IB => b_creyv_6_CY0F_8073,
      SEL => b_creyv_6_CYSELF_8053,
      O => b_creyv_6_CYMUXF2_8048
    );
  b_creyv_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_5_Q,
      O => b_creyv_6_CYINIT_8074
    );
  b_creyv_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(6),
      O => b_creyv_6_CY0F_8073
    );
  b_creyv_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(6),
      O => b_creyv_6_CYSELF_8053
    );
  b_creyv_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_6_XORG_8055,
      O => b_creyv_6_DYMUX_8057
    );
  b_creyv_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y34"
    )
    port map (
      I0 => b_Maccum_creyv_cy_6_Q,
      I1 => b_Maccum_creyv_lut(7),
      O => b_creyv_6_XORG_8055
    );
  b_creyv_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_5_Q,
      O => b_creyv_6_FASTCARRY_8050
    );
  b_creyv_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y34"
    )
    port map (
      I0 => b_creyv_6_CYSELG_8039,
      I1 => b_creyv_6_CYSELF_8053,
      O => b_creyv_6_CYAND_8051
    );
  b_creyv_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y34"
    )
    port map (
      IA => b_creyv_6_CYMUXG2_8049,
      IB => b_creyv_6_FASTCARRY_8050,
      SEL => b_creyv_6_CYAND_8051,
      O => b_creyv_6_CYMUXFAST_8052
    );
  b_creyv_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y34"
    )
    port map (
      IA => b_creyv_6_CY0G_8047,
      IB => b_creyv_6_CYMUXF2_8048,
      SEL => b_creyv_6_CYSELG_8039,
      O => b_creyv_6_CYMUXG2_8049
    );
  b_creyv_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(7),
      O => b_creyv_6_CY0G_8047
    );
  b_creyv_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(7),
      O => b_creyv_6_CYSELG_8039
    );
  b_creyv_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_creyv_6_SRINV_8037
    );
  b_creyv_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_6_CLKINV_8036
    );
  b_creyv_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_6_CEINV_8035
    );
  b_creyv_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_8_XORF_8127,
      O => b_creyv_8_DXMUX_8129
    );
  b_creyv_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y35"
    )
    port map (
      I0 => b_creyv_8_CYINIT_8126,
      I1 => b_Maccum_creyv_lut(8),
      O => b_creyv_8_XORF_8127
    );
  b_creyv_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y35"
    )
    port map (
      IA => b_creyv_8_CY0F_8125,
      IB => b_creyv_8_CYINIT_8126,
      SEL => b_creyv_8_CYSELF_8117,
      O => b_Maccum_creyv_cy_8_Q
    );
  b_creyv_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_6_CYMUXFAST_8052,
      O => b_creyv_8_CYINIT_8126
    );
  b_creyv_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(8),
      O => b_creyv_8_CY0F_8125
    );
  b_creyv_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(8),
      O => b_creyv_8_CYSELF_8117
    );
  b_creyv_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_8_XORG_8106,
      O => b_creyv_8_DYMUX_8108
    );
  b_creyv_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y35"
    )
    port map (
      I0 => b_Maccum_creyv_cy_8_Q,
      I1 => b_Maccum_creyv_lut_9_1_8103,
      O => b_creyv_8_XORG_8106
    );
  b_creyv_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_creyv_8_SRINV_8096
    );
  b_creyv_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_8_CLKINV_8095
    );
  b_creyv_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_8_CEINV_8094
    );
  mclk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "IPAD29",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk,
      O => mclk_INBUF
    );
  blue_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD167"
    )
    port map (
      I => blue_0_O,
      O => blue(0)
    );
  blue_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => blue_1_O,
      O => blue(1)
    );
  hsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => hsync_O,
      O => hsync
    );
  vsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => vsync_O,
      O => vsync
    );
  btn_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(0),
      O => btn_0_INBUF
    );
  btn_1_IBUF : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(1),
      O => btn_1_INBUF
    );
  btn_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(2),
      O => btn_2_INBUF
    );
  btn_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(3),
      O => btn_3_INBUF
    );
  red_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => red_0_O,
      O => red(0)
    );
  red_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD153"
    )
    port map (
      I => red_1_O,
      O => red(1)
    );
  red_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD154"
    )
    port map (
      I => red_2_O,
      O => red(2)
    );
  green_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => green_0_O,
      O => green(0)
    );
  green_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => green_1_O,
      O => green(1)
    );
  green_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => green_2_O,
      O => green(2)
    );
  U1_q_17_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y0"
    )
    port map (
      I0 => U1_q_17_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_17_BUFG_S_INVNOT,
      O => U1_q(17)
    );
  U1_q_17_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_17_BUFG_S_INVNOT
    );
  U1_q_17_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_171,
      O => U1_q_17_BUFG_I0_INV
    );
  mclk_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y11"
    )
    port map (
      I0 => mclk_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => mclk_BUFGP_BUFG_S_INVNOT,
      O => mclk_BUFGP
    );
  mclk_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => mclk_BUFGP_BUFG_S_INVNOT
    );
  mclk_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_INBUF,
      O => mclk_BUFGP_BUFG_I0_INV
    );
  U1_q_0_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y10"
    )
    port map (
      I0 => U1_q_0_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_0_BUFG_S_INVNOT,
      O => U1_q(0)
    );
  U1_q_0_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_0_BUFG_S_INVNOT
    );
  U1_q_0_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01,
      O => U1_q_0_BUFG_I0_INV
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000015501555555555555554000000000000000110000000000000",
      INIT_01 => X"0000000004154000000000000000150000155505555555550000000010000000",
      INIT_02 => X"5401555555550000000001450454000000000000000000001550016555555500",
      INIT_03 => X"0000000000501555015555555550040140504000154000000000000000000015",
      INIT_04 => X"40001101000000000000000554155555550555A5540400404040000154000000",
      INIT_05 => X"55A9540000414000004011500000000000001550055555500555A95400005100",
      INIT_06 => X"0500000555555555954000150050000500001500000000000015400015555405",
      INIT_07 => X"0054000000000000001555555555555400040000100004105100000000000000",
      INIT_08 => X"0000040000000000550000000000000015555555555554000000041400041000",
      INIT_09 => X"5555555550000000000400000000000140000001000000155555555555540000",
      INIT_0A => X"0000000000155555555565500000000000010000400001540000010000000555",
      INIT_0B => X"4140140001050001000000101555540155694000000000000140004000011500",
      INIT_0C => X"0000555550500000015440051500015000005505595501556940000500000400",
      INIT_0D => X"5541554155AA6400015555555554001559540014000055000055415555555555",
      INIT_0E => X"0000450014000015416941556A9400055555555555555AAA5400004000550000",
      INIT_0F => X"5556AAAAFFFAA950555540000000054169555056900015555555555A6AAAAA95",
      INIT_10 => X"555640005A555555AAAAABFFFEAA9555554000000001556A9550565000559555",
      INIT_11 => X"00400001551AA55555400169555556AAAAABFFFFEA9555554000400001555AAA",
      INIT_12 => X"FFFFFEA5554000000055415416955595400165555556AAAAABFFFFFEA5554140",
      INIT_13 => X"A55555555556AAAFFFFEA55540000000555540055555550005A555555596AAAA",
      INIT_14 => X"0555AA941500169555555555555AABFFFEA95540000001555400155A95150005",
      INIT_15 => X"554154000695545556AAA559001695555555555556AABFFAA955504000055540",
      INIT_16 => X"96A5AAAAAAAAAA5541550016A5555545AAA559001A55555555559556AAAFAAAA",
      INIT_17 => X"54005955555AAAAAAAAAAAAAAAAA5541154056A56A55415A5555005A55555AAA",
      INIT_18 => X"6A956AA5000555000159555556AAAAAAAAAFFAAAAA554001505A956AA5005555",
      INIT_19 => X"EAAAA95550005555555A955555540101695695956AAAAAAAFFEAAAAA55500154",
      INIT_1A => X"55556AAAAAAABFEAAAA955500015555515545555550001695555556AAAAAAAFF",
      INIT_1B => X"0550015406A540005555555AAAAFFEAAA955500015005505501555555405A555",
      INIT_1C => X"50005515555550010005540695550005555555AAAAFFAAA95540001500555550",
      INIT_1D => X"5555556AAAAA5410005555555550000055941154054001555555555AABAAA955",
      INIT_1E => X"595555550155555400015AAAAA54100055545555550001556415555500015555",
      INIT_1F => X"555555400155552AA5551004555500000055AAAA551000155555555540055565",
      INIT_20 => X"6AA50000000015550550000015552AA54500050555000005556AAA4140000015",
      INIT_21 => X"0105555000155501565000000005540140000015552A55050005400055555501",
      INIT_22 => X"55695565955554054555500001965AAA55500000015500000000595469555550",
      INIT_23 => X"00000004015405555555655555541555555004005656AE55A400000005000001",
      INIT_24 => X"0555AA5AAA56A800005400055401595555655555555555565415555596AA56B8",
      INIT_25 => X"5555555556FAA5104569AAAA55540000555015A501555015655555555556A695",
      INIT_26 => X"555515555554655555555556FFE9550556AAAA55500000555515A50155501466",
      INIT_27 => X"AA5A5000000055401556955554699555555556BFBA56A96BFAAA555000004155",
      INIT_28 => X"6AEBE9AAA6FFFAA95A90000000150014159515556A955555555AABBA95A9ABEA",
      INIT_29 => X"0019A9555555556AFAF96A5BFFFAA95680000000000154155405556A95555555",
      INIT_2A => X"000010005000000019A5555555AA9ABAA9556AFFFAA956400000000001540140",
      INIT_2B => X"6ABFFEA95A400000005400000000005565555555A655AAA955AAFFFAA9564000",
      INIT_2C => X"555540550559555AABFEA96A4000000055000000000055555555555555556955",
      INIT_2D => X"000050015565555555555500155556AAFAA9AA55400055550000001000556555",
      INIT_2E => X"F9554055540100000000015555555555555500005555AAAAAAB9554000540500",
      INIT_2F => X"506515555AAAAAF95500555000000000000056555555555555005555556AAAAA",
      INIT_30 => X"1595555555555555A9155556AAAAF85500550000000000000056955555555555",
      INIT_31 => X"000000000000000595555555555556A5555555AAAAA454005400000000000000",
      INIT_32 => X"05AAA95000000000000000000000019555555555555AA5015105AAA9A4100000",
      INIT_33 => X"05554005A9555455AAA95000000000000000000001519555500511515AA94555",
      INIT_34 => X"0000015195555506A6550055555556AAA9554000000000000000000551955550",
      INIT_35 => X"000005010000000000015565555541AA9951000555A6AAA55540000000000000",
      INIT_36 => X"00155AAAAAA4000001555550000000000155555555515A9A55400556A6AAA550",
      INIT_37 => X"9555555515555001555AAAAA9400001556555400000000015555555554055955",
      INIT_38 => X"5555000005406A9555555555555555555AAAAA9500005AAA555500000000015A",
      INIT_39 => X"AA4555555555055555000016505AE55555555556AAA5555A95AA5540015AA955",
      INIT_3A => X"555555AA955555AA055555555500155550015A945A455555555556AAA9955955",
      INIT_3B => X"AAA55001555555555405AA955555A9015554000100155555556A955401555555",
      INIT_3C => X"55555415555696AAAA90015555555555556A9555556901555400004005555555",
      INIT_3D => X"55555554001555555555555556AAAAAA40015555555555456A55555568005555",
      INIT_3E => X"555555555515AA5555556400055155559556555AAAAAA500005555555555556A",
      INIT_3F => X"AAAAAAA9000001555555555555AA555555900001505555AAAAAAAAAAAA900001",
      LOC => "RAMB16_X1Y5",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"A800008002AAA8800A80000000AA002A82AA00200820000028880000A00AAAA8",
      INIT_01 => X"8000A802A2822AA800000002AAA080AAAA8000A0AA000AA0A8000022002802AA",
      INIT_02 => X"82A8AA0002A0A8AA82AAA820A202A800000002AAA0AAAAAA800AA89A0002A0A0",
      INIT_03 => X"AAAAA0AAAA0A8AA0A82A02AAA80AA2A82A0A2A2880280000002AAAA0AAAAAA8A",
      INIT_04 => X"202888A8A0AA00AA02A8AAA00282AA0000A2AA5A82A2AA2A2AA0002802002800",
      INIT_05 => X"AA5682AAAA282A00222A880AAA802A02AAA8800AA002A00AA2AA56A2AAAA88A2",
      INIT_06 => X"A0AAAAA0028002AA68282A08AA080020A8AA80AA002000AAA8802AAA802A82A2",
      INIT_07 => X"AA2A0000AAAA02AAAA800002A0AAAAA2A0A22AAA88002088082AAA00002AAA02",
      INIT_08 => X"000A80A00A2A02A2008A00AAAA0A0002802AAAAAA802A2A2AA2AA28000008A00",
      INIT_09 => X"AAAAAAAA0A22A0000282A0AAAAA002A82AA2AAA8AA0002802AAAAAA80002A2A0",
      INIT_0A => X"AAAAA8002A800AA000AA9A8AA00000020AA8822A282AA802AAAAA8AA0000A00A",
      INIT_0B => X"282A82A008A0A8A8AA00028A80AAA2A8AA96A8000AAA082AA822AA2AA2A880AA",
      INIT_0C => X"A2AA0A000A0AAAAA28022A0080A0A80A000200A0A6A0A8AA962A00A0AAAAA2AA",
      INIT_0D => X"0828AA2802559A2AA82AAAAA8002AA82A6020A82AAAA0028022828AA8000AAA8",
      INIT_0E => X"A8AA20AA82AA008028962802956002A0AAAAAA80000027FDA2888A2AAA002802",
      INIT_0F => X"AAA95FFF55DD568A00002AAAA800A02896828A2948828AAAAAAAAAA59577FF68",
      INIT_10 => X"A029A00A25AAAAAA555FFD57F7FD6000002800A000A800956A8A29800A2A6AAA",
      INIT_11 => X"0A2AAAA800855AAAAAA0A896AAAAA9555FFD7FFD7D68080020022800A8002555",
      INIT_12 => X"5FD557D8002AA00AAA002802896AAA6A02A89AAAAAA955557D7FF557D0022820",
      INIT_13 => X"5AAAAAAAAAA957F55557FA0002A02A8A00002AA2AAAA8882A25AAAAAAA69555F",
      INIT_14 => X"A00A5562888A896AAAAAAAAAAAA57D5557F68022A82A082802AA82A568888AA2",
      INIT_15 => X"A82802A0A968020009555826AA896AAAA02AAAAAA95FD55FFE800A2AAA22A82A",
      INIT_16 => X"695A555FFFFFFDAA2800A889582AAA225558A6AAA5AAAAAAAAAA6AA957F5FFFD",
      INIT_17 => X"02AA26AAAAA55F5555D5FFFFFFF5AA28802A095A95AA28A5AAA8AA25AAAAA555",
      INIT_18 => X"95609758AAA280AAA8A6AAAAA95FFD7FFFF55FFFF5822AA80AA56A9558AA0AA0",
      INIT_19 => X"7FFFF6000AAA00AAA025600002A2A8A896A96A6A9FFFFFFF557FFFF5800A2802",
      INIT_1A => X"00AA955555FFD57FFFF60008AA82000082822A8AA0AAAA96AAAAAA95557FFF55",
      INIT_1B => X"220AA8A281582AAA2AAAAAA555F557FFF60008AA82AA00A00A8A800002A25A00",
      INIT_1C => X"08022A8000000828A8A2A2A16800A0A0AAAAAA555F55FFF60028028AAA000008",
      INIT_1D => X"A0000A97FFFD828802280002800A2A8A0A620802A02AA8002AAAAAA5FDFFF600",
      INIT_1E => X"06AAA000A8000002AAA8A5FFFD82800228020AA000A808AA9A800AA0AA880002",
      INIT_1F => X"AA0A002AA800A8955AA08AA20880AAA2AA027FFD00800080002AA28028002898",
      INIT_20 => X"97D8AAA000008A80A00AA02A82A8955A20A2A0A0A0AA02802ABFFD282000AA8A",
      INIT_21 => X"A8AAA20AAA822A08090AA00000AA82A82800AA8AA895A8A0A2A00A00AAAAA8A0",
      INIT_22 => X"0096A81A6AAA02A222A20AAA0A49255F800800002800A2A80AAA26A216A8280A",
      INIT_23 => X"0002AA228802A0AAAA281AAAAA028282820AA2AAA1A97782F8000008A082AA28",
      INIT_24 => X"A00A55A7FD0BD4000002AAA2A2A8A680281AAAAA800AAAA98280002A49FF01DE",
      INIT_25 => X"AA802AAAA95FD88A20B67FFD0A280000000A8A58A8AA0AA81AAA8A820AA9F960",
      INIT_26 => X"00A082A8002A9AAAA0AAAAA9757E00A0ABFFFD0028000002208A58A82A0AAA99",
      INIT_27 => X"FD25A00000AA282A8009680A2A966AAAAAAAA9D5DD89569D5FFD2A20000028A8",
      INIT_28 => X"977D765F595D5FFE05400000A280AA828A608028956AAAAAAAA7FDDF6AD67D7F",
      INIT_29 => X"AAA656AAAA02AA975F569FA57D5FFE0960000282AAA80280A2A028956AAAA0AA",
      INIT_2A => X"02028AAA0AAAAAA8A65AAAA0025565DFF62ABF555FFE0980000A82AA2802A82A",
      INIT_2B => X"97D557F62500A8000A02A2AAAAAAAA2A9AAA800A59AA7DFE007F555FFE0B0000",
      INIT_2C => X"00AA2A20A02402A5FD57F6BD2AAA00AA00AAA8AAAAA2AAAAAA802A82A02A9E02",
      INIT_2D => X"A00A0808AA9AAA00AA8000828000097F5FF67D802A800000AAA80A8A8AAA9AAA",
      INIT_2E => X"54A8220002A8A00002A808AAAAA802AA8000AAAA000257FFFDDEAA2AAA02A0AA",
      INIT_2F => X"0A98800025FFFFD4A8A2280A2AA0002A800229AAA802200000AA00000097FFFF",
      INIT_30 => X"826AAA00AAAA0002748000097FFF56288228A00AA020280000296AAA0020AA00",
      INIT_31 => X"000000A8000008226AAA02AAAA8809F800000257FFFA228202800280A0200000",
      INIT_32 => X"A257FC8AA00000000002A800002AAA6AAA00AA802825F8A808A257FE528800A8",
      INIT_33 => X"02222AA2540002025FFC0AA000002A0002A80000A80A6AAA88A0880827F42000",
      INIT_34 => X"0000280A6AAA80815980AA000000A15FF400200000AAA802A80000A00A6AAA8A",
      INIT_35 => X"8002A0A8AA8080000008009AAAAA2A57660880A00A595FF80020000AAAAA82A8",
      INIT_36 => X"828025555FD2A800280A000A800000000880AAAAAA88256580202009595FF00A",
      INIT_37 => X"6AAAAAA08AAA0AA800A5555FEA80028AA9AA82A0000002882AAAAAAA82AAA6A2",
      INIT_38 => X"0A808000202A17EAAAAAA800AA00000025555F68800A2555AA80A800000A8825",
      INIT_39 => X"55208002AAAAA00AAAA000898A275AAAAAAA00297FD000A56A558A2AA8A556A8",
      INIT_3A => X"80000A7F402AAA55A0A80000008A82AA0A0825622F2AAAAAAA802955F64026AA",
      INIT_3B => X"5FDAA802AAAAAA8002A275402AAA56A82A02AAA8AA802A00029F60AA8AAAAAAA",
      INIT_3C => X"0000828002A9695FF54A00AAAAAAA0000295402AAA94280A82AAAA2AA002AAAA",
      INIT_3D => X"A02AAAAA02800AAA00800AAAA9557FF52000AAAAAAA0002095800AAA960A02AA",
      INIT_3E => X"8AAAAA80008255A022A89002A008AAA06AA9AAA5557FF88002AAAAAAA0000095",
      INIT_3F => X"FFFFFFF4AA0000A2AAAA00002A55A028026800A80A000055555557FFFF4A8000",
      LOC => "RAMB16_X1Y3",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"540000400155546AA56AAAAAAAFFAABFE9550010041000001664000050055554",
      INIT_01 => X"40005401596B95540000000155506A55556AAA5AFFAAAFFA5400001120140155",
      INIT_02 => X"E956FFAAABFA54554155569A59A9540000000155505555556AA556CFAAABFA50",
      INIT_03 => X"5555505555A56FFA56BFABFFFEA5595695A595146A940000001555505555556F",
      INIT_04 => X"90146656505500550154555AA96BFFAAAA5BFF0FE959559595D00016A9001400",
      INIT_05 => X"FF03E95555969500119566A55540150155546AA55AABFAA55BFF03F95555E651",
      INIT_06 => X"5A55555AABEAABFF3E94152E55A4001A54556A5500100055546A95556ABFE95B",
      INIT_07 => X"55BD000055550155556AAAABFAFFFFF95059155564001864A615550000155501",
      INIT_08 => X"0005485005150151AA450055550500016ABFFFFFFEABF9515515596800086500",
      INIT_09 => X"FFFFFFFFA51150000149505555500156955155565500016ABFFFFFFEAAA95150",
      INIT_0A => X"55555400156AAFFAAAFFCFE55000000105564115941556A95555565500005AAF",
      INIT_0B => X"96956950065A5456550001656AFFF956FFC3D400055504155691559551566A55",
      INIT_0C => X"5155AFAAA5A5555516A9950A6A5056A50001AA5AF3FA56FFC395005A55555955",
      INIT_0D => X"AE96FF96AB00CD1556BFFFFFEAA9556BF3A905695555AA1401BE96FFEAAAFFFE",
      INIT_0E => X"54559A556955006A96C396ABC038015AFFFFFFEAAAAAB154F944459555AA1401",
      INIT_0F => X"FFFC0555AAE403E5AAAA955554005A96C3EBE5BC24416FFFFFFFFFF0C011553E",
      INIT_10 => X"FABCD005B0FFFFFF000556ABF9543AAAAA9400500056AAC03FE5BCE005BF3FFF",
      INIT_11 => X"05955556AA600FFFFFD056C3FFFFFC000556BFFE943EAEAA9001940056AAB000",
      INIT_12 => X"AFEAA94EAA95500555AA96A96C3FFF3F8156CFFFFFFC000016BFFAA94AAB9690",
      INIT_13 => X"0FFFFFFFFFFC015AAAA95FAA81501545AAAA955BFFFFEE415B0FFFFFFF3C0005",
      INIT_14 => X"5AAF00396E456C3FFFFFFFFFFFF016AAA953EA91541506BEA9556BF03E6E455B",
      INIT_15 => X"FE96A9505C3EA9AAAC000EB3556C3FFFFABFFFFFFC056AA557EAA595551BFE95",
      INIT_16 => X"3C0F0005555554FF96AA546C0EBFFF9B000EF35570FFFFFFFFFF3FFC015A5554",
      INIT_17 => X"A955B3FFFFF00500004055555550FF966A95AC0FC0FF96F0FFFE55B0FFFFF000",
      INIT_18 => X"C03AC10E555BEA5556F3FFFFFC055415555AA55550EB9556A5F03FC00E55AFFA",
      INIT_19 => X"955553AAA555AAFFFAB03AAAABF95656C3FC3F3FC5555555AA955550EAA516A9",
      INIT_1A => X"AAFFC00000556A955553AAA4556BAAAA6BE9BFEFFA5557C3FFFFFFC0001555AA",
      INIT_1B => X"1BA556F9480E9555BFFFFFF0005AA95553AAA4556B55AA5AA56FEAAAA95B0FAA",
      INIT_1C => X"A401BF6AAAAAA416545BF9583EAA505AFFFFFF0005AA5553AA94016F55AAAAA4",
      INIT_1D => X"FAAAAFC15554E96401BEAAABEAA51545AF3926A95A9556AABFFFFFF0565553AA",
      INIT_1E => X"A3FFFAAA56AAAAA95556F05554E96001BEA9AFFAAA5406FFCD6AAFFA5546AAAB",
      INIT_1F => X"FFAFAA9556AAFE400FFA6559AEEA555155AB1554AA60006AAABFFBEA940ABECE",
      INIT_20 => X"C14E555000006FEA5AA550156BFE400F9A515A5AFA55014ABFD554969000556F",
      INIT_21 => X"565FFBA5556BBF06ACA55000005FE9569400556FFE40FE5A515A8500FFFFFE52",
      INIT_22 => X"AAC3FE8F3FFFA95B9BFBA555072CB005EAA4000016AA51540555B3F983FEBEA5",
      INIT_23 => X"0001551946A95AFFFFBE8FFFFFA96BEBEBA55955F8FC19EB5C0000045A415516",
      INIT_24 => X"5AAF00F154AD400000A9555BF956F3EABE8FFFFFEAAFFFFCE96AAABF2C55A865",
      INIT_25 => X"FFEABFFFFCA54E659AD31554AFBC0000AAA56F0E56FFA57E8FFFEFEBAFFC5C3A",
      INIT_26 => X"AAFA6BFEAABDCFFFFAFFFFFCBA97AA5AFD5554AAB40000ABBA6F0E56BFA57DCC",
      INIT_27 => X"54B0F0000055BE956AAC3EAFBDC33FFFFFFFFC6A64EC03C6A554BFB0000096FE",
      INIT_28 => X"C19693050CAEA557A0200000516A55696F3A6ABEC03FFFFFFFF156653F431695",
      INIT_29 => X"557303FFFFABFFC1A5A3C5F2BEA557AC100001415556A96AF95ABEC03FFFFAFF",
      INIT_2A => X"01016555A5555554730FFFFAAB00306553BFD5AAA557ACC00005415516A95695",
      INIT_2B => X"C16AA953B080540005A95155555555BFCFFFEAAF0CFF1457AA15AAA557AD8000",
      INIT_2C => X"AAFF95BA5AB2ABF056A953D495550055AA5554555551FFFFFFEABFEBFABFC7AB",
      INIT_2D => X"5005A406FFCFFFAAFFEAAA416AAAAC15A55314EA9540AAAA5554056545FFCFFF",
      INIT_2E => X"A2FE91AAA9565000015406FFFFFEABFFEAAA5555AAAB01555467FF9555A95A55",
      INIT_2F => X"A5CE6AAAB05555E2FE51BEA5155000154001BCFFFEABBAAAAA55AAAAAAC15555",
      INIT_30 => X"6B3FFFAAFFFFAAAB126AAAAC1555A1BE41BE50055010140000BC3FFFAABAFFAA",
      INIT_31 => X"000000540000041B3FFFABFFFFEEAC5EAAAAAB01555DB941A940014050100000",
      INIT_32 => X"5B0156E550000000000154000015573FFFAAFFEABEB05E56A65B015709640054",
      INIT_33 => X"0BBB955B02AAA9AB0556A550000015000154000056A73FFFE45A66A6B1529AAA",
      INIT_34 => X"000016A73FFFEA480CEA55AAAAAAF80552AA9000005554015400005AA73FFFE5",
      INIT_35 => X"40015A56554040000006AACFFFFF970133A6405AAF0C055EAA90000555554154",
      INIT_36 => X"416AB0000549540016AFAAA54000000006EAFFFFFFE6B030EA901AAC0C055AA5",
      INIT_37 => X"3FFFFFFA6FFFA556AAF000057D40016FFCFFE95000000146BFFFFFFFE95FF3FB",
      INIT_38 => X"AFEA40001A95817FFFFFFEAAFFAAAAAAB000053E4005B000FFEA5400000546B0",
      INIT_39 => X"009AEAABFFFF5AAFFF50006CE5B18FFFFFFFAABC154AAAF03F00EF9556F003FE",
      INIT_3A => X"EAAAAF152ABFFF005AFEAAAAAA456BFFA506B039B59FFFFFFFEABC00532AB3FF",
      INIT_3B => X"054FF403FFFFFFEAA95B102ABFFF0356BFA95556556ABFAAABC53AFD47FFFFFF",
      INIT_3C => X"AAAAE96AABFC3C05502502FFFFFFFAAAABC02ABFFFC216AFE95555955AABFFFF",
      INIT_3D => X"FABFFFFD016AAFFFAAEAAFFFFC0015509002FFFFFFFAAA9AC0EAAFFFC105ABFF",
      INIT_3E => X"EFFFFFEAAA6B00FABBFEC8015AA6FFFA3FFCFFF000155E4001FFFFFFFAAAAAC0",
      INIT_3F => X"55555552550002FBFFFFAAAABF00FABEAB340056A5AAAA000000015555254002",
      LOC => "RAMB16_X1Y7",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000015501555555555555554000000000000000110000000000000",
      INIT_01 => X"0000000004154000000000000000150000155505555555550000000010000000",
      INIT_02 => X"5401555555550000000001450454000000000000000000001550016555555500",
      INIT_03 => X"0000000000501555015555555550040140504000154000000000000000000015",
      INIT_04 => X"40001101000000000000000554155555550555A5540400404040000154000000",
      INIT_05 => X"55A9540000414000004011500000000000001550055555500555A95400005100",
      INIT_06 => X"0500000555555555954000150050000500001500000000000015400015555405",
      INIT_07 => X"0054000000000000001555555555555400040000100004105100000000000000",
      INIT_08 => X"0000040000000000550000000000000015555555555554000000041400041000",
      INIT_09 => X"5555555550000000000400000000000140000001000000155555555555540000",
      INIT_0A => X"0000000000155555555565500000000000010000400001540000010000000555",
      INIT_0B => X"4140140001050001000000101555540155694000000000000140004000011500",
      INIT_0C => X"0000555550500000015440051500015000005505595501556940000500000400",
      INIT_0D => X"5541554155AA6400015555555554001559540014000055000055415555555555",
      INIT_0E => X"0000450014000015416941556A9400055555555555555AAA5400004000550000",
      INIT_0F => X"5556AAAAFFFAA950555540000000054169555056900015555555555A6AAAAA95",
      INIT_10 => X"555640005A555555AAAAABFFFEAA9555554000000001556A9550565000559555",
      INIT_11 => X"00400001551AA55555400169555556AAAAABFFFFEA9555554000400001555AAA",
      INIT_12 => X"FFFFFEA5554000000055415416955595400165555556AAAAABFFFFFEA5554140",
      INIT_13 => X"A55555555556AAAFFFFEA55540000000555540055555550005A555555596AAAA",
      INIT_14 => X"0555AA941500169555555555555AABFFFEA95540000001555400155A95150005",
      INIT_15 => X"554154000695545556AAA559001695555555555556AABFFAA955504000055540",
      INIT_16 => X"96A5AAAAAAAAAA5541550016A5555545AAA559001A55555555559556AAAFAAAA",
      INIT_17 => X"54005955555AAAAAAAAAAAAAAAAA5541154056A56A55415A5555005A55555AAA",
      INIT_18 => X"6A956AA5000555000159555556AAAAAAAAAFFAAAAA554001505A956AA5005555",
      INIT_19 => X"EAAAA95550005555555A955555540101695695956AAAAAAAFFEAAAAA55500154",
      INIT_1A => X"55556AAAAAAABFEAAAA955500015555515545555550001695555556AAAAAAAFF",
      INIT_1B => X"0550015406A540005555555AAAAFFEAAA955500015005505501555555405A555",
      INIT_1C => X"50005515555550010005540695550005555555AAAAFFAAA95540001500555550",
      INIT_1D => X"5555556AAAAA5410005555555550000055941154054001555555555AABAAA955",
      INIT_1E => X"595555550155555400015AAAAA54100055545555550001556415555500015555",
      INIT_1F => X"555555400155552AA5551004555500000055AAAA551000155555555540055565",
      INIT_20 => X"6AA50000000015550550000015552AA54500050555000005556AAA4140000015",
      INIT_21 => X"0105555000155501565000000005540140000015552A55050005400055555501",
      INIT_22 => X"55695565955554054555500001965AAA55500000015500000000595469555550",
      INIT_23 => X"00000004015405555555655555541555555004005656AE55A400000005000001",
      INIT_24 => X"0555AA5AAA56A800005400055401595555655555555555565415555596AA56B8",
      INIT_25 => X"5555555556FAA5104569AAAA55540000555015A501555015655555555556A695",
      INIT_26 => X"555515555554655555555556FFE9550556AAAA55500000555515A50155501466",
      INIT_27 => X"AA5A5000000055401556955554699555555556BFBA56A96BFAAA555000004155",
      INIT_28 => X"6AEBE9AAA6FFFAA95A90000000150014159515556A955555555AABBA95A9ABEA",
      INIT_29 => X"0019A9555555556AFAF96A5BFFFAA95680000000000154155405556A95555555",
      INIT_2A => X"000010005000000019A5555555AA9ABAA9556AFFFAA956400000000001540140",
      INIT_2B => X"6ABFFEA95A400000005400000000005565555555A655AAA955AAFFFAA9564000",
      INIT_2C => X"555540550559555AABFEA96A4000000055000000000055555555555555556955",
      INIT_2D => X"000050015565555555555500155556AAFAA9AA55400055550000001000556555",
      INIT_2E => X"F9554055540100000000015555555555555500005555AAAAAAB9554000540500",
      INIT_2F => X"506515555AAAAAF95500555000000000000056555555555555005555556AAAAA",
      INIT_30 => X"1595555555555555A9155556AAAAF85500550000000000000056955555555555",
      INIT_31 => X"000000000000000595555555555556A5555555AAAAA454005400000000000000",
      INIT_32 => X"05AAA95000000000000000000000019555555555555AA5015105AAA9A4100000",
      INIT_33 => X"05554005A9555455AAA95000000000000000000001519555500511515AA94555",
      INIT_34 => X"0000015195555506A6550055555556AAA9554000000000000000000551955550",
      INIT_35 => X"000005010000000000015565555541AA9951000555A6AAA55540000000000000",
      INIT_36 => X"00155AAAAAA4000001555550000000000155555555515A9A55400556A6AAA550",
      INIT_37 => X"9555555515555001555AAAAA9400001556555400000000015555555554055955",
      INIT_38 => X"5555000005406A9555555555555555555AAAAA9500005AAA555500000000015A",
      INIT_39 => X"AA4555555555055555000016505AE55555555556AAA5555A95AA5540015AA955",
      INIT_3A => X"555555AA955555AA055555555500155550015A945A455555555556AAA9955955",
      INIT_3B => X"AAA55001555555555405AA955555A9015554000100155555556A955401555555",
      INIT_3C => X"55555415555696AAAA90015555555555556A9555556901555400004005555555",
      INIT_3D => X"55555554001555555555555556AAAAAA40015555555555456A55555568005555",
      INIT_3E => X"555555555515AA5555556400055155559556555AAAAAA500005555555555556A",
      INIT_3F => X"AAAAAAA9000001555555555555AA555555900001505555AAAAAAAAAAAA900001",
      LOC => "RAMB16_X1Y6",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"AAAAA9AA9AA6965555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"ABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55FFEAAAAAAAAAAAAAAAAAAAA",
      INIT_03 => X"AA9A5BFBFBFFAFABFBAAAAAAAA500005AAAAAAAAAAAAAAAAAAAAAA5BFABEFEBA",
      INIT_04 => X"AAAAAAAAAAAAAAAAAA9BFBBEFEBBABAFEFEAAA5000000006AAAAAAAAAAAAAAAA",
      INIT_05 => X"40000000001006AAAAAAAAAAAAAAAAAAABFBBFFABFABAFFEEAA400000000002A",
      INIT_06 => X"FFFFFAABFEFFE401500000001400AAAAAAAAAAAAAAAAAA9BFBFFFEFBEEABFAAA",
      INIT_07 => X"AAAAAAAAAAABFBAFFFABFEEEFE90000000000014001AAAAAAAAAAAAAAAAA9BFB",
      INIT_08 => X"00550002AAAAAAAAAAAAAAAAABFBFFFEFBFFFBEA40000000000014000AAAAAAA",
      INIT_09 => X"BFA4000000000000554400AAAAAAAAAAAAAAAA9BFBFEEFEABBFFFD0000000000",
      INIT_0A => X"AAABFBFFFFFEABBFA00000000001556A50006AAAAAAAAAAAAAAAABFBFFBEBABF",
      INIT_0B => X"0BAAAAAAAAAAAAAAABFBFFFFFFFFEB80000000001ABFFEE9002AAAAAAAAAAAAA",
      INIT_0C => X"0005ABFFFFFFF906AAAAAAAAAAAAAAABFBFFFFFFFBBF00000000016BFFFFFFA4",
      INIT_0D => X"FFFFFFF8000000001ABFFFFFFFEA42AABAAAAAAAAAAAABFBFFFFFFFFF9000000",
      INIT_0E => X"AAAAAAAAABFBFFFFFFFFF4000000005AFFFFFFFFFE41AABAAAAAAAAAAAABFBFF",
      INIT_0F => X"FFFFFF906AABAAAAAAAAAAABFBFFFFFFFFE0000000016AFFFFFFFFFF90AAEAAA",
      INIT_10 => X"00000005ABFFFFFFFFFFA02AAAABAAAAAAAAABFBFFFFFFFFD0000000056AFFFF",
      INIT_11 => X"ABFBFFFFFBAE8000000005ABFFFFFFFFFFA01AAAAAAAAAAAAAABFBFFFFFFFF80",
      INIT_12 => X"1AFAABAAAAAAEAABFBFFFBEAAB4000000016ABFFFFFFFFFFA017FAAAAABAAAAA",
      INIT_13 => X"BFFFFFFFFFFFE406BFAABAAAAAAAABFBBFEEAEAA000000015AAFFFFFFFFFFFE4",
      INIT_14 => X"AAA900000001AABFFFFFFFFFFFE402BFAAAAAAAAEAABFBBFBAABAA00000001AA",
      INIT_15 => X"AAAAAAABFBEBAAAA5900000001AFFFFFFFFFFFFFE801AFFAAAAAAAAAABFBAFAA",
      INIT_16 => X"FFFFE800AFFFFEBAAAAA6BFAAAAAA96900000001AFFFFFFFFFFFFFF801AEFFAA",
      INIT_17 => X"00016ABFFEAFFFFFFFE800AFFFFFAAAA5A9BF6AAAAA95800000001AAFFFFFFFF",
      INIT_18 => X"F6AAAA9554000000015AAAAAAAFFFFBFE4015FFFBEEAA695ABF6AAAAA5580000",
      INIT_19 => X"5AAFAAA5555557F6A96955540000000555556955BFFAAAA4015AAFFAB955555B",
      INIT_1A => X"01A56FE95A00005AAFFAD5555557F5AAA55554000000055005AF916FE6A95400",
      INIT_1B => X"5000000005AA5447E96FA40904004AAEBE95955557F5A565555400000005A404",
      INIT_1C => X"555457F55555555000000005AAAAAFF96FBAAE68001AAEBAD5955557F5555555",
      INIT_1D => X"AAE8001A955AA5555017F55555555000000005AAAAFFFA6FEEFFA8001AA96AB5",
      INIT_1E => X"01ABFFFFFAAFFFFFF80016855694551417F55595545000000005ABFEABFAAFFE",
      INIT_1F => X"5555555000000001ABFFFFFEAFFFFFF80015455544400007F556A55550000000",
      INIT_20 => X"414000000007F555555550000000016BFFFFFEAFFFFFF80015415440401007F5",
      INIT_21 => X"EAAFFFFFF80000414500000007F56AAAA990000000016AFFFFFAAFFFFFF80015",
      INIT_22 => X"000000005ABFFF96AFFFFFE40000000000000007F5AAAA5640000000006AFFFF",
      INIT_23 => X"0407F555544040000000005ABFFF6AAFFFFFE40000000000000007F595955500",
      INIT_24 => X"A00000000001000107F4555000000000000056BFFF69AFFFFFE0000000000000",
      INIT_25 => X"15ABFE5156AFFF900000000000000047F5554500000000000055ABFF555BFFFF",
      INIT_26 => X"00000000000000556ABE9556BFEA800000000000040007F45404000000000000",
      INIT_27 => X"0000001007F4551551000000000055AA6BA9ABFFFA400000000000001007F015",
      INIT_28 => X"FFFFFA400000000000000007F4505404000000000055A96ABEEFFFFA40000000",
      INIT_29 => X"00000015AA5065555AFA000000000000000007F4550100000000000015AA5ABF",
      INIT_2A => X"07F45554440000000000056A515BFFEBE9000000000000000007F45451140000",
      INIT_2B => X"0000000000000007F55555540000000000055A556AFFBFA80000000000000000",
      INIT_2C => X"55556AAAFE900055556A4000000007F5555554000000000005555556AABEA400",
      INIT_2D => X"54000000000000156AABFFFA4007FFFFFFE000000007F5555114000000000001",
      INIT_2E => X"01000003F5595554000000000000155AABFFE8000A2AAEAFF001000007F55551",
      INIT_2F => X"90000AAAAAAAA000000007F55555540000000000000155AAFFE4000A2AAAAAA0",
      INIT_30 => X"000000000156A940000AAAAAAAA000000003F555555000000000000000156ABF",
      INIT_31 => X"F55501100000000000000000015000000AAABAAAA000000007F5555550000000",
      INIT_32 => X"A7AAA000000007F45001000000000000000000000000000AAAAAAAB000000007",
      INIT_33 => X"00000000000AAF96AAE555000007F55540000000000000000000000000000AAB",
      INIT_34 => X"0000000055500000054000000AAFEFAAA100000007F555544000000000000000",
      INIT_35 => X"550007F45545100000000055540001558000000BFFFFAAA554400003F5555540",
      INIT_36 => X"000FFFFFAFE545440007F5A9550000000000555540015A8000000FFFFFAAE105",
      INIT_37 => X"6A95555AAA4000002FFFFFAAAE54455107F5AA55000000000459555555AA4000",
      INIT_38 => X"00000000000005AAAAA56AAA400000FFFFFFABAE44040007F555510000000005",
      INIT_39 => X"FBEAA4000007F400000001000006AAAAAAAAAA400003FFFFFFEBFA85000007F4",
      INIT_3A => X"AA94000FFFFFFFAFEAB4000007F440000001000016AEAAAAABAA50000BFFFFFF",
      INIT_3B => X"04041AAFFFEEFFEAA9003FFFBFFE5BFABC040007F40000000100001AAFAFAAAA",
      INIT_3C => X"D003F40000000104005BFFFFFFFFFFFA50BFFFFAAA5BFAAA064007F400000000",
      INIT_3D => X"BFFFFFEABFABFFF007F55540000104116AFFFFFFFBFFFA96FFFBFBAAAAF9ABBF",
      INIT_3E => X"FFFFFFFFFBABEFFFFFFFFEBEABFFF007F54000000045116BFFFFFFFFFFEAABFF",
      INIT_3F => X"00000005541AFFFFFFFFFFEFAFBBFFFFFABAFEAFFFF407F40000000045412BFF",
      LOC => "RAMB16_X0Y0",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"55555655655828AAAAAAAAAAA89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FDFFFFFFFFFFFF5DF7F75FF57D5755555555555AA7FD1F7DD5777FFF55555555",
      INIT_03 => X"1120A7F55D55F5FD5DFFFFFFF48AAAA23DFFDDDF55555555045544A7FFD757DF",
      INIT_04 => X"DFDF55D5157554501027F5D757DDFDF5757FFD880AAAA021FFFF7F5545555550",
      INIT_05 => X"2AAA0000008823F7FFD7DC555775551447F5D55FD5FDF5577FC2AAAA0008A89F",
      INIT_06 => X"55555FFD57557A280800002AA202FFFFFFFDF77F75514527F555575D77FD5FFF",
      INIT_07 => X"7D55F5555517F5F555FD577757C02A0000000AA2A0AFFFFFFFF5FFF5555567F5",
      INIT_08 => X"AA28AA88FFFFFFD575F55D5557F555575D555D7F002800000AAA8AAA23FFFFFF",
      INIT_09 => X"D5F00000000000AA0A22827FFFFFDFFF7FD55567F557757FDD5554000000000A",
      INIT_0A => X"5157F5555557FDD5C000000000000A8C8AA03FFFFFFD7FF5F75557F555D7DFD5",
      INIT_0B => X"2DFFFFD7FDFFF55D57F5555555557DC00000000283D55772880FFFFFFFFFFFD7",
      INIT_0C => X"00A23D55DFD55EABFFFFD77DFFDDFD57F55555555DD580000000A8BD557D75F2",
      INIT_0D => X"7555555C0000000280DFFFFDFD780BFFDFFF7FFFF7D757F5555555555E000000",
      INIT_0E => X"FFFFF7F757F7557D5555580000000A235FFFFFFFF7AAFFDFFFFFFFF7FFD7F7D5",
      INIT_0F => X"FFFFF5E03FFDFFFFFFFFFFFFF7555555557800000028837FFFFFFFF5CA7F7FFF",
      INIT_10 => X"00008022097FFFFFFFFD881FFFFDFFFFFFFDDFFF575D555540000000208B7FFF",
      INIT_11 => X"FFF575555DF7C0000020AA095FFFFFFFFDC80FFFFFFFFFFFFF7FF755555555C0",
      INIT_12 => X"255FFDFFFFFF7FFFF5555D7FFD8000000A882D57FFFFFFF5C8295FFFFFDFFFFF",
      INIT_13 => X"D555FFFFFF7D4828D5FFDFFFFFFFFFF5D577F7DF8000000820B555FFFFFF7540",
      INIT_14 => X"F7560000002A2FD557FFF7FFD5482815FFFFFFFF7FFFF5D5DFFD55000000080B",
      INIT_15 => X"FFFFF55FF57DFC15A40000002A3555FFFFFFFF55702A355FFFFFFFF57FF5F5FD",
      INIT_16 => X"FFDD700A155557DFFF5597F7FFF556940000002A3577FFFDFFFD5552003755FF",
      INIT_17 => X"00288AD557E5FF7D55700215D555FFDFE46FFFF57554A6000000083F555D5FFF",
      INIT_18 => X"FF55557A0A00000008A00AAA827DF5D57800A555D77F596A07FFF55F58060000",
      INIT_19 => X"07F5FFDAA028ABFD57D68A0000000000A00002AAD5D803F80027F55FD6AAAAA3",
      INIT_1A => X"2A00B74220A80A07F55F4AA0000BFB555A2000000000228AA2F5A8B56832A00A",
      INIT_1B => X"08000000223C822B4227C2A0A00227F7D7CA62000BFA5FDC00800000002202A2",
      INIT_1C => X"A0022BFAA2E20828000000222FEBF5DA87D0078000ADF55F4860000BFBFBA000",
      INIT_1D => X"0F7C028F60A7D0A00A8BFABEF80008000000220BA05550877675300A8FD4BFD0",
      INIT_1E => X"2A0D57FFDC375F5F5C008162894280828BFAA8780200000000222D57B9580756",
      INIT_1F => X"F0AA0200000000280D5DFFD6B77FDFDE008AA28AA22AAAABF23D5A2000000000",
      INIT_20 => X"282AA2AAAA83F088AA20800000000889575FD6375FFD5C0080088A2A228AA3F0",
      INIT_21 => X"60B77FFFD0002A0820AAAAAAA3F2D55556600000000883557F5EB7FFFF520080",
      INIT_22 => X"0000000A22D55D2827F5FF78082AAAAA2AA28A2BF3555589A00000000A8255FF",
      INIT_23 => X"A2A3F0000228000000000A20957F80A7F55F7000008AA2AA8AAAABF27F6800A0",
      INIT_24 => X"C008000A8A88AAA8A3F2000AAA800000000A08157F8237FF7D68000002AAAA8A",
      INIT_25 => X"8A0D5F880ACF5580000002AAAAAAAA23F00020A880000000020A2D7D2A2DD77D",
      INIT_26 => X"AAAA00000000020A8BD7A0A8FFFB20000008A2AAA2AAA3F202A2AA0000000002",
      INIT_27 => X"8AA0AA8A83F200800800000000020A002DF22BF550A00000008AAAAA8A03FA80",
      INIT_28 => X"7FFF5C8020008002AA2A0A03F20A02A280000000020A020FD775FD58A0000020",
      INIT_29 => X"0000008A000A8A8AA2588000000008AA28AA83F200AAAA0000000000820802D5",
      INIT_2A => X"A3F20002220000000000AA808809D5697A00000000028288AAA3F20208820000",
      INIT_2B => X"0000AA0200000A03F00000020000000000A0A080827D9DE2000000200002A202",
      INIT_2C => X"0AAA802B5400022AAA952A00802023F00000020000000000A02AA80800970000",
      INIT_2D => X"020000000000AA8280017F5C0003DD7FFFC2A2080003F0A80882000000000028",
      INIT_2E => X"A882020BF0A6888200000000002A80A00DFF720000BFF7F55AA8A82003F0AA8A",
      INIT_2F => X"000007FFFFFFF020880003F0AE828000000000000AA80A0F5D4000049FFFFFFA",
      INIT_30 => X"0000002AA8080E000007FFFFFFF20080800BF2AA0808000000000000AA8088D5",
      INIT_31 => X"F080A88800000000000000AAA80A00000FFFDFFFFAAA280003F0000008000000",
      INIT_32 => X"09FFFA82AA0003F20AA8A0000000000008000A200000000FFFE3FFDAAA820003",
      INIT_33 => X"00028000000FF50BFF7000AAA803F8022A8000000000A8A00000000000000FFD",
      INIT_34 => X"00000002000AA002A08000000FF575FFF8AAAAAAA3F800022000000000AAA000",
      INIT_35 => X"00AA03F2002088000000020202AA280A0000000D5555FFF0022AA00BF0000020",
      INIT_36 => X"0007F555F5402022AAA3FA5280A0000000022AA02AA8A0000000055555FF58A0",
      INIT_37 => X"802AAAA03F2A8000855555FFF7822008A3FA05A8A000000022A2AA002A0CA000",
      INIT_38 => X"AA2280028002A202000A8EFF0000025D5555FDF722A2AAA3F808088022000002",
      INIT_39 => X"5D6A82002083F0A00000080880280FBC000FFC2000015F55557D5AE0A82883F2",
      INIT_3A => X"FC22002754075535EA902802A3F02A00000828228837FFEABDFC800001D7FF55",
      INIT_3B => X"A28AA3B55577557FF2801740800221529600A0A3F2AA000008AAA282B5F5FFFF",
      INIT_3C => X"682BF2AAA00008A2AA2955555555555C8815400AAA2152AF290883F00020000A",
      INIT_3D => X"97FFD57FDCA9555203F800200008AA808F5555555D555C2855080882BF52A1D5",
      INIT_3E => X"57FD55D55DFD755FFF5557D6A9557803FAAA00020A28880D55557555557F8155",
      INIT_3F => X"000202AA82AB555DDF777575F5DD55FD5FDF56A1555003F2AA0000022A288155",
      LOC => "RAMB16_X0Y1",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"00000300300FFFFFFFFFFFFFEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"555555555554100001400450000000000000000FFBFCC0100000101500000000",
      INIT_03 => X"CCFFF3F2555555555655555503A5515BD440440000000000F30033F3F555A555",
      INIT_04 => X"44400000C000030FCFF3F255555555595555549001000008445100003000000F",
      INIT_05 => X"801400000050095140000300001000C333F15555555555554574000000004041",
      INIT_06 => X"9965555555955801500000006401550100000000000C30F3F255555555565554",
      INIT_07 => X"0000000000C3F25A5555555955600400000000240035050000001000000033F2",
      INIT_08 => X"05694503555100001000000003F2A695555655558000000004142D100C155410",
      INIT_09 => X"6A580000000000145A5500150500040414000033F2A9565555AA560000000000",
      INIT_0A => X"0C03F29A5A99566A7000000000015AB39400955411000000000003F2A655556A",
      INIT_0B => X"115541004415000003F2AA956AAA9600000000001C11504E4035555440005140",
      INIT_0C => X"0016C0159A95420D5555000005000003F2AA95A6A66940000000058115555508",
      INIT_0D => X"AAAAAA94000000006F055AAAA94F805550440050400003F2AA6AA9AA96000000",
      INIT_0E => X"5055400003F2AAAAAAAA9800000001AC15AAAAAA94C21555550054100003F3AA",
      INIT_0F => X"AAAAA5209555515545500007F2AAAA6AAA9400000001BC55AAAAAAA410159445",
      INIT_10 => X"00000016BC5AAAAAAAA4F00565555514450007F3AAAAA6AAA000000005BC55AA",
      INIT_11 => X"57F2BA95A559400000005ABC156AAAAAA53426A5555551555017F3AAAA966A40",
      INIT_12 => X"2055515555555557F3AA555555C00000005BF00569AAAA95343EA55555555555",
      INIT_13 => X"004556AAAA65381B55555551555557F2AA555544400000016BC0155AAAA96434",
      INIT_14 => X"110300000002F011556AA6AA953813EA555541559557F26A55510000000001FC",
      INIT_15 => X"51555003F2AA53C0F200000006C155555A9AAA550C12D6655555555017F2AA54",
      INIT_16 => X"59554C00CAA669555500C3F2955003C200000006C0555699AAA9550C02C96955",
      INIT_17 => X"0005BF0000315655550C01C9A56955453333F2541002F100000001C00554155A",
      INIT_18 => X"F254000FAD00000005ABFFFFFF1564010801FA9A55550C3FF3F250450EA10000",
      INIT_19 => X"A19A554FFABEBFF15013FFEC00000005A5556A9A155EBC0801B1595563FFFFBF",
      INIT_1A => X"02F5452E6F0005615955BFFAAAAFFC144FFEA800000006A00601D1857ACDA401",
      INIT_1B => X"A400000016C394463E76340C0401516959AF3AA6AFFF1013AEF800000006F404",
      INIT_1C => X"FAA9AFFFFF3FFFB400000016F03C054E760FB4BC00305815BF3AAA5FFC0CFFEA",
      INIT_1D => X"B04001217AF14EFAA56FFFC30FFBA400000016FCFF010EB60314CC041542956A",
      INIT_1E => X"06F056A953C659555000682BAC2DEAA96FFFFF0FAAA000000006F000CC0FB653",
      INIT_1F => X"0FFFFBA000000005B055AA53C6565550006BDBABD9A9555FFFC00FFAA0000000",
      INIT_20 => X"96955555694BFBFFFFBEE000000005BC169553C65AA540006A9AD99595A95BFA",
      INIT_21 => X"3AC659A9580015969A5555A95BFB0000033000000005AC155543C66AA54C0066",
      INIT_22 => X"000000016B0555EAF6516548000055551555595FFC5044ECE000000005AF0555",
      INIT_23 => X"595BFAFBE9A580000000016BC059BEF2905944000045555555955FFF003FAA90",
      INIT_24 => X"30000005555655565BFABFAA5540000000006BC05A69C6956530000004555555",
      INIT_25 => X"5AF054801B3A54D0000001555555599BFAEAAAA540000000005AF05419519665",
      INIT_26 => X"9A6500000000005ABC04E5AA2A8CD0000005515959595BFAAAA9954000000000",
      INIT_27 => X"555555654BFABAAEAA00000000005ABE710EBDE94F80000045555555650BF9AA",
      INIT_28 => X"056A0380000045555515550BF9BAAA6940000000005ABE700001A94F80000015",
      INIT_29 => X"0000005AFF5065015B0F40000001555555554BF9EBABA500000000005AFE5F00",
      INIT_2A => X"5BFABFEAA900000000001ABF915C003D0E00000014055555555BFAAABBA90000",
      INIT_2B => X"000055555500150BFAFAAAA940000000001AAFA5AB10C53D0000005551155501",
      INIT_2C => X"6ABAABFC13D000BEAFC0955541515BFAAFBAB94000000000156AE95AAAC4F400",
      INIT_2D => X"A900000000005156BFFC55534006AAAEAFF15105400BFAFFAAAD000000000015",
      INIT_2E => X"5655150BFAF3AEE900000000000555AFF0554D000F415555555655104BFAFFE7",
      INIT_2F => X"D00000401545505554100BFAF3EBA8000000000001555AF01574000304155555",
      INIT_30 => X"00000015115BF34000010005555101504107FBFFAEA40000000000005455BF00",
      INIT_31 => X"FAEA9A6400000000000000005554000001445555555514000BFAEEAAA4000000",
      INIT_32 => X"E9154152554007F9AAAA9000000000000000000000000005553C415155410007",
      INIT_33 => X"00004000000556E8554AAAAA540BFFEF99400000000000000000000000000145",
      INIT_34 => X"000000005A95500056C0000005599515465555655BFFAAA99000000000550000",
      INIT_35 => X"AA554BFAAAAA64000000015AA54515ABC0000006A6A95546AA955547FEAAAA90",
      INIT_36 => X"0006AAA9557A9A99555BFF0FE950000000016BA65556FFC0000006AAA955465A",
      INIT_37 => X"BFEAAABFC081400076AAA555549AAAA65BFFF0FE5000000005AEAAA9AAF38000",
      INIT_38 => X"55514001000006FFFFFEB3004000016966A555405AA9555BFEAEA54001000006",
      INIT_39 => X"557EF500104BF85400000100000BF0C3FFF003400001695555554F0A54554BF9",
      INIT_3A => X"03E4000543F000C57AC414015BF9A500000604001BC0003FC00390000D515550",
      INIT_3B => X"094C2CC5500000000E40153FABFF1D46C004105BF96500000514401FC4000000",
      INIT_3C => X"A41BF95550000158006C005550001053A4D43FA9AE1D46B01C844BF800000005",
      INIT_3D => X"C155504157BC51500BFEAA4000015D51B0545555415153EB40FBFFEBC058A815",
      INIT_3E => X"5695555541015555A6544412AC50100BFFE5000001591160015555555540F940",
      INIT_3F => X"0000015A942C15559555554505555565000003AC40040BF9540000015A413C15",
      LOC => "RAMB16_X0Y2",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"555555555555510051005545002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"55555555555555555555555555555555555555515BFD55555555555555555555",
      INIT_03 => X"554517F695555555555555555500000155555555555555555555555BFA556555",
      INIT_04 => X"55555555155554555557F6A55555555555555540000000015555555145555551",
      INIT_05 => X"0000000000000155555554555555555557F66555555555555550000000000015",
      INIT_06 => X"A96955555555500000000000000055555555555555555557F6A6555555555555",
      INIT_07 => X"555555555517F65AA655A55955400000000000000015555555555555555557F6",
      INIT_08 => X"00000001555555555555555557F6AAA555A55555000000000000040005555555",
      INIT_09 => X"5950000000000000000000555555555555555557F6A99A555595580000000000",
      INIT_0A => X"5157F69AAA59655650000000000000040000255555555555555557F6A6555566",
      INIT_0B => X"065555555555555557F6AA996AA9564000000000015555500015555555555555",
      INIT_0C => X"00001555555554015555555555555557F6AAAAAAA55A00000000001555555550",
      INIT_0D => X"AAAAAAA40000000000155555A551015555555555555557F6AAAAAAAA58000000",
      INIT_0E => X"5555555557F6AAAAAAAAA000000000001555A5AA55005555555555555557F6AA",
      INIT_0F => X"66A995401A59555555555557F6AAAAAAAA9000000000005555AAA69540559555",
      INIT_10 => X"000000000055555AA955001AA555555555555BF6AAAAAAAA8000000000005555",
      INIT_11 => X"5BF6AA99A55940000000000015555AA955400AA955555555555BF6AAAA966A80",
      INIT_12 => X"05A555555555555BF6AA55955640000000000055555AA9554016A95555555555",
      INIT_13 => X"00555556AA5550016555555555555BF66655555500000000000055555A995550",
      INIT_14 => X"5555000000000011555555669540016955555555555BF66A5555550000000000",
      INIT_15 => X"55555557F69A545544000000000155555555595550005A55555555555BF6AA55",
      INIT_16 => X"5555540056566955555517F69555555400000000015555555555555400596665",
      INIT_17 => X"000000555401555555540005A65555550007F655555414000000000055555555",
      INIT_18 => X"F65555510400000000000000005555555000055A55A5514007F6555550040000",
      INIT_19 => X"055A5550000007F55554450400000000000000001550015000055A5565005017",
      INIT_1A => X"00000500050000056A9580000007F55555100000000000000055001540100000",
      INIT_1B => X"0000000000150002400500040000056A5980400007F555550000000000000000",
      INIT_1C => X"000007F5515104100000000005454550050005140005596580400007F5555000",
      INIT_1D => X"00540005400550000007F5545400100000000000005540054055140005541560",
      INIT_1E => X"0001555550065555540001400140000007F55454000000000000055400500554",
      INIT_1F => X"501000000000000000555554055555540001000000000007F555540000000000",
      INIT_20 => X"400000000007F0400000400000000000155554065555540000000000000007F0",
      INIT_21 => X"40165555500000000000000007F5555555500000000000555554065555540000",
      INIT_22 => X"0000000000055500065155500000000000000007F55555454000000000001555",
      INIT_23 => X"0007F0400000000000000000055500069055500000000000000007F555540000",
      INIT_24 => X"400000000000000007F004000000000000000005560015955550000000000000",
      INIT_25 => X"00015500000A55400000000000000007F0400000000000000000055500059655",
      INIT_26 => X"0000000000000000005500006A91000000000000000003F00000000000000000",
      INIT_27 => X"0000000007F0000000000000000000000550019550000000000000000007F000",
      INIT_28 => X"556A54000000000000000003F010000000000000000000055555595000000000",
      INIT_29 => X"00000000000000000051000000000000000003F0400100000000000000040155",
      INIT_2A => X"07F0000000000000000000000001554154000000000000000007F00010000000",
      INIT_2B => X"0000000000000007F40000000000000000000000015555540000000000000000",
      INIT_2C => X"000000015400001400550000000003F400000000000000000000000000140000",
      INIT_2D => X"0000000000000000000155550003AAAAAA9000000007F0400000000000000000",
      INIT_2E => X"00000003F4140040000000000000000005555400051555555000000007F04100",
      INIT_2F => X"4000055445555000000007F00500000000000000000000005550000514155550",
      INIT_30 => X"000000000000440000054154555000000003F104040000000000000000000015",
      INIT_31 => X"F0400100000000000000000000000000054555555000000003F0000100000000",
      INIT_32 => X"01515000000003F4000000000000000000000000000000055541515000000003",
      INIT_33 => X"0000000000055501515001000007F50500000000000000000000000000000545",
      INIT_34 => X"000000000000000000400000055555515000000007F400000000000000000000",
      INIT_35 => X"000007F0000000000000000000000000400000055555505000000003F4000000",
      INIT_36 => X"00065555554000000007F5550000000000000000000001400000095555505000",
      INIT_37 => X"0000000015000000155555155500000007F45544000000000000000000040000",
      INIT_38 => X"000000000000000000000055000000555555554500000007F400000000000000",
      INIT_39 => X"554050000007F0000000000000000000000114000001555555455040000003F4",
      INIT_3A => X"00000009400101154010000007F0000000010000000000000100000005415540",
      INIT_3B => X"0004000550444140100015000004014014000007F00000000000000004040000",
      INIT_3C => X"4003F0000000000000015455514455500055000000015005010003F000000000",
      INIT_3D => X"015551555401515003F400000000000000555555415550005400000015500155",
      INIT_3E => X"55555555550145555550555401515003F5400000000000011155555555400140",
      INIT_3F => X"0000000000001155555555550551555540005401511003F00000000000000155",
      LOC => "RAMB16_X0Y4",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFEBFAAABEBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEA",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFEFEBFEAAABFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFABFAAAFFFFFFFFFFFFFFFFFFFFFFEAFEFFEAAAAAFBEFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFAABBEABFEAAEABFBFFFEEFBFEFFFFFFFFFFFFFFFEFFFFEAAAAEAF",
      INIT_07 => X"EAAABFABAAAAFFFFFFFFFFFFFFEBFFFFFFABEAABEFFFEAAAAABABFFFFFFFFFFF",
      INIT_08 => X"FFFEFBEFEBBEFBBFEABEBAAAAAFFFFFFFFFFFFFFFFFFFFFEABFEABBABAAEAAAB",
      INIT_09 => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFBEAAAAAAFFFFFFFFFFFFFFFFFFFFFFFA",
      INIT_0A => X"FAFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFABFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"AAAABEABFFFFFFFFFFEABFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAFEAAFFFFFF",
      INIT_0E => X"FFFFFFFFEFFEAAAAAAAFFFFFFFFFFFEAAABFFFFFFFFFEFFFFFFFFFFABFFFFFFA",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAABEFFFFFFFFFFAAAAFFFFFFFFFFFFFFF",
      INIT_10 => X"AFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBAAAAAAAAAAFEAAFFFFFFFFFFF",
      INIT_11 => X"FFFBAAAAAAAAFFFFFEBFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAF",
      INIT_12 => X"FFFFFFFFFFFFFFFFEBAAAAAAAABFFFFFFFFFFAAFBFFFFFFFFBFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFEA9ABFFFFFFFFFFFFEFFFFFFFFAAAAAAAAFBFFFFFFFFFFBAAFFFFFFFFFF",
      INIT_14 => X"AAFAFFFFFFFFFFFFA500016AAAFFFFFEFFFFFFFFFFFFEAAAAAAAAABBFFBFFFFF",
      INIT_15 => X"FFFFFFFFAAEAAAAABFFFEEFAFBFFA5500015BAAA56FFFFFFFFEFFFFFFFAAAAAA",
      INIT_16 => X"AAA5AA51BFFFFFFFFFFFFEAAAAAAAAABFFEAFAFFE555550016AAA9696FFFFFFF",
      INIT_17 => X"FFE555554405AAAA9AAA950BFFFFFFFFEFFFABAAAAEAAEFFFEABFE555540056A",
      INIT_18 => X"AAAAAABAAAEFFFFE5A555544156AAAAAAAA540BFFFFFFBAEFFAEEAAAAAAFBFFF",
      INIT_19 => X"5550BFFFFFFFFFAAAAAAAABFFEBFEA59555540556AAAAAAAA5550BFFFFFFFFFF",
      INIT_1A => X"54555A6AAAAA9555551FFFFFFFFFAAAAAABFFFFFFFA655555554555A9AAAAAA5",
      INIT_1B => X"FAABFAA9555555545556AAAAA694555552FFFFFBBEAAAAAABFFBFFFE99555555",
      INIT_1C => X"FFBAAAAAAAAABAEAABEA6A555555555555AAAA9AA05555547FFEFBEEAAAAAAAB",
      INIT_1D => X"AAAA9555555552FFFFBFAAAAAABFBFEA6AAA5555555555556BA96A955555555B",
      INIT_1E => X"95565555555555AAAA9555555554FFFFFFAAAAAABBFFE9AAEA555A555555555A",
      INIT_1F => X"AAAAAFFE9AAAFAA5555555555555555955555555553FFFFFAAAAAABFFAA66AFA",
      INIT_20 => X"5555540AFFFFAAAAAAAFFA6AAFFAA9555555555541555555555555551FFFFFAA",
      INIT_21 => X"555540555555555555555FBFFFAAAAAAABEAAAAFFAA955555555554155555555",
      INIT_22 => X"AAABFFA9555555555540155555555505551EAAFFAAAAAAAAA6AAAFFEA9555555",
      INIT_23 => X"AAABAAAAAAAAAAAAAAFFA5555555555540055555555405550EAAFFAAAAAAAAAA",
      INIT_24 => X"4025555005555EAAABAAAAAAAAAAAAABFFA6A55555555540545955555405555A",
      INIT_25 => X"A69555555504105005555005551AAFABAAAAAAAAAAAAAAFFAAA5955555550144",
      INIT_26 => X"AAAAAAAAAAFEBAAA5555555504550141400005555AAFFAAAAAEAAAAAAAAABEAA",
      INIT_27 => X"01555ABEABAAAAAAAAAAAAAABAEEAA9555555510555000000001555AABAAAAAA",
      INIT_28 => X"5544551155000005552ABFABAEAAAAABAAAAAABAEAA595555555001545540000",
      INIT_29 => X"AAAFFFAAA95BEAA501554154000101552AFFEAABAAAEAAAAAEAAABEEA9A55555",
      INIT_2A => X"AAAAAABAAAAAAAAAAFEBA6A56AFA9541555555400501556BFFEAAAAABEAAAAAA",
      INIT_2B => X"55400001556AFFBBAAAAAAAABAAEAAAFEFA9A56AAA9440555555400001551EBF",
      INIT_2C => X"996AEA5540155555500001AAAFFFBEAAAAAAAAAAAEAAAFFFE9A96AAA95405555",
      INIT_2D => X"AAAAAAAABBEBFA996BFA55401556554010016AAEFEAEFAAAAAAAAAAAAAAFFFEA",
      INIT_2E => X"6A6AABFEFBAAAAAAAAAABAABEFAAA56BFA95001555550050156AAAFAEEEAAAAA",
      INIT_2F => X"44055550004155AAABABFFFBEAAAAAAAAFEAABFFFBA56BFE9400055554005045",
      INIT_30 => X"AAFFFEA56BFE9550015554000556AABEABAAFFAAAAAAAAABEAABFFABA56BFE94",
      INIT_31 => X"FAEAAAAAAEFFAAAAFFFAA56BFE954001595401555AAABEAAABFFAAAAAAABBFEA",
      INIT_32 => X"55556AAABEAAAFFEEAAAAABFFFBAABFFEEA55AFE954500555515555AAABEABAB",
      INIT_33 => X"5AFFA15115555555556AAAFAAAAAFAEAAAAABFFFEAABFFA9A55AFFA454155540",
      INIT_34 => X"ABFFEAABFFE5955AFFA5555555555555AAA9BAAAEAAAEAAAAAAAFFFAAAFBFA94",
      INIT_35 => X"AAAAAAEBEAAAAAABFFEAAAFFD64556BFE5415555555555AAA96AAAAFFAFAAAAA",
      INIT_36 => X"5569555556AAA5AEAAAAAAAEAAAAAAFEFAAAFF9A5556BFA55556A5555556AAA9",
      INIT_37 => X"EAAA6555AFE555555555555AAAA5ABAAAAEAAEAAAAAAABEAAAFAA9A556AFA555",
      INIT_38 => X"EAAAAAAAAAAAAAEAA95555ABF9569A5555555AAA96FAAAAAEABA9AAAAAAAAAAB",
      INIT_39 => X"ABEA52EAAAAAAEEAAAAAAAAAAAAAEAAA5555ABF95AA69555556AAA96EAAAAAEA",
      INIT_3A => X"6BFE6AA9A55556AFAA47EAAAAAAFEAAAAAAAAAAAAAAAA955556BF96AA6A55955",
      INIT_3B => X"AAAAAAAAA555556FFE6AAA6A655ABEA947FAAAAAABAAAAAAAAABAAAAAAA95555",
      INIT_3C => X"AAAFABAAAAAAAAAAAAAAA59555556ABE6AA6AAA95AFEA506AAAAAFABAAAAAAAA",
      INIT_3D => X"AAA9AABA9006FAAAAF9BAA9AAAAAAAAAA9AA5555556AEEAA96AAAA6BFAA401BA",
      INIT_3E => X"555556ABFFEAAAAAAAAAFA9007EAAAAAABAA9AAAAAAAAAAAA9555555ABFFAA6A",
      INIT_3F => X"5AAAAAAAAAAA96A5556ABFFFFAAAAAAAAFFA545BAAAAAAABAA5AAAAAAAAA6AA5",
      LOC => "RAMB16_X0Y7",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DDFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"5555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD75FFFDFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFD5D7FDEAAD7DA557DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6756F",
      INIT_04 => X"FFFFFFFFFFD5F57DF57FD756F56A2AD555557555FFFFFFFFFFFFFFFFFFFFF5FF",
      INIT_05 => X"555555FDFFEF5555FFFFFFFFFFFDD75FFF7F54757A0BBF5D75D55575FFFD77FF",
      INIT_06 => X"5FFD7FFD555AFDD7FD57FF7FD59F75775D56DFFF7DF7FFFF555675FFFBEFB7F5",
      INIT_07 => X"6AABFDB9ABFF57FFFD75FFFFFD7D555555B9FFFD75557FBEFEDFD57FFFFFFF55",
      INIT_08 => X"7F575D757DD75DD57AFE9AAA007FFFFD5FFFFFFF555555578956EDDFDBF7FFF9",
      INIT_09 => X"FFFFF57DFFFFFDFFFFF5DF7FFF5FFFFDF6AAAAAAFFFFFD57FFFFFFF555FD75DF",
      INIT_0A => X"5F5AFFFFFD57FFFFFFD555FFFFF5FFFFFFFFFFDFFF77F57F2AABAEFFFFFD5FFF",
      INIT_0B => X"FFDFFFFFFFFFFFFFFDFFFFD757FFFFFFFFD5FFD5FFFFF7FFF7FFFDFF7D7FFF55",
      INIT_0C => X"FFFFD57FFFFFFFFFFFFFFFFF555FFFFFF5D57FE857E3FFFFF7FF7FFFFFFFFFFF",
      INIT_0D => X"3EFFD7CBDD5FFFF7FF7FDFFF5FFF57F7FDDD7FD7D757FFD5DFFFEA57C3FF5555",
      INIT_0E => X"75DFF55577D7F57FA2F557755FFFFFFFFFD57D5D7DD57FFD5755FFDFD55F555C",
      INIT_0F => X"FFFFFFFFFF5FF5D57FF5FFDF57F5FF0FFD75FFFFFFFFFEFEF5557DFD5D775DFF",
      INIT_10 => X"F5FF777FFFFFD55557FFFFFFFFFD55D7F55FFFDFF33F8BCFF77FF5FFFFFFD555",
      INIT_11 => X"D55DF507F0FF575557D5D577FD5777D557FFFF7FFFFF77FDDFFF5FD4CF22FFF5",
      INIT_12 => X"7FFFFFF757FD5D5D7DFD03C2FFD575555F555FF5D5DF555F5DFFFFFFFFD5557D",
      INIT_13 => X"FDFFF7023D7FFFDFF7DF7D7777FF5D5FF50FE3F5D5555557FF5DFF5577FFFFF5",
      INIT_14 => X"FB5F7F557FF7FDFFC8AAA8A0037FDFF7FFF7D557F5777FF54FEFFFDD55DDD7F5",
      INIT_15 => X"F5F75FFFDF745FFBD7F567DFFFFD480AAA801E00A8FFFFFFF57557FFFFFFF5DF",
      INIT_16 => X"FF0A00A83FFF5F7FFFFFD7F7F40FFAFD557E5F7778A800AA8AFEC28207DDFFF7",
      INIT_17 => X"77FAAA8822A22EFFA82020A37F55F7F5F555FDFC0F7FF755F7FDFFA2A22AA08B",
      INIT_18 => X"75FCDFDFFF75557FA0AA002280AAFF02A80A2A17FFF55DC755F7744FFFF5F57F",
      INIT_19 => X"000AD5557D57FF757D7FFFD557D770A2AA002A008AFBAAAA0A00A157FFF5757F",
      INIT_1A => X"020000A02820200000A555FFFFFF755DFFD555DD5508AAAA0002002020AAAA80",
      INIT_1B => X"5FFD5002AAAAA00200080A8E0A2200000BDDFFFDD755557FDDDD555422AAAA00",
      INIT_1C => X"7FDFCA555C7FDF7FFD40BCAAAAA8000002AA82228A00000295775D7755F5FFFD",
      INIT_1D => X"A002200000000B7DFFD500517FD5D57F873CAAAAA800000008AAA0A000000001",
      INIT_1E => X"2AA880002000020080000000000255FFF555517FDD55720F7CAAA0A800000002",
      INIT_1F => X"147FF55F203F5FCAAA0000A80000002200000000009FD55D574C1FD55FC8BF5C",
      INIT_20 => X"000002AF5F5554143FF55C80355FD2AA0000AA00280000000000000085FFFD44",
      INIT_21 => X"AAA02A0020000000000005D555540CDFFD7003355FD2AA8000AAA02800800000",
      INIT_22 => X"3F3D55F2AA2202AAA82A8000000000A000A7FF555405FFFF08033557F2AAA002",
      INIT_23 => X"FFFD0440F5F000FF1FD5FAAA8002AAA82AA008000002A000A7FF551507FFFC00",
      INIT_24 => X"2A80000AA00007FFFD100053FB00C31555F80A8002AAA8220222200002A0000F",
      INIT_25 => X"082002AAA8A28A0AA0000AA0008FF5FD1000D1FFF0D70755F30A0002AAA8A822",
      INIT_26 => X"C1FFFF370757DFF0AA82AAA8A200A8282AAAA0000FF55F500075FFF4F747D7FF",
      INIT_27 => X"A8002FD7DD071543FFFFD7D7DD77D02A8AAAA08A000AAAAAAAA80003FDD74101",
      INIT_28 => X"0022008800AAAAA0008FD5FD57551FFDFFDFD3DF7FCA2A8AAA80AA802002AAAA",
      INIT_29 => X"FFF555C000286800A8002802AAA8A8008F557F1D5D07FFFF77D7FD77C20A8AAA",
      INIT_2A => X"FF53555DFFFFFFFFF57DC8080A5AA0200000002AA0A80001577F5D5D57FFFFFF",
      INIT_2B => X"AA2AAAAAAA8F75DDCF557DFFDFF7DFF575C2080AA8822A0020002AAAA800A7D5",
      INIT_2C => X"200B788028AAAAAA8AAAAA28257DD737773DFFFFF75FF55572000AE8002A0AAA",
      INIT_2D => X"FFFFFFFFDD7D5F20895A802A8AA8AA2A8AA8803757F7D10D37CFFFFD7FF5557C",
      INIT_2E => X"80AFFD575D401FFFFFFFDFFD75FF08895E00AA82A800AA0A80803F5F77D4540F",
      INIT_2F => X"22A0000AAA2802003DFD557F54017FFFF57FFD555DC8895602AAA0A202AA0A20",
      INIT_30 => X"FF5557CA8956000AA80002AAA0002017FDFFD5F5057FFFFD7FFD55FD4A895602",
      INIT_31 => X"FFF3350FF755FFFF555F0A0957A02AA8A202A80000A0D7FFFDFF74774FFDD57F",
      INIT_32 => X"00020AA0D7FFF577F77D4FD555DFFD55770A2B57A020AAAAA0800022A8D7FDFD",
      INIT_33 => X"A255C80882800080008AA05FFFFF7DFFD403D5557FFD55FE082A55C20282002A",
      INIT_34 => X"FD557FFD554A02A255C00002AAAAA0000AA2DFFF7FC375510FFF555FFF5D5C22",
      INIT_35 => X"3FFFFF55F7C303FD557FFF5569AA0A95602A0AAAAA08022A828FFFF5575F0003",
      INIT_36 => X"0082AAA808AE8A37FFFFD7C70103FF575FFF5564280095E008280AAAA000AB82",
      INIT_37 => X"73DC800225782080AAAAA002AF8AF5FFFF77340443FFFD7FF75C16C800B5E020",
      INIT_38 => X"7D0143FF75FFFF773E00082D520820AAAAA022FE28537FFF77DD200DFFFFFFFD",
      INIT_39 => X"2978AB7DDFDFF7754370FFFFFFFF7FF080002D5CA0082AAA808AF8237D7FFF7D",
      INIT_3A => X"89F48C060AA800A5E0A17F547FF57500F1FF7FFFFFCFD22000895E80C80AA200",
      INIT_3B => X"FFFFF44D08880A25548C7C808802D7C2215DFF7FCDFCD1C3FFFDFFFCFF700802",
      INIT_3C => X"FFF50DF50003FFCFFFF53A2AA0282296B3D800022A5788A03FDFF5FDFD5143FF",
      INIT_3D => X"00822BDE2AA35FFFFD2DF42037FFFFFFDED08AA0A0027700690000895F02AA1F",
      INIT_3E => X"AAAA883D7D60C0C002BF5E0AA97FFFFF4DFD2130FFFFDF17F62AAAA20955C080",
      INIT_3F => X"A177FFFFF00D280AAA82F5D55073E0EAF558020DFFFFFF05FDA131FF7FF08F4A",
      LOC => "RAMB16_X0Y5",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"A66955AAAAAAA9559556E955AAAAAAAAAAAAAAAAAAAAAAAF95AAAAAAAA595555",
      INIT_01 => X"AAFFBBEFAAAFAAAAAAAAA9AAAAAA6AAA5B96AAAAAAAAAAAAAAAEAAAAAAAAAF6A",
      INIT_02 => X"0151AAAAAAAAAAAABAAAAAAAABAAAAAAAAAAAAAAAA5556FB956AAAAAAAAAAAAA",
      INIT_03 => X"AAAAAA5550293FF000F0155AAAAAAAFAAAAAAA9AAAAAAABAAAAAAAAA66976570",
      INIT_04 => X"56AAAA59AA55B555556A5403253FFF00140100056AAAFAAAAAAAAAAA56AAA5FA",
      INIT_05 => X"05050001A0301055565AA9AAAAB95555654013254FFCC000015000155AF955AA",
      INIT_06 => X"5AA566A5400F00000000004000C51500000355697E959555404365654C30C000",
      INIT_07 => X"3FFC29CCFC0002AA9555A9556940010000CD4000000400C30300017F55559A10",
      INIT_08 => X"55540000000000154F27CFFFFF6AAAA55AA9559954050400FC5730000C00000C",
      INIT_09 => X"AA6AA555A6A561A5AAA5595665595A9827FFFFFFAAAAA556A9A5AA9555555150",
      INIT_0A => X"405FAAAAA556AAAA9A9555966565AA9AA9AA95555566A564FFFCF3AAAAA556AA",
      INIT_0B => X"9556A99556AAAAB695AEAB94449AA6966555655556A666AAA6AAA5555566AF54",
      INIT_0C => X"AA69506AAA9AA6AAA66A6A9A555ABAAAEAE5403F163DAA6A95A5556AAA9AAA69",
      INIT_0D => X"C300143E995BAAA5A90016AA599A5555955526969641AA99A4003F143CA95555",
      INIT_0E => X"119AA54002D54000FF0146655BFEEA8000001515594005585501AA90115AA953",
      INIT_0F => X"5AAAAAA9AA5AA5956AA5A95B655000F00155AAABFFFA9303010169A554515595",
      INIT_10 => X"00006A6AAAAAA5595AAAAAAAAA999556A56AAA144CC0FC30164005FFAAAA9555",
      INIT_11 => X"555550F00F005A5554151546595666955AAAAAAAAAA556A59AAA514330FF0055",
      INIT_12 => X"6BEAAFE5055559455540FC3F0115555556555005159A565A51AAAAAFA9415569",
      INIT_13 => X"B55694FEC06ABF9FFA9AA94555A5595140F03C011405556AAA50005566AAAAA5",
      INIT_14 => X"0C00691426A6A9AA3940007FAC6AAFE5AAA55555A5154100303000100019AAA5",
      INIT_15 => X"A5966AAA0043000C16A57480A2AE39554001C3FA67EBEAFEA40416AAAA440000",
      INIT_16 => X"00E5AA51FEEE996AAAAA940143F00F01594350264AA955500B032DB977EAAAA5",
      INIT_17 => X"568AAA994515B300EEBA950EAAA566A440000643F040045560007CA6AA5515BC",
      INIT_18 => X"1043001000045568EFAA655405BF00EBFEA54096AAA54030001583300006256A",
      INIT_19 => X"000015555556AA100000000040164FBFAAA694006F0CFFFEA5000D56A9545059",
      INIT_1A => X"54001A7ABEBEA400001515AAAAAA00000015555555FBAAAAA694002EAEFBBEE5",
      INIT_1B => X"50015FFEAAAAA9540006AFE3ABE000000099AFF00000000005505457EEAAAAAA",
      INIT_1C => X"6A103F0003001000007FC3AAAAA9540001EFEF9FE00000005564510000000000",
      INIT_1D => X"FAEBD0000000006DA900FF0C01101540B0C3AAAAAA9400002FFD7AE00000000D",
      INIT_1E => X"EAAF9A50000001BAFA900000000056AA94000C0010054EB043AAAFAA5000000B",
      INIT_1F => X"C3000554EFC1503AAAAA500000000169000000000015955A0033C015103BC153",
      INIT_20 => X"00000000565503C3C00553FFC5540EAAA9500000400001000000000015AAAA33",
      INIT_21 => X"0040000060000000000005155503F300014FFCC5540EAAAA5000000001500000",
      INIT_22 => X"C0C6A50EAAAA410040000010000000000024005403F00000FFFCC6940EAAAA51",
      INIT_23 => X"0045F33F000FFF00C1A55EAAAA4100004100180000000000040055C0F00003FF",
      INIT_24 => X"543000000000040041CFFF0C0CFF3CC15A1BFAAA55000001696E100000000010",
      INIT_25 => X"FBEA5010001965950000000000101545CFFF0C000F00F0690CFEE951000106A9",
      INIT_26 => X"3C0000C0F054500FEA80100459A99550000000001015510FFF40000300306440",
      INIT_27 => X"4000101405F0C03C0000000010440FFA45441155AAA555540000001C05003CFC",
      INIT_28 => X"5559AA66A5555540003025050800C00100000C11503AFA454441556A99555555",
      INIT_29 => X"0016553FFE6F3EA556AA9555555A4000305641C500F40000150045543FFE5500",
      INIT_2A => X"450C00140004050005413BFD6F0FE591A6AA6A555A40002D5641000414000015",
      INIT_2B => X"FF9555525AA06A113100100010050005453EFD6FFFD595AABAAA955500002416",
      INIT_2C => X"FD6C0F96506FFFFFE55456FFF56A15D000C00000050005954EFD6F3F96945FFF",
      INIT_2D => X"00000040159550FD6C0F9A506FFFFF955555AFC45505ACF0C030001400055543",
      INIT_2E => X"AFB00555663FC000000011055511FE6C039A556BFA565565556BC061558303F0",
      INIT_2F => X"5406AAA5555555BF810255B743FC000005400555513E6C03D5555AAAA9555555",
      INIT_30 => X"0155543EAC03D5545256A9555556FFD401419940F0000001400155513ABC03D5",
      INIT_31 => X"B58CC0F0045500015550FA6C00E55152BFA955595AFF144451FF030030011540",
      INIT_32 => X"55566FFF04000564C00030155510015554FAAC00E55515AAA955665BFE140141",
      INIT_33 => X"AF0035555A9556AAA9BFFE50000170D003FC155550015553FA6F0025555A5541",
      INIT_34 => X"01155001557EEA9B003555969AAAA555BFFE1000403C500CF0005550015557F9",
      INIT_35 => X"C0001442C03CFC0155400155689B5BC035565AAAAA9A56FFFEB400059154FFFC",
      INIT_36 => X"55BEAAAA5BF3FAC400010075FCFC005451005523AD57C0355A6BFAAAA596FCFA",
      INIT_37 => X"5C03BA55F009A995AAAAA55BF0EA01000040D7F33C0001500157C33E56C03579",
      INIT_38 => X"50FC3C0000000040C255A5F00E5BEFAAAAA56F03E75C00014010FFF000000101",
      INIT_39 => X"FC0E9050000005503C0F00000001440FA995B001BFFBEAAA957F0FA440044040",
      INIT_3A => X"7D57B3F2FAB957F03E855003000540FF0C00004000300EA6A5BC02FF3BFAAEA5",
      INIT_3B => X"00000334FA995A7403F303FFB95B003A4550000036530C3C00014013010E9A55",
      INIT_3C => X"1016F200FFFC00301040CFEAA5697FC38C0BFFFE6F00F947C4000606400C3C00",
      INIT_3D => X"FFFEBC03E15450000AF503FFC0000000034FAAA5A56B00FF28FFFFBC00E456D0",
      INIT_3E => X"AAAA9BC0547F3F3FFBC003855D5000103500FCCF000000C143AAAAA6FC053FFF",
      INIT_3F => X"FC0000000FF0EFEAAABB11400F0C3F3F000F5551000000F140FCCC00000FF13E",
      LOC => "RAMB16_X0Y9",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"AAAAAAAAAAAAAAAAAAAAEAAAAAAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAAAAAAA",
      INIT_01 => X"AABAAAAAAAAFAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_02 => X"5555AAAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAA96AAABAAAAAAAAAAAAAAAA",
      INIT_03 => X"AAAAAA9A956A55555555569AAAAAAAFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AA55",
      INIT_04 => X"9AAAAAAAAAAABAAAAAAAA55565555555555555556AAAFAAAAAAAAAAAAAAAAAFA",
      INIT_05 => X"55555555A55555555A6AAAAAAABA9A6AAA5555695555555555555555AAFA66AA",
      INIT_06 => X"AAA96AA955555555555555955555555555545AAABEAAAAAA5555656A95555555",
      INIT_07 => X"55556955555556AAA9AAAAAAA95555555555955555555555555555BEAAAAAA55",
      INIT_08 => X"6A5555555555555555695555556AAAA96AAAAAAA555555554555555555555555",
      INIT_09 => X"AAAAA555AAAAA6AAAAA59A6AAA5AAAA965555555AAAAA96AAAAAAAA555A56555",
      INIT_0A => X"9595AAAAAA5AAAAAAAA555A6AAA6AAAAAAAAAA9A9AA6A9A9555555AAAAA95AAA",
      INIT_0B => X"A5AAAAAAAAAAAAAAAAAEAAA559AAAAAAAA95A5A5AAAAAAAAA6AAA96A596AAAA5",
      INIT_0C => X"AAAA956AAAAAAAAAAAAAAAAAAAAABAAAEAEA95546A56AAAAA6A9696AAA9AAAAA",
      INIT_0D => X"55556956AAAAAAAAAA5556AA6AAA96A6AAA96AAAA656AAAAA955555955AA966A",
      INIT_0E => X"55AAA99556EAA55555569AAAABEAAA9555555959AA9559A99555AAA5655AAAA5",
      INIT_0F => X"AAAAAAAAAAAAAA99AAAAAAAAAAA55555565AAAABBAEAA555555569AA596659AA",
      INIT_10 => X"55556AAAAAAAAAAAAAAAAAAAAAAAA6AAAAAAAAAA955555555A555AFAAAAAAAAA",
      INIT_11 => X"AAAAA5555556AA99696A655AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555556AA",
      INIT_12 => X"ABFEBFEA56AAAA9AAAA5555556AAA9AAAAAAA5556AAA96AAA6ABAAAFAA965AAA",
      INIT_13 => X"BAAAA95455AABFAFFAAFA996AAAA5AAAA555555A69556AAAAAA55566AAAAAAAA",
      INIT_14 => X"5555AA656AAAAAAA5000001555AAAFFABEAAAA5AAA6AA65555555565556AAAAA",
      INIT_15 => X"AAAAAAAA9AA555556AAA5595A6AE50000000655511EFEABEA9556AAAAA9AA555",
      INIT_16 => X"555054007FFEAAAAAAAA959695555556AA95556A90000000055554141BEAAAAA",
      INIT_17 => X"AA9000000000555545554006BAAAAAA995559AA5559559AAA555AD0000000015",
      INIT_18 => X"65A95555555599A945000000001555555550006AAAAA555555AAA556555A6AAA",
      INIT_19 => X"00006AA9AA9AAA6559555555956A95550000000015555555500006AAAAA5656A",
      INIT_1A => X"0000051555555000000A6AAAAAAA6559556A96AAAA5114000000001545555550",
      INIT_1B => X"A555A55400000000000155555150000001AAABF5555555555AA5A9A945400000",
      INIT_1C => X"AA65455555556555559555000000000000555505500000002AA9A55555555555",
      INIT_1D => X"55554000000001AAAA55555555655A9515550000000000001554115000000006",
      INIT_1E => X"4015000000000055554000000000AAAAA5555555655A94159500050000000005",
      INIT_1F => X"555559A94556A550100000000000001400000000002AAAAA5555556A655116A5",
      INIT_20 => X"00000005AAAA55555555A5555AA954000000000000000000000000000AAAAA55",
      INIT_21 => X"000000001000000000000A6AAA5555555695556AA95400000000000000000000",
      INIT_22 => X"555AAA54040000000000000000000000000955A55555955555555AA954000000",
      INIT_23 => X"559A55555555555556AAA4540000000000000400000000000955AA5555555555",
      INIT_24 => X"00100000000009559655555555555556AA615040000000000415000000000009",
      INIT_25 => X"55400000000410400000000000056A9A55559555555555AA5555400000000140",
      INIT_26 => X"5555555555A9A555550000000414000000000000056AA65555A555555555A995",
      INIT_27 => X"0000056A5A56555555555555659955540000000015400000000000055A955555",
      INIT_28 => X"00001501400000000015AA5A5A555556555555A6A55054000000001144000000",
      INIT_29 => X"556AAA5554155550015540000000000015AA955A595955556A559AA955540000",
      INIT_2A => X"9A555569555A5A566A965154155540005151050001000016AA9659596955596A",
      INIT_2B => X"554000000115AA6A56556555665A569A9A54541555400055555500000000096A",
      INIT_2C => X"54155540001555555000005556AA6A65665555555A565AAA9454155540000555",
      INIT_2D => X"555555996AAAA554155540001555554000001555AA5AA55555555569559AAA95",
      INIT_2E => X"05155AAAAA5555555555665AAA5554155540001555010010001555A6AAD55555",
      INIT_2F => X"00005550000000555566AABB955555555A965AAAA65415554000055554000000",
      INIT_30 => X"56AAA5541565400000015000000155695A96EA95555555569556AA9650155540",
      INIT_31 => X"BAD5555555AA5556AAA5541569400000555400000155695AA6FF655555566A95",
      INIT_32 => X"0000155559596AA9E655556AAA6596AA99540569500000155000000555655AA6",
      INIT_33 => X"055A500001000000001555A55566B5E555556AAAA556AAA55405695000010000",
      INIT_34 => X"566AA556AA9541455A50000100000000555465599555A5555555AAA596AAA950",
      INIT_35 => X"55556996E6555556AA9556AA8105015950000400400000555415555AA6AA5555",
      INIT_36 => X"00140004015550595556559A555555A9A655AA55140156500015500000015554",
      INIT_37 => X"A555500055900000000000055550566565956955555566A556A9555400565010",
      INIT_38 => X"A9555555555555A664000056A40545400140155551A5555695A9555555555656",
      INIT_39 => X"559541A955555AA55555555595569A6500005554155140054015554195599595",
      INIT_3A => X"05541554515001569502A555555AA555555555959A9995000015545551501500",
      INIT_3B => X"56559559540000155555555550015A5402A555555AA555555556956566640000",
      INIT_3C => X"656A5A65555555556595655000001055155155540569540155555A5AA9555555",
      INIT_3D => X"555455654002A5555A5A695555555556559500000001555555555515A5500065",
      INIT_3E => X"00000156AA9555555555A54006A595665A9955555555555695000000556A5555",
      INIT_3F => X"5555555555555540001566AAA55555555AA5000A65555556A955555555555654",
      LOC => "RAMB16_X0Y8",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"922400000000002424242424494924000024244949492424B6B6B6B6B6B6B6B6",
      INIT_01 => X"6D6D6D494949494949496D6D6D929292929292926D6D49496D4949494949496D",
      INIT_02 => X"B6B6B6B6B6B6B6B6B66D49242424240000000000000000496D6D49496D6D6D6D",
      INIT_03 => X"0000002424242424494949240000002424242424B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_04 => X"4949494949496D9292929292929292926D6D49496D49494949496D926D000000",
      INIT_05 => X"92929292492400242424000000000000000000496D6D49494949496D6D6D6D49",
      INIT_06 => X"2424242424494949240000000024242492929292929292929292929292929292",
      INIT_07 => X"4949496D6D6D92929292926D6D6D49494949494949496D922400000000000000",
      INIT_08 => X"242424242400000000000000000000496D6D6D49494949496D6D6D4949494949",
      INIT_09 => X"2424244924240000000000246D6D6D6D6D6D6D6D92929292926D9292926D4924",
      INIT_0A => X"496D6D6D9292926D6D49494924242424496D9249000000000000000024242424",
      INIT_0B => X"2424000000000000000000496D6D6D4949494949494949494949494949494949",
      INIT_0C => X"49242400000000006D6D6D49496D6D6D6D6D6D6D6D6D6D6D4949240024242424",
      INIT_0D => X"6D6D6D4949494924242424496D926D0000000000000000000024242424242424",
      INIT_0E => X"00000000000000496D6D6D6D494949494949494949494924244949494949496D",
      INIT_0F => X"000000006D6D6D6D6D6D6D6D6D6D6D6D6D6D6D49242400240024242424000000",
      INIT_10 => X"24242424240024496D6D24000000000000000000002424242424242424242424",
      INIT_11 => X"000000496D6D6D6D494949494949494949494924494924242424494949494949",
      INIT_12 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D49242400000000002424240000000000000000",
      INIT_13 => X"0024496D6D490000000000000000000000002424242424242424242424000000",
      INIT_14 => X"6D6D6D6D49494924494924242424242424242424242424242424242424242400",
      INIT_15 => X"6D6D6D6D6D6D4949242400000000000024242424000000000000000000002449",
      INIT_16 => X"492400000000000000000000000024242424242424242424240000006D6D6D6D",
      INIT_17 => X"6D4949242424242424242424242424242424242424242424240000000024496D",
      INIT_18 => X"49242400000000000000000024242400000000000000000000002449496D6D6D",
      INIT_19 => X"0000000000000000000000000000000024242424242400004949496D6D6D6D6D",
      INIT_1A => X"24242424242424242424242400000000240000000000000024496D4924000000",
      INIT_1B => X"00000000000000000000000000000000000000000000244949496D6D6D494949",
      INIT_1C => X"0000000000000000000000000000242424242400242449494949492400000000",
      INIT_1D => X"2424242424242424240000000000000000000024494949240000000000000000",
      INIT_1E => X"0000000000000000000000000000000000002449494949494949494924242424",
      INIT_1F => X"0000000000000000000000002424242424242424240000000000000000000000",
      INIT_20 => X"2424240000000000000000000000002449494924000000000000000000000000",
      INIT_21 => X"0000000000000000000000000024244949494949494949494924242424242424",
      INIT_22 => X"0000000000000000000024242400000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000024244924240000000000000000000000000000000000",
      INIT_24 => X"0000000000000000002424494949494949494949494924242424242424000000",
      INIT_25 => X"0000000000000024000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000242424242400000000000000000000000000002400000000000000",
      INIT_27 => X"0000000000242449494949494949494949492424242424240000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"2424242424000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0024244949494949494949494924242424242424242400000000000000000024",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"4949494949494949492424242424242424242400000000000024242424242424",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000242449",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"4949494924242424242424242424242424242424242424242424000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000242449494949",
      INIT_32 => X"0000000000000024000000000000000024000000000000000000000000000000",
      INIT_33 => X"2424242424242424242424242424242424242424240000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000024242449242424242424",
      INIT_35 => X"2424242424242424242424492424242424242424000000000000000000000000",
      INIT_36 => X"2424242424242424242424242424242400000000000000000000000000242424",
      INIT_37 => X"0000000000000000000000000000000000002424242424242424242424242424",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y4",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q,
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(7) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7,
      DIA(6) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6,
      DIA(5) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5,
      DIA(4) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4,
      DIA(3) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3,
      DIA(2) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2,
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0,
      DIPA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0,
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPB(0) => '0',
      DOA(7) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      DOA(6) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      DOA(5) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      DOA(4) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      DOA(3) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      DOA(2) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      DOPA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0,
      DOB(7) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7,
      DOB(6) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6,
      DOB(5) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5,
      DOB(4) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4,
      DOB(3) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3,
      DOB(2) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0,
      DOPB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"88A8ACA8ACACA8A8A8CCCCD0F1CCCCACACD16824240048FFFFFF492424242420",
      INIT_01 => X"F9D5D5D5F5D5F9D5D5D5D5D5B1B0D5D5D5B0B4B4D5D5D5D5D5D5F5D0CCAC8C8C",
      INIT_02 => X"0000000000000020242048682044444444688CD5D0D0D0D5D5D5D5D5F9F9D5D5",
      INIT_03 => X"88406064A8A8CCACA88888ACACD18C24482448FFFFFF48242400000000002000",
      INIT_04 => X"F9F9F9D5D5D5B5B090B0B5D5B4B0B5B4D5D1B0B0B0ACD0CCACACACACACACACAC",
      INIT_05 => X"0000000024244844442044486844B0D0D0D5D5D5D5D5F9F9F9F9F9F9D5D5F5F9",
      INIT_06 => X"88846484ACF1F5F9F5D5B124242448FFFFFF4924200000200000240000002400",
      INIT_07 => X"D5D5D5B1B5B0B0B0B0B0B5B5B0B08CACACACACCCD0B0B0B0B0B0B0B1B1ADA8A8",
      INIT_08 => X"242448484444686844ADB0D0D0D0D5D5D5D5F9F9F9F9F9F9F9F5D5D5F9F5F9D5",
      INIT_09 => X"F5F5F5F5F5F5D120242448FFFFFF492420000000002000240000000000000000",
      INIT_0A => X"B0B0B0B0B0B5D5B5B08CB0B1D5D5F5D0B0B0B0B0B0B0B1D1D188406084ADD1F5",
      INIT_0B => X"20444444448C8CB0D4D0F5F5F9F9D5F9F9F9F9F9F9F9D5F5F5F5D5D5D5D5D5D5",
      INIT_0C => X"D5D5D544484449FFFFFF48000000000020000044200000000000000020244848",
      INIT_0D => X"B5D5B0B1B0B0B0D5D5D5F5AC88ACB1B0B1B1B1B1684088ACADACD1F5F5F5D5F5",
      INIT_0E => X"20688CB0D0D4F5F5F5F5F9F5F9F9F9F9F9F5F5F5F5D5D5D5D5D5D5B5B0B0B0B0",
      INIT_0F => X"484449FFFFFF4800000020242424484844242000000000000024484824206844",
      INIT_10 => X"D58CB1B1D5D5ACACAC88B1B0B0B0B164406488ADB1D1D5F5D5D5D5D4B0D0F568",
      INIT_11 => X"D0D4D5F5F5D5F9F9F9F9F9F9F9D5F5F5F9F9D5D5D5B5B5B5B0B0B0D5D5B5B5B1",
      INIT_12 => X"FFFF4400002024444844486C4844240000000000002444444424444444448CB0",
      INIT_13 => X"D5AC8CB18C888C8CB0B1B18C202064ADADACB0D5D5D0D0D0D0ACD0D568486DFF",
      INIT_14 => X"D5D5D5F9F9F9F9F9F9D5D5F5F9D5D5D5D5B0B0B1B0B0B1D5D5B5B18CB188B1D1",
      INIT_15 => X"00000024242424448D6D6848000000000024482448446D44686868B0B0D4D5D5",
      INIT_16 => X"6888888C8C8C8D8D686488646488D1F5F5F5F5F9F5F5B0D58C486DFFFFFF2400",
      INIT_17 => X"D5F9F9F9F9D5F9F9F9D5D5D5D5B5B5B1D5B0D1D1D5B1B1B18868ACADD1D18CAD",
      INIT_18 => X"484448444444444868442400002044444424484468688CACD0D0D5D5D5D5D5D9",
      INIT_19 => X"686868688864404060CDF1F5F5D5D5F5D4F5D0D168486DFFFFFF240000244444",
      INIT_1A => X"F9D5D5F5D5F9D5D5B5B5B1B0D5B0B0B0B1B1D5B1686488A8ACAC8C6464686868",
      INIT_1B => X"8C8C8C44444448442420442444242448686868B0B0D0D5D5D5D5D5D5F9F9F9F9",
      INIT_1C => X"446440404088D1D1D1D1D1D0D0D0D0B068686DFFFFFF2400244448686868B18D",
      INIT_1D => X"F9D9D5D5D5B5B0B1D1D1B0B0B0B1B1B1B1644064888888888864444020202040",
      INIT_1E => X"B1B18C8C4848442444244848686868ACB0D0D5F5D5D5F9F9D5F9F9F9F9F5F9F9",
      INIT_1F => X"20446460606084A8ACACD18C48686DFFFFFF24000024242448686868688CB08C",
      INIT_20 => X"B5B1B0B1B1B1B0B1B0B5B5B1B1B1ACACACACACAC8C8868482400202020404040",
      INIT_21 => X"918C684844242044444488ACB0D0D5F5F5F5F9F9F9F5F9F9F9F9F9F9D5D5D5D5",
      INIT_22 => X"40606084A8ACD18C484444FFFFFF24002448696D8DB1B1B1B08C8C8C888C8C8C",
      INIT_23 => X"B1B1B1D1B0B1B1B1D1B1B0D1B0B0B18C8C8C6848240020204040402020204040",
      INIT_24 => X"684448446868688CD0D4D0D5F5F9F5F9F9F9F9F9F9F9F5F9F9D9D5D5B5B0B0B0",
      INIT_25 => X"84A8AC68440048FFFFFF24000000242444688D91B1B0B1D5B18C8C88688C8C68",
      INIT_26 => X"D5B1B1B1B1D1D1B0B0B0AC886844242000202020404040404020404040608084",
      INIT_27 => X"686888ACACD5D0F5D5F9F9F9F9F9D5F9F9F9F9F9D9D9D5D5B18CB0B0B0D1D1D1",
      INIT_28 => X"200049FFFFFF28000000242420002424486C68B1D5D5D5B068684868686C6868",
      INIT_29 => X"ACACD1D1AC8C684420000000000020202044444040404040406084A488A88C44",
      INIT_2A => X"B0D0D0D5D5D5F9F9F9F9F9F9F9F9F9F9F9D9D5B5B08CB0B0B0D0B0B0B0B0ACAC",
      INIT_2B => X"FFFF4900000000000020242424244448688CB1B1D5B1688C684868688C8C88AC",
      INIT_2C => X"AC686424000000000000002020404040404060406060A48488884444200092FF",
      INIT_2D => X"F9F9F9F9F9F9F9F9F9F9F9F9F9D9D5D5B0B0B0B0B0D1D0B0ACACACACACA8ACAC",
      INIT_2E => X"000000000000000000002020242448688DB1D5B190686868688C88B0B0D4D5F9",
      INIT_2F => X"0000000000000000202020202040404040408488888820000024FFFFFFFF9200",
      INIT_30 => X"FAFAFAFAFAFAFAFAFAD9D9D5B5B5B1B1B5D5D1B1ADACAC88ACACD1D1AC682000",
      INIT_31 => X"0000000000000000000000000044686C8C916844688C8C8CB0D5D5D5F9FAF9FA",
      INIT_32 => X"9291919292929292B2B2B2B2B2B2B2D6D6B69292B6FFFFFFFFFFFF4900000000",
      INIT_33 => X"FAFAFAFAFADADADADADADADADADAD6D6D6D6D6D6D6D6DADAB6B69191928E8E72",
      INIT_34 => X"49496D496D246D6D6D9291B2B6B6D6B6B6B6D6D6DADADAFAFAFAFAFAFAFADAFA",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB66DB6DB926D256D6D494992",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y3",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q,
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(7) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7,
      DIA(6) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6,
      DIA(5) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5,
      DIA(4) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4,
      DIA(3) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3,
      DIA(2) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2,
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0,
      DIPA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0,
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPB(0) => '0',
      DOA(7) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      DOA(6) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      DOA(5) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      DOA(4) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      DOA(3) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      DOA(2) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      DOPA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0,
      DOB(7) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7,
      DOB(6) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6,
      DOB(5) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5,
      DOB(4) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4,
      DOB(3) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3,
      DOB(2) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0,
      DOPB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"D6D2AD44446869696968D6D6D6D6B1B6B1B1B1B1B191B1B18D6DB2DAD6B1B28D",
      INIT_01 => X"D6B1B1ADF6D6B1D6D289AD89D2D2ADB1B18D8DADADB18DB1B1D2D2B1D1D1D2D2",
      INIT_02 => X"B1B18DB1B1B1B1B2B1B1B2B18D8D6D8DB1B18D6D69698D8D8D8D68686868688D",
      INIT_03 => X"446969696868B1D6B1B2B1B1B1B191B191B1B1B1918D91DAB691B28D8D8D91B1",
      INIT_04 => X"FA89D2F6AD8D8D89ADD2ADB1B18D8D8DADADADD2D6D2D2D6D6D6D2B1D2AD4444",
      INIT_05 => X"B1B1D6B1B1B2916D8D8D8D8D918D6968688D8D8D6868688D68688DFAB1FAB1D6",
      INIT_06 => X"6868B1B1D6B1B6B18D9191B19191B1B29191B6DAB6B18D6D8D8D8D91918D8DB1",
      INIT_07 => X"B1B1D6D28DD1D68D8D8D8DB1B1D2F6D6B1D6D6D6D6D6D6D2B168444848696968",
      INIT_08 => X"D6D6B1918D916D8D8D6D696D8D8D8D8868686868688DD68DFAD2ADFAB188D2F6",
      INIT_09 => X"D6B1B1B191918D91B1B1B1B16D8DDAD6B6B28D8D8D8D8D9191918DB1B1D6D6B1",
      INIT_0A => X"B189AD8D8D8DADB1F6F6ADD2F6F6D6D6D6D6F6D6B1686848484868684868B1B1",
      INIT_0B => X"B1916D916D68698D8D8D8D686868686868B18DB1F668F6FA89ADF6D2B1B1D2AD",
      INIT_0C => X"91918DB191918DB1916DB6D6DAB1918D91B1B191918D91B1B1B2D6D6B1B1B18D",
      INIT_0D => X"8D69B1F6D6ADD6FBD6D2F6FAD2D2D6F68D69696D686D6868688DB1B1B1B1B1B1",
      INIT_0E => X"8D688D8D8D8D6868686868686868ADFA8D8DF6D18DB1F6B1D2B1B18D8D8D8D8D",
      INIT_0F => X"B6B191D68D8DD6D6B68D9191B2B18D9191918DB1B1D6D6D6B18D918D8D8D9191",
      INIT_10 => X"89D6FBD6B1FAFAB1D2F6D2ADB1B1B1B1B1686868448DB1B1B1B1B1B1B18D918D",
      INIT_11 => X"8D686868686868688DADB1D28DB1F6AD8DD2D6D1D2B1AD8D8D8D8D8D89D6FAD2",
      INIT_12 => X"8D6D8DDAD6B1B1B6B2B28D918D91B1B2B1D6D6D68D8D8D8D8D6D8D8D8D6D8D8D",
      INIT_13 => X"F6FAAD64FAD6688DB1B1B18D8D8D686844B1B1D6B1B1B1B1918D9191B6D68DB1",
      INIT_14 => X"68448CB1B1D2D6AD8DF6D28D8DFAB1B1B1B1ADADAD8DB18DD6FAAD64D6FBFA68",
      INIT_15 => X"D6D6B1B1B6B6B1B2918DB1B1B2D6D6B18D8D8DB1B16D8D6D6D8D8D8D8D8D6868",
      INIT_16 => X"FBD18D8DAD8D8D8D8D8D686868B1D6B1B1B5B1B1B191B1B2B1B1B1B16D6D6DD6",
      INIT_17 => X"B1D6B1B1B1B1D1D1B1B1B1B18DB1B1AD8DADB1ADFAAD68B1FBFB64B2FFFA448D",
      INIT_18 => X"91D6B1B6B1B1B691B1D6D6B1B18D91B1918D6D8D8D8D8D8D8D8D8D68688DADB1",
      INIT_19 => X"8D8D8D8D8D8D8D8868B1D6B1B1B1B1B1918D8D8DB1B1B1B18D6D698D8DD6B16D",
      INIT_1A => X"B1B1B1B1B1B18DB1B1B1B1B1ADB1B1AD8DADADD6FA8968F6FB8D68D2FA8D8D8D",
      INIT_1B => X"B6B1B28D8D8DB2B1918D91B18D688D8D8D8D8D8D8D8D8D688DB18DB1D1B1B1AD",
      INIT_1C => X"ADADAD8D8D8D8DB1B1B1B191B1B18DB18D8DADB19169698D698DB16DB2B6B2B1",
      INIT_1D => X"8DB1B1B1B1B1B1ADB1ADADB1B18DF6FAB189B1FAB18D69FAD68D8DB1B1B1B18D",
      INIT_1E => X"B1918DB1916D8D8D6D688D8D8D8D8D8D8D8D69B1B1B1B1D6B1B1B1B1B1ADADB1",
      INIT_1F => X"B1B1AD8D8D8D6868B1B18D688D8D8D8D8D8D8D918DB18D6DB1D6B1B1B2919191",
      INIT_20 => X"B1B1B1B1B1B1B1B1B1ADB1D6AD8DF6FA8DB18DADADB1B1B1B1D1B1B1B1ADB1B1",
      INIT_21 => X"8D6D8D8D8D8D8D8D8D8D8D8D8D68ADB1B1B1B1B1B1B1B1B1ADB18DB1B1B1B1B1",
      INIT_22 => X"D6B1B1B18D8D8D8DB1B18DAD8D8D8D6D69916D69B1B6B1918DB18D8DB1918D8D",
      INIT_23 => X"B1D2D6B1B1B1B1B1B18D8DB1D1B1B1B1FAB1B1B1B18DB1ADB1B1B18DAD8DB1B1",
      INIT_24 => X"8D8D8D8D8D8D8D8D68B1D6B1B1D6B1B1B1B1B1B1B1AD8DB1B1B1B1B1B2ADB1B1",
      INIT_25 => X"B1B1B1B1B1B1B18D8DB18D6D6D8D8D69B1B68D8D8D918D8D8D8D8D8D8D8D6D8D",
      INIT_26 => X"B1ADB1B1ADADB1B1D6B1B1B1B18DAD8DB1ADADB1B1B1B1B18D8D8D8DB1ADB1D6",
      INIT_27 => X"8D8D8D69B1B1B1D6B1D6B1D1B1B1B1B18DB1ADADB1B1B1B1B1B1B1B1B1B18DAD",
      INIT_28 => X"8D8D8DAD916D918D8D6D6D8DB1B18D698D8D696D8D8D6D8D8D8D8D8D8D8D8D8D",
      INIT_29 => X"ADB1B1ADD1B18D8D91B1B1ADAD8DB1ADADB1B18D8DAD8D8DB18D8DB1B18D8D8D",
      INIT_2A => X"B1B1B1D1D1D6B1B1B1ADB1B1B1B1B1B1FAFA8DB1B1B1B18DB18DB1B1B1B1B1AD",
      INIT_2B => X"6D6D8D6DB16D91B6D6D6B1698D6D6D8D6D8D6D6D8D8D8D8D8D8D8D8D8D8D8DB1",
      INIT_2C => X"B1B1B1B1B18DB1B1ADADADB1AD8DAD8D8DAD8D8D8DADADAD8D8D8D8D8D8D8DB1",
      INIT_2D => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B18DB1B1B1B1B1B1B1B1ADB1ADADADB1B1B1B1",
      INIT_2E => X"B1D6B691D6DAB2696D6D696D8D8D6D6D8D8D8D8D8D8D8D8D8D88B1B1B1D1B1D6",
      INIT_2F => X"B1B1B1D6D6B1B1B1B1B18D8DADAD8DADAD8DADAD8DB1AD8D8D8D8D918D8D6D6D",
      INIT_30 => X"B1B18D8DB18D8DB1B1B1B1B1B1B1D6D6B1B18DB1B1B1B1B18DB19191B18D8DB1",
      INIT_31 => X"D6B68D696D6969698D8D8D8D8D8D8D8D8D8D8D8D88B1D1B1B1B1B1D6B1ADADB1",
      INIT_32 => X"D6B1B1B18DB1B18D8DADB1B1B18DB1B1B1ADAD8D8D91B6B1918D6D688DB2B191",
      INIT_33 => X"B2D6B1B18DB1B1B1B1B1B1D6B1B1B18DADB18DB18D8DB1B1B1B2B1B18DB1B1D6",
      INIT_34 => X"6D69698D8D8D8D8D8D8D8D8D8D8D8D8DB1D1B1B1B1D6D6B1ADB1B1B18DB191B1",
      INIT_35 => X"8D8D8DB1B18D8DAD8DADB18D8DB1B18DB1B2B1D68D6D6DD6D6B691D691916D6D",
      INIT_36 => X"B2B1B1B1B1B1B1B1B1D68DB1B1B1B1B1B1D6B1B2D6DAB1B1B1B1B1B1B1B1B1B1",
      INIT_37 => X"8D8D8D8D8D8DADB18D8D8DB1B1B1B1D6D6D6B1ADB1B18DD6B1DAD6FAFAB1B1B1",
      INIT_38 => X"00000000000000000000000000000000696DD6DAB6B2918D6D6D6D696D698D8D",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y6",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q,
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(7) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7,
      DIA(6) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6,
      DIA(5) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5,
      DIA(4) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4,
      DIA(3) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3,
      DIA(2) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2,
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0,
      DIPA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0,
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPB(0) => '0',
      DOA(7) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      DOA(6) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      DOA(5) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      DOA(4) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      DOA(3) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      DOA(2) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      DOPA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0,
      DOB(7) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7,
      DOB(6) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6,
      DOB(5) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5,
      DOB(4) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4,
      DOB(3) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3,
      DOB(2) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0,
      DOPB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0
    );
  U2_vidon_and000026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000026_F5MUX_8999,
      O => U2_vidon_and000026
    );
  U2_vidon_and000026_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y37"
    )
    port map (
      IA => U2_vidon_and000026_G,
      IB => U2_vidon_and0000261_8997,
      SEL => U2_vidon_and000026_BXINV_8992,
      O => U2_vidon_and000026_F5MUX_8999
    );
  U2_vidon_and000026_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U2_vidon_and000026_BXINV_8992
    );
  U2_vidon_and000018_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000018_F5MUX_9024,
      O => U2_vidon_and000018
    );
  U2_vidon_and000018_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y39"
    )
    port map (
      IA => U2_vidon_and0000181_9011,
      IB => U2_vidon_and000018_F,
      SEL => U2_vidon_and000018_BXINV_9013,
      O => U2_vidon_and000018_F5MUX_9024
    );
  U2_vidon_and000018_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U2_vidon_and000018_BXINV_9013
    );
  U2_vidon_and000065_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000065_F5MUX_9049,
      O => U2_vidon_and000065
    );
  U2_vidon_and000065_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y37"
    )
    port map (
      IA => U2_vidon_and000065_G,
      IB => U2_vidon_and0000651_9047,
      SEL => U2_vidon_and000065_BXINV_9042,
      O => U2_vidon_and000065_F5MUX_9049
    );
  U2_vidon_and000065_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U2_vidon_and000065_BXINV_9042
    );
  vga_sprite_reyspriteon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_F5MUX_9074,
      O => vga_sprite_reyspriteon
    );
  vga_sprite_reyspriteon_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X35Y37"
    )
    port map (
      IA => vga_sprite_reyspriteon_and0000,
      IB => vga_sprite_reyspriteon_F,
      SEL => vga_sprite_reyspriteon_BXINV_9063,
      O => vga_sprite_reyspriteon_F5MUX_9074
    );
  vga_sprite_reyspriteon_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_0,
      O => vga_sprite_reyspriteon_BXINV_9063
    );
  N2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => N2,
      O => N2_0
    );
  N2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_N2_pack_1,
      O => U2_N2
    );
  b_dcvskye_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002,
      O => b_dcvskye_not0002_0
    );
  b_dcvskye_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not00024_O_pack_1,
      O => b_dcvskye_not00024_O
    );
  vga_sprite_present_state_cmp_lt0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_lt0000,
      O => vga_sprite_present_state_cmp_lt0000_0
    );
  vga_sprite_present_state_cmp_lt0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_lt00001_SW0_O_pack_1,
      O => vga_sprite_present_state_cmp_lt00001_SW0_O
    );
  b_dcvmona_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002,
      O => b_dcvmona_not0002_0
    );
  b_dcvmona_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not00024_O_pack_1,
      O => b_dcvmona_not00024_O
    );
  b_drvskye_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002,
      O => b_drvskye_not0002_0
    );
  b_drvskye_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not000221_SW1_O_pack_1,
      O => b_drvskye_not000221_SW1_O
    );
  b_dcvrey_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002,
      O => b_dcvrey_not0002_0
    );
  b_dcvrey_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not00024_O_pack_1,
      O => b_dcvrey_not00024_O
    );
  b_drvmona_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002,
      O => b_drvmona_not0002_0
    );
  b_drvmona_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not000221_SW0_O_pack_1,
      O => b_drvmona_not000221_SW0_O
    );
  U2_vcs_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_0,
      O => U2_vcs_0_DXMUX_9274
    );
  U2_vcs_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_cmp_eq0000_pack_2,
      O => U2_vcs_cmp_eq0000_5385
    );
  U2_vcs_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_0_CLKINV_9256
    );
  U2_vcs_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5383,
      O => U2_vcs_0_CEINV_9255
    );
  vga_sprite_wallMovingForward_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wallMovingForward_mux0000,
      O => vga_sprite_wallMovingForward_DXMUX_9312
    );
  vga_sprite_wallMovingForward_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_gt000027_pack_1,
      O => vga_sprite_present_state_cmp_gt000027_5387
    );
  vga_sprite_wallMovingForward_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_wallMovingForward_CLKINV_9296
    );
  vga_sprite_wallMovingForward_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wallMovingForward_not0001,
      O => vga_sprite_wallMovingForward_CEINV_9295
    );
  b_drvskye_not00026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not00026_9340,
      O => b_drvskye_not00026_0
    );
  b_drvskye_not00026_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not00021_O_pack_1,
      O => b_drvskye_not00021_O
    );
  b_drvmona_not00026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not00026_9364,
      O => b_drvmona_not00026_0
    );
  b_drvmona_not00026_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not00021_O_pack_1,
      O => b_drvmona_not00021_O
    );
  U2_HCS_cmp_eq00005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_cmp_eq00005_9388,
      O => U2_HCS_cmp_eq00005_0
    );
  U2_HCS_cmp_eq00005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_N3_pack_1,
      O => U2_N3
    );
  vga_sprite_wall_mux0004_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_gt0000_pack_1,
      O => vga_sprite_present_state_cmp_gt0000
    );
  b_drvrey_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002,
      O => b_drvrey_not0002_0
    );
  b_drvrey_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not000221_SW1_O_pack_1,
      O => b_drvrey_not000221_SW1_O
    );
  b_drvrey_not00026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not00026_9460,
      O => b_drvrey_not00026_0
    );
  b_drvrey_not00026_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not00021_O_pack_1,
      O => b_drvrey_not00021_O
    );
  U2_HCS_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_1,
      O => U2_HCS_1_DXMUX_9498
    );
  U2_HCS_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_0,
      O => U2_HCS_1_DYMUX_9483
    );
  U2_HCS_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_HCS_1_SRINV_9474
    );
  U2_HCS_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_1_CLKINV_9473
    );
  U2_HCS_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_3,
      O => U2_HCS_3_DXMUX_9540
    );
  U2_HCS_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_2,
      O => U2_HCS_3_DYMUX_9525
    );
  U2_HCS_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_HCS_3_SRINV_9516
    );
  U2_HCS_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_3_CLKINV_9515
    );
  U2_HCS_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_5,
      O => U2_HCS_5_DXMUX_9582
    );
  U2_HCS_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_4,
      O => U2_HCS_5_DYMUX_9567
    );
  U2_HCS_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_HCS_5_SRINV_9558
    );
  U2_HCS_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_5_CLKINV_9557
    );
  U2_HCS_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_7,
      O => U2_HCS_7_DXMUX_9624
    );
  U2_HCS_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_6,
      O => U2_HCS_7_DYMUX_9609
    );
  U2_HCS_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_HCS_7_SRINV_9600
    );
  U2_HCS_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_7_CLKINV_9599
    );
  U2_HCS_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_9,
      O => U2_HCS_9_DXMUX_9666
    );
  U2_HCS_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_8,
      O => U2_HCS_9_DYMUX_9651
    );
  U2_HCS_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_HCS_9_SRINV_9642
    );
  U2_HCS_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_9_CLKINV_9641
    );
  U2_vcs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_1,
      O => U2_vcs_1_DYMUX_9691
    );
  U2_vcs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_1_CLKINV_9680
    );
  U2_vcs_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5383,
      O => U2_vcs_1_CEINV_9679
    );
  U2_vcs_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_3,
      O => U2_vcs_3_DXMUX_9737
    );
  U2_vcs_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_2,
      O => U2_vcs_3_DYMUX_9720
    );
  U2_vcs_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_vcs_3_SRINV_9710
    );
  U2_vcs_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_3_CLKINV_9709
    );
  U2_vcs_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5383,
      O => U2_vcs_3_CEINV_9708
    );
  U2_vcs_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_5,
      O => U2_vcs_5_DXMUX_9783
    );
  U2_vcs_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_4,
      O => U2_vcs_5_DYMUX_9766
    );
  U2_vcs_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_vcs_5_SRINV_9756
    );
  U2_vcs_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_5_CLKINV_9755
    );
  U2_vcs_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5383,
      O => U2_vcs_5_CEINV_9754
    );
  U2_vcs_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_7,
      O => U2_vcs_7_DXMUX_9829
    );
  U2_vcs_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_6,
      O => U2_vcs_7_DYMUX_9812
    );
  U2_vcs_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_vcs_7_SRINV_9802
    );
  U2_vcs_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_7_CLKINV_9801
    );
  U2_vcs_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5383,
      O => U2_vcs_7_CEINV_9800
    );
  U2_vcs_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_9,
      O => U2_vcs_9_DXMUX_9875
    );
  U2_vcs_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_8,
      O => U2_vcs_9_DYMUX_9858
    );
  U2_vcs_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_vcs_9_SRINV_9848
    );
  U2_vcs_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_9_CLKINV_9847
    );
  U2_vcs_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5383,
      O => U2_vcs_9_CEINV_9846
    );
  vga_sprite_skyespriteon_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(3),
      O => vga_sprite_skyespriteon_addsub0001_3_0
    );
  vga_sprite_skyespriteon_addsub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000(5),
      O => vga_sprite_skyespriteon_addsub0000_5_0
    );
  vga_sprite_skyespriteon_addsub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(5),
      O => vga_sprite_skyespriteon_addsub0001_5_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut(8),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0
    );
  vga_sprite_xpixMona_sub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(5),
      O => vga_sprite_xpixMona_sub0000_5_0
    );
  vga_sprite_xpixMona_sub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(4),
      O => vga_sprite_xpixMona_sub0000_4_0
    );
  vga_sprite_skyespriteon_addsub0003_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0003(5),
      O => vga_sprite_skyespriteon_addsub0003_5_0
    );
  b_dcvskye_not00027_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not00027_10000,
      O => b_dcvskye_not00027_0
    );
  b_dcvmona_not00027_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not00027_10012,
      O => b_dcvmona_not00027_0
    );
  red_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N14_pack_1,
      O => N14
    );
  red_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N12_pack_1,
      O => N12
    );
  red_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N10_pack_1,
      O => N10
    );
  U2_vidon_and000039_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000039_10108,
      O => U2_vidon_and000039_0
    );
  U2_vidon_and000039_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00000_pack_1,
      O => U2_vidon_and00000_5469
    );
  vga_sprite_xpixMona_sub0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(7),
      O => vga_sprite_xpixMona_sub0000_7_0
    );
  vga_sprite_xpixMona_sub0000_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00006_10125,
      O => U2_vidon_and00006_0
    );
  vga_sprite_monaspriteon_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(5),
      O => vga_sprite_monaspriteon_addsub0001_5_0
    );
  vga_sprite_monaspriteon_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000(5),
      O => vga_sprite_monaspriteon_addsub0000_5_0
    );
  vga_sprite_monaspriteon_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000_6_pack_1,
      O => vga_sprite_monaspriteon_addsub0000(6)
    );
  vga_sprite_monaspriteon_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000(4),
      O => vga_sprite_monaspriteon_addsub0000_4_0
    );
  vga_sprite_monaspriteon_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut(7),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0
    );
  vga_sprite_monaspriteon_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut(8),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0
    );
  vga_sprite_present_state_cmp_gt000022_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_gt000022_10240,
      O => vga_sprite_present_state_cmp_gt000022_0
    );
  vga_sprite_monaspriteon_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(3),
      O => vga_sprite_monaspriteon_addsub0001_3_0
    );
  N22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => N22,
      O => N22_0
    );
  N22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001_pack_1,
      O => b_rmonav_not0001
    );
  vga_sprite_N3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N3,
      O => vga_sprite_N3_0
    );
  vga_sprite_N3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N11,
      O => vga_sprite_N11_0
    );
  vga_sprite_Madd_reyspriteon_addsub0001_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0000_cy_7_pack_1,
      O => vga_sprite_Madd_reyspriteon_addsub0000_cy(7)
    );
  vga_sprite_reyspriteon_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(6),
      O => vga_sprite_reyspriteon_addsub0001_6_0
    );
  vga_sprite_reyspriteon_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_pack_3,
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q
    );
  vga_sprite_reyspriteon_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(9),
      O => vga_sprite_reyspriteon_addsub0001_9_0
    );
  vga_sprite_reyspriteon_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_pack_1,
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q
    );
  vga_sprite_present_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd3_5488,
      O => vga_sprite_present_state_FSM_FFd2_DXMUX_10402
    );
  vga_sprite_present_state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd2_5492,
      O => vga_sprite_present_state_FSM_FFd2_DYMUX_10396
    );
  vga_sprite_present_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_present_state_FSM_FFd2_CLKINV_10394
    );
  vga_sprite_present_state_FSM_FFd2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_and0000_0,
      O => vga_sprite_present_state_FSM_FFd2_CEINV_10393
    );
  vga_sprite_present_state_FSM_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd1_5489,
      O => vga_sprite_present_state_FSM_FFd3_DYMUX_10414
    );
  vga_sprite_present_state_FSM_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_present_state_FSM_FFd3_CLKINV_10412
    );
  vga_sprite_present_state_FSM_FFd3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_and0000_0,
      O => vga_sprite_present_state_FSM_FFd3_CEINV_10411
    );
  N25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => N25,
      O => N25_0
    );
  N25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => N29,
      O => N29_0
    );
  vga_sprite_monaspriteon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon,
      O => vga_sprite_monaspriteon_0
    );
  vga_sprite_monaspriteon_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => N33_pack_1,
      O => N33
    );
  vga_sprite_monaspriteon_addsub0003_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0003(5),
      O => vga_sprite_monaspriteon_addsub0003_5_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0000_cy_7_pack_1,
      O => vga_sprite_Madd_skyespriteon_addsub0000_cy(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_pack_1,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q
    );
  N01_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => N01,
      O => N01_0
    );
  N01_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000080_10540,
      O => U2_vidon_and000080_0
    );
  vga_sprite_Madd_monaspriteon_addsub0001_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0000_cy_7_pack_1,
      O => vga_sprite_Madd_monaspriteon_addsub0000_cy(7)
    );
  vga_sprite_skyespriteon_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(6),
      O => vga_sprite_skyespriteon_addsub0001_6_0
    );
  vga_sprite_skyespriteon_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_pack_3,
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q
    );
  vga_sprite_skyespriteon_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(9),
      O => vga_sprite_skyespriteon_addsub0001_9_0
    );
  vga_sprite_skyespriteon_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_pack_1,
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q
    );
  vga_sprite_monaspriteon_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(6),
      O => vga_sprite_monaspriteon_addsub0001_6_0
    );
  vga_sprite_monaspriteon_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_pack_3,
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q
    );
  vga_sprite_monaspriteon_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(9),
      O => vga_sprite_monaspriteon_addsub0001_9_0
    );
  vga_sprite_monaspriteon_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_pack_1,
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q
    );
  vga_sprite_blue_0_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_0_4_10692,
      O => vga_sprite_blue_0_4_0
    );
  green_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N20_pack_1,
      O => N20
    );
  green_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N18_pack_1,
      O => N18
    );
  vga_sprite_present_state_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_and0000,
      O => vga_sprite_present_state_and0000_0
    );
  green_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N16_pack_1,
      O => N16
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_pack_1,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q
    );
  U2_vidon_and0000105_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000105_10836,
      O => U2_vidon_and0000105_0
    );
  U2_vidon_and0000105_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(6),
      O => vga_sprite_xpixMona_sub0000_6_0
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_pack_1,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q
    );
  b_calc_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_calc_BYINV_10871,
      O => b_calc_DYMUX_10872
    );
  b_calc_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => b_calc_BYINV_10871
    );
  b_calc_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_calc_CLKINV_10869
    );
  b_calc_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => go1,
      O => b_calc_CEINV_10868
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0
    );
  MRey_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(0),
      O => MRey_0_0
    );
  MRey_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11
    );
  MMona_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(0),
      O => MMona_0_0
    );
  MMona_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11
    );
  MSkye_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(0),
      O => MSkye_0_0
    );
  MSkye_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11
    );
  U2_VSENABLE_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_cmp_eq0000,
      O => U2_VSENABLE_DXMUX_11016
    );
  U2_VSENABLE_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_cmp_eq000010_pack_1,
      O => U2_HCS_cmp_eq000010_5413
    );
  U2_VSENABLE_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_VSENABLE_CLKINV_10999
    );
  U2_VSENABLE_CEINV : X_INV
    generic map(
      LOC => "SLICE_X29Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_VSENABLE_CEINVNOT
    );
  vga_sprite_present_state_cmp_gt0000219_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_gt0000219_11030,
      O => vga_sprite_present_state_cmp_gt0000219_0
    );
  vga_sprite_skyespriteon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon,
      O => vga_sprite_skyespriteon_0
    );
  b_dcvrey_not00027_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not00027_11054,
      O => b_dcvrey_not00027_0
    );
  vga_sprite_reyspriteon_addsub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000(5),
      O => vga_sprite_reyspriteon_addsub0000_5_0
    );
  vga_sprite_reyspriteon_addsub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000(4),
      O => vga_sprite_reyspriteon_addsub0000_4_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut(7),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000(4),
      O => vga_sprite_skyespriteon_addsub0000_4_0
    );
  vga_sprite_reyspriteon_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000_6_pack_1,
      O => vga_sprite_reyspriteon_addsub0000(6)
    );
  vga_sprite_reyspriteon_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(5),
      O => vga_sprite_reyspriteon_addsub0001_5_0
    );
  vga_sprite_reyspriteon_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut(7),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0
    );
  vga_sprite_reyspriteon_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut(8),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0
    );
  vga_sprite_reyspriteon_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(3),
      O => vga_sprite_reyspriteon_addsub0001_3_0
    );
  vidon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => vidon_0
    );
  vidon_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000117_pack_1,
      O => U2_vidon_and0000117_5577
    );
  cp_delay2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => cp_delay1_5486,
      O => cp_delay2_DXMUX_11254
    );
  cp_delay2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_0_INBUF,
      O => cp_delay2_DYMUX_11246
    );
  cp_delay2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => cp_delay2_SRINV_11244
    );
  cp_delay2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => cp_delay2_CLKINV_11243
    );
  cp_delay3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => cp_delay2_5487,
      O => cp_delay3_DYMUX_11268
    );
  cp_delay3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => cp_delay3_CLKINV_11265
    );
  MRey_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(7),
      O => MRey_7_0
    );
  MRey_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(1),
      O => MRey_1_0
    );
  MMona_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(7),
      O => MMona_7_0
    );
  MMona_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(1),
      O => MMona_1_0
    );
  MSkye_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(7),
      O => MSkye_7_0
    );
  MSkye_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(1),
      O => MSkye_1_0
    );
  MRey_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(6),
      O => MRey_6_0
    );
  MRey_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(2),
      O => MRey_2_0
    );
  MMona_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(6),
      O => MMona_6_0
    );
  MMona_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(2),
      O => MMona_2_0
    );
  MSkye_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(6),
      O => MSkye_6_0
    );
  MSkye_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(2),
      O => MSkye_2_0
    );
  MRey_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(5),
      O => MRey_5_0
    );
  MRey_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(3),
      O => MRey_3_0
    );
  MMona_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(5),
      O => MMona_5_0
    );
  MMona_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(3),
      O => MMona_3_0
    );
  MSkye_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(5),
      O => MSkye_5_0
    );
  MSkye_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(3),
      O => MSkye_3_0
    );
  MRey_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(4),
      O => MRey_4_0
    );
  MMona_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(4),
      O => MMona_4_0
    );
  MSkye_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(4),
      O => MSkye_4_0
    );
  U2_vsync : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X23Y38"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => N01_0,
      ADR2 => U2_N2,
      ADR3 => U2_vcs(2),
      O => vsync_OBUF_11536
    );
  vga_sprite_monaspriteon_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(2),
      O => vga_sprite_monaspriteon_addsub0001_2_0
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_2_11_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cmonav(2),
      O => vga_sprite_monaspriteon_addsub0001(2)
    );
  vga_sprite_reyspriteon_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(2),
      O => vga_sprite_reyspriteon_addsub0001_2_0
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_2_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X48Y30"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0001(2)
    );
  vga_sprite_skyespriteon_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(2),
      O => vga_sprite_skyespriteon_addsub0001_2_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_2_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X41Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_cskyev(2),
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0001(2)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X38Y22"
    )
    port map (
      ADR0 => b_cskyev(6),
      ADR1 => b_cskyev(5),
      ADR2 => b_cskyev(4),
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0000_6_pack_1
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_7_11 : X_LUT4
    generic map(
      INIT => X"11EE",
      LOC => "SLICE_X38Y22"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0000(6),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      O => vga_sprite_skyespriteon_addsub0001(7)
    );
  vga_sprite_skyespriteon_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000_6_pack_1,
      O => vga_sprite_skyespriteon_addsub0000(6)
    );
  vga_sprite_Madd_reyspriteon_addsub0003_xor_5_11 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X28Y49"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0002_5_Q,
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      O => vga_sprite_reyspriteon_addsub0003(5)
    );
  vga_sprite_reyspriteon_addsub0003_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0003(5),
      O => vga_sprite_reyspriteon_addsub0003_5_0
    );
  vga_sprite_xpixMona_sub0000_8_2 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y38"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => VCC,
      ADR2 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR3 => VCC,
      O => vga_sprite_xpixMona_sub0000(8)
    );
  vga_sprite_xpixMona_sub0000_8_11 : X_LUT4
    generic map(
      INIT => X"0F1F",
      LOC => "SLICE_X27Y38"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => U2_HCS(6),
      ADR2 => U2_HCS(7),
      ADR3 => U2_HCS(5),
      O => vga_sprite_xpixMona_sub0000_8_bdd0_pack_1
    );
  vga_sprite_xpixMona_sub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(8),
      O => vga_sprite_xpixMona_sub0000_8_0
    );
  vga_sprite_xpixMona_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_bdd0_pack_1,
      O => vga_sprite_xpixMona_sub0000_8_bdd0
    );
  vga_sprite_blue_0_11 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y22"
    )
    port map (
      ADR0 => vga_sprite_red_cmp_le0000,
      ADR1 => vga_sprite_wallMovingForward_5128,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_N01
    );
  vga_sprite_N01_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N01,
      O => vga_sprite_N01_0
    );
  vga_sprite_blue_0_41 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X24Y36"
    )
    port map (
      ADR0 => U2_vidon_and0000117_5577,
      ADR1 => U2_vidon_and000039_0,
      ADR2 => VCC,
      ADR3 => vga_sprite_skyespriteon_0,
      O => vga_sprite_N5_pack_1
    );
  vga_sprite_blue_1_4 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X24Y36"
    )
    port map (
      ADR0 => MRey_1_0,
      ADR1 => MSkye_1_0,
      ADR2 => vga_sprite_N7_0,
      ADR3 => vga_sprite_N5,
      O => vga_sprite_blue_1_4_11668
    );
  vga_sprite_blue_1_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_1_4_11668,
      O => vga_sprite_blue_1_4_0
    );
  vga_sprite_blue_1_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N5_pack_1,
      O => vga_sprite_N5
    );
  vga_sprite_blue_0_33 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X24Y33"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_0,
      ADR1 => vidon_0,
      ADR2 => vga_sprite_monaspriteon_0,
      ADR3 => vga_sprite_reyspriteon,
      O => vga_sprite_N4
    );
  vga_sprite_blue_1_20 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X24Y33"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_0,
      ADR1 => vga_sprite_reyspriteon,
      ADR2 => U2_vidon_and000039_0,
      ADR3 => U2_vidon_and0000117_5577,
      O => vga_sprite_blue_0_20
    );
  vga_sprite_blue_0_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_0_20,
      O => vga_sprite_blue_0_20_0
    );
  vga_sprite_blue_0_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N4,
      O => vga_sprite_N4_0
    );
  vga_sprite_blue_0_25 : X_LUT4
    generic map(
      INIT => X"A0C0",
      LOC => "SLICE_X19Y22"
    )
    port map (
      ADR0 => MMona_0_0,
      ADR1 => vga_sprite_N3_0,
      ADR2 => vga_sprite_blue_0_20_0,
      ADR3 => vga_sprite_monaspriteon_0,
      O => vga_sprite_blue_0_25_pack_1
    );
  vga_sprite_blue_0_30 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X19Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_blue_0_25_5588,
      ADR3 => vga_sprite_blue_0_4_0,
      O => blue_0_OBUF_11716
    );
  blue_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_0_25_pack_1,
      O => vga_sprite_blue_0_25_5588
    );
  vga_sprite_blue_0_52 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X24Y23"
    )
    port map (
      ADR0 => vidon_0,
      ADR1 => vga_sprite_reyspriteon,
      ADR2 => vga_sprite_skyespriteon_0,
      ADR3 => vga_sprite_monaspriteon_0,
      O => vga_sprite_N6_pack_1
    );
  vga_sprite_red_0_11 : X_LUT4
    generic map(
      INIT => X"A0C0",
      LOC => "SLICE_X24Y23"
    )
    port map (
      ADR0 => vga_sprite_present_state_FSM_FFd3_5488,
      ADR1 => vga_sprite_present_state_FSM_FFd2_5492,
      ADR2 => vga_sprite_N6,
      ADR3 => vga_sprite_N01_0,
      O => vga_sprite_N2
    );
  vga_sprite_N2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N2,
      O => vga_sprite_N2_0
    );
  vga_sprite_N2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N6_pack_1,
      O => vga_sprite_N6
    );
  vga_sprite_blue_0_62 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X25Y33"
    )
    port map (
      ADR0 => U2_vidon_and0000117_5577,
      ADR1 => U2_vidon_and000039_0,
      ADR2 => vga_sprite_reyspriteon,
      ADR3 => VCC,
      O => vga_sprite_N7
    );
  vga_sprite_N7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N7,
      O => vga_sprite_N7_0
    );
  vga_sprite_blue_1_25 : X_LUT4
    generic map(
      INIT => X"88C0",
      LOC => "SLICE_X18Y23"
    )
    port map (
      ADR0 => MMona_1_0,
      ADR1 => vga_sprite_blue_0_20_0,
      ADR2 => vga_sprite_N3_0,
      ADR3 => vga_sprite_monaspriteon_0,
      O => vga_sprite_blue_1_25_pack_1
    );
  vga_sprite_blue_1_30 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X18Y23"
    )
    port map (
      ADR0 => vga_sprite_blue_1_4_0,
      ADR1 => VCC,
      ADR2 => vga_sprite_blue_1_25_5589,
      ADR3 => VCC,
      O => blue_1_OBUF_11776
    );
  blue_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_1_25_pack_1,
      O => vga_sprite_blue_1_25_5589
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X31Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(1),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(1)
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(0)
    );
  vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      O => vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_11795
    );
  vga_sprite_reyspriteon_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_XORF_11812,
      O => vga_sprite_reyspriteon_addsub0002_0_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      I0 => vga_sprite_reyspriteon_addsub0002_0_CYINIT_11811,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(0),
      O => vga_sprite_reyspriteon_addsub0002_0_XORF_11812
    );
  vga_sprite_reyspriteon_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_11795,
      IB => vga_sprite_reyspriteon_addsub0002_0_CYINIT_11811,
      SEL => vga_sprite_reyspriteon_addsub0002_0_CYSELF_11802,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_BXINV_11800,
      O => vga_sprite_reyspriteon_addsub0002_0_CYINIT_11811
    );
  vga_sprite_reyspriteon_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(0),
      O => vga_sprite_reyspriteon_addsub0002_0_CYSELF_11802
    );
  vga_sprite_reyspriteon_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_reyspriteon_addsub0002_0_BXINV_11800
    );
  vga_sprite_reyspriteon_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_XORG_11798,
      O => vga_sprite_reyspriteon_addsub0002_1_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(1),
      O => vga_sprite_reyspriteon_addsub0002_0_XORG_11798
    );
  vga_sprite_reyspriteon_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_CYMUXG_11797,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_11795,
      IB => vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q,
      SEL => vga_sprite_reyspriteon_addsub0002_0_CYSELG_11786,
      O => vga_sprite_reyspriteon_addsub0002_0_CYMUXG_11797
    );
  vga_sprite_reyspriteon_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(1),
      O => vga_sprite_reyspriteon_addsub0002_0_CYSELG_11786
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(3)
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X31Y54"
    )
    port map (
      ADR0 => b_rreyv(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(2)
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11830
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF_11850,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_11849,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF_11850
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11830,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_11849,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_11836,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_2_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11830,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11830,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_11836,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2_11831
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_11849
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_11836
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG_11838,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_2_Q,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG_11838
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST_11835,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY_11833
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_11821,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_11836,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND_11834
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2_11832,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY_11833,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND_11834,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST_11835
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y54"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11830,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2_11831,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_11821,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2_11832
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_11821
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X31Y55"
    )
    port map (
      ADR0 => b_rreyv(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(4)
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO_11868
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_11888
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF_11889,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_11887,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF_11889
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_11888,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_11887,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_11874,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_4_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_11888,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_11888,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_11874,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2_11869
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_11887
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_11874
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG_11876,
      O => vga_sprite_reyspriteon_addsub0002_5_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_4_Q,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG_11876
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST_11873,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY_11871
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_11859,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_11874,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND_11872
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2_11870,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY_11871,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND_11872,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST_11873
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y55"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO_11868,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2_11869,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_11859,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2_11870
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_11859
    );
  vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      O => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11907
    );
  vga_sprite_reyspriteon_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_XORF_11927,
      O => vga_sprite_reyspriteon_addsub0002_6_Q
    );
  vga_sprite_reyspriteon_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      I0 => vga_sprite_reyspriteon_addsub0002_6_CYINIT_11926,
      I1 => vga_sprite_reyspriteon_addsub0002_6_F,
      O => vga_sprite_reyspriteon_addsub0002_6_XORF_11927
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11907,
      IB => vga_sprite_reyspriteon_addsub0002_6_CYINIT_11926,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYSELF_11913,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_6_Q
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11907,
      IB => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11907,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYSELF_11913,
      O => vga_sprite_reyspriteon_addsub0002_6_CYMUXF2_11908
    );
  vga_sprite_reyspriteon_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_reyspriteon_addsub0002_6_CYINIT_11926
    );
  vga_sprite_reyspriteon_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_F,
      O => vga_sprite_reyspriteon_addsub0002_6_CYSELF_11913
    );
  vga_sprite_reyspriteon_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_XORG_11915,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q
    );
  vga_sprite_reyspriteon_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_6_Q,
      I1 => vga_sprite_reyspriteon_addsub0002_6_G,
      O => vga_sprite_reyspriteon_addsub0002_6_XORG_11915
    );
  vga_sprite_reyspriteon_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_reyspriteon_addsub0002_6_FASTCARRY_11910
    );
  vga_sprite_reyspriteon_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      I0 => vga_sprite_reyspriteon_addsub0002_6_CYSELG_11898,
      I1 => vga_sprite_reyspriteon_addsub0002_6_CYSELF_11913,
      O => vga_sprite_reyspriteon_addsub0002_6_CYAND_11911
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_CYMUXG2_11909,
      IB => vga_sprite_reyspriteon_addsub0002_6_FASTCARRY_11910,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYAND_11911,
      O => vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST_11912
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y56"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11907,
      IB => vga_sprite_reyspriteon_addsub0002_6_CYMUXF2_11908,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYSELG_11898,
      O => vga_sprite_reyspriteon_addsub0002_6_CYMUXG2_11909
    );
  vga_sprite_reyspriteon_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_G,
      O => vga_sprite_reyspriteon_addsub0002_6_CYSELG_11898
    );
  b_rreyv_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rreyv(9),
      O => b_rreyv_9_rt_11941
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO_11957
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF_11958,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_11956,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF_11958
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO_11957,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_11956,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF_11947,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_8_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST_11912,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_11956
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF_11947
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG_11944,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y57"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_8_Q,
      I1 => b_rreyv_9_rt_11941,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG_11944
    );
  vga_sprite_Msub_ypixRey_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X39Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(1),
      ADR2 => VCC,
      ADR3 => b_rreyv(1),
      O => vga_sprite_Msub_ypixRey_lut(1)
    );
  vga_sprite_Msub_ypixRey_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X39Y43"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(0),
      ADR1 => VCC,
      ADR2 => b_rreyv(0),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(0)
    );
  vga_sprite_ypixRey_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_XORF_11994,
      O => vga_sprite_ypixRey(0)
    );
  vga_sprite_ypixRey_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      I0 => vga_sprite_ypixRey_0_CYINIT_11993,
      I1 => vga_sprite_Msub_ypixRey_lut(0),
      O => vga_sprite_ypixRey_0_XORF_11994
    );
  vga_sprite_ypixRey_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => vga_sprite_ypixRey_0_CY0F_11992,
      IB => vga_sprite_ypixRey_0_CYINIT_11993,
      SEL => vga_sprite_ypixRey_0_CYSELF_11984,
      O => vga_sprite_Msub_ypixRey_cy_0_Q
    );
  vga_sprite_ypixRey_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_BXINV_11982,
      O => vga_sprite_ypixRey_0_CYINIT_11993
    );
  vga_sprite_ypixRey_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(0),
      O => vga_sprite_ypixRey_0_CY0F_11992
    );
  vga_sprite_ypixRey_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(0),
      O => vga_sprite_ypixRey_0_CYSELF_11984
    );
  vga_sprite_ypixRey_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixRey_0_BXINV_11982
    );
  vga_sprite_ypixRey_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_XORG_11980,
      O => vga_sprite_ypixRey(1)
    );
  vga_sprite_ypixRey_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_0_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(1),
      O => vga_sprite_ypixRey_0_XORG_11980
    );
  vga_sprite_ypixRey_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_CYMUXG_11979,
      O => vga_sprite_Msub_ypixRey_cy_1_Q
    );
  vga_sprite_ypixRey_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => vga_sprite_ypixRey_0_CY0G_11977,
      IB => vga_sprite_Msub_ypixRey_cy_0_Q,
      SEL => vga_sprite_ypixRey_0_CYSELG_11969,
      O => vga_sprite_ypixRey_0_CYMUXG_11979
    );
  vga_sprite_ypixRey_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(1),
      O => vga_sprite_ypixRey_0_CY0G_11977
    );
  vga_sprite_ypixRey_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(1),
      O => vga_sprite_ypixRey_0_CYSELG_11969
    );
  vga_sprite_Msub_ypixRey_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X39Y44"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(3),
      ADR1 => b_rreyv(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(3)
    );
  vga_sprite_Msub_ypixRey_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X39Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(2),
      ADR2 => b_rreyv(2),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(2)
    );
  vga_sprite_ypixRey_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_2_XORF_12033,
      O => vga_sprite_ypixRey(2)
    );
  vga_sprite_ypixRey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      I0 => vga_sprite_ypixRey_2_CYINIT_12032,
      I1 => vga_sprite_Msub_ypixRey_lut(2),
      O => vga_sprite_ypixRey_2_XORF_12033
    );
  vga_sprite_ypixRey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CY0F_12031,
      IB => vga_sprite_ypixRey_2_CYINIT_12032,
      SEL => vga_sprite_ypixRey_2_CYSELF_12019,
      O => vga_sprite_Msub_ypixRey_cy_2_Q
    );
  vga_sprite_ypixRey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CY0F_12031,
      IB => vga_sprite_ypixRey_2_CY0F_12031,
      SEL => vga_sprite_ypixRey_2_CYSELF_12019,
      O => vga_sprite_ypixRey_2_CYMUXF2_12014
    );
  vga_sprite_ypixRey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_1_Q,
      O => vga_sprite_ypixRey_2_CYINIT_12032
    );
  vga_sprite_ypixRey_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(2),
      O => vga_sprite_ypixRey_2_CY0F_12031
    );
  vga_sprite_ypixRey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(2),
      O => vga_sprite_ypixRey_2_CYSELF_12019
    );
  vga_sprite_ypixRey_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_2_XORG_12021,
      O => vga_sprite_ypixRey(3)
    );
  vga_sprite_ypixRey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_2_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(3),
      O => vga_sprite_ypixRey_2_XORG_12021
    );
  vga_sprite_ypixRey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_2_CYMUXFAST_12018,
      O => vga_sprite_Msub_ypixRey_cy_3_Q
    );
  vga_sprite_ypixRey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_1_Q,
      O => vga_sprite_ypixRey_2_FASTCARRY_12016
    );
  vga_sprite_ypixRey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      I0 => vga_sprite_ypixRey_2_CYSELG_12005,
      I1 => vga_sprite_ypixRey_2_CYSELF_12019,
      O => vga_sprite_ypixRey_2_CYAND_12017
    );
  vga_sprite_ypixRey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CYMUXG2_12015,
      IB => vga_sprite_ypixRey_2_FASTCARRY_12016,
      SEL => vga_sprite_ypixRey_2_CYAND_12017,
      O => vga_sprite_ypixRey_2_CYMUXFAST_12018
    );
  vga_sprite_ypixRey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CY0G_12013,
      IB => vga_sprite_ypixRey_2_CYMUXF2_12014,
      SEL => vga_sprite_ypixRey_2_CYSELG_12005,
      O => vga_sprite_ypixRey_2_CYMUXG2_12015
    );
  vga_sprite_ypixRey_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(3),
      O => vga_sprite_ypixRey_2_CY0G_12013
    );
  vga_sprite_ypixRey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(3),
      O => vga_sprite_ypixRey_2_CYSELG_12005
    );
  vga_sprite_Msub_ypixRey_lut_5_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X39Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(5),
      ADR2 => VCC,
      ADR3 => b_rreyv(5),
      O => vga_sprite_Msub_ypixRey_lut(5)
    );
  vga_sprite_Msub_ypixRey_lut_4_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X39Y45"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rreyv(4),
      O => vga_sprite_Msub_ypixRey_lut(4)
    );
  vga_sprite_ypixRey_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_4_XORF_12072,
      O => vga_sprite_ypixRey(4)
    );
  vga_sprite_ypixRey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      I0 => vga_sprite_ypixRey_4_CYINIT_12071,
      I1 => vga_sprite_Msub_ypixRey_lut(4),
      O => vga_sprite_ypixRey_4_XORF_12072
    );
  vga_sprite_ypixRey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CY0F_12070,
      IB => vga_sprite_ypixRey_4_CYINIT_12071,
      SEL => vga_sprite_ypixRey_4_CYSELF_12058,
      O => vga_sprite_Msub_ypixRey_cy_4_Q
    );
  vga_sprite_ypixRey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CY0F_12070,
      IB => vga_sprite_ypixRey_4_CY0F_12070,
      SEL => vga_sprite_ypixRey_4_CYSELF_12058,
      O => vga_sprite_ypixRey_4_CYMUXF2_12053
    );
  vga_sprite_ypixRey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_3_Q,
      O => vga_sprite_ypixRey_4_CYINIT_12071
    );
  vga_sprite_ypixRey_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(4),
      O => vga_sprite_ypixRey_4_CY0F_12070
    );
  vga_sprite_ypixRey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(4),
      O => vga_sprite_ypixRey_4_CYSELF_12058
    );
  vga_sprite_ypixRey_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_4_XORG_12060,
      O => vga_sprite_ypixRey(5)
    );
  vga_sprite_ypixRey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_4_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(5),
      O => vga_sprite_ypixRey_4_XORG_12060
    );
  vga_sprite_ypixRey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_4_CYMUXFAST_12057,
      O => vga_sprite_Msub_ypixRey_cy_5_Q
    );
  vga_sprite_ypixRey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_3_Q,
      O => vga_sprite_ypixRey_4_FASTCARRY_12055
    );
  vga_sprite_ypixRey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      I0 => vga_sprite_ypixRey_4_CYSELG_12044,
      I1 => vga_sprite_ypixRey_4_CYSELF_12058,
      O => vga_sprite_ypixRey_4_CYAND_12056
    );
  vga_sprite_ypixRey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CYMUXG2_12054,
      IB => vga_sprite_ypixRey_4_FASTCARRY_12055,
      SEL => vga_sprite_ypixRey_4_CYAND_12056,
      O => vga_sprite_ypixRey_4_CYMUXFAST_12057
    );
  vga_sprite_ypixRey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CY0G_12052,
      IB => vga_sprite_ypixRey_4_CYMUXF2_12053,
      SEL => vga_sprite_ypixRey_4_CYSELG_12044,
      O => vga_sprite_ypixRey_4_CYMUXG2_12054
    );
  vga_sprite_ypixRey_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(5),
      O => vga_sprite_ypixRey_4_CY0G_12052
    );
  vga_sprite_ypixRey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(5),
      O => vga_sprite_ypixRey_4_CYSELG_12044
    );
  vga_sprite_Msub_ypixRey_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X39Y46"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rreyv(7),
      O => vga_sprite_Msub_ypixRey_lut(7)
    );
  vga_sprite_Msub_ypixRey_lut_6_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X39Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(6),
      ADR2 => VCC,
      ADR3 => b_rreyv(6),
      O => vga_sprite_Msub_ypixRey_lut(6)
    );
  vga_sprite_ypixRey_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_6_XORF_12111,
      O => vga_sprite_ypixRey(6)
    );
  vga_sprite_ypixRey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      I0 => vga_sprite_ypixRey_6_CYINIT_12110,
      I1 => vga_sprite_Msub_ypixRey_lut(6),
      O => vga_sprite_ypixRey_6_XORF_12111
    );
  vga_sprite_ypixRey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CY0F_12109,
      IB => vga_sprite_ypixRey_6_CYINIT_12110,
      SEL => vga_sprite_ypixRey_6_CYSELF_12097,
      O => vga_sprite_Msub_ypixRey_cy_6_Q
    );
  vga_sprite_ypixRey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CY0F_12109,
      IB => vga_sprite_ypixRey_6_CY0F_12109,
      SEL => vga_sprite_ypixRey_6_CYSELF_12097,
      O => vga_sprite_ypixRey_6_CYMUXF2_12092
    );
  vga_sprite_ypixRey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_5_Q,
      O => vga_sprite_ypixRey_6_CYINIT_12110
    );
  vga_sprite_ypixRey_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(6),
      O => vga_sprite_ypixRey_6_CY0F_12109
    );
  vga_sprite_ypixRey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(6),
      O => vga_sprite_ypixRey_6_CYSELF_12097
    );
  vga_sprite_ypixRey_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_6_XORG_12099,
      O => vga_sprite_ypixRey(7)
    );
  vga_sprite_ypixRey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_6_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(7),
      O => vga_sprite_ypixRey_6_XORG_12099
    );
  vga_sprite_ypixRey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_5_Q,
      O => vga_sprite_ypixRey_6_FASTCARRY_12094
    );
  vga_sprite_ypixRey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      I0 => vga_sprite_ypixRey_6_CYSELG_12083,
      I1 => vga_sprite_ypixRey_6_CYSELF_12097,
      O => vga_sprite_ypixRey_6_CYAND_12095
    );
  vga_sprite_ypixRey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CYMUXG2_12093,
      IB => vga_sprite_ypixRey_6_FASTCARRY_12094,
      SEL => vga_sprite_ypixRey_6_CYAND_12095,
      O => vga_sprite_ypixRey_6_CYMUXFAST_12096
    );
  vga_sprite_ypixRey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CY0G_12091,
      IB => vga_sprite_ypixRey_6_CYMUXF2_12092,
      SEL => vga_sprite_ypixRey_6_CYSELG_12083,
      O => vga_sprite_ypixRey_6_CYMUXG2_12093
    );
  vga_sprite_ypixRey_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(7),
      O => vga_sprite_ypixRey_6_CY0G_12091
    );
  vga_sprite_ypixRey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(7),
      O => vga_sprite_ypixRey_6_CYSELG_12083
    );
  vga_sprite_Msub_ypixRey_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X39Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(9),
      ADR2 => b_rreyv(9),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(9)
    );
  vga_sprite_Msub_ypixRey_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X39Y47"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(8),
      ADR1 => b_rreyv(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(8)
    );
  vga_sprite_ypixRey_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_8_XORF_12142,
      O => vga_sprite_ypixRey(8)
    );
  vga_sprite_ypixRey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y47"
    )
    port map (
      I0 => vga_sprite_ypixRey_8_CYINIT_12141,
      I1 => vga_sprite_Msub_ypixRey_lut(8),
      O => vga_sprite_ypixRey_8_XORF_12142
    );
  vga_sprite_ypixRey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y47"
    )
    port map (
      IA => vga_sprite_ypixRey_8_CY0F_12140,
      IB => vga_sprite_ypixRey_8_CYINIT_12141,
      SEL => vga_sprite_ypixRey_8_CYSELF_12132,
      O => vga_sprite_Msub_ypixRey_cy_8_Q
    );
  vga_sprite_ypixRey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_6_CYMUXFAST_12096,
      O => vga_sprite_ypixRey_8_CYINIT_12141
    );
  vga_sprite_ypixRey_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(8),
      O => vga_sprite_ypixRey_8_CY0F_12140
    );
  vga_sprite_ypixRey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(8),
      O => vga_sprite_ypixRey_8_CYSELF_12132
    );
  vga_sprite_ypixRey_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_8_XORG_12129,
      O => vga_sprite_ypixRey(9)
    );
  vga_sprite_ypixRey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y47"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_8_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(9),
      O => vga_sprite_ypixRey_8_XORG_12129
    );
  b_Madd_add0005_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X34Y50"
    )
    port map (
      ADR0 => b_rmonav(1),
      ADR1 => b_drvmona(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(1)
    );
  b_Madd_add0005_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X34Y50"
    )
    port map (
      ADR0 => b_drvmona(0),
      ADR1 => b_rmonav(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(0)
    );
  b_Madd_add0005_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y50"
    )
    port map (
      IA => b_Madd_add0005_add0000_cy_1_CY0F_12172,
      IB => b_Madd_add0005_add0000_cy_1_CYINIT_12173,
      SEL => b_Madd_add0005_add0000_cy_1_CYSELF_12164,
      O => b_Madd_add0005_add0000_cy_0_Q
    );
  b_Madd_add0005_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_BXINV_12162,
      O => b_Madd_add0005_add0000_cy_1_CYINIT_12173
    );
  b_Madd_add0005_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(0),
      O => b_Madd_add0005_add0000_cy_1_CY0F_12172
    );
  b_Madd_add0005_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(0),
      O => b_Madd_add0005_add0000_cy_1_CYSELF_12164
    );
  b_Madd_add0005_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0005_add0000_cy_1_BXINV_12162
    );
  b_Madd_add0005_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_CYMUXG_12161,
      O => b_Madd_add0005_add0000_cy_1_Q
    );
  b_Madd_add0005_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X34Y50"
    )
    port map (
      IA => b_Madd_add0005_add0000_cy_1_CY0G_12159,
      IB => b_Madd_add0005_add0000_cy_0_Q,
      SEL => b_Madd_add0005_add0000_cy_1_CYSELG_12151,
      O => b_Madd_add0005_add0000_cy_1_CYMUXG_12161
    );
  b_Madd_add0005_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(1),
      O => b_Madd_add0005_add0000_cy_1_CY0G_12159
    );
  b_Madd_add0005_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(1),
      O => b_Madd_add0005_add0000_cy_1_CYSELG_12151
    );
  b_Madd_add0005_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X34Y51"
    )
    port map (
      ADR0 => b_drvmona(3),
      ADR1 => b_rmonav(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(3)
    );
  b_Madd_add0005_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X34Y51"
    )
    port map (
      ADR0 => b_rmonav(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(2),
      O => b_Madd_add0005_add0000_lut(2)
    );
  b_add0005_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_2_XORF_12211,
      O => b_add0005_add0000(2)
    );
  b_add0005_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y51"
    )
    port map (
      I0 => b_add0005_add0000_2_CYINIT_12210,
      I1 => b_Madd_add0005_add0000_lut(2),
      O => b_add0005_add0000_2_XORF_12211
    );
  b_add0005_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y51"
    )
    port map (
      IA => b_add0005_add0000_2_CY0F_12209,
      IB => b_add0005_add0000_2_CYINIT_12210,
      SEL => b_add0005_add0000_2_CYSELF_12197,
      O => b_Madd_add0005_add0000_cy_2_Q
    );
  b_add0005_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y51"
    )
    port map (
      IA => b_add0005_add0000_2_CY0F_12209,
      IB => b_add0005_add0000_2_CY0F_12209,
      SEL => b_add0005_add0000_2_CYSELF_12197,
      O => b_add0005_add0000_2_CYMUXF2_12192
    );
  b_add0005_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_Q,
      O => b_add0005_add0000_2_CYINIT_12210
    );
  b_add0005_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(2),
      O => b_add0005_add0000_2_CY0F_12209
    );
  b_add0005_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(2),
      O => b_add0005_add0000_2_CYSELF_12197
    );
  b_add0005_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_2_XORG_12199,
      O => b_add0005_add0000(3)
    );
  b_add0005_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y51"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_2_Q,
      I1 => b_Madd_add0005_add0000_lut(3),
      O => b_add0005_add0000_2_XORG_12199
    );
  b_add0005_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_2_CYMUXFAST_12196,
      O => b_Madd_add0005_add0000_cy_3_Q
    );
  b_add0005_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_Q,
      O => b_add0005_add0000_2_FASTCARRY_12194
    );
  b_add0005_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y51"
    )
    port map (
      I0 => b_add0005_add0000_2_CYSELG_12183,
      I1 => b_add0005_add0000_2_CYSELF_12197,
      O => b_add0005_add0000_2_CYAND_12195
    );
  b_add0005_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y51"
    )
    port map (
      IA => b_add0005_add0000_2_CYMUXG2_12193,
      IB => b_add0005_add0000_2_FASTCARRY_12194,
      SEL => b_add0005_add0000_2_CYAND_12195,
      O => b_add0005_add0000_2_CYMUXFAST_12196
    );
  b_add0005_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y51"
    )
    port map (
      IA => b_add0005_add0000_2_CY0G_12191,
      IB => b_add0005_add0000_2_CYMUXF2_12192,
      SEL => b_add0005_add0000_2_CYSELG_12183,
      O => b_add0005_add0000_2_CYMUXG2_12193
    );
  b_add0005_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(3),
      O => b_add0005_add0000_2_CY0G_12191
    );
  b_add0005_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(3),
      O => b_add0005_add0000_2_CYSELG_12183
    );
  b_Madd_add0005_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X34Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(5),
      ADR2 => b_drvmona(5),
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(5)
    );
  b_Madd_add0005_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X34Y52"
    )
    port map (
      ADR0 => b_drvmona(4),
      ADR1 => b_rmonav(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(4)
    );
  b_add0005_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_4_XORF_12250,
      O => b_add0005_add0000(4)
    );
  b_add0005_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y52"
    )
    port map (
      I0 => b_add0005_add0000_4_CYINIT_12249,
      I1 => b_Madd_add0005_add0000_lut(4),
      O => b_add0005_add0000_4_XORF_12250
    );
  b_add0005_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y52"
    )
    port map (
      IA => b_add0005_add0000_4_CY0F_12248,
      IB => b_add0005_add0000_4_CYINIT_12249,
      SEL => b_add0005_add0000_4_CYSELF_12236,
      O => b_Madd_add0005_add0000_cy_4_Q
    );
  b_add0005_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y52"
    )
    port map (
      IA => b_add0005_add0000_4_CY0F_12248,
      IB => b_add0005_add0000_4_CY0F_12248,
      SEL => b_add0005_add0000_4_CYSELF_12236,
      O => b_add0005_add0000_4_CYMUXF2_12231
    );
  b_add0005_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_3_Q,
      O => b_add0005_add0000_4_CYINIT_12249
    );
  b_add0005_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(4),
      O => b_add0005_add0000_4_CY0F_12248
    );
  b_add0005_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(4),
      O => b_add0005_add0000_4_CYSELF_12236
    );
  b_add0005_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_4_XORG_12238,
      O => b_add0005_add0000(5)
    );
  b_add0005_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y52"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_4_Q,
      I1 => b_Madd_add0005_add0000_lut(5),
      O => b_add0005_add0000_4_XORG_12238
    );
  b_add0005_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_4_CYMUXFAST_12235,
      O => b_Madd_add0005_add0000_cy_5_Q
    );
  b_add0005_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_3_Q,
      O => b_add0005_add0000_4_FASTCARRY_12233
    );
  b_add0005_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y52"
    )
    port map (
      I0 => b_add0005_add0000_4_CYSELG_12222,
      I1 => b_add0005_add0000_4_CYSELF_12236,
      O => b_add0005_add0000_4_CYAND_12234
    );
  b_add0005_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y52"
    )
    port map (
      IA => b_add0005_add0000_4_CYMUXG2_12232,
      IB => b_add0005_add0000_4_FASTCARRY_12233,
      SEL => b_add0005_add0000_4_CYAND_12234,
      O => b_add0005_add0000_4_CYMUXFAST_12235
    );
  b_add0005_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y52"
    )
    port map (
      IA => b_add0005_add0000_4_CY0G_12230,
      IB => b_add0005_add0000_4_CYMUXF2_12231,
      SEL => b_add0005_add0000_4_CYSELG_12222,
      O => b_add0005_add0000_4_CYMUXG2_12232
    );
  b_add0005_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(5),
      O => b_add0005_add0000_4_CY0G_12230
    );
  b_add0005_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(5),
      O => b_add0005_add0000_4_CYSELG_12222
    );
  b_Madd_add0005_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X34Y53"
    )
    port map (
      ADR0 => b_rmonav(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(7),
      O => b_Madd_add0005_add0000_lut(7)
    );
  b_Madd_add0005_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X34Y53"
    )
    port map (
      ADR0 => b_rmonav(6),
      ADR1 => b_drvmona(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(6)
    );
  b_add0005_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_6_XORF_12289,
      O => b_add0005_add0000(6)
    );
  b_add0005_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y53"
    )
    port map (
      I0 => b_add0005_add0000_6_CYINIT_12288,
      I1 => b_Madd_add0005_add0000_lut(6),
      O => b_add0005_add0000_6_XORF_12289
    );
  b_add0005_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y53"
    )
    port map (
      IA => b_add0005_add0000_6_CY0F_12287,
      IB => b_add0005_add0000_6_CYINIT_12288,
      SEL => b_add0005_add0000_6_CYSELF_12275,
      O => b_Madd_add0005_add0000_cy_6_Q
    );
  b_add0005_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y53"
    )
    port map (
      IA => b_add0005_add0000_6_CY0F_12287,
      IB => b_add0005_add0000_6_CY0F_12287,
      SEL => b_add0005_add0000_6_CYSELF_12275,
      O => b_add0005_add0000_6_CYMUXF2_12270
    );
  b_add0005_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_5_Q,
      O => b_add0005_add0000_6_CYINIT_12288
    );
  b_add0005_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(6),
      O => b_add0005_add0000_6_CY0F_12287
    );
  b_add0005_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(6),
      O => b_add0005_add0000_6_CYSELF_12275
    );
  b_add0005_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_6_XORG_12277,
      O => b_add0005_add0000(7)
    );
  b_add0005_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y53"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_6_Q,
      I1 => b_Madd_add0005_add0000_lut(7),
      O => b_add0005_add0000_6_XORG_12277
    );
  b_add0005_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_5_Q,
      O => b_add0005_add0000_6_FASTCARRY_12272
    );
  b_add0005_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y53"
    )
    port map (
      I0 => b_add0005_add0000_6_CYSELG_12261,
      I1 => b_add0005_add0000_6_CYSELF_12275,
      O => b_add0005_add0000_6_CYAND_12273
    );
  b_add0005_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y53"
    )
    port map (
      IA => b_add0005_add0000_6_CYMUXG2_12271,
      IB => b_add0005_add0000_6_FASTCARRY_12272,
      SEL => b_add0005_add0000_6_CYAND_12273,
      O => b_add0005_add0000_6_CYMUXFAST_12274
    );
  b_add0005_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y53"
    )
    port map (
      IA => b_add0005_add0000_6_CY0G_12269,
      IB => b_add0005_add0000_6_CYMUXF2_12270,
      SEL => b_add0005_add0000_6_CYSELG_12261,
      O => b_add0005_add0000_6_CYMUXG2_12271
    );
  b_add0005_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(7),
      O => b_add0005_add0000_6_CY0G_12269
    );
  b_add0005_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(7),
      O => b_add0005_add0000_6_CYSELG_12261
    );
  b_Madd_add0005_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X34Y54"
    )
    port map (
      ADR0 => b_drvmona(8),
      ADR1 => b_rmonav(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(8)
    );
  b_add0005_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_8_XORF_12320,
      O => b_add0005_add0000(8)
    );
  b_add0005_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y54"
    )
    port map (
      I0 => b_add0005_add0000_8_CYINIT_12319,
      I1 => b_Madd_add0005_add0000_lut(8),
      O => b_add0005_add0000_8_XORF_12320
    );
  b_add0005_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y54"
    )
    port map (
      IA => b_add0005_add0000_8_CY0F_12318,
      IB => b_add0005_add0000_8_CYINIT_12319,
      SEL => b_add0005_add0000_8_CYSELF_12310,
      O => b_Madd_add0005_add0000_cy_8_Q
    );
  b_add0005_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_6_CYMUXFAST_12274,
      O => b_add0005_add0000_8_CYINIT_12319
    );
  b_add0005_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(8),
      O => b_add0005_add0000_8_CY0F_12318
    );
  b_add0005_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(8),
      O => b_add0005_add0000_8_CYSELF_12310
    );
  b_add0005_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_8_XORG_12307,
      O => b_add0005_add0000(9)
    );
  b_add0005_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y54"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_8_Q,
      I1 => b_Maccum_rmonav_lut(9),
      O => b_add0005_add0000_8_XORG_12307
    );
  b_Maccum_rmonav_lut_9_Q : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X34Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvmona(9),
      ADR3 => b_rmonav(9),
      O => b_Maccum_rmonav_lut(9)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X17Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona(0),
      ADR2 => vga_sprite_ypixMona(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(5)
    );
  vga_sprite_rom_addr21_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_XORF_12356,
      O => vga_sprite_rom_addr21_addsub0001(5)
    );
  vga_sprite_rom_addr21_addsub0001_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_5_CYINIT_12355,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0001_5_XORF_12356
    );
  vga_sprite_rom_addr21_addsub0001_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_5_CY0F_12354,
      IB => vga_sprite_rom_addr21_addsub0001_5_CYINIT_12355,
      SEL => vga_sprite_rom_addr21_addsub0001_5_CYSELF_12346,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(5)
    );
  vga_sprite_rom_addr21_addsub0001_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_BXINV_12344,
      O => vga_sprite_rom_addr21_addsub0001_5_CYINIT_12355
    );
  vga_sprite_rom_addr21_addsub0001_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(0),
      O => vga_sprite_rom_addr21_addsub0001_5_CY0F_12354
    );
  vga_sprite_rom_addr21_addsub0001_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0001_5_CYSELF_12346
    );
  vga_sprite_rom_addr21_addsub0001_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr21_addsub0001_5_BXINV_12344
    );
  vga_sprite_rom_addr21_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_XORG_12342,
      O => vga_sprite_rom_addr21_addsub0001(6)
    );
  vga_sprite_rom_addr21_addsub0001_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(5),
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0001_5_XORG_12342
    );
  vga_sprite_rom_addr21_addsub0001_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_CYMUXG_12341,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(6)
    );
  vga_sprite_rom_addr21_addsub0001_5_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X17Y36"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_5_CY0G_12339,
      IB => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(5),
      SEL => vga_sprite_rom_addr21_addsub0001_5_CYSELG_12331,
      O => vga_sprite_rom_addr21_addsub0001_5_CYMUXG_12341
    );
  vga_sprite_rom_addr21_addsub0001_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(6),
      O => vga_sprite_rom_addr21_addsub0001_5_CY0G_12339
    );
  vga_sprite_rom_addr21_addsub0001_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0001_5_CYSELG_12331
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X17Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0000(6),
      ADR2 => vga_sprite_ypixMona(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X17Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0000(7),
      ADR2 => vga_sprite_ypixMona(5),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(7)
    );
  vga_sprite_rom_addr21_addsub0001_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_7_XORF_12395,
      O => vga_sprite_rom_addr21_addsub0001(7)
    );
  vga_sprite_rom_addr21_addsub0001_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_7_CYINIT_12394,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0001_7_XORF_12395
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CY0F_12393,
      IB => vga_sprite_rom_addr21_addsub0001_7_CYINIT_12394,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYSELF_12381,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(7)
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CY0F_12393,
      IB => vga_sprite_rom_addr21_addsub0001_7_CY0F_12393,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYSELF_12381,
      O => vga_sprite_rom_addr21_addsub0001_7_CYMUXF2_12376
    );
  vga_sprite_rom_addr21_addsub0001_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr21_addsub0001_7_CYINIT_12394
    );
  vga_sprite_rom_addr21_addsub0001_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(7),
      O => vga_sprite_rom_addr21_addsub0001_7_CY0F_12393
    );
  vga_sprite_rom_addr21_addsub0001_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0001_7_CYSELF_12381
    );
  vga_sprite_rom_addr21_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_7_XORG_12383,
      O => vga_sprite_rom_addr21_addsub0001(8)
    );
  vga_sprite_rom_addr21_addsub0001_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(7),
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0001_7_XORG_12383
    );
  vga_sprite_rom_addr21_addsub0001_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST_12380,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(8)
    );
  vga_sprite_rom_addr21_addsub0001_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr21_addsub0001_7_FASTCARRY_12378
    );
  vga_sprite_rom_addr21_addsub0001_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_7_CYSELG_12367,
      I1 => vga_sprite_rom_addr21_addsub0001_7_CYSELF_12381,
      O => vga_sprite_rom_addr21_addsub0001_7_CYAND_12379
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CYMUXG2_12377,
      IB => vga_sprite_rom_addr21_addsub0001_7_FASTCARRY_12378,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYAND_12379,
      O => vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST_12380
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y37"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CY0G_12375,
      IB => vga_sprite_rom_addr21_addsub0001_7_CYMUXF2_12376,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYSELG_12367,
      O => vga_sprite_rom_addr21_addsub0001_7_CYMUXG2_12377
    );
  vga_sprite_rom_addr21_addsub0001_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(8),
      O => vga_sprite_rom_addr21_addsub0001_7_CY0G_12375
    );
  vga_sprite_rom_addr21_addsub0001_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0001_7_CYSELG_12367
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X17Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0000(8),
      ADR2 => vga_sprite_ypixMona(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X17Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0000(9),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(7),
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(9)
    );
  vga_sprite_rom_addr21_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_9_XORF_12434,
      O => vga_sprite_rom_addr21_addsub0001(9)
    );
  vga_sprite_rom_addr21_addsub0001_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_9_CYINIT_12433,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0001_9_XORF_12434
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CY0F_12432,
      IB => vga_sprite_rom_addr21_addsub0001_9_CYINIT_12433,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYSELF_12420,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(9)
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CY0F_12432,
      IB => vga_sprite_rom_addr21_addsub0001_9_CY0F_12432,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYSELF_12420,
      O => vga_sprite_rom_addr21_addsub0001_9_CYMUXF2_12415
    );
  vga_sprite_rom_addr21_addsub0001_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr21_addsub0001_9_CYINIT_12433
    );
  vga_sprite_rom_addr21_addsub0001_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(9),
      O => vga_sprite_rom_addr21_addsub0001_9_CY0F_12432
    );
  vga_sprite_rom_addr21_addsub0001_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0001_9_CYSELF_12420
    );
  vga_sprite_rom_addr21_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_9_XORG_12422,
      O => vga_sprite_rom_addr21_addsub0001(10)
    );
  vga_sprite_rom_addr21_addsub0001_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(9),
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr21_addsub0001_9_XORG_12422
    );
  vga_sprite_rom_addr21_addsub0001_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST_12419,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(10)
    );
  vga_sprite_rom_addr21_addsub0001_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr21_addsub0001_9_FASTCARRY_12417
    );
  vga_sprite_rom_addr21_addsub0001_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_9_CYSELG_12406,
      I1 => vga_sprite_rom_addr21_addsub0001_9_CYSELF_12420,
      O => vga_sprite_rom_addr21_addsub0001_9_CYAND_12418
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CYMUXG2_12416,
      IB => vga_sprite_rom_addr21_addsub0001_9_FASTCARRY_12417,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYAND_12418,
      O => vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST_12419
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y38"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CY0G_12414,
      IB => vga_sprite_rom_addr21_addsub0001_9_CYMUXF2_12415,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYSELG_12406,
      O => vga_sprite_rom_addr21_addsub0001_9_CYMUXG2_12416
    );
  vga_sprite_rom_addr21_addsub0001_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(10),
      O => vga_sprite_rom_addr21_addsub0001_9_CY0G_12414
    );
  vga_sprite_rom_addr21_addsub0001_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr21_addsub0001_9_CYSELG_12406
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X17Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0000(10),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(8),
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X17Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0000(11),
      ADR2 => vga_sprite_ypixMona(9),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(11)
    );
  vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      O => vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO_12453
    );
  vga_sprite_rom_addr21_addsub0001_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_XORF_12473,
      O => vga_sprite_rom_addr21_addsub0001(11)
    );
  vga_sprite_rom_addr21_addsub0001_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_11_CYINIT_12472,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr21_addsub0001_11_XORF_12473
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_CY0F_12471,
      IB => vga_sprite_rom_addr21_addsub0001_11_CYINIT_12472,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYSELF_12459,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(11)
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_CY0F_12471,
      IB => vga_sprite_rom_addr21_addsub0001_11_CY0F_12471,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYSELF_12459,
      O => vga_sprite_rom_addr21_addsub0001_11_CYMUXF2_12454
    );
  vga_sprite_rom_addr21_addsub0001_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr21_addsub0001_11_CYINIT_12472
    );
  vga_sprite_rom_addr21_addsub0001_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(11),
      O => vga_sprite_rom_addr21_addsub0001_11_CY0F_12471
    );
  vga_sprite_rom_addr21_addsub0001_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr21_addsub0001_11_CYSELF_12459
    );
  vga_sprite_rom_addr21_addsub0001_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_XORG_12461,
      O => vga_sprite_rom_addr21_addsub0001(12)
    );
  vga_sprite_rom_addr21_addsub0001_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(11),
      I1 => vga_sprite_rom_addr21_addsub0001_11_G,
      O => vga_sprite_rom_addr21_addsub0001_11_XORG_12461
    );
  vga_sprite_rom_addr21_addsub0001_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr21_addsub0001_11_FASTCARRY_12456
    );
  vga_sprite_rom_addr21_addsub0001_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_11_CYSELG_12444,
      I1 => vga_sprite_rom_addr21_addsub0001_11_CYSELF_12459,
      O => vga_sprite_rom_addr21_addsub0001_11_CYAND_12457
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_CYMUXG2_12455,
      IB => vga_sprite_rom_addr21_addsub0001_11_FASTCARRY_12456,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYAND_12457,
      O => vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST_12458
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO_12453,
      IB => vga_sprite_rom_addr21_addsub0001_11_CYMUXF2_12454,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYSELG_12444,
      O => vga_sprite_rom_addr21_addsub0001_11_CYMUXG2_12455
    );
  vga_sprite_rom_addr21_addsub0001_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_G,
      O => vga_sprite_rom_addr21_addsub0001_11_CYSELG_12444
    );
  vga_sprite_rom_addr21_addsub0001_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_13_XORF_12488,
      O => vga_sprite_rom_addr21_addsub0001(13)
    );
  vga_sprite_rom_addr21_addsub0001_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_13_CYINIT_12487,
      I1 => vga_sprite_rom_addr21_addsub0000_13_rt_12485,
      O => vga_sprite_rom_addr21_addsub0001_13_XORF_12488
    );
  vga_sprite_rom_addr21_addsub0001_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST_12458,
      O => vga_sprite_rom_addr21_addsub0001_13_CYINIT_12487
    );
  vga_sprite_rom_addr21_addsub0000_13_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X17Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0000(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr21_addsub0000_13_rt_12485
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y25"
    )
    port map (
      ADR0 => U2_HCS(0),
      ADR1 => b_cmonav(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y25"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F_12518,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT_12519,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF_12510,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_0_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV_12508,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT_12519
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F_12518
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF_12510
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV_12508
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y25"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G_12505,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG_12497,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG_12507
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G_12505
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG_12497
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X25Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(1),
      ADR2 => U2_HCS(1),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y26"
    )
    port map (
      ADR0 => U2_HCS(2),
      ADR1 => b_cmonav(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_12550,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_12550,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_12541,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2_12536
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_12550
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_12541
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG_12507,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY_12538
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y26"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_12527,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_12541,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND_12539
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2_12537,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY_12538,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND_12539,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST_12540
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G_12535,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2_12536,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_12527,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2_12537
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G_12535
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_12527
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y26"
    )
    port map (
      ADR0 => b_cmonav(3),
      ADR1 => U2_HCS(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(3)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X25Y27"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0000_4_0,
      ADR1 => b_cmonav(4),
      ADR2 => VCC,
      ADR3 => U2_HCS(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_12581,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_12581,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_12573,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2_12568
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000_4_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_12581
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_12573
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST_12540,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY_12570
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y27"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_12561,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_12573,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND_12571
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2_12569,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY_12570,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND_12571,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST_12572
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G_12567,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2_12568,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_12561,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2_12569
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000_5_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G_12567
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_12561
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X25Y27"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => vga_sprite_monaspriteon_addsub0000_5_0,
      ADR2 => U2_HCS(5),
      ADR3 => b_cmonav(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_12614,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_12614,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_12606,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2_12601
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_12614
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_12606
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST_12572,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY_12603
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_12592,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_12606,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND_12604
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2_12602,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY_12603,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND_12604,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST_12605
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G_12600,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2_12601,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_12592,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2_12602
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G_12600
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_12592
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X25Y28"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR1 => VCC,
      ADR2 => U2_HCS(7),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_12647,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_12647,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_12640,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2_12635
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_12647
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(8),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_12640
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST_12639,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST_12605,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY_12637
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_12628,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_12640,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND_12638
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2_12636,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY_12637,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND_12638,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST_12639
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G_12634,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2_12635,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_12628,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2_12636
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G_12634
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_12628
    );
  b_drvrey_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y50"
    )
    port map (
      O => b_drvrey_0_LOGIC_ZERO_12670
    );
  b_drvrey_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X41Y50"
    )
    port map (
      O => b_drvrey_0_LOGIC_ONE_12695
    );
  b_drvrey_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_XORF_12696,
      O => b_drvrey_0_DXMUX_12698
    );
  b_drvrey_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y50"
    )
    port map (
      I0 => b_drvrey_0_CYINIT_12694,
      I1 => b_drvrey_0_F,
      O => b_drvrey_0_XORF_12696
    );
  b_drvrey_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y50"
    )
    port map (
      IA => b_drvrey_0_LOGIC_ONE_12695,
      IB => b_drvrey_0_CYINIT_12694,
      SEL => b_drvrey_0_CYSELF_12685,
      O => b_Madd_drvrey_sub0000_cy_0_Q
    );
  b_drvrey_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_BXINV_12683,
      O => b_drvrey_0_CYINIT_12694
    );
  b_drvrey_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_F,
      O => b_drvrey_0_CYSELF_12685
    );
  b_drvrey_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_drvrey_0_BXINV_12683
    );
  b_drvrey_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_XORG_12673,
      O => b_drvrey_0_DYMUX_12675
    );
  b_drvrey_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y50"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_0_Q,
      I1 => b_Madd_drvrey_not0000(1),
      O => b_drvrey_0_XORG_12673
    );
  b_drvrey_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_CYMUXG_12672,
      O => b_Madd_drvrey_sub0000_cy_1_Q
    );
  b_drvrey_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y50"
    )
    port map (
      IA => b_drvrey_0_LOGIC_ZERO_12670,
      IB => b_Madd_drvrey_sub0000_cy_0_Q,
      SEL => b_drvrey_0_CYSELG_12661,
      O => b_drvrey_0_CYMUXG_12672
    );
  b_drvrey_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(1),
      O => b_drvrey_0_CYSELG_12661
    );
  b_drvrey_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvrey_0_SRINV_12659
    );
  b_drvrey_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_0_CLKINV_12658
    );
  b_drvrey_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_0_CEINV_12657
    );
  b_drvrey_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      O => b_drvrey_2_LOGIC_ZERO_12727
    );
  b_drvrey_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_2_XORF_12755,
      O => b_drvrey_2_DXMUX_12757
    );
  b_drvrey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      I0 => b_drvrey_2_CYINIT_12754,
      I1 => b_Madd_drvrey_not0000(2),
      O => b_drvrey_2_XORF_12755
    );
  b_drvrey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      IA => b_drvrey_2_LOGIC_ZERO_12727,
      IB => b_drvrey_2_CYINIT_12754,
      SEL => b_drvrey_2_CYSELF_12733,
      O => b_Madd_drvrey_sub0000_cy_2_Q
    );
  b_drvrey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      IA => b_drvrey_2_LOGIC_ZERO_12727,
      IB => b_drvrey_2_LOGIC_ZERO_12727,
      SEL => b_drvrey_2_CYSELF_12733,
      O => b_drvrey_2_CYMUXF2_12728
    );
  b_drvrey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_1_Q,
      O => b_drvrey_2_CYINIT_12754
    );
  b_drvrey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(2),
      O => b_drvrey_2_CYSELF_12733
    );
  b_drvrey_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_2_XORG_12735,
      O => b_drvrey_2_DYMUX_12737
    );
  b_drvrey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_2_Q,
      I1 => b_Madd_drvrey_not0000(3),
      O => b_drvrey_2_XORG_12735
    );
  b_drvrey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_2_CYMUXFAST_12732,
      O => b_Madd_drvrey_sub0000_cy_3_Q
    );
  b_drvrey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_1_Q,
      O => b_drvrey_2_FASTCARRY_12730
    );
  b_drvrey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      I0 => b_drvrey_2_CYSELG_12718,
      I1 => b_drvrey_2_CYSELF_12733,
      O => b_drvrey_2_CYAND_12731
    );
  b_drvrey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      IA => b_drvrey_2_CYMUXG2_12729,
      IB => b_drvrey_2_FASTCARRY_12730,
      SEL => b_drvrey_2_CYAND_12731,
      O => b_drvrey_2_CYMUXFAST_12732
    );
  b_drvrey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      IA => b_drvrey_2_LOGIC_ZERO_12727,
      IB => b_drvrey_2_CYMUXF2_12728,
      SEL => b_drvrey_2_CYSELG_12718,
      O => b_drvrey_2_CYMUXG2_12729
    );
  b_drvrey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(3),
      O => b_drvrey_2_CYSELG_12718
    );
  b_drvrey_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvrey_2_SRINV_12716
    );
  b_drvrey_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_2_CLKINV_12715
    );
  b_drvrey_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_2_CEINV_12714
    );
  b_drvrey_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      O => b_drvrey_4_LOGIC_ZERO_12787
    );
  b_drvrey_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_4_XORF_12815,
      O => b_drvrey_4_DXMUX_12817
    );
  b_drvrey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      I0 => b_drvrey_4_CYINIT_12814,
      I1 => b_Madd_drvrey_not0000(4),
      O => b_drvrey_4_XORF_12815
    );
  b_drvrey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => b_drvrey_4_LOGIC_ZERO_12787,
      IB => b_drvrey_4_CYINIT_12814,
      SEL => b_drvrey_4_CYSELF_12793,
      O => b_Madd_drvrey_sub0000_cy_4_Q
    );
  b_drvrey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => b_drvrey_4_LOGIC_ZERO_12787,
      IB => b_drvrey_4_LOGIC_ZERO_12787,
      SEL => b_drvrey_4_CYSELF_12793,
      O => b_drvrey_4_CYMUXF2_12788
    );
  b_drvrey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_3_Q,
      O => b_drvrey_4_CYINIT_12814
    );
  b_drvrey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(4),
      O => b_drvrey_4_CYSELF_12793
    );
  b_drvrey_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_4_XORG_12795,
      O => b_drvrey_4_DYMUX_12797
    );
  b_drvrey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_4_Q,
      I1 => b_Madd_drvrey_not0000(5),
      O => b_drvrey_4_XORG_12795
    );
  b_drvrey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_4_CYMUXFAST_12792,
      O => b_Madd_drvrey_sub0000_cy_5_Q
    );
  b_drvrey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_3_Q,
      O => b_drvrey_4_FASTCARRY_12790
    );
  b_drvrey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      I0 => b_drvrey_4_CYSELG_12778,
      I1 => b_drvrey_4_CYSELF_12793,
      O => b_drvrey_4_CYAND_12791
    );
  b_drvrey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => b_drvrey_4_CYMUXG2_12789,
      IB => b_drvrey_4_FASTCARRY_12790,
      SEL => b_drvrey_4_CYAND_12791,
      O => b_drvrey_4_CYMUXFAST_12792
    );
  b_drvrey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => b_drvrey_4_LOGIC_ZERO_12787,
      IB => b_drvrey_4_CYMUXF2_12788,
      SEL => b_drvrey_4_CYSELG_12778,
      O => b_drvrey_4_CYMUXG2_12789
    );
  b_drvrey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(5),
      O => b_drvrey_4_CYSELG_12778
    );
  b_drvrey_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvrey_4_SRINV_12776
    );
  b_drvrey_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_4_CLKINV_12775
    );
  b_drvrey_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_4_CEINV_12774
    );
  b_drvrey_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      O => b_drvrey_6_LOGIC_ZERO_12847
    );
  b_drvrey_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_6_XORF_12875,
      O => b_drvrey_6_DXMUX_12877
    );
  b_drvrey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      I0 => b_drvrey_6_CYINIT_12874,
      I1 => b_Madd_drvrey_not0000(6),
      O => b_drvrey_6_XORF_12875
    );
  b_drvrey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      IA => b_drvrey_6_LOGIC_ZERO_12847,
      IB => b_drvrey_6_CYINIT_12874,
      SEL => b_drvrey_6_CYSELF_12853,
      O => b_Madd_drvrey_sub0000_cy_6_Q
    );
  b_drvrey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      IA => b_drvrey_6_LOGIC_ZERO_12847,
      IB => b_drvrey_6_LOGIC_ZERO_12847,
      SEL => b_drvrey_6_CYSELF_12853,
      O => b_drvrey_6_CYMUXF2_12848
    );
  b_drvrey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_5_Q,
      O => b_drvrey_6_CYINIT_12874
    );
  b_drvrey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(6),
      O => b_drvrey_6_CYSELF_12853
    );
  b_drvrey_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_6_XORG_12855,
      O => b_drvrey_6_DYMUX_12857
    );
  b_drvrey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_6_Q,
      I1 => b_Madd_drvrey_not0000(7),
      O => b_drvrey_6_XORG_12855
    );
  b_drvrey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_5_Q,
      O => b_drvrey_6_FASTCARRY_12850
    );
  b_drvrey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      I0 => b_drvrey_6_CYSELG_12838,
      I1 => b_drvrey_6_CYSELF_12853,
      O => b_drvrey_6_CYAND_12851
    );
  b_drvrey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      IA => b_drvrey_6_CYMUXG2_12849,
      IB => b_drvrey_6_FASTCARRY_12850,
      SEL => b_drvrey_6_CYAND_12851,
      O => b_drvrey_6_CYMUXFAST_12852
    );
  b_drvrey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      IA => b_drvrey_6_LOGIC_ZERO_12847,
      IB => b_drvrey_6_CYMUXF2_12848,
      SEL => b_drvrey_6_CYSELG_12838,
      O => b_drvrey_6_CYMUXG2_12849
    );
  b_drvrey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(7),
      O => b_drvrey_6_CYSELG_12838
    );
  b_drvrey_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvrey_6_SRINV_12836
    );
  b_drvrey_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_6_CLKINV_12835
    );
  b_drvrey_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_6_CEINV_12834
    );
  b_drvrey_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y54"
    )
    port map (
      O => b_drvrey_8_LOGIC_ZERO_12927
    );
  b_drvrey_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_8_XORF_12928,
      O => b_drvrey_8_DXMUX_12930
    );
  b_drvrey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y54"
    )
    port map (
      I0 => b_drvrey_8_CYINIT_12926,
      I1 => b_Madd_drvrey_not0000(8),
      O => b_drvrey_8_XORF_12928
    );
  b_drvrey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y54"
    )
    port map (
      IA => b_drvrey_8_LOGIC_ZERO_12927,
      IB => b_drvrey_8_CYINIT_12926,
      SEL => b_drvrey_8_CYSELF_12917,
      O => b_Madd_drvrey_sub0000_cy_8_Q
    );
  b_drvrey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_6_CYMUXFAST_12852,
      O => b_drvrey_8_CYINIT_12926
    );
  b_drvrey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(8),
      O => b_drvrey_8_CYSELF_12917
    );
  b_drvrey_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_8_XORG_12906,
      O => b_drvrey_8_DYMUX_12908
    );
  b_drvrey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y54"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_8_Q,
      I1 => b_Madd_drvrey_not0000(9),
      O => b_drvrey_8_XORG_12906
    );
  b_drvrey_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvrey_8_SRINV_12895
    );
  b_drvrey_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_8_CLKINV_12894
    );
  b_drvrey_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_8_CEINV_12893
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F_12966,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT_12967,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF_12958,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_0_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV_12956,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT_12967
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F_12966
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF_12958
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV_12956
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G_12953,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG_12945,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG_12955
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G_12953
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG_12945
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_12998,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_12998,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_12989,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2_12984
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_12998
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_12989
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG_12955,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY_12986
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y50"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_12976,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_12989,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND_12987
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2_12985,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY_12986,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND_12987,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST_12988
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G_12983,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2_12984,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_12976,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2_12985
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G_12983
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_12976
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_13029,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_13029,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_13022,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2_13017
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_13029
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_13022
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST_12988,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY_13019
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y51"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_13008,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_13022,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND_13020
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2_13018,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY_13019,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND_13020,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST_13021
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G_13016,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2_13017,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_13008,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2_13018
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G_13016
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_13008
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_13060,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_13060,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_13052,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2_13047
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_13060
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_13052
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST_13021,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY_13049
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y52"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_13040,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_13052,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND_13050
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2_13048,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY_13049,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND_13050,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST_13051
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G_13046,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2_13047,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_13040,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2_13048
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G_13046
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_13040
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_13091,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_13091,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_13083,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2_13078
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_13091
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(8),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_13083
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST_13082,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST_13051,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY_13080
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y53"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_13071,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_13083,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND_13081
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2_13079,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY_13080,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND_13081,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST_13082
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G_13077,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2_13078,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_13071,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2_13079
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G_13077
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_13071
    );
  vga_sprite_ypixSkye_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_XORF_13126,
      O => vga_sprite_ypixSkye(0)
    );
  vga_sprite_ypixSkye_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      I0 => vga_sprite_ypixSkye_0_CYINIT_13125,
      I1 => vga_sprite_Msub_ypixSkye_lut(0),
      O => vga_sprite_ypixSkye_0_XORF_13126
    );
  vga_sprite_ypixSkye_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => vga_sprite_ypixSkye_0_CY0F_13124,
      IB => vga_sprite_ypixSkye_0_CYINIT_13125,
      SEL => vga_sprite_ypixSkye_0_CYSELF_13116,
      O => vga_sprite_Msub_ypixSkye_cy_0_Q
    );
  vga_sprite_ypixSkye_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_BXINV_13114,
      O => vga_sprite_ypixSkye_0_CYINIT_13125
    );
  vga_sprite_ypixSkye_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(0),
      O => vga_sprite_ypixSkye_0_CY0F_13124
    );
  vga_sprite_ypixSkye_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(0),
      O => vga_sprite_ypixSkye_0_CYSELF_13116
    );
  vga_sprite_ypixSkye_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixSkye_0_BXINV_13114
    );
  vga_sprite_ypixSkye_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_XORG_13112,
      O => vga_sprite_ypixSkye(1)
    );
  vga_sprite_ypixSkye_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_0_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(1),
      O => vga_sprite_ypixSkye_0_XORG_13112
    );
  vga_sprite_ypixSkye_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_CYMUXG_13111,
      O => vga_sprite_Msub_ypixSkye_cy_1_Q
    );
  vga_sprite_ypixSkye_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => vga_sprite_ypixSkye_0_CY0G_13109,
      IB => vga_sprite_Msub_ypixSkye_cy_0_Q,
      SEL => vga_sprite_ypixSkye_0_CYSELG_13101,
      O => vga_sprite_ypixSkye_0_CYMUXG_13111
    );
  vga_sprite_ypixSkye_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(1),
      O => vga_sprite_ypixSkye_0_CY0G_13109
    );
  vga_sprite_ypixSkye_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(1),
      O => vga_sprite_ypixSkye_0_CYSELG_13101
    );
  vga_sprite_ypixSkye_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_2_XORF_13165,
      O => vga_sprite_ypixSkye(2)
    );
  vga_sprite_ypixSkye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      I0 => vga_sprite_ypixSkye_2_CYINIT_13164,
      I1 => vga_sprite_Msub_ypixSkye_lut(2),
      O => vga_sprite_ypixSkye_2_XORF_13165
    );
  vga_sprite_ypixSkye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CY0F_13163,
      IB => vga_sprite_ypixSkye_2_CYINIT_13164,
      SEL => vga_sprite_ypixSkye_2_CYSELF_13151,
      O => vga_sprite_Msub_ypixSkye_cy_2_Q
    );
  vga_sprite_ypixSkye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CY0F_13163,
      IB => vga_sprite_ypixSkye_2_CY0F_13163,
      SEL => vga_sprite_ypixSkye_2_CYSELF_13151,
      O => vga_sprite_ypixSkye_2_CYMUXF2_13146
    );
  vga_sprite_ypixSkye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_1_Q,
      O => vga_sprite_ypixSkye_2_CYINIT_13164
    );
  vga_sprite_ypixSkye_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(2),
      O => vga_sprite_ypixSkye_2_CY0F_13163
    );
  vga_sprite_ypixSkye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(2),
      O => vga_sprite_ypixSkye_2_CYSELF_13151
    );
  vga_sprite_ypixSkye_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_2_XORG_13153,
      O => vga_sprite_ypixSkye(3)
    );
  vga_sprite_ypixSkye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_2_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(3),
      O => vga_sprite_ypixSkye_2_XORG_13153
    );
  vga_sprite_ypixSkye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_2_CYMUXFAST_13150,
      O => vga_sprite_Msub_ypixSkye_cy_3_Q
    );
  vga_sprite_ypixSkye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_1_Q,
      O => vga_sprite_ypixSkye_2_FASTCARRY_13148
    );
  vga_sprite_ypixSkye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      I0 => vga_sprite_ypixSkye_2_CYSELG_13137,
      I1 => vga_sprite_ypixSkye_2_CYSELF_13151,
      O => vga_sprite_ypixSkye_2_CYAND_13149
    );
  vga_sprite_ypixSkye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CYMUXG2_13147,
      IB => vga_sprite_ypixSkye_2_FASTCARRY_13148,
      SEL => vga_sprite_ypixSkye_2_CYAND_13149,
      O => vga_sprite_ypixSkye_2_CYMUXFAST_13150
    );
  vga_sprite_ypixSkye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CY0G_13145,
      IB => vga_sprite_ypixSkye_2_CYMUXF2_13146,
      SEL => vga_sprite_ypixSkye_2_CYSELG_13137,
      O => vga_sprite_ypixSkye_2_CYMUXG2_13147
    );
  vga_sprite_ypixSkye_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(3),
      O => vga_sprite_ypixSkye_2_CY0G_13145
    );
  vga_sprite_ypixSkye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(3),
      O => vga_sprite_ypixSkye_2_CYSELG_13137
    );
  vga_sprite_ypixSkye_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_4_XORF_13204,
      O => vga_sprite_ypixSkye(4)
    );
  vga_sprite_ypixSkye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      I0 => vga_sprite_ypixSkye_4_CYINIT_13203,
      I1 => vga_sprite_Msub_ypixSkye_lut(4),
      O => vga_sprite_ypixSkye_4_XORF_13204
    );
  vga_sprite_ypixSkye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CY0F_13202,
      IB => vga_sprite_ypixSkye_4_CYINIT_13203,
      SEL => vga_sprite_ypixSkye_4_CYSELF_13190,
      O => vga_sprite_Msub_ypixSkye_cy_4_Q
    );
  vga_sprite_ypixSkye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CY0F_13202,
      IB => vga_sprite_ypixSkye_4_CY0F_13202,
      SEL => vga_sprite_ypixSkye_4_CYSELF_13190,
      O => vga_sprite_ypixSkye_4_CYMUXF2_13185
    );
  vga_sprite_ypixSkye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_3_Q,
      O => vga_sprite_ypixSkye_4_CYINIT_13203
    );
  vga_sprite_ypixSkye_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(4),
      O => vga_sprite_ypixSkye_4_CY0F_13202
    );
  vga_sprite_ypixSkye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(4),
      O => vga_sprite_ypixSkye_4_CYSELF_13190
    );
  vga_sprite_ypixSkye_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_4_XORG_13192,
      O => vga_sprite_ypixSkye(5)
    );
  vga_sprite_ypixSkye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_4_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(5),
      O => vga_sprite_ypixSkye_4_XORG_13192
    );
  vga_sprite_ypixSkye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_4_CYMUXFAST_13189,
      O => vga_sprite_Msub_ypixSkye_cy_5_Q
    );
  vga_sprite_ypixSkye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_3_Q,
      O => vga_sprite_ypixSkye_4_FASTCARRY_13187
    );
  vga_sprite_ypixSkye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      I0 => vga_sprite_ypixSkye_4_CYSELG_13176,
      I1 => vga_sprite_ypixSkye_4_CYSELF_13190,
      O => vga_sprite_ypixSkye_4_CYAND_13188
    );
  vga_sprite_ypixSkye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CYMUXG2_13186,
      IB => vga_sprite_ypixSkye_4_FASTCARRY_13187,
      SEL => vga_sprite_ypixSkye_4_CYAND_13188,
      O => vga_sprite_ypixSkye_4_CYMUXFAST_13189
    );
  vga_sprite_ypixSkye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CY0G_13184,
      IB => vga_sprite_ypixSkye_4_CYMUXF2_13185,
      SEL => vga_sprite_ypixSkye_4_CYSELG_13176,
      O => vga_sprite_ypixSkye_4_CYMUXG2_13186
    );
  vga_sprite_ypixSkye_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(5),
      O => vga_sprite_ypixSkye_4_CY0G_13184
    );
  vga_sprite_ypixSkye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(5),
      O => vga_sprite_ypixSkye_4_CYSELG_13176
    );
  vga_sprite_ypixSkye_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_6_XORF_13243,
      O => vga_sprite_ypixSkye(6)
    );
  vga_sprite_ypixSkye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      I0 => vga_sprite_ypixSkye_6_CYINIT_13242,
      I1 => vga_sprite_Msub_ypixSkye_lut(6),
      O => vga_sprite_ypixSkye_6_XORF_13243
    );
  vga_sprite_ypixSkye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CY0F_13241,
      IB => vga_sprite_ypixSkye_6_CYINIT_13242,
      SEL => vga_sprite_ypixSkye_6_CYSELF_13229,
      O => vga_sprite_Msub_ypixSkye_cy_6_Q
    );
  vga_sprite_ypixSkye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CY0F_13241,
      IB => vga_sprite_ypixSkye_6_CY0F_13241,
      SEL => vga_sprite_ypixSkye_6_CYSELF_13229,
      O => vga_sprite_ypixSkye_6_CYMUXF2_13224
    );
  vga_sprite_ypixSkye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_5_Q,
      O => vga_sprite_ypixSkye_6_CYINIT_13242
    );
  vga_sprite_ypixSkye_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(6),
      O => vga_sprite_ypixSkye_6_CY0F_13241
    );
  vga_sprite_ypixSkye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(6),
      O => vga_sprite_ypixSkye_6_CYSELF_13229
    );
  vga_sprite_ypixSkye_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_6_XORG_13231,
      O => vga_sprite_ypixSkye(7)
    );
  vga_sprite_ypixSkye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_6_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(7),
      O => vga_sprite_ypixSkye_6_XORG_13231
    );
  vga_sprite_ypixSkye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_5_Q,
      O => vga_sprite_ypixSkye_6_FASTCARRY_13226
    );
  vga_sprite_ypixSkye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      I0 => vga_sprite_ypixSkye_6_CYSELG_13215,
      I1 => vga_sprite_ypixSkye_6_CYSELF_13229,
      O => vga_sprite_ypixSkye_6_CYAND_13227
    );
  vga_sprite_ypixSkye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CYMUXG2_13225,
      IB => vga_sprite_ypixSkye_6_FASTCARRY_13226,
      SEL => vga_sprite_ypixSkye_6_CYAND_13227,
      O => vga_sprite_ypixSkye_6_CYMUXFAST_13228
    );
  vga_sprite_ypixSkye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CY0G_13223,
      IB => vga_sprite_ypixSkye_6_CYMUXF2_13224,
      SEL => vga_sprite_ypixSkye_6_CYSELG_13215,
      O => vga_sprite_ypixSkye_6_CYMUXG2_13225
    );
  vga_sprite_ypixSkye_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(7),
      O => vga_sprite_ypixSkye_6_CY0G_13223
    );
  vga_sprite_ypixSkye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(7),
      O => vga_sprite_ypixSkye_6_CYSELG_13215
    );
  vga_sprite_ypixSkye_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_8_XORF_13274,
      O => vga_sprite_ypixSkye(8)
    );
  vga_sprite_ypixSkye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      I0 => vga_sprite_ypixSkye_8_CYINIT_13273,
      I1 => vga_sprite_Msub_ypixSkye_lut(8),
      O => vga_sprite_ypixSkye_8_XORF_13274
    );
  vga_sprite_ypixSkye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      IA => vga_sprite_ypixSkye_8_CY0F_13272,
      IB => vga_sprite_ypixSkye_8_CYINIT_13273,
      SEL => vga_sprite_ypixSkye_8_CYSELF_13264,
      O => vga_sprite_Msub_ypixSkye_cy_8_Q
    );
  vga_sprite_ypixSkye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_6_CYMUXFAST_13228,
      O => vga_sprite_ypixSkye_8_CYINIT_13273
    );
  vga_sprite_ypixSkye_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(8),
      O => vga_sprite_ypixSkye_8_CY0F_13272
    );
  vga_sprite_ypixSkye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(8),
      O => vga_sprite_ypixSkye_8_CYSELF_13264
    );
  vga_sprite_ypixSkye_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_8_XORG_13261,
      O => vga_sprite_ypixSkye(9)
    );
  vga_sprite_ypixSkye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_8_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(9),
      O => vga_sprite_ypixSkye_8_XORG_13261
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F_13304,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT_13305,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF_13296,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV_13294,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT_13305
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F_13304
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF_13296
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV_13294
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X34Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G_13291,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy(0),
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG_13283,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG_13293
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G_13291
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG_13283
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_13336,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_13336,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_13327,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2_13322
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_13336
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_13327
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG_13293,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY_13324
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y57"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_13313,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_13327,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND_13325
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2_13323,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY_13324,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND_13325,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST_13326
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G_13321,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2_13322,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_13313,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2_13323
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G_13321
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_13313
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_13367,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_13367,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_13358,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2_13353
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_13367
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_13358
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST_13326,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY_13355
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y58"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_13344,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_13358,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND_13356
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2_13354,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY_13355,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND_13356,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST_13357
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G_13352,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2_13353,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_13344,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2_13354
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G_13352
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_13344
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_13398,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_13398,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_13389,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2_13384
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_13398
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_13389
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST_13357,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY_13386
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y59"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_13375,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_13389,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND_13387
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2_13385,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY_13386,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND_13387,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST_13388
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G_13383,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2_13384,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_13375,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2_13385
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G_13383
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_13375
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y60"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_ge0000_CY0F_13429,
      IB => vga_sprite_skyespriteon_cmp_ge0000_CY0F_13429,
      SEL => vga_sprite_skyespriteon_cmp_ge0000_CYSELF_13420,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2_13415
    );
  vga_sprite_skyespriteon_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_skyespriteon_cmp_ge0000_CY0F_13429
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(8),
      O => vga_sprite_skyespriteon_cmp_ge0000_CYSELF_13420
    );
  vga_sprite_skyespriteon_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST_13419,
      O => vga_sprite_skyespriteon_cmp_ge0000
    );
  vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST_13388,
      O => vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY_13417
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y60"
    )
    port map (
      I0 => vga_sprite_skyespriteon_cmp_ge0000_CYSELG_13406,
      I1 => vga_sprite_skyespriteon_cmp_ge0000_CYSELF_13420,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYAND_13418
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y60"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2_13416,
      IB => vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY_13417,
      SEL => vga_sprite_skyespriteon_cmp_ge0000_CYAND_13418,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST_13419
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y60"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_ge0000_CY0G_13414,
      IB => vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2_13415,
      SEL => vga_sprite_skyespriteon_cmp_ge0000_CYSELG_13406,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2_13416
    );
  vga_sprite_skyespriteon_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_skyespriteon_cmp_ge0000_CY0G_13414
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(9),
      O => vga_sprite_skyespriteon_cmp_ge0000_CYSELG_13406
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y20"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F_13458,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT_13459,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF_13450,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV_13448,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT_13459
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F_13458
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF_13450
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV_13448
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y20"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G_13445,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy(0),
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG_13437,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG_13447
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G_13445
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG_13437
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y21"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_13490,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_13490,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_13482,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2_13477
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_2_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_13490
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_13482
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG_13447,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY_13479
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y21"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_13470,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_13482,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND_13480
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y21"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2_13478,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY_13479,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND_13480,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST_13481
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y21"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G_13476,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2_13477,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_13470,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2_13478
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_3_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G_13476
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_13470
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y22"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_13523,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_13523,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_13515,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2_13510
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_13523
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_13515
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST_13481,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY_13512
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y22"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_13501,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_13515,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND_13513
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y22"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2_13511,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY_13512,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND_13513,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST_13514
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y22"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G_13509,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2_13510,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_13501,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2_13511
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_5_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G_13509
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_13501
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y23"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_13556,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_13556,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_13549,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2_13544
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_6_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_13556
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_13549
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST_13514,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY_13546
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y23"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_13537,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_13549,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND_13547
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y23"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2_13545,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY_13546,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND_13547,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST_13548
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y23"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G_13543,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2_13544,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_13537,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2_13545
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G_13543
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_13537
    );
  vga_sprite_skyespriteon_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y24"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_le0000_CY0F_13589,
      IB => vga_sprite_skyespriteon_cmp_le0000_CY0F_13589,
      SEL => vga_sprite_skyespriteon_cmp_le0000_CYSELF_13581,
      O => vga_sprite_skyespriteon_cmp_le0000_CYMUXF2_13576
    );
  vga_sprite_skyespriteon_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(8),
      O => vga_sprite_skyespriteon_cmp_le0000_CY0F_13589
    );
  vga_sprite_skyespriteon_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(8),
      O => vga_sprite_skyespriteon_cmp_le0000_CYSELF_13581
    );
  vga_sprite_skyespriteon_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST_13580,
      O => vga_sprite_skyespriteon_cmp_le0000
    );
  vga_sprite_skyespriteon_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST_13548,
      O => vga_sprite_skyespriteon_cmp_le0000_FASTCARRY_13578
    );
  vga_sprite_skyespriteon_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y24"
    )
    port map (
      I0 => vga_sprite_skyespriteon_cmp_le0000_CYSELG_13567,
      I1 => vga_sprite_skyespriteon_cmp_le0000_CYSELF_13581,
      O => vga_sprite_skyespriteon_cmp_le0000_CYAND_13579
    );
  vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y24"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_le0000_CYMUXG2_13577,
      IB => vga_sprite_skyespriteon_cmp_le0000_FASTCARRY_13578,
      SEL => vga_sprite_skyespriteon_cmp_le0000_CYAND_13579,
      O => vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST_13580
    );
  vga_sprite_skyespriteon_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y24"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_le0000_CY0G_13575,
      IB => vga_sprite_skyespriteon_cmp_le0000_CYMUXF2_13576,
      SEL => vga_sprite_skyespriteon_cmp_le0000_CYSELG_13567,
      O => vga_sprite_skyespriteon_cmp_le0000_CYMUXG2_13577
    );
  vga_sprite_skyespriteon_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_9_0,
      O => vga_sprite_skyespriteon_cmp_le0000_CY0G_13575
    );
  vga_sprite_skyespriteon_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(9),
      O => vga_sprite_skyespriteon_cmp_le0000_CYSELG_13567
    );
  b_dcvrey_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y31"
    )
    port map (
      O => b_dcvrey_0_LOGIC_ZERO_13612
    );
  b_dcvrey_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X52Y31"
    )
    port map (
      O => b_dcvrey_0_LOGIC_ONE_13637
    );
  b_dcvrey_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_XORF_13638,
      O => b_dcvrey_0_DXMUX_13640
    );
  b_dcvrey_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y31"
    )
    port map (
      I0 => b_dcvrey_0_CYINIT_13636,
      I1 => b_dcvrey_0_F,
      O => b_dcvrey_0_XORF_13638
    );
  b_dcvrey_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y31"
    )
    port map (
      IA => b_dcvrey_0_LOGIC_ONE_13637,
      IB => b_dcvrey_0_CYINIT_13636,
      SEL => b_dcvrey_0_CYSELF_13627,
      O => b_Madd_dcvrey_sub0000_cy_0_Q
    );
  b_dcvrey_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_BXINV_13625,
      O => b_dcvrey_0_CYINIT_13636
    );
  b_dcvrey_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_F,
      O => b_dcvrey_0_CYSELF_13627
    );
  b_dcvrey_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_dcvrey_0_BXINV_13625
    );
  b_dcvrey_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_XORG_13615,
      O => b_dcvrey_0_DYMUX_13617
    );
  b_dcvrey_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y31"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_0_Q,
      I1 => b_Madd_dcvrey_not0000(1),
      O => b_dcvrey_0_XORG_13615
    );
  b_dcvrey_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_CYMUXG_13614,
      O => b_Madd_dcvrey_sub0000_cy_1_Q
    );
  b_dcvrey_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X52Y31"
    )
    port map (
      IA => b_dcvrey_0_LOGIC_ZERO_13612,
      IB => b_Madd_dcvrey_sub0000_cy_0_Q,
      SEL => b_dcvrey_0_CYSELG_13603,
      O => b_dcvrey_0_CYMUXG_13614
    );
  b_dcvrey_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(1),
      O => b_dcvrey_0_CYSELG_13603
    );
  b_dcvrey_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvrey_0_SRINV_13601
    );
  b_dcvrey_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_0_CLKINV_13600
    );
  b_dcvrey_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_0_CEINV_13599
    );
  b_dcvrey_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y32"
    )
    port map (
      O => b_dcvrey_2_LOGIC_ZERO_13669
    );
  b_dcvrey_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_2_XORF_13697,
      O => b_dcvrey_2_DXMUX_13699
    );
  b_dcvrey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y32"
    )
    port map (
      I0 => b_dcvrey_2_CYINIT_13696,
      I1 => b_Madd_dcvrey_not0000(2),
      O => b_dcvrey_2_XORF_13697
    );
  b_dcvrey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y32"
    )
    port map (
      IA => b_dcvrey_2_LOGIC_ZERO_13669,
      IB => b_dcvrey_2_CYINIT_13696,
      SEL => b_dcvrey_2_CYSELF_13675,
      O => b_Madd_dcvrey_sub0000_cy_2_Q
    );
  b_dcvrey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y32"
    )
    port map (
      IA => b_dcvrey_2_LOGIC_ZERO_13669,
      IB => b_dcvrey_2_LOGIC_ZERO_13669,
      SEL => b_dcvrey_2_CYSELF_13675,
      O => b_dcvrey_2_CYMUXF2_13670
    );
  b_dcvrey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_1_Q,
      O => b_dcvrey_2_CYINIT_13696
    );
  b_dcvrey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(2),
      O => b_dcvrey_2_CYSELF_13675
    );
  b_dcvrey_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_2_XORG_13677,
      O => b_dcvrey_2_DYMUX_13679
    );
  b_dcvrey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y32"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_2_Q,
      I1 => b_Madd_dcvrey_not0000(3),
      O => b_dcvrey_2_XORG_13677
    );
  b_dcvrey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_2_CYMUXFAST_13674,
      O => b_Madd_dcvrey_sub0000_cy_3_Q
    );
  b_dcvrey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_1_Q,
      O => b_dcvrey_2_FASTCARRY_13672
    );
  b_dcvrey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y32"
    )
    port map (
      I0 => b_dcvrey_2_CYSELG_13660,
      I1 => b_dcvrey_2_CYSELF_13675,
      O => b_dcvrey_2_CYAND_13673
    );
  b_dcvrey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y32"
    )
    port map (
      IA => b_dcvrey_2_CYMUXG2_13671,
      IB => b_dcvrey_2_FASTCARRY_13672,
      SEL => b_dcvrey_2_CYAND_13673,
      O => b_dcvrey_2_CYMUXFAST_13674
    );
  b_dcvrey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y32"
    )
    port map (
      IA => b_dcvrey_2_LOGIC_ZERO_13669,
      IB => b_dcvrey_2_CYMUXF2_13670,
      SEL => b_dcvrey_2_CYSELG_13660,
      O => b_dcvrey_2_CYMUXG2_13671
    );
  b_dcvrey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(3),
      O => b_dcvrey_2_CYSELG_13660
    );
  b_dcvrey_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvrey_2_SRINV_13658
    );
  b_dcvrey_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_2_CLKINV_13657
    );
  b_dcvrey_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_2_CEINV_13656
    );
  b_dcvrey_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y33"
    )
    port map (
      O => b_dcvrey_4_LOGIC_ZERO_13729
    );
  b_dcvrey_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_4_XORF_13757,
      O => b_dcvrey_4_DXMUX_13759
    );
  b_dcvrey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y33"
    )
    port map (
      I0 => b_dcvrey_4_CYINIT_13756,
      I1 => b_Madd_dcvrey_not0000(4),
      O => b_dcvrey_4_XORF_13757
    );
  b_dcvrey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y33"
    )
    port map (
      IA => b_dcvrey_4_LOGIC_ZERO_13729,
      IB => b_dcvrey_4_CYINIT_13756,
      SEL => b_dcvrey_4_CYSELF_13735,
      O => b_Madd_dcvrey_sub0000_cy_4_Q
    );
  b_dcvrey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y33"
    )
    port map (
      IA => b_dcvrey_4_LOGIC_ZERO_13729,
      IB => b_dcvrey_4_LOGIC_ZERO_13729,
      SEL => b_dcvrey_4_CYSELF_13735,
      O => b_dcvrey_4_CYMUXF2_13730
    );
  b_dcvrey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_3_Q,
      O => b_dcvrey_4_CYINIT_13756
    );
  b_dcvrey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(4),
      O => b_dcvrey_4_CYSELF_13735
    );
  b_dcvrey_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_4_XORG_13737,
      O => b_dcvrey_4_DYMUX_13739
    );
  b_dcvrey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y33"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_4_Q,
      I1 => b_Madd_dcvrey_not0000(5),
      O => b_dcvrey_4_XORG_13737
    );
  b_dcvrey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_4_CYMUXFAST_13734,
      O => b_Madd_dcvrey_sub0000_cy_5_Q
    );
  b_dcvrey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_3_Q,
      O => b_dcvrey_4_FASTCARRY_13732
    );
  b_dcvrey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y33"
    )
    port map (
      I0 => b_dcvrey_4_CYSELG_13720,
      I1 => b_dcvrey_4_CYSELF_13735,
      O => b_dcvrey_4_CYAND_13733
    );
  b_dcvrey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y33"
    )
    port map (
      IA => b_dcvrey_4_CYMUXG2_13731,
      IB => b_dcvrey_4_FASTCARRY_13732,
      SEL => b_dcvrey_4_CYAND_13733,
      O => b_dcvrey_4_CYMUXFAST_13734
    );
  b_dcvrey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y33"
    )
    port map (
      IA => b_dcvrey_4_LOGIC_ZERO_13729,
      IB => b_dcvrey_4_CYMUXF2_13730,
      SEL => b_dcvrey_4_CYSELG_13720,
      O => b_dcvrey_4_CYMUXG2_13731
    );
  b_dcvrey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(5),
      O => b_dcvrey_4_CYSELG_13720
    );
  b_dcvrey_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvrey_4_SRINV_13718
    );
  b_dcvrey_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_4_CLKINV_13717
    );
  b_dcvrey_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_4_CEINV_13716
    );
  b_dcvrey_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y34"
    )
    port map (
      O => b_dcvrey_6_LOGIC_ZERO_13789
    );
  b_dcvrey_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_6_XORF_13817,
      O => b_dcvrey_6_DXMUX_13819
    );
  b_dcvrey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y34"
    )
    port map (
      I0 => b_dcvrey_6_CYINIT_13816,
      I1 => b_Madd_dcvrey_not0000(6),
      O => b_dcvrey_6_XORF_13817
    );
  b_dcvrey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y34"
    )
    port map (
      IA => b_dcvrey_6_LOGIC_ZERO_13789,
      IB => b_dcvrey_6_CYINIT_13816,
      SEL => b_dcvrey_6_CYSELF_13795,
      O => b_Madd_dcvrey_sub0000_cy_6_Q
    );
  b_dcvrey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y34"
    )
    port map (
      IA => b_dcvrey_6_LOGIC_ZERO_13789,
      IB => b_dcvrey_6_LOGIC_ZERO_13789,
      SEL => b_dcvrey_6_CYSELF_13795,
      O => b_dcvrey_6_CYMUXF2_13790
    );
  b_dcvrey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_5_Q,
      O => b_dcvrey_6_CYINIT_13816
    );
  b_dcvrey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(6),
      O => b_dcvrey_6_CYSELF_13795
    );
  b_dcvrey_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_6_XORG_13797,
      O => b_dcvrey_6_DYMUX_13799
    );
  b_dcvrey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y34"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_6_Q,
      I1 => b_Madd_dcvrey_not0000(7),
      O => b_dcvrey_6_XORG_13797
    );
  b_dcvrey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_5_Q,
      O => b_dcvrey_6_FASTCARRY_13792
    );
  b_dcvrey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y34"
    )
    port map (
      I0 => b_dcvrey_6_CYSELG_13780,
      I1 => b_dcvrey_6_CYSELF_13795,
      O => b_dcvrey_6_CYAND_13793
    );
  b_dcvrey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y34"
    )
    port map (
      IA => b_dcvrey_6_CYMUXG2_13791,
      IB => b_dcvrey_6_FASTCARRY_13792,
      SEL => b_dcvrey_6_CYAND_13793,
      O => b_dcvrey_6_CYMUXFAST_13794
    );
  b_dcvrey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y34"
    )
    port map (
      IA => b_dcvrey_6_LOGIC_ZERO_13789,
      IB => b_dcvrey_6_CYMUXF2_13790,
      SEL => b_dcvrey_6_CYSELG_13780,
      O => b_dcvrey_6_CYMUXG2_13791
    );
  b_dcvrey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(7),
      O => b_dcvrey_6_CYSELG_13780
    );
  b_dcvrey_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvrey_6_SRINV_13778
    );
  b_dcvrey_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_6_CLKINV_13777
    );
  b_dcvrey_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_6_CEINV_13776
    );
  b_dcvrey_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y35"
    )
    port map (
      O => b_dcvrey_8_LOGIC_ZERO_13869
    );
  b_dcvrey_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_8_XORF_13870,
      O => b_dcvrey_8_DXMUX_13872
    );
  b_dcvrey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y35"
    )
    port map (
      I0 => b_dcvrey_8_CYINIT_13868,
      I1 => b_Madd_dcvrey_not0000(8),
      O => b_dcvrey_8_XORF_13870
    );
  b_dcvrey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y35"
    )
    port map (
      IA => b_dcvrey_8_LOGIC_ZERO_13869,
      IB => b_dcvrey_8_CYINIT_13868,
      SEL => b_dcvrey_8_CYSELF_13859,
      O => b_Madd_dcvrey_sub0000_cy_8_Q
    );
  b_dcvrey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_6_CYMUXFAST_13794,
      O => b_dcvrey_8_CYINIT_13868
    );
  b_dcvrey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(8),
      O => b_dcvrey_8_CYSELF_13859
    );
  b_dcvrey_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_8_XORG_13848,
      O => b_dcvrey_8_DYMUX_13850
    );
  b_dcvrey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y35"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_8_Q,
      I1 => b_Madd_dcvrey_not0000(9),
      O => b_dcvrey_8_XORG_13848
    );
  b_dcvrey_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_dcvrey_8_SRINV_13837
    );
  b_dcvrey_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_8_CLKINV_13836
    );
  b_dcvrey_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_8_CEINV_13835
    );
  U2_Result_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      O => U2_Result_0_LOGIC_ZERO_13896
    );
  U2_Result_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      O => U2_Result_0_LOGIC_ONE_13913
    );
  U2_Result_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORF_13914,
      O => U2_Result(0)
    );
  U2_Result_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      I0 => U2_Result_0_CYINIT_13912,
      I1 => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_XORF_13914
    );
  U2_Result_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      IA => U2_Result_0_LOGIC_ONE_13913,
      IB => U2_Result_0_CYINIT_13912,
      SEL => U2_Result_0_CYSELF_13903,
      O => U2_Mcount_vcs_cy_0_Q
    );
  U2_Result_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_BXINV_13901,
      O => U2_Result_0_CYINIT_13912
    );
  U2_Result_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_CYSELF_13903
    );
  U2_Result_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_BXINV_13901
    );
  U2_Result_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORG_13899,
      O => U2_Result(1)
    );
  U2_Result_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_0_Q,
      I1 => U2_Result_0_G,
      O => U2_Result_0_XORG_13899
    );
  U2_Result_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_CYMUXG_13898,
      O => U2_Mcount_vcs_cy_1_Q
    );
  U2_Result_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      IA => U2_Result_0_LOGIC_ZERO_13896,
      IB => U2_Mcount_vcs_cy_0_Q,
      SEL => U2_Result_0_CYSELG_13887,
      O => U2_Result_0_CYMUXG_13898
    );
  U2_Result_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_G,
      O => U2_Result_0_CYSELG_13887
    );
  U2_Result_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      O => U2_Result_2_LOGIC_ZERO_13932
    );
  U2_Result_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORF_13952,
      O => U2_Result(2)
    );
  U2_Result_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      I0 => U2_Result_2_CYINIT_13951,
      I1 => U2_Result_2_F,
      O => U2_Result_2_XORF_13952
    );
  U2_Result_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_13932,
      IB => U2_Result_2_CYINIT_13951,
      SEL => U2_Result_2_CYSELF_13938,
      O => U2_Mcount_vcs_cy_2_Q
    );
  U2_Result_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_13932,
      IB => U2_Result_2_LOGIC_ZERO_13932,
      SEL => U2_Result_2_CYSELF_13938,
      O => U2_Result_2_CYMUXF2_13933
    );
  U2_Result_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_CYINIT_13951
    );
  U2_Result_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_F,
      O => U2_Result_2_CYSELF_13938
    );
  U2_Result_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORG_13940,
      O => U2_Result(3)
    );
  U2_Result_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_2_Q,
      I1 => U2_Result_2_G,
      O => U2_Result_2_XORG_13940
    );
  U2_Result_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_CYMUXFAST_13937,
      O => U2_Mcount_vcs_cy_3_Q
    );
  U2_Result_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_FASTCARRY_13935
    );
  U2_Result_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      I0 => U2_Result_2_CYSELG_13923,
      I1 => U2_Result_2_CYSELF_13938,
      O => U2_Result_2_CYAND_13936
    );
  U2_Result_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      IA => U2_Result_2_CYMUXG2_13934,
      IB => U2_Result_2_FASTCARRY_13935,
      SEL => U2_Result_2_CYAND_13936,
      O => U2_Result_2_CYMUXFAST_13937
    );
  U2_Result_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_13932,
      IB => U2_Result_2_CYMUXF2_13933,
      SEL => U2_Result_2_CYSELG_13923,
      O => U2_Result_2_CYMUXG2_13934
    );
  U2_Result_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_G,
      O => U2_Result_2_CYSELG_13923
    );
  U2_Result_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      O => U2_Result_4_LOGIC_ZERO_13970
    );
  U2_Result_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORF_13990,
      O => U2_Result(4)
    );
  U2_Result_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      I0 => U2_Result_4_CYINIT_13989,
      I1 => U2_Result_4_F,
      O => U2_Result_4_XORF_13990
    );
  U2_Result_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_13970,
      IB => U2_Result_4_CYINIT_13989,
      SEL => U2_Result_4_CYSELF_13976,
      O => U2_Mcount_vcs_cy_4_Q
    );
  U2_Result_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_13970,
      IB => U2_Result_4_LOGIC_ZERO_13970,
      SEL => U2_Result_4_CYSELF_13976,
      O => U2_Result_4_CYMUXF2_13971
    );
  U2_Result_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_CYINIT_13989
    );
  U2_Result_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_F,
      O => U2_Result_4_CYSELF_13976
    );
  U2_Result_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORG_13978,
      O => U2_Result(5)
    );
  U2_Result_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_4_Q,
      I1 => U2_Result_4_G,
      O => U2_Result_4_XORG_13978
    );
  U2_Result_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_CYMUXFAST_13975,
      O => U2_Mcount_vcs_cy_5_Q
    );
  U2_Result_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_FASTCARRY_13973
    );
  U2_Result_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      I0 => U2_Result_4_CYSELG_13961,
      I1 => U2_Result_4_CYSELF_13976,
      O => U2_Result_4_CYAND_13974
    );
  U2_Result_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      IA => U2_Result_4_CYMUXG2_13972,
      IB => U2_Result_4_FASTCARRY_13973,
      SEL => U2_Result_4_CYAND_13974,
      O => U2_Result_4_CYMUXFAST_13975
    );
  U2_Result_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_13970,
      IB => U2_Result_4_CYMUXF2_13971,
      SEL => U2_Result_4_CYSELG_13961,
      O => U2_Result_4_CYMUXG2_13972
    );
  U2_Result_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_G,
      O => U2_Result_4_CYSELG_13961
    );
  U2_Result_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      O => U2_Result_6_LOGIC_ZERO_14008
    );
  U2_Result_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORF_14028,
      O => U2_Result(6)
    );
  U2_Result_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => U2_Result_6_CYINIT_14027,
      I1 => U2_Result_6_F,
      O => U2_Result_6_XORF_14028
    );
  U2_Result_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_14008,
      IB => U2_Result_6_CYINIT_14027,
      SEL => U2_Result_6_CYSELF_14014,
      O => U2_Mcount_vcs_cy_6_Q
    );
  U2_Result_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_14008,
      IB => U2_Result_6_LOGIC_ZERO_14008,
      SEL => U2_Result_6_CYSELF_14014,
      O => U2_Result_6_CYMUXF2_14009
    );
  U2_Result_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_CYINIT_14027
    );
  U2_Result_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_F,
      O => U2_Result_6_CYSELF_14014
    );
  U2_Result_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORG_14016,
      O => U2_Result(7)
    );
  U2_Result_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_6_Q,
      I1 => U2_Result_6_G,
      O => U2_Result_6_XORG_14016
    );
  U2_Result_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_FASTCARRY_14011
    );
  U2_Result_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => U2_Result_6_CYSELG_13999,
      I1 => U2_Result_6_CYSELF_14014,
      O => U2_Result_6_CYAND_14012
    );
  U2_Result_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => U2_Result_6_CYMUXG2_14010,
      IB => U2_Result_6_FASTCARRY_14011,
      SEL => U2_Result_6_CYAND_14012,
      O => U2_Result_6_CYMUXFAST_14013
    );
  U2_Result_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_14008,
      IB => U2_Result_6_CYMUXF2_14009,
      SEL => U2_Result_6_CYSELG_13999,
      O => U2_Result_6_CYMUXG2_14010
    );
  U2_Result_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_G,
      O => U2_Result_6_CYSELG_13999
    );
  U2_Result_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      O => U2_Result_8_LOGIC_ZERO_14058
    );
  U2_Result_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORF_14059,
      O => U2_Result(8)
    );
  U2_Result_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => U2_Result_8_CYINIT_14057,
      I1 => U2_Result_8_F,
      O => U2_Result_8_XORF_14059
    );
  U2_Result_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U2_Result_8_LOGIC_ZERO_14058,
      IB => U2_Result_8_CYINIT_14057,
      SEL => U2_Result_8_CYSELF_14048,
      O => U2_Mcount_vcs_cy_8_Q
    );
  U2_Result_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_CYMUXFAST_14013,
      O => U2_Result_8_CYINIT_14057
    );
  U2_Result_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_F,
      O => U2_Result_8_CYSELF_14048
    );
  U2_Result_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORG_14045,
      O => U2_Result(9)
    );
  U2_Result_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_8_Q,
      I1 => U2_vcs_9_rt_14042,
      O => U2_Result_8_XORG_14045
    );
  romRey_addr14_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_XORF_14095,
      O => romRey_addr14(2)
    );
  romRey_addr14_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      I0 => romRey_addr14_2_CYINIT_14094,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(2),
      O => romRey_addr14_2_XORF_14095
    );
  romRey_addr14_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      IA => romRey_addr14_2_CY0F_14093,
      IB => romRey_addr14_2_CYINIT_14094,
      SEL => romRey_addr14_2_CYSELF_14085,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q
    );
  romRey_addr14_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_BXINV_14083,
      O => romRey_addr14_2_CYINIT_14094
    );
  romRey_addr14_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(0),
      O => romRey_addr14_2_CY0F_14093
    );
  romRey_addr14_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(2),
      O => romRey_addr14_2_CYSELF_14085
    );
  romRey_addr14_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => romRey_addr14_2_BXINV_14083
    );
  romRey_addr14_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_XORG_14081,
      O => romRey_addr14(3)
    );
  romRey_addr14_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(3),
      O => romRey_addr14_2_XORG_14081
    );
  romRey_addr14_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_CYMUXG_14080,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q
    );
  romRey_addr14_2_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      IA => romRey_addr14_2_CY0G_14078,
      IB => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q,
      SEL => romRey_addr14_2_CYSELG_14070,
      O => romRey_addr14_2_CYMUXG_14080
    );
  romRey_addr14_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(1),
      O => romRey_addr14_2_CY0G_14078
    );
  romRey_addr14_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(3),
      O => romRey_addr14_2_CYSELG_14070
    );
  romRey_addr14_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_4_XORF_14134,
      O => romRey_addr14(4)
    );
  romRey_addr14_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      I0 => romRey_addr14_4_CYINIT_14133,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(4),
      O => romRey_addr14_4_XORF_14134
    );
  romRey_addr14_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      IA => romRey_addr14_4_CY0F_14132,
      IB => romRey_addr14_4_CYINIT_14133,
      SEL => romRey_addr14_4_CYSELF_14120,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_4_Q
    );
  romRey_addr14_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      IA => romRey_addr14_4_CY0F_14132,
      IB => romRey_addr14_4_CY0F_14132,
      SEL => romRey_addr14_4_CYSELF_14120,
      O => romRey_addr14_4_CYMUXF2_14115
    );
  romRey_addr14_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q,
      O => romRey_addr14_4_CYINIT_14133
    );
  romRey_addr14_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(2),
      O => romRey_addr14_4_CY0F_14132
    );
  romRey_addr14_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(4),
      O => romRey_addr14_4_CYSELF_14120
    );
  romRey_addr14_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_4_XORG_14122,
      O => romRey_addr14(5)
    );
  romRey_addr14_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_4_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(5),
      O => romRey_addr14_4_XORG_14122
    );
  romRey_addr14_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_4_CYMUXFAST_14119,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q
    );
  romRey_addr14_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q,
      O => romRey_addr14_4_FASTCARRY_14117
    );
  romRey_addr14_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      I0 => romRey_addr14_4_CYSELG_14106,
      I1 => romRey_addr14_4_CYSELF_14120,
      O => romRey_addr14_4_CYAND_14118
    );
  romRey_addr14_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      IA => romRey_addr14_4_CYMUXG2_14116,
      IB => romRey_addr14_4_FASTCARRY_14117,
      SEL => romRey_addr14_4_CYAND_14118,
      O => romRey_addr14_4_CYMUXFAST_14119
    );
  romRey_addr14_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      IA => romRey_addr14_4_CY0G_14114,
      IB => romRey_addr14_4_CYMUXF2_14115,
      SEL => romRey_addr14_4_CYSELG_14106,
      O => romRey_addr14_4_CYMUXG2_14116
    );
  romRey_addr14_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(5),
      O => romRey_addr14_4_CY0G_14114
    );
  romRey_addr14_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(5),
      O => romRey_addr14_4_CYSELG_14106
    );
  romRey_addr14_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_6_XORF_14173,
      O => romRey_addr14(6)
    );
  romRey_addr14_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      I0 => romRey_addr14_6_CYINIT_14172,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(6),
      O => romRey_addr14_6_XORF_14173
    );
  romRey_addr14_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      IA => romRey_addr14_6_CY0F_14171,
      IB => romRey_addr14_6_CYINIT_14172,
      SEL => romRey_addr14_6_CYSELF_14159,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_6_Q
    );
  romRey_addr14_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      IA => romRey_addr14_6_CY0F_14171,
      IB => romRey_addr14_6_CY0F_14171,
      SEL => romRey_addr14_6_CYSELF_14159,
      O => romRey_addr14_6_CYMUXF2_14154
    );
  romRey_addr14_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q,
      O => romRey_addr14_6_CYINIT_14172
    );
  romRey_addr14_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(6),
      O => romRey_addr14_6_CY0F_14171
    );
  romRey_addr14_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(6),
      O => romRey_addr14_6_CYSELF_14159
    );
  romRey_addr14_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_6_XORG_14161,
      O => romRey_addr14(7)
    );
  romRey_addr14_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_6_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(7),
      O => romRey_addr14_6_XORG_14161
    );
  romRey_addr14_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_6_CYMUXFAST_14158,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q
    );
  romRey_addr14_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q,
      O => romRey_addr14_6_FASTCARRY_14156
    );
  romRey_addr14_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      I0 => romRey_addr14_6_CYSELG_14145,
      I1 => romRey_addr14_6_CYSELF_14159,
      O => romRey_addr14_6_CYAND_14157
    );
  romRey_addr14_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      IA => romRey_addr14_6_CYMUXG2_14155,
      IB => romRey_addr14_6_FASTCARRY_14156,
      SEL => romRey_addr14_6_CYAND_14157,
      O => romRey_addr14_6_CYMUXFAST_14158
    );
  romRey_addr14_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      IA => romRey_addr14_6_CY0G_14153,
      IB => romRey_addr14_6_CYMUXF2_14154,
      SEL => romRey_addr14_6_CYSELG_14145,
      O => romRey_addr14_6_CYMUXG2_14155
    );
  romRey_addr14_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(7),
      O => romRey_addr14_6_CY0G_14153
    );
  romRey_addr14_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(7),
      O => romRey_addr14_6_CYSELG_14145
    );
  romRey_addr14_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_8_XORF_14212,
      O => romRey_addr14(8)
    );
  romRey_addr14_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      I0 => romRey_addr14_8_CYINIT_14211,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(8),
      O => romRey_addr14_8_XORF_14212
    );
  romRey_addr14_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      IA => romRey_addr14_8_CY0F_14210,
      IB => romRey_addr14_8_CYINIT_14211,
      SEL => romRey_addr14_8_CYSELF_14198,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_8_Q
    );
  romRey_addr14_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      IA => romRey_addr14_8_CY0F_14210,
      IB => romRey_addr14_8_CY0F_14210,
      SEL => romRey_addr14_8_CYSELF_14198,
      O => romRey_addr14_8_CYMUXF2_14193
    );
  romRey_addr14_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q,
      O => romRey_addr14_8_CYINIT_14211
    );
  romRey_addr14_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(8),
      O => romRey_addr14_8_CY0F_14210
    );
  romRey_addr14_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(8),
      O => romRey_addr14_8_CYSELF_14198
    );
  romRey_addr14_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_8_XORG_14200,
      O => romRey_addr14(9)
    );
  romRey_addr14_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_8_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(9),
      O => romRey_addr14_8_XORG_14200
    );
  romRey_addr14_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_8_CYMUXFAST_14197,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q
    );
  romRey_addr14_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q,
      O => romRey_addr14_8_FASTCARRY_14195
    );
  romRey_addr14_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      I0 => romRey_addr14_8_CYSELG_14184,
      I1 => romRey_addr14_8_CYSELF_14198,
      O => romRey_addr14_8_CYAND_14196
    );
  romRey_addr14_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      IA => romRey_addr14_8_CYMUXG2_14194,
      IB => romRey_addr14_8_FASTCARRY_14195,
      SEL => romRey_addr14_8_CYAND_14196,
      O => romRey_addr14_8_CYMUXFAST_14197
    );
  romRey_addr14_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      IA => romRey_addr14_8_CY0G_14192,
      IB => romRey_addr14_8_CYMUXF2_14193,
      SEL => romRey_addr14_8_CYSELG_14184,
      O => romRey_addr14_8_CYMUXG2_14194
    );
  romRey_addr14_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(9),
      O => romRey_addr14_8_CY0G_14192
    );
  romRey_addr14_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(9),
      O => romRey_addr14_8_CYSELG_14184
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14233
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_14257,
      O => romRey_addr14(10)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      I0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_14256,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_14257
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14233,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_14256,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_14239,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_10_Q
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14233,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14233,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_14239,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_14234
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_14256
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_14239
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_14242,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_14243
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_14242,
      O => romRey_addr14(11)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_14241,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_14242
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_10_Q,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_14241
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_14236
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      I0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_14224,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_14239,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_14237
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_14235,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_14236,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_14237,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_14238
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14233,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_14234,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_14224,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_14235
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_14224
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_14222
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_14295
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_14297,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_14298
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_14297,
      O => romRey_addr14(12)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_14296,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_14297
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      I0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_14294,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_14296
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_14295,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_14294,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_14285,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_12_Q
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_14238,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_14294
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_14285
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_14279,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_14280
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_14279,
      O => romRey_addr14(13)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_14278,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_14279
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_12_Q,
      I1 => vga_sprite_rom_addr2_addsub0001_13_rt_14275,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_14278
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_14267
    );
  vga_sprite_rom_addr20_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_XORF_14336,
      O => vga_sprite_rom_addr20_addsub0000(6)
    );
  vga_sprite_rom_addr20_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_6_CYINIT_14335,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr20_addsub0000_6_XORF_14336
    );
  vga_sprite_rom_addr20_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_6_CY0F_14334,
      IB => vga_sprite_rom_addr20_addsub0000_6_CYINIT_14335,
      SEL => vga_sprite_rom_addr20_addsub0000_6_CYSELF_14326,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q
    );
  vga_sprite_rom_addr20_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_BXINV_14324,
      O => vga_sprite_rom_addr20_addsub0000_6_CYINIT_14335
    );
  vga_sprite_rom_addr20_addsub0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(0),
      O => vga_sprite_rom_addr20_addsub0000_6_CY0F_14334
    );
  vga_sprite_rom_addr20_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr20_addsub0000_6_CYSELF_14326
    );
  vga_sprite_rom_addr20_addsub0000_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr20_addsub0000_6_BXINV_14324
    );
  vga_sprite_rom_addr20_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_XORG_14322,
      O => vga_sprite_rom_addr20_addsub0000(7)
    );
  vga_sprite_rom_addr20_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr20_addsub0000_6_XORG_14322
    );
  vga_sprite_rom_addr20_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_CYMUXG_14321,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q
    );
  vga_sprite_rom_addr20_addsub0000_6_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_6_CY0G_14319,
      IB => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q,
      SEL => vga_sprite_rom_addr20_addsub0000_6_CYSELG_14311,
      O => vga_sprite_rom_addr20_addsub0000_6_CYMUXG_14321
    );
  vga_sprite_rom_addr20_addsub0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(1),
      O => vga_sprite_rom_addr20_addsub0000_6_CY0G_14319
    );
  vga_sprite_rom_addr20_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr20_addsub0000_6_CYSELG_14311
    );
  vga_sprite_rom_addr20_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_8_XORF_14375,
      O => vga_sprite_rom_addr20_addsub0000(8)
    );
  vga_sprite_rom_addr20_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_8_CYINIT_14374,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0000_8_XORF_14375
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CY0F_14373,
      IB => vga_sprite_rom_addr20_addsub0000_8_CYINIT_14374,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYSELF_14361,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_5_Q
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CY0F_14373,
      IB => vga_sprite_rom_addr20_addsub0000_8_CY0F_14373,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYSELF_14361,
      O => vga_sprite_rom_addr20_addsub0000_8_CYMUXF2_14356
    );
  vga_sprite_rom_addr20_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr20_addsub0000_8_CYINIT_14374
    );
  vga_sprite_rom_addr20_addsub0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(2),
      O => vga_sprite_rom_addr20_addsub0000_8_CY0F_14373
    );
  vga_sprite_rom_addr20_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0000_8_CYSELF_14361
    );
  vga_sprite_rom_addr20_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_8_XORG_14363,
      O => vga_sprite_rom_addr20_addsub0000(9)
    );
  vga_sprite_rom_addr20_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_5_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0000_8_XORG_14363
    );
  vga_sprite_rom_addr20_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST_14360,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q
    );
  vga_sprite_rom_addr20_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr20_addsub0000_8_FASTCARRY_14358
    );
  vga_sprite_rom_addr20_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_8_CYSELG_14347,
      I1 => vga_sprite_rom_addr20_addsub0000_8_CYSELF_14361,
      O => vga_sprite_rom_addr20_addsub0000_8_CYAND_14359
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CYMUXG2_14357,
      IB => vga_sprite_rom_addr20_addsub0000_8_FASTCARRY_14358,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYAND_14359,
      O => vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST_14360
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CY0G_14355,
      IB => vga_sprite_rom_addr20_addsub0000_8_CYMUXF2_14356,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYSELG_14347,
      O => vga_sprite_rom_addr20_addsub0000_8_CYMUXG2_14357
    );
  vga_sprite_rom_addr20_addsub0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(3),
      O => vga_sprite_rom_addr20_addsub0000_8_CY0G_14355
    );
  vga_sprite_rom_addr20_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0000_8_CYSELG_14347
    );
  vga_sprite_rom_addr20_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_10_XORF_14414,
      O => vga_sprite_rom_addr20_addsub0000(10)
    );
  vga_sprite_rom_addr20_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y50"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_10_CYINIT_14413,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0000_10_XORF_14414
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y50"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CY0F_14412,
      IB => vga_sprite_rom_addr20_addsub0000_10_CYINIT_14413,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYSELF_14400,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_7_Q
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y50"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CY0F_14412,
      IB => vga_sprite_rom_addr20_addsub0000_10_CY0F_14412,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYSELF_14400,
      O => vga_sprite_rom_addr20_addsub0000_10_CYMUXF2_14395
    );
  vga_sprite_rom_addr20_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr20_addsub0000_10_CYINIT_14413
    );
  vga_sprite_rom_addr20_addsub0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(4),
      O => vga_sprite_rom_addr20_addsub0000_10_CY0F_14412
    );
  vga_sprite_rom_addr20_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0000_10_CYSELF_14400
    );
  vga_sprite_rom_addr20_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_10_XORG_14402,
      O => vga_sprite_rom_addr20_addsub0000(11)
    );
  vga_sprite_rom_addr20_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y50"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_7_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0000_10_XORG_14402
    );
  vga_sprite_rom_addr20_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr20_addsub0000_10_FASTCARRY_14397
    );
  vga_sprite_rom_addr20_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y50"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_10_CYSELG_14386,
      I1 => vga_sprite_rom_addr20_addsub0000_10_CYSELF_14400,
      O => vga_sprite_rom_addr20_addsub0000_10_CYAND_14398
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y50"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CYMUXG2_14396,
      IB => vga_sprite_rom_addr20_addsub0000_10_FASTCARRY_14397,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYAND_14398,
      O => vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST_14399
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y50"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CY0G_14394,
      IB => vga_sprite_rom_addr20_addsub0000_10_CYMUXF2_14395,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYSELG_14386,
      O => vga_sprite_rom_addr20_addsub0000_10_CYMUXG2_14396
    );
  vga_sprite_rom_addr20_addsub0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(5),
      O => vga_sprite_rom_addr20_addsub0000_10_CY0G_14394
    );
  vga_sprite_rom_addr20_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0000_10_CYSELG_14386
    );
  vga_sprite_rom_addr20_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_12_XORF_14445,
      O => vga_sprite_rom_addr20_addsub0000(12)
    );
  vga_sprite_rom_addr20_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y51"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_12_CYINIT_14444,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0000_12_XORF_14445
    );
  vga_sprite_rom_addr20_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y51"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_12_CY0F_14443,
      IB => vga_sprite_rom_addr20_addsub0000_12_CYINIT_14444,
      SEL => vga_sprite_rom_addr20_addsub0000_12_CYSELF_14435,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_9_Q
    );
  vga_sprite_rom_addr20_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST_14399,
      O => vga_sprite_rom_addr20_addsub0000_12_CYINIT_14444
    );
  vga_sprite_rom_addr20_addsub0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(6),
      O => vga_sprite_rom_addr20_addsub0000_12_CY0F_14443
    );
  vga_sprite_rom_addr20_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0000_12_CYSELF_14435
    );
  vga_sprite_rom_addr20_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_12_XORG_14432,
      O => vga_sprite_rom_addr20_addsub0000(13)
    );
  vga_sprite_rom_addr20_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y51"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_9_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(10),
      O => vga_sprite_rom_addr20_addsub0000_12_XORG_14432
    );
  b_Madd_add0002_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y23"
    )
    port map (
      IA => b_Madd_add0002_add0000_cy_1_CY0F_14475,
      IB => b_Madd_add0002_add0000_cy_1_CYINIT_14476,
      SEL => b_Madd_add0002_add0000_cy_1_CYSELF_14467,
      O => b_Madd_add0002_add0000_cy_0_Q
    );
  b_Madd_add0002_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_BXINV_14465,
      O => b_Madd_add0002_add0000_cy_1_CYINIT_14476
    );
  b_Madd_add0002_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => b_Madd_add0002_add0000_cy_1_CY0F_14475
    );
  b_Madd_add0002_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(0),
      O => b_Madd_add0002_add0000_cy_1_CYSELF_14467
    );
  b_Madd_add0002_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0002_add0000_cy_1_BXINV_14465
    );
  b_Madd_add0002_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_CYMUXG_14464,
      O => b_Madd_add0002_add0000_cy_1_Q
    );
  b_Madd_add0002_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y23"
    )
    port map (
      IA => b_Madd_add0002_add0000_cy_1_CY0G_14462,
      IB => b_Madd_add0002_add0000_cy_0_Q,
      SEL => b_Madd_add0002_add0000_cy_1_CYSELG_14454,
      O => b_Madd_add0002_add0000_cy_1_CYMUXG_14464
    );
  b_Madd_add0002_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => b_Madd_add0002_add0000_cy_1_CY0G_14462
    );
  b_Madd_add0002_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(1),
      O => b_Madd_add0002_add0000_cy_1_CYSELG_14454
    );
  b_add0002_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_2_XORF_14514,
      O => b_add0002_add0000(2)
    );
  b_add0002_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      I0 => b_add0002_add0000_2_CYINIT_14513,
      I1 => b_Madd_add0002_add0000_lut(2),
      O => b_add0002_add0000_2_XORF_14514
    );
  b_add0002_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      IA => b_add0002_add0000_2_CY0F_14512,
      IB => b_add0002_add0000_2_CYINIT_14513,
      SEL => b_add0002_add0000_2_CYSELF_14500,
      O => b_Madd_add0002_add0000_cy_2_Q
    );
  b_add0002_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      IA => b_add0002_add0000_2_CY0F_14512,
      IB => b_add0002_add0000_2_CY0F_14512,
      SEL => b_add0002_add0000_2_CYSELF_14500,
      O => b_add0002_add0000_2_CYMUXF2_14495
    );
  b_add0002_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_Q,
      O => b_add0002_add0000_2_CYINIT_14513
    );
  b_add0002_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(2),
      O => b_add0002_add0000_2_CY0F_14512
    );
  b_add0002_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(2),
      O => b_add0002_add0000_2_CYSELF_14500
    );
  b_add0002_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_2_XORG_14502,
      O => b_add0002_add0000(3)
    );
  b_add0002_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_2_Q,
      I1 => b_Madd_add0002_add0000_lut(3),
      O => b_add0002_add0000_2_XORG_14502
    );
  b_add0002_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_2_CYMUXFAST_14499,
      O => b_Madd_add0002_add0000_cy_3_Q
    );
  b_add0002_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_Q,
      O => b_add0002_add0000_2_FASTCARRY_14497
    );
  b_add0002_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      I0 => b_add0002_add0000_2_CYSELG_14486,
      I1 => b_add0002_add0000_2_CYSELF_14500,
      O => b_add0002_add0000_2_CYAND_14498
    );
  b_add0002_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      IA => b_add0002_add0000_2_CYMUXG2_14496,
      IB => b_add0002_add0000_2_FASTCARRY_14497,
      SEL => b_add0002_add0000_2_CYAND_14498,
      O => b_add0002_add0000_2_CYMUXFAST_14499
    );
  b_add0002_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      IA => b_add0002_add0000_2_CY0G_14494,
      IB => b_add0002_add0000_2_CYMUXF2_14495,
      SEL => b_add0002_add0000_2_CYSELG_14486,
      O => b_add0002_add0000_2_CYMUXG2_14496
    );
  b_add0002_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(3),
      O => b_add0002_add0000_2_CY0G_14494
    );
  b_add0002_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(3),
      O => b_add0002_add0000_2_CYSELG_14486
    );
  b_add0002_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_4_XORF_14553,
      O => b_add0002_add0000(4)
    );
  b_add0002_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      I0 => b_add0002_add0000_4_CYINIT_14552,
      I1 => b_Madd_add0002_add0000_lut(4),
      O => b_add0002_add0000_4_XORF_14553
    );
  b_add0002_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      IA => b_add0002_add0000_4_CY0F_14551,
      IB => b_add0002_add0000_4_CYINIT_14552,
      SEL => b_add0002_add0000_4_CYSELF_14539,
      O => b_Madd_add0002_add0000_cy_4_Q
    );
  b_add0002_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      IA => b_add0002_add0000_4_CY0F_14551,
      IB => b_add0002_add0000_4_CY0F_14551,
      SEL => b_add0002_add0000_4_CYSELF_14539,
      O => b_add0002_add0000_4_CYMUXF2_14534
    );
  b_add0002_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_3_Q,
      O => b_add0002_add0000_4_CYINIT_14552
    );
  b_add0002_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(4),
      O => b_add0002_add0000_4_CY0F_14551
    );
  b_add0002_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(4),
      O => b_add0002_add0000_4_CYSELF_14539
    );
  b_add0002_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_4_XORG_14541,
      O => b_add0002_add0000(5)
    );
  b_add0002_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_4_Q,
      I1 => b_Madd_add0002_add0000_lut(5),
      O => b_add0002_add0000_4_XORG_14541
    );
  b_add0002_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_4_CYMUXFAST_14538,
      O => b_Madd_add0002_add0000_cy_5_Q
    );
  b_add0002_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_3_Q,
      O => b_add0002_add0000_4_FASTCARRY_14536
    );
  b_add0002_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      I0 => b_add0002_add0000_4_CYSELG_14525,
      I1 => b_add0002_add0000_4_CYSELF_14539,
      O => b_add0002_add0000_4_CYAND_14537
    );
  b_add0002_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      IA => b_add0002_add0000_4_CYMUXG2_14535,
      IB => b_add0002_add0000_4_FASTCARRY_14536,
      SEL => b_add0002_add0000_4_CYAND_14537,
      O => b_add0002_add0000_4_CYMUXFAST_14538
    );
  b_add0002_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      IA => b_add0002_add0000_4_CY0G_14533,
      IB => b_add0002_add0000_4_CYMUXF2_14534,
      SEL => b_add0002_add0000_4_CYSELG_14525,
      O => b_add0002_add0000_4_CYMUXG2_14535
    );
  b_add0002_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(5),
      O => b_add0002_add0000_4_CY0G_14533
    );
  b_add0002_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(5),
      O => b_add0002_add0000_4_CYSELG_14525
    );
  b_add0002_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_6_XORF_14592,
      O => b_add0002_add0000(6)
    );
  b_add0002_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      I0 => b_add0002_add0000_6_CYINIT_14591,
      I1 => b_Madd_add0002_add0000_lut(6),
      O => b_add0002_add0000_6_XORF_14592
    );
  b_add0002_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      IA => b_add0002_add0000_6_CY0F_14590,
      IB => b_add0002_add0000_6_CYINIT_14591,
      SEL => b_add0002_add0000_6_CYSELF_14578,
      O => b_Madd_add0002_add0000_cy_6_Q
    );
  b_add0002_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      IA => b_add0002_add0000_6_CY0F_14590,
      IB => b_add0002_add0000_6_CY0F_14590,
      SEL => b_add0002_add0000_6_CYSELF_14578,
      O => b_add0002_add0000_6_CYMUXF2_14573
    );
  b_add0002_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_5_Q,
      O => b_add0002_add0000_6_CYINIT_14591
    );
  b_add0002_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(6),
      O => b_add0002_add0000_6_CY0F_14590
    );
  b_add0002_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(6),
      O => b_add0002_add0000_6_CYSELF_14578
    );
  b_add0002_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_6_XORG_14580,
      O => b_add0002_add0000(7)
    );
  b_add0002_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_6_Q,
      I1 => b_Madd_add0002_add0000_lut(7),
      O => b_add0002_add0000_6_XORG_14580
    );
  b_add0002_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_5_Q,
      O => b_add0002_add0000_6_FASTCARRY_14575
    );
  b_add0002_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      I0 => b_add0002_add0000_6_CYSELG_14564,
      I1 => b_add0002_add0000_6_CYSELF_14578,
      O => b_add0002_add0000_6_CYAND_14576
    );
  b_add0002_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      IA => b_add0002_add0000_6_CYMUXG2_14574,
      IB => b_add0002_add0000_6_FASTCARRY_14575,
      SEL => b_add0002_add0000_6_CYAND_14576,
      O => b_add0002_add0000_6_CYMUXFAST_14577
    );
  b_add0002_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      IA => b_add0002_add0000_6_CY0G_14572,
      IB => b_add0002_add0000_6_CYMUXF2_14573,
      SEL => b_add0002_add0000_6_CYSELG_14564,
      O => b_add0002_add0000_6_CYMUXG2_14574
    );
  b_add0002_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(7),
      O => b_add0002_add0000_6_CY0G_14572
    );
  b_add0002_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(7),
      O => b_add0002_add0000_6_CYSELG_14564
    );
  b_add0002_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_8_XORF_14623,
      O => b_add0002_add0000(8)
    );
  b_add0002_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y27"
    )
    port map (
      I0 => b_add0002_add0000_8_CYINIT_14622,
      I1 => b_Madd_add0002_add0000_lut(8),
      O => b_add0002_add0000_8_XORF_14623
    );
  b_add0002_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y27"
    )
    port map (
      IA => b_add0002_add0000_8_CY0F_14621,
      IB => b_add0002_add0000_8_CYINIT_14622,
      SEL => b_add0002_add0000_8_CYSELF_14613,
      O => b_Madd_add0002_add0000_cy_8_Q
    );
  b_add0002_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_6_CYMUXFAST_14577,
      O => b_add0002_add0000_8_CYINIT_14622
    );
  b_add0002_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(8),
      O => b_add0002_add0000_8_CY0F_14621
    );
  b_add0002_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(8),
      O => b_add0002_add0000_8_CYSELF_14613
    );
  b_add0002_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_8_XORG_14610,
      O => b_add0002_add0000(9)
    );
  b_add0002_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y27"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_8_Q,
      I1 => b_Maccum_cskyev_lut(9),
      O => b_add0002_add0000_8_XORG_14610
    );
  vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      O => vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_14641
    );
  vga_sprite_monaspriteon_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_XORF_14658,
      O => vga_sprite_monaspriteon_addsub0002_0_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      I0 => vga_sprite_monaspriteon_addsub0002_0_CYINIT_14657,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(0),
      O => vga_sprite_monaspriteon_addsub0002_0_XORF_14658
    );
  vga_sprite_monaspriteon_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_14641,
      IB => vga_sprite_monaspriteon_addsub0002_0_CYINIT_14657,
      SEL => vga_sprite_monaspriteon_addsub0002_0_CYSELF_14648,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_BXINV_14646,
      O => vga_sprite_monaspriteon_addsub0002_0_CYINIT_14657
    );
  vga_sprite_monaspriteon_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(0),
      O => vga_sprite_monaspriteon_addsub0002_0_CYSELF_14648
    );
  vga_sprite_monaspriteon_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_monaspriteon_addsub0002_0_BXINV_14646
    );
  vga_sprite_monaspriteon_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_XORG_14644,
      O => vga_sprite_monaspriteon_addsub0002_1_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(1),
      O => vga_sprite_monaspriteon_addsub0002_0_XORG_14644
    );
  vga_sprite_monaspriteon_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_CYMUXG_14643,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_14641,
      IB => vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q,
      SEL => vga_sprite_monaspriteon_addsub0002_0_CYSELG_14632,
      O => vga_sprite_monaspriteon_addsub0002_0_CYMUXG_14643
    );
  vga_sprite_monaspriteon_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(1),
      O => vga_sprite_monaspriteon_addsub0002_0_CYSELG_14632
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14676
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF_14696,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_14695,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF_14696
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14676,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_14695,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_14682,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_2_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14676,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14676,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_14682,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2_14677
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_14695
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_14682
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG_14684,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_2_Q,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG_14684
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST_14681,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY_14679
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_14667,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_14682,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND_14680
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2_14678,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY_14679,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND_14680,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST_14681
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14676,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2_14677,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_14667,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2_14678
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_14667
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO_14714
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_14734
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF_14735,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_14733,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF_14735
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_14734,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_14733,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_14720,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_4_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_14734,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_14734,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_14720,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2_14715
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_14733
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_14720
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG_14722,
      O => vga_sprite_monaspriteon_addsub0002_5_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_4_Q,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG_14722
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST_14719,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY_14717
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_14705,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_14720,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND_14718
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2_14716,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY_14717,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND_14718,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST_14719
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO_14714,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2_14715,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_14705,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2_14716
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_14705
    );
  vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      O => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14753
    );
  vga_sprite_monaspriteon_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_XORF_14773,
      O => vga_sprite_monaspriteon_addsub0002_6_Q
    );
  vga_sprite_monaspriteon_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      I0 => vga_sprite_monaspriteon_addsub0002_6_CYINIT_14772,
      I1 => vga_sprite_monaspriteon_addsub0002_6_F,
      O => vga_sprite_monaspriteon_addsub0002_6_XORF_14773
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14753,
      IB => vga_sprite_monaspriteon_addsub0002_6_CYINIT_14772,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYSELF_14759,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_6_Q
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14753,
      IB => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14753,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYSELF_14759,
      O => vga_sprite_monaspriteon_addsub0002_6_CYMUXF2_14754
    );
  vga_sprite_monaspriteon_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_monaspriteon_addsub0002_6_CYINIT_14772
    );
  vga_sprite_monaspriteon_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_F,
      O => vga_sprite_monaspriteon_addsub0002_6_CYSELF_14759
    );
  vga_sprite_monaspriteon_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_XORG_14761,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q
    );
  vga_sprite_monaspriteon_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_6_Q,
      I1 => vga_sprite_monaspriteon_addsub0002_6_G,
      O => vga_sprite_monaspriteon_addsub0002_6_XORG_14761
    );
  vga_sprite_monaspriteon_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_monaspriteon_addsub0002_6_FASTCARRY_14756
    );
  vga_sprite_monaspriteon_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      I0 => vga_sprite_monaspriteon_addsub0002_6_CYSELG_14744,
      I1 => vga_sprite_monaspriteon_addsub0002_6_CYSELF_14759,
      O => vga_sprite_monaspriteon_addsub0002_6_CYAND_14757
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_CYMUXG2_14755,
      IB => vga_sprite_monaspriteon_addsub0002_6_FASTCARRY_14756,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYAND_14757,
      O => vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST_14758
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14753,
      IB => vga_sprite_monaspriteon_addsub0002_6_CYMUXF2_14754,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYSELG_14744,
      O => vga_sprite_monaspriteon_addsub0002_6_CYMUXG2_14755
    );
  vga_sprite_monaspriteon_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_G,
      O => vga_sprite_monaspriteon_addsub0002_6_CYSELG_14744
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO_14803
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF_14804,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_14802,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF_14804
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO_14803,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_14802,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF_14793,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_8_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST_14758,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_14802
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF_14793
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG_14790,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_8_Q,
      I1 => b_rmonav_9_rt_14787,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG_14790
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F_14834,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT_14835,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF_14826,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV_14824,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT_14835
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F_14834
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF_14826
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV_14824
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G_14821,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy(0),
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG_14813,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG_14823
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G_14821
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG_14813
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_14866,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_14866,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_14857,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2_14852
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_14866
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_14857
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG_14823,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY_14854
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y49"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_14843,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_14857,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND_14855
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2_14853,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY_14854,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND_14855,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST_14856
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G_14851,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2_14852,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_14843,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2_14853
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G_14851
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_14843
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_14897,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_14897,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_14888,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2_14883
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_14897
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_14888
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST_14856,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY_14885
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y50"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_14874,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_14888,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND_14886
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2_14884,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY_14885,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND_14886,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST_14887
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G_14882,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2_14883,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_14874,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2_14884
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G_14882
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_14874
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_14928,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_14928,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_14919,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2_14914
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_14928
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_14919
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST_14887,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY_14916
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y51"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_14905,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_14919,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND_14917
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2_14915,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY_14916,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND_14917,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST_14918
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G_14913,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2_14914,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_14905,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2_14915
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G_14913
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_14905
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y52"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_ge0000_CY0F_14959,
      IB => vga_sprite_reyspriteon_cmp_ge0000_CY0F_14959,
      SEL => vga_sprite_reyspriteon_cmp_ge0000_CYSELF_14950,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2_14945
    );
  vga_sprite_reyspriteon_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_reyspriteon_cmp_ge0000_CY0F_14959
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(8),
      O => vga_sprite_reyspriteon_cmp_ge0000_CYSELF_14950
    );
  vga_sprite_reyspriteon_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST_14949,
      O => vga_sprite_reyspriteon_cmp_ge0000
    );
  vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST_14918,
      O => vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY_14947
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y52"
    )
    port map (
      I0 => vga_sprite_reyspriteon_cmp_ge0000_CYSELG_14936,
      I1 => vga_sprite_reyspriteon_cmp_ge0000_CYSELF_14950,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYAND_14948
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y52"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2_14946,
      IB => vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY_14947,
      SEL => vga_sprite_reyspriteon_cmp_ge0000_CYAND_14948,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST_14949
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y52"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_ge0000_CY0G_14944,
      IB => vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2_14945,
      SEL => vga_sprite_reyspriteon_cmp_ge0000_CYSELG_14936,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2_14946
    );
  vga_sprite_reyspriteon_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_reyspriteon_cmp_ge0000_CY0G_14944
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(9),
      O => vga_sprite_reyspriteon_cmp_ge0000_CYSELG_14936
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y29"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F_14988,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT_14989,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF_14980,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV_14978,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT_14989
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F_14988
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF_14980
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV_14978
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y29"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G_14975,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy(0),
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG_14967,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG_14977
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G_14975
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG_14967
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y30"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_15020,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_15020,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_15012,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2_15007
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_2_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_15020
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_15012
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG_14977,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY_15009
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y30"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_15000,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_15012,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND_15010
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y30"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2_15008,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY_15009,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND_15010,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST_15011
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y30"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G_15006,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2_15007,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_15000,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2_15008
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_3_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G_15006
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_15000
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y31"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_15053,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_15053,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_15045,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2_15040
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_15053
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_15045
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST_15011,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY_15042
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y31"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_15031,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_15045,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND_15043
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y31"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2_15041,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY_15042,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND_15043,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST_15044
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y31"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G_15039,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2_15040,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_15031,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2_15041
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_5_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G_15039
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_15031
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y32"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_15086,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_15086,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_15079,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2_15074
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_6_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_15086
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_15079
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST_15044,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY_15076
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y32"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_15067,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_15079,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND_15077
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y32"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2_15075,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY_15076,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND_15077,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST_15078
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y32"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G_15073,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2_15074,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_15067,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2_15075
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G_15073
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_15067
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X47Y33"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q,
      ADR2 => b_creyv(8),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(8)
    );
  vga_sprite_reyspriteon_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y33"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_le0000_CY0F_15119,
      IB => vga_sprite_reyspriteon_cmp_le0000_CY0F_15119,
      SEL => vga_sprite_reyspriteon_cmp_le0000_CYSELF_15111,
      O => vga_sprite_reyspriteon_cmp_le0000_CYMUXF2_15106
    );
  vga_sprite_reyspriteon_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(8),
      O => vga_sprite_reyspriteon_cmp_le0000_CY0F_15119
    );
  vga_sprite_reyspriteon_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(8),
      O => vga_sprite_reyspriteon_cmp_le0000_CYSELF_15111
    );
  vga_sprite_reyspriteon_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST_15110,
      O => vga_sprite_reyspriteon_cmp_le0000
    );
  vga_sprite_reyspriteon_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST_15078,
      O => vga_sprite_reyspriteon_cmp_le0000_FASTCARRY_15108
    );
  vga_sprite_reyspriteon_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y33"
    )
    port map (
      I0 => vga_sprite_reyspriteon_cmp_le0000_CYSELG_15097,
      I1 => vga_sprite_reyspriteon_cmp_le0000_CYSELF_15111,
      O => vga_sprite_reyspriteon_cmp_le0000_CYAND_15109
    );
  vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y33"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_le0000_CYMUXG2_15107,
      IB => vga_sprite_reyspriteon_cmp_le0000_FASTCARRY_15108,
      SEL => vga_sprite_reyspriteon_cmp_le0000_CYAND_15109,
      O => vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST_15110
    );
  vga_sprite_reyspriteon_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y33"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_le0000_CY0G_15105,
      IB => vga_sprite_reyspriteon_cmp_le0000_CYMUXF2_15106,
      SEL => vga_sprite_reyspriteon_cmp_le0000_CYSELG_15097,
      O => vga_sprite_reyspriteon_cmp_le0000_CYMUXG2_15107
    );
  vga_sprite_reyspriteon_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_9_0,
      O => vga_sprite_reyspriteon_cmp_le0000_CY0G_15105
    );
  vga_sprite_reyspriteon_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(9),
      O => vga_sprite_reyspriteon_cmp_le0000_CYSELG_15097
    );
  vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_15136
    );
  vga_sprite_ypixMona_sub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_XORF_15153,
      O => vga_sprite_ypixMona_sub0000(0)
    );
  vga_sprite_ypixMona_sub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_0_CYINIT_15152,
      I1 => vga_sprite_ypixMona_sub0000_0_F,
      O => vga_sprite_ypixMona_sub0000_0_XORF_15153
    );
  vga_sprite_ypixMona_sub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_15136,
      IB => vga_sprite_ypixMona_sub0000_0_CYINIT_15152,
      SEL => vga_sprite_ypixMona_sub0000_0_CYSELF_15143,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_0_Q
    );
  vga_sprite_ypixMona_sub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_BXINV_15141,
      O => vga_sprite_ypixMona_sub0000_0_CYINIT_15152
    );
  vga_sprite_ypixMona_sub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_F,
      O => vga_sprite_ypixMona_sub0000_0_CYSELF_15143
    );
  vga_sprite_ypixMona_sub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixMona_sub0000_0_BXINV_15141
    );
  vga_sprite_ypixMona_sub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_XORG_15139,
      O => vga_sprite_ypixMona_sub0000(1)
    );
  vga_sprite_ypixMona_sub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_0_Q,
      I1 => vga_sprite_ypixMona_sub0000_0_G,
      O => vga_sprite_ypixMona_sub0000_0_XORG_15139
    );
  vga_sprite_ypixMona_sub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_CYMUXG_15138,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_1_Q
    );
  vga_sprite_ypixMona_sub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_15136,
      IB => vga_sprite_Msub_ypixMona_sub0000_cy_0_Q,
      SEL => vga_sprite_ypixMona_sub0000_0_CYSELG_15127,
      O => vga_sprite_ypixMona_sub0000_0_CYMUXG_15138
    );
  vga_sprite_ypixMona_sub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_G,
      O => vga_sprite_ypixMona_sub0000_0_CYSELG_15127
    );
  vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15171
    );
  vga_sprite_ypixMona_sub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_XORF_15191,
      O => vga_sprite_ypixMona_sub0000(2)
    );
  vga_sprite_ypixMona_sub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_2_CYINIT_15190,
      I1 => vga_sprite_ypixMona_sub0000_2_F,
      O => vga_sprite_ypixMona_sub0000_2_XORF_15191
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15171,
      IB => vga_sprite_ypixMona_sub0000_2_CYINIT_15190,
      SEL => vga_sprite_ypixMona_sub0000_2_CYSELF_15177,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_2_Q
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15171,
      IB => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15171,
      SEL => vga_sprite_ypixMona_sub0000_2_CYSELF_15177,
      O => vga_sprite_ypixMona_sub0000_2_CYMUXF2_15172
    );
  vga_sprite_ypixMona_sub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_1_Q,
      O => vga_sprite_ypixMona_sub0000_2_CYINIT_15190
    );
  vga_sprite_ypixMona_sub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_F,
      O => vga_sprite_ypixMona_sub0000_2_CYSELF_15177
    );
  vga_sprite_ypixMona_sub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_XORG_15179,
      O => vga_sprite_ypixMona_sub0000(3)
    );
  vga_sprite_ypixMona_sub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_2_Q,
      I1 => vga_sprite_ypixMona_sub0000_2_G,
      O => vga_sprite_ypixMona_sub0000_2_XORG_15179
    );
  vga_sprite_ypixMona_sub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_CYMUXFAST_15176,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_3_Q
    );
  vga_sprite_ypixMona_sub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_1_Q,
      O => vga_sprite_ypixMona_sub0000_2_FASTCARRY_15174
    );
  vga_sprite_ypixMona_sub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_2_CYSELG_15162,
      I1 => vga_sprite_ypixMona_sub0000_2_CYSELF_15177,
      O => vga_sprite_ypixMona_sub0000_2_CYAND_15175
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_CYMUXG2_15173,
      IB => vga_sprite_ypixMona_sub0000_2_FASTCARRY_15174,
      SEL => vga_sprite_ypixMona_sub0000_2_CYAND_15175,
      O => vga_sprite_ypixMona_sub0000_2_CYMUXFAST_15176
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15171,
      IB => vga_sprite_ypixMona_sub0000_2_CYMUXF2_15172,
      SEL => vga_sprite_ypixMona_sub0000_2_CYSELG_15162,
      O => vga_sprite_ypixMona_sub0000_2_CYMUXG2_15173
    );
  vga_sprite_ypixMona_sub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_G,
      O => vga_sprite_ypixMona_sub0000_2_CYSELG_15162
    );
  vga_sprite_ypixMona_sub0000_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_4_LOGIC_ONE_15209
    );
  vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_15229
    );
  vga_sprite_ypixMona_sub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_XORF_15230,
      O => vga_sprite_ypixMona_sub0000(4)
    );
  vga_sprite_ypixMona_sub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_4_CYINIT_15228,
      I1 => vga_sprite_ypixMona_sub0000_4_F,
      O => vga_sprite_ypixMona_sub0000_4_XORF_15230
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_15229,
      IB => vga_sprite_ypixMona_sub0000_4_CYINIT_15228,
      SEL => vga_sprite_ypixMona_sub0000_4_CYSELF_15215,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_4_Q
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_15229,
      IB => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_15229,
      SEL => vga_sprite_ypixMona_sub0000_4_CYSELF_15215,
      O => vga_sprite_ypixMona_sub0000_4_CYMUXF2_15210
    );
  vga_sprite_ypixMona_sub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_3_Q,
      O => vga_sprite_ypixMona_sub0000_4_CYINIT_15228
    );
  vga_sprite_ypixMona_sub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_F,
      O => vga_sprite_ypixMona_sub0000_4_CYSELF_15215
    );
  vga_sprite_ypixMona_sub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_XORG_15217,
      O => vga_sprite_ypixMona_sub0000(5)
    );
  vga_sprite_ypixMona_sub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_4_Q,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(5),
      O => vga_sprite_ypixMona_sub0000_4_XORG_15217
    );
  vga_sprite_ypixMona_sub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_CYMUXFAST_15214,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_5_Q
    );
  vga_sprite_ypixMona_sub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_3_Q,
      O => vga_sprite_ypixMona_sub0000_4_FASTCARRY_15212
    );
  vga_sprite_ypixMona_sub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_4_CYSELG_15200,
      I1 => vga_sprite_ypixMona_sub0000_4_CYSELF_15215,
      O => vga_sprite_ypixMona_sub0000_4_CYAND_15213
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_CYMUXG2_15211,
      IB => vga_sprite_ypixMona_sub0000_4_FASTCARRY_15212,
      SEL => vga_sprite_ypixMona_sub0000_4_CYAND_15213,
      O => vga_sprite_ypixMona_sub0000_4_CYMUXFAST_15214
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_LOGIC_ONE_15209,
      IB => vga_sprite_ypixMona_sub0000_4_CYMUXF2_15210,
      SEL => vga_sprite_ypixMona_sub0000_4_CYSELG_15200,
      O => vga_sprite_ypixMona_sub0000_4_CYMUXG2_15211
    );
  vga_sprite_ypixMona_sub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(5),
      O => vga_sprite_ypixMona_sub0000_4_CYSELG_15200
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X25Y43"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_sub0000_lut(5)
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X25Y44"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_sub0000_lut(6)
    );
  vga_sprite_ypixMona_sub0000_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15248
    );
  vga_sprite_ypixMona_sub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_6_XORF_15268,
      O => vga_sprite_ypixMona_sub0000(6)
    );
  vga_sprite_ypixMona_sub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_6_CYINIT_15267,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(6),
      O => vga_sprite_ypixMona_sub0000_6_XORF_15268
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15248,
      IB => vga_sprite_ypixMona_sub0000_6_CYINIT_15267,
      SEL => vga_sprite_ypixMona_sub0000_6_CYSELF_15254,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_6_Q
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15248,
      IB => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15248,
      SEL => vga_sprite_ypixMona_sub0000_6_CYSELF_15254,
      O => vga_sprite_ypixMona_sub0000_6_CYMUXF2_15249
    );
  vga_sprite_ypixMona_sub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_5_Q,
      O => vga_sprite_ypixMona_sub0000_6_CYINIT_15267
    );
  vga_sprite_ypixMona_sub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(6),
      O => vga_sprite_ypixMona_sub0000_6_CYSELF_15254
    );
  vga_sprite_ypixMona_sub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_6_XORG_15256,
      O => vga_sprite_ypixMona_sub0000(7)
    );
  vga_sprite_ypixMona_sub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_6_Q,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(7),
      O => vga_sprite_ypixMona_sub0000_6_XORG_15256
    );
  vga_sprite_ypixMona_sub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_5_Q,
      O => vga_sprite_ypixMona_sub0000_6_FASTCARRY_15251
    );
  vga_sprite_ypixMona_sub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_6_CYSELG_15239,
      I1 => vga_sprite_ypixMona_sub0000_6_CYSELF_15254,
      O => vga_sprite_ypixMona_sub0000_6_CYAND_15252
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_CYMUXG2_15250,
      IB => vga_sprite_ypixMona_sub0000_6_FASTCARRY_15251,
      SEL => vga_sprite_ypixMona_sub0000_6_CYAND_15252,
      O => vga_sprite_ypixMona_sub0000_6_CYMUXFAST_15253
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15248,
      IB => vga_sprite_ypixMona_sub0000_6_CYMUXF2_15249,
      SEL => vga_sprite_ypixMona_sub0000_6_CYSELG_15239,
      O => vga_sprite_ypixMona_sub0000_6_CYMUXG2_15250
    );
  vga_sprite_ypixMona_sub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(7),
      O => vga_sprite_ypixMona_sub0000_6_CYSELG_15239
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X25Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(7),
      O => vga_sprite_Msub_ypixMona_sub0000_lut(7)
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X25Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(8),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_sub0000_lut(8)
    );
  vga_sprite_ypixMona_sub0000_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X25Y45"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_8_LOGIC_ONE_15298
    );
  vga_sprite_ypixMona_sub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_8_XORF_15299,
      O => vga_sprite_ypixMona_sub0000(8)
    );
  vga_sprite_ypixMona_sub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y45"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_8_CYINIT_15297,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(8),
      O => vga_sprite_ypixMona_sub0000_8_XORF_15299
    );
  vga_sprite_ypixMona_sub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_8_LOGIC_ONE_15298,
      IB => vga_sprite_ypixMona_sub0000_8_CYINIT_15297,
      SEL => vga_sprite_ypixMona_sub0000_8_CYSELF_15288,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_8_Q
    );
  vga_sprite_ypixMona_sub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_6_CYMUXFAST_15253,
      O => vga_sprite_ypixMona_sub0000_8_CYINIT_15297
    );
  vga_sprite_ypixMona_sub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(8),
      O => vga_sprite_ypixMona_sub0000_8_CYSELF_15288
    );
  vga_sprite_ypixMona_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_8_XORG_15285,
      O => vga_sprite_ypixMona_sub0000(9)
    );
  vga_sprite_ypixMona_sub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y45"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_8_Q,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(9),
      O => vga_sprite_ypixMona_sub0000_8_XORG_15285
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X25Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(9),
      O => vga_sprite_Msub_ypixMona_sub0000_lut(9)
    );
  b_cskyev_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_SRINV_15314,
      O => b_cskyev_0_FFY_RST
    );
  b_cskyev_1 : X_FF
    generic map(
      LOC => "SLICE_X41Y28",
      INIT => '0'
    )
    port map (
      I => b_cskyev_0_DYMUX_15329,
      CE => b_cskyev_0_CEINV_15312,
      CLK => b_cskyev_0_CLKINV_15313,
      SET => GND,
      RST => b_cskyev_0_FFY_RST,
      O => b_cskyev(1)
    );
  b_Maccum_cskyev_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y28"
    )
    port map (
      ADR0 => b_dcvskye(0),
      ADR1 => b_cskyev(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(0)
    );
  b_cskyev_0_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_SRINV_15314,
      O => b_cskyev_0_FFX_RST
    );
  b_cskyev_0 : X_FF
    generic map(
      LOC => "SLICE_X41Y28",
      INIT => '0'
    )
    port map (
      I => b_cskyev_0_DXMUX_15351,
      CE => b_cskyev_0_CEINV_15312,
      CLK => b_cskyev_0_CLKINV_15313,
      SET => GND,
      RST => b_cskyev_0_FFX_RST,
      O => b_cskyev(0)
    );
  b_cskyev_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_XORF_15349,
      O => b_cskyev_0_DXMUX_15351
    );
  b_cskyev_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y28"
    )
    port map (
      I0 => b_cskyev_0_CYINIT_15348,
      I1 => b_Maccum_cskyev_lut(0),
      O => b_cskyev_0_XORF_15349
    );
  b_cskyev_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y28"
    )
    port map (
      IA => b_cskyev_0_CY0F_15347,
      IB => b_cskyev_0_CYINIT_15348,
      SEL => b_cskyev_0_CYSELF_15339,
      O => b_Maccum_cskyev_cy_0_Q
    );
  b_cskyev_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_BXINV_15337,
      O => b_cskyev_0_CYINIT_15348
    );
  b_cskyev_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => b_cskyev_0_CY0F_15347
    );
  b_cskyev_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(0),
      O => b_cskyev_0_CYSELF_15339
    );
  b_cskyev_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_cskyev_0_BXINV_15337
    );
  b_cskyev_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_XORG_15327,
      O => b_cskyev_0_DYMUX_15329
    );
  b_cskyev_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y28"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_0_Q,
      I1 => b_Maccum_cskyev_lut(1),
      O => b_cskyev_0_XORG_15327
    );
  b_cskyev_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_CYMUXG_15326,
      O => b_Maccum_cskyev_cy_1_Q
    );
  b_cskyev_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y28"
    )
    port map (
      IA => b_cskyev_0_CY0G_15324,
      IB => b_Maccum_cskyev_cy_0_Q,
      SEL => b_cskyev_0_CYSELG_15316,
      O => b_cskyev_0_CYMUXG_15326
    );
  b_cskyev_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => b_cskyev_0_CY0G_15324
    );
  b_cskyev_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(1),
      O => b_cskyev_0_CYSELG_15316
    );
  b_cskyev_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_cskyev_0_SRINV_15314
    );
  b_cskyev_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_0_CLKINV_15313
    );
  b_cskyev_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_0_CEINV_15312
    );
  b_Maccum_cskyev_lut_1_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y28"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(1),
      O => b_Maccum_cskyev_lut(1)
    );
  b_cskyev_2_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_SRINV_15372,
      O => b_cskyev_2_FFY_RST
    );
  b_cskyev_3 : X_FF
    generic map(
      LOC => "SLICE_X41Y29",
      INIT => '0'
    )
    port map (
      I => b_cskyev_2_DYMUX_15392,
      CE => b_cskyev_2_CEINV_15370,
      CLK => b_cskyev_2_CLKINV_15371,
      SET => GND,
      RST => b_cskyev_2_FFY_RST,
      O => b_cskyev(3)
    );
  b_Maccum_cskyev_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y29"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => b_dcvskye(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(2)
    );
  b_cskyev_2_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_SRINV_15372,
      O => b_cskyev_2_FFX_RST
    );
  b_cskyev_2 : X_FF
    generic map(
      LOC => "SLICE_X41Y29",
      INIT => '0'
    )
    port map (
      I => b_cskyev_2_DXMUX_15412,
      CE => b_cskyev_2_CEINV_15370,
      CLK => b_cskyev_2_CLKINV_15371,
      SET => GND,
      RST => b_cskyev_2_FFX_RST,
      O => b_cskyev(2)
    );
  b_cskyev_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_XORF_15410,
      O => b_cskyev_2_DXMUX_15412
    );
  b_cskyev_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y29"
    )
    port map (
      I0 => b_cskyev_2_CYINIT_15409,
      I1 => b_Maccum_cskyev_lut(2),
      O => b_cskyev_2_XORF_15410
    );
  b_cskyev_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y29"
    )
    port map (
      IA => b_cskyev_2_CY0F_15408,
      IB => b_cskyev_2_CYINIT_15409,
      SEL => b_cskyev_2_CYSELF_15388,
      O => b_Maccum_cskyev_cy_2_Q
    );
  b_cskyev_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y29"
    )
    port map (
      IA => b_cskyev_2_CY0F_15408,
      IB => b_cskyev_2_CY0F_15408,
      SEL => b_cskyev_2_CYSELF_15388,
      O => b_cskyev_2_CYMUXF2_15383
    );
  b_cskyev_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_1_Q,
      O => b_cskyev_2_CYINIT_15409
    );
  b_cskyev_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(2),
      O => b_cskyev_2_CY0F_15408
    );
  b_cskyev_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(2),
      O => b_cskyev_2_CYSELF_15388
    );
  b_cskyev_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_XORG_15390,
      O => b_cskyev_2_DYMUX_15392
    );
  b_cskyev_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y29"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_2_Q,
      I1 => b_Maccum_cskyev_lut(3),
      O => b_cskyev_2_XORG_15390
    );
  b_cskyev_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_CYMUXFAST_15387,
      O => b_Maccum_cskyev_cy_3_Q
    );
  b_cskyev_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_1_Q,
      O => b_cskyev_2_FASTCARRY_15385
    );
  b_cskyev_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y29"
    )
    port map (
      I0 => b_cskyev_2_CYSELG_15374,
      I1 => b_cskyev_2_CYSELF_15388,
      O => b_cskyev_2_CYAND_15386
    );
  b_cskyev_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y29"
    )
    port map (
      IA => b_cskyev_2_CYMUXG2_15384,
      IB => b_cskyev_2_FASTCARRY_15385,
      SEL => b_cskyev_2_CYAND_15386,
      O => b_cskyev_2_CYMUXFAST_15387
    );
  b_cskyev_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y29"
    )
    port map (
      IA => b_cskyev_2_CY0G_15382,
      IB => b_cskyev_2_CYMUXF2_15383,
      SEL => b_cskyev_2_CYSELG_15374,
      O => b_cskyev_2_CYMUXG2_15384
    );
  b_cskyev_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(3),
      O => b_cskyev_2_CY0G_15382
    );
  b_cskyev_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(3),
      O => b_cskyev_2_CYSELG_15374
    );
  b_cskyev_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_cskyev_2_SRINV_15372
    );
  b_cskyev_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_2_CLKINV_15371
    );
  b_cskyev_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_2_CEINV_15370
    );
  b_Maccum_cskyev_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(3),
      ADR2 => b_dcvskye(3),
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(3)
    );
  b_cskyev_4_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_4_SRINV_15433,
      O => b_cskyev_4_FFY_RST
    );
  b_cskyev_5 : X_FF
    generic map(
      LOC => "SLICE_X41Y30",
      INIT => '0'
    )
    port map (
      I => b_cskyev_4_DYMUX_15453,
      CE => b_cskyev_4_CEINV_15431,
      CLK => b_cskyev_4_CLKINV_15432,
      SET => GND,
      RST => b_cskyev_4_FFY_RST,
      O => b_cskyev(5)
    );
  b_Maccum_cskyev_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y30"
    )
    port map (
      ADR0 => b_dcvskye(4),
      ADR1 => b_cskyev(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(4)
    );
  b_cskyev_4 : X_FF
    generic map(
      LOC => "SLICE_X41Y30",
      INIT => '1'
    )
    port map (
      I => b_cskyev_4_DXMUX_15473,
      CE => b_cskyev_4_CEINV_15431,
      CLK => b_cskyev_4_CLKINV_15432,
      SET => b_cskyev_4_SRINV_15433,
      RST => GND,
      O => b_cskyev(4)
    );
  b_cskyev_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_4_XORF_15471,
      O => b_cskyev_4_DXMUX_15473
    );
  b_cskyev_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y30"
    )
    port map (
      I0 => b_cskyev_4_CYINIT_15470,
      I1 => b_Maccum_cskyev_lut(4),
      O => b_cskyev_4_XORF_15471
    );
  b_cskyev_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y30"
    )
    port map (
      IA => b_cskyev_4_CY0F_15469,
      IB => b_cskyev_4_CYINIT_15470,
      SEL => b_cskyev_4_CYSELF_15449,
      O => b_Maccum_cskyev_cy_4_Q
    );
  b_cskyev_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y30"
    )
    port map (
      IA => b_cskyev_4_CY0F_15469,
      IB => b_cskyev_4_CY0F_15469,
      SEL => b_cskyev_4_CYSELF_15449,
      O => b_cskyev_4_CYMUXF2_15444
    );
  b_cskyev_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_3_Q,
      O => b_cskyev_4_CYINIT_15470
    );
  b_cskyev_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(4),
      O => b_cskyev_4_CY0F_15469
    );
  b_cskyev_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(4),
      O => b_cskyev_4_CYSELF_15449
    );
  b_cskyev_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_4_XORG_15451,
      O => b_cskyev_4_DYMUX_15453
    );
  b_cskyev_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y30"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_4_Q,
      I1 => b_Maccum_cskyev_lut(5),
      O => b_cskyev_4_XORG_15451
    );
  b_cskyev_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_4_CYMUXFAST_15448,
      O => b_Maccum_cskyev_cy_5_Q
    );
  b_cskyev_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_3_Q,
      O => b_cskyev_4_FASTCARRY_15446
    );
  b_cskyev_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y30"
    )
    port map (
      I0 => b_cskyev_4_CYSELG_15435,
      I1 => b_cskyev_4_CYSELF_15449,
      O => b_cskyev_4_CYAND_15447
    );
  b_cskyev_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y30"
    )
    port map (
      IA => b_cskyev_4_CYMUXG2_15445,
      IB => b_cskyev_4_FASTCARRY_15446,
      SEL => b_cskyev_4_CYAND_15447,
      O => b_cskyev_4_CYMUXFAST_15448
    );
  b_cskyev_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y30"
    )
    port map (
      IA => b_cskyev_4_CY0G_15443,
      IB => b_cskyev_4_CYMUXF2_15444,
      SEL => b_cskyev_4_CYSELG_15435,
      O => b_cskyev_4_CYMUXG2_15445
    );
  b_cskyev_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(5),
      O => b_cskyev_4_CY0G_15443
    );
  b_cskyev_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(5),
      O => b_cskyev_4_CYSELG_15435
    );
  b_cskyev_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_cskyev_4_SRINV_15433
    );
  b_cskyev_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_4_CLKINV_15432
    );
  b_cskyev_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_4_CEINV_15431
    );
  b_Maccum_cskyev_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(5),
      ADR2 => VCC,
      ADR3 => b_dcvskye(5),
      O => b_Maccum_cskyev_lut(5)
    );
  b_cskyev_6_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_6_SRINV_15493,
      O => b_cskyev_6_FFY_RST
    );
  b_cskyev_7 : X_FF
    generic map(
      LOC => "SLICE_X41Y31",
      INIT => '0'
    )
    port map (
      I => b_cskyev_6_DYMUX_15513,
      CE => b_cskyev_6_CEINV_15491,
      CLK => b_cskyev_6_CLKINV_15492,
      SET => GND,
      RST => b_cskyev_6_FFY_RST,
      O => b_cskyev(7)
    );
  b_Maccum_cskyev_lut_6_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(6),
      ADR2 => VCC,
      ADR3 => b_dcvskye(6),
      O => b_Maccum_cskyev_lut(6)
    );
  b_cskyev_6 : X_FF
    generic map(
      LOC => "SLICE_X41Y31",
      INIT => '1'
    )
    port map (
      I => b_cskyev_6_DXMUX_15533,
      CE => b_cskyev_6_CEINV_15491,
      CLK => b_cskyev_6_CLKINV_15492,
      SET => b_cskyev_6_SRINV_15493,
      RST => GND,
      O => b_cskyev(6)
    );
  b_cskyev_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_6_XORF_15531,
      O => b_cskyev_6_DXMUX_15533
    );
  b_cskyev_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y31"
    )
    port map (
      I0 => b_cskyev_6_CYINIT_15530,
      I1 => b_Maccum_cskyev_lut(6),
      O => b_cskyev_6_XORF_15531
    );
  b_cskyev_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y31"
    )
    port map (
      IA => b_cskyev_6_CY0F_15529,
      IB => b_cskyev_6_CYINIT_15530,
      SEL => b_cskyev_6_CYSELF_15509,
      O => b_Maccum_cskyev_cy_6_Q
    );
  b_cskyev_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y31"
    )
    port map (
      IA => b_cskyev_6_CY0F_15529,
      IB => b_cskyev_6_CY0F_15529,
      SEL => b_cskyev_6_CYSELF_15509,
      O => b_cskyev_6_CYMUXF2_15504
    );
  b_cskyev_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_5_Q,
      O => b_cskyev_6_CYINIT_15530
    );
  b_cskyev_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(6),
      O => b_cskyev_6_CY0F_15529
    );
  b_cskyev_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(6),
      O => b_cskyev_6_CYSELF_15509
    );
  b_cskyev_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_6_XORG_15511,
      O => b_cskyev_6_DYMUX_15513
    );
  b_cskyev_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y31"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_6_Q,
      I1 => b_Maccum_cskyev_lut(7),
      O => b_cskyev_6_XORG_15511
    );
  b_cskyev_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_5_Q,
      O => b_cskyev_6_FASTCARRY_15506
    );
  b_cskyev_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y31"
    )
    port map (
      I0 => b_cskyev_6_CYSELG_15495,
      I1 => b_cskyev_6_CYSELF_15509,
      O => b_cskyev_6_CYAND_15507
    );
  b_cskyev_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y31"
    )
    port map (
      IA => b_cskyev_6_CYMUXG2_15505,
      IB => b_cskyev_6_FASTCARRY_15506,
      SEL => b_cskyev_6_CYAND_15507,
      O => b_cskyev_6_CYMUXFAST_15508
    );
  b_cskyev_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y31"
    )
    port map (
      IA => b_cskyev_6_CY0G_15503,
      IB => b_cskyev_6_CYMUXF2_15504,
      SEL => b_cskyev_6_CYSELG_15495,
      O => b_cskyev_6_CYMUXG2_15505
    );
  b_cskyev_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(7),
      O => b_cskyev_6_CY0G_15503
    );
  b_cskyev_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(7),
      O => b_cskyev_6_CYSELG_15495
    );
  b_cskyev_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_cskyev_6_SRINV_15493
    );
  b_cskyev_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_6_CLKINV_15492
    );
  b_cskyev_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_6_CEINV_15491
    );
  b_Maccum_cskyev_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y31"
    )
    port map (
      ADR0 => b_cskyev(7),
      ADR1 => b_dcvskye(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(7)
    );
  b_cskyev_8_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_8_SRINV_15552,
      O => b_cskyev_8_FFY_RST
    );
  b_cskyev_9 : X_FF
    generic map(
      LOC => "SLICE_X41Y32",
      INIT => '0'
    )
    port map (
      I => b_cskyev_8_DYMUX_15564,
      CE => b_cskyev_8_CEINV_15550,
      CLK => b_cskyev_8_CLKINV_15551,
      SET => GND,
      RST => b_cskyev_8_FFY_RST,
      O => b_cskyev(9)
    );
  b_Maccum_cskyev_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(8),
      ADR2 => VCC,
      ADR3 => b_dcvskye(8),
      O => b_Maccum_cskyev_lut(8)
    );
  b_cskyev_8_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_8_SRINV_15552,
      O => b_cskyev_8_FFX_RST
    );
  b_cskyev_8 : X_FF
    generic map(
      LOC => "SLICE_X41Y32",
      INIT => '0'
    )
    port map (
      I => b_cskyev_8_DXMUX_15585,
      CE => b_cskyev_8_CEINV_15550,
      CLK => b_cskyev_8_CLKINV_15551,
      SET => GND,
      RST => b_cskyev_8_FFX_RST,
      O => b_cskyev(8)
    );
  b_cskyev_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_8_XORF_15583,
      O => b_cskyev_8_DXMUX_15585
    );
  b_cskyev_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y32"
    )
    port map (
      I0 => b_cskyev_8_CYINIT_15582,
      I1 => b_Maccum_cskyev_lut(8),
      O => b_cskyev_8_XORF_15583
    );
  b_cskyev_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y32"
    )
    port map (
      IA => b_cskyev_8_CY0F_15581,
      IB => b_cskyev_8_CYINIT_15582,
      SEL => b_cskyev_8_CYSELF_15573,
      O => b_Maccum_cskyev_cy_8_Q
    );
  b_cskyev_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_6_CYMUXFAST_15508,
      O => b_cskyev_8_CYINIT_15582
    );
  b_cskyev_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(8),
      O => b_cskyev_8_CY0F_15581
    );
  b_cskyev_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(8),
      O => b_cskyev_8_CYSELF_15573
    );
  b_cskyev_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_8_XORG_15562,
      O => b_cskyev_8_DYMUX_15564
    );
  b_cskyev_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y32"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_8_Q,
      I1 => b_Maccum_cskyev_lut_9_1_15559,
      O => b_cskyev_8_XORG_15562
    );
  b_cskyev_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_cskyev_8_SRINV_15552
    );
  b_cskyev_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_8_CLKINV_15551
    );
  b_cskyev_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_8_CEINV_15550
    );
  b_Maccum_cskyev_lut_9_1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y32"
    )
    port map (
      ADR0 => b_cskyev(9),
      ADR1 => b_dcvskye(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut_9_1_15559
    );
  vga_sprite_Msub_xpixSkye_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X25Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(0),
      ADR2 => b_cskyev(0),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixSkye_lut(0)
    );
  romSkye_addr14_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_XORF_15627,
      O => romSkye_addr14(0)
    );
  romSkye_addr14_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y35"
    )
    port map (
      I0 => romSkye_addr14_0_CYINIT_15626,
      I1 => vga_sprite_Msub_xpixSkye_lut(0),
      O => romSkye_addr14_0_XORF_15627
    );
  romSkye_addr14_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y35"
    )
    port map (
      IA => romSkye_addr14_0_CY0F_15625,
      IB => romSkye_addr14_0_CYINIT_15626,
      SEL => romSkye_addr14_0_CYSELF_15617,
      O => vga_sprite_Msub_xpixSkye_cy_0_Q
    );
  romSkye_addr14_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_BXINV_15615,
      O => romSkye_addr14_0_CYINIT_15626
    );
  romSkye_addr14_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(0),
      O => romSkye_addr14_0_CY0F_15625
    );
  romSkye_addr14_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(0),
      O => romSkye_addr14_0_CYSELF_15617
    );
  romSkye_addr14_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => romSkye_addr14_0_BXINV_15615
    );
  romSkye_addr14_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_XORG_15613,
      O => romSkye_addr14(1)
    );
  romSkye_addr14_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y35"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_0_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(1),
      O => romSkye_addr14_0_XORG_15613
    );
  romSkye_addr14_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_CYMUXG_15612,
      O => vga_sprite_Msub_xpixSkye_cy_1_Q
    );
  romSkye_addr14_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y35"
    )
    port map (
      IA => romSkye_addr14_0_CY0G_15610,
      IB => vga_sprite_Msub_xpixSkye_cy_0_Q,
      SEL => romSkye_addr14_0_CYSELG_15602,
      O => romSkye_addr14_0_CYMUXG_15612
    );
  romSkye_addr14_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(1),
      O => romSkye_addr14_0_CY0G_15610
    );
  romSkye_addr14_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(1),
      O => romSkye_addr14_0_CYSELG_15602
    );
  vga_sprite_Msub_xpixSkye_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y35"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => b_cskyev(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixSkye_lut(1)
    );
  vga_sprite_Msub_xpixSkye_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X25Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(2),
      ADR2 => b_cskyev(2),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixSkye_lut(2)
    );
  vga_sprite_xpixSkye_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_2_XORF_15666,
      O => vga_sprite_xpixSkye(2)
    );
  vga_sprite_xpixSkye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y36"
    )
    port map (
      I0 => vga_sprite_xpixSkye_2_CYINIT_15665,
      I1 => vga_sprite_Msub_xpixSkye_lut(2),
      O => vga_sprite_xpixSkye_2_XORF_15666
    );
  vga_sprite_xpixSkye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y36"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CY0F_15664,
      IB => vga_sprite_xpixSkye_2_CYINIT_15665,
      SEL => vga_sprite_xpixSkye_2_CYSELF_15652,
      O => vga_sprite_Msub_xpixSkye_cy_2_Q
    );
  vga_sprite_xpixSkye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y36"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CY0F_15664,
      IB => vga_sprite_xpixSkye_2_CY0F_15664,
      SEL => vga_sprite_xpixSkye_2_CYSELF_15652,
      O => vga_sprite_xpixSkye_2_CYMUXF2_15647
    );
  vga_sprite_xpixSkye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_1_Q,
      O => vga_sprite_xpixSkye_2_CYINIT_15665
    );
  vga_sprite_xpixSkye_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(2),
      O => vga_sprite_xpixSkye_2_CY0F_15664
    );
  vga_sprite_xpixSkye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(2),
      O => vga_sprite_xpixSkye_2_CYSELF_15652
    );
  vga_sprite_xpixSkye_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_2_XORG_15654,
      O => vga_sprite_xpixSkye(3)
    );
  vga_sprite_xpixSkye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y36"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_2_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(3),
      O => vga_sprite_xpixSkye_2_XORG_15654
    );
  vga_sprite_xpixSkye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_2_CYMUXFAST_15651,
      O => vga_sprite_Msub_xpixSkye_cy_3_Q
    );
  vga_sprite_xpixSkye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_1_Q,
      O => vga_sprite_xpixSkye_2_FASTCARRY_15649
    );
  vga_sprite_xpixSkye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y36"
    )
    port map (
      I0 => vga_sprite_xpixSkye_2_CYSELG_15638,
      I1 => vga_sprite_xpixSkye_2_CYSELF_15652,
      O => vga_sprite_xpixSkye_2_CYAND_15650
    );
  vga_sprite_xpixSkye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y36"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CYMUXG2_15648,
      IB => vga_sprite_xpixSkye_2_FASTCARRY_15649,
      SEL => vga_sprite_xpixSkye_2_CYAND_15650,
      O => vga_sprite_xpixSkye_2_CYMUXFAST_15651
    );
  vga_sprite_xpixSkye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y36"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CY0G_15646,
      IB => vga_sprite_xpixSkye_2_CYMUXF2_15647,
      SEL => vga_sprite_xpixSkye_2_CYSELG_15638,
      O => vga_sprite_xpixSkye_2_CYMUXG2_15648
    );
  vga_sprite_xpixSkye_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(3),
      O => vga_sprite_xpixSkye_2_CY0G_15646
    );
  vga_sprite_xpixSkye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(3),
      O => vga_sprite_xpixSkye_2_CYSELG_15638
    );
  vga_sprite_Msub_xpixSkye_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y36"
    )
    port map (
      ADR0 => b_cskyev(3),
      ADR1 => U2_HCS(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixSkye_lut(3)
    );
  vga_sprite_Msub_xpixSkye_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X25Y37"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_4_0,
      ADR1 => U2_HCS(4),
      ADR2 => VCC,
      ADR3 => b_cskyev(4),
      O => vga_sprite_Msub_xpixSkye_lut(4)
    );
  vga_sprite_xpixSkye_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_4_XORF_15705,
      O => vga_sprite_xpixSkye(4)
    );
  vga_sprite_xpixSkye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y37"
    )
    port map (
      I0 => vga_sprite_xpixSkye_4_CYINIT_15704,
      I1 => vga_sprite_Msub_xpixSkye_lut(4),
      O => vga_sprite_xpixSkye_4_XORF_15705
    );
  vga_sprite_xpixSkye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y37"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CY0F_15703,
      IB => vga_sprite_xpixSkye_4_CYINIT_15704,
      SEL => vga_sprite_xpixSkye_4_CYSELF_15692,
      O => vga_sprite_Msub_xpixSkye_cy_4_Q
    );
  vga_sprite_xpixSkye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y37"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CY0F_15703,
      IB => vga_sprite_xpixSkye_4_CY0F_15703,
      SEL => vga_sprite_xpixSkye_4_CYSELF_15692,
      O => vga_sprite_xpixSkye_4_CYMUXF2_15687
    );
  vga_sprite_xpixSkye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_3_Q,
      O => vga_sprite_xpixSkye_4_CYINIT_15704
    );
  vga_sprite_xpixSkye_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_4_0,
      O => vga_sprite_xpixSkye_4_CY0F_15703
    );
  vga_sprite_xpixSkye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(4),
      O => vga_sprite_xpixSkye_4_CYSELF_15692
    );
  vga_sprite_xpixSkye_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_4_XORG_15694,
      O => vga_sprite_xpixSkye(5)
    );
  vga_sprite_xpixSkye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y37"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_4_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(5),
      O => vga_sprite_xpixSkye_4_XORG_15694
    );
  vga_sprite_xpixSkye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_4_CYMUXFAST_15691,
      O => vga_sprite_Msub_xpixSkye_cy_5_Q
    );
  vga_sprite_xpixSkye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_3_Q,
      O => vga_sprite_xpixSkye_4_FASTCARRY_15689
    );
  vga_sprite_xpixSkye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y37"
    )
    port map (
      I0 => vga_sprite_xpixSkye_4_CYSELG_15680,
      I1 => vga_sprite_xpixSkye_4_CYSELF_15692,
      O => vga_sprite_xpixSkye_4_CYAND_15690
    );
  vga_sprite_xpixSkye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y37"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CYMUXG2_15688,
      IB => vga_sprite_xpixSkye_4_FASTCARRY_15689,
      SEL => vga_sprite_xpixSkye_4_CYAND_15690,
      O => vga_sprite_xpixSkye_4_CYMUXFAST_15691
    );
  vga_sprite_xpixSkye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y37"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CY0G_15686,
      IB => vga_sprite_xpixSkye_4_CYMUXF2_15687,
      SEL => vga_sprite_xpixSkye_4_CYSELG_15680,
      O => vga_sprite_xpixSkye_4_CYMUXG2_15688
    );
  vga_sprite_xpixSkye_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_5_0,
      O => vga_sprite_xpixSkye_4_CY0G_15686
    );
  vga_sprite_xpixSkye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(5),
      O => vga_sprite_xpixSkye_4_CYSELG_15680
    );
  vga_sprite_Msub_xpixSkye_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X25Y37"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => vga_sprite_xpixMona_sub0000_5_0,
      ADR2 => b_cskyev(5),
      ADR3 => U2_HCS(4),
      O => vga_sprite_Msub_xpixSkye_lut(5)
    );
  vga_sprite_Msub_xpixSkye_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C936",
      LOC => "SLICE_X25Y38"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => U2_HCS(6),
      ADR2 => U2_HCS(5),
      ADR3 => b_cskyev(6),
      O => vga_sprite_Msub_xpixSkye_lut(6)
    );
  vga_sprite_xpixSkye_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_6_XORF_15746,
      O => vga_sprite_xpixSkye(6)
    );
  vga_sprite_xpixSkye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      I0 => vga_sprite_xpixSkye_6_CYINIT_15745,
      I1 => vga_sprite_Msub_xpixSkye_lut(6),
      O => vga_sprite_xpixSkye_6_XORF_15746
    );
  vga_sprite_xpixSkye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CY0F_15744,
      IB => vga_sprite_xpixSkye_6_CYINIT_15745,
      SEL => vga_sprite_xpixSkye_6_CYSELF_15733,
      O => vga_sprite_Msub_xpixSkye_cy_6_Q
    );
  vga_sprite_xpixSkye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CY0F_15744,
      IB => vga_sprite_xpixSkye_6_CY0F_15744,
      SEL => vga_sprite_xpixSkye_6_CYSELF_15733,
      O => vga_sprite_xpixSkye_6_CYMUXF2_15728
    );
  vga_sprite_xpixSkye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_5_Q,
      O => vga_sprite_xpixSkye_6_CYINIT_15745
    );
  vga_sprite_xpixSkye_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_6_0,
      O => vga_sprite_xpixSkye_6_CY0F_15744
    );
  vga_sprite_xpixSkye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(6),
      O => vga_sprite_xpixSkye_6_CYSELF_15733
    );
  vga_sprite_xpixSkye_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_6_XORG_15735,
      O => vga_sprite_xpixSkye(7)
    );
  vga_sprite_xpixSkye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_6_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(7),
      O => vga_sprite_xpixSkye_6_XORG_15735
    );
  vga_sprite_xpixSkye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_5_Q,
      O => vga_sprite_xpixSkye_6_FASTCARRY_15730
    );
  vga_sprite_xpixSkye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      I0 => vga_sprite_xpixSkye_6_CYSELG_15719,
      I1 => vga_sprite_xpixSkye_6_CYSELF_15733,
      O => vga_sprite_xpixSkye_6_CYAND_15731
    );
  vga_sprite_xpixSkye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CYMUXG2_15729,
      IB => vga_sprite_xpixSkye_6_FASTCARRY_15730,
      SEL => vga_sprite_xpixSkye_6_CYAND_15731,
      O => vga_sprite_xpixSkye_6_CYMUXFAST_15732
    );
  vga_sprite_xpixSkye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CY0G_15727,
      IB => vga_sprite_xpixSkye_6_CYMUXF2_15728,
      SEL => vga_sprite_xpixSkye_6_CYSELG_15719,
      O => vga_sprite_xpixSkye_6_CYMUXG2_15729
    );
  vga_sprite_xpixSkye_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_7_0,
      O => vga_sprite_xpixSkye_6_CY0G_15727
    );
  vga_sprite_xpixSkye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(7),
      O => vga_sprite_xpixSkye_6_CYSELG_15719
    );
  vga_sprite_Msub_xpixSkye_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y38"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_7_0,
      ADR1 => b_cskyev(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixSkye_lut(7)
    );
  vga_sprite_Msub_xpixSkye_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X25Y39"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => vga_sprite_xpixMona_sub0000_8_0,
      ADR2 => b_cskyev(8),
      ADR3 => vga_sprite_xpixMona_sub0000_8_bdd0,
      O => vga_sprite_Msub_xpixSkye_lut(8)
    );
  vga_sprite_xpixSkye_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_8_XORF_15777,
      O => vga_sprite_xpixSkye(8)
    );
  vga_sprite_xpixSkye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      I0 => vga_sprite_xpixSkye_8_CYINIT_15776,
      I1 => vga_sprite_Msub_xpixSkye_lut(8),
      O => vga_sprite_xpixSkye_8_XORF_15777
    );
  vga_sprite_xpixSkye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      IA => vga_sprite_xpixSkye_8_CY0F_15775,
      IB => vga_sprite_xpixSkye_8_CYINIT_15776,
      SEL => vga_sprite_xpixSkye_8_CYSELF_15769,
      O => vga_sprite_Msub_xpixSkye_cy_8_Q
    );
  vga_sprite_xpixSkye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_6_CYMUXFAST_15732,
      O => vga_sprite_xpixSkye_8_CYINIT_15776
    );
  vga_sprite_xpixSkye_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_0,
      O => vga_sprite_xpixSkye_8_CY0F_15775
    );
  vga_sprite_xpixSkye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(8),
      O => vga_sprite_xpixSkye_8_CYSELF_15769
    );
  vga_sprite_xpixSkye_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_8_XORG_15766,
      O => vga_sprite_xpixSkye(9)
    );
  vga_sprite_xpixSkye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_8_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(9),
      O => vga_sprite_xpixSkye_8_XORG_15766
    );
  vga_sprite_Msub_xpixSkye_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C639",
      LOC => "SLICE_X25Y39"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR1 => U2_HCS(9),
      ADR2 => U2_HCS(8),
      ADR3 => b_cskyev(9),
      O => vga_sprite_Msub_xpixSkye_lut(9)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X19Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona(0),
      ADR2 => vga_sprite_ypixMona(1),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(3)
    );
  vga_sprite_rom_addr21_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_XORF_15813,
      O => vga_sprite_rom_addr21_addsub0000(6)
    );
  vga_sprite_rom_addr21_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y37"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_6_CYINIT_15812,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr21_addsub0000_6_XORF_15813
    );
  vga_sprite_rom_addr21_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y37"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_6_CY0F_15811,
      IB => vga_sprite_rom_addr21_addsub0000_6_CYINIT_15812,
      SEL => vga_sprite_rom_addr21_addsub0000_6_CYSELF_15803,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q
    );
  vga_sprite_rom_addr21_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_BXINV_15801,
      O => vga_sprite_rom_addr21_addsub0000_6_CYINIT_15812
    );
  vga_sprite_rom_addr21_addsub0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(0),
      O => vga_sprite_rom_addr21_addsub0000_6_CY0F_15811
    );
  vga_sprite_rom_addr21_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr21_addsub0000_6_CYSELF_15803
    );
  vga_sprite_rom_addr21_addsub0000_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr21_addsub0000_6_BXINV_15801
    );
  vga_sprite_rom_addr21_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_XORG_15799,
      O => vga_sprite_rom_addr21_addsub0000(7)
    );
  vga_sprite_rom_addr21_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y37"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr21_addsub0000_6_XORG_15799
    );
  vga_sprite_rom_addr21_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_CYMUXG_15798,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q
    );
  vga_sprite_rom_addr21_addsub0000_6_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y37"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_6_CY0G_15796,
      IB => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q,
      SEL => vga_sprite_rom_addr21_addsub0000_6_CYSELG_15788,
      O => vga_sprite_rom_addr21_addsub0000_6_CYMUXG_15798
    );
  vga_sprite_rom_addr21_addsub0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(1),
      O => vga_sprite_rom_addr21_addsub0000_6_CY0G_15796
    );
  vga_sprite_rom_addr21_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr21_addsub0000_6_CYSELG_15788
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X19Y37"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(2),
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X19Y38"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(2),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixMona(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(5)
    );
  vga_sprite_rom_addr21_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_8_XORF_15852,
      O => vga_sprite_rom_addr21_addsub0000(8)
    );
  vga_sprite_rom_addr21_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y38"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_8_CYINIT_15851,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0000_8_XORF_15852
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y38"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CY0F_15850,
      IB => vga_sprite_rom_addr21_addsub0000_8_CYINIT_15851,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYSELF_15838,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_5_Q
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y38"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CY0F_15850,
      IB => vga_sprite_rom_addr21_addsub0000_8_CY0F_15850,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYSELF_15838,
      O => vga_sprite_rom_addr21_addsub0000_8_CYMUXF2_15833
    );
  vga_sprite_rom_addr21_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr21_addsub0000_8_CYINIT_15851
    );
  vga_sprite_rom_addr21_addsub0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(2),
      O => vga_sprite_rom_addr21_addsub0000_8_CY0F_15850
    );
  vga_sprite_rom_addr21_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0000_8_CYSELF_15838
    );
  vga_sprite_rom_addr21_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_8_XORG_15840,
      O => vga_sprite_rom_addr21_addsub0000(9)
    );
  vga_sprite_rom_addr21_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y38"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_5_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0000_8_XORG_15840
    );
  vga_sprite_rom_addr21_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST_15837,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q
    );
  vga_sprite_rom_addr21_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr21_addsub0000_8_FASTCARRY_15835
    );
  vga_sprite_rom_addr21_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y38"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_8_CYSELG_15824,
      I1 => vga_sprite_rom_addr21_addsub0000_8_CYSELF_15838,
      O => vga_sprite_rom_addr21_addsub0000_8_CYAND_15836
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y38"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CYMUXG2_15834,
      IB => vga_sprite_rom_addr21_addsub0000_8_FASTCARRY_15835,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYAND_15836,
      O => vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST_15837
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y38"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CY0G_15832,
      IB => vga_sprite_rom_addr21_addsub0000_8_CYMUXF2_15833,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYSELG_15824,
      O => vga_sprite_rom_addr21_addsub0000_8_CYMUXG2_15834
    );
  vga_sprite_rom_addr21_addsub0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(3),
      O => vga_sprite_rom_addr21_addsub0000_8_CY0G_15832
    );
  vga_sprite_rom_addr21_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0000_8_CYSELG_15824
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y38"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(3),
      ADR1 => vga_sprite_ypixMona(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X19Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona(4),
      ADR2 => vga_sprite_ypixMona(5),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(7)
    );
  vga_sprite_rom_addr21_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_10_XORF_15891,
      O => vga_sprite_rom_addr21_addsub0000(10)
    );
  vga_sprite_rom_addr21_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_10_CYINIT_15890,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0000_10_XORF_15891
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CY0F_15889,
      IB => vga_sprite_rom_addr21_addsub0000_10_CYINIT_15890,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYSELF_15877,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_7_Q
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CY0F_15889,
      IB => vga_sprite_rom_addr21_addsub0000_10_CY0F_15889,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYSELF_15877,
      O => vga_sprite_rom_addr21_addsub0000_10_CYMUXF2_15872
    );
  vga_sprite_rom_addr21_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr21_addsub0000_10_CYINIT_15890
    );
  vga_sprite_rom_addr21_addsub0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(4),
      O => vga_sprite_rom_addr21_addsub0000_10_CY0F_15889
    );
  vga_sprite_rom_addr21_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0000_10_CYSELF_15877
    );
  vga_sprite_rom_addr21_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_10_XORG_15879,
      O => vga_sprite_rom_addr21_addsub0000(11)
    );
  vga_sprite_rom_addr21_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_7_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0000_10_XORG_15879
    );
  vga_sprite_rom_addr21_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr21_addsub0000_10_FASTCARRY_15874
    );
  vga_sprite_rom_addr21_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_10_CYSELG_15863,
      I1 => vga_sprite_rom_addr21_addsub0000_10_CYSELF_15877,
      O => vga_sprite_rom_addr21_addsub0000_10_CYAND_15875
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CYMUXG2_15873,
      IB => vga_sprite_rom_addr21_addsub0000_10_FASTCARRY_15874,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYAND_15875,
      O => vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST_15876
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CY0G_15871,
      IB => vga_sprite_rom_addr21_addsub0000_10_CYMUXF2_15872,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYSELG_15863,
      O => vga_sprite_rom_addr21_addsub0000_10_CYMUXG2_15873
    );
  vga_sprite_rom_addr21_addsub0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(5),
      O => vga_sprite_rom_addr21_addsub0000_10_CY0G_15871
    );
  vga_sprite_rom_addr21_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0000_10_CYSELG_15863
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X19Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona(5),
      ADR2 => vga_sprite_ypixMona(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y40"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(7),
      ADR1 => vga_sprite_ypixMona(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(9)
    );
  vga_sprite_rom_addr21_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_12_XORF_15922,
      O => vga_sprite_rom_addr21_addsub0000(12)
    );
  vga_sprite_rom_addr21_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_12_CYINIT_15921,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0000_12_XORF_15922
    );
  vga_sprite_rom_addr21_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y40"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_12_CY0F_15920,
      IB => vga_sprite_rom_addr21_addsub0000_12_CYINIT_15921,
      SEL => vga_sprite_rom_addr21_addsub0000_12_CYSELF_15912,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_9_Q
    );
  vga_sprite_rom_addr21_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST_15876,
      O => vga_sprite_rom_addr21_addsub0000_12_CYINIT_15921
    );
  vga_sprite_rom_addr21_addsub0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(6),
      O => vga_sprite_rom_addr21_addsub0000_12_CY0F_15920
    );
  vga_sprite_rom_addr21_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0000_12_CYSELF_15912
    );
  vga_sprite_rom_addr21_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_12_XORG_15909,
      O => vga_sprite_rom_addr21_addsub0000(13)
    );
  vga_sprite_rom_addr21_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y40"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_9_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(10),
      O => vga_sprite_rom_addr21_addsub0000_12_XORG_15909
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X19Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona(8),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(7),
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixRey(0),
      ADR2 => vga_sprite_ypixRey(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(5)
    );
  vga_sprite_rom_addr2_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_XORF_15958,
      O => vga_sprite_rom_addr2_addsub0001(5)
    );
  vga_sprite_rom_addr2_addsub0001_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_5_CYINIT_15957,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0001_5_XORF_15958
    );
  vga_sprite_rom_addr2_addsub0001_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_5_CY0F_15956,
      IB => vga_sprite_rom_addr2_addsub0001_5_CYINIT_15957,
      SEL => vga_sprite_rom_addr2_addsub0001_5_CYSELF_15948,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(5)
    );
  vga_sprite_rom_addr2_addsub0001_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_BXINV_15946,
      O => vga_sprite_rom_addr2_addsub0001_5_CYINIT_15957
    );
  vga_sprite_rom_addr2_addsub0001_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(0),
      O => vga_sprite_rom_addr2_addsub0001_5_CY0F_15956
    );
  vga_sprite_rom_addr2_addsub0001_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0001_5_CYSELF_15948
    );
  vga_sprite_rom_addr2_addsub0001_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr2_addsub0001_5_BXINV_15946
    );
  vga_sprite_rom_addr2_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_XORG_15944,
      O => vga_sprite_rom_addr2_addsub0001(6)
    );
  vga_sprite_rom_addr2_addsub0001_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(5),
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0001_5_XORG_15944
    );
  vga_sprite_rom_addr2_addsub0001_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_CYMUXG_15943,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(6)
    );
  vga_sprite_rom_addr2_addsub0001_5_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_5_CY0G_15941,
      IB => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(5),
      SEL => vga_sprite_rom_addr2_addsub0001_5_CYSELG_15933,
      O => vga_sprite_rom_addr2_addsub0001_5_CYMUXG_15943
    );
  vga_sprite_rom_addr2_addsub0001_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(6),
      O => vga_sprite_rom_addr2_addsub0001_5_CY0G_15941
    );
  vga_sprite_rom_addr2_addsub0001_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0001_5_CYSELG_15933
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0000(6),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(4),
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y40"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0000(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(5),
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(7)
    );
  vga_sprite_rom_addr2_addsub0001_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_7_XORF_15997,
      O => vga_sprite_rom_addr2_addsub0001(7)
    );
  vga_sprite_rom_addr2_addsub0001_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_7_CYINIT_15996,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0001_7_XORF_15997
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CY0F_15995,
      IB => vga_sprite_rom_addr2_addsub0001_7_CYINIT_15996,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYSELF_15983,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(7)
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CY0F_15995,
      IB => vga_sprite_rom_addr2_addsub0001_7_CY0F_15995,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYSELF_15983,
      O => vga_sprite_rom_addr2_addsub0001_7_CYMUXF2_15978
    );
  vga_sprite_rom_addr2_addsub0001_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr2_addsub0001_7_CYINIT_15996
    );
  vga_sprite_rom_addr2_addsub0001_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(7),
      O => vga_sprite_rom_addr2_addsub0001_7_CY0F_15995
    );
  vga_sprite_rom_addr2_addsub0001_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0001_7_CYSELF_15983
    );
  vga_sprite_rom_addr2_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_7_XORG_15985,
      O => vga_sprite_rom_addr2_addsub0001(8)
    );
  vga_sprite_rom_addr2_addsub0001_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(7),
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0001_7_XORG_15985
    );
  vga_sprite_rom_addr2_addsub0001_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST_15982,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(8)
    );
  vga_sprite_rom_addr2_addsub0001_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr2_addsub0001_7_FASTCARRY_15980
    );
  vga_sprite_rom_addr2_addsub0001_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_7_CYSELG_15969,
      I1 => vga_sprite_rom_addr2_addsub0001_7_CYSELF_15983,
      O => vga_sprite_rom_addr2_addsub0001_7_CYAND_15981
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CYMUXG2_15979,
      IB => vga_sprite_rom_addr2_addsub0001_7_FASTCARRY_15980,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYAND_15981,
      O => vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST_15982
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CY0G_15977,
      IB => vga_sprite_rom_addr2_addsub0001_7_CYMUXF2_15978,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYSELG_15969,
      O => vga_sprite_rom_addr2_addsub0001_7_CYMUXG2_15979
    );
  vga_sprite_rom_addr2_addsub0001_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(8),
      O => vga_sprite_rom_addr2_addsub0001_7_CY0G_15977
    );
  vga_sprite_rom_addr2_addsub0001_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0001_7_CYSELG_15969
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y40"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0000(8),
      ADR1 => vga_sprite_ypixRey(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0000(9),
      ADR2 => vga_sprite_ypixRey(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(9)
    );
  vga_sprite_rom_addr2_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_9_XORF_16036,
      O => vga_sprite_rom_addr2_addsub0001(9)
    );
  vga_sprite_rom_addr2_addsub0001_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_9_CYINIT_16035,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0001_9_XORF_16036
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CY0F_16034,
      IB => vga_sprite_rom_addr2_addsub0001_9_CYINIT_16035,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYSELF_16022,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(9)
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CY0F_16034,
      IB => vga_sprite_rom_addr2_addsub0001_9_CY0F_16034,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYSELF_16022,
      O => vga_sprite_rom_addr2_addsub0001_9_CYMUXF2_16017
    );
  vga_sprite_rom_addr2_addsub0001_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr2_addsub0001_9_CYINIT_16035
    );
  vga_sprite_rom_addr2_addsub0001_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(9),
      O => vga_sprite_rom_addr2_addsub0001_9_CY0F_16034
    );
  vga_sprite_rom_addr2_addsub0001_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0001_9_CYSELF_16022
    );
  vga_sprite_rom_addr2_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_9_XORG_16024,
      O => vga_sprite_rom_addr2_addsub0001(10)
    );
  vga_sprite_rom_addr2_addsub0001_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(9),
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr2_addsub0001_9_XORG_16024
    );
  vga_sprite_rom_addr2_addsub0001_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST_16021,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(10)
    );
  vga_sprite_rom_addr2_addsub0001_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr2_addsub0001_9_FASTCARRY_16019
    );
  vga_sprite_rom_addr2_addsub0001_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_9_CYSELG_16008,
      I1 => vga_sprite_rom_addr2_addsub0001_9_CYSELF_16022,
      O => vga_sprite_rom_addr2_addsub0001_9_CYAND_16020
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CYMUXG2_16018,
      IB => vga_sprite_rom_addr2_addsub0001_9_FASTCARRY_16019,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYAND_16020,
      O => vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST_16021
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CY0G_16016,
      IB => vga_sprite_rom_addr2_addsub0001_9_CYMUXF2_16017,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYSELG_16008,
      O => vga_sprite_rom_addr2_addsub0001_9_CYMUXG2_16018
    );
  vga_sprite_rom_addr2_addsub0001_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(10),
      O => vga_sprite_rom_addr2_addsub0001_9_CY0G_16016
    );
  vga_sprite_rom_addr2_addsub0001_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr2_addsub0001_9_CYSELG_16008
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0000(10),
      ADR2 => vga_sprite_ypixRey(8),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y42"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0000(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(9),
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(11)
    );
  vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      O => vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO_16055
    );
  vga_sprite_rom_addr2_addsub0001_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_XORF_16075,
      O => vga_sprite_rom_addr2_addsub0001(11)
    );
  vga_sprite_rom_addr2_addsub0001_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_11_CYINIT_16074,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr2_addsub0001_11_XORF_16075
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_CY0F_16073,
      IB => vga_sprite_rom_addr2_addsub0001_11_CYINIT_16074,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYSELF_16061,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(11)
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_CY0F_16073,
      IB => vga_sprite_rom_addr2_addsub0001_11_CY0F_16073,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYSELF_16061,
      O => vga_sprite_rom_addr2_addsub0001_11_CYMUXF2_16056
    );
  vga_sprite_rom_addr2_addsub0001_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr2_addsub0001_11_CYINIT_16074
    );
  vga_sprite_rom_addr2_addsub0001_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(11),
      O => vga_sprite_rom_addr2_addsub0001_11_CY0F_16073
    );
  vga_sprite_rom_addr2_addsub0001_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr2_addsub0001_11_CYSELF_16061
    );
  vga_sprite_rom_addr2_addsub0001_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_XORG_16063,
      O => vga_sprite_rom_addr2_addsub0001(12)
    );
  vga_sprite_rom_addr2_addsub0001_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(11),
      I1 => vga_sprite_rom_addr2_addsub0001_11_G,
      O => vga_sprite_rom_addr2_addsub0001_11_XORG_16063
    );
  vga_sprite_rom_addr2_addsub0001_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr2_addsub0001_11_FASTCARRY_16058
    );
  vga_sprite_rom_addr2_addsub0001_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_11_CYSELG_16046,
      I1 => vga_sprite_rom_addr2_addsub0001_11_CYSELF_16061,
      O => vga_sprite_rom_addr2_addsub0001_11_CYAND_16059
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_CYMUXG2_16057,
      IB => vga_sprite_rom_addr2_addsub0001_11_FASTCARRY_16058,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYAND_16059,
      O => vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST_16060
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO_16055,
      IB => vga_sprite_rom_addr2_addsub0001_11_CYMUXF2_16056,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYSELG_16046,
      O => vga_sprite_rom_addr2_addsub0001_11_CYMUXG2_16057
    );
  vga_sprite_rom_addr2_addsub0001_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_G,
      O => vga_sprite_rom_addr2_addsub0001_11_CYSELG_16046
    );
  vga_sprite_rom_addr2_addsub0001_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_13_XORF_16090,
      O => vga_sprite_rom_addr2_addsub0001(13)
    );
  vga_sprite_rom_addr2_addsub0001_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_13_CYINIT_16089,
      I1 => vga_sprite_rom_addr2_addsub0000_13_rt_16087,
      O => vga_sprite_rom_addr2_addsub0001_13_XORF_16090
    );
  vga_sprite_rom_addr2_addsub0001_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST_16060,
      O => vga_sprite_rom_addr2_addsub0001_13_CYINIT_16089
    );
  vga_sprite_rom_addr2_addsub0000_13_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr2_addsub0000(13),
      O => vga_sprite_rom_addr2_addsub0000_13_rt_16087
    );
  b_rskyev_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_SRINV_16105,
      O => b_rskyev_0_FFY_RST
    );
  b_rskyev_1 : X_FF
    generic map(
      LOC => "SLICE_X37Y56",
      INIT => '0'
    )
    port map (
      I => b_rskyev_0_DYMUX_16120,
      CE => b_rskyev_0_CEINV_16103,
      CLK => b_rskyev_0_CLKINV_16104,
      SET => GND,
      RST => b_rskyev_0_FFY_RST,
      O => b_rskyev(1)
    );
  b_Maccum_rskyev_lut_0_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X37Y56"
    )
    port map (
      ADR0 => b_rskyev(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(0),
      O => b_Maccum_rskyev_lut(0)
    );
  b_rskyev_0_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_SRINV_16105,
      O => b_rskyev_0_FFX_RST
    );
  b_rskyev_0 : X_FF
    generic map(
      LOC => "SLICE_X37Y56",
      INIT => '0'
    )
    port map (
      I => b_rskyev_0_DXMUX_16142,
      CE => b_rskyev_0_CEINV_16103,
      CLK => b_rskyev_0_CLKINV_16104,
      SET => GND,
      RST => b_rskyev_0_FFX_RST,
      O => b_rskyev(0)
    );
  b_rskyev_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_XORF_16140,
      O => b_rskyev_0_DXMUX_16142
    );
  b_rskyev_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      I0 => b_rskyev_0_CYINIT_16139,
      I1 => b_Maccum_rskyev_lut(0),
      O => b_rskyev_0_XORF_16140
    );
  b_rskyev_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      IA => b_rskyev_0_CY0F_16138,
      IB => b_rskyev_0_CYINIT_16139,
      SEL => b_rskyev_0_CYSELF_16130,
      O => b_Maccum_rskyev_cy_0_Q
    );
  b_rskyev_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_BXINV_16128,
      O => b_rskyev_0_CYINIT_16139
    );
  b_rskyev_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(0),
      O => b_rskyev_0_CY0F_16138
    );
  b_rskyev_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(0),
      O => b_rskyev_0_CYSELF_16130
    );
  b_rskyev_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_rskyev_0_BXINV_16128
    );
  b_rskyev_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_XORG_16118,
      O => b_rskyev_0_DYMUX_16120
    );
  b_rskyev_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_0_Q,
      I1 => b_Maccum_rskyev_lut(1),
      O => b_rskyev_0_XORG_16118
    );
  b_rskyev_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_CYMUXG_16117,
      O => b_Maccum_rskyev_cy_1_Q
    );
  b_rskyev_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      IA => b_rskyev_0_CY0G_16115,
      IB => b_Maccum_rskyev_cy_0_Q,
      SEL => b_rskyev_0_CYSELG_16107,
      O => b_rskyev_0_CYMUXG_16117
    );
  b_rskyev_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(1),
      O => b_rskyev_0_CY0G_16115
    );
  b_rskyev_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(1),
      O => b_rskyev_0_CYSELG_16107
    );
  b_rskyev_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rskyev_0_SRINV_16105
    );
  b_rskyev_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_0_CLKINV_16104
    );
  b_rskyev_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_0_CEINV_16103
    );
  b_Maccum_rskyev_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X37Y56"
    )
    port map (
      ADR0 => b_rskyev(1),
      ADR1 => VCC,
      ADR2 => b_drvskye(1),
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(1)
    );
  b_rskyev_3 : X_FF
    generic map(
      LOC => "SLICE_X37Y57",
      INIT => '1'
    )
    port map (
      I => b_rskyev_2_DYMUX_16183,
      CE => b_rskyev_2_CEINV_16161,
      CLK => b_rskyev_2_CLKINV_16162,
      SET => b_rskyev_2_SRINV_16163,
      RST => GND,
      O => b_rskyev(3)
    );
  b_rskyev_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_2_XORF_16200,
      O => b_rskyev_2_DXMUX_16202
    );
  b_rskyev_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y57"
    )
    port map (
      I0 => b_rskyev_2_CYINIT_16199,
      I1 => b_Maccum_rskyev_lut(2),
      O => b_rskyev_2_XORF_16200
    );
  b_rskyev_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y57"
    )
    port map (
      IA => b_rskyev_2_CY0F_16198,
      IB => b_rskyev_2_CYINIT_16199,
      SEL => b_rskyev_2_CYSELF_16179,
      O => b_Maccum_rskyev_cy_2_Q
    );
  b_rskyev_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y57"
    )
    port map (
      IA => b_rskyev_2_CY0F_16198,
      IB => b_rskyev_2_CY0F_16198,
      SEL => b_rskyev_2_CYSELF_16179,
      O => b_rskyev_2_CYMUXF2_16174
    );
  b_rskyev_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_1_Q,
      O => b_rskyev_2_CYINIT_16199
    );
  b_rskyev_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(2),
      O => b_rskyev_2_CY0F_16198
    );
  b_rskyev_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(2),
      O => b_rskyev_2_CYSELF_16179
    );
  b_rskyev_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_2_XORG_16181,
      O => b_rskyev_2_DYMUX_16183
    );
  b_rskyev_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y57"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_2_Q,
      I1 => b_Maccum_rskyev_lut(3),
      O => b_rskyev_2_XORG_16181
    );
  b_rskyev_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_2_CYMUXFAST_16178,
      O => b_Maccum_rskyev_cy_3_Q
    );
  b_rskyev_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_1_Q,
      O => b_rskyev_2_FASTCARRY_16176
    );
  b_rskyev_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y57"
    )
    port map (
      I0 => b_rskyev_2_CYSELG_16165,
      I1 => b_rskyev_2_CYSELF_16179,
      O => b_rskyev_2_CYAND_16177
    );
  b_rskyev_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y57"
    )
    port map (
      IA => b_rskyev_2_CYMUXG2_16175,
      IB => b_rskyev_2_FASTCARRY_16176,
      SEL => b_rskyev_2_CYAND_16177,
      O => b_rskyev_2_CYMUXFAST_16178
    );
  b_rskyev_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y57"
    )
    port map (
      IA => b_rskyev_2_CY0G_16173,
      IB => b_rskyev_2_CYMUXF2_16174,
      SEL => b_rskyev_2_CYSELG_16165,
      O => b_rskyev_2_CYMUXG2_16175
    );
  b_rskyev_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(3),
      O => b_rskyev_2_CY0G_16173
    );
  b_rskyev_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(3),
      O => b_rskyev_2_CYSELG_16165
    );
  b_rskyev_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rskyev_2_SRINV_16163
    );
  b_rskyev_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_2_CLKINV_16162
    );
  b_rskyev_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_2_CEINV_16161
    );
  b_Maccum_rskyev_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X37Y57"
    )
    port map (
      ADR0 => b_rskyev(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(3),
      O => b_Maccum_rskyev_lut(3)
    );
  b_rskyev_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_4_XORF_16260,
      O => b_rskyev_4_DXMUX_16262
    );
  b_rskyev_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y58"
    )
    port map (
      I0 => b_rskyev_4_CYINIT_16259,
      I1 => b_Maccum_rskyev_lut(4),
      O => b_rskyev_4_XORF_16260
    );
  b_rskyev_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y58"
    )
    port map (
      IA => b_rskyev_4_CY0F_16258,
      IB => b_rskyev_4_CYINIT_16259,
      SEL => b_rskyev_4_CYSELF_16238,
      O => b_Maccum_rskyev_cy_4_Q
    );
  b_rskyev_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y58"
    )
    port map (
      IA => b_rskyev_4_CY0F_16258,
      IB => b_rskyev_4_CY0F_16258,
      SEL => b_rskyev_4_CYSELF_16238,
      O => b_rskyev_4_CYMUXF2_16233
    );
  b_rskyev_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_3_Q,
      O => b_rskyev_4_CYINIT_16259
    );
  b_rskyev_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(4),
      O => b_rskyev_4_CY0F_16258
    );
  b_rskyev_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(4),
      O => b_rskyev_4_CYSELF_16238
    );
  b_rskyev_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_4_XORG_16240,
      O => b_rskyev_4_DYMUX_16242
    );
  b_rskyev_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y58"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_4_Q,
      I1 => b_Maccum_rskyev_lut(5),
      O => b_rskyev_4_XORG_16240
    );
  b_rskyev_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_4_CYMUXFAST_16237,
      O => b_Maccum_rskyev_cy_5_Q
    );
  b_rskyev_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_3_Q,
      O => b_rskyev_4_FASTCARRY_16235
    );
  b_rskyev_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y58"
    )
    port map (
      I0 => b_rskyev_4_CYSELG_16224,
      I1 => b_rskyev_4_CYSELF_16238,
      O => b_rskyev_4_CYAND_16236
    );
  b_rskyev_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y58"
    )
    port map (
      IA => b_rskyev_4_CYMUXG2_16234,
      IB => b_rskyev_4_FASTCARRY_16235,
      SEL => b_rskyev_4_CYAND_16236,
      O => b_rskyev_4_CYMUXFAST_16237
    );
  b_rskyev_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y58"
    )
    port map (
      IA => b_rskyev_4_CY0G_16232,
      IB => b_rskyev_4_CYMUXF2_16233,
      SEL => b_rskyev_4_CYSELG_16224,
      O => b_rskyev_4_CYMUXG2_16234
    );
  b_rskyev_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(5),
      O => b_rskyev_4_CY0G_16232
    );
  b_rskyev_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(5),
      O => b_rskyev_4_CYSELG_16224
    );
  b_rskyev_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rskyev_4_SRINV_16222
    );
  b_rskyev_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_4_CLKINV_16221
    );
  b_rskyev_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_4_CEINV_16220
    );
  b_rskyev_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_6_XORF_16320,
      O => b_rskyev_6_DXMUX_16322
    );
  b_rskyev_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y59"
    )
    port map (
      I0 => b_rskyev_6_CYINIT_16319,
      I1 => b_Maccum_rskyev_lut(6),
      O => b_rskyev_6_XORF_16320
    );
  b_rskyev_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y59"
    )
    port map (
      IA => b_rskyev_6_CY0F_16318,
      IB => b_rskyev_6_CYINIT_16319,
      SEL => b_rskyev_6_CYSELF_16299,
      O => b_Maccum_rskyev_cy_6_Q
    );
  b_rskyev_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y59"
    )
    port map (
      IA => b_rskyev_6_CY0F_16318,
      IB => b_rskyev_6_CY0F_16318,
      SEL => b_rskyev_6_CYSELF_16299,
      O => b_rskyev_6_CYMUXF2_16294
    );
  b_rskyev_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_5_Q,
      O => b_rskyev_6_CYINIT_16319
    );
  b_rskyev_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(6),
      O => b_rskyev_6_CY0F_16318
    );
  b_rskyev_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(6),
      O => b_rskyev_6_CYSELF_16299
    );
  b_rskyev_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_6_XORG_16301,
      O => b_rskyev_6_DYMUX_16303
    );
  b_rskyev_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y59"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_6_Q,
      I1 => b_Maccum_rskyev_lut(7),
      O => b_rskyev_6_XORG_16301
    );
  b_rskyev_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_5_Q,
      O => b_rskyev_6_FASTCARRY_16296
    );
  b_rskyev_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y59"
    )
    port map (
      I0 => b_rskyev_6_CYSELG_16285,
      I1 => b_rskyev_6_CYSELF_16299,
      O => b_rskyev_6_CYAND_16297
    );
  b_rskyev_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y59"
    )
    port map (
      IA => b_rskyev_6_CYMUXG2_16295,
      IB => b_rskyev_6_FASTCARRY_16296,
      SEL => b_rskyev_6_CYAND_16297,
      O => b_rskyev_6_CYMUXFAST_16298
    );
  b_rskyev_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y59"
    )
    port map (
      IA => b_rskyev_6_CY0G_16293,
      IB => b_rskyev_6_CYMUXF2_16294,
      SEL => b_rskyev_6_CYSELG_16285,
      O => b_rskyev_6_CYMUXG2_16295
    );
  b_rskyev_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(7),
      O => b_rskyev_6_CY0G_16293
    );
  b_rskyev_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(7),
      O => b_rskyev_6_CYSELG_16285
    );
  b_rskyev_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rskyev_6_SRINV_16283
    );
  b_rskyev_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_6_CLKINV_16282
    );
  b_rskyev_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_6_CEINV_16281
    );
  b_rskyev_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_8_XORF_16373,
      O => b_rskyev_8_DXMUX_16375
    );
  b_rskyev_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y60"
    )
    port map (
      I0 => b_rskyev_8_CYINIT_16372,
      I1 => b_Maccum_rskyev_lut(8),
      O => b_rskyev_8_XORF_16373
    );
  b_rskyev_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y60"
    )
    port map (
      IA => b_rskyev_8_CY0F_16371,
      IB => b_rskyev_8_CYINIT_16372,
      SEL => b_rskyev_8_CYSELF_16363,
      O => b_Maccum_rskyev_cy_8_Q
    );
  b_rskyev_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_6_CYMUXFAST_16298,
      O => b_rskyev_8_CYINIT_16372
    );
  b_rskyev_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(8),
      O => b_rskyev_8_CY0F_16371
    );
  b_rskyev_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(8),
      O => b_rskyev_8_CYSELF_16363
    );
  b_rskyev_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_8_XORG_16352,
      O => b_rskyev_8_DYMUX_16354
    );
  b_rskyev_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y60"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_8_Q,
      I1 => b_Maccum_rskyev_lut_9_1_16349,
      O => b_rskyev_8_XORG_16352
    );
  b_rskyev_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rskyev_8_SRINV_16342
    );
  b_rskyev_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_8_CLKINV_16341
    );
  b_rskyev_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_8_CEINV_16340
    );
  U2_Result_0_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ZERO_16399
    );
  U2_Result_0_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ONE_16416
    );
  U2_Result_0_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORF_16417,
      O => U2_Result_0_1
    );
  U2_Result_0_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      I0 => U2_Result_0_1_CYINIT_16415,
      I1 => U2_Mcount_HCS_lut(0),
      O => U2_Result_0_1_XORF_16417
    );
  U2_Result_0_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ONE_16416,
      IB => U2_Result_0_1_CYINIT_16415,
      SEL => U2_Result_0_1_CYSELF_16406,
      O => U2_Mcount_HCS_cy_0_Q
    );
  U2_Result_0_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_BXINV_16404,
      O => U2_Result_0_1_CYINIT_16415
    );
  U2_Result_0_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_lut(0),
      O => U2_Result_0_1_CYSELF_16406
    );
  U2_Result_0_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_1_BXINV_16404
    );
  U2_Result_0_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORG_16402,
      O => U2_Result_1_1
    );
  U2_Result_0_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_0_Q,
      I1 => U2_Result_0_1_G,
      O => U2_Result_0_1_XORG_16402
    );
  U2_Result_0_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_CYMUXG_16401,
      O => U2_Mcount_HCS_cy_1_Q
    );
  U2_Result_0_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ZERO_16399,
      IB => U2_Mcount_HCS_cy_0_Q,
      SEL => U2_Result_0_1_CYSELG_16390,
      O => U2_Result_0_1_CYMUXG_16401
    );
  U2_Result_0_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_G,
      O => U2_Result_0_1_CYSELG_16390
    );
  U2_Result_2_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      O => U2_Result_2_1_LOGIC_ZERO_16435
    );
  U2_Result_2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORF_16455,
      O => U2_Result_2_1
    );
  U2_Result_2_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      I0 => U2_Result_2_1_CYINIT_16454,
      I1 => U2_Result_2_1_F,
      O => U2_Result_2_1_XORF_16455
    );
  U2_Result_2_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_16435,
      IB => U2_Result_2_1_CYINIT_16454,
      SEL => U2_Result_2_1_CYSELF_16441,
      O => U2_Mcount_HCS_cy_2_Q
    );
  U2_Result_2_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_16435,
      IB => U2_Result_2_1_LOGIC_ZERO_16435,
      SEL => U2_Result_2_1_CYSELF_16441,
      O => U2_Result_2_1_CYMUXF2_16436
    );
  U2_Result_2_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_1_Q,
      O => U2_Result_2_1_CYINIT_16454
    );
  U2_Result_2_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_F,
      O => U2_Result_2_1_CYSELF_16441
    );
  U2_Result_2_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORG_16443,
      O => U2_Result_3_1
    );
  U2_Result_2_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_2_Q,
      I1 => U2_Result_2_1_G,
      O => U2_Result_2_1_XORG_16443
    );
  U2_Result_2_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_CYMUXFAST_16440,
      O => U2_Mcount_HCS_cy_3_Q
    );
  U2_Result_2_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_1_Q,
      O => U2_Result_2_1_FASTCARRY_16438
    );
  U2_Result_2_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      I0 => U2_Result_2_1_CYSELG_16426,
      I1 => U2_Result_2_1_CYSELF_16441,
      O => U2_Result_2_1_CYAND_16439
    );
  U2_Result_2_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      IA => U2_Result_2_1_CYMUXG2_16437,
      IB => U2_Result_2_1_FASTCARRY_16438,
      SEL => U2_Result_2_1_CYAND_16439,
      O => U2_Result_2_1_CYMUXFAST_16440
    );
  U2_Result_2_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_16435,
      IB => U2_Result_2_1_CYMUXF2_16436,
      SEL => U2_Result_2_1_CYSELG_16426,
      O => U2_Result_2_1_CYMUXG2_16437
    );
  U2_Result_2_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_G,
      O => U2_Result_2_1_CYSELG_16426
    );
  U2_Result_4_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y31"
    )
    port map (
      O => U2_Result_4_1_LOGIC_ZERO_16473
    );
  U2_Result_4_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORF_16493,
      O => U2_Result_4_1
    );
  U2_Result_4_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y31"
    )
    port map (
      I0 => U2_Result_4_1_CYINIT_16492,
      I1 => U2_Result_4_1_F,
      O => U2_Result_4_1_XORF_16493
    );
  U2_Result_4_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y31"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_16473,
      IB => U2_Result_4_1_CYINIT_16492,
      SEL => U2_Result_4_1_CYSELF_16479,
      O => U2_Mcount_HCS_cy_4_Q
    );
  U2_Result_4_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y31"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_16473,
      IB => U2_Result_4_1_LOGIC_ZERO_16473,
      SEL => U2_Result_4_1_CYSELF_16479,
      O => U2_Result_4_1_CYMUXF2_16474
    );
  U2_Result_4_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_3_Q,
      O => U2_Result_4_1_CYINIT_16492
    );
  U2_Result_4_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_F,
      O => U2_Result_4_1_CYSELF_16479
    );
  U2_Result_4_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORG_16481,
      O => U2_Result_5_1
    );
  U2_Result_4_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y31"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_4_Q,
      I1 => U2_Result_4_1_G,
      O => U2_Result_4_1_XORG_16481
    );
  U2_Result_4_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_CYMUXFAST_16478,
      O => U2_Mcount_HCS_cy_5_Q
    );
  U2_Result_4_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_3_Q,
      O => U2_Result_4_1_FASTCARRY_16476
    );
  U2_Result_4_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y31"
    )
    port map (
      I0 => U2_Result_4_1_CYSELG_16464,
      I1 => U2_Result_4_1_CYSELF_16479,
      O => U2_Result_4_1_CYAND_16477
    );
  U2_Result_4_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y31"
    )
    port map (
      IA => U2_Result_4_1_CYMUXG2_16475,
      IB => U2_Result_4_1_FASTCARRY_16476,
      SEL => U2_Result_4_1_CYAND_16477,
      O => U2_Result_4_1_CYMUXFAST_16478
    );
  U2_Result_4_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y31"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_16473,
      IB => U2_Result_4_1_CYMUXF2_16474,
      SEL => U2_Result_4_1_CYSELG_16464,
      O => U2_Result_4_1_CYMUXG2_16475
    );
  U2_Result_4_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_G,
      O => U2_Result_4_1_CYSELG_16464
    );
  U2_Result_6_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y32"
    )
    port map (
      O => U2_Result_6_1_LOGIC_ZERO_16511
    );
  U2_Result_6_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORF_16531,
      O => U2_Result_6_1
    );
  U2_Result_6_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y32"
    )
    port map (
      I0 => U2_Result_6_1_CYINIT_16530,
      I1 => U2_Result_6_1_F,
      O => U2_Result_6_1_XORF_16531
    );
  U2_Result_6_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y32"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_16511,
      IB => U2_Result_6_1_CYINIT_16530,
      SEL => U2_Result_6_1_CYSELF_16517,
      O => U2_Mcount_HCS_cy_6_Q
    );
  U2_Result_6_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y32"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_16511,
      IB => U2_Result_6_1_LOGIC_ZERO_16511,
      SEL => U2_Result_6_1_CYSELF_16517,
      O => U2_Result_6_1_CYMUXF2_16512
    );
  U2_Result_6_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_5_Q,
      O => U2_Result_6_1_CYINIT_16530
    );
  U2_Result_6_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_F,
      O => U2_Result_6_1_CYSELF_16517
    );
  U2_Result_6_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORG_16519,
      O => U2_Result_7_1
    );
  U2_Result_6_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y32"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_6_Q,
      I1 => U2_Result_6_1_G,
      O => U2_Result_6_1_XORG_16519
    );
  U2_Result_6_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_5_Q,
      O => U2_Result_6_1_FASTCARRY_16514
    );
  U2_Result_6_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y32"
    )
    port map (
      I0 => U2_Result_6_1_CYSELG_16502,
      I1 => U2_Result_6_1_CYSELF_16517,
      O => U2_Result_6_1_CYAND_16515
    );
  U2_Result_6_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y32"
    )
    port map (
      IA => U2_Result_6_1_CYMUXG2_16513,
      IB => U2_Result_6_1_FASTCARRY_16514,
      SEL => U2_Result_6_1_CYAND_16515,
      O => U2_Result_6_1_CYMUXFAST_16516
    );
  U2_Result_6_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y32"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_16511,
      IB => U2_Result_6_1_CYMUXF2_16512,
      SEL => U2_Result_6_1_CYSELG_16502,
      O => U2_Result_6_1_CYMUXG2_16513
    );
  U2_Result_6_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_G,
      O => U2_Result_6_1_CYSELG_16502
    );
  U2_Result_8_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y33"
    )
    port map (
      O => U2_Result_8_1_LOGIC_ZERO_16561
    );
  U2_Result_8_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORF_16562,
      O => U2_Result_8_1
    );
  U2_Result_8_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y33"
    )
    port map (
      I0 => U2_Result_8_1_CYINIT_16560,
      I1 => U2_Result_8_1_F,
      O => U2_Result_8_1_XORF_16562
    );
  U2_Result_8_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y33"
    )
    port map (
      IA => U2_Result_8_1_LOGIC_ZERO_16561,
      IB => U2_Result_8_1_CYINIT_16560,
      SEL => U2_Result_8_1_CYSELF_16551,
      O => U2_Mcount_HCS_cy_8_Q
    );
  U2_Result_8_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_CYMUXFAST_16516,
      O => U2_Result_8_1_CYINIT_16560
    );
  U2_Result_8_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_F,
      O => U2_Result_8_1_CYSELF_16551
    );
  U2_Result_8_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORG_16548,
      O => U2_Result_9_1
    );
  U2_Result_8_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y33"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_8_Q,
      I1 => U2_HCS_9_rt_16545,
      O => U2_Result_8_1_XORG_16548
    );
  vga_sprite_rom_addr20_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_XORF_16598,
      O => vga_sprite_rom_addr20_addsub0001(5)
    );
  vga_sprite_rom_addr20_addsub0001_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X20Y47"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_5_CYINIT_16597,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0001_5_XORF_16598
    );
  vga_sprite_rom_addr20_addsub0001_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X20Y47"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_5_CY0F_16596,
      IB => vga_sprite_rom_addr20_addsub0001_5_CYINIT_16597,
      SEL => vga_sprite_rom_addr20_addsub0001_5_CYSELF_16588,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(5)
    );
  vga_sprite_rom_addr20_addsub0001_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_BXINV_16586,
      O => vga_sprite_rom_addr20_addsub0001_5_CYINIT_16597
    );
  vga_sprite_rom_addr20_addsub0001_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(0),
      O => vga_sprite_rom_addr20_addsub0001_5_CY0F_16596
    );
  vga_sprite_rom_addr20_addsub0001_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0001_5_CYSELF_16588
    );
  vga_sprite_rom_addr20_addsub0001_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr20_addsub0001_5_BXINV_16586
    );
  vga_sprite_rom_addr20_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_XORG_16584,
      O => vga_sprite_rom_addr20_addsub0001(6)
    );
  vga_sprite_rom_addr20_addsub0001_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X20Y47"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(5),
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0001_5_XORG_16584
    );
  vga_sprite_rom_addr20_addsub0001_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_CYMUXG_16583,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(6)
    );
  vga_sprite_rom_addr20_addsub0001_5_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X20Y47"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_5_CY0G_16581,
      IB => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(5),
      SEL => vga_sprite_rom_addr20_addsub0001_5_CYSELG_16573,
      O => vga_sprite_rom_addr20_addsub0001_5_CYMUXG_16583
    );
  vga_sprite_rom_addr20_addsub0001_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(6),
      O => vga_sprite_rom_addr20_addsub0001_5_CY0G_16581
    );
  vga_sprite_rom_addr20_addsub0001_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0001_5_CYSELG_16573
    );
  vga_sprite_rom_addr20_addsub0001_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_7_XORF_16637,
      O => vga_sprite_rom_addr20_addsub0001(7)
    );
  vga_sprite_rom_addr20_addsub0001_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X20Y48"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_7_CYINIT_16636,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0001_7_XORF_16637
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X20Y48"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CY0F_16635,
      IB => vga_sprite_rom_addr20_addsub0001_7_CYINIT_16636,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYSELF_16623,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(7)
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y48"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CY0F_16635,
      IB => vga_sprite_rom_addr20_addsub0001_7_CY0F_16635,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYSELF_16623,
      O => vga_sprite_rom_addr20_addsub0001_7_CYMUXF2_16618
    );
  vga_sprite_rom_addr20_addsub0001_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X20Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr20_addsub0001_7_CYINIT_16636
    );
  vga_sprite_rom_addr20_addsub0001_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X20Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(7),
      O => vga_sprite_rom_addr20_addsub0001_7_CY0F_16635
    );
  vga_sprite_rom_addr20_addsub0001_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X20Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0001_7_CYSELF_16623
    );
  vga_sprite_rom_addr20_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_7_XORG_16625,
      O => vga_sprite_rom_addr20_addsub0001(8)
    );
  vga_sprite_rom_addr20_addsub0001_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X20Y48"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(7),
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0001_7_XORG_16625
    );
  vga_sprite_rom_addr20_addsub0001_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST_16622,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(8)
    );
  vga_sprite_rom_addr20_addsub0001_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X20Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr20_addsub0001_7_FASTCARRY_16620
    );
  vga_sprite_rom_addr20_addsub0001_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X20Y48"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_7_CYSELG_16609,
      I1 => vga_sprite_rom_addr20_addsub0001_7_CYSELF_16623,
      O => vga_sprite_rom_addr20_addsub0001_7_CYAND_16621
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X20Y48"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CYMUXG2_16619,
      IB => vga_sprite_rom_addr20_addsub0001_7_FASTCARRY_16620,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYAND_16621,
      O => vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST_16622
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y48"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CY0G_16617,
      IB => vga_sprite_rom_addr20_addsub0001_7_CYMUXF2_16618,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYSELG_16609,
      O => vga_sprite_rom_addr20_addsub0001_7_CYMUXG2_16619
    );
  vga_sprite_rom_addr20_addsub0001_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X20Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(8),
      O => vga_sprite_rom_addr20_addsub0001_7_CY0G_16617
    );
  vga_sprite_rom_addr20_addsub0001_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X20Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0001_7_CYSELG_16609
    );
  vga_sprite_rom_addr20_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_9_XORF_16676,
      O => vga_sprite_rom_addr20_addsub0001(9)
    );
  vga_sprite_rom_addr20_addsub0001_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_9_CYINIT_16675,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0001_9_XORF_16676
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CY0F_16674,
      IB => vga_sprite_rom_addr20_addsub0001_9_CYINIT_16675,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYSELF_16662,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(9)
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CY0F_16674,
      IB => vga_sprite_rom_addr20_addsub0001_9_CY0F_16674,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYSELF_16662,
      O => vga_sprite_rom_addr20_addsub0001_9_CYMUXF2_16657
    );
  vga_sprite_rom_addr20_addsub0001_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr20_addsub0001_9_CYINIT_16675
    );
  vga_sprite_rom_addr20_addsub0001_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(9),
      O => vga_sprite_rom_addr20_addsub0001_9_CY0F_16674
    );
  vga_sprite_rom_addr20_addsub0001_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0001_9_CYSELF_16662
    );
  vga_sprite_rom_addr20_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_9_XORG_16664,
      O => vga_sprite_rom_addr20_addsub0001(10)
    );
  vga_sprite_rom_addr20_addsub0001_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(9),
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr20_addsub0001_9_XORG_16664
    );
  vga_sprite_rom_addr20_addsub0001_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST_16661,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(10)
    );
  vga_sprite_rom_addr20_addsub0001_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr20_addsub0001_9_FASTCARRY_16659
    );
  vga_sprite_rom_addr20_addsub0001_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_9_CYSELG_16648,
      I1 => vga_sprite_rom_addr20_addsub0001_9_CYSELF_16662,
      O => vga_sprite_rom_addr20_addsub0001_9_CYAND_16660
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CYMUXG2_16658,
      IB => vga_sprite_rom_addr20_addsub0001_9_FASTCARRY_16659,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYAND_16660,
      O => vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST_16661
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CY0G_16656,
      IB => vga_sprite_rom_addr20_addsub0001_9_CYMUXF2_16657,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYSELG_16648,
      O => vga_sprite_rom_addr20_addsub0001_9_CYMUXG2_16658
    );
  vga_sprite_rom_addr20_addsub0001_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(10),
      O => vga_sprite_rom_addr20_addsub0001_9_CY0G_16656
    );
  vga_sprite_rom_addr20_addsub0001_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr20_addsub0001_9_CYSELG_16648
    );
  vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      O => vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO_16695
    );
  vga_sprite_rom_addr20_addsub0001_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_XORF_16715,
      O => vga_sprite_rom_addr20_addsub0001(11)
    );
  vga_sprite_rom_addr20_addsub0001_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_11_CYINIT_16714,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr20_addsub0001_11_XORF_16715
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_CY0F_16713,
      IB => vga_sprite_rom_addr20_addsub0001_11_CYINIT_16714,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYSELF_16701,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(11)
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_CY0F_16713,
      IB => vga_sprite_rom_addr20_addsub0001_11_CY0F_16713,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYSELF_16701,
      O => vga_sprite_rom_addr20_addsub0001_11_CYMUXF2_16696
    );
  vga_sprite_rom_addr20_addsub0001_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr20_addsub0001_11_CYINIT_16714
    );
  vga_sprite_rom_addr20_addsub0001_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(11),
      O => vga_sprite_rom_addr20_addsub0001_11_CY0F_16713
    );
  vga_sprite_rom_addr20_addsub0001_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr20_addsub0001_11_CYSELF_16701
    );
  vga_sprite_rom_addr20_addsub0001_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_XORG_16703,
      O => vga_sprite_rom_addr20_addsub0001(12)
    );
  vga_sprite_rom_addr20_addsub0001_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(11),
      I1 => vga_sprite_rom_addr20_addsub0001_11_G,
      O => vga_sprite_rom_addr20_addsub0001_11_XORG_16703
    );
  vga_sprite_rom_addr20_addsub0001_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr20_addsub0001_11_FASTCARRY_16698
    );
  vga_sprite_rom_addr20_addsub0001_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_11_CYSELG_16686,
      I1 => vga_sprite_rom_addr20_addsub0001_11_CYSELF_16701,
      O => vga_sprite_rom_addr20_addsub0001_11_CYAND_16699
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_CYMUXG2_16697,
      IB => vga_sprite_rom_addr20_addsub0001_11_FASTCARRY_16698,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYAND_16699,
      O => vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST_16700
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO_16695,
      IB => vga_sprite_rom_addr20_addsub0001_11_CYMUXF2_16696,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYSELG_16686,
      O => vga_sprite_rom_addr20_addsub0001_11_CYMUXG2_16697
    );
  vga_sprite_rom_addr20_addsub0001_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_G,
      O => vga_sprite_rom_addr20_addsub0001_11_CYSELG_16686
    );
  vga_sprite_rom_addr20_addsub0001_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_13_XORF_16730,
      O => vga_sprite_rom_addr20_addsub0001(13)
    );
  vga_sprite_rom_addr20_addsub0001_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X20Y51"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_13_CYINIT_16729,
      I1 => vga_sprite_rom_addr20_addsub0000_13_rt_16727,
      O => vga_sprite_rom_addr20_addsub0001_13_XORF_16730
    );
  vga_sprite_rom_addr20_addsub0001_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST_16700,
      O => vga_sprite_rom_addr20_addsub0001_13_CYINIT_16729
    );
  U1_q_01_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      O => U1_q_01_LOGIC_ZERO_16752
    );
  U1_q_01_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      O => U1_q_01_LOGIC_ONE_16776
    );
  U1_q_01_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORF_16777,
      O => U1_q_01_DXMUX_16779
    );
  U1_q_01_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      I0 => U1_q_01_CYINIT_16775,
      I1 => U1_Mcount_q_lut(0),
      O => U1_q_01_XORF_16777
    );
  U1_q_01_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      IA => U1_q_01_LOGIC_ONE_16776,
      IB => U1_q_01_CYINIT_16775,
      SEL => U1_q_01_CYSELF_16766,
      O => U1_Mcount_q_cy_0_Q
    );
  U1_q_01_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_BXINV_16764,
      O => U1_q_01_CYINIT_16775
    );
  U1_q_01_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_lut(0),
      O => U1_q_01_CYSELF_16766
    );
  U1_q_01_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U1_q_01_BXINV_16764
    );
  U1_q_01_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORG_16755,
      O => U1_q_01_DYMUX_16757
    );
  U1_q_01_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      I0 => U1_Mcount_q_cy_0_Q,
      I1 => U1_q_01_G,
      O => U1_q_01_XORG_16755
    );
  U1_q_01_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_CYMUXG_16754,
      O => U1_Mcount_q_cy_1_Q
    );
  U1_q_01_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      IA => U1_q_01_LOGIC_ZERO_16752,
      IB => U1_Mcount_q_cy_0_Q,
      SEL => U1_q_01_CYSELG_16743,
      O => U1_q_01_CYMUXG_16754
    );
  U1_q_01_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_G,
      O => U1_q_01_CYSELG_16743
    );
  U1_q_01_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U1_q_01_SRINV_16741
    );
  U1_q_01_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_01_CLKINV_16740
    );
  U1_q_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      O => U1_q_2_LOGIC_ZERO_16806
    );
  U1_q_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORF_16833,
      O => U1_q_2_DXMUX_16835
    );
  U1_q_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      I0 => U1_q_2_CYINIT_16832,
      I1 => U1_q_2_F,
      O => U1_q_2_XORF_16833
    );
  U1_q_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_16806,
      IB => U1_q_2_CYINIT_16832,
      SEL => U1_q_2_CYSELF_16812,
      O => U1_Mcount_q_cy_2_Q
    );
  U1_q_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_16806,
      IB => U1_q_2_LOGIC_ZERO_16806,
      SEL => U1_q_2_CYSELF_16812,
      O => U1_q_2_CYMUXF2_16807
    );
  U1_q_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_CYINIT_16832
    );
  U1_q_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_F,
      O => U1_q_2_CYSELF_16812
    );
  U1_q_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORG_16814,
      O => U1_q_2_DYMUX_16816
    );
  U1_q_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      I0 => U1_Mcount_q_cy_2_Q,
      I1 => U1_q_2_G,
      O => U1_q_2_XORG_16814
    );
  U1_q_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_CYMUXFAST_16811,
      O => U1_Mcount_q_cy_3_Q
    );
  U1_q_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_FASTCARRY_16809
    );
  U1_q_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      I0 => U1_q_2_CYSELG_16797,
      I1 => U1_q_2_CYSELF_16812,
      O => U1_q_2_CYAND_16810
    );
  U1_q_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U1_q_2_CYMUXG2_16808,
      IB => U1_q_2_FASTCARRY_16809,
      SEL => U1_q_2_CYAND_16810,
      O => U1_q_2_CYMUXFAST_16811
    );
  U1_q_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_16806,
      IB => U1_q_2_CYMUXF2_16807,
      SEL => U1_q_2_CYSELG_16797,
      O => U1_q_2_CYMUXG2_16808
    );
  U1_q_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_G,
      O => U1_q_2_CYSELG_16797
    );
  U1_q_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U1_q_2_SRINV_16795
    );
  U1_q_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_2_CLKINV_16794
    );
  U1_q_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      O => U1_q_4_LOGIC_ZERO_16862
    );
  U1_q_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORF_16889,
      O => U1_q_4_DXMUX_16891
    );
  U1_q_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      I0 => U1_q_4_CYINIT_16888,
      I1 => U1_q_4_F,
      O => U1_q_4_XORF_16889
    );
  U1_q_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_16862,
      IB => U1_q_4_CYINIT_16888,
      SEL => U1_q_4_CYSELF_16868,
      O => U1_Mcount_q_cy_4_Q
    );
  U1_q_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_16862,
      IB => U1_q_4_LOGIC_ZERO_16862,
      SEL => U1_q_4_CYSELF_16868,
      O => U1_q_4_CYMUXF2_16863
    );
  U1_q_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_CYINIT_16888
    );
  U1_q_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_F,
      O => U1_q_4_CYSELF_16868
    );
  U1_q_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORG_16870,
      O => U1_q_4_DYMUX_16872
    );
  U1_q_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      I0 => U1_Mcount_q_cy_4_Q,
      I1 => U1_q_4_G,
      O => U1_q_4_XORG_16870
    );
  U1_q_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_CYMUXFAST_16867,
      O => U1_Mcount_q_cy_5_Q
    );
  U1_q_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_FASTCARRY_16865
    );
  U1_q_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      I0 => U1_q_4_CYSELG_16853,
      I1 => U1_q_4_CYSELF_16868,
      O => U1_q_4_CYAND_16866
    );
  U1_q_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U1_q_4_CYMUXG2_16864,
      IB => U1_q_4_FASTCARRY_16865,
      SEL => U1_q_4_CYAND_16866,
      O => U1_q_4_CYMUXFAST_16867
    );
  U1_q_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_16862,
      IB => U1_q_4_CYMUXF2_16863,
      SEL => U1_q_4_CYSELG_16853,
      O => U1_q_4_CYMUXG2_16864
    );
  U1_q_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_G,
      O => U1_q_4_CYSELG_16853
    );
  U1_q_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U1_q_4_SRINV_16851
    );
  U1_q_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_4_CLKINV_16850
    );
  U1_q_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      O => U1_q_6_LOGIC_ZERO_16918
    );
  U1_q_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORF_16945,
      O => U1_q_6_DXMUX_16947
    );
  U1_q_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      I0 => U1_q_6_CYINIT_16944,
      I1 => U1_q_6_F,
      O => U1_q_6_XORF_16945
    );
  U1_q_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_16918,
      IB => U1_q_6_CYINIT_16944,
      SEL => U1_q_6_CYSELF_16924,
      O => U1_Mcount_q_cy_6_Q
    );
  U1_q_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_16918,
      IB => U1_q_6_LOGIC_ZERO_16918,
      SEL => U1_q_6_CYSELF_16924,
      O => U1_q_6_CYMUXF2_16919
    );
  U1_q_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_CYINIT_16944
    );
  U1_q_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_F,
      O => U1_q_6_CYSELF_16924
    );
  U1_q_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORG_16926,
      O => U1_q_6_DYMUX_16928
    );
  U1_q_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      I0 => U1_Mcount_q_cy_6_Q,
      I1 => U1_q_6_G,
      O => U1_q_6_XORG_16926
    );
  U1_q_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_CYMUXFAST_16923,
      O => U1_Mcount_q_cy_7_Q
    );
  U1_q_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_FASTCARRY_16921
    );
  U1_q_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      I0 => U1_q_6_CYSELG_16909,
      I1 => U1_q_6_CYSELF_16924,
      O => U1_q_6_CYAND_16922
    );
  U1_q_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U1_q_6_CYMUXG2_16920,
      IB => U1_q_6_FASTCARRY_16921,
      SEL => U1_q_6_CYAND_16922,
      O => U1_q_6_CYMUXFAST_16923
    );
  U1_q_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_16918,
      IB => U1_q_6_CYMUXF2_16919,
      SEL => U1_q_6_CYSELG_16909,
      O => U1_q_6_CYMUXG2_16920
    );
  U1_q_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_G,
      O => U1_q_6_CYSELG_16909
    );
  U1_q_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U1_q_6_SRINV_16907
    );
  U1_q_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_6_CLKINV_16906
    );
  U1_q_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      O => U1_q_8_LOGIC_ZERO_16974
    );
  U1_q_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORF_17001,
      O => U1_q_8_DXMUX_17003
    );
  U1_q_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      I0 => U1_q_8_CYINIT_17000,
      I1 => U1_q_8_F,
      O => U1_q_8_XORF_17001
    );
  U1_q_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_16974,
      IB => U1_q_8_CYINIT_17000,
      SEL => U1_q_8_CYSELF_16980,
      O => U1_Mcount_q_cy_8_Q
    );
  U1_q_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_16974,
      IB => U1_q_8_LOGIC_ZERO_16974,
      SEL => U1_q_8_CYSELF_16980,
      O => U1_q_8_CYMUXF2_16975
    );
  U1_q_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_CYINIT_17000
    );
  U1_q_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_F,
      O => U1_q_8_CYSELF_16980
    );
  U1_q_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORG_16982,
      O => U1_q_8_DYMUX_16984
    );
  U1_q_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      I0 => U1_Mcount_q_cy_8_Q,
      I1 => U1_q_8_G,
      O => U1_q_8_XORG_16982
    );
  U1_q_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_CYMUXFAST_16979,
      O => U1_Mcount_q_cy_9_Q
    );
  U1_q_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_FASTCARRY_16977
    );
  U1_q_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      I0 => U1_q_8_CYSELG_16965,
      I1 => U1_q_8_CYSELF_16980,
      O => U1_q_8_CYAND_16978
    );
  U1_q_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U1_q_8_CYMUXG2_16976,
      IB => U1_q_8_FASTCARRY_16977,
      SEL => U1_q_8_CYAND_16978,
      O => U1_q_8_CYMUXFAST_16979
    );
  U1_q_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_16974,
      IB => U1_q_8_CYMUXF2_16975,
      SEL => U1_q_8_CYSELG_16965,
      O => U1_q_8_CYMUXG2_16976
    );
  U1_q_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_G,
      O => U1_q_8_CYSELG_16965
    );
  U1_q_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U1_q_8_SRINV_16963
    );
  U1_q_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_8_CLKINV_16962
    );
  U1_q_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      O => U1_q_10_LOGIC_ZERO_17030
    );
  U1_q_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORF_17057,
      O => U1_q_10_DXMUX_17059
    );
  U1_q_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      I0 => U1_q_10_CYINIT_17056,
      I1 => U1_q_10_F,
      O => U1_q_10_XORF_17057
    );
  U1_q_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_17030,
      IB => U1_q_10_CYINIT_17056,
      SEL => U1_q_10_CYSELF_17036,
      O => U1_Mcount_q_cy_10_Q
    );
  U1_q_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_17030,
      IB => U1_q_10_LOGIC_ZERO_17030,
      SEL => U1_q_10_CYSELF_17036,
      O => U1_q_10_CYMUXF2_17031
    );
  U1_q_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_CYINIT_17056
    );
  U1_q_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_F,
      O => U1_q_10_CYSELF_17036
    );
  U1_q_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORG_17038,
      O => U1_q_10_DYMUX_17040
    );
  U1_q_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      I0 => U1_Mcount_q_cy_10_Q,
      I1 => U1_q_10_G,
      O => U1_q_10_XORG_17038
    );
  U1_q_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_CYMUXFAST_17035,
      O => U1_Mcount_q_cy_11_Q
    );
  U1_q_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_FASTCARRY_17033
    );
  U1_q_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      I0 => U1_q_10_CYSELG_17021,
      I1 => U1_q_10_CYSELF_17036,
      O => U1_q_10_CYAND_17034
    );
  U1_q_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U1_q_10_CYMUXG2_17032,
      IB => U1_q_10_FASTCARRY_17033,
      SEL => U1_q_10_CYAND_17034,
      O => U1_q_10_CYMUXFAST_17035
    );
  U1_q_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_17030,
      IB => U1_q_10_CYMUXF2_17031,
      SEL => U1_q_10_CYSELG_17021,
      O => U1_q_10_CYMUXG2_17032
    );
  U1_q_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_G,
      O => U1_q_10_CYSELG_17021
    );
  U1_q_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U1_q_10_SRINV_17019
    );
  U1_q_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_10_CLKINV_17018
    );
  U1_q_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      O => U1_q_12_LOGIC_ZERO_17086
    );
  U1_q_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORF_17113,
      O => U1_q_12_DXMUX_17115
    );
  U1_q_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      I0 => U1_q_12_CYINIT_17112,
      I1 => U1_q_12_F,
      O => U1_q_12_XORF_17113
    );
  U1_q_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_17086,
      IB => U1_q_12_CYINIT_17112,
      SEL => U1_q_12_CYSELF_17092,
      O => U1_Mcount_q_cy_12_Q
    );
  U1_q_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_17086,
      IB => U1_q_12_LOGIC_ZERO_17086,
      SEL => U1_q_12_CYSELF_17092,
      O => U1_q_12_CYMUXF2_17087
    );
  U1_q_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_CYINIT_17112
    );
  U1_q_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_F,
      O => U1_q_12_CYSELF_17092
    );
  U1_q_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORG_17094,
      O => U1_q_12_DYMUX_17096
    );
  U1_q_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      I0 => U1_Mcount_q_cy_12_Q,
      I1 => U1_q_12_G,
      O => U1_q_12_XORG_17094
    );
  U1_q_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_CYMUXFAST_17091,
      O => U1_Mcount_q_cy_13_Q
    );
  U1_q_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_FASTCARRY_17089
    );
  U1_q_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      I0 => U1_q_12_CYSELG_17077,
      I1 => U1_q_12_CYSELF_17092,
      O => U1_q_12_CYAND_17090
    );
  U1_q_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      IA => U1_q_12_CYMUXG2_17088,
      IB => U1_q_12_FASTCARRY_17089,
      SEL => U1_q_12_CYAND_17090,
      O => U1_q_12_CYMUXFAST_17091
    );
  U1_q_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_17086,
      IB => U1_q_12_CYMUXF2_17087,
      SEL => U1_q_12_CYSELG_17077,
      O => U1_q_12_CYMUXG2_17088
    );
  U1_q_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_G,
      O => U1_q_12_CYSELG_17077
    );
  U1_q_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U1_q_12_SRINV_17075
    );
  U1_q_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_12_CLKINV_17074
    );
  U1_q_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      O => U1_q_14_LOGIC_ZERO_17142
    );
  U1_q_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORF_17169,
      O => U1_q_14_DXMUX_17171
    );
  U1_q_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      I0 => U1_q_14_CYINIT_17168,
      I1 => U1_q_14_F,
      O => U1_q_14_XORF_17169
    );
  U1_q_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_17142,
      IB => U1_q_14_CYINIT_17168,
      SEL => U1_q_14_CYSELF_17148,
      O => U1_Mcount_q_cy_14_Q
    );
  U1_q_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_17142,
      IB => U1_q_14_LOGIC_ZERO_17142,
      SEL => U1_q_14_CYSELF_17148,
      O => U1_q_14_CYMUXF2_17143
    );
  U1_q_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_CYINIT_17168
    );
  U1_q_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_F,
      O => U1_q_14_CYSELF_17148
    );
  U1_q_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORG_17150,
      O => U1_q_14_DYMUX_17152
    );
  U1_q_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      I0 => U1_Mcount_q_cy_14_Q,
      I1 => U1_q_14_G,
      O => U1_q_14_XORG_17150
    );
  U1_q_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_FASTCARRY_17145
    );
  U1_q_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      I0 => U1_q_14_CYSELG_17133,
      I1 => U1_q_14_CYSELF_17148,
      O => U1_q_14_CYAND_17146
    );
  U1_q_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      IA => U1_q_14_CYMUXG2_17144,
      IB => U1_q_14_FASTCARRY_17145,
      SEL => U1_q_14_CYAND_17146,
      O => U1_q_14_CYMUXFAST_17147
    );
  U1_q_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_17142,
      IB => U1_q_14_CYMUXF2_17143,
      SEL => U1_q_14_CYSELG_17133,
      O => U1_q_14_CYMUXG2_17144
    );
  U1_q_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_G,
      O => U1_q_14_CYSELG_17133
    );
  U1_q_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U1_q_14_SRINV_17131
    );
  U1_q_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_14_CLKINV_17130
    );
  U1_q_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y76"
    )
    port map (
      O => U1_q_16_LOGIC_ZERO_17217
    );
  U1_q_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORF_17218,
      O => U1_q_16_DXMUX_17220
    );
  U1_q_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y76"
    )
    port map (
      I0 => U1_q_16_CYINIT_17216,
      I1 => U1_q_16_F,
      O => U1_q_16_XORF_17218
    );
  U1_q_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y76"
    )
    port map (
      IA => U1_q_16_LOGIC_ZERO_17217,
      IB => U1_q_16_CYINIT_17216,
      SEL => U1_q_16_CYSELF_17207,
      O => U1_Mcount_q_cy_16_Q
    );
  U1_q_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_CYMUXFAST_17147,
      O => U1_q_16_CYINIT_17216
    );
  U1_q_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_F,
      O => U1_q_16_CYSELF_17207
    );
  U1_q_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORG_17197,
      O => U1_q_16_DYMUX_17199
    );
  U1_q_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y76"
    )
    port map (
      I0 => U1_Mcount_q_cy_16_Q,
      I1 => U1_q_171_rt_17194,
      O => U1_q_16_XORG_17197
    );
  U1_q_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U1_q_16_SRINV_17186
    );
  U1_q_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_16_CLKINV_17185
    );
  b_Madd_add0004_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y28"
    )
    port map (
      IA => b_Madd_add0004_add0000_cy_1_CY0F_17255,
      IB => b_Madd_add0004_add0000_cy_1_CYINIT_17256,
      SEL => b_Madd_add0004_add0000_cy_1_CYSELF_17247,
      O => b_Madd_add0004_add0000_cy_0_Q
    );
  b_Madd_add0004_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_BXINV_17245,
      O => b_Madd_add0004_add0000_cy_1_CYINIT_17256
    );
  b_Madd_add0004_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => b_Madd_add0004_add0000_cy_1_CY0F_17255
    );
  b_Madd_add0004_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(0),
      O => b_Madd_add0004_add0000_cy_1_CYSELF_17247
    );
  b_Madd_add0004_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0004_add0000_cy_1_BXINV_17245
    );
  b_Madd_add0004_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_CYMUXG_17244,
      O => b_Madd_add0004_add0000_cy_1_Q
    );
  b_Madd_add0004_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y28"
    )
    port map (
      IA => b_Madd_add0004_add0000_cy_1_CY0G_17242,
      IB => b_Madd_add0004_add0000_cy_0_Q,
      SEL => b_Madd_add0004_add0000_cy_1_CYSELG_17234,
      O => b_Madd_add0004_add0000_cy_1_CYMUXG_17244
    );
  b_Madd_add0004_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => b_Madd_add0004_add0000_cy_1_CY0G_17242
    );
  b_Madd_add0004_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(1),
      O => b_Madd_add0004_add0000_cy_1_CYSELG_17234
    );
  b_add0004_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_2_XORF_17294,
      O => b_add0004_add0000(2)
    );
  b_add0004_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y29"
    )
    port map (
      I0 => b_add0004_add0000_2_CYINIT_17293,
      I1 => b_Madd_add0004_add0000_lut(2),
      O => b_add0004_add0000_2_XORF_17294
    );
  b_add0004_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y29"
    )
    port map (
      IA => b_add0004_add0000_2_CY0F_17292,
      IB => b_add0004_add0000_2_CYINIT_17293,
      SEL => b_add0004_add0000_2_CYSELF_17280,
      O => b_Madd_add0004_add0000_cy_2_Q
    );
  b_add0004_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y29"
    )
    port map (
      IA => b_add0004_add0000_2_CY0F_17292,
      IB => b_add0004_add0000_2_CY0F_17292,
      SEL => b_add0004_add0000_2_CYSELF_17280,
      O => b_add0004_add0000_2_CYMUXF2_17275
    );
  b_add0004_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_Q,
      O => b_add0004_add0000_2_CYINIT_17293
    );
  b_add0004_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(2),
      O => b_add0004_add0000_2_CY0F_17292
    );
  b_add0004_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(2),
      O => b_add0004_add0000_2_CYSELF_17280
    );
  b_add0004_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_2_XORG_17282,
      O => b_add0004_add0000(3)
    );
  b_add0004_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y29"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_2_Q,
      I1 => b_Madd_add0004_add0000_lut(3),
      O => b_add0004_add0000_2_XORG_17282
    );
  b_add0004_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_2_CYMUXFAST_17279,
      O => b_Madd_add0004_add0000_cy_3_Q
    );
  b_add0004_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_Q,
      O => b_add0004_add0000_2_FASTCARRY_17277
    );
  b_add0004_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y29"
    )
    port map (
      I0 => b_add0004_add0000_2_CYSELG_17266,
      I1 => b_add0004_add0000_2_CYSELF_17280,
      O => b_add0004_add0000_2_CYAND_17278
    );
  b_add0004_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y29"
    )
    port map (
      IA => b_add0004_add0000_2_CYMUXG2_17276,
      IB => b_add0004_add0000_2_FASTCARRY_17277,
      SEL => b_add0004_add0000_2_CYAND_17278,
      O => b_add0004_add0000_2_CYMUXFAST_17279
    );
  b_add0004_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y29"
    )
    port map (
      IA => b_add0004_add0000_2_CY0G_17274,
      IB => b_add0004_add0000_2_CYMUXF2_17275,
      SEL => b_add0004_add0000_2_CYSELG_17266,
      O => b_add0004_add0000_2_CYMUXG2_17276
    );
  b_add0004_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(3),
      O => b_add0004_add0000_2_CY0G_17274
    );
  b_add0004_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(3),
      O => b_add0004_add0000_2_CYSELG_17266
    );
  b_add0004_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_4_XORF_17333,
      O => b_add0004_add0000(4)
    );
  b_add0004_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y30"
    )
    port map (
      I0 => b_add0004_add0000_4_CYINIT_17332,
      I1 => b_Madd_add0004_add0000_lut(4),
      O => b_add0004_add0000_4_XORF_17333
    );
  b_add0004_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y30"
    )
    port map (
      IA => b_add0004_add0000_4_CY0F_17331,
      IB => b_add0004_add0000_4_CYINIT_17332,
      SEL => b_add0004_add0000_4_CYSELF_17319,
      O => b_Madd_add0004_add0000_cy_4_Q
    );
  b_add0004_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y30"
    )
    port map (
      IA => b_add0004_add0000_4_CY0F_17331,
      IB => b_add0004_add0000_4_CY0F_17331,
      SEL => b_add0004_add0000_4_CYSELF_17319,
      O => b_add0004_add0000_4_CYMUXF2_17314
    );
  b_add0004_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_3_Q,
      O => b_add0004_add0000_4_CYINIT_17332
    );
  b_add0004_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(4),
      O => b_add0004_add0000_4_CY0F_17331
    );
  b_add0004_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(4),
      O => b_add0004_add0000_4_CYSELF_17319
    );
  b_add0004_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_4_XORG_17321,
      O => b_add0004_add0000(5)
    );
  b_add0004_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y30"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_4_Q,
      I1 => b_Madd_add0004_add0000_lut(5),
      O => b_add0004_add0000_4_XORG_17321
    );
  b_add0004_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_4_CYMUXFAST_17318,
      O => b_Madd_add0004_add0000_cy_5_Q
    );
  b_add0004_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_3_Q,
      O => b_add0004_add0000_4_FASTCARRY_17316
    );
  b_add0004_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y30"
    )
    port map (
      I0 => b_add0004_add0000_4_CYSELG_17305,
      I1 => b_add0004_add0000_4_CYSELF_17319,
      O => b_add0004_add0000_4_CYAND_17317
    );
  b_add0004_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y30"
    )
    port map (
      IA => b_add0004_add0000_4_CYMUXG2_17315,
      IB => b_add0004_add0000_4_FASTCARRY_17316,
      SEL => b_add0004_add0000_4_CYAND_17317,
      O => b_add0004_add0000_4_CYMUXFAST_17318
    );
  b_add0004_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y30"
    )
    port map (
      IA => b_add0004_add0000_4_CY0G_17313,
      IB => b_add0004_add0000_4_CYMUXF2_17314,
      SEL => b_add0004_add0000_4_CYSELG_17305,
      O => b_add0004_add0000_4_CYMUXG2_17315
    );
  b_add0004_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(5),
      O => b_add0004_add0000_4_CY0G_17313
    );
  b_add0004_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(5),
      O => b_add0004_add0000_4_CYSELG_17305
    );
  b_add0004_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_6_XORF_17372,
      O => b_add0004_add0000(6)
    );
  b_add0004_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y31"
    )
    port map (
      I0 => b_add0004_add0000_6_CYINIT_17371,
      I1 => b_Madd_add0004_add0000_lut(6),
      O => b_add0004_add0000_6_XORF_17372
    );
  b_add0004_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y31"
    )
    port map (
      IA => b_add0004_add0000_6_CY0F_17370,
      IB => b_add0004_add0000_6_CYINIT_17371,
      SEL => b_add0004_add0000_6_CYSELF_17358,
      O => b_Madd_add0004_add0000_cy_6_Q
    );
  b_add0004_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y31"
    )
    port map (
      IA => b_add0004_add0000_6_CY0F_17370,
      IB => b_add0004_add0000_6_CY0F_17370,
      SEL => b_add0004_add0000_6_CYSELF_17358,
      O => b_add0004_add0000_6_CYMUXF2_17353
    );
  b_add0004_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_5_Q,
      O => b_add0004_add0000_6_CYINIT_17371
    );
  b_add0004_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(6),
      O => b_add0004_add0000_6_CY0F_17370
    );
  b_add0004_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(6),
      O => b_add0004_add0000_6_CYSELF_17358
    );
  b_add0004_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_6_XORG_17360,
      O => b_add0004_add0000(7)
    );
  b_add0004_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y31"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_6_Q,
      I1 => b_Madd_add0004_add0000_lut(7),
      O => b_add0004_add0000_6_XORG_17360
    );
  b_add0004_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_5_Q,
      O => b_add0004_add0000_6_FASTCARRY_17355
    );
  b_add0004_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y31"
    )
    port map (
      I0 => b_add0004_add0000_6_CYSELG_17344,
      I1 => b_add0004_add0000_6_CYSELF_17358,
      O => b_add0004_add0000_6_CYAND_17356
    );
  b_add0004_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y31"
    )
    port map (
      IA => b_add0004_add0000_6_CYMUXG2_17354,
      IB => b_add0004_add0000_6_FASTCARRY_17355,
      SEL => b_add0004_add0000_6_CYAND_17356,
      O => b_add0004_add0000_6_CYMUXFAST_17357
    );
  b_add0004_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y31"
    )
    port map (
      IA => b_add0004_add0000_6_CY0G_17352,
      IB => b_add0004_add0000_6_CYMUXF2_17353,
      SEL => b_add0004_add0000_6_CYSELG_17344,
      O => b_add0004_add0000_6_CYMUXG2_17354
    );
  b_add0004_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(7),
      O => b_add0004_add0000_6_CY0G_17352
    );
  b_add0004_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(7),
      O => b_add0004_add0000_6_CYSELG_17344
    );
  b_add0004_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_8_XORF_17403,
      O => b_add0004_add0000(8)
    );
  b_add0004_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y32"
    )
    port map (
      I0 => b_add0004_add0000_8_CYINIT_17402,
      I1 => b_Madd_add0004_add0000_lut(8),
      O => b_add0004_add0000_8_XORF_17403
    );
  b_add0004_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y32"
    )
    port map (
      IA => b_add0004_add0000_8_CY0F_17401,
      IB => b_add0004_add0000_8_CYINIT_17402,
      SEL => b_add0004_add0000_8_CYSELF_17393,
      O => b_Madd_add0004_add0000_cy_8_Q
    );
  b_add0004_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_6_CYMUXFAST_17357,
      O => b_add0004_add0000_8_CYINIT_17402
    );
  b_add0004_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(8),
      O => b_add0004_add0000_8_CY0F_17401
    );
  b_add0004_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(8),
      O => b_add0004_add0000_8_CYSELF_17393
    );
  b_add0004_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_8_XORG_17390,
      O => b_add0004_add0000(9)
    );
  b_add0004_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y32"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_8_Q,
      I1 => b_Maccum_cmonav_lut(9),
      O => b_add0004_add0000_8_XORG_17390
    );
  b_rreyv_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_XORF_17453,
      O => b_rreyv_0_DXMUX_17455
    );
  b_rreyv_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y51"
    )
    port map (
      I0 => b_rreyv_0_CYINIT_17452,
      I1 => b_Maccum_rreyv_lut(0),
      O => b_rreyv_0_XORF_17453
    );
  b_rreyv_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y51"
    )
    port map (
      IA => b_rreyv_0_CY0F_17451,
      IB => b_rreyv_0_CYINIT_17452,
      SEL => b_rreyv_0_CYSELF_17443,
      O => b_Maccum_rreyv_cy_0_Q
    );
  b_rreyv_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_BXINV_17441,
      O => b_rreyv_0_CYINIT_17452
    );
  b_rreyv_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(0),
      O => b_rreyv_0_CY0F_17451
    );
  b_rreyv_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(0),
      O => b_rreyv_0_CYSELF_17443
    );
  b_rreyv_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_rreyv_0_BXINV_17441
    );
  b_rreyv_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_XORG_17431,
      O => b_rreyv_0_DYMUX_17433
    );
  b_rreyv_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y51"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_0_Q,
      I1 => b_Maccum_rreyv_lut(1),
      O => b_rreyv_0_XORG_17431
    );
  b_rreyv_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_CYMUXG_17430,
      O => b_Maccum_rreyv_cy_1_Q
    );
  b_rreyv_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y51"
    )
    port map (
      IA => b_rreyv_0_CY0G_17428,
      IB => b_Maccum_rreyv_cy_0_Q,
      SEL => b_rreyv_0_CYSELG_17420,
      O => b_rreyv_0_CYMUXG_17430
    );
  b_rreyv_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(1),
      O => b_rreyv_0_CY0G_17428
    );
  b_rreyv_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(1),
      O => b_rreyv_0_CYSELG_17420
    );
  b_rreyv_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rreyv_0_SRINV_17418
    );
  b_rreyv_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_0_CLKINV_17417
    );
  b_rreyv_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_0_CEINV_17416
    );
  b_rreyv_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_2_XORF_17513,
      O => b_rreyv_2_DXMUX_17515
    );
  b_rreyv_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      I0 => b_rreyv_2_CYINIT_17512,
      I1 => b_Maccum_rreyv_lut(2),
      O => b_rreyv_2_XORF_17513
    );
  b_rreyv_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      IA => b_rreyv_2_CY0F_17511,
      IB => b_rreyv_2_CYINIT_17512,
      SEL => b_rreyv_2_CYSELF_17492,
      O => b_Maccum_rreyv_cy_2_Q
    );
  b_rreyv_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      IA => b_rreyv_2_CY0F_17511,
      IB => b_rreyv_2_CY0F_17511,
      SEL => b_rreyv_2_CYSELF_17492,
      O => b_rreyv_2_CYMUXF2_17487
    );
  b_rreyv_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_1_Q,
      O => b_rreyv_2_CYINIT_17512
    );
  b_rreyv_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(2),
      O => b_rreyv_2_CY0F_17511
    );
  b_rreyv_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(2),
      O => b_rreyv_2_CYSELF_17492
    );
  b_rreyv_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_2_XORG_17494,
      O => b_rreyv_2_DYMUX_17496
    );
  b_rreyv_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_2_Q,
      I1 => b_Maccum_rreyv_lut(3),
      O => b_rreyv_2_XORG_17494
    );
  b_rreyv_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_2_CYMUXFAST_17491,
      O => b_Maccum_rreyv_cy_3_Q
    );
  b_rreyv_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_1_Q,
      O => b_rreyv_2_FASTCARRY_17489
    );
  b_rreyv_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      I0 => b_rreyv_2_CYSELG_17478,
      I1 => b_rreyv_2_CYSELF_17492,
      O => b_rreyv_2_CYAND_17490
    );
  b_rreyv_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      IA => b_rreyv_2_CYMUXG2_17488,
      IB => b_rreyv_2_FASTCARRY_17489,
      SEL => b_rreyv_2_CYAND_17490,
      O => b_rreyv_2_CYMUXFAST_17491
    );
  b_rreyv_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      IA => b_rreyv_2_CY0G_17486,
      IB => b_rreyv_2_CYMUXF2_17487,
      SEL => b_rreyv_2_CYSELG_17478,
      O => b_rreyv_2_CYMUXG2_17488
    );
  b_rreyv_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(3),
      O => b_rreyv_2_CY0G_17486
    );
  b_rreyv_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(3),
      O => b_rreyv_2_CYSELG_17478
    );
  b_rreyv_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rreyv_2_SRINV_17476
    );
  b_rreyv_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_2_CLKINV_17475
    );
  b_rreyv_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_2_CEINV_17474
    );
  b_rreyv_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_4_XORF_17573,
      O => b_rreyv_4_DXMUX_17575
    );
  b_rreyv_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      I0 => b_rreyv_4_CYINIT_17572,
      I1 => b_Maccum_rreyv_lut(4),
      O => b_rreyv_4_XORF_17573
    );
  b_rreyv_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => b_rreyv_4_CY0F_17571,
      IB => b_rreyv_4_CYINIT_17572,
      SEL => b_rreyv_4_CYSELF_17551,
      O => b_Maccum_rreyv_cy_4_Q
    );
  b_rreyv_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => b_rreyv_4_CY0F_17571,
      IB => b_rreyv_4_CY0F_17571,
      SEL => b_rreyv_4_CYSELF_17551,
      O => b_rreyv_4_CYMUXF2_17546
    );
  b_rreyv_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_3_Q,
      O => b_rreyv_4_CYINIT_17572
    );
  b_rreyv_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(4),
      O => b_rreyv_4_CY0F_17571
    );
  b_rreyv_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(4),
      O => b_rreyv_4_CYSELF_17551
    );
  b_rreyv_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_4_XORG_17553,
      O => b_rreyv_4_DYMUX_17555
    );
  b_rreyv_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_4_Q,
      I1 => b_Maccum_rreyv_lut(5),
      O => b_rreyv_4_XORG_17553
    );
  b_rreyv_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_4_CYMUXFAST_17550,
      O => b_Maccum_rreyv_cy_5_Q
    );
  b_rreyv_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_3_Q,
      O => b_rreyv_4_FASTCARRY_17548
    );
  b_rreyv_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      I0 => b_rreyv_4_CYSELG_17537,
      I1 => b_rreyv_4_CYSELF_17551,
      O => b_rreyv_4_CYAND_17549
    );
  b_rreyv_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => b_rreyv_4_CYMUXG2_17547,
      IB => b_rreyv_4_FASTCARRY_17548,
      SEL => b_rreyv_4_CYAND_17549,
      O => b_rreyv_4_CYMUXFAST_17550
    );
  b_rreyv_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => b_rreyv_4_CY0G_17545,
      IB => b_rreyv_4_CYMUXF2_17546,
      SEL => b_rreyv_4_CYSELG_17537,
      O => b_rreyv_4_CYMUXG2_17547
    );
  b_rreyv_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(5),
      O => b_rreyv_4_CY0G_17545
    );
  b_rreyv_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(5),
      O => b_rreyv_4_CYSELG_17537
    );
  b_rreyv_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rreyv_4_SRINV_17535
    );
  b_rreyv_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_4_CLKINV_17534
    );
  b_rreyv_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_4_CEINV_17533
    );
  b_rreyv_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_6_XORF_17633,
      O => b_rreyv_6_DXMUX_17635
    );
  b_rreyv_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      I0 => b_rreyv_6_CYINIT_17632,
      I1 => b_Maccum_rreyv_lut(6),
      O => b_rreyv_6_XORF_17633
    );
  b_rreyv_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => b_rreyv_6_CY0F_17631,
      IB => b_rreyv_6_CYINIT_17632,
      SEL => b_rreyv_6_CYSELF_17612,
      O => b_Maccum_rreyv_cy_6_Q
    );
  b_rreyv_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => b_rreyv_6_CY0F_17631,
      IB => b_rreyv_6_CY0F_17631,
      SEL => b_rreyv_6_CYSELF_17612,
      O => b_rreyv_6_CYMUXF2_17607
    );
  b_rreyv_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_5_Q,
      O => b_rreyv_6_CYINIT_17632
    );
  b_rreyv_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(6),
      O => b_rreyv_6_CY0F_17631
    );
  b_rreyv_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(6),
      O => b_rreyv_6_CYSELF_17612
    );
  b_rreyv_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_6_XORG_17614,
      O => b_rreyv_6_DYMUX_17616
    );
  b_rreyv_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_6_Q,
      I1 => b_Maccum_rreyv_lut(7),
      O => b_rreyv_6_XORG_17614
    );
  b_rreyv_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_5_Q,
      O => b_rreyv_6_FASTCARRY_17609
    );
  b_rreyv_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      I0 => b_rreyv_6_CYSELG_17598,
      I1 => b_rreyv_6_CYSELF_17612,
      O => b_rreyv_6_CYAND_17610
    );
  b_rreyv_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => b_rreyv_6_CYMUXG2_17608,
      IB => b_rreyv_6_FASTCARRY_17609,
      SEL => b_rreyv_6_CYAND_17610,
      O => b_rreyv_6_CYMUXFAST_17611
    );
  b_rreyv_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => b_rreyv_6_CY0G_17606,
      IB => b_rreyv_6_CYMUXF2_17607,
      SEL => b_rreyv_6_CYSELG_17598,
      O => b_rreyv_6_CYMUXG2_17608
    );
  b_rreyv_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(7),
      O => b_rreyv_6_CY0G_17606
    );
  b_rreyv_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(7),
      O => b_rreyv_6_CYSELG_17598
    );
  b_rreyv_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rreyv_6_SRINV_17596
    );
  b_rreyv_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_6_CLKINV_17595
    );
  b_rreyv_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_6_CEINV_17594
    );
  b_rreyv_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_8_XORF_17686,
      O => b_rreyv_8_DXMUX_17688
    );
  b_rreyv_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      I0 => b_rreyv_8_CYINIT_17685,
      I1 => b_Maccum_rreyv_lut(8),
      O => b_rreyv_8_XORF_17686
    );
  b_rreyv_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      IA => b_rreyv_8_CY0F_17684,
      IB => b_rreyv_8_CYINIT_17685,
      SEL => b_rreyv_8_CYSELF_17676,
      O => b_Maccum_rreyv_cy_8_Q
    );
  b_rreyv_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_6_CYMUXFAST_17611,
      O => b_rreyv_8_CYINIT_17685
    );
  b_rreyv_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(8),
      O => b_rreyv_8_CY0F_17684
    );
  b_rreyv_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(8),
      O => b_rreyv_8_CYSELF_17676
    );
  b_rreyv_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_8_XORG_17665,
      O => b_rreyv_8_DYMUX_17667
    );
  b_rreyv_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_8_Q,
      I1 => b_Maccum_rreyv_lut_9_1_17662,
      O => b_rreyv_8_XORG_17665
    );
  b_rreyv_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rreyv_8_SRINV_17655
    );
  b_rreyv_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_8_CLKINV_17654
    );
  b_rreyv_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_8_CEINV_17653
    );
  romSkye_addr14_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_XORF_17730,
      O => romSkye_addr14(2)
    );
  romSkye_addr14_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y46"
    )
    port map (
      I0 => romSkye_addr14_2_CYINIT_17729,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(2),
      O => romSkye_addr14_2_XORF_17730
    );
  romSkye_addr14_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y46"
    )
    port map (
      IA => romSkye_addr14_2_CY0F_17728,
      IB => romSkye_addr14_2_CYINIT_17729,
      SEL => romSkye_addr14_2_CYSELF_17720,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q
    );
  romSkye_addr14_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_BXINV_17718,
      O => romSkye_addr14_2_CYINIT_17729
    );
  romSkye_addr14_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(0),
      O => romSkye_addr14_2_CY0F_17728
    );
  romSkye_addr14_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(2),
      O => romSkye_addr14_2_CYSELF_17720
    );
  romSkye_addr14_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => romSkye_addr14_2_BXINV_17718
    );
  romSkye_addr14_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_XORG_17716,
      O => romSkye_addr14(3)
    );
  romSkye_addr14_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y46"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(3),
      O => romSkye_addr14_2_XORG_17716
    );
  romSkye_addr14_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_CYMUXG_17715,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q
    );
  romSkye_addr14_2_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y46"
    )
    port map (
      IA => romSkye_addr14_2_CY0G_17713,
      IB => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q,
      SEL => romSkye_addr14_2_CYSELG_17705,
      O => romSkye_addr14_2_CYMUXG_17715
    );
  romSkye_addr14_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(1),
      O => romSkye_addr14_2_CY0G_17713
    );
  romSkye_addr14_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(3),
      O => romSkye_addr14_2_CYSELG_17705
    );
  romSkye_addr14_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_4_XORF_17769,
      O => romSkye_addr14(4)
    );
  romSkye_addr14_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y47"
    )
    port map (
      I0 => romSkye_addr14_4_CYINIT_17768,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(4),
      O => romSkye_addr14_4_XORF_17769
    );
  romSkye_addr14_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y47"
    )
    port map (
      IA => romSkye_addr14_4_CY0F_17767,
      IB => romSkye_addr14_4_CYINIT_17768,
      SEL => romSkye_addr14_4_CYSELF_17755,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_4_Q
    );
  romSkye_addr14_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y47"
    )
    port map (
      IA => romSkye_addr14_4_CY0F_17767,
      IB => romSkye_addr14_4_CY0F_17767,
      SEL => romSkye_addr14_4_CYSELF_17755,
      O => romSkye_addr14_4_CYMUXF2_17750
    );
  romSkye_addr14_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q,
      O => romSkye_addr14_4_CYINIT_17768
    );
  romSkye_addr14_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(2),
      O => romSkye_addr14_4_CY0F_17767
    );
  romSkye_addr14_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(4),
      O => romSkye_addr14_4_CYSELF_17755
    );
  romSkye_addr14_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_4_XORG_17757,
      O => romSkye_addr14(5)
    );
  romSkye_addr14_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y47"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_4_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(5),
      O => romSkye_addr14_4_XORG_17757
    );
  romSkye_addr14_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_4_CYMUXFAST_17754,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q
    );
  romSkye_addr14_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q,
      O => romSkye_addr14_4_FASTCARRY_17752
    );
  romSkye_addr14_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y47"
    )
    port map (
      I0 => romSkye_addr14_4_CYSELG_17741,
      I1 => romSkye_addr14_4_CYSELF_17755,
      O => romSkye_addr14_4_CYAND_17753
    );
  romSkye_addr14_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y47"
    )
    port map (
      IA => romSkye_addr14_4_CYMUXG2_17751,
      IB => romSkye_addr14_4_FASTCARRY_17752,
      SEL => romSkye_addr14_4_CYAND_17753,
      O => romSkye_addr14_4_CYMUXFAST_17754
    );
  romSkye_addr14_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y47"
    )
    port map (
      IA => romSkye_addr14_4_CY0G_17749,
      IB => romSkye_addr14_4_CYMUXF2_17750,
      SEL => romSkye_addr14_4_CYSELG_17741,
      O => romSkye_addr14_4_CYMUXG2_17751
    );
  romSkye_addr14_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(5),
      O => romSkye_addr14_4_CY0G_17749
    );
  romSkye_addr14_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(5),
      O => romSkye_addr14_4_CYSELG_17741
    );
  romSkye_addr14_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_6_XORF_17808,
      O => romSkye_addr14(6)
    );
  romSkye_addr14_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y48"
    )
    port map (
      I0 => romSkye_addr14_6_CYINIT_17807,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(6),
      O => romSkye_addr14_6_XORF_17808
    );
  romSkye_addr14_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y48"
    )
    port map (
      IA => romSkye_addr14_6_CY0F_17806,
      IB => romSkye_addr14_6_CYINIT_17807,
      SEL => romSkye_addr14_6_CYSELF_17794,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_6_Q
    );
  romSkye_addr14_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y48"
    )
    port map (
      IA => romSkye_addr14_6_CY0F_17806,
      IB => romSkye_addr14_6_CY0F_17806,
      SEL => romSkye_addr14_6_CYSELF_17794,
      O => romSkye_addr14_6_CYMUXF2_17789
    );
  romSkye_addr14_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q,
      O => romSkye_addr14_6_CYINIT_17807
    );
  romSkye_addr14_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(6),
      O => romSkye_addr14_6_CY0F_17806
    );
  romSkye_addr14_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(6),
      O => romSkye_addr14_6_CYSELF_17794
    );
  romSkye_addr14_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_6_XORG_17796,
      O => romSkye_addr14(7)
    );
  romSkye_addr14_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y48"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_6_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(7),
      O => romSkye_addr14_6_XORG_17796
    );
  romSkye_addr14_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_6_CYMUXFAST_17793,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q
    );
  romSkye_addr14_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q,
      O => romSkye_addr14_6_FASTCARRY_17791
    );
  romSkye_addr14_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y48"
    )
    port map (
      I0 => romSkye_addr14_6_CYSELG_17780,
      I1 => romSkye_addr14_6_CYSELF_17794,
      O => romSkye_addr14_6_CYAND_17792
    );
  romSkye_addr14_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y48"
    )
    port map (
      IA => romSkye_addr14_6_CYMUXG2_17790,
      IB => romSkye_addr14_6_FASTCARRY_17791,
      SEL => romSkye_addr14_6_CYAND_17792,
      O => romSkye_addr14_6_CYMUXFAST_17793
    );
  romSkye_addr14_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y48"
    )
    port map (
      IA => romSkye_addr14_6_CY0G_17788,
      IB => romSkye_addr14_6_CYMUXF2_17789,
      SEL => romSkye_addr14_6_CYSELG_17780,
      O => romSkye_addr14_6_CYMUXG2_17790
    );
  romSkye_addr14_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(7),
      O => romSkye_addr14_6_CY0G_17788
    );
  romSkye_addr14_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(7),
      O => romSkye_addr14_6_CYSELG_17780
    );
  romSkye_addr14_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_8_XORF_17847,
      O => romSkye_addr14(8)
    );
  romSkye_addr14_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y49"
    )
    port map (
      I0 => romSkye_addr14_8_CYINIT_17846,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(8),
      O => romSkye_addr14_8_XORF_17847
    );
  romSkye_addr14_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y49"
    )
    port map (
      IA => romSkye_addr14_8_CY0F_17845,
      IB => romSkye_addr14_8_CYINIT_17846,
      SEL => romSkye_addr14_8_CYSELF_17833,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_8_Q
    );
  romSkye_addr14_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y49"
    )
    port map (
      IA => romSkye_addr14_8_CY0F_17845,
      IB => romSkye_addr14_8_CY0F_17845,
      SEL => romSkye_addr14_8_CYSELF_17833,
      O => romSkye_addr14_8_CYMUXF2_17828
    );
  romSkye_addr14_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q,
      O => romSkye_addr14_8_CYINIT_17846
    );
  romSkye_addr14_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(8),
      O => romSkye_addr14_8_CY0F_17845
    );
  romSkye_addr14_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(8),
      O => romSkye_addr14_8_CYSELF_17833
    );
  romSkye_addr14_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_8_XORG_17835,
      O => romSkye_addr14(9)
    );
  romSkye_addr14_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y49"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_8_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(9),
      O => romSkye_addr14_8_XORG_17835
    );
  romSkye_addr14_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_8_CYMUXFAST_17832,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q
    );
  romSkye_addr14_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q,
      O => romSkye_addr14_8_FASTCARRY_17830
    );
  romSkye_addr14_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y49"
    )
    port map (
      I0 => romSkye_addr14_8_CYSELG_17819,
      I1 => romSkye_addr14_8_CYSELF_17833,
      O => romSkye_addr14_8_CYAND_17831
    );
  romSkye_addr14_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y49"
    )
    port map (
      IA => romSkye_addr14_8_CYMUXG2_17829,
      IB => romSkye_addr14_8_FASTCARRY_17830,
      SEL => romSkye_addr14_8_CYAND_17831,
      O => romSkye_addr14_8_CYMUXFAST_17832
    );
  romSkye_addr14_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y49"
    )
    port map (
      IA => romSkye_addr14_8_CY0G_17827,
      IB => romSkye_addr14_8_CYMUXF2_17828,
      SEL => romSkye_addr14_8_CYSELG_17819,
      O => romSkye_addr14_8_CYMUXG2_17829
    );
  romSkye_addr14_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(9),
      O => romSkye_addr14_8_CY0G_17827
    );
  romSkye_addr14_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(9),
      O => romSkye_addr14_8_CYSELG_17819
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y50"
    )
    port map (
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_17868
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_17892,
      O => romSkye_addr14(10)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y50"
    )
    port map (
      I0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_17891,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_17892
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y50"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_17868,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_17891,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_17874,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_10_Q
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y50"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_17868,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_17868,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_17874,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_17869
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_17891
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_17874
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_17877,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_17878
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_17877,
      O => romSkye_addr14(11)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_17876,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_17877
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y50"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_10_Q,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_17876
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_17871
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y50"
    )
    port map (
      I0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_17859,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_17874,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_17872
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y50"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_17870,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_17871,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_17872,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_17873
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y50"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_17868,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_17869,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_17859,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_17870
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_17859
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_17857
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y51"
    )
    port map (
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_17930
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_17932,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_17933
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_17932,
      O => romSkye_addr14(12)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_17931,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_17932
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y51"
    )
    port map (
      I0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_17929,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_17931
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y51"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_17930,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_17929,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_17920,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_12_Q
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_17873,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_17929
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_17920
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_17914,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_17915
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_17914,
      O => romSkye_addr14(13)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_17913,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_17914
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y51"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_12_Q,
      I1 => vga_sprite_rom_addr20_addsub0001_13_rt_17910,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_17913
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_17902
    );
  romMona_addr14_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_XORF_17971,
      O => romMona_addr14(2)
    );
  romMona_addr14_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y29"
    )
    port map (
      I0 => romMona_addr14_2_CYINIT_17970,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(2),
      O => romMona_addr14_2_XORF_17971
    );
  romMona_addr14_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y29"
    )
    port map (
      IA => romMona_addr14_2_CY0F_17969,
      IB => romMona_addr14_2_CYINIT_17970,
      SEL => romMona_addr14_2_CYSELF_17961,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q
    );
  romMona_addr14_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_BXINV_17959,
      O => romMona_addr14_2_CYINIT_17970
    );
  romMona_addr14_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(0),
      O => romMona_addr14_2_CY0F_17969
    );
  romMona_addr14_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(2),
      O => romMona_addr14_2_CYSELF_17961
    );
  romMona_addr14_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => romMona_addr14_2_BXINV_17959
    );
  romMona_addr14_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_XORG_17957,
      O => romMona_addr14(3)
    );
  romMona_addr14_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y29"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(3),
      O => romMona_addr14_2_XORG_17957
    );
  romMona_addr14_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_CYMUXG_17956,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q
    );
  romMona_addr14_2_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y29"
    )
    port map (
      IA => romMona_addr14_2_CY0G_17954,
      IB => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q,
      SEL => romMona_addr14_2_CYSELG_17946,
      O => romMona_addr14_2_CYMUXG_17956
    );
  romMona_addr14_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(1),
      O => romMona_addr14_2_CY0G_17954
    );
  romMona_addr14_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(3),
      O => romMona_addr14_2_CYSELG_17946
    );
  romMona_addr14_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_4_XORF_18010,
      O => romMona_addr14(4)
    );
  romMona_addr14_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y30"
    )
    port map (
      I0 => romMona_addr14_4_CYINIT_18009,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(4),
      O => romMona_addr14_4_XORF_18010
    );
  romMona_addr14_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y30"
    )
    port map (
      IA => romMona_addr14_4_CY0F_18008,
      IB => romMona_addr14_4_CYINIT_18009,
      SEL => romMona_addr14_4_CYSELF_17996,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_4_Q
    );
  romMona_addr14_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y30"
    )
    port map (
      IA => romMona_addr14_4_CY0F_18008,
      IB => romMona_addr14_4_CY0F_18008,
      SEL => romMona_addr14_4_CYSELF_17996,
      O => romMona_addr14_4_CYMUXF2_17991
    );
  romMona_addr14_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q,
      O => romMona_addr14_4_CYINIT_18009
    );
  romMona_addr14_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(2),
      O => romMona_addr14_4_CY0F_18008
    );
  romMona_addr14_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(4),
      O => romMona_addr14_4_CYSELF_17996
    );
  romMona_addr14_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_4_XORG_17998,
      O => romMona_addr14(5)
    );
  romMona_addr14_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y30"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_4_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(5),
      O => romMona_addr14_4_XORG_17998
    );
  romMona_addr14_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_4_CYMUXFAST_17995,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q
    );
  romMona_addr14_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q,
      O => romMona_addr14_4_FASTCARRY_17993
    );
  romMona_addr14_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y30"
    )
    port map (
      I0 => romMona_addr14_4_CYSELG_17982,
      I1 => romMona_addr14_4_CYSELF_17996,
      O => romMona_addr14_4_CYAND_17994
    );
  romMona_addr14_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y30"
    )
    port map (
      IA => romMona_addr14_4_CYMUXG2_17992,
      IB => romMona_addr14_4_FASTCARRY_17993,
      SEL => romMona_addr14_4_CYAND_17994,
      O => romMona_addr14_4_CYMUXFAST_17995
    );
  romMona_addr14_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y30"
    )
    port map (
      IA => romMona_addr14_4_CY0G_17990,
      IB => romMona_addr14_4_CYMUXF2_17991,
      SEL => romMona_addr14_4_CYSELG_17982,
      O => romMona_addr14_4_CYMUXG2_17992
    );
  romMona_addr14_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(5),
      O => romMona_addr14_4_CY0G_17990
    );
  romMona_addr14_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(5),
      O => romMona_addr14_4_CYSELG_17982
    );
  romMona_addr14_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_6_XORF_18049,
      O => romMona_addr14(6)
    );
  romMona_addr14_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y31"
    )
    port map (
      I0 => romMona_addr14_6_CYINIT_18048,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(6),
      O => romMona_addr14_6_XORF_18049
    );
  romMona_addr14_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y31"
    )
    port map (
      IA => romMona_addr14_6_CY0F_18047,
      IB => romMona_addr14_6_CYINIT_18048,
      SEL => romMona_addr14_6_CYSELF_18035,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_6_Q
    );
  romMona_addr14_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y31"
    )
    port map (
      IA => romMona_addr14_6_CY0F_18047,
      IB => romMona_addr14_6_CY0F_18047,
      SEL => romMona_addr14_6_CYSELF_18035,
      O => romMona_addr14_6_CYMUXF2_18030
    );
  romMona_addr14_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q,
      O => romMona_addr14_6_CYINIT_18048
    );
  romMona_addr14_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(6),
      O => romMona_addr14_6_CY0F_18047
    );
  romMona_addr14_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(6),
      O => romMona_addr14_6_CYSELF_18035
    );
  romMona_addr14_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_6_XORG_18037,
      O => romMona_addr14(7)
    );
  romMona_addr14_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y31"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_6_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(7),
      O => romMona_addr14_6_XORG_18037
    );
  romMona_addr14_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_6_CYMUXFAST_18034,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q
    );
  romMona_addr14_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q,
      O => romMona_addr14_6_FASTCARRY_18032
    );
  romMona_addr14_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y31"
    )
    port map (
      I0 => romMona_addr14_6_CYSELG_18021,
      I1 => romMona_addr14_6_CYSELF_18035,
      O => romMona_addr14_6_CYAND_18033
    );
  romMona_addr14_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y31"
    )
    port map (
      IA => romMona_addr14_6_CYMUXG2_18031,
      IB => romMona_addr14_6_FASTCARRY_18032,
      SEL => romMona_addr14_6_CYAND_18033,
      O => romMona_addr14_6_CYMUXFAST_18034
    );
  romMona_addr14_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y31"
    )
    port map (
      IA => romMona_addr14_6_CY0G_18029,
      IB => romMona_addr14_6_CYMUXF2_18030,
      SEL => romMona_addr14_6_CYSELG_18021,
      O => romMona_addr14_6_CYMUXG2_18031
    );
  romMona_addr14_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(7),
      O => romMona_addr14_6_CY0G_18029
    );
  romMona_addr14_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(7),
      O => romMona_addr14_6_CYSELG_18021
    );
  romMona_addr14_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_8_XORF_18088,
      O => romMona_addr14(8)
    );
  romMona_addr14_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y32"
    )
    port map (
      I0 => romMona_addr14_8_CYINIT_18087,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(8),
      O => romMona_addr14_8_XORF_18088
    );
  romMona_addr14_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y32"
    )
    port map (
      IA => romMona_addr14_8_CY0F_18086,
      IB => romMona_addr14_8_CYINIT_18087,
      SEL => romMona_addr14_8_CYSELF_18074,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_8_Q
    );
  romMona_addr14_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y32"
    )
    port map (
      IA => romMona_addr14_8_CY0F_18086,
      IB => romMona_addr14_8_CY0F_18086,
      SEL => romMona_addr14_8_CYSELF_18074,
      O => romMona_addr14_8_CYMUXF2_18069
    );
  romMona_addr14_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q,
      O => romMona_addr14_8_CYINIT_18087
    );
  romMona_addr14_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(8),
      O => romMona_addr14_8_CY0F_18086
    );
  romMona_addr14_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(8),
      O => romMona_addr14_8_CYSELF_18074
    );
  romMona_addr14_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_8_XORG_18076,
      O => romMona_addr14(9)
    );
  romMona_addr14_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y32"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_8_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(9),
      O => romMona_addr14_8_XORG_18076
    );
  romMona_addr14_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_8_CYMUXFAST_18073,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q
    );
  romMona_addr14_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q,
      O => romMona_addr14_8_FASTCARRY_18071
    );
  romMona_addr14_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y32"
    )
    port map (
      I0 => romMona_addr14_8_CYSELG_18060,
      I1 => romMona_addr14_8_CYSELF_18074,
      O => romMona_addr14_8_CYAND_18072
    );
  romMona_addr14_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y32"
    )
    port map (
      IA => romMona_addr14_8_CYMUXG2_18070,
      IB => romMona_addr14_8_FASTCARRY_18071,
      SEL => romMona_addr14_8_CYAND_18072,
      O => romMona_addr14_8_CYMUXFAST_18073
    );
  romMona_addr14_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y32"
    )
    port map (
      IA => romMona_addr14_8_CY0G_18068,
      IB => romMona_addr14_8_CYMUXF2_18069,
      SEL => romMona_addr14_8_CYSELG_18060,
      O => romMona_addr14_8_CYMUXG2_18070
    );
  romMona_addr14_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(9),
      O => romMona_addr14_8_CY0G_18068
    );
  romMona_addr14_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(9),
      O => romMona_addr14_8_CYSELG_18060
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y33"
    )
    port map (
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18109
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_18133,
      O => romMona_addr14(10)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y33"
    )
    port map (
      I0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18132,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_18133
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y33"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18109,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18132,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18115,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_10_Q
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y33"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18109,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18109,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18115,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_18110
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18132
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18115
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18118,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_18119
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18118,
      O => romMona_addr14(11)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_18117,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18118
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y33"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_10_Q,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_18117
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_18112
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y33"
    )
    port map (
      I0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18100,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18115,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_18113
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y33"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_18111,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_18112,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_18113,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_18114
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y33"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18109,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_18110,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18100,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_18111
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18100
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_18098
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y34"
    )
    port map (
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_18171
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18173,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_18174
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18173,
      O => romMona_addr14(12)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_18172,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18173
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y34"
    )
    port map (
      I0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18170,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_18172
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y34"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_18171,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18170,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_18161,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_12_Q
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_18114,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18170
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_18161
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18155,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_18156
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18155,
      O => romMona_addr14(13)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_18154,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18155
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y34"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_12_Q,
      I1 => vga_sprite_rom_addr21_addsub0001_13_rt_18151,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_18154
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18143
    );
  b_cmonav_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_XORF_18226,
      O => b_cmonav_0_DXMUX_18228
    );
  b_cmonav_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      I0 => b_cmonav_0_CYINIT_18225,
      I1 => b_Maccum_cmonav_lut(0),
      O => b_cmonav_0_XORF_18226
    );
  b_cmonav_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      IA => b_cmonav_0_CY0F_18224,
      IB => b_cmonav_0_CYINIT_18225,
      SEL => b_cmonav_0_CYSELF_18216,
      O => b_Maccum_cmonav_cy_0_Q
    );
  b_cmonav_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_BXINV_18214,
      O => b_cmonav_0_CYINIT_18225
    );
  b_cmonav_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => b_cmonav_0_CY0F_18224
    );
  b_cmonav_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(0),
      O => b_cmonav_0_CYSELF_18216
    );
  b_cmonav_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_cmonav_0_BXINV_18214
    );
  b_cmonav_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_XORG_18204,
      O => b_cmonav_0_DYMUX_18206
    );
  b_cmonav_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_0_Q,
      I1 => b_Maccum_cmonav_lut(1),
      O => b_cmonav_0_XORG_18204
    );
  b_cmonav_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_CYMUXG_18203,
      O => b_Maccum_cmonav_cy_1_Q
    );
  b_cmonav_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      IA => b_cmonav_0_CY0G_18201,
      IB => b_Maccum_cmonav_cy_0_Q,
      SEL => b_cmonav_0_CYSELG_18193,
      O => b_cmonav_0_CYMUXG_18203
    );
  b_cmonav_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => b_cmonav_0_CY0G_18201
    );
  b_cmonav_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(1),
      O => b_cmonav_0_CYSELG_18193
    );
  b_cmonav_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_cmonav_0_SRINV_18191
    );
  b_cmonav_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_0_CLKINV_18190
    );
  b_cmonav_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_0_CEINV_18189
    );
  b_cmonav_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_2_XORF_18287,
      O => b_cmonav_2_DXMUX_18289
    );
  b_cmonav_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      I0 => b_cmonav_2_CYINIT_18286,
      I1 => b_Maccum_cmonav_lut(2),
      O => b_cmonav_2_XORF_18287
    );
  b_cmonav_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      IA => b_cmonav_2_CY0F_18285,
      IB => b_cmonav_2_CYINIT_18286,
      SEL => b_cmonav_2_CYSELF_18265,
      O => b_Maccum_cmonav_cy_2_Q
    );
  b_cmonav_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      IA => b_cmonav_2_CY0F_18285,
      IB => b_cmonav_2_CY0F_18285,
      SEL => b_cmonav_2_CYSELF_18265,
      O => b_cmonav_2_CYMUXF2_18260
    );
  b_cmonav_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_1_Q,
      O => b_cmonav_2_CYINIT_18286
    );
  b_cmonav_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(2),
      O => b_cmonav_2_CY0F_18285
    );
  b_cmonav_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(2),
      O => b_cmonav_2_CYSELF_18265
    );
  b_cmonav_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_2_XORG_18267,
      O => b_cmonav_2_DYMUX_18269
    );
  b_cmonav_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_2_Q,
      I1 => b_Maccum_cmonav_lut(3),
      O => b_cmonav_2_XORG_18267
    );
  b_cmonav_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_2_CYMUXFAST_18264,
      O => b_Maccum_cmonav_cy_3_Q
    );
  b_cmonav_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_1_Q,
      O => b_cmonav_2_FASTCARRY_18262
    );
  b_cmonav_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      I0 => b_cmonav_2_CYSELG_18251,
      I1 => b_cmonav_2_CYSELF_18265,
      O => b_cmonav_2_CYAND_18263
    );
  b_cmonav_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      IA => b_cmonav_2_CYMUXG2_18261,
      IB => b_cmonav_2_FASTCARRY_18262,
      SEL => b_cmonav_2_CYAND_18263,
      O => b_cmonav_2_CYMUXFAST_18264
    );
  b_cmonav_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      IA => b_cmonav_2_CY0G_18259,
      IB => b_cmonav_2_CYMUXF2_18260,
      SEL => b_cmonav_2_CYSELG_18251,
      O => b_cmonav_2_CYMUXG2_18261
    );
  b_cmonav_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(3),
      O => b_cmonav_2_CY0G_18259
    );
  b_cmonav_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(3),
      O => b_cmonav_2_CYSELG_18251
    );
  b_cmonav_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_cmonav_2_SRINV_18249
    );
  b_cmonav_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_2_CLKINV_18248
    );
  b_cmonav_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_2_CEINV_18247
    );
  b_cmonav_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_4_XORF_18348,
      O => b_cmonav_4_DXMUX_18350
    );
  b_cmonav_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      I0 => b_cmonav_4_CYINIT_18347,
      I1 => b_Maccum_cmonav_lut(4),
      O => b_cmonav_4_XORF_18348
    );
  b_cmonav_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      IA => b_cmonav_4_CY0F_18346,
      IB => b_cmonav_4_CYINIT_18347,
      SEL => b_cmonav_4_CYSELF_18326,
      O => b_Maccum_cmonav_cy_4_Q
    );
  b_cmonav_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      IA => b_cmonav_4_CY0F_18346,
      IB => b_cmonav_4_CY0F_18346,
      SEL => b_cmonav_4_CYSELF_18326,
      O => b_cmonav_4_CYMUXF2_18321
    );
  b_cmonav_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_3_Q,
      O => b_cmonav_4_CYINIT_18347
    );
  b_cmonav_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(4),
      O => b_cmonav_4_CY0F_18346
    );
  b_cmonav_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(4),
      O => b_cmonav_4_CYSELF_18326
    );
  b_cmonav_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_4_XORG_18328,
      O => b_cmonav_4_DYMUX_18330
    );
  b_cmonav_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_4_Q,
      I1 => b_Maccum_cmonav_lut(5),
      O => b_cmonav_4_XORG_18328
    );
  b_cmonav_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_4_CYMUXFAST_18325,
      O => b_Maccum_cmonav_cy_5_Q
    );
  b_cmonav_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_3_Q,
      O => b_cmonav_4_FASTCARRY_18323
    );
  b_cmonav_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      I0 => b_cmonav_4_CYSELG_18312,
      I1 => b_cmonav_4_CYSELF_18326,
      O => b_cmonav_4_CYAND_18324
    );
  b_cmonav_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      IA => b_cmonav_4_CYMUXG2_18322,
      IB => b_cmonav_4_FASTCARRY_18323,
      SEL => b_cmonav_4_CYAND_18324,
      O => b_cmonav_4_CYMUXFAST_18325
    );
  b_cmonav_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      IA => b_cmonav_4_CY0G_18320,
      IB => b_cmonav_4_CYMUXF2_18321,
      SEL => b_cmonav_4_CYSELG_18312,
      O => b_cmonav_4_CYMUXG2_18322
    );
  b_cmonav_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(5),
      O => b_cmonav_4_CY0G_18320
    );
  b_cmonav_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(5),
      O => b_cmonav_4_CYSELG_18312
    );
  b_cmonav_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_cmonav_4_SRINV_18310
    );
  b_cmonav_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_4_CLKINV_18309
    );
  b_cmonav_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_4_CEINV_18308
    );
  b_cmonav_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_6_XORF_18408,
      O => b_cmonav_6_DXMUX_18410
    );
  b_cmonav_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      I0 => b_cmonav_6_CYINIT_18407,
      I1 => b_Maccum_cmonav_lut(6),
      O => b_cmonav_6_XORF_18408
    );
  b_cmonav_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      IA => b_cmonav_6_CY0F_18406,
      IB => b_cmonav_6_CYINIT_18407,
      SEL => b_cmonav_6_CYSELF_18386,
      O => b_Maccum_cmonav_cy_6_Q
    );
  b_cmonav_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      IA => b_cmonav_6_CY0F_18406,
      IB => b_cmonav_6_CY0F_18406,
      SEL => b_cmonav_6_CYSELF_18386,
      O => b_cmonav_6_CYMUXF2_18381
    );
  b_cmonav_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_5_Q,
      O => b_cmonav_6_CYINIT_18407
    );
  b_cmonav_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(6),
      O => b_cmonav_6_CY0F_18406
    );
  b_cmonav_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(6),
      O => b_cmonav_6_CYSELF_18386
    );
  b_cmonav_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_6_XORG_18388,
      O => b_cmonav_6_DYMUX_18390
    );
  b_cmonav_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_6_Q,
      I1 => b_Maccum_cmonav_lut(7),
      O => b_cmonav_6_XORG_18388
    );
  b_cmonav_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_5_Q,
      O => b_cmonav_6_FASTCARRY_18383
    );
  b_cmonav_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      I0 => b_cmonav_6_CYSELG_18372,
      I1 => b_cmonav_6_CYSELF_18386,
      O => b_cmonav_6_CYAND_18384
    );
  b_cmonav_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      IA => b_cmonav_6_CYMUXG2_18382,
      IB => b_cmonav_6_FASTCARRY_18383,
      SEL => b_cmonav_6_CYAND_18384,
      O => b_cmonav_6_CYMUXFAST_18385
    );
  b_cmonav_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      IA => b_cmonav_6_CY0G_18380,
      IB => b_cmonav_6_CYMUXF2_18381,
      SEL => b_cmonav_6_CYSELG_18372,
      O => b_cmonav_6_CYMUXG2_18382
    );
  b_cmonav_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(7),
      O => b_cmonav_6_CY0G_18380
    );
  b_cmonav_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(7),
      O => b_cmonav_6_CYSELG_18372
    );
  b_cmonav_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_cmonav_6_SRINV_18370
    );
  b_cmonav_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_6_CLKINV_18369
    );
  b_cmonav_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_6_CEINV_18368
    );
  b_cmonav_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_8_XORF_18460,
      O => b_cmonav_8_DXMUX_18462
    );
  b_cmonav_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y30"
    )
    port map (
      I0 => b_cmonav_8_CYINIT_18459,
      I1 => b_Maccum_cmonav_lut(8),
      O => b_cmonav_8_XORF_18460
    );
  b_cmonav_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y30"
    )
    port map (
      IA => b_cmonav_8_CY0F_18458,
      IB => b_cmonav_8_CYINIT_18459,
      SEL => b_cmonav_8_CYSELF_18450,
      O => b_Maccum_cmonav_cy_8_Q
    );
  b_cmonav_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_6_CYMUXFAST_18385,
      O => b_cmonav_8_CYINIT_18459
    );
  b_cmonav_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(8),
      O => b_cmonav_8_CY0F_18458
    );
  b_cmonav_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(8),
      O => b_cmonav_8_CYSELF_18450
    );
  b_cmonav_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_8_XORG_18439,
      O => b_cmonav_8_DYMUX_18441
    );
  b_cmonav_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y30"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_8_Q,
      I1 => b_Maccum_cmonav_lut_9_1_18436,
      O => b_cmonav_8_XORG_18439
    );
  b_cmonav_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_cmonav_8_SRINV_18429
    );
  b_cmonav_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_8_CLKINV_18428
    );
  b_cmonav_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_8_CEINV_18427
    );
  b_Madd_add0001_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y50"
    )
    port map (
      IA => b_Madd_add0001_add0000_cy_1_CY0F_18498,
      IB => b_Madd_add0001_add0000_cy_1_CYINIT_18499,
      SEL => b_Madd_add0001_add0000_cy_1_CYSELF_18490,
      O => b_Madd_add0001_add0000_cy_0_Q
    );
  b_Madd_add0001_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_BXINV_18488,
      O => b_Madd_add0001_add0000_cy_1_CYINIT_18499
    );
  b_Madd_add0001_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(0),
      O => b_Madd_add0001_add0000_cy_1_CY0F_18498
    );
  b_Madd_add0001_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(0),
      O => b_Madd_add0001_add0000_cy_1_CYSELF_18490
    );
  b_Madd_add0001_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0001_add0000_cy_1_BXINV_18488
    );
  b_Madd_add0001_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_CYMUXG_18487,
      O => b_Madd_add0001_add0000_cy_1_Q
    );
  b_Madd_add0001_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y50"
    )
    port map (
      IA => b_Madd_add0001_add0000_cy_1_CY0G_18485,
      IB => b_Madd_add0001_add0000_cy_0_Q,
      SEL => b_Madd_add0001_add0000_cy_1_CYSELG_18477,
      O => b_Madd_add0001_add0000_cy_1_CYMUXG_18487
    );
  b_Madd_add0001_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(1),
      O => b_Madd_add0001_add0000_cy_1_CY0G_18485
    );
  b_Madd_add0001_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(1),
      O => b_Madd_add0001_add0000_cy_1_CYSELG_18477
    );
  b_add0001_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_2_XORF_18537,
      O => b_add0001_add0000(2)
    );
  b_add0001_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      I0 => b_add0001_add0000_2_CYINIT_18536,
      I1 => b_Madd_add0001_add0000_lut(2),
      O => b_add0001_add0000_2_XORF_18537
    );
  b_add0001_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      IA => b_add0001_add0000_2_CY0F_18535,
      IB => b_add0001_add0000_2_CYINIT_18536,
      SEL => b_add0001_add0000_2_CYSELF_18523,
      O => b_Madd_add0001_add0000_cy_2_Q
    );
  b_add0001_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      IA => b_add0001_add0000_2_CY0F_18535,
      IB => b_add0001_add0000_2_CY0F_18535,
      SEL => b_add0001_add0000_2_CYSELF_18523,
      O => b_add0001_add0000_2_CYMUXF2_18518
    );
  b_add0001_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_Q,
      O => b_add0001_add0000_2_CYINIT_18536
    );
  b_add0001_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(2),
      O => b_add0001_add0000_2_CY0F_18535
    );
  b_add0001_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(2),
      O => b_add0001_add0000_2_CYSELF_18523
    );
  b_add0001_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_2_XORG_18525,
      O => b_add0001_add0000(3)
    );
  b_add0001_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_2_Q,
      I1 => b_Madd_add0001_add0000_lut(3),
      O => b_add0001_add0000_2_XORG_18525
    );
  b_add0001_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_2_CYMUXFAST_18522,
      O => b_Madd_add0001_add0000_cy_3_Q
    );
  b_add0001_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_Q,
      O => b_add0001_add0000_2_FASTCARRY_18520
    );
  b_add0001_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      I0 => b_add0001_add0000_2_CYSELG_18509,
      I1 => b_add0001_add0000_2_CYSELF_18523,
      O => b_add0001_add0000_2_CYAND_18521
    );
  b_add0001_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      IA => b_add0001_add0000_2_CYMUXG2_18519,
      IB => b_add0001_add0000_2_FASTCARRY_18520,
      SEL => b_add0001_add0000_2_CYAND_18521,
      O => b_add0001_add0000_2_CYMUXFAST_18522
    );
  b_add0001_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      IA => b_add0001_add0000_2_CY0G_18517,
      IB => b_add0001_add0000_2_CYMUXF2_18518,
      SEL => b_add0001_add0000_2_CYSELG_18509,
      O => b_add0001_add0000_2_CYMUXG2_18519
    );
  b_add0001_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(3),
      O => b_add0001_add0000_2_CY0G_18517
    );
  b_add0001_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(3),
      O => b_add0001_add0000_2_CYSELG_18509
    );
  b_add0001_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_4_XORF_18576,
      O => b_add0001_add0000(4)
    );
  b_add0001_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      I0 => b_add0001_add0000_4_CYINIT_18575,
      I1 => b_Madd_add0001_add0000_lut(4),
      O => b_add0001_add0000_4_XORF_18576
    );
  b_add0001_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      IA => b_add0001_add0000_4_CY0F_18574,
      IB => b_add0001_add0000_4_CYINIT_18575,
      SEL => b_add0001_add0000_4_CYSELF_18562,
      O => b_Madd_add0001_add0000_cy_4_Q
    );
  b_add0001_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      IA => b_add0001_add0000_4_CY0F_18574,
      IB => b_add0001_add0000_4_CY0F_18574,
      SEL => b_add0001_add0000_4_CYSELF_18562,
      O => b_add0001_add0000_4_CYMUXF2_18557
    );
  b_add0001_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_3_Q,
      O => b_add0001_add0000_4_CYINIT_18575
    );
  b_add0001_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(4),
      O => b_add0001_add0000_4_CY0F_18574
    );
  b_add0001_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(4),
      O => b_add0001_add0000_4_CYSELF_18562
    );
  b_add0001_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_4_XORG_18564,
      O => b_add0001_add0000(5)
    );
  b_add0001_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_4_Q,
      I1 => b_Madd_add0001_add0000_lut(5),
      O => b_add0001_add0000_4_XORG_18564
    );
  b_add0001_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_4_CYMUXFAST_18561,
      O => b_Madd_add0001_add0000_cy_5_Q
    );
  b_add0001_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_3_Q,
      O => b_add0001_add0000_4_FASTCARRY_18559
    );
  b_add0001_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      I0 => b_add0001_add0000_4_CYSELG_18548,
      I1 => b_add0001_add0000_4_CYSELF_18562,
      O => b_add0001_add0000_4_CYAND_18560
    );
  b_add0001_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      IA => b_add0001_add0000_4_CYMUXG2_18558,
      IB => b_add0001_add0000_4_FASTCARRY_18559,
      SEL => b_add0001_add0000_4_CYAND_18560,
      O => b_add0001_add0000_4_CYMUXFAST_18561
    );
  b_add0001_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      IA => b_add0001_add0000_4_CY0G_18556,
      IB => b_add0001_add0000_4_CYMUXF2_18557,
      SEL => b_add0001_add0000_4_CYSELG_18548,
      O => b_add0001_add0000_4_CYMUXG2_18558
    );
  b_add0001_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(5),
      O => b_add0001_add0000_4_CY0G_18556
    );
  b_add0001_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(5),
      O => b_add0001_add0000_4_CYSELG_18548
    );
  b_Madd_add0001_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y52"
    )
    port map (
      ADR0 => b_drvrey(4),
      ADR1 => b_rreyv(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(4)
    );
  b_Madd_add0001_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y53"
    )
    port map (
      ADR0 => b_drvrey(6),
      ADR1 => b_rreyv(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(6)
    );
  b_add0001_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_6_XORF_18615,
      O => b_add0001_add0000(6)
    );
  b_add0001_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      I0 => b_add0001_add0000_6_CYINIT_18614,
      I1 => b_Madd_add0001_add0000_lut(6),
      O => b_add0001_add0000_6_XORF_18615
    );
  b_add0001_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      IA => b_add0001_add0000_6_CY0F_18613,
      IB => b_add0001_add0000_6_CYINIT_18614,
      SEL => b_add0001_add0000_6_CYSELF_18601,
      O => b_Madd_add0001_add0000_cy_6_Q
    );
  b_add0001_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      IA => b_add0001_add0000_6_CY0F_18613,
      IB => b_add0001_add0000_6_CY0F_18613,
      SEL => b_add0001_add0000_6_CYSELF_18601,
      O => b_add0001_add0000_6_CYMUXF2_18596
    );
  b_add0001_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_5_Q,
      O => b_add0001_add0000_6_CYINIT_18614
    );
  b_add0001_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(6),
      O => b_add0001_add0000_6_CY0F_18613
    );
  b_add0001_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(6),
      O => b_add0001_add0000_6_CYSELF_18601
    );
  b_add0001_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_6_XORG_18603,
      O => b_add0001_add0000(7)
    );
  b_add0001_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_6_Q,
      I1 => b_Madd_add0001_add0000_lut(7),
      O => b_add0001_add0000_6_XORG_18603
    );
  b_add0001_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_5_Q,
      O => b_add0001_add0000_6_FASTCARRY_18598
    );
  b_add0001_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      I0 => b_add0001_add0000_6_CYSELG_18587,
      I1 => b_add0001_add0000_6_CYSELF_18601,
      O => b_add0001_add0000_6_CYAND_18599
    );
  b_add0001_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      IA => b_add0001_add0000_6_CYMUXG2_18597,
      IB => b_add0001_add0000_6_FASTCARRY_18598,
      SEL => b_add0001_add0000_6_CYAND_18599,
      O => b_add0001_add0000_6_CYMUXFAST_18600
    );
  b_add0001_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      IA => b_add0001_add0000_6_CY0G_18595,
      IB => b_add0001_add0000_6_CYMUXF2_18596,
      SEL => b_add0001_add0000_6_CYSELG_18587,
      O => b_add0001_add0000_6_CYMUXG2_18597
    );
  b_add0001_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(7),
      O => b_add0001_add0000_6_CY0G_18595
    );
  b_add0001_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(7),
      O => b_add0001_add0000_6_CYSELG_18587
    );
  b_Madd_add0001_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y53"
    )
    port map (
      ADR0 => b_rreyv(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(7),
      O => b_Madd_add0001_add0000_lut(7)
    );
  b_Madd_add0001_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X39Y54"
    )
    port map (
      ADR0 => b_rreyv(8),
      ADR1 => VCC,
      ADR2 => b_drvrey(8),
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(8)
    );
  b_add0001_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_8_XORF_18646,
      O => b_add0001_add0000(8)
    );
  b_add0001_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y54"
    )
    port map (
      I0 => b_add0001_add0000_8_CYINIT_18645,
      I1 => b_Madd_add0001_add0000_lut(8),
      O => b_add0001_add0000_8_XORF_18646
    );
  b_add0001_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y54"
    )
    port map (
      IA => b_add0001_add0000_8_CY0F_18644,
      IB => b_add0001_add0000_8_CYINIT_18645,
      SEL => b_add0001_add0000_8_CYSELF_18636,
      O => b_Madd_add0001_add0000_cy_8_Q
    );
  b_add0001_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_6_CYMUXFAST_18600,
      O => b_add0001_add0000_8_CYINIT_18645
    );
  b_add0001_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(8),
      O => b_add0001_add0000_8_CY0F_18644
    );
  b_add0001_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(8),
      O => b_add0001_add0000_8_CYSELF_18636
    );
  b_add0001_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_8_XORG_18633,
      O => b_add0001_add0000(9)
    );
  b_add0001_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y54"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_8_Q,
      I1 => b_Maccum_rreyv_lut(9),
      O => b_add0001_add0000_8_XORG_18633
    );
  b_Maccum_rreyv_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y54"
    )
    port map (
      ADR0 => b_rreyv(9),
      ADR1 => b_drvrey(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X23Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => vga_sprite_monaspriteon_addsub0002_0_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F_18676,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT_18677,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF_18668,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV_18666,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT_18677
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F_18676
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF_18668
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV_18666
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G_18663,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy(0),
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG_18655,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG_18665
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G_18663
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG_18655
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y53"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => vga_sprite_monaspriteon_addsub0002_1_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X23Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(3),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(3)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y54"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_18708,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_18708,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_18699,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2_18694
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_18708
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_18699
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG_18665,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY_18696
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_18685,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_18699,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND_18697
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2_18695,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY_18696,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND_18697,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST_18698
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G_18693,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2_18694,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_18685,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2_18695
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G_18693
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_18685
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y55"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => vga_sprite_monaspriteon_addsub0002_5_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y55"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_18739,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_18739,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_18730,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2_18725
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_18739
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_18730
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST_18698,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY_18727
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_18716,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_18730,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND_18728
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2_18726,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY_18727,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND_18728,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST_18729
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G_18724,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2_18725,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_18716,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2_18726
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G_18724
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_18716
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X23Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y56"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0002_6_Q,
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(6)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_18770,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_18770,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_18761,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2_18756
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_18770
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_18761
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST_18729,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY_18758
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_18747,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_18761,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND_18759
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2_18757,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY_18758,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND_18759,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST_18760
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G_18755,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2_18756,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_18747,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2_18757
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G_18755
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_18747
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y57"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y57"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(8)
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y57"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_ge0000_CY0F_18801,
      IB => vga_sprite_monaspriteon_cmp_ge0000_CY0F_18801,
      SEL => vga_sprite_monaspriteon_cmp_ge0000_CYSELF_18792,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2_18787
    );
  vga_sprite_monaspriteon_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_monaspriteon_cmp_ge0000_CY0F_18801
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(8),
      O => vga_sprite_monaspriteon_cmp_ge0000_CYSELF_18792
    );
  vga_sprite_monaspriteon_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST_18791,
      O => vga_sprite_monaspriteon_cmp_ge0000
    );
  vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST_18760,
      O => vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY_18789
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y57"
    )
    port map (
      I0 => vga_sprite_monaspriteon_cmp_ge0000_CYSELG_18778,
      I1 => vga_sprite_monaspriteon_cmp_ge0000_CYSELF_18792,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYAND_18790
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y57"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2_18788,
      IB => vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY_18789,
      SEL => vga_sprite_monaspriteon_cmp_ge0000_CYAND_18790,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST_18791
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y57"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_ge0000_CY0G_18786,
      IB => vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2_18787,
      SEL => vga_sprite_monaspriteon_cmp_ge0000_CYSELG_18778,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2_18788
    );
  vga_sprite_monaspriteon_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_monaspriteon_cmp_ge0000_CY0G_18786
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(9),
      O => vga_sprite_monaspriteon_cmp_ge0000_CYSELG_18778
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y39"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(2),
      ADR1 => vga_sprite_ypixRey(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X39Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixRey(0),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(1),
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(3)
    );
  vga_sprite_rom_addr2_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_XORF_18836,
      O => vga_sprite_rom_addr2_addsub0000(6)
    );
  vga_sprite_rom_addr2_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_6_CYINIT_18835,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr2_addsub0000_6_XORF_18836
    );
  vga_sprite_rom_addr2_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_6_CY0F_18834,
      IB => vga_sprite_rom_addr2_addsub0000_6_CYINIT_18835,
      SEL => vga_sprite_rom_addr2_addsub0000_6_CYSELF_18826,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q
    );
  vga_sprite_rom_addr2_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_BXINV_18824,
      O => vga_sprite_rom_addr2_addsub0000_6_CYINIT_18835
    );
  vga_sprite_rom_addr2_addsub0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(0),
      O => vga_sprite_rom_addr2_addsub0000_6_CY0F_18834
    );
  vga_sprite_rom_addr2_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr2_addsub0000_6_CYSELF_18826
    );
  vga_sprite_rom_addr2_addsub0000_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr2_addsub0000_6_BXINV_18824
    );
  vga_sprite_rom_addr2_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_XORG_18822,
      O => vga_sprite_rom_addr2_addsub0000(7)
    );
  vga_sprite_rom_addr2_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr2_addsub0000_6_XORG_18822
    );
  vga_sprite_rom_addr2_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_CYMUXG_18821,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q
    );
  vga_sprite_rom_addr2_addsub0000_6_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_6_CY0G_18819,
      IB => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q,
      SEL => vga_sprite_rom_addr2_addsub0000_6_CYSELG_18811,
      O => vga_sprite_rom_addr2_addsub0000_6_CYMUXG_18821
    );
  vga_sprite_rom_addr2_addsub0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(1),
      O => vga_sprite_rom_addr2_addsub0000_6_CY0G_18819
    );
  vga_sprite_rom_addr2_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr2_addsub0000_6_CYSELG_18811
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y40"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(3),
      ADR1 => vga_sprite_ypixRey(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y40"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(2),
      ADR1 => vga_sprite_ypixRey(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(5)
    );
  vga_sprite_rom_addr2_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_8_XORF_18875,
      O => vga_sprite_rom_addr2_addsub0000(8)
    );
  vga_sprite_rom_addr2_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_8_CYINIT_18874,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0000_8_XORF_18875
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CY0F_18873,
      IB => vga_sprite_rom_addr2_addsub0000_8_CYINIT_18874,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYSELF_18861,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_5_Q
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CY0F_18873,
      IB => vga_sprite_rom_addr2_addsub0000_8_CY0F_18873,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYSELF_18861,
      O => vga_sprite_rom_addr2_addsub0000_8_CYMUXF2_18856
    );
  vga_sprite_rom_addr2_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr2_addsub0000_8_CYINIT_18874
    );
  vga_sprite_rom_addr2_addsub0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(2),
      O => vga_sprite_rom_addr2_addsub0000_8_CY0F_18873
    );
  vga_sprite_rom_addr2_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0000_8_CYSELF_18861
    );
  vga_sprite_rom_addr2_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_8_XORG_18863,
      O => vga_sprite_rom_addr2_addsub0000(9)
    );
  vga_sprite_rom_addr2_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_5_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0000_8_XORG_18863
    );
  vga_sprite_rom_addr2_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST_18860,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q
    );
  vga_sprite_rom_addr2_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr2_addsub0000_8_FASTCARRY_18858
    );
  vga_sprite_rom_addr2_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_8_CYSELG_18847,
      I1 => vga_sprite_rom_addr2_addsub0000_8_CYSELF_18861,
      O => vga_sprite_rom_addr2_addsub0000_8_CYAND_18859
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CYMUXG2_18857,
      IB => vga_sprite_rom_addr2_addsub0000_8_FASTCARRY_18858,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYAND_18859,
      O => vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST_18860
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CY0G_18855,
      IB => vga_sprite_rom_addr2_addsub0000_8_CYMUXF2_18856,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYSELG_18847,
      O => vga_sprite_rom_addr2_addsub0000_8_CYMUXG2_18857
    );
  vga_sprite_rom_addr2_addsub0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(3),
      O => vga_sprite_rom_addr2_addsub0000_8_CY0G_18855
    );
  vga_sprite_rom_addr2_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0000_8_CYSELG_18847
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y41"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(5),
      ADR1 => vga_sprite_ypixRey(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X39Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixRey(4),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(5),
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(7)
    );
  vga_sprite_rom_addr2_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_10_XORF_18914,
      O => vga_sprite_rom_addr2_addsub0000(10)
    );
  vga_sprite_rom_addr2_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_10_CYINIT_18913,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0000_10_XORF_18914
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CY0F_18912,
      IB => vga_sprite_rom_addr2_addsub0000_10_CYINIT_18913,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYSELF_18900,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_7_Q
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CY0F_18912,
      IB => vga_sprite_rom_addr2_addsub0000_10_CY0F_18912,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYSELF_18900,
      O => vga_sprite_rom_addr2_addsub0000_10_CYMUXF2_18895
    );
  vga_sprite_rom_addr2_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr2_addsub0000_10_CYINIT_18913
    );
  vga_sprite_rom_addr2_addsub0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(4),
      O => vga_sprite_rom_addr2_addsub0000_10_CY0F_18912
    );
  vga_sprite_rom_addr2_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0000_10_CYSELF_18900
    );
  vga_sprite_rom_addr2_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_10_XORG_18902,
      O => vga_sprite_rom_addr2_addsub0000(11)
    );
  vga_sprite_rom_addr2_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_7_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0000_10_XORG_18902
    );
  vga_sprite_rom_addr2_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr2_addsub0000_10_FASTCARRY_18897
    );
  vga_sprite_rom_addr2_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_10_CYSELG_18886,
      I1 => vga_sprite_rom_addr2_addsub0000_10_CYSELF_18900,
      O => vga_sprite_rom_addr2_addsub0000_10_CYAND_18898
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CYMUXG2_18896,
      IB => vga_sprite_rom_addr2_addsub0000_10_FASTCARRY_18897,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYAND_18898,
      O => vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST_18899
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CY0G_18894,
      IB => vga_sprite_rom_addr2_addsub0000_10_CYMUXF2_18895,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYSELG_18886,
      O => vga_sprite_rom_addr2_addsub0000_10_CYMUXG2_18896
    );
  vga_sprite_rom_addr2_addsub0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(5),
      O => vga_sprite_rom_addr2_addsub0000_10_CY0G_18894
    );
  vga_sprite_rom_addr2_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0000_10_CYSELG_18886
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X39Y42"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(8),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixRey(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X39Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixRey(6),
      ADR2 => vga_sprite_ypixRey(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(9)
    );
  vga_sprite_rom_addr2_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_12_XORF_18945,
      O => vga_sprite_rom_addr2_addsub0000(12)
    );
  vga_sprite_rom_addr2_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_12_CYINIT_18944,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0000_12_XORF_18945
    );
  vga_sprite_rom_addr2_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_12_CY0F_18943,
      IB => vga_sprite_rom_addr2_addsub0000_12_CYINIT_18944,
      SEL => vga_sprite_rom_addr2_addsub0000_12_CYSELF_18935,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_9_Q
    );
  vga_sprite_rom_addr2_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST_18899,
      O => vga_sprite_rom_addr2_addsub0000_12_CYINIT_18944
    );
  vga_sprite_rom_addr2_addsub0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(6),
      O => vga_sprite_rom_addr2_addsub0000_12_CY0F_18943
    );
  vga_sprite_rom_addr2_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0000_12_CYSELF_18935
    );
  vga_sprite_rom_addr2_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_12_XORG_18932,
      O => vga_sprite_rom_addr2_addsub0000(13)
    );
  vga_sprite_rom_addr2_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_9_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(10),
      O => vga_sprite_rom_addr2_addsub0000_12_XORG_18932
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => b_cmonav(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(0),
      ADR2 => U2_HCS(0),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F_18975,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT_18976,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF_18967,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV_18965,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT_18976
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F_18975
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF_18967
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV_18965
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G_18962,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy(0),
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG_18954,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG_18964
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G_18962
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG_18954
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => b_cmonav(3),
      ADR1 => vga_sprite_monaspriteon_addsub0001_3_0,
      ADR2 => b_cmonav(2),
      ADR3 => U2_HCS(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(3)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => b_cmonav(2),
      ADR1 => vga_sprite_monaspriteon_addsub0001_2_0,
      ADR2 => U2_HCS(2),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_19007,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_19007,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_18999,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2_18994
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_2_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_19007
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_18999
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG_18964,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY_18996
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_18987,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_18999,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND_18997
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2_18995,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY_18996,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND_18997,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST_18998
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G_18993,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2_18994,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_18987,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2_18995
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_3_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G_18993
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_18987
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y27"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0001_5_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"936C",
      LOC => "SLICE_X27Y27"
    )
    port map (
      ADR0 => b_cmonav(2),
      ADR1 => U2_HCS(4),
      ADR2 => b_cmonav(3),
      ADR3 => b_cmonav(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_19040,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_19040,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_19032,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2_19027
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_19040
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_19032
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST_18998,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY_19029
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_19018,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_19032,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND_19030
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2_19028,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY_19029,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND_19030,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST_19031
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G_19026,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2_19027,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_19018,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2_19028
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_5_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G_19026
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_19018
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR1 => U2_HCS(7),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      ADR3 => vga_sprite_monaspriteon_addsub0000(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0001_6_0,
      ADR1 => vga_sprite_monaspriteon_addsub0000(6),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      ADR3 => U2_HCS(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(6)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_19073,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_19073,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_19066,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2_19061
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_6_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_19073
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_19066
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST_19031,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY_19063
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y28"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_19054,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_19066,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND_19064
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2_19062,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY_19063,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND_19064,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST_19065
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G_19060,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2_19061,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_19054,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2_19062
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G_19060
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_19054
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0001_9_0,
      ADR1 => VCC,
      ADR2 => U2_HCS(9),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q,
      ADR2 => U2_HCS(8),
      ADR3 => b_cmonav(8),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(8)
    );
  vga_sprite_monaspriteon_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_le0000_CY0F_19106,
      IB => vga_sprite_monaspriteon_cmp_le0000_CY0F_19106,
      SEL => vga_sprite_monaspriteon_cmp_le0000_CYSELF_19098,
      O => vga_sprite_monaspriteon_cmp_le0000_CYMUXF2_19093
    );
  vga_sprite_monaspriteon_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(8),
      O => vga_sprite_monaspriteon_cmp_le0000_CY0F_19106
    );
  vga_sprite_monaspriteon_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(8),
      O => vga_sprite_monaspriteon_cmp_le0000_CYSELF_19098
    );
  vga_sprite_monaspriteon_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST_19097,
      O => vga_sprite_monaspriteon_cmp_le0000
    );
  vga_sprite_monaspriteon_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST_19065,
      O => vga_sprite_monaspriteon_cmp_le0000_FASTCARRY_19095
    );
  vga_sprite_monaspriteon_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      I0 => vga_sprite_monaspriteon_cmp_le0000_CYSELG_19084,
      I1 => vga_sprite_monaspriteon_cmp_le0000_CYSELF_19098,
      O => vga_sprite_monaspriteon_cmp_le0000_CYAND_19096
    );
  vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_le0000_CYMUXG2_19094,
      IB => vga_sprite_monaspriteon_cmp_le0000_FASTCARRY_19095,
      SEL => vga_sprite_monaspriteon_cmp_le0000_CYAND_19096,
      O => vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST_19097
    );
  vga_sprite_monaspriteon_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_le0000_CY0G_19092,
      IB => vga_sprite_monaspriteon_cmp_le0000_CYMUXF2_19093,
      SEL => vga_sprite_monaspriteon_cmp_le0000_CYSELG_19084,
      O => vga_sprite_monaspriteon_cmp_le0000_CYMUXG2_19094
    );
  vga_sprite_monaspriteon_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_9_0,
      O => vga_sprite_monaspriteon_cmp_le0000_CY0G_19092
    );
  vga_sprite_monaspriteon_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(9),
      O => vga_sprite_monaspriteon_cmp_le0000_CYSELG_19084
    );
  b_Maccum_rmonav_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X33Y50"
    )
    port map (
      ADR0 => b_rmonav(1),
      ADR1 => VCC,
      ADR2 => b_drvmona(1),
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(1)
    );
  b_rmonav_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_SRINV_19120,
      O => b_rmonav_0_FFY_RST
    );
  b_rmonav_1 : X_FF
    generic map(
      LOC => "SLICE_X33Y50",
      INIT => '0'
    )
    port map (
      I => b_rmonav_0_DYMUX_19135,
      CE => b_rmonav_0_CEINV_19118,
      CLK => b_rmonav_0_CLKINV_19119,
      SET => GND,
      RST => b_rmonav_0_FFY_RST,
      O => b_rmonav(1)
    );
  b_Maccum_rmonav_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y50"
    )
    port map (
      ADR0 => b_drvmona(0),
      ADR1 => b_rmonav(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(0)
    );
  b_rmonav_0_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_SRINV_19120,
      O => b_rmonav_0_FFX_RST
    );
  b_rmonav_0 : X_FF
    generic map(
      LOC => "SLICE_X33Y50",
      INIT => '0'
    )
    port map (
      I => b_rmonav_0_DXMUX_19157,
      CE => b_rmonav_0_CEINV_19118,
      CLK => b_rmonav_0_CLKINV_19119,
      SET => GND,
      RST => b_rmonav_0_FFX_RST,
      O => b_rmonav(0)
    );
  b_rmonav_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_XORF_19155,
      O => b_rmonav_0_DXMUX_19157
    );
  b_rmonav_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      I0 => b_rmonav_0_CYINIT_19154,
      I1 => b_Maccum_rmonav_lut(0),
      O => b_rmonav_0_XORF_19155
    );
  b_rmonav_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      IA => b_rmonav_0_CY0F_19153,
      IB => b_rmonav_0_CYINIT_19154,
      SEL => b_rmonav_0_CYSELF_19145,
      O => b_Maccum_rmonav_cy_0_Q
    );
  b_rmonav_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_BXINV_19143,
      O => b_rmonav_0_CYINIT_19154
    );
  b_rmonav_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(0),
      O => b_rmonav_0_CY0F_19153
    );
  b_rmonav_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(0),
      O => b_rmonav_0_CYSELF_19145
    );
  b_rmonav_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_rmonav_0_BXINV_19143
    );
  b_rmonav_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_XORG_19133,
      O => b_rmonav_0_DYMUX_19135
    );
  b_rmonav_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_0_Q,
      I1 => b_Maccum_rmonav_lut(1),
      O => b_rmonav_0_XORG_19133
    );
  b_rmonav_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_CYMUXG_19132,
      O => b_Maccum_rmonav_cy_1_Q
    );
  b_rmonav_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      IA => b_rmonav_0_CY0G_19130,
      IB => b_Maccum_rmonav_cy_0_Q,
      SEL => b_rmonav_0_CYSELG_19122,
      O => b_rmonav_0_CYMUXG_19132
    );
  b_rmonav_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(1),
      O => b_rmonav_0_CY0G_19130
    );
  b_rmonav_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(1),
      O => b_rmonav_0_CYSELG_19122
    );
  b_rmonav_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rmonav_0_SRINV_19120
    );
  b_rmonav_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_0_CLKINV_19119
    );
  b_rmonav_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_0_CEINV_19118
    );
  b_Maccum_rmonav_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X33Y51"
    )
    port map (
      ADR0 => b_rmonav(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(3),
      O => b_Maccum_rmonav_lut(3)
    );
  b_rmonav_3 : X_FF
    generic map(
      LOC => "SLICE_X33Y51",
      INIT => '1'
    )
    port map (
      I => b_rmonav_2_DYMUX_19198,
      CE => b_rmonav_2_CEINV_19176,
      CLK => b_rmonav_2_CLKINV_19177,
      SET => b_rmonav_2_SRINV_19178,
      RST => GND,
      O => b_rmonav(3)
    );
  b_Maccum_rmonav_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y51"
    )
    port map (
      ADR0 => b_rmonav(2),
      ADR1 => b_drvmona(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(2)
    );
  b_rmonav_2 : X_FF
    generic map(
      LOC => "SLICE_X33Y51",
      INIT => '1'
    )
    port map (
      I => b_rmonav_2_DXMUX_19217,
      CE => b_rmonav_2_CEINV_19176,
      CLK => b_rmonav_2_CLKINV_19177,
      SET => b_rmonav_2_SRINV_19178,
      RST => GND,
      O => b_rmonav(2)
    );
  b_rmonav_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_2_XORF_19215,
      O => b_rmonav_2_DXMUX_19217
    );
  b_rmonav_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      I0 => b_rmonav_2_CYINIT_19214,
      I1 => b_Maccum_rmonav_lut(2),
      O => b_rmonav_2_XORF_19215
    );
  b_rmonav_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      IA => b_rmonav_2_CY0F_19213,
      IB => b_rmonav_2_CYINIT_19214,
      SEL => b_rmonav_2_CYSELF_19194,
      O => b_Maccum_rmonav_cy_2_Q
    );
  b_rmonav_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      IA => b_rmonav_2_CY0F_19213,
      IB => b_rmonav_2_CY0F_19213,
      SEL => b_rmonav_2_CYSELF_19194,
      O => b_rmonav_2_CYMUXF2_19189
    );
  b_rmonav_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_1_Q,
      O => b_rmonav_2_CYINIT_19214
    );
  b_rmonav_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(2),
      O => b_rmonav_2_CY0F_19213
    );
  b_rmonav_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(2),
      O => b_rmonav_2_CYSELF_19194
    );
  b_rmonav_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_2_XORG_19196,
      O => b_rmonav_2_DYMUX_19198
    );
  b_rmonav_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_2_Q,
      I1 => b_Maccum_rmonav_lut(3),
      O => b_rmonav_2_XORG_19196
    );
  b_rmonav_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_2_CYMUXFAST_19193,
      O => b_Maccum_rmonav_cy_3_Q
    );
  b_rmonav_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_1_Q,
      O => b_rmonav_2_FASTCARRY_19191
    );
  b_rmonav_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      I0 => b_rmonav_2_CYSELG_19180,
      I1 => b_rmonav_2_CYSELF_19194,
      O => b_rmonav_2_CYAND_19192
    );
  b_rmonav_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      IA => b_rmonav_2_CYMUXG2_19190,
      IB => b_rmonav_2_FASTCARRY_19191,
      SEL => b_rmonav_2_CYAND_19192,
      O => b_rmonav_2_CYMUXFAST_19193
    );
  b_rmonav_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      IA => b_rmonav_2_CY0G_19188,
      IB => b_rmonav_2_CYMUXF2_19189,
      SEL => b_rmonav_2_CYSELG_19180,
      O => b_rmonav_2_CYMUXG2_19190
    );
  b_rmonav_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(3),
      O => b_rmonav_2_CY0G_19188
    );
  b_rmonav_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(3),
      O => b_rmonav_2_CYSELG_19180
    );
  b_rmonav_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rmonav_2_SRINV_19178
    );
  b_rmonav_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_2_CLKINV_19177
    );
  b_rmonav_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_2_CEINV_19176
    );
  b_Maccum_rmonav_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X33Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(5),
      ADR2 => b_drvmona(5),
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(5)
    );
  b_rmonav_4_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_4_SRINV_19237,
      O => b_rmonav_4_FFY_RST
    );
  b_rmonav_5 : X_FF
    generic map(
      LOC => "SLICE_X33Y52",
      INIT => '0'
    )
    port map (
      I => b_rmonav_4_DYMUX_19257,
      CE => b_rmonav_4_CEINV_19235,
      CLK => b_rmonav_4_CLKINV_19236,
      SET => GND,
      RST => b_rmonav_4_FFY_RST,
      O => b_rmonav(5)
    );
  b_Maccum_rmonav_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y52"
    )
    port map (
      ADR0 => b_drvmona(4),
      ADR1 => b_rmonav(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(4)
    );
  b_rmonav_4_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_4_SRINV_19237,
      O => b_rmonav_4_FFX_RST
    );
  b_rmonav_4 : X_FF
    generic map(
      LOC => "SLICE_X33Y52",
      INIT => '0'
    )
    port map (
      I => b_rmonav_4_DXMUX_19277,
      CE => b_rmonav_4_CEINV_19235,
      CLK => b_rmonav_4_CLKINV_19236,
      SET => GND,
      RST => b_rmonav_4_FFX_RST,
      O => b_rmonav(4)
    );
  b_rmonav_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_4_XORF_19275,
      O => b_rmonav_4_DXMUX_19277
    );
  b_rmonav_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      I0 => b_rmonav_4_CYINIT_19274,
      I1 => b_Maccum_rmonav_lut(4),
      O => b_rmonav_4_XORF_19275
    );
  b_rmonav_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      IA => b_rmonav_4_CY0F_19273,
      IB => b_rmonav_4_CYINIT_19274,
      SEL => b_rmonav_4_CYSELF_19253,
      O => b_Maccum_rmonav_cy_4_Q
    );
  b_rmonav_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      IA => b_rmonav_4_CY0F_19273,
      IB => b_rmonav_4_CY0F_19273,
      SEL => b_rmonav_4_CYSELF_19253,
      O => b_rmonav_4_CYMUXF2_19248
    );
  b_rmonav_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_3_Q,
      O => b_rmonav_4_CYINIT_19274
    );
  b_rmonav_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(4),
      O => b_rmonav_4_CY0F_19273
    );
  b_rmonav_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(4),
      O => b_rmonav_4_CYSELF_19253
    );
  b_rmonav_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_4_XORG_19255,
      O => b_rmonav_4_DYMUX_19257
    );
  b_rmonav_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_4_Q,
      I1 => b_Maccum_rmonav_lut(5),
      O => b_rmonav_4_XORG_19255
    );
  b_rmonav_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_4_CYMUXFAST_19252,
      O => b_Maccum_rmonav_cy_5_Q
    );
  b_rmonav_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_3_Q,
      O => b_rmonav_4_FASTCARRY_19250
    );
  b_rmonav_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      I0 => b_rmonav_4_CYSELG_19239,
      I1 => b_rmonav_4_CYSELF_19253,
      O => b_rmonav_4_CYAND_19251
    );
  b_rmonav_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      IA => b_rmonav_4_CYMUXG2_19249,
      IB => b_rmonav_4_FASTCARRY_19250,
      SEL => b_rmonav_4_CYAND_19251,
      O => b_rmonav_4_CYMUXFAST_19252
    );
  b_rmonav_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      IA => b_rmonav_4_CY0G_19247,
      IB => b_rmonav_4_CYMUXF2_19248,
      SEL => b_rmonav_4_CYSELG_19239,
      O => b_rmonav_4_CYMUXG2_19249
    );
  b_rmonav_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(5),
      O => b_rmonav_4_CY0G_19247
    );
  b_rmonav_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(5),
      O => b_rmonav_4_CYSELG_19239
    );
  b_rmonav_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rmonav_4_SRINV_19237
    );
  b_rmonav_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_4_CLKINV_19236
    );
  b_rmonav_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_4_CEINV_19235
    );
  b_Maccum_rmonav_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X33Y53"
    )
    port map (
      ADR0 => b_rmonav(7),
      ADR1 => VCC,
      ADR2 => b_drvmona(7),
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(7)
    );
  b_rmonav_7 : X_FF
    generic map(
      LOC => "SLICE_X33Y53",
      INIT => '1'
    )
    port map (
      I => b_rmonav_6_DYMUX_19318,
      CE => b_rmonav_6_CEINV_19296,
      CLK => b_rmonav_6_CLKINV_19297,
      SET => b_rmonav_6_SRINV_19298,
      RST => GND,
      O => b_rmonav(7)
    );
  b_Maccum_rmonav_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X33Y53"
    )
    port map (
      ADR0 => b_rmonav(6),
      ADR1 => VCC,
      ADR2 => b_drvmona(6),
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(6)
    );
  b_rmonav_6_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_6_SRINV_19298,
      O => b_rmonav_6_FFX_RST
    );
  b_rmonav_6 : X_FF
    generic map(
      LOC => "SLICE_X33Y53",
      INIT => '0'
    )
    port map (
      I => b_rmonav_6_DXMUX_19337,
      CE => b_rmonav_6_CEINV_19296,
      CLK => b_rmonav_6_CLKINV_19297,
      SET => GND,
      RST => b_rmonav_6_FFX_RST,
      O => b_rmonav(6)
    );
  b_rmonav_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_6_XORF_19335,
      O => b_rmonav_6_DXMUX_19337
    );
  b_rmonav_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y53"
    )
    port map (
      I0 => b_rmonav_6_CYINIT_19334,
      I1 => b_Maccum_rmonav_lut(6),
      O => b_rmonav_6_XORF_19335
    );
  b_rmonav_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y53"
    )
    port map (
      IA => b_rmonav_6_CY0F_19333,
      IB => b_rmonav_6_CYINIT_19334,
      SEL => b_rmonav_6_CYSELF_19314,
      O => b_Maccum_rmonav_cy_6_Q
    );
  b_rmonav_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y53"
    )
    port map (
      IA => b_rmonav_6_CY0F_19333,
      IB => b_rmonav_6_CY0F_19333,
      SEL => b_rmonav_6_CYSELF_19314,
      O => b_rmonav_6_CYMUXF2_19309
    );
  b_rmonav_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_5_Q,
      O => b_rmonav_6_CYINIT_19334
    );
  b_rmonav_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(6),
      O => b_rmonav_6_CY0F_19333
    );
  b_rmonav_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(6),
      O => b_rmonav_6_CYSELF_19314
    );
  b_rmonav_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_6_XORG_19316,
      O => b_rmonav_6_DYMUX_19318
    );
  b_rmonav_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y53"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_6_Q,
      I1 => b_Maccum_rmonav_lut(7),
      O => b_rmonav_6_XORG_19316
    );
  b_rmonav_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_5_Q,
      O => b_rmonav_6_FASTCARRY_19311
    );
  b_rmonav_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y53"
    )
    port map (
      I0 => b_rmonav_6_CYSELG_19300,
      I1 => b_rmonav_6_CYSELF_19314,
      O => b_rmonav_6_CYAND_19312
    );
  b_rmonav_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y53"
    )
    port map (
      IA => b_rmonav_6_CYMUXG2_19310,
      IB => b_rmonav_6_FASTCARRY_19311,
      SEL => b_rmonav_6_CYAND_19312,
      O => b_rmonav_6_CYMUXFAST_19313
    );
  b_rmonav_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y53"
    )
    port map (
      IA => b_rmonav_6_CY0G_19308,
      IB => b_rmonav_6_CYMUXF2_19309,
      SEL => b_rmonav_6_CYSELG_19300,
      O => b_rmonav_6_CYMUXG2_19310
    );
  b_rmonav_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(7),
      O => b_rmonav_6_CY0G_19308
    );
  b_rmonav_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(7),
      O => b_rmonav_6_CYSELG_19300
    );
  b_rmonav_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rmonav_6_SRINV_19298
    );
  b_rmonav_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_6_CLKINV_19297
    );
  b_rmonav_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_6_CEINV_19296
    );
  b_rmonav_8_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_8_SRINV_19357,
      O => b_rmonav_8_FFY_RST
    );
  b_rmonav_9 : X_FF
    generic map(
      LOC => "SLICE_X33Y54",
      INIT => '0'
    )
    port map (
      I => b_rmonav_8_DYMUX_19369,
      CE => b_rmonav_8_CEINV_19355,
      CLK => b_rmonav_8_CLKINV_19356,
      SET => GND,
      RST => b_rmonav_8_FFY_RST,
      O => b_rmonav(9)
    );
  b_Maccum_rmonav_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y54"
    )
    port map (
      ADR0 => b_drvmona(8),
      ADR1 => b_rmonav(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(8)
    );
  b_rmonav_8_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_8_SRINV_19357,
      O => b_rmonav_8_FFX_RST
    );
  b_rmonav_8 : X_FF
    generic map(
      LOC => "SLICE_X33Y54",
      INIT => '0'
    )
    port map (
      I => b_rmonav_8_DXMUX_19390,
      CE => b_rmonav_8_CEINV_19355,
      CLK => b_rmonav_8_CLKINV_19356,
      SET => GND,
      RST => b_rmonav_8_FFX_RST,
      O => b_rmonav(8)
    );
  b_rmonav_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_8_XORF_19388,
      O => b_rmonav_8_DXMUX_19390
    );
  b_rmonav_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y54"
    )
    port map (
      I0 => b_rmonav_8_CYINIT_19387,
      I1 => b_Maccum_rmonav_lut(8),
      O => b_rmonav_8_XORF_19388
    );
  b_rmonav_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y54"
    )
    port map (
      IA => b_rmonav_8_CY0F_19386,
      IB => b_rmonav_8_CYINIT_19387,
      SEL => b_rmonav_8_CYSELF_19378,
      O => b_Maccum_rmonav_cy_8_Q
    );
  b_rmonav_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_6_CYMUXFAST_19313,
      O => b_rmonav_8_CYINIT_19387
    );
  b_rmonav_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(8),
      O => b_rmonav_8_CY0F_19386
    );
  b_rmonav_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(8),
      O => b_rmonav_8_CYSELF_19378
    );
  b_rmonav_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_8_XORG_19367,
      O => b_rmonav_8_DYMUX_19369
    );
  b_rmonav_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y54"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_8_Q,
      I1 => b_Maccum_rmonav_lut_9_1_19364,
      O => b_rmonav_8_XORG_19367
    );
  b_rmonav_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_rmonav_8_SRINV_19357
    );
  b_rmonav_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_8_CLKINV_19356
    );
  b_rmonav_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_8_CEINV_19355
    );
  b_Maccum_rmonav_lut_9_1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X33Y54"
    )
    port map (
      ADR0 => b_rmonav(9),
      ADR1 => VCC,
      ADR2 => b_drvmona(9),
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut_9_1_19364
    );
  vga_sprite_Msub_xpixRey_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y34"
    )
    port map (
      ADR0 => b_creyv(0),
      ADR1 => U2_HCS(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(0)
    );
  romRey_addr14_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_XORF_19432,
      O => romRey_addr14(0)
    );
  romRey_addr14_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y34"
    )
    port map (
      I0 => romRey_addr14_0_CYINIT_19431,
      I1 => vga_sprite_Msub_xpixRey_lut(0),
      O => romRey_addr14_0_XORF_19432
    );
  romRey_addr14_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y34"
    )
    port map (
      IA => romRey_addr14_0_CY0F_19430,
      IB => romRey_addr14_0_CYINIT_19431,
      SEL => romRey_addr14_0_CYSELF_19422,
      O => vga_sprite_Msub_xpixRey_cy_0_Q
    );
  romRey_addr14_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_BXINV_19420,
      O => romRey_addr14_0_CYINIT_19431
    );
  romRey_addr14_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(0),
      O => romRey_addr14_0_CY0F_19430
    );
  romRey_addr14_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(0),
      O => romRey_addr14_0_CYSELF_19422
    );
  romRey_addr14_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => romRey_addr14_0_BXINV_19420
    );
  romRey_addr14_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_XORG_19418,
      O => romRey_addr14(1)
    );
  romRey_addr14_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y34"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_0_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(1),
      O => romRey_addr14_0_XORG_19418
    );
  romRey_addr14_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_CYMUXG_19417,
      O => vga_sprite_Msub_xpixRey_cy_1_Q
    );
  romRey_addr14_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y34"
    )
    port map (
      IA => romRey_addr14_0_CY0G_19415,
      IB => vga_sprite_Msub_xpixRey_cy_0_Q,
      SEL => romRey_addr14_0_CYSELG_19407,
      O => romRey_addr14_0_CYMUXG_19417
    );
  romRey_addr14_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(1),
      O => romRey_addr14_0_CY0G_19415
    );
  romRey_addr14_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(1),
      O => romRey_addr14_0_CYSELG_19407
    );
  vga_sprite_Msub_xpixRey_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y34"
    )
    port map (
      ADR0 => b_creyv(1),
      ADR1 => U2_HCS(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(1)
    );
  vga_sprite_Msub_xpixRey_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y35"
    )
    port map (
      ADR0 => U2_HCS(2),
      ADR1 => b_creyv(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(2)
    );
  vga_sprite_xpixRey_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_2_XORF_19471,
      O => vga_sprite_xpixRey(2)
    );
  vga_sprite_xpixRey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      I0 => vga_sprite_xpixRey_2_CYINIT_19470,
      I1 => vga_sprite_Msub_xpixRey_lut(2),
      O => vga_sprite_xpixRey_2_XORF_19471
    );
  vga_sprite_xpixRey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CY0F_19469,
      IB => vga_sprite_xpixRey_2_CYINIT_19470,
      SEL => vga_sprite_xpixRey_2_CYSELF_19457,
      O => vga_sprite_Msub_xpixRey_cy_2_Q
    );
  vga_sprite_xpixRey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CY0F_19469,
      IB => vga_sprite_xpixRey_2_CY0F_19469,
      SEL => vga_sprite_xpixRey_2_CYSELF_19457,
      O => vga_sprite_xpixRey_2_CYMUXF2_19452
    );
  vga_sprite_xpixRey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_1_Q,
      O => vga_sprite_xpixRey_2_CYINIT_19470
    );
  vga_sprite_xpixRey_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(2),
      O => vga_sprite_xpixRey_2_CY0F_19469
    );
  vga_sprite_xpixRey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(2),
      O => vga_sprite_xpixRey_2_CYSELF_19457
    );
  vga_sprite_xpixRey_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_2_XORG_19459,
      O => vga_sprite_xpixRey(3)
    );
  vga_sprite_xpixRey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_2_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(3),
      O => vga_sprite_xpixRey_2_XORG_19459
    );
  vga_sprite_xpixRey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_2_CYMUXFAST_19456,
      O => vga_sprite_Msub_xpixRey_cy_3_Q
    );
  vga_sprite_xpixRey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_1_Q,
      O => vga_sprite_xpixRey_2_FASTCARRY_19454
    );
  vga_sprite_xpixRey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      I0 => vga_sprite_xpixRey_2_CYSELG_19443,
      I1 => vga_sprite_xpixRey_2_CYSELF_19457,
      O => vga_sprite_xpixRey_2_CYAND_19455
    );
  vga_sprite_xpixRey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CYMUXG2_19453,
      IB => vga_sprite_xpixRey_2_FASTCARRY_19454,
      SEL => vga_sprite_xpixRey_2_CYAND_19455,
      O => vga_sprite_xpixRey_2_CYMUXFAST_19456
    );
  vga_sprite_xpixRey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CY0G_19451,
      IB => vga_sprite_xpixRey_2_CYMUXF2_19452,
      SEL => vga_sprite_xpixRey_2_CYSELG_19443,
      O => vga_sprite_xpixRey_2_CYMUXG2_19453
    );
  vga_sprite_xpixRey_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(3),
      O => vga_sprite_xpixRey_2_CY0G_19451
    );
  vga_sprite_xpixRey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(3),
      O => vga_sprite_xpixRey_2_CYSELG_19443
    );
  vga_sprite_Msub_xpixRey_lut_3_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(3),
      ADR2 => b_creyv(3),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(3)
    );
  vga_sprite_Msub_xpixRey_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X47Y36"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_4_0,
      ADR1 => U2_HCS(4),
      ADR2 => VCC,
      ADR3 => b_creyv(4),
      O => vga_sprite_Msub_xpixRey_lut(4)
    );
  vga_sprite_xpixRey_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_4_XORF_19510,
      O => vga_sprite_xpixRey(4)
    );
  vga_sprite_xpixRey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      I0 => vga_sprite_xpixRey_4_CYINIT_19509,
      I1 => vga_sprite_Msub_xpixRey_lut(4),
      O => vga_sprite_xpixRey_4_XORF_19510
    );
  vga_sprite_xpixRey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CY0F_19508,
      IB => vga_sprite_xpixRey_4_CYINIT_19509,
      SEL => vga_sprite_xpixRey_4_CYSELF_19497,
      O => vga_sprite_Msub_xpixRey_cy_4_Q
    );
  vga_sprite_xpixRey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CY0F_19508,
      IB => vga_sprite_xpixRey_4_CY0F_19508,
      SEL => vga_sprite_xpixRey_4_CYSELF_19497,
      O => vga_sprite_xpixRey_4_CYMUXF2_19492
    );
  vga_sprite_xpixRey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_3_Q,
      O => vga_sprite_xpixRey_4_CYINIT_19509
    );
  vga_sprite_xpixRey_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_4_0,
      O => vga_sprite_xpixRey_4_CY0F_19508
    );
  vga_sprite_xpixRey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(4),
      O => vga_sprite_xpixRey_4_CYSELF_19497
    );
  vga_sprite_xpixRey_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_4_XORG_19499,
      O => vga_sprite_xpixRey(5)
    );
  vga_sprite_xpixRey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_4_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(5),
      O => vga_sprite_xpixRey_4_XORG_19499
    );
  vga_sprite_xpixRey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_4_CYMUXFAST_19496,
      O => vga_sprite_Msub_xpixRey_cy_5_Q
    );
  vga_sprite_xpixRey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_3_Q,
      O => vga_sprite_xpixRey_4_FASTCARRY_19494
    );
  vga_sprite_xpixRey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      I0 => vga_sprite_xpixRey_4_CYSELG_19485,
      I1 => vga_sprite_xpixRey_4_CYSELF_19497,
      O => vga_sprite_xpixRey_4_CYAND_19495
    );
  vga_sprite_xpixRey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CYMUXG2_19493,
      IB => vga_sprite_xpixRey_4_FASTCARRY_19494,
      SEL => vga_sprite_xpixRey_4_CYAND_19495,
      O => vga_sprite_xpixRey_4_CYMUXFAST_19496
    );
  vga_sprite_xpixRey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CY0G_19491,
      IB => vga_sprite_xpixRey_4_CYMUXF2_19492,
      SEL => vga_sprite_xpixRey_4_CYSELG_19485,
      O => vga_sprite_xpixRey_4_CYMUXG2_19493
    );
  vga_sprite_xpixRey_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_5_0,
      O => vga_sprite_xpixRey_4_CY0G_19491
    );
  vga_sprite_xpixRey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(5),
      O => vga_sprite_xpixRey_4_CYSELG_19485
    );
  vga_sprite_Msub_xpixRey_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X47Y36"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => vga_sprite_xpixMona_sub0000_5_0,
      ADR2 => U2_HCS(4),
      ADR3 => b_creyv(5),
      O => vga_sprite_Msub_xpixRey_lut(5)
    );
  vga_sprite_Msub_xpixRey_lut_6_Q : X_LUT4
    generic map(
      INIT => X"E11E",
      LOC => "SLICE_X47Y37"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => U2_HCS(5),
      ADR2 => U2_HCS(6),
      ADR3 => b_creyv(6),
      O => vga_sprite_Msub_xpixRey_lut(6)
    );
  vga_sprite_xpixRey_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_6_XORF_19551,
      O => vga_sprite_xpixRey(6)
    );
  vga_sprite_xpixRey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y37"
    )
    port map (
      I0 => vga_sprite_xpixRey_6_CYINIT_19550,
      I1 => vga_sprite_Msub_xpixRey_lut(6),
      O => vga_sprite_xpixRey_6_XORF_19551
    );
  vga_sprite_xpixRey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y37"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CY0F_19549,
      IB => vga_sprite_xpixRey_6_CYINIT_19550,
      SEL => vga_sprite_xpixRey_6_CYSELF_19538,
      O => vga_sprite_Msub_xpixRey_cy_6_Q
    );
  vga_sprite_xpixRey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y37"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CY0F_19549,
      IB => vga_sprite_xpixRey_6_CY0F_19549,
      SEL => vga_sprite_xpixRey_6_CYSELF_19538,
      O => vga_sprite_xpixRey_6_CYMUXF2_19533
    );
  vga_sprite_xpixRey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_5_Q,
      O => vga_sprite_xpixRey_6_CYINIT_19550
    );
  vga_sprite_xpixRey_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_6_0,
      O => vga_sprite_xpixRey_6_CY0F_19549
    );
  vga_sprite_xpixRey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(6),
      O => vga_sprite_xpixRey_6_CYSELF_19538
    );
  vga_sprite_xpixRey_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_6_XORG_19540,
      O => vga_sprite_xpixRey(7)
    );
  vga_sprite_xpixRey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y37"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_6_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(7),
      O => vga_sprite_xpixRey_6_XORG_19540
    );
  vga_sprite_xpixRey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_5_Q,
      O => vga_sprite_xpixRey_6_FASTCARRY_19535
    );
  vga_sprite_xpixRey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y37"
    )
    port map (
      I0 => vga_sprite_xpixRey_6_CYSELG_19524,
      I1 => vga_sprite_xpixRey_6_CYSELF_19538,
      O => vga_sprite_xpixRey_6_CYAND_19536
    );
  vga_sprite_xpixRey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y37"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CYMUXG2_19534,
      IB => vga_sprite_xpixRey_6_FASTCARRY_19535,
      SEL => vga_sprite_xpixRey_6_CYAND_19536,
      O => vga_sprite_xpixRey_6_CYMUXFAST_19537
    );
  vga_sprite_xpixRey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y37"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CY0G_19532,
      IB => vga_sprite_xpixRey_6_CYMUXF2_19533,
      SEL => vga_sprite_xpixRey_6_CYSELG_19524,
      O => vga_sprite_xpixRey_6_CYMUXG2_19534
    );
  vga_sprite_xpixRey_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_7_0,
      O => vga_sprite_xpixRey_6_CY0G_19532
    );
  vga_sprite_xpixRey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(7),
      O => vga_sprite_xpixRey_6_CYSELG_19524
    );
  vga_sprite_Msub_xpixRey_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_xpixMona_sub0000_7_0,
      ADR2 => b_creyv(7),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(7)
    );
  vga_sprite_Msub_xpixRey_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X47Y38"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => vga_sprite_xpixMona_sub0000_8_0,
      ADR2 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR3 => b_creyv(8),
      O => vga_sprite_Msub_xpixRey_lut(8)
    );
  vga_sprite_xpixRey_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_8_XORF_19582,
      O => vga_sprite_xpixRey(8)
    );
  vga_sprite_xpixRey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y38"
    )
    port map (
      I0 => vga_sprite_xpixRey_8_CYINIT_19581,
      I1 => vga_sprite_Msub_xpixRey_lut(8),
      O => vga_sprite_xpixRey_8_XORF_19582
    );
  vga_sprite_xpixRey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y38"
    )
    port map (
      IA => vga_sprite_xpixRey_8_CY0F_19580,
      IB => vga_sprite_xpixRey_8_CYINIT_19581,
      SEL => vga_sprite_xpixRey_8_CYSELF_19574,
      O => vga_sprite_Msub_xpixRey_cy_8_Q
    );
  vga_sprite_xpixRey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_6_CYMUXFAST_19537,
      O => vga_sprite_xpixRey_8_CYINIT_19581
    );
  vga_sprite_xpixRey_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_0,
      O => vga_sprite_xpixRey_8_CY0F_19580
    );
  vga_sprite_xpixRey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(8),
      O => vga_sprite_xpixRey_8_CYSELF_19574
    );
  vga_sprite_xpixRey_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_8_XORG_19571,
      O => vga_sprite_xpixRey(9)
    );
  vga_sprite_xpixRey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y38"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_8_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(9),
      O => vga_sprite_xpixRey_8_XORG_19571
    );
  vga_sprite_Msub_xpixRey_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C369",
      LOC => "SLICE_X47Y38"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR1 => U2_HCS(9),
      ADR2 => b_creyv(9),
      ADR3 => U2_HCS(8),
      O => vga_sprite_Msub_xpixRey_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y25"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F_19612,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT_19613,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF_19604,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_0_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV_19602,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT_19613
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F_19612
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF_19604
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV_19602
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y25"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G_19599,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG_19591,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG_19601
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G_19599
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG_19591
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X39Y25"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => VCC,
      ADR2 => U2_HCS(1),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_19644,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_19644,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_19635,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2_19630
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_19644
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_19635
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG_19601,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY_19632
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y26"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_19621,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_19635,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND_19633
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2_19631,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY_19632,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND_19633,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST_19634
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G_19629,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2_19630,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_19621,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2_19631
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G_19629
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_19621
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_19675,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_19675,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_19667,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2_19662
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000_4_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_19675
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_19667
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST_19634,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY_19664
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y27"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_19655,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_19667,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND_19665
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2_19663,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY_19664,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND_19665,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST_19666
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G_19661,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2_19662,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_19655,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2_19663
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000_5_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G_19661
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_19655
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_19708,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_19708,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_19700,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2_19695
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_19708
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_19700
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST_19666,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY_19697
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y28"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_19686,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_19700,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND_19698
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2_19696,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY_19697,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND_19698,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST_19699
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G_19694,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2_19695,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_19686,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2_19696
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G_19694
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_19686
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y29"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_19741,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_19741,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_19734,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2_19729
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_19741
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_19734
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST_19733,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST_19699,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY_19731
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y29"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_19722,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_19734,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND_19732
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y29"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2_19730,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY_19731,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND_19732,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST_19733
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y29"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G_19728,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2_19729,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_19722,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2_19730
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G_19728
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_19722
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F_19770,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT_19771,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF_19762,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_0_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV_19760,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT_19771
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F_19770
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF_19762
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV_19760
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G_19757,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG_19749,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG_19759
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G_19757
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG_19749
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y55"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_19802,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_19802,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_19793,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2_19788
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_19802
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_19793
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG_19759,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY_19790
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y55"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_19780,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_19793,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND_19791
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y55"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2_19789,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY_19790,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND_19791,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST_19792
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y55"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G_19787,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2_19788,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_19780,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2_19789
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G_19787
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_19780
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_19833,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_19833,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_19826,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2_19821
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_19833
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_19826
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST_19792,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY_19823
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y56"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_19812,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_19826,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND_19824
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2_19822,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY_19823,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND_19824,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST_19825
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G_19820,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2_19821,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_19812,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2_19822
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G_19820
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_19812
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_19864,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_19864,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_19856,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2_19851
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_19864
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_19856
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST_19825,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY_19853
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y57"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_19844,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_19856,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND_19854
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2_19852,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY_19853,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND_19854,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST_19855
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G_19850,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2_19851,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_19844,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2_19852
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G_19850
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_19844
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_19895,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_19895,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_19887,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2_19882
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_19895
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_19887
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST_19886,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST_19855,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY_19884
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y58"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_19875,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_19887,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND_19885
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2_19883,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY_19884,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND_19885,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST_19886
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G_19881,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2_19882,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_19875,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2_19883
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G_19881
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_19875
    );
  b_drvskye_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      O => b_drvskye_0_LOGIC_ZERO_19918
    );
  b_drvskye_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      O => b_drvskye_0_LOGIC_ONE_19943
    );
  b_drvskye_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_XORF_19944,
      O => b_drvskye_0_DXMUX_19946
    );
  b_drvskye_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      I0 => b_drvskye_0_CYINIT_19942,
      I1 => b_drvskye_0_F,
      O => b_drvskye_0_XORF_19944
    );
  b_drvskye_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      IA => b_drvskye_0_LOGIC_ONE_19943,
      IB => b_drvskye_0_CYINIT_19942,
      SEL => b_drvskye_0_CYSELF_19933,
      O => b_Madd_drvskye_sub0000_cy_0_Q
    );
  b_drvskye_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_BXINV_19931,
      O => b_drvskye_0_CYINIT_19942
    );
  b_drvskye_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_F,
      O => b_drvskye_0_CYSELF_19933
    );
  b_drvskye_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_drvskye_0_BXINV_19931
    );
  b_drvskye_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_XORG_19921,
      O => b_drvskye_0_DYMUX_19923
    );
  b_drvskye_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_0_Q,
      I1 => b_Madd_drvskye_not0000(1),
      O => b_drvskye_0_XORG_19921
    );
  b_drvskye_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_CYMUXG_19920,
      O => b_Madd_drvskye_sub0000_cy_1_Q
    );
  b_drvskye_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      IA => b_drvskye_0_LOGIC_ZERO_19918,
      IB => b_Madd_drvskye_sub0000_cy_0_Q,
      SEL => b_drvskye_0_CYSELG_19909,
      O => b_drvskye_0_CYMUXG_19920
    );
  b_drvskye_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(1),
      O => b_drvskye_0_CYSELG_19909
    );
  b_drvskye_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvskye_0_SRINV_19907
    );
  b_drvskye_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_0_CLKINV_19906
    );
  b_drvskye_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_0_CEINV_19905
    );
  b_drvskye_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      O => b_drvskye_2_LOGIC_ZERO_19975
    );
  b_drvskye_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_2_XORF_20003,
      O => b_drvskye_2_DXMUX_20005
    );
  b_drvskye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      I0 => b_drvskye_2_CYINIT_20002,
      I1 => b_Madd_drvskye_not0000(2),
      O => b_drvskye_2_XORF_20003
    );
  b_drvskye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      IA => b_drvskye_2_LOGIC_ZERO_19975,
      IB => b_drvskye_2_CYINIT_20002,
      SEL => b_drvskye_2_CYSELF_19981,
      O => b_Madd_drvskye_sub0000_cy_2_Q
    );
  b_drvskye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      IA => b_drvskye_2_LOGIC_ZERO_19975,
      IB => b_drvskye_2_LOGIC_ZERO_19975,
      SEL => b_drvskye_2_CYSELF_19981,
      O => b_drvskye_2_CYMUXF2_19976
    );
  b_drvskye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_1_Q,
      O => b_drvskye_2_CYINIT_20002
    );
  b_drvskye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(2),
      O => b_drvskye_2_CYSELF_19981
    );
  b_drvskye_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_2_XORG_19983,
      O => b_drvskye_2_DYMUX_19985
    );
  b_drvskye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_2_Q,
      I1 => b_Madd_drvskye_not0000(3),
      O => b_drvskye_2_XORG_19983
    );
  b_drvskye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_2_CYMUXFAST_19980,
      O => b_Madd_drvskye_sub0000_cy_3_Q
    );
  b_drvskye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_1_Q,
      O => b_drvskye_2_FASTCARRY_19978
    );
  b_drvskye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      I0 => b_drvskye_2_CYSELG_19966,
      I1 => b_drvskye_2_CYSELF_19981,
      O => b_drvskye_2_CYAND_19979
    );
  b_drvskye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      IA => b_drvskye_2_CYMUXG2_19977,
      IB => b_drvskye_2_FASTCARRY_19978,
      SEL => b_drvskye_2_CYAND_19979,
      O => b_drvskye_2_CYMUXFAST_19980
    );
  b_drvskye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      IA => b_drvskye_2_LOGIC_ZERO_19975,
      IB => b_drvskye_2_CYMUXF2_19976,
      SEL => b_drvskye_2_CYSELG_19966,
      O => b_drvskye_2_CYMUXG2_19977
    );
  b_drvskye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(3),
      O => b_drvskye_2_CYSELG_19966
    );
  b_drvskye_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvskye_2_SRINV_19964
    );
  b_drvskye_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_2_CLKINV_19963
    );
  b_drvskye_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_2_CEINV_19962
    );
  b_drvskye_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      O => b_drvskye_4_LOGIC_ZERO_20035
    );
  b_drvskye_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_4_XORF_20063,
      O => b_drvskye_4_DXMUX_20065
    );
  b_drvskye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      I0 => b_drvskye_4_CYINIT_20062,
      I1 => b_Madd_drvskye_not0000(4),
      O => b_drvskye_4_XORF_20063
    );
  b_drvskye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      IA => b_drvskye_4_LOGIC_ZERO_20035,
      IB => b_drvskye_4_CYINIT_20062,
      SEL => b_drvskye_4_CYSELF_20041,
      O => b_Madd_drvskye_sub0000_cy_4_Q
    );
  b_drvskye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      IA => b_drvskye_4_LOGIC_ZERO_20035,
      IB => b_drvskye_4_LOGIC_ZERO_20035,
      SEL => b_drvskye_4_CYSELF_20041,
      O => b_drvskye_4_CYMUXF2_20036
    );
  b_drvskye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_3_Q,
      O => b_drvskye_4_CYINIT_20062
    );
  b_drvskye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(4),
      O => b_drvskye_4_CYSELF_20041
    );
  b_drvskye_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_4_XORG_20043,
      O => b_drvskye_4_DYMUX_20045
    );
  b_drvskye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_4_Q,
      I1 => b_Madd_drvskye_not0000(5),
      O => b_drvskye_4_XORG_20043
    );
  b_drvskye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_4_CYMUXFAST_20040,
      O => b_Madd_drvskye_sub0000_cy_5_Q
    );
  b_drvskye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_3_Q,
      O => b_drvskye_4_FASTCARRY_20038
    );
  b_drvskye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      I0 => b_drvskye_4_CYSELG_20026,
      I1 => b_drvskye_4_CYSELF_20041,
      O => b_drvskye_4_CYAND_20039
    );
  b_drvskye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      IA => b_drvskye_4_CYMUXG2_20037,
      IB => b_drvskye_4_FASTCARRY_20038,
      SEL => b_drvskye_4_CYAND_20039,
      O => b_drvskye_4_CYMUXFAST_20040
    );
  b_drvskye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      IA => b_drvskye_4_LOGIC_ZERO_20035,
      IB => b_drvskye_4_CYMUXF2_20036,
      SEL => b_drvskye_4_CYSELG_20026,
      O => b_drvskye_4_CYMUXG2_20037
    );
  b_drvskye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(5),
      O => b_drvskye_4_CYSELG_20026
    );
  b_drvskye_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvskye_4_SRINV_20024
    );
  b_drvskye_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_4_CLKINV_20023
    );
  b_drvskye_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_4_CEINV_20022
    );
  b_drvskye_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      O => b_drvskye_6_LOGIC_ZERO_20095
    );
  b_drvskye_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_XORF_20123,
      O => b_drvskye_6_DXMUX_20125
    );
  b_drvskye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      I0 => b_drvskye_6_CYINIT_20122,
      I1 => b_Madd_drvskye_not0000(6),
      O => b_drvskye_6_XORF_20123
    );
  b_drvskye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      IA => b_drvskye_6_LOGIC_ZERO_20095,
      IB => b_drvskye_6_CYINIT_20122,
      SEL => b_drvskye_6_CYSELF_20101,
      O => b_Madd_drvskye_sub0000_cy_6_Q
    );
  b_drvskye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      IA => b_drvskye_6_LOGIC_ZERO_20095,
      IB => b_drvskye_6_LOGIC_ZERO_20095,
      SEL => b_drvskye_6_CYSELF_20101,
      O => b_drvskye_6_CYMUXF2_20096
    );
  b_drvskye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_5_Q,
      O => b_drvskye_6_CYINIT_20122
    );
  b_drvskye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(6),
      O => b_drvskye_6_CYSELF_20101
    );
  b_drvskye_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_XORG_20103,
      O => b_drvskye_6_DYMUX_20105
    );
  b_drvskye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_6_Q,
      I1 => b_Madd_drvskye_not0000(7),
      O => b_drvskye_6_XORG_20103
    );
  b_drvskye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_5_Q,
      O => b_drvskye_6_FASTCARRY_20098
    );
  b_drvskye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      I0 => b_drvskye_6_CYSELG_20086,
      I1 => b_drvskye_6_CYSELF_20101,
      O => b_drvskye_6_CYAND_20099
    );
  b_drvskye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      IA => b_drvskye_6_CYMUXG2_20097,
      IB => b_drvskye_6_FASTCARRY_20098,
      SEL => b_drvskye_6_CYAND_20099,
      O => b_drvskye_6_CYMUXFAST_20100
    );
  b_drvskye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      IA => b_drvskye_6_LOGIC_ZERO_20095,
      IB => b_drvskye_6_CYMUXF2_20096,
      SEL => b_drvskye_6_CYSELG_20086,
      O => b_drvskye_6_CYMUXG2_20097
    );
  b_drvskye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(7),
      O => b_drvskye_6_CYSELG_20086
    );
  b_drvskye_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvskye_6_SRINV_20084
    );
  b_drvskye_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_6_CLKINV_20083
    );
  b_drvskye_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_6_CEINV_20082
    );
  b_drvskye_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y60"
    )
    port map (
      O => b_drvskye_8_LOGIC_ZERO_20175
    );
  b_drvskye_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_8_XORF_20176,
      O => b_drvskye_8_DXMUX_20178
    );
  b_drvskye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y60"
    )
    port map (
      I0 => b_drvskye_8_CYINIT_20174,
      I1 => b_Madd_drvskye_not0000(8),
      O => b_drvskye_8_XORF_20176
    );
  b_drvskye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y60"
    )
    port map (
      IA => b_drvskye_8_LOGIC_ZERO_20175,
      IB => b_drvskye_8_CYINIT_20174,
      SEL => b_drvskye_8_CYSELF_20165,
      O => b_Madd_drvskye_sub0000_cy_8_Q
    );
  b_drvskye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_CYMUXFAST_20100,
      O => b_drvskye_8_CYINIT_20174
    );
  b_drvskye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(8),
      O => b_drvskye_8_CYSELF_20165
    );
  b_drvskye_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_8_XORG_20154,
      O => b_drvskye_8_DYMUX_20156
    );
  b_drvskye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y60"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_8_Q,
      I1 => b_Madd_drvskye_not0000(9),
      O => b_drvskye_8_XORG_20154
    );
  b_drvskye_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvskye_8_SRINV_20143
    );
  b_drvskye_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_8_CLKINV_20142
    );
  b_drvskye_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_8_CEINV_20141
    );
  b_drvmona_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y49"
    )
    port map (
      O => b_drvmona_0_LOGIC_ZERO_20208
    );
  b_drvmona_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X35Y49"
    )
    port map (
      O => b_drvmona_0_LOGIC_ONE_20232
    );
  b_drvmona_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_XORF_20233,
      O => b_drvmona_0_DXMUX_20235
    );
  b_drvmona_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y49"
    )
    port map (
      I0 => b_drvmona_0_CYINIT_20231,
      I1 => b_drvmona_0_F,
      O => b_drvmona_0_XORF_20233
    );
  b_drvmona_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y49"
    )
    port map (
      IA => b_drvmona_0_LOGIC_ONE_20232,
      IB => b_drvmona_0_CYINIT_20231,
      SEL => b_drvmona_0_CYSELF_20222,
      O => b_Madd_drvmona_sub0000_cy_0_Q
    );
  b_drvmona_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_BXINV_20220,
      O => b_drvmona_0_CYINIT_20231
    );
  b_drvmona_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_F,
      O => b_drvmona_0_CYSELF_20222
    );
  b_drvmona_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_drvmona_0_BXINV_20220
    );
  b_drvmona_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_XORG_20211,
      O => b_drvmona_0_DYMUX_20213
    );
  b_drvmona_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y49"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_0_Q,
      I1 => b_Madd_drvmona_not0000(1),
      O => b_drvmona_0_XORG_20211
    );
  b_drvmona_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_CYMUXG_20210,
      O => b_Madd_drvmona_sub0000_cy_1_Q
    );
  b_drvmona_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y49"
    )
    port map (
      IA => b_drvmona_0_LOGIC_ZERO_20208,
      IB => b_Madd_drvmona_sub0000_cy_0_Q,
      SEL => b_drvmona_0_CYSELG_20199,
      O => b_drvmona_0_CYMUXG_20210
    );
  b_drvmona_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(1),
      O => b_drvmona_0_CYSELG_20199
    );
  b_drvmona_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvmona_0_SRINV_20197
    );
  b_drvmona_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_0_CLKINV_20196
    );
  b_drvmona_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_0_CEINV_20195
    );
  b_drvmona_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      O => b_drvmona_2_LOGIC_ZERO_20264
    );
  b_drvmona_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_2_XORF_20291,
      O => b_drvmona_2_DXMUX_20293
    );
  b_drvmona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      I0 => b_drvmona_2_CYINIT_20290,
      I1 => b_Madd_drvmona_not0000(2),
      O => b_drvmona_2_XORF_20291
    );
  b_drvmona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      IA => b_drvmona_2_LOGIC_ZERO_20264,
      IB => b_drvmona_2_CYINIT_20290,
      SEL => b_drvmona_2_CYSELF_20270,
      O => b_Madd_drvmona_sub0000_cy_2_Q
    );
  b_drvmona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      IA => b_drvmona_2_LOGIC_ZERO_20264,
      IB => b_drvmona_2_LOGIC_ZERO_20264,
      SEL => b_drvmona_2_CYSELF_20270,
      O => b_drvmona_2_CYMUXF2_20265
    );
  b_drvmona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_1_Q,
      O => b_drvmona_2_CYINIT_20290
    );
  b_drvmona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(2),
      O => b_drvmona_2_CYSELF_20270
    );
  b_drvmona_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_2_XORG_20272,
      O => b_drvmona_2_DYMUX_20274
    );
  b_drvmona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_2_Q,
      I1 => b_Madd_drvmona_not0000(3),
      O => b_drvmona_2_XORG_20272
    );
  b_drvmona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_2_CYMUXFAST_20269,
      O => b_Madd_drvmona_sub0000_cy_3_Q
    );
  b_drvmona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_1_Q,
      O => b_drvmona_2_FASTCARRY_20267
    );
  b_drvmona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      I0 => b_drvmona_2_CYSELG_20255,
      I1 => b_drvmona_2_CYSELF_20270,
      O => b_drvmona_2_CYAND_20268
    );
  b_drvmona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      IA => b_drvmona_2_CYMUXG2_20266,
      IB => b_drvmona_2_FASTCARRY_20267,
      SEL => b_drvmona_2_CYAND_20268,
      O => b_drvmona_2_CYMUXFAST_20269
    );
  b_drvmona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      IA => b_drvmona_2_LOGIC_ZERO_20264,
      IB => b_drvmona_2_CYMUXF2_20265,
      SEL => b_drvmona_2_CYSELG_20255,
      O => b_drvmona_2_CYMUXG2_20266
    );
  b_drvmona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(3),
      O => b_drvmona_2_CYSELG_20255
    );
  b_drvmona_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvmona_2_SRINV_20253
    );
  b_drvmona_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_2_CLKINV_20252
    );
  b_drvmona_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_2_CEINV_20251
    );
  b_drvmona_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      O => b_drvmona_4_LOGIC_ZERO_20322
    );
  b_drvmona_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_4_XORF_20349,
      O => b_drvmona_4_DXMUX_20351
    );
  b_drvmona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      I0 => b_drvmona_4_CYINIT_20348,
      I1 => b_Madd_drvmona_not0000(4),
      O => b_drvmona_4_XORF_20349
    );
  b_drvmona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      IA => b_drvmona_4_LOGIC_ZERO_20322,
      IB => b_drvmona_4_CYINIT_20348,
      SEL => b_drvmona_4_CYSELF_20328,
      O => b_Madd_drvmona_sub0000_cy_4_Q
    );
  b_drvmona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      IA => b_drvmona_4_LOGIC_ZERO_20322,
      IB => b_drvmona_4_LOGIC_ZERO_20322,
      SEL => b_drvmona_4_CYSELF_20328,
      O => b_drvmona_4_CYMUXF2_20323
    );
  b_drvmona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_3_Q,
      O => b_drvmona_4_CYINIT_20348
    );
  b_drvmona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(4),
      O => b_drvmona_4_CYSELF_20328
    );
  b_drvmona_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_4_XORG_20330,
      O => b_drvmona_4_DYMUX_20332
    );
  b_drvmona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_4_Q,
      I1 => b_Madd_drvmona_not0000(5),
      O => b_drvmona_4_XORG_20330
    );
  b_drvmona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_4_CYMUXFAST_20327,
      O => b_Madd_drvmona_sub0000_cy_5_Q
    );
  b_drvmona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_3_Q,
      O => b_drvmona_4_FASTCARRY_20325
    );
  b_drvmona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      I0 => b_drvmona_4_CYSELG_20313,
      I1 => b_drvmona_4_CYSELF_20328,
      O => b_drvmona_4_CYAND_20326
    );
  b_drvmona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      IA => b_drvmona_4_CYMUXG2_20324,
      IB => b_drvmona_4_FASTCARRY_20325,
      SEL => b_drvmona_4_CYAND_20326,
      O => b_drvmona_4_CYMUXFAST_20327
    );
  b_drvmona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      IA => b_drvmona_4_LOGIC_ZERO_20322,
      IB => b_drvmona_4_CYMUXF2_20323,
      SEL => b_drvmona_4_CYSELG_20313,
      O => b_drvmona_4_CYMUXG2_20324
    );
  b_drvmona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(5),
      O => b_drvmona_4_CYSELG_20313
    );
  b_drvmona_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvmona_4_SRINV_20311
    );
  b_drvmona_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_4_CLKINV_20310
    );
  b_drvmona_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_4_CEINV_20309
    );
  b_drvmona_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      O => b_drvmona_6_LOGIC_ZERO_20380
    );
  b_drvmona_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_6_XORF_20407,
      O => b_drvmona_6_DXMUX_20409
    );
  b_drvmona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      I0 => b_drvmona_6_CYINIT_20406,
      I1 => b_Madd_drvmona_not0000(6),
      O => b_drvmona_6_XORF_20407
    );
  b_drvmona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      IA => b_drvmona_6_LOGIC_ZERO_20380,
      IB => b_drvmona_6_CYINIT_20406,
      SEL => b_drvmona_6_CYSELF_20386,
      O => b_Madd_drvmona_sub0000_cy_6_Q
    );
  b_drvmona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      IA => b_drvmona_6_LOGIC_ZERO_20380,
      IB => b_drvmona_6_LOGIC_ZERO_20380,
      SEL => b_drvmona_6_CYSELF_20386,
      O => b_drvmona_6_CYMUXF2_20381
    );
  b_drvmona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_5_Q,
      O => b_drvmona_6_CYINIT_20406
    );
  b_drvmona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(6),
      O => b_drvmona_6_CYSELF_20386
    );
  b_drvmona_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_6_XORG_20388,
      O => b_drvmona_6_DYMUX_20390
    );
  b_drvmona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_6_Q,
      I1 => b_Madd_drvmona_not0000(7),
      O => b_drvmona_6_XORG_20388
    );
  b_drvmona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_5_Q,
      O => b_drvmona_6_FASTCARRY_20383
    );
  b_drvmona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      I0 => b_drvmona_6_CYSELG_20371,
      I1 => b_drvmona_6_CYSELF_20386,
      O => b_drvmona_6_CYAND_20384
    );
  b_drvmona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      IA => b_drvmona_6_CYMUXG2_20382,
      IB => b_drvmona_6_FASTCARRY_20383,
      SEL => b_drvmona_6_CYAND_20384,
      O => b_drvmona_6_CYMUXFAST_20385
    );
  b_drvmona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      IA => b_drvmona_6_LOGIC_ZERO_20380,
      IB => b_drvmona_6_CYMUXF2_20381,
      SEL => b_drvmona_6_CYSELG_20371,
      O => b_drvmona_6_CYMUXG2_20382
    );
  b_drvmona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(7),
      O => b_drvmona_6_CYSELG_20371
    );
  b_drvmona_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvmona_6_SRINV_20369
    );
  b_drvmona_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_6_CLKINV_20368
    );
  b_drvmona_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_6_CEINV_20367
    );
  b_drvmona_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      O => b_drvmona_8_LOGIC_ZERO_20457
    );
  b_drvmona_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_8_XORF_20458,
      O => b_drvmona_8_DXMUX_20460
    );
  b_drvmona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      I0 => b_drvmona_8_CYINIT_20456,
      I1 => b_Madd_drvmona_not0000(8),
      O => b_drvmona_8_XORF_20458
    );
  b_drvmona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      IA => b_drvmona_8_LOGIC_ZERO_20457,
      IB => b_drvmona_8_CYINIT_20456,
      SEL => b_drvmona_8_CYSELF_20447,
      O => b_Madd_drvmona_sub0000_cy_8_Q
    );
  b_drvmona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_6_CYMUXFAST_20385,
      O => b_drvmona_8_CYINIT_20456
    );
  b_drvmona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(8),
      O => b_drvmona_8_CYSELF_20447
    );
  b_drvmona_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_8_XORG_20437,
      O => b_drvmona_8_DYMUX_20439
    );
  b_drvmona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_8_Q,
      I1 => b_Madd_drvmona_not0000(9),
      O => b_drvmona_8_XORG_20437
    );
  b_drvmona_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_drvmona_8_SRINV_20426
    );
  b_drvmona_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_8_CLKINV_20425
    );
  b_drvmona_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_8_CEINV_20424
    );
  vga_sprite_ypixMona_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_XORF_20501,
      O => vga_sprite_ypixMona(0)
    );
  vga_sprite_ypixMona_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      I0 => vga_sprite_ypixMona_0_CYINIT_20500,
      I1 => vga_sprite_Msub_ypixMona_lut(0),
      O => vga_sprite_ypixMona_0_XORF_20501
    );
  vga_sprite_ypixMona_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      IA => vga_sprite_ypixMona_0_CY0F_20499,
      IB => vga_sprite_ypixMona_0_CYINIT_20500,
      SEL => vga_sprite_ypixMona_0_CYSELF_20491,
      O => vga_sprite_Msub_ypixMona_cy_0_Q
    );
  vga_sprite_ypixMona_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_BXINV_20489,
      O => vga_sprite_ypixMona_0_CYINIT_20500
    );
  vga_sprite_ypixMona_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(0),
      O => vga_sprite_ypixMona_0_CY0F_20499
    );
  vga_sprite_ypixMona_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(0),
      O => vga_sprite_ypixMona_0_CYSELF_20491
    );
  vga_sprite_ypixMona_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixMona_0_BXINV_20489
    );
  vga_sprite_ypixMona_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_XORG_20487,
      O => vga_sprite_ypixMona(1)
    );
  vga_sprite_ypixMona_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_0_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(1),
      O => vga_sprite_ypixMona_0_XORG_20487
    );
  vga_sprite_ypixMona_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_CYMUXG_20486,
      O => vga_sprite_Msub_ypixMona_cy_1_Q
    );
  vga_sprite_ypixMona_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      IA => vga_sprite_ypixMona_0_CY0G_20484,
      IB => vga_sprite_Msub_ypixMona_cy_0_Q,
      SEL => vga_sprite_ypixMona_0_CYSELG_20476,
      O => vga_sprite_ypixMona_0_CYMUXG_20486
    );
  vga_sprite_ypixMona_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(1),
      O => vga_sprite_ypixMona_0_CY0G_20484
    );
  vga_sprite_ypixMona_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(1),
      O => vga_sprite_ypixMona_0_CYSELG_20476
    );
  vga_sprite_ypixMona_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_2_XORF_20540,
      O => vga_sprite_ypixMona(2)
    );
  vga_sprite_ypixMona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      I0 => vga_sprite_ypixMona_2_CYINIT_20539,
      I1 => vga_sprite_Msub_ypixMona_lut(2),
      O => vga_sprite_ypixMona_2_XORF_20540
    );
  vga_sprite_ypixMona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CY0F_20538,
      IB => vga_sprite_ypixMona_2_CYINIT_20539,
      SEL => vga_sprite_ypixMona_2_CYSELF_20526,
      O => vga_sprite_Msub_ypixMona_cy_2_Q
    );
  vga_sprite_ypixMona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CY0F_20538,
      IB => vga_sprite_ypixMona_2_CY0F_20538,
      SEL => vga_sprite_ypixMona_2_CYSELF_20526,
      O => vga_sprite_ypixMona_2_CYMUXF2_20521
    );
  vga_sprite_ypixMona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_1_Q,
      O => vga_sprite_ypixMona_2_CYINIT_20539
    );
  vga_sprite_ypixMona_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(2),
      O => vga_sprite_ypixMona_2_CY0F_20538
    );
  vga_sprite_ypixMona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(2),
      O => vga_sprite_ypixMona_2_CYSELF_20526
    );
  vga_sprite_ypixMona_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_2_XORG_20528,
      O => vga_sprite_ypixMona(3)
    );
  vga_sprite_ypixMona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_2_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(3),
      O => vga_sprite_ypixMona_2_XORG_20528
    );
  vga_sprite_ypixMona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_2_CYMUXFAST_20525,
      O => vga_sprite_Msub_ypixMona_cy_3_Q
    );
  vga_sprite_ypixMona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_1_Q,
      O => vga_sprite_ypixMona_2_FASTCARRY_20523
    );
  vga_sprite_ypixMona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      I0 => vga_sprite_ypixMona_2_CYSELG_20512,
      I1 => vga_sprite_ypixMona_2_CYSELF_20526,
      O => vga_sprite_ypixMona_2_CYAND_20524
    );
  vga_sprite_ypixMona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CYMUXG2_20522,
      IB => vga_sprite_ypixMona_2_FASTCARRY_20523,
      SEL => vga_sprite_ypixMona_2_CYAND_20524,
      O => vga_sprite_ypixMona_2_CYMUXFAST_20525
    );
  vga_sprite_ypixMona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CY0G_20520,
      IB => vga_sprite_ypixMona_2_CYMUXF2_20521,
      SEL => vga_sprite_ypixMona_2_CYSELG_20512,
      O => vga_sprite_ypixMona_2_CYMUXG2_20522
    );
  vga_sprite_ypixMona_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(3),
      O => vga_sprite_ypixMona_2_CY0G_20520
    );
  vga_sprite_ypixMona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(3),
      O => vga_sprite_ypixMona_2_CYSELG_20512
    );
  vga_sprite_ypixMona_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_4_XORF_20579,
      O => vga_sprite_ypixMona(4)
    );
  vga_sprite_ypixMona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      I0 => vga_sprite_ypixMona_4_CYINIT_20578,
      I1 => vga_sprite_Msub_ypixMona_lut(4),
      O => vga_sprite_ypixMona_4_XORF_20579
    );
  vga_sprite_ypixMona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CY0F_20577,
      IB => vga_sprite_ypixMona_4_CYINIT_20578,
      SEL => vga_sprite_ypixMona_4_CYSELF_20565,
      O => vga_sprite_Msub_ypixMona_cy_4_Q
    );
  vga_sprite_ypixMona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CY0F_20577,
      IB => vga_sprite_ypixMona_4_CY0F_20577,
      SEL => vga_sprite_ypixMona_4_CYSELF_20565,
      O => vga_sprite_ypixMona_4_CYMUXF2_20560
    );
  vga_sprite_ypixMona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_3_Q,
      O => vga_sprite_ypixMona_4_CYINIT_20578
    );
  vga_sprite_ypixMona_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(4),
      O => vga_sprite_ypixMona_4_CY0F_20577
    );
  vga_sprite_ypixMona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(4),
      O => vga_sprite_ypixMona_4_CYSELF_20565
    );
  vga_sprite_ypixMona_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_4_XORG_20567,
      O => vga_sprite_ypixMona(5)
    );
  vga_sprite_ypixMona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_4_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(5),
      O => vga_sprite_ypixMona_4_XORG_20567
    );
  vga_sprite_ypixMona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_4_CYMUXFAST_20564,
      O => vga_sprite_Msub_ypixMona_cy_5_Q
    );
  vga_sprite_ypixMona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_3_Q,
      O => vga_sprite_ypixMona_4_FASTCARRY_20562
    );
  vga_sprite_ypixMona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      I0 => vga_sprite_ypixMona_4_CYSELG_20551,
      I1 => vga_sprite_ypixMona_4_CYSELF_20565,
      O => vga_sprite_ypixMona_4_CYAND_20563
    );
  vga_sprite_ypixMona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CYMUXG2_20561,
      IB => vga_sprite_ypixMona_4_FASTCARRY_20562,
      SEL => vga_sprite_ypixMona_4_CYAND_20563,
      O => vga_sprite_ypixMona_4_CYMUXFAST_20564
    );
  vga_sprite_ypixMona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CY0G_20559,
      IB => vga_sprite_ypixMona_4_CYMUXF2_20560,
      SEL => vga_sprite_ypixMona_4_CYSELG_20551,
      O => vga_sprite_ypixMona_4_CYMUXG2_20561
    );
  vga_sprite_ypixMona_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(5),
      O => vga_sprite_ypixMona_4_CY0G_20559
    );
  vga_sprite_ypixMona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(5),
      O => vga_sprite_ypixMona_4_CYSELG_20551
    );
  vga_sprite_ypixMona_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_6_XORF_20618,
      O => vga_sprite_ypixMona(6)
    );
  vga_sprite_ypixMona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      I0 => vga_sprite_ypixMona_6_CYINIT_20617,
      I1 => vga_sprite_Msub_ypixMona_lut(6),
      O => vga_sprite_ypixMona_6_XORF_20618
    );
  vga_sprite_ypixMona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CY0F_20616,
      IB => vga_sprite_ypixMona_6_CYINIT_20617,
      SEL => vga_sprite_ypixMona_6_CYSELF_20604,
      O => vga_sprite_Msub_ypixMona_cy_6_Q
    );
  vga_sprite_ypixMona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CY0F_20616,
      IB => vga_sprite_ypixMona_6_CY0F_20616,
      SEL => vga_sprite_ypixMona_6_CYSELF_20604,
      O => vga_sprite_ypixMona_6_CYMUXF2_20599
    );
  vga_sprite_ypixMona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_5_Q,
      O => vga_sprite_ypixMona_6_CYINIT_20617
    );
  vga_sprite_ypixMona_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(6),
      O => vga_sprite_ypixMona_6_CY0F_20616
    );
  vga_sprite_ypixMona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(6),
      O => vga_sprite_ypixMona_6_CYSELF_20604
    );
  vga_sprite_ypixMona_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_6_XORG_20606,
      O => vga_sprite_ypixMona(7)
    );
  vga_sprite_ypixMona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_6_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(7),
      O => vga_sprite_ypixMona_6_XORG_20606
    );
  vga_sprite_ypixMona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_5_Q,
      O => vga_sprite_ypixMona_6_FASTCARRY_20601
    );
  vga_sprite_ypixMona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      I0 => vga_sprite_ypixMona_6_CYSELG_20590,
      I1 => vga_sprite_ypixMona_6_CYSELF_20604,
      O => vga_sprite_ypixMona_6_CYAND_20602
    );
  vga_sprite_ypixMona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CYMUXG2_20600,
      IB => vga_sprite_ypixMona_6_FASTCARRY_20601,
      SEL => vga_sprite_ypixMona_6_CYAND_20602,
      O => vga_sprite_ypixMona_6_CYMUXFAST_20603
    );
  vga_sprite_ypixMona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CY0G_20598,
      IB => vga_sprite_ypixMona_6_CYMUXF2_20599,
      SEL => vga_sprite_ypixMona_6_CYSELG_20590,
      O => vga_sprite_ypixMona_6_CYMUXG2_20600
    );
  vga_sprite_ypixMona_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(7),
      O => vga_sprite_ypixMona_6_CY0G_20598
    );
  vga_sprite_ypixMona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(7),
      O => vga_sprite_ypixMona_6_CYSELG_20590
    );
  vga_sprite_ypixMona_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_8_XORF_20649,
      O => vga_sprite_ypixMona(8)
    );
  vga_sprite_ypixMona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      I0 => vga_sprite_ypixMona_8_CYINIT_20648,
      I1 => vga_sprite_Msub_ypixMona_lut(8),
      O => vga_sprite_ypixMona_8_XORF_20649
    );
  vga_sprite_ypixMona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_8_CY0F_20647,
      IB => vga_sprite_ypixMona_8_CYINIT_20648,
      SEL => vga_sprite_ypixMona_8_CYSELF_20639,
      O => vga_sprite_Msub_ypixMona_cy_8_Q
    );
  vga_sprite_ypixMona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_6_CYMUXFAST_20603,
      O => vga_sprite_ypixMona_8_CYINIT_20648
    );
  vga_sprite_ypixMona_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(8),
      O => vga_sprite_ypixMona_8_CY0F_20647
    );
  vga_sprite_ypixMona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(8),
      O => vga_sprite_ypixMona_8_CYSELF_20639
    );
  vga_sprite_ypixMona_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_8_XORG_20636,
      O => vga_sprite_ypixMona(9)
    );
  vga_sprite_ypixMona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_8_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(9),
      O => vga_sprite_ypixMona_8_XORG_20636
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y31"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F_20679,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT_20680,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF_20671,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_0_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV_20669,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT_20680
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F_20679
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF_20671
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV_20669
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y31"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G_20666,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG_20658,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG_20668
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G_20666
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG_20658
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y32"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_20711,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_20711,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_20702,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2_20697
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_20711
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_20702
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG_20668,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY_20699
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y32"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_20688,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_20702,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND_20700
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y32"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2_20698,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY_20699,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND_20700,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST_20701
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y32"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G_20696,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2_20697,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_20688,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2_20698
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G_20696
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_20688
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_20742,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_20742,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_20734,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2_20729
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000_4_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_20742
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_20734
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST_20701,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY_20731
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_20722,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_20734,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND_20732
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2_20730,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY_20731,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND_20732,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST_20733
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G_20728,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2_20729,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_20722,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2_20730
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000_5_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G_20728
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_20722
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_20775,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_20775,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_20767,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2_20762
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_20775
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_20767
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST_20733,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY_20764
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_20753,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_20767,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND_20765
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2_20763,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY_20764,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND_20765,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST_20766
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G_20761,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2_20762,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_20753,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2_20763
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G_20761
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_20753
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X29Y48"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      ADR1 => U2_vcs(3),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X45Y35"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0,
      ADR2 => U2_HCS(8),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(8)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y48"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X29Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => vga_sprite_reyspriteon_addsub0002_0_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X29Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => vga_sprite_reyspriteon_addsub0002_1_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X29Y51"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(9)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X33Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(2)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X33Y57"
    )
    port map (
      ADR0 => b_rskyev(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X29Y50"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q,
      ADR2 => vga_sprite_reyspriteon_addsub0002_6_Q,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X29Y49"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(4)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rskyev(1),
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X29Y51"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q,
      ADR1 => U2_vcs(8),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(8)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X45Y35"
    )
    port map (
      ADR0 => b_creyv(9),
      ADR1 => U2_HCS(9),
      ADR2 => b_creyv(8),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(9)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X29Y49"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0003_5_0,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X29Y50"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0002_6_Q,
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(6)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(0),
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(0)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rskyev(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(4)
    );
  b_Madd_dcvskye_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X43Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvskye(2),
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(2)
    );
  b_dcvskye_2 : X_FF
    generic map(
      LOC => "SLICE_X43Y24",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_2_DXMUX_6413,
      CE => b_dcvskye_2_CEINV_6371,
      CLK => b_dcvskye_2_CLKINV_6372,
      SET => b_dcvskye_2_SRINV_6373,
      RST => GND,
      O => b_dcvskye(2)
    );
  b_Madd_dcvskye_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X43Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(5),
      O => b_Madd_dcvskye_not0000(5)
    );
  b_dcvskye_5 : X_FF
    generic map(
      LOC => "SLICE_X43Y25",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_4_DYMUX_6452,
      CE => b_dcvskye_4_CEINV_6429,
      CLK => b_dcvskye_4_CLKINV_6430,
      SET => b_dcvskye_4_SRINV_6431,
      RST => GND,
      O => b_dcvskye(5)
    );
  b_Madd_dcvskye_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X43Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvskye(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(4)
    );
  b_dcvskye_4 : X_FF
    generic map(
      LOC => "SLICE_X43Y25",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_4_DXMUX_6471,
      CE => b_dcvskye_4_CEINV_6429,
      CLK => b_dcvskye_4_CLKINV_6430,
      SET => b_dcvskye_4_SRINV_6431,
      RST => GND,
      O => b_dcvskye(4)
    );
  b_Madd_dcvskye_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X43Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(7),
      O => b_Madd_dcvskye_not0000(7)
    );
  b_dcvskye_7 : X_FF
    generic map(
      LOC => "SLICE_X43Y26",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_6_DYMUX_6510,
      CE => b_dcvskye_6_CEINV_6487,
      CLK => b_dcvskye_6_CLKINV_6488,
      SET => b_dcvskye_6_SRINV_6489,
      RST => GND,
      O => b_dcvskye(7)
    );
  b_Madd_dcvskye_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X43Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvskye(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(6)
    );
  b_dcvskye_6 : X_FF
    generic map(
      LOC => "SLICE_X43Y26",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_6_DXMUX_6529,
      CE => b_dcvskye_6_CEINV_6487,
      CLK => b_dcvskye_6_CLKINV_6488,
      SET => b_dcvskye_6_SRINV_6489,
      RST => GND,
      O => b_dcvskye(6)
    );
  b_Madd_dcvskye_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X43Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(9),
      O => b_Madd_dcvskye_not0000(9)
    );
  b_Madd_add0003_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y57"
    )
    port map (
      ADR0 => b_rskyev(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(3),
      O => b_Madd_add0003_add0000_lut(3)
    );
  b_Madd_add0003_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y57"
    )
    port map (
      ADR0 => b_rskyev(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(2),
      O => b_Madd_add0003_add0000_lut(2)
    );
  b_Madd_add0003_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X39Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(5),
      ADR2 => b_drvskye(5),
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(5)
    );
  b_Madd_add0003_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y58"
    )
    port map (
      ADR0 => b_rskyev(4),
      ADR1 => b_drvskye(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(4)
    );
  b_Madd_add0003_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X39Y59"
    )
    port map (
      ADR0 => b_rskyev(7),
      ADR1 => VCC,
      ADR2 => b_drvskye(7),
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(7)
    );
  b_Madd_add0003_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X39Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(6),
      ADR2 => VCC,
      ADR3 => b_drvskye(6),
      O => b_Madd_add0003_add0000_lut(6)
    );
  b_Maccum_rskyev_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X39Y60"
    )
    port map (
      ADR0 => b_rskyev(9),
      ADR1 => VCC,
      ADR2 => b_drvskye(9),
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(9)
    );
  b_Madd_add0003_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y60"
    )
    port map (
      ADR0 => b_rskyev(8),
      ADR1 => b_drvskye(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(8)
    );
  vga_sprite_wall_3 : X_FF
    generic map(
      LOC => "SLICE_X29Y9",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_2_DYMUX_6852,
      CE => VCC,
      CLK => vga_sprite_wall_2_CLKINV_6833,
      SET => GND,
      RST => vga_sprite_wall_2_SRINV_6834,
      O => vga_sprite_wall(3)
    );
  vga_sprite_Maddsub_wall_mux0003_lut_2_Q : X_LUT4
    generic map(
      INIT => X"33C9",
      LOC => "SLICE_X29Y9"
    )
    port map (
      ADR0 => vga_sprite_wallMovingForward_5128,
      ADR1 => vga_sprite_wall(2),
      ADR2 => vga_sprite_present_state_cmp_lt0000_0,
      ADR3 => vga_sprite_present_state_cmp_gt0000,
      O => vga_sprite_Maddsub_wall_mux0003_lut(2)
    );
  vga_sprite_wall_2 : X_FF
    generic map(
      LOC => "SLICE_X29Y9",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_2_DXMUX_6869,
      CE => VCC,
      CLK => vga_sprite_wall_2_CLKINV_6833,
      SET => GND,
      RST => vga_sprite_wall_2_SRINV_6834,
      O => vga_sprite_wall(2)
    );
  vga_sprite_Maddsub_wall_mux0003_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C39",
      LOC => "SLICE_X29Y10"
    )
    port map (
      ADR0 => vga_sprite_wallMovingForward_5128,
      ADR1 => vga_sprite_wall(5),
      ADR2 => vga_sprite_present_state_cmp_gt0000,
      ADR3 => vga_sprite_present_state_cmp_lt0000_0,
      O => vga_sprite_Maddsub_wall_mux0003_lut(5)
    );
  vga_sprite_wall_5 : X_FF
    generic map(
      LOC => "SLICE_X29Y10",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_4_DYMUX_6909,
      CE => VCC,
      CLK => vga_sprite_wall_4_CLKINV_6890,
      SET => GND,
      RST => vga_sprite_wall_4_SRINV_6891,
      O => vga_sprite_wall(5)
    );
  vga_sprite_Maddsub_wall_mux0003_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A59",
      LOC => "SLICE_X29Y10"
    )
    port map (
      ADR0 => vga_sprite_wall(4),
      ADR1 => vga_sprite_wallMovingForward_5128,
      ADR2 => vga_sprite_present_state_cmp_gt0000,
      ADR3 => vga_sprite_present_state_cmp_lt0000_0,
      O => vga_sprite_Maddsub_wall_mux0003_lut(4)
    );
  vga_sprite_wall_4 : X_FF
    generic map(
      LOC => "SLICE_X29Y10",
      INIT => '1'
    )
    port map (
      I => vga_sprite_wall_4_DXMUX_6926,
      CE => VCC,
      CLK => vga_sprite_wall_4_CLKINV_6890,
      SET => vga_sprite_wall_4_SRINV_6891,
      RST => GND,
      O => vga_sprite_wall(4)
    );
  vga_sprite_Maddsub_wall_mux0003_lut_7_Q : X_LUT4
    generic map(
      INIT => X"3C39",
      LOC => "SLICE_X29Y11"
    )
    port map (
      ADR0 => vga_sprite_wallMovingForward_5128,
      ADR1 => vga_sprite_wall(7),
      ADR2 => vga_sprite_present_state_cmp_gt0000,
      ADR3 => vga_sprite_present_state_cmp_lt0000_0,
      O => vga_sprite_Maddsub_wall_mux0003_lut(7)
    );
  vga_sprite_wall_7 : X_FF
    generic map(
      LOC => "SLICE_X29Y11",
      INIT => '1'
    )
    port map (
      I => vga_sprite_wall_6_DYMUX_6965,
      CE => VCC,
      CLK => vga_sprite_wall_6_CLKINV_6946,
      SET => vga_sprite_wall_6_SRINV_6947,
      RST => GND,
      O => vga_sprite_wall(7)
    );
  vga_sprite_Maddsub_wall_mux0003_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A59",
      LOC => "SLICE_X29Y11"
    )
    port map (
      ADR0 => vga_sprite_wall(6),
      ADR1 => vga_sprite_wallMovingForward_5128,
      ADR2 => vga_sprite_present_state_cmp_gt0000,
      ADR3 => vga_sprite_present_state_cmp_lt0000_0,
      O => vga_sprite_Maddsub_wall_mux0003_lut(6)
    );
  vga_sprite_wall_8 : X_FF
    generic map(
      LOC => "SLICE_X29Y12",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_8_DXMUX_7030,
      CE => VCC,
      CLK => vga_sprite_wall_8_CLKINV_7001,
      SET => GND,
      RST => vga_sprite_wall_8_SRINV_7002,
      O => vga_sprite_wall(8)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X31Y9"
    )
    port map (
      ADR0 => vga_sprite_wall(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(1),
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(1)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y9"
    )
    port map (
      ADR0 => U2_HCS(0),
      ADR1 => vga_sprite_wall(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(0)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X31Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_wall(3),
      ADR2 => VCC,
      ADR3 => U2_HCS(3),
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(3)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y10"
    )
    port map (
      ADR0 => vga_sprite_wall(2),
      ADR1 => U2_HCS(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(2)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X31Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_wall(5),
      ADR2 => U2_HCS(5),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(5)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X31Y11"
    )
    port map (
      ADR0 => vga_sprite_wall(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(4),
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(4)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y12"
    )
    port map (
      ADR0 => vga_sprite_wall(7),
      ADR1 => U2_HCS(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(7)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y12"
    )
    port map (
      ADR0 => vga_sprite_wall(6),
      ADR1 => U2_HCS(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(6)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y13"
    )
    port map (
      ADR0 => U2_HCS(9),
      ADR1 => vga_sprite_wall(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(9)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X31Y13"
    )
    port map (
      ADR0 => vga_sprite_wall(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(8),
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(8)
    );
  b_Madd_dcvmona_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(2),
      O => b_Madd_dcvmona_not0000(2)
    );
  b_dcvmona_2 : X_FF
    generic map(
      LOC => "SLICE_X33Y29",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_2_DXMUX_7300,
      CE => b_dcvmona_2_CEINV_7257,
      CLK => b_dcvmona_2_CLKINV_7258,
      SET => GND,
      RST => b_dcvmona_2_SRINV_7259,
      O => b_dcvmona(2)
    );
  b_Madd_dcvmona_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvmona(5),
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(5)
    );
  b_dcvmona_5 : X_FF
    generic map(
      LOC => "SLICE_X33Y30",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_4_DYMUX_7340,
      CE => b_dcvmona_4_CEINV_7317,
      CLK => b_dcvmona_4_CLKINV_7318,
      SET => GND,
      RST => b_dcvmona_4_SRINV_7319,
      O => b_dcvmona(5)
    );
  b_Madd_dcvmona_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X33Y30"
    )
    port map (
      ADR0 => b_dcvmona(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(4)
    );
  b_dcvmona_4 : X_FF
    generic map(
      LOC => "SLICE_X33Y30",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_4_DXMUX_7360,
      CE => b_dcvmona_4_CEINV_7317,
      CLK => b_dcvmona_4_CLKINV_7318,
      SET => GND,
      RST => b_dcvmona_4_SRINV_7319,
      O => b_dcvmona(4)
    );
  b_Madd_dcvmona_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvmona(7),
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(7)
    );
  b_dcvmona_7 : X_FF
    generic map(
      LOC => "SLICE_X33Y31",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_6_DYMUX_7400,
      CE => b_dcvmona_6_CEINV_7377,
      CLK => b_dcvmona_6_CLKINV_7378,
      SET => GND,
      RST => b_dcvmona_6_SRINV_7379,
      O => b_dcvmona(7)
    );
  b_Madd_dcvmona_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(6),
      O => b_Madd_dcvmona_not0000(6)
    );
  b_dcvmona_6 : X_FF
    generic map(
      LOC => "SLICE_X33Y31",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_6_DXMUX_7420,
      CE => b_dcvmona_6_CEINV_7377,
      CLK => b_dcvmona_6_CLKINV_7378,
      SET => GND,
      RST => b_dcvmona_6_SRINV_7379,
      O => b_dcvmona(6)
    );
  b_Madd_add0000_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y30"
    )
    port map (
      ADR0 => b_creyv(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(1),
      O => b_Madd_add0000_add0000_lut(1)
    );
  b_Madd_add0000_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y30"
    )
    port map (
      ADR0 => b_creyv(0),
      ADR1 => VCC,
      ADR2 => b_dcvrey(0),
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(0)
    );
  b_Madd_add0000_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y31"
    )
    port map (
      ADR0 => b_dcvrey(3),
      ADR1 => b_creyv(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(3)
    );
  b_Madd_add0000_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y31"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => b_dcvrey(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(2)
    );
  b_Madd_add0000_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(5),
      ADR2 => VCC,
      ADR3 => b_dcvrey(5),
      O => b_Madd_add0000_add0000_lut(5)
    );
  b_Madd_add0000_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y32"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_dcvrey(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(4)
    );
  b_Madd_add0000_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y33"
    )
    port map (
      ADR0 => b_creyv(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(7),
      O => b_Madd_add0000_add0000_lut(7)
    );
  b_Madd_add0000_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(6),
      ADR2 => b_dcvrey(6),
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(6)
    );
  vga_sprite_Msub_xpixMona_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X23Y29"
    )
    port map (
      ADR0 => U2_HCS(2),
      ADR1 => VCC,
      ADR2 => b_cmonav(2),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixMona_lut(2)
    );
  vga_sprite_Msub_xpixMona_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X23Y30"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => vga_sprite_xpixMona_sub0000_5_0,
      ADR2 => b_cmonav(5),
      ADR3 => U2_HCS(4),
      O => vga_sprite_Msub_xpixMona_lut(5)
    );
  vga_sprite_Msub_xpixMona_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X23Y30"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => vga_sprite_xpixMona_sub0000_4_0,
      ADR2 => b_cmonav(4),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixMona_lut(4)
    );
  vga_sprite_Msub_xpixMona_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y31"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_7_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cmonav(7),
      O => vga_sprite_Msub_xpixMona_lut(7)
    );
  vga_sprite_Msub_xpixMona_lut_6_Q : X_LUT4
    generic map(
      INIT => X"A596",
      LOC => "SLICE_X23Y31"
    )
    port map (
      ADR0 => b_cmonav(6),
      ADR1 => U2_HCS(4),
      ADR2 => U2_HCS(6),
      ADR3 => U2_HCS(5),
      O => vga_sprite_Msub_xpixMona_lut(6)
    );
  vga_sprite_Msub_xpixMona_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C369",
      LOC => "SLICE_X23Y32"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR1 => U2_HCS(9),
      ADR2 => b_cmonav(9),
      ADR3 => U2_HCS(8),
      O => vga_sprite_Msub_xpixMona_lut(9)
    );
  vga_sprite_Msub_xpixMona_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X23Y32"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => vga_sprite_xpixMona_sub0000_8_0,
      ADR2 => b_cmonav(8),
      ADR3 => vga_sprite_xpixMona_sub0000_8_bdd0,
      O => vga_sprite_Msub_xpixMona_lut(8)
    );
  b_Maccum_creyv_lut_1_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X53Y31"
    )
    port map (
      ADR0 => b_creyv(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(1),
      O => b_Maccum_creyv_lut(1)
    );
  b_creyv_1 : X_FF
    generic map(
      LOC => "SLICE_X53Y31",
      INIT => '0'
    )
    port map (
      I => b_creyv_0_DYMUX_7873,
      CE => b_creyv_0_CEINV_7856,
      CLK => b_creyv_0_CLKINV_7857,
      SET => GND,
      RST => b_creyv_0_SRINV_7858,
      O => b_creyv(1)
    );
  b_Maccum_creyv_lut_0_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X53Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(0),
      ADR2 => b_dcvrey(0),
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(0)
    );
  b_creyv_0 : X_FF
    generic map(
      LOC => "SLICE_X53Y31",
      INIT => '0'
    )
    port map (
      I => b_creyv_0_DXMUX_7895,
      CE => b_creyv_0_CEINV_7856,
      CLK => b_creyv_0_CLKINV_7857,
      SET => GND,
      RST => b_creyv_0_SRINV_7858,
      O => b_creyv(0)
    );
  b_Maccum_creyv_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X53Y32"
    )
    port map (
      ADR0 => b_creyv(3),
      ADR1 => VCC,
      ADR2 => b_dcvrey(3),
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(3)
    );
  b_creyv_3 : X_FF
    generic map(
      LOC => "SLICE_X53Y32",
      INIT => '0'
    )
    port map (
      I => b_creyv_2_DYMUX_7936,
      CE => b_creyv_2_CEINV_7914,
      CLK => b_creyv_2_CLKINV_7915,
      SET => GND,
      RST => b_creyv_2_SRINV_7916,
      O => b_creyv(3)
    );
  b_Maccum_creyv_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X53Y32"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(2),
      O => b_Maccum_creyv_lut(2)
    );
  b_creyv_2 : X_FF
    generic map(
      LOC => "SLICE_X53Y32",
      INIT => '0'
    )
    port map (
      I => b_creyv_2_DXMUX_7956,
      CE => b_creyv_2_CEINV_7914,
      CLK => b_creyv_2_CLKINV_7915,
      SET => GND,
      RST => b_creyv_2_SRINV_7916,
      O => b_creyv(2)
    );
  b_Maccum_creyv_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y33"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => b_dcvrey(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(5)
    );
  b_creyv_5 : X_FF
    generic map(
      LOC => "SLICE_X53Y33",
      INIT => '0'
    )
    port map (
      I => b_creyv_4_DYMUX_7997,
      CE => b_creyv_4_CEINV_7975,
      CLK => b_creyv_4_CLKINV_7976,
      SET => GND,
      RST => b_creyv_4_SRINV_7977,
      O => b_creyv(5)
    );
  b_Maccum_creyv_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X53Y33"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => VCC,
      ADR2 => b_dcvrey(4),
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(4)
    );
  b_creyv_4 : X_FF
    generic map(
      LOC => "SLICE_X53Y33",
      INIT => '1'
    )
    port map (
      I => b_creyv_4_DXMUX_8017,
      CE => b_creyv_4_CEINV_7975,
      CLK => b_creyv_4_CLKINV_7976,
      SET => b_creyv_4_SRINV_7977,
      RST => GND,
      O => b_creyv(4)
    );
  b_Maccum_creyv_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y34"
    )
    port map (
      ADR0 => b_creyv(7),
      ADR1 => b_dcvrey(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(7)
    );
  b_creyv_7 : X_FF
    generic map(
      LOC => "SLICE_X53Y34",
      INIT => '0'
    )
    port map (
      I => b_creyv_6_DYMUX_8057,
      CE => b_creyv_6_CEINV_8035,
      CLK => b_creyv_6_CLKINV_8036,
      SET => GND,
      RST => b_creyv_6_SRINV_8037,
      O => b_creyv(7)
    );
  b_Maccum_creyv_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X53Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(6),
      ADR2 => b_dcvrey(6),
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(6)
    );
  b_creyv_6 : X_FF
    generic map(
      LOC => "SLICE_X53Y34",
      INIT => '1'
    )
    port map (
      I => b_creyv_6_DXMUX_8077,
      CE => b_creyv_6_CEINV_8035,
      CLK => b_creyv_6_CLKINV_8036,
      SET => b_creyv_6_SRINV_8037,
      RST => GND,
      O => b_creyv(6)
    );
  b_Maccum_creyv_lut_9_1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X53Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(9),
      ADR2 => b_creyv(9),
      ADR3 => VCC,
      O => b_Maccum_creyv_lut_9_1_8103
    );
  b_creyv_9 : X_FF
    generic map(
      LOC => "SLICE_X53Y35",
      INIT => '0'
    )
    port map (
      I => b_creyv_8_DYMUX_8108,
      CE => b_creyv_8_CEINV_8094,
      CLK => b_creyv_8_CLKINV_8095,
      SET => GND,
      RST => b_creyv_8_SRINV_8096,
      O => b_creyv(9)
    );
  b_Maccum_creyv_lut_8_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X53Y35"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(8),
      O => b_Maccum_creyv_lut(8)
    );
  b_creyv_8 : X_FF
    generic map(
      LOC => "SLICE_X53Y35",
      INIT => '0'
    )
    port map (
      I => b_creyv_8_DXMUX_8129,
      CE => b_creyv_8_CEINV_8094,
      CLK => b_creyv_8_CLKINV_8095,
      SET => GND,
      RST => b_creyv_8_SRINV_8096,
      O => b_creyv(8)
    );
  btn_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_1_INBUF,
      O => btn_1_IBUF_5243
    );
  btn_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_2_INBUF,
      O => btn_2_IBUF_5244
    );
  btn_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_INBUF,
      O => btn_3_IBUF_5089
    );
  U2_vidon_and0000261 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X23Y37"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => U2_vidon_and0000261_8997
    );
  U2_vidon_and0000181 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X23Y39"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U2_vcs(8),
      ADR2 => U2_vcs(5),
      ADR3 => U2_vcs(6),
      O => U2_vidon_and0000181_9011
    );
  U2_vidon_and0000651 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X24Y37"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(5),
      O => U2_vidon_and0000651_9047
    );
  vga_sprite_reyspriteon_and00001 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X35Y37"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_cmp_ge0000,
      ADR1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_Q,
      ADR2 => vga_sprite_reyspriteon_cmp_le0000,
      ADR3 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_Q,
      O => vga_sprite_reyspriteon_and0000
    );
  U2_vcs_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X22Y40"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(8),
      ADR3 => U2_vcs(5),
      O => U2_N2_pack_1
    );
  U2_vcs_cmp_eq0000_SW0 : X_LUT4
    generic map(
      INIT => X"BFFF",
      LOC => "SLICE_X22Y40"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(9),
      ADR2 => U2_vcs(3),
      ADR3 => U2_N2,
      O => N2
    );
  b_dcvskye_not00024 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X42Y26"
    )
    port map (
      ADR0 => b_add0002_add0000(5),
      ADR1 => b_add0002_add0000(8),
      ADR2 => b_add0002_add0000(6),
      ADR3 => b_add0002_add0000(7),
      O => b_dcvskye_not00024_O_pack_1
    );
  b_dcvskye_not000216 : X_LUT4
    generic map(
      INIT => X"C080",
      LOC => "SLICE_X42Y26"
    )
    port map (
      ADR0 => b_dcvskye_not00027_0,
      ADR1 => b_add0002_add0000(9),
      ADR2 => b_rmonav_not0001,
      ADR3 => b_dcvskye_not00024_O,
      O => b_dcvskye_not0002
    );
  b_dcvmona_not00024 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y33"
    )
    port map (
      ADR0 => b_add0004_add0000(7),
      ADR1 => b_add0004_add0000(5),
      ADR2 => b_add0004_add0000(8),
      ADR3 => b_add0004_add0000(6),
      O => b_dcvmona_not00024_O_pack_1
    );
  vga_sprite_present_state_cmp_lt00001_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X28Y10"
    )
    port map (
      ADR0 => vga_sprite_wall(5),
      ADR1 => vga_sprite_wall(4),
      ADR2 => VCC,
      ADR3 => vga_sprite_wall(6),
      O => vga_sprite_present_state_cmp_lt00001_SW0_O_pack_1
    );
  vga_sprite_present_state_cmp_lt00001 : X_LUT4
    generic map(
      INIT => X"0111",
      LOC => "SLICE_X28Y10"
    )
    port map (
      ADR0 => vga_sprite_wall(9),
      ADR1 => vga_sprite_wall(8),
      ADR2 => vga_sprite_wall(7),
      ADR3 => vga_sprite_present_state_cmp_lt00001_SW0_O,
      O => vga_sprite_present_state_cmp_lt0000
    );
  b_dcvmona_not000216 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X32Y33"
    )
    port map (
      ADR0 => b_dcvmona_not00027_0,
      ADR1 => b_rmonav_not0001,
      ADR2 => b_dcvmona_not00024_O,
      ADR3 => b_add0004_add0000(9),
      O => b_dcvmona_not0002
    );
  b_drvskye_not000221_SW1 : X_LUT4
    generic map(
      INIT => X"C8C8",
      LOC => "SLICE_X40Y58"
    )
    port map (
      ADR0 => b_add0003_add0000(9),
      ADR1 => b_rmonav_not0001,
      ADR2 => b_add0003_add0000(8),
      ADR3 => VCC,
      O => b_drvskye_not000221_SW1_O_pack_1
    );
  b_drvskye_not000226 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X40Y58"
    )
    port map (
      ADR0 => b_add0003_add0000(7),
      ADR1 => b_drvskye_not000221_SW1_O,
      ADR2 => N22_0,
      ADR3 => b_drvskye_not00026_0,
      O => b_drvskye_not0002
    );
  b_dcvrey_not00024 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X54Y33"
    )
    port map (
      ADR0 => b_add0000_add0000(7),
      ADR1 => b_add0000_add0000(5),
      ADR2 => b_add0000_add0000(6),
      ADR3 => b_add0000_add0000(8),
      O => b_dcvrey_not00024_O_pack_1
    );
  b_dcvrey_not000216 : X_LUT4
    generic map(
      INIT => X"8880",
      LOC => "SLICE_X54Y33"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => b_add0000_add0000(9),
      ADR2 => b_dcvrey_not00024_O,
      ADR3 => b_dcvrey_not00027_0,
      O => b_dcvrey_not0002
    );
  b_drvmona_not000221_SW0 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X34Y55"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_add0005_add0000(9),
      O => b_drvmona_not000221_SW0_O_pack_1
    );
  b_drvmona_not000226 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X34Y55"
    )
    port map (
      ADR0 => b_drvmona_not00026_0,
      ADR1 => b_add0005_add0000(7),
      ADR2 => b_drvmona_not000221_SW0_O,
      ADR3 => N29_0,
      O => b_drvmona_not0002
    );
  U2_vcs_cmp_eq0000 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X24Y41"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(0),
      ADR3 => N2_0,
      O => U2_vcs_cmp_eq0000_pack_2
    );
  U2_Mcount_vcs_eqn_01 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X24Y41"
    )
    port map (
      ADR0 => U2_Result(0),
      ADR1 => VCC,
      ADR2 => U2_vcs_cmp_eq0000_5385,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_0
    );
  U2_vcs_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y41",
      INIT => '0'
    )
    port map (
      I => U2_vcs_0_DXMUX_9274,
      CE => U2_vcs_0_CEINV_9255,
      CLK => U2_vcs_0_CLKINV_9256,
      SET => GND,
      RST => U2_vcs_0_FFX_RSTAND_9280,
      O => U2_vcs(0)
    );
  U2_vcs_0_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X24Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_vcs_0_FFX_RSTAND_9280
    );
  vga_sprite_present_state_cmp_gt000027 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X28Y8"
    )
    port map (
      ADR0 => vga_sprite_wall(1),
      ADR1 => vga_sprite_wall(3),
      ADR2 => vga_sprite_wall(2),
      ADR3 => vga_sprite_wall(0),
      O => vga_sprite_present_state_cmp_gt000027_pack_1
    );
  vga_sprite_wallMovingForward_mux00001 : X_LUT4
    generic map(
      INIT => X"3777",
      LOC => "SLICE_X28Y8"
    )
    port map (
      ADR0 => vga_sprite_present_state_cmp_gt000022_0,
      ADR1 => vga_sprite_present_state_cmp_gt0000219_0,
      ADR2 => vga_sprite_wall(4),
      ADR3 => vga_sprite_present_state_cmp_gt000027_5387,
      O => vga_sprite_wallMovingForward_mux0000
    );
  vga_sprite_wallMovingForward : X_FF
    generic map(
      LOC => "SLICE_X28Y8",
      INIT => '1'
    )
    port map (
      I => vga_sprite_wallMovingForward_DXMUX_9312,
      CE => vga_sprite_wallMovingForward_CEINV_9295,
      CLK => vga_sprite_wallMovingForward_CLKINV_9296,
      SET => vga_sprite_wallMovingForward_FFX_SET,
      RST => GND,
      O => vga_sprite_wallMovingForward_5128
    );
  vga_sprite_wallMovingForward_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => vga_sprite_wallMovingForward_FFX_SET
    );
  b_drvskye_not00021 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X38Y58"
    )
    port map (
      ADR0 => b_add0003_add0000(3),
      ADR1 => VCC,
      ADR2 => b_add0003_add0000(2),
      ADR3 => VCC,
      O => b_drvskye_not00021_O_pack_1
    );
  b_drvskye_not00026 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X38Y58"
    )
    port map (
      ADR0 => b_add0003_add0000(6),
      ADR1 => b_add0003_add0000(5),
      ADR2 => b_add0003_add0000(4),
      ADR3 => b_drvskye_not00021_O,
      O => b_drvskye_not00026_9340
    );
  b_drvmona_not00021 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X34Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_add0005_add0000(3),
      ADR3 => b_add0005_add0000(2),
      O => b_drvmona_not00021_O_pack_1
    );
  b_drvmona_not00026 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X34Y49"
    )
    port map (
      ADR0 => b_add0005_add0000(4),
      ADR1 => b_add0005_add0000(5),
      ADR2 => b_drvmona_not00021_O,
      ADR3 => b_add0005_add0000(6),
      O => b_drvmona_not00026_9364
    );
  U2_HCS_cmp_eq000014 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X29Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(5),
      ADR2 => U2_HCS(7),
      ADR3 => U2_HCS(6),
      O => U2_N3_pack_1
    );
  U2_HCS_cmp_eq00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X29Y35"
    )
    port map (
      ADR0 => U2_HCS(0),
      ADR1 => U2_HCS(9),
      ADR2 => U2_HCS(1),
      ADR3 => U2_N3,
      O => U2_HCS_cmp_eq00005_9388
    );
  vga_sprite_present_state_cmp_gt0000222 : X_LUT4
    generic map(
      INIT => X"C888",
      LOC => "SLICE_X28Y9"
    )
    port map (
      ADR0 => vga_sprite_present_state_cmp_gt000022_0,
      ADR1 => vga_sprite_present_state_cmp_gt0000219_0,
      ADR2 => vga_sprite_wall(4),
      ADR3 => vga_sprite_present_state_cmp_gt000027_5387,
      O => vga_sprite_present_state_cmp_gt0000_pack_1
    );
  vga_sprite_wall_mux00042 : X_LUT4
    generic map(
      INIT => X"F0F3",
      LOC => "SLICE_X28Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_present_state_cmp_lt0000_0,
      ADR2 => vga_sprite_present_state_cmp_gt0000,
      ADR3 => vga_sprite_wallMovingForward_5128,
      O => vga_sprite_wall_mux0004
    );
  b_drvrey_not000221_SW1 : X_LUT4
    generic map(
      INIT => X"AA88",
      LOC => "SLICE_X38Y52"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => b_add0001_add0000(8),
      ADR2 => VCC,
      ADR3 => b_add0001_add0000(9),
      O => b_drvrey_not000221_SW1_O_pack_1
    );
  b_drvrey_not000226 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X38Y52"
    )
    port map (
      ADR0 => b_add0001_add0000(7),
      ADR1 => b_drvrey_not00026_0,
      ADR2 => N25_0,
      ADR3 => b_drvrey_not000221_SW1_O,
      O => b_drvrey_not0002
    );
  b_drvrey_not00021 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X38Y53"
    )
    port map (
      ADR0 => b_add0001_add0000(3),
      ADR1 => VCC,
      ADR2 => b_add0001_add0000(2),
      ADR3 => VCC,
      O => b_drvrey_not00021_O_pack_1
    );
  b_drvrey_not00026 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X38Y53"
    )
    port map (
      ADR0 => b_add0001_add0000(4),
      ADR1 => b_add0001_add0000(5),
      ADR2 => b_drvrey_not00021_O,
      ADR3 => b_add0001_add0000(6),
      O => b_drvrey_not00026_9460
    );
  U2_Mcount_HCS_eqn_01 : X_LUT4
    generic map(
      INIT => X"3F00",
      LOC => "SLICE_X34Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS_cmp_eq00005_0,
      ADR2 => U2_HCS_cmp_eq000010_5413,
      ADR3 => U2_Result_0_1,
      O => U2_Mcount_HCS_eqn_0
    );
  U2_HCS_0 : X_FF
    generic map(
      LOC => "SLICE_X34Y28",
      INIT => '0'
    )
    port map (
      I => U2_HCS_1_DYMUX_9483,
      CE => VCC,
      CLK => U2_HCS_1_CLKINV_9473,
      SET => GND,
      RST => U2_HCS_1_SRINV_9474,
      O => U2_HCS(0)
    );
  U2_Mcount_HCS_eqn_11 : X_LUT4
    generic map(
      INIT => X"0AAA",
      LOC => "SLICE_X34Y28"
    )
    port map (
      ADR0 => U2_Result_1_1,
      ADR1 => VCC,
      ADR2 => U2_HCS_cmp_eq000010_5413,
      ADR3 => U2_HCS_cmp_eq00005_0,
      O => U2_Mcount_HCS_eqn_1
    );
  U2_HCS_1 : X_FF
    generic map(
      LOC => "SLICE_X34Y28",
      INIT => '0'
    )
    port map (
      I => U2_HCS_1_DXMUX_9498,
      CE => VCC,
      CLK => U2_HCS_1_CLKINV_9473,
      SET => GND,
      RST => U2_HCS_1_SRINV_9474,
      O => U2_HCS(1)
    );
  U2_Mcount_HCS_eqn_21 : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X34Y30"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq000010_5413,
      ADR1 => VCC,
      ADR2 => U2_Result_2_1,
      ADR3 => U2_HCS_cmp_eq00005_0,
      O => U2_Mcount_HCS_eqn_2
    );
  U2_HCS_2 : X_FF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      I => U2_HCS_3_DYMUX_9525,
      CE => VCC,
      CLK => U2_HCS_3_CLKINV_9515,
      SET => GND,
      RST => U2_HCS_3_SRINV_9516,
      O => U2_HCS(2)
    );
  U2_Mcount_HCS_eqn_31 : X_LUT4
    generic map(
      INIT => X"0CCC",
      LOC => "SLICE_X34Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result_3_1,
      ADR2 => U2_HCS_cmp_eq000010_5413,
      ADR3 => U2_HCS_cmp_eq00005_0,
      O => U2_Mcount_HCS_eqn_3
    );
  U2_HCS_3 : X_FF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      I => U2_HCS_3_DXMUX_9540,
      CE => VCC,
      CLK => U2_HCS_3_CLKINV_9515,
      SET => GND,
      RST => U2_HCS_3_SRINV_9516,
      O => U2_HCS(3)
    );
  U2_Mcount_HCS_eqn_41 : X_LUT4
    generic map(
      INIT => X"44CC",
      LOC => "SLICE_X29Y31"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq00005_0,
      ADR1 => U2_Result_4_1,
      ADR2 => VCC,
      ADR3 => U2_HCS_cmp_eq000010_5413,
      O => U2_Mcount_HCS_eqn_4
    );
  U2_HCS_4 : X_FF
    generic map(
      LOC => "SLICE_X29Y31",
      INIT => '0'
    )
    port map (
      I => U2_HCS_5_DYMUX_9567,
      CE => VCC,
      CLK => U2_HCS_5_CLKINV_9557,
      SET => GND,
      RST => U2_HCS_5_SRINV_9558,
      O => U2_HCS(4)
    );
  U2_Mcount_HCS_eqn_51 : X_LUT4
    generic map(
      INIT => X"7070",
      LOC => "SLICE_X29Y31"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq00005_0,
      ADR1 => U2_HCS_cmp_eq000010_5413,
      ADR2 => U2_Result_5_1,
      ADR3 => VCC,
      O => U2_Mcount_HCS_eqn_5
    );
  U2_HCS_5 : X_FF
    generic map(
      LOC => "SLICE_X29Y31",
      INIT => '0'
    )
    port map (
      I => U2_HCS_5_DXMUX_9582,
      CE => VCC,
      CLK => U2_HCS_5_CLKINV_9557,
      SET => GND,
      RST => U2_HCS_5_SRINV_9558,
      O => U2_HCS(5)
    );
  U2_Mcount_HCS_eqn_61 : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X34Y32"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq000010_5413,
      ADR1 => VCC,
      ADR2 => U2_Result_6_1,
      ADR3 => U2_HCS_cmp_eq00005_0,
      O => U2_Mcount_HCS_eqn_6
    );
  U2_HCS_6 : X_FF
    generic map(
      LOC => "SLICE_X34Y32",
      INIT => '0'
    )
    port map (
      I => U2_HCS_7_DYMUX_9609,
      CE => VCC,
      CLK => U2_HCS_7_CLKINV_9599,
      SET => GND,
      RST => U2_HCS_7_SRINV_9600,
      O => U2_HCS(6)
    );
  U2_Mcount_HCS_eqn_71 : X_LUT4
    generic map(
      INIT => X"0CCC",
      LOC => "SLICE_X34Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result_7_1,
      ADR2 => U2_HCS_cmp_eq000010_5413,
      ADR3 => U2_HCS_cmp_eq00005_0,
      O => U2_Mcount_HCS_eqn_7
    );
  U2_HCS_7 : X_FF
    generic map(
      LOC => "SLICE_X34Y32",
      INIT => '0'
    )
    port map (
      I => U2_HCS_7_DXMUX_9624,
      CE => VCC,
      CLK => U2_HCS_7_CLKINV_9599,
      SET => GND,
      RST => U2_HCS_7_SRINV_9600,
      O => U2_HCS(7)
    );
  U2_Mcount_HCS_eqn_81 : X_LUT4
    generic map(
      INIT => X"7700",
      LOC => "SLICE_X34Y33"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq000010_5413,
      ADR1 => U2_HCS_cmp_eq00005_0,
      ADR2 => VCC,
      ADR3 => U2_Result_8_1,
      O => U2_Mcount_HCS_eqn_8
    );
  U2_HCS_8 : X_FF
    generic map(
      LOC => "SLICE_X34Y33",
      INIT => '0'
    )
    port map (
      I => U2_HCS_9_DYMUX_9651,
      CE => VCC,
      CLK => U2_HCS_9_CLKINV_9641,
      SET => GND,
      RST => U2_HCS_9_SRINV_9642,
      O => U2_HCS(8)
    );
  U2_Mcount_HCS_eqn_91 : X_LUT4
    generic map(
      INIT => X"22AA",
      LOC => "SLICE_X34Y33"
    )
    port map (
      ADR0 => U2_Result_9_1,
      ADR1 => U2_HCS_cmp_eq000010_5413,
      ADR2 => VCC,
      ADR3 => U2_HCS_cmp_eq00005_0,
      O => U2_Mcount_HCS_eqn_9
    );
  U2_HCS_9 : X_FF
    generic map(
      LOC => "SLICE_X34Y33",
      INIT => '0'
    )
    port map (
      I => U2_HCS_9_DXMUX_9666,
      CE => VCC,
      CLK => U2_HCS_9_CLKINV_9641,
      SET => GND,
      RST => U2_HCS_9_SRINV_9642,
      O => U2_HCS(9)
    );
  U2_Mcount_vcs_eqn_11 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X24Y43"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_5385,
      ADR1 => U2_Result(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_1
    );
  U2_vcs_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y43",
      INIT => '0'
    )
    port map (
      I => U2_vcs_1_DYMUX_9691,
      CE => U2_vcs_1_CEINV_9679,
      CLK => U2_vcs_1_CLKINV_9680,
      SET => GND,
      RST => U2_vcs_1_FFY_RSTAND_9697,
      O => U2_vcs(1)
    );
  U2_vcs_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => U2_vcs_1_FFY_RSTAND_9697
    );
  U2_Mcount_vcs_eqn_21 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X24Y42"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_5385,
      ADR1 => U2_Result(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_2
    );
  U2_vcs_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y42",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DYMUX_9720,
      CE => U2_vcs_3_CEINV_9708,
      CLK => U2_vcs_3_CLKINV_9709,
      SET => GND,
      RST => U2_vcs_3_SRINV_9710,
      O => U2_vcs(2)
    );
  U2_Mcount_vcs_eqn_31 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X24Y42"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_5385,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_Result(3),
      O => U2_Mcount_vcs_eqn_3
    );
  U2_vcs_3 : X_FF
    generic map(
      LOC => "SLICE_X24Y42",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DXMUX_9737,
      CE => U2_vcs_3_CEINV_9708,
      CLK => U2_vcs_3_CLKINV_9709,
      SET => GND,
      RST => U2_vcs_3_SRINV_9710,
      O => U2_vcs(3)
    );
  U2_Mcount_vcs_eqn_41 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X24Y44"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_5385,
      ADR1 => U2_Result(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_4
    );
  U2_vcs_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y44",
      INIT => '0'
    )
    port map (
      I => U2_vcs_5_DYMUX_9766,
      CE => U2_vcs_5_CEINV_9754,
      CLK => U2_vcs_5_CLKINV_9755,
      SET => GND,
      RST => U2_vcs_5_SRINV_9756,
      O => U2_vcs(4)
    );
  U2_Mcount_vcs_eqn_51 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X24Y44"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_5385,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_Result(5),
      O => U2_Mcount_vcs_eqn_5
    );
  U2_vcs_5 : X_FF
    generic map(
      LOC => "SLICE_X24Y44",
      INIT => '0'
    )
    port map (
      I => U2_vcs_5_DXMUX_9783,
      CE => U2_vcs_5_CEINV_9754,
      CLK => U2_vcs_5_CLKINV_9755,
      SET => GND,
      RST => U2_vcs_5_SRINV_9756,
      O => U2_vcs(5)
    );
  U2_Mcount_vcs_eqn_61 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X24Y45"
    )
    port map (
      ADR0 => U2_Result(6),
      ADR1 => U2_vcs_cmp_eq0000_5385,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_6
    );
  U2_vcs_6 : X_FF
    generic map(
      LOC => "SLICE_X24Y45",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DYMUX_9812,
      CE => U2_vcs_7_CEINV_9800,
      CLK => U2_vcs_7_CLKINV_9801,
      SET => GND,
      RST => U2_vcs_7_SRINV_9802,
      O => U2_vcs(6)
    );
  U2_Mcount_vcs_eqn_71 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X24Y45"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_5385,
      ADR1 => VCC,
      ADR2 => U2_Result(7),
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_7
    );
  U2_vcs_7 : X_FF
    generic map(
      LOC => "SLICE_X24Y45",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DXMUX_9829,
      CE => U2_vcs_7_CEINV_9800,
      CLK => U2_vcs_7_CLKINV_9801,
      SET => GND,
      RST => U2_vcs_7_SRINV_9802,
      O => U2_vcs(7)
    );
  U2_Mcount_vcs_eqn_81 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X25Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs_cmp_eq0000_5385,
      ADR2 => VCC,
      ADR3 => U2_Result(8),
      O => U2_Mcount_vcs_eqn_8
    );
  U2_vcs_8 : X_FF
    generic map(
      LOC => "SLICE_X25Y47",
      INIT => '0'
    )
    port map (
      I => U2_vcs_9_DYMUX_9858,
      CE => U2_vcs_9_CEINV_9846,
      CLK => U2_vcs_9_CLKINV_9847,
      SET => GND,
      RST => U2_vcs_9_SRINV_9848,
      O => U2_vcs(8)
    );
  U2_Mcount_vcs_eqn_91 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X25Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(9),
      ADR2 => VCC,
      ADR3 => U2_vcs_cmp_eq0000_5385,
      O => U2_Mcount_vcs_eqn_9
    );
  U2_vcs_9 : X_FF
    generic map(
      LOC => "SLICE_X25Y47",
      INIT => '0'
    )
    port map (
      I => U2_vcs_9_DXMUX_9875,
      CE => U2_vcs_9_CEINV_9846,
      CLK => U2_vcs_9_CLKINV_9847,
      SET => GND,
      RST => U2_vcs_9_SRINV_9848,
      O => U2_vcs(9)
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X27Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_HCS(4),
      ADR3 => VCC,
      O => vga_sprite_xpixMona_sub0000(4)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_3_11 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(3),
      ADR2 => b_cskyev(2),
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0001(3)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_4_11 : X_LUT4
    generic map(
      INIT => X"9595",
      LOC => "SLICE_X41Y22"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => b_cskyev(3),
      ADR2 => b_cskyev(2),
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0001(4)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_5_11 : X_LUT4
    generic map(
      INIT => X"EA15",
      LOC => "SLICE_X38Y25"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => b_cskyev(2),
      ADR2 => b_cskyev(3),
      ADR3 => b_cskyev(5),
      O => vga_sprite_skyespriteon_addsub0001(5)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X38Y25"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => VCC,
      ADR2 => b_cskyev(5),
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0000(5)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_8_11 : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X38Y26"
    )
    port map (
      ADR0 => b_cskyev(8),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q,
      O => vga_sprite_skyespriteon_addsub0001(8)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_8_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X38Y26"
    )
    port map (
      ADR0 => b_cskyev(8),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut(8)
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X27Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_HCS(4),
      ADR3 => U2_HCS(5),
      O => vga_sprite_xpixMona_sub0000(5)
    );
  b_dcvskye_not00027 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X42Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_add0002_add0000(2),
      ADR2 => b_add0002_add0000(4),
      ADR3 => b_add0002_add0000(3),
      O => b_dcvskye_not00027_10000
    );
  vga_sprite_Madd_skyespriteon_addsub0003_xor_5_11 : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X36Y58"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      ADR3 => vga_sprite_skyespriteon_addsub0002_5_Q,
      O => vga_sprite_skyespriteon_addsub0003(5)
    );
  b_dcvmona_not00027 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X32Y31"
    )
    port map (
      ADR0 => b_add0004_add0000(4),
      ADR1 => b_add0004_add0000(2),
      ADR2 => VCC,
      ADR3 => b_add0004_add0000(3),
      O => b_dcvmona_not00027_10012
    );
  vga_sprite_red_0_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X26Y30"
    )
    port map (
      ADR0 => vga_sprite_N7_0,
      ADR1 => MMona_5_0,
      ADR2 => vga_sprite_N4_0,
      ADR3 => MRey_5_0,
      O => N14_pack_1
    );
  vga_sprite_red_0_Q : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X26Y30"
    )
    port map (
      ADR0 => MSkye_5_0,
      ADR1 => vga_sprite_N5,
      ADR2 => vga_sprite_N2_0,
      ADR3 => N14,
      O => red_0_OBUF_10036
    );
  vga_sprite_red_1_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X25Y32"
    )
    port map (
      ADR0 => vga_sprite_N7_0,
      ADR1 => vga_sprite_N4_0,
      ADR2 => MMona_6_0,
      ADR3 => MRey_6_0,
      O => N12_pack_1
    );
  vga_sprite_red_1_Q : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X25Y32"
    )
    port map (
      ADR0 => vga_sprite_N2_0,
      ADR1 => MSkye_6_0,
      ADR2 => N12,
      ADR3 => vga_sprite_N5,
      O => red_1_OBUF_10060
    );
  vga_sprite_red_2_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X25Y31"
    )
    port map (
      ADR0 => vga_sprite_N7_0,
      ADR1 => vga_sprite_N4_0,
      ADR2 => MMona_7_0,
      ADR3 => MRey_7_0,
      O => N10_pack_1
    );
  vga_sprite_red_2_Q : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X25Y31"
    )
    port map (
      ADR0 => MSkye_7_0,
      ADR1 => vga_sprite_N2_0,
      ADR2 => vga_sprite_N5,
      ADR3 => N10,
      O => red_2_OBUF_10084
    );
  U2_vidon_and00000 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X23Y36"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => VCC,
      ADR2 => U2_HCS(9),
      ADR3 => VCC,
      O => U2_vidon_and00000_pack_1
    );
  U2_vidon_and000039 : X_LUT4
    generic map(
      INIT => X"FCA8",
      LOC => "SLICE_X23Y36"
    )
    port map (
      ADR0 => U2_vidon_and000026,
      ADR1 => U2_vidon_and00006_0,
      ADR2 => U2_vidon_and00000_5469,
      ADR3 => U2_vidon_and000018,
      O => U2_vidon_and000039_10108
    );
  U2_vidon_and00006 : X_LUT4
    generic map(
      INIT => X"CCC8",
      LOC => "SLICE_X22Y37"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => U2_HCS(7),
      ADR2 => U2_HCS(6),
      ADR3 => U2_HCS(4),
      O => U2_vidon_and00006_10125
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"3336",
      LOC => "SLICE_X22Y37"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => U2_HCS(7),
      ADR2 => U2_HCS(6),
      ADR3 => U2_HCS(4),
      O => vga_sprite_xpixMona_sub0000(7)
    );
  vga_sprite_present_state_cmp_gt000022 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X30Y10"
    )
    port map (
      ADR0 => vga_sprite_wall(5),
      ADR1 => VCC,
      ADR2 => vga_sprite_wall(7),
      ADR3 => vga_sprite_wall(6),
      O => vga_sprite_present_state_cmp_gt000022_10240
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X26Y26"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_cmonav(7),
      ADR2 => b_cmonav(5),
      ADR3 => b_cmonav(6),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut(7)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X30Y26"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => VCC,
      ADR2 => b_cmonav(5),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0000(5)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_5_11 : X_LUT4
    generic map(
      INIT => X"E1A5",
      LOC => "SLICE_X30Y26"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_cmonav(3),
      ADR2 => b_cmonav(5),
      ADR3 => b_cmonav(2),
      O => vga_sprite_monaspriteon_addsub0001(5)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X26Y31"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_cmonav(6),
      ADR2 => VCC,
      ADR3 => b_cmonav(5),
      O => vga_sprite_monaspriteon_addsub0000_6_pack_1
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_7_11 : X_LUT4
    generic map(
      INIT => X"3636",
      LOC => "SLICE_X26Y31"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR2 => vga_sprite_monaspriteon_addsub0000(6),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0001(7)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X26Y26"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0000(4)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_8_11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X26Y29"
    )
    port map (
      ADR0 => b_cmonav(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut(8)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_8_11 : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X26Y29"
    )
    port map (
      ADR0 => b_cmonav(8),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      O => vga_sprite_monaspriteon_addsub0001(8)
    );
  b_dcvmona_not000211 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X40Y60"
    )
    port map (
      ADR0 => b_calc_5484,
      ADR1 => cp_delay2_5487,
      ADR2 => cp_delay1_5486,
      ADR3 => cp_delay3_5485,
      O => b_rmonav_not0001_pack_1
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_3_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X26Y27"
    )
    port map (
      ADR0 => b_cmonav(2),
      ADR1 => b_cmonav(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0001(3)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_4_11 : X_LUT4
    generic map(
      INIT => X"9595",
      LOC => "SLICE_X26Y27"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_cmonav(3),
      ADR2 => b_cmonav(2),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0001(4)
    );
  b_drvskye_not000221_SW0 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X40Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_add0003_add0000(9),
      ADR2 => VCC,
      ADR3 => b_rmonav_not0001,
      O => N22
    );
  vga_sprite_green_0_11 : X_LUT4
    generic map(
      INIT => X"C088",
      LOC => "SLICE_X25Y23"
    )
    port map (
      ADR0 => vga_sprite_present_state_FSM_FFd1_5489,
      ADR1 => vga_sprite_N6,
      ADR2 => vga_sprite_present_state_FSM_FFd2_5492,
      ADR3 => vga_sprite_N01_0,
      O => vga_sprite_N11
    );
  vga_sprite_blue_0_21 : X_LUT4
    generic map(
      INIT => X"DE84",
      LOC => "SLICE_X25Y23"
    )
    port map (
      ADR0 => vga_sprite_red_cmp_le0000,
      ADR1 => vga_sprite_present_state_FSM_FFd1_5489,
      ADR2 => vga_sprite_wallMovingForward_5128,
      ADR3 => vga_sprite_present_state_FSM_FFd3_5488,
      O => vga_sprite_N3
    );
  vga_sprite_Madd_reyspriteon_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X54Y35"
    )
    port map (
      ADR0 => b_creyv(6),
      ADR1 => b_creyv(7),
      ADR2 => b_creyv(4),
      ADR3 => b_creyv(5),
      O => vga_sprite_Madd_reyspriteon_addsub0000_cy_7_pack_1
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_9_11 : X_LUT4
    generic map(
      INIT => X"3CCC",
      LOC => "SLICE_X54Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(9),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR3 => b_creyv(8),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut(9)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_cy_5_11 : X_LUT4
    generic map(
      INIT => X"3E3C",
      LOC => "SLICE_X50Y33"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => b_creyv(4),
      ADR2 => b_creyv(5),
      ADR3 => b_creyv(3),
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_pack_3
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_6_11 : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X50Y33"
    )
    port map (
      ADR0 => b_creyv(6),
      ADR1 => b_creyv(4),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      ADR3 => b_creyv(5),
      O => vga_sprite_reyspriteon_addsub0001(6)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"F0C0",
      LOC => "SLICE_X49Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      ADR3 => vga_sprite_reyspriteon_addsub0000(6),
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_pack_1
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"366C",
      LOC => "SLICE_X49Y32"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => b_creyv(9),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      O => vga_sprite_reyspriteon_addsub0001(9)
    );
  vga_sprite_present_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X24Y20",
      INIT => '0'
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd2_DYMUX_10396,
      CE => vga_sprite_present_state_FSM_FFd2_CEINV_10393,
      CLK => vga_sprite_present_state_FSM_FFd2_CLKINV_10394,
      SET => GND,
      RST => GND,
      O => vga_sprite_present_state_FSM_FFd1_5489
    );
  vga_sprite_present_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X24Y20",
      INIT => '0'
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd2_DXMUX_10402,
      CE => vga_sprite_present_state_FSM_FFd2_CEINV_10393,
      CLK => vga_sprite_present_state_FSM_FFd2_CLKINV_10394,
      SET => GND,
      RST => GND,
      O => vga_sprite_present_state_FSM_FFd2_5492
    );
  vga_sprite_present_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X25Y21",
      INIT => '1'
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd3_DYMUX_10414,
      CE => vga_sprite_present_state_FSM_FFd3_CEINV_10411,
      CLK => vga_sprite_present_state_FSM_FFd3_CLKINV_10412,
      SET => GND,
      RST => GND,
      O => vga_sprite_present_state_FSM_FFd3_5488
    );
  b_drvmona_not000221_SW1 : X_LUT4
    generic map(
      INIT => X"AA88",
      LOC => "SLICE_X36Y54"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => b_add0005_add0000(8),
      ADR2 => VCC,
      ADR3 => b_add0005_add0000(9),
      O => N29
    );
  b_drvrey_not000221_SW0 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X36Y54"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_add0001_add0000(9),
      O => N25
    );
  vga_sprite_monaspriteon_and0000_SW1 : X_LUT4
    generic map(
      INIT => X"FBFB",
      LOC => "SLICE_X24Y29"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_0,
      ADR1 => vga_sprite_monaspriteon_cmp_le0000,
      ADR2 => vga_sprite_reyspriteon,
      ADR3 => VCC,
      O => N33_pack_1
    );
  vga_sprite_monaspriteon_and0000 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X24Y29"
    )
    port map (
      ADR0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_Q,
      ADR1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_Q,
      ADR2 => N33,
      ADR3 => vga_sprite_monaspriteon_cmp_ge0000,
      O => vga_sprite_monaspriteon
    );
  U2_vidon_and000080 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X22Y38"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(6),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(7),
      O => U2_vidon_and000080_10540
    );
  vga_sprite_Madd_monaspriteon_addsub0003_xor_5_11 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X22Y50"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR1 => vga_sprite_monaspriteon_addsub0002_5_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_monaspriteon_addsub0003(5)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X40Y28"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => b_cskyev(7),
      ADR2 => b_cskyev(5),
      ADR3 => b_cskyev(6),
      O => vga_sprite_Madd_skyespriteon_addsub0000_cy_7_pack_1
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_9_11 : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X40Y28"
    )
    port map (
      ADR0 => b_cskyev(8),
      ADR1 => b_cskyev(9),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut(9)
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_5_11 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X28Y51"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0002_5_Q,
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_pack_1
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_7_11 : X_LUT4
    generic map(
      INIT => X"AAA0",
      LOC => "SLICE_X28Y51"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q,
      ADR1 => VCC,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q,
      ADR3 => vga_sprite_reyspriteon_addsub0002_6_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_Q
    );
  U2_vsync_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X22Y38"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => U2_vcs(3),
      O => N01
    );
  cp_outp1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X40Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => cp_delay2_5487,
      ADR2 => cp_delay1_5486,
      ADR3 => cp_delay3_5485,
      O => go1
    );
  vga_sprite_Madd_monaspriteon_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X26Y28"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_cmonav(7),
      ADR2 => b_cmonav(5),
      ADR3 => b_cmonav(6),
      O => vga_sprite_Madd_monaspriteon_addsub0000_cy_7_pack_1
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_9_11 : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X26Y28"
    )
    port map (
      ADR0 => b_cmonav(8),
      ADR1 => b_cmonav(9),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut(9)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_cy_5_11 : X_LUT4
    generic map(
      INIT => X"7666",
      LOC => "SLICE_X38Y23"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => b_cskyev(5),
      ADR2 => b_cskyev(3),
      ADR3 => b_cskyev(2),
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_pack_3
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_6_11 : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X38Y23"
    )
    port map (
      ADR0 => b_cskyev(6),
      ADR1 => b_cskyev(5),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      ADR3 => b_cskyev(4),
      O => vga_sprite_skyespriteon_addsub0001(6)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"FC00",
      LOC => "SLICE_X38Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      ADR2 => vga_sprite_skyespriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_pack_1
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"366C",
      LOC => "SLICE_X38Y24"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR1 => b_cskyev(9),
      ADR2 => b_cskyev(8),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q,
      O => vga_sprite_skyespriteon_addsub0001(9)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_cy_5_11 : X_LUT4
    generic map(
      INIT => X"55EA",
      LOC => "SLICE_X27Y31"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => b_cmonav(3),
      ADR2 => b_cmonav(2),
      ADR3 => b_cmonav(4),
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_pack_3
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_6_11 : X_LUT4
    generic map(
      INIT => X"6C93",
      LOC => "SLICE_X27Y31"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => b_cmonav(6),
      ADR2 => b_cmonav(4),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_monaspriteon_addsub0001(6)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"F0C0",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_monaspriteon_addsub0000(6),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_pack_1
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"1E78",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q,
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      ADR2 => b_cmonav(9),
      ADR3 => b_cmonav(8),
      O => vga_sprite_monaspriteon_addsub0001(9)
    );
  vga_sprite_blue_0_4 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X27Y40"
    )
    port map (
      ADR0 => MSkye_0_0,
      ADR1 => MRey_0_0,
      ADR2 => vga_sprite_N5,
      ADR3 => vga_sprite_N7_0,
      O => vga_sprite_blue_0_4_10692
    );
  vga_sprite_green_0_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X24Y30"
    )
    port map (
      ADR0 => MRey_2_0,
      ADR1 => vga_sprite_N7_0,
      ADR2 => vga_sprite_N4_0,
      ADR3 => MMona_2_0,
      O => N20_pack_1
    );
  vga_sprite_green_0_Q : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X24Y30"
    )
    port map (
      ADR0 => vga_sprite_N11_0,
      ADR1 => vga_sprite_N5,
      ADR2 => N20,
      ADR3 => MSkye_2_0,
      O => green_0_OBUF_10716
    );
  vga_sprite_green_1_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X25Y30"
    )
    port map (
      ADR0 => vga_sprite_N4_0,
      ADR1 => MRey_3_0,
      ADR2 => vga_sprite_N7_0,
      ADR3 => MMona_3_0,
      O => N18_pack_1
    );
  vga_sprite_green_1_Q : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X25Y30"
    )
    port map (
      ADR0 => MSkye_3_0,
      ADR1 => vga_sprite_N5,
      ADR2 => N18,
      ADR3 => vga_sprite_N11_0,
      O => green_1_OBUF_10740
    );
  vga_sprite_wallMovingForward_not00011 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X25Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_present_state_cmp_lt0000_0,
      ADR3 => vga_sprite_present_state_cmp_gt0000,
      O => vga_sprite_wallMovingForward_not0001
    );
  vga_sprite_present_state_and00001 : X_LUT4
    generic map(
      INIT => X"5544",
      LOC => "SLICE_X25Y9"
    )
    port map (
      ADR0 => btn_3_IBUF_5089,
      ADR1 => vga_sprite_present_state_cmp_lt0000_0,
      ADR2 => VCC,
      ADR3 => vga_sprite_present_state_cmp_gt0000,
      O => vga_sprite_present_state_and0000
    );
  vga_sprite_green_2_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X24Y31"
    )
    port map (
      ADR0 => vga_sprite_N4_0,
      ADR1 => MRey_4_0,
      ADR2 => MMona_4_0,
      ADR3 => vga_sprite_N7_0,
      O => N16_pack_1
    );
  vga_sprite_green_2_Q : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X24Y31"
    )
    port map (
      ADR0 => vga_sprite_N11_0,
      ADR1 => MSkye_4_0,
      ADR2 => N16,
      ADR3 => vga_sprite_N5,
      O => green_2_OBUF_10788
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_5_11 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X35Y59"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0002_5_Q,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_pack_1
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_7_11 : X_LUT4
    generic map(
      INIT => X"CC88",
      LOC => "SLICE_X35Y59"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0002_6_Q,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_Q
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"FC03",
      LOC => "SLICE_X27Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(5),
      ADR2 => U2_HCS(4),
      ADR3 => U2_HCS(6),
      O => vga_sprite_xpixMona_sub0000(6)
    );
  U2_vidon_and0000105 : X_LUT4
    generic map(
      INIT => X"5FDF",
      LOC => "SLICE_X27Y34"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => U2_N3,
      ADR2 => U2_HCS(9),
      ADR3 => U2_HCS(4),
      O => U2_vidon_and0000105_10836
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_5_11 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X22Y53"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR1 => vga_sprite_monaspriteon_addsub0002_5_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_pack_1
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_7_11 : X_LUT4
    generic map(
      INIT => X"C8C8",
      LOC => "SLICE_X22Y53"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0002_6_Q,
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q,
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_Q
    );
  b_calc : X_FF
    generic map(
      LOC => "SLICE_X40Y59",
      INIT => '0'
    )
    port map (
      I => b_calc_DYMUX_10872,
      CE => b_calc_CEINV_10868,
      CLK => b_calc_CLKINV_10869,
      SET => GND,
      RST => b_calc_FFY_RSTAND_10878,
      O => b_calc_5484
    );
  b_calc_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => b_calc_FFY_RSTAND_10878
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2_PWR_16_o_equal_5_o_2_1 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X54Y41"
    )
    port map (
      ADR0 => romRey_addr14(13),
      ADR1 => romRey_addr14(12),
      ADR2 => romRey_addr14(11),
      ADR3 => VCC,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2_PWR_16_o_equal_5_o_2_1 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X13Y30"
    )
    port map (
      ADR0 => romMona_addr14(12),
      ADR1 => romMona_addr14(13),
      ADR2 => VCC,
      ADR3 => romMona_addr14(11),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2_PWR_16_o_equal_5_o_2_1 : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X17Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => romSkye_addr14(11),
      ADR2 => romSkye_addr14(13),
      ADR3 => romSkye_addr14(12),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X47Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux12 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X47Y41"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MRey(0)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X18Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux12 : X_LUT4
    generic map(
      INIT => X"A0EC",
      LOC => "SLICE_X18Y33"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MMona(0)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X18Y51"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => VCC,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux12 : X_LUT4
    generic map(
      INIT => X"A0EC",
      LOC => "SLICE_X18Y51"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MSkye(0)
    );
  U2_HCS_cmp_eq000010 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X29Y37"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => U2_HCS(3),
      ADR2 => U2_HCS(2),
      ADR3 => U2_HCS(4),
      O => U2_HCS_cmp_eq000010_pack_1
    );
  U2_HCS_cmp_eq0000111 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X29Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS_cmp_eq00005_0,
      ADR2 => VCC,
      ADR3 => U2_HCS_cmp_eq000010_5413,
      O => U2_HCS_cmp_eq0000
    );
  U2_VSENABLE : X_FF
    generic map(
      LOC => "SLICE_X29Y37",
      INIT => '0'
    )
    port map (
      I => U2_VSENABLE_DXMUX_11016,
      CE => U2_VSENABLE_CEINVNOT,
      CLK => U2_VSENABLE_CLKINV_10999,
      SET => GND,
      RST => GND,
      O => U2_VSENABLE_5383
    );
  vga_sprite_present_state_cmp_gt0000219 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X28Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_wall(8),
      ADR2 => VCC,
      ADR3 => vga_sprite_wall(9),
      O => vga_sprite_present_state_cmp_gt0000219_11030
    );
  vga_sprite_skyespriteon_and00001 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X34Y37"
    )
    port map (
      ADR0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_Q,
      ADR1 => vga_sprite_skyespriteon_cmp_le0000,
      ADR2 => vga_sprite_skyespriteon_cmp_ge0000,
      ADR3 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_Q,
      O => vga_sprite_skyespriteon
    );
  b_dcvrey_not00027 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X55Y28"
    )
    port map (
      ADR0 => b_add0000_add0000(2),
      ADR1 => b_add0000_add0000(4),
      ADR2 => b_add0000_add0000(3),
      ADR3 => VCC,
      O => b_dcvrey_not00027_11054
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X51Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_creyv(4),
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0000(4)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X51Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(5),
      ADR2 => b_creyv(4),
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0000(5)
    );
  U2_hsync1 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X22Y12"
    )
    port map (
      ADR0 => U2_HCS(7),
      ADR1 => U2_HCS(8),
      ADR2 => VCC,
      ADR3 => U2_HCS(9),
      O => hsync_OBUF_11114
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X38Y28"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0000(4)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X38Y28"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => b_cskyev(7),
      ADR2 => b_cskyev(5),
      ADR3 => b_cskyev(6),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X49Y33"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_creyv(6),
      ADR2 => VCC,
      ADR3 => b_creyv(5),
      O => vga_sprite_reyspriteon_addsub0000_6_pack_1
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_7_11 : X_LUT4
    generic map(
      INIT => X"0F3C",
      LOC => "SLICE_X49Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      ADR3 => vga_sprite_reyspriteon_addsub0000(6),
      O => vga_sprite_reyspriteon_addsub0001(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X49Y35"
    )
    port map (
      ADR0 => b_creyv(7),
      ADR1 => b_creyv(5),
      ADR2 => b_creyv(4),
      ADR3 => b_creyv(6),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_5_11 : X_LUT4
    generic map(
      INIT => X"EA15",
      LOC => "SLICE_X49Y35"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_creyv(2),
      ADR2 => b_creyv(3),
      ADR3 => b_creyv(5),
      O => vga_sprite_reyspriteon_addsub0001(5)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_8_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y32"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR1 => b_creyv(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut(8)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_8_11 : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X48Y32"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q,
      ADR2 => b_creyv(8),
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0001(8)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_3_11 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X49Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_creyv(2),
      ADR3 => b_creyv(3),
      O => vga_sprite_reyspriteon_addsub0001(3)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_4_11 : X_LUT4
    generic map(
      INIT => X"9955",
      LOC => "SLICE_X49Y31"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_creyv(2),
      ADR2 => VCC,
      ADR3 => b_creyv(3),
      O => vga_sprite_reyspriteon_addsub0001(4)
    );
  U2_vidon_and0000117 : X_LUT4
    generic map(
      INIT => X"4440",
      LOC => "SLICE_X24Y34"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U2_vidon_and0000105_0,
      ADR2 => U2_vidon_and000080_0,
      ADR3 => U2_vidon_and000065,
      O => U2_vidon_and0000117_pack_1
    );
  U2_vidon_and0000131 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X24Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vidon_and000039_0,
      ADR3 => U2_vidon_and0000117_5577,
      O => vidon
    );
  cp_delay1 : X_FF
    generic map(
      LOC => "SLICE_X42Y60",
      INIT => '0'
    )
    port map (
      I => cp_delay2_DYMUX_11246,
      CE => VCC,
      CLK => cp_delay2_CLKINV_11243,
      SET => GND,
      RST => cp_delay2_SRINV_11244,
      O => cp_delay1_5486
    );
  cp_delay2 : X_FF
    generic map(
      LOC => "SLICE_X42Y60",
      INIT => '0'
    )
    port map (
      I => cp_delay2_DXMUX_11254,
      CE => VCC,
      CLK => cp_delay2_CLKINV_11243,
      SET => GND,
      RST => cp_delay2_SRINV_11244,
      O => cp_delay2_5487
    );
  cp_delay3 : X_FF
    generic map(
      LOC => "SLICE_X41Y61",
      INIT => '0'
    )
    port map (
      I => cp_delay3_DYMUX_11268,
      CE => VCC,
      CLK => cp_delay3_CLKINV_11265,
      SET => GND,
      RST => cp_delay3_FFY_RSTAND_11273,
      O => cp_delay3_5485
    );
  cp_delay3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X41Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5089,
      O => cp_delay3_FFY_RSTAND_11273
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X54Y38"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      O => MRey(1)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X54Y38"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MRey(7)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 : X_LUT4
    generic map(
      INIT => X"BA30",
      LOC => "SLICE_X13Y31"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MMona(1)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 : X_LUT4
    generic map(
      INIT => X"C0EA",
      LOC => "SLICE_X13Y31"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MMona(7)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X17Y54"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MSkye(1)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X17Y54"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MSkye(7)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X55Y39"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      O => MRey(2)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X55Y39"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      O => MRey(6)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X12Y30"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      O => MMona(2)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 : X_LUT4
    generic map(
      INIT => X"D5C0",
      LOC => "SLICE_X12Y30"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      O => MMona(6)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X14Y54"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MSkye(2)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 : X_LUT4
    generic map(
      INIT => X"D5C0",
      LOC => "SLICE_X14Y54"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      O => MSkye(6)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 : X_LUT4
    generic map(
      INIT => X"BA30",
      LOC => "SLICE_X54Y36"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MRey(3)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 : X_LUT4
    generic map(
      INIT => X"BA30",
      LOC => "SLICE_X54Y36"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MRey(5)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 : X_LUT4
    generic map(
      INIT => X"DC50",
      LOC => "SLICE_X12Y31"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      O => MMona(3)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 : X_LUT4
    generic map(
      INIT => X"DC50",
      LOC => "SLICE_X12Y31"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      O => MMona(5)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 : X_LUT4
    generic map(
      INIT => X"A0EC",
      LOC => "SLICE_X15Y53"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MSkye(3)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 : X_LUT4
    generic map(
      INIT => X"C0EA",
      LOC => "SLICE_X15Y53"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MSkye(5)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 : X_LUT4
    generic map(
      INIT => X"C0EA",
      LOC => "SLICE_X54Y31"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MRey(4)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X13Y28"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      O => MMona(4)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X15Y50"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      O => MSkye(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6C93",
      LOC => "SLICE_X25Y28"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => b_cmonav(6),
      ADR2 => b_cmonav(4),
      ADR3 => U2_HCS(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(6)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X25Y29"
    )
    port map (
      ADR0 => b_cmonav(9),
      ADR1 => U2_HCS(9),
      ADR2 => b_cmonav(8),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X25Y29"
    )
    port map (
      ADR0 => b_cmonav(8),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0,
      ADR2 => U2_HCS(8),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(8)
    );
  b_Madd_drvrey_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X41Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvrey(1),
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(1)
    );
  b_drvrey_1 : X_FF
    generic map(
      LOC => "SLICE_X41Y50",
      INIT => '0'
    )
    port map (
      I => b_drvrey_0_DYMUX_12675,
      CE => b_drvrey_0_CEINV_12657,
      CLK => b_drvrey_0_CLKINV_12658,
      SET => GND,
      RST => b_drvrey_0_SRINV_12659,
      O => b_drvrey(1)
    );
  b_drvrey_0 : X_FF
    generic map(
      LOC => "SLICE_X41Y50",
      INIT => '1'
    )
    port map (
      I => b_drvrey_0_DXMUX_12698,
      CE => b_drvrey_0_CEINV_12657,
      CLK => b_drvrey_0_CLKINV_12658,
      SET => b_drvrey_0_SRINV_12659,
      RST => GND,
      O => b_drvrey(0)
    );
  b_Madd_drvrey_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X41Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(3),
      O => b_Madd_drvrey_not0000(3)
    );
  b_drvrey_3 : X_FF
    generic map(
      LOC => "SLICE_X41Y51",
      INIT => '0'
    )
    port map (
      I => b_drvrey_2_DYMUX_12737,
      CE => b_drvrey_2_CEINV_12714,
      CLK => b_drvrey_2_CLKINV_12715,
      SET => GND,
      RST => b_drvrey_2_SRINV_12716,
      O => b_drvrey(3)
    );
  b_Madd_drvrey_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X41Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvrey(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(2)
    );
  b_drvrey_2 : X_FF
    generic map(
      LOC => "SLICE_X41Y51",
      INIT => '0'
    )
    port map (
      I => b_drvrey_2_DXMUX_12757,
      CE => b_drvrey_2_CEINV_12714,
      CLK => b_drvrey_2_CLKINV_12715,
      SET => GND,
      RST => b_drvrey_2_SRINV_12716,
      O => b_drvrey(2)
    );
  b_Madd_drvrey_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X41Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvrey(5),
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(5)
    );
  b_drvrey_5 : X_FF
    generic map(
      LOC => "SLICE_X41Y52",
      INIT => '0'
    )
    port map (
      I => b_drvrey_4_DYMUX_12797,
      CE => b_drvrey_4_CEINV_12774,
      CLK => b_drvrey_4_CLKINV_12775,
      SET => GND,
      RST => b_drvrey_4_SRINV_12776,
      O => b_drvrey(5)
    );
  b_Madd_drvrey_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X41Y52"
    )
    port map (
      ADR0 => b_drvrey(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(4)
    );
  b_drvrey_4 : X_FF
    generic map(
      LOC => "SLICE_X41Y52",
      INIT => '0'
    )
    port map (
      I => b_drvrey_4_DXMUX_12817,
      CE => b_drvrey_4_CEINV_12774,
      CLK => b_drvrey_4_CLKINV_12775,
      SET => GND,
      RST => b_drvrey_4_SRINV_12776,
      O => b_drvrey(4)
    );
  b_Madd_drvrey_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X41Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(7),
      O => b_Madd_drvrey_not0000(7)
    );
  b_drvrey_7 : X_FF
    generic map(
      LOC => "SLICE_X41Y53",
      INIT => '0'
    )
    port map (
      I => b_drvrey_6_DYMUX_12857,
      CE => b_drvrey_6_CEINV_12834,
      CLK => b_drvrey_6_CLKINV_12835,
      SET => GND,
      RST => b_drvrey_6_SRINV_12836,
      O => b_drvrey(7)
    );
  b_Madd_drvrey_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X41Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvrey(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(6)
    );
  b_drvrey_6 : X_FF
    generic map(
      LOC => "SLICE_X41Y53",
      INIT => '0'
    )
    port map (
      I => b_drvrey_6_DXMUX_12877,
      CE => b_drvrey_6_CEINV_12834,
      CLK => b_drvrey_6_CLKINV_12835,
      SET => GND,
      RST => b_drvrey_6_SRINV_12836,
      O => b_drvrey(6)
    );
  b_Madd_drvrey_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X41Y54"
    )
    port map (
      ADR0 => b_drvrey(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(9)
    );
  b_drvrey_9 : X_FF
    generic map(
      LOC => "SLICE_X41Y54",
      INIT => '0'
    )
    port map (
      I => b_drvrey_8_DYMUX_12908,
      CE => b_drvrey_8_CEINV_12893,
      CLK => b_drvrey_8_CLKINV_12894,
      SET => GND,
      RST => b_drvrey_8_SRINV_12895,
      O => b_drvrey(9)
    );
  b_Madd_drvrey_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X41Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(8),
      O => b_Madd_drvrey_not0000(8)
    );
  b_drvrey_8 : X_FF
    generic map(
      LOC => "SLICE_X41Y54",
      INIT => '0'
    )
    port map (
      I => b_drvrey_8_DXMUX_12930,
      CE => b_drvrey_8_CEINV_12893,
      CLK => b_drvrey_8_CLKINV_12894,
      SET => GND,
      RST => b_drvrey_8_SRINV_12895,
      O => b_drvrey(8)
    );
  vga_sprite_Msub_ypixSkye_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y43"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(1),
      ADR1 => b_rskyev(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X25Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => vga_sprite_monaspriteon_addsub0002_1_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y49"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => vga_sprite_monaspriteon_addsub0002_0_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X25Y50"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(3)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y50"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y51"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => vga_sprite_monaspriteon_addsub0003_5_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X25Y51"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X25Y52"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q,
      ADR1 => U2_vcs(7),
      ADR2 => vga_sprite_monaspriteon_addsub0002_6_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X25Y52"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0002_6_Q,
      ADR1 => U2_vcs(6),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(6)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X25Y53"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X25Y53"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(8)
    );
  vga_sprite_Msub_ypixSkye_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X21Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(0),
      ADR2 => b_rskyev(0),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(0)
    );
  vga_sprite_Msub_ypixSkye_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y44"
    )
    port map (
      ADR0 => b_rskyev(3),
      ADR1 => vga_sprite_ypixMona_sub0000(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(3)
    );
  vga_sprite_Msub_ypixSkye_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X21Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(2),
      ADR2 => b_rskyev(2),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(2)
    );
  vga_sprite_Msub_ypixSkye_lut_5_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X21Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(5),
      ADR2 => VCC,
      ADR3 => b_rskyev(5),
      O => vga_sprite_Msub_ypixSkye_lut(5)
    );
  vga_sprite_Msub_ypixSkye_lut_4_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X21Y45"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(4),
      O => vga_sprite_Msub_ypixSkye_lut(4)
    );
  vga_sprite_Msub_ypixSkye_lut_7_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X21Y46"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(7),
      ADR1 => VCC,
      ADR2 => b_rskyev(7),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(7)
    );
  vga_sprite_Msub_ypixSkye_lut_6_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X21Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(6),
      ADR2 => VCC,
      ADR3 => b_rskyev(6),
      O => vga_sprite_Msub_ypixSkye_lut(6)
    );
  vga_sprite_Msub_ypixSkye_lut_9_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X21Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(9),
      ADR2 => VCC,
      ADR3 => b_rskyev(9),
      O => vga_sprite_Msub_ypixSkye_lut(9)
    );
  vga_sprite_Msub_ypixSkye_lut_8_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X21Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(8),
      ADR2 => b_rskyev(8),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(8)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X34Y56"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_skyespriteon_addsub0002_1_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X34Y56"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => vga_sprite_skyespriteon_addsub0002_0_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X34Y57"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X34Y57"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(2)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X34Y58"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_skyespriteon_addsub0002_5_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X34Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X34Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(7)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X34Y59"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_skyespriteon_addsub0002_6_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X34Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X34Y60"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(8)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X39Y20"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => VCC,
      ADR2 => U2_HCS(1),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X39Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(0),
      ADR2 => U2_HCS(0),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X39Y21"
    )
    port map (
      ADR0 => b_cskyev(3),
      ADR1 => vga_sprite_skyespriteon_addsub0001_3_0,
      ADR2 => b_cskyev(2),
      ADR3 => U2_HCS(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X39Y21"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => vga_sprite_skyespriteon_addsub0001_2_0,
      ADR2 => U2_HCS(2),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(2)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X39Y22"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0001_5_0,
      ADR1 => U2_HCS(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8778",
      LOC => "SLICE_X39Y22"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => b_cskyev(3),
      ADR2 => U2_HCS(4),
      ADR3 => b_cskyev(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X39Y23"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      ADR1 => U2_HCS(7),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      ADR3 => vga_sprite_skyespriteon_addsub0000(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(7)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X39Y23"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0000(6),
      ADR1 => vga_sprite_skyespriteon_addsub0001_6_0,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      ADR3 => U2_HCS(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X39Y24"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0001_9_0,
      ADR1 => VCC,
      ADR2 => U2_HCS(9),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X39Y24"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q,
      ADR1 => b_cskyev(8),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR3 => U2_HCS(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(8)
    );
  b_Madd_dcvrey_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X52Y31"
    )
    port map (
      ADR0 => b_dcvrey(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(1)
    );
  b_dcvrey_1 : X_FF
    generic map(
      LOC => "SLICE_X52Y31",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_0_DYMUX_13617,
      CE => b_dcvrey_0_CEINV_13599,
      CLK => b_dcvrey_0_CLKINV_13600,
      SET => GND,
      RST => b_dcvrey_0_SRINV_13601,
      O => b_dcvrey(1)
    );
  b_dcvrey_0 : X_FF
    generic map(
      LOC => "SLICE_X52Y31",
      INIT => '1'
    )
    port map (
      I => b_dcvrey_0_DXMUX_13640,
      CE => b_dcvrey_0_CEINV_13599,
      CLK => b_dcvrey_0_CLKINV_13600,
      SET => b_dcvrey_0_SRINV_13601,
      RST => GND,
      O => b_dcvrey(0)
    );
  b_Madd_dcvrey_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X52Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(3)
    );
  b_dcvrey_3 : X_FF
    generic map(
      LOC => "SLICE_X52Y32",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_2_DYMUX_13679,
      CE => b_dcvrey_2_CEINV_13656,
      CLK => b_dcvrey_2_CLKINV_13657,
      SET => GND,
      RST => b_dcvrey_2_SRINV_13658,
      O => b_dcvrey(3)
    );
  b_Madd_dcvrey_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X52Y32"
    )
    port map (
      ADR0 => b_dcvrey(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(2)
    );
  b_dcvrey_2 : X_FF
    generic map(
      LOC => "SLICE_X52Y32",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_2_DXMUX_13699,
      CE => b_dcvrey_2_CEINV_13656,
      CLK => b_dcvrey_2_CLKINV_13657,
      SET => GND,
      RST => b_dcvrey_2_SRINV_13658,
      O => b_dcvrey(2)
    );
  b_Madd_dcvrey_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X52Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvrey(5),
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(5)
    );
  b_dcvrey_5 : X_FF
    generic map(
      LOC => "SLICE_X52Y33",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_4_DYMUX_13739,
      CE => b_dcvrey_4_CEINV_13716,
      CLK => b_dcvrey_4_CLKINV_13717,
      SET => GND,
      RST => b_dcvrey_4_SRINV_13718,
      O => b_dcvrey(5)
    );
  b_Madd_dcvrey_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X52Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(4)
    );
  b_dcvrey_4 : X_FF
    generic map(
      LOC => "SLICE_X52Y33",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_4_DXMUX_13759,
      CE => b_dcvrey_4_CEINV_13716,
      CLK => b_dcvrey_4_CLKINV_13717,
      SET => GND,
      RST => b_dcvrey_4_SRINV_13718,
      O => b_dcvrey(4)
    );
  b_Madd_dcvrey_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X52Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvrey(7),
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(7)
    );
  b_dcvrey_7 : X_FF
    generic map(
      LOC => "SLICE_X52Y34",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_6_DYMUX_13799,
      CE => b_dcvrey_6_CEINV_13776,
      CLK => b_dcvrey_6_CLKINV_13777,
      SET => GND,
      RST => b_dcvrey_6_SRINV_13778,
      O => b_dcvrey(7)
    );
  b_Madd_dcvrey_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X52Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(6)
    );
  b_dcvrey_6 : X_FF
    generic map(
      LOC => "SLICE_X52Y34",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_6_DXMUX_13819,
      CE => b_dcvrey_6_CEINV_13776,
      CLK => b_dcvrey_6_CLKINV_13777,
      SET => GND,
      RST => b_dcvrey_6_SRINV_13778,
      O => b_dcvrey(6)
    );
  b_Madd_dcvrey_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X52Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvrey(9),
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(9)
    );
  b_dcvrey_9 : X_FF
    generic map(
      LOC => "SLICE_X52Y35",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_8_DYMUX_13850,
      CE => b_dcvrey_8_CEINV_13835,
      CLK => b_dcvrey_8_CLKINV_13836,
      SET => GND,
      RST => b_dcvrey_8_SRINV_13837,
      O => b_dcvrey(9)
    );
  b_Madd_dcvrey_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X52Y35"
    )
    port map (
      ADR0 => b_dcvrey(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(8)
    );
  b_dcvrey_8 : X_FF
    generic map(
      LOC => "SLICE_X52Y35",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_8_DXMUX_13872,
      CE => b_dcvrey_8_CEINV_13835,
      CLK => b_dcvrey_8_CLKINV_13836,
      SET => GND,
      RST => b_dcvrey_8_SRINV_13837,
      O => b_dcvrey(8)
    );
  U2_Mcount_vcs_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X27Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(0),
      ADR3 => VCC,
      O => U2_Mcount_vcs_lut(0)
    );
  U2_vcs_9_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X27Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(9),
      ADR3 => VCC,
      O => U2_vcs_9_rt_14042
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixRey(1),
      ADR2 => vga_sprite_xpixRey(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y36"
    )
    port map (
      ADR0 => vga_sprite_xpixRey(2),
      ADR1 => vga_sprite_ypixRey(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(2)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0001(5),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixRey(5),
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y37"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(2),
      ADR1 => vga_sprite_xpixRey(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y38"
    )
    port map (
      ADR0 => vga_sprite_xpixRey(7),
      ADR1 => vga_sprite_rom_addr2_addsub0001(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0001(6),
      ADR2 => vga_sprite_xpixRey(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X45Y39"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0001(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixRey(9),
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y39"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0001(8),
      ADR1 => vga_sprite_xpixRey(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(8)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X45Y40",
      INIT => '0'
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_14243,
      CE => VCC,
      CLK => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_14222,
      SET => GND,
      RST => GND,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0)
    );
  vga_sprite_rom_addr2_addsub0001_13_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y41"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0001(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr2_addsub0001_13_rt_14275
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 : X_FF
    generic map(
      LOC => "SLICE_X45Y41",
      INIT => '0'
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_14280,
      CE => VCC,
      CLK => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_14267,
      SET => GND,
      RST => GND,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 : X_FF
    generic map(
      LOC => "SLICE_X45Y41",
      INIT => '0'
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_14298,
      CE => VCC,
      CLK => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_14267,
      SET => GND,
      RST => GND,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1)
    );
  b_Madd_add0002_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y23"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(1),
      O => b_Madd_add0002_add0000_lut(1)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X21Y48"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(1),
      ADR1 => vga_sprite_ypixSkye(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X21Y48"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixSkye(1),
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X21Y49"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(3),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixSkye(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X21Y49"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(3),
      ADR1 => vga_sprite_ypixSkye(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X21Y50"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(6),
      ADR1 => vga_sprite_ypixSkye(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X21Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixSkye(4),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixSkye(5),
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X21Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixSkye(7),
      ADR2 => vga_sprite_ypixSkye(8),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X21Y51"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(6),
      ADR1 => vga_sprite_ypixSkye(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(9)
    );
  b_Madd_add0002_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y23"
    )
    port map (
      ADR0 => b_cskyev(0),
      ADR1 => b_dcvskye(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(0)
    );
  b_Madd_add0002_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y24"
    )
    port map (
      ADR0 => b_dcvskye(3),
      ADR1 => b_cskyev(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(3)
    );
  b_Madd_add0002_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y24"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => VCC,
      ADR2 => b_dcvskye(2),
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(2)
    );
  b_Madd_add0002_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(5),
      ADR2 => VCC,
      ADR3 => b_dcvskye(5),
      O => b_Madd_add0002_add0000_lut(5)
    );
  b_Madd_add0002_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y25"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => b_dcvskye(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(4)
    );
  b_Madd_add0002_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y26"
    )
    port map (
      ADR0 => b_cskyev(7),
      ADR1 => VCC,
      ADR2 => b_dcvskye(7),
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(7)
    );
  b_Madd_add0002_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y26"
    )
    port map (
      ADR0 => b_cskyev(6),
      ADR1 => b_dcvskye(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(6)
    );
  b_Maccum_cskyev_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y27"
    )
    port map (
      ADR0 => b_dcvskye(9),
      ADR1 => VCC,
      ADR2 => b_cskyev(9),
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(9)
    );
  b_Madd_add0002_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(8),
      ADR2 => VCC,
      ADR3 => b_dcvskye(8),
      O => b_Madd_add0002_add0000_lut(8)
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X23Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(1),
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(1)
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X23Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(0),
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(0)
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X23Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(3),
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(3)
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X23Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(2),
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(2)
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X23Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(4),
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(4)
    );
  b_rmonav_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(9),
      O => b_rmonav_9_rt_14787
    );
  b_Maccum_rskyev_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y57"
    )
    port map (
      ADR0 => b_drvskye(2),
      ADR1 => b_rskyev(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X31Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => vga_sprite_reyspriteon_addsub0002_1_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y48"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0002_0_Q,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X31Y49"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => VCC,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y49"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X31Y50"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_reyspriteon_addsub0002_5_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y50"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(4)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y51"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y51"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => vga_sprite_reyspriteon_addsub0002_6_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(6)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X31Y52"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(9)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y52"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q,
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(8)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y29"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => b_creyv(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y29"
    )
    port map (
      ADR0 => U2_HCS(0),
      ADR1 => b_creyv(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X47Y30"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_3_0,
      ADR1 => b_creyv(3),
      ADR2 => U2_HCS(3),
      ADR3 => b_creyv(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X47Y30"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_2_0,
      ADR1 => b_creyv(2),
      ADR2 => U2_HCS(2),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y31"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_5_0,
      ADR1 => U2_HCS(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X47Y31"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => b_creyv(3),
      ADR2 => b_creyv(4),
      ADR3 => b_creyv(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(4)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X47Y32"
    )
    port map (
      ADR0 => U2_HCS(7),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      ADR2 => vga_sprite_reyspriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X47Y32"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_6_0,
      ADR1 => vga_sprite_reyspriteon_addsub0000(6),
      ADR2 => U2_HCS(6),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(6)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y33"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_9_0,
      ADR1 => U2_HCS(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(9)
    );
  b_rskyev_2 : X_FF
    generic map(
      LOC => "SLICE_X37Y57",
      INIT => '1'
    )
    port map (
      I => b_rskyev_2_DXMUX_16202,
      CE => b_rskyev_2_CEINV_16161,
      CLK => b_rskyev_2_CLKINV_16162,
      SET => b_rskyev_2_SRINV_16163,
      RST => GND,
      O => b_rskyev(2)
    );
  b_Maccum_rskyev_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X37Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(5),
      ADR2 => b_drvskye(5),
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(5)
    );
  b_rskyev_5 : X_FF
    generic map(
      LOC => "SLICE_X37Y58",
      INIT => '0'
    )
    port map (
      I => b_rskyev_4_DYMUX_16242,
      CE => b_rskyev_4_CEINV_16220,
      CLK => b_rskyev_4_CLKINV_16221,
      SET => GND,
      RST => b_rskyev_4_SRINV_16222,
      O => b_rskyev(5)
    );
  b_Maccum_rskyev_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X37Y58"
    )
    port map (
      ADR0 => b_rskyev(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(4),
      O => b_Maccum_rskyev_lut(4)
    );
  b_rskyev_4 : X_FF
    generic map(
      LOC => "SLICE_X37Y58",
      INIT => '0'
    )
    port map (
      I => b_rskyev_4_DXMUX_16262,
      CE => b_rskyev_4_CEINV_16220,
      CLK => b_rskyev_4_CLKINV_16221,
      SET => GND,
      RST => b_rskyev_4_SRINV_16222,
      O => b_rskyev(4)
    );
  b_Maccum_rskyev_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X37Y59"
    )
    port map (
      ADR0 => b_rskyev(7),
      ADR1 => VCC,
      ADR2 => b_drvskye(7),
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(7)
    );
  b_rskyev_7 : X_FF
    generic map(
      LOC => "SLICE_X37Y59",
      INIT => '1'
    )
    port map (
      I => b_rskyev_6_DYMUX_16303,
      CE => b_rskyev_6_CEINV_16281,
      CLK => b_rskyev_6_CLKINV_16282,
      SET => b_rskyev_6_SRINV_16283,
      RST => GND,
      O => b_rskyev(7)
    );
  b_Maccum_rskyev_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y59"
    )
    port map (
      ADR0 => b_drvskye(6),
      ADR1 => b_rskyev(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(6)
    );
  b_rskyev_6 : X_FF
    generic map(
      LOC => "SLICE_X37Y59",
      INIT => '0'
    )
    port map (
      I => b_rskyev_6_DXMUX_16322,
      CE => b_rskyev_6_CEINV_16281,
      CLK => b_rskyev_6_CLKINV_16282,
      SET => GND,
      RST => b_rskyev_6_SRINV_16283,
      O => b_rskyev(6)
    );
  b_Maccum_rskyev_lut_9_1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X37Y60"
    )
    port map (
      ADR0 => b_rskyev(9),
      ADR1 => VCC,
      ADR2 => b_drvskye(9),
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut_9_1_16349
    );
  b_rskyev_9 : X_FF
    generic map(
      LOC => "SLICE_X37Y60",
      INIT => '0'
    )
    port map (
      I => b_rskyev_8_DYMUX_16354,
      CE => b_rskyev_8_CEINV_16340,
      CLK => b_rskyev_8_CLKINV_16341,
      SET => GND,
      RST => b_rskyev_8_SRINV_16342,
      O => b_rskyev(9)
    );
  b_Maccum_rskyev_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X37Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(8),
      ADR2 => VCC,
      ADR3 => b_drvskye(8),
      O => b_Maccum_rskyev_lut(8)
    );
  b_rskyev_8 : X_FF
    generic map(
      LOC => "SLICE_X37Y60",
      INIT => '0'
    )
    port map (
      I => b_rskyev_8_DXMUX_16375,
      CE => b_rskyev_8_CEINV_16340,
      CLK => b_rskyev_8_CLKINV_16341,
      SET => GND,
      RST => b_rskyev_8_SRINV_16342,
      O => b_rskyev(8)
    );
  U2_Mcount_HCS_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X35Y29"
    )
    port map (
      ADR0 => U2_HCS(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_HCS_lut(0)
    );
  U2_HCS_9_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_HCS(9),
      ADR3 => VCC,
      O => U2_HCS_9_rt_16545
    );
  vga_sprite_rom_addr20_addsub0000_13_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X20Y51"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0000(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr20_addsub0000_13_rt_16727
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X20Y47"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(4),
      ADR1 => vga_sprite_rom_addr20_addsub0000(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X20Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixSkye(0),
      ADR2 => vga_sprite_ypixSkye(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X20Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0000(8),
      ADR2 => vga_sprite_ypixSkye(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X20Y48"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(5),
      ADR1 => vga_sprite_rom_addr20_addsub0000(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X20Y49"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(8),
      ADR1 => vga_sprite_rom_addr20_addsub0000(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X20Y49"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0000(9),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixSkye(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X20Y50"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(9),
      ADR1 => vga_sprite_rom_addr20_addsub0000(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(11)
    );
  U1_q_1 : X_FF
    generic map(
      LOC => "SLICE_X35Y68",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DYMUX_16757,
      CE => VCC,
      CLK => U1_q_01_CLKINV_16740,
      SET => GND,
      RST => U1_q_01_SRINV_16741,
      O => U1_q(1)
    );
  U1_Mcount_q_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X35Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q_01,
      O => U1_Mcount_q_lut(0)
    );
  U1_q_0 : X_FF
    generic map(
      LOC => "SLICE_X35Y68",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DXMUX_16779,
      CE => VCC,
      CLK => U1_q_01_CLKINV_16740,
      SET => GND,
      RST => U1_q_01_SRINV_16741,
      O => U1_q_01
    );
  U1_q_3 : X_FF
    generic map(
      LOC => "SLICE_X35Y69",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DYMUX_16816,
      CE => VCC,
      CLK => U1_q_2_CLKINV_16794,
      SET => GND,
      RST => U1_q_2_SRINV_16795,
      O => U1_q(3)
    );
  U1_q_2 : X_FF
    generic map(
      LOC => "SLICE_X35Y69",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DXMUX_16835,
      CE => VCC,
      CLK => U1_q_2_CLKINV_16794,
      SET => GND,
      RST => U1_q_2_SRINV_16795,
      O => U1_q(2)
    );
  U1_q_5 : X_FF
    generic map(
      LOC => "SLICE_X35Y70",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DYMUX_16872,
      CE => VCC,
      CLK => U1_q_4_CLKINV_16850,
      SET => GND,
      RST => U1_q_4_SRINV_16851,
      O => U1_q(5)
    );
  U1_q_4 : X_FF
    generic map(
      LOC => "SLICE_X35Y70",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DXMUX_16891,
      CE => VCC,
      CLK => U1_q_4_CLKINV_16850,
      SET => GND,
      RST => U1_q_4_SRINV_16851,
      O => U1_q(4)
    );
  U1_q_7 : X_FF
    generic map(
      LOC => "SLICE_X35Y71",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DYMUX_16928,
      CE => VCC,
      CLK => U1_q_6_CLKINV_16906,
      SET => GND,
      RST => U1_q_6_SRINV_16907,
      O => U1_q(7)
    );
  U1_q_6 : X_FF
    generic map(
      LOC => "SLICE_X35Y71",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DXMUX_16947,
      CE => VCC,
      CLK => U1_q_6_CLKINV_16906,
      SET => GND,
      RST => U1_q_6_SRINV_16907,
      O => U1_q(6)
    );
  U1_q_9 : X_FF
    generic map(
      LOC => "SLICE_X35Y72",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DYMUX_16984,
      CE => VCC,
      CLK => U1_q_8_CLKINV_16962,
      SET => GND,
      RST => U1_q_8_SRINV_16963,
      O => U1_q(9)
    );
  U1_q_8 : X_FF
    generic map(
      LOC => "SLICE_X35Y72",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DXMUX_17003,
      CE => VCC,
      CLK => U1_q_8_CLKINV_16962,
      SET => GND,
      RST => U1_q_8_SRINV_16963,
      O => U1_q(8)
    );
  U1_q_11 : X_FF
    generic map(
      LOC => "SLICE_X35Y73",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DYMUX_17040,
      CE => VCC,
      CLK => U1_q_10_CLKINV_17018,
      SET => GND,
      RST => U1_q_10_SRINV_17019,
      O => U1_q(11)
    );
  U1_q_10 : X_FF
    generic map(
      LOC => "SLICE_X35Y73",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DXMUX_17059,
      CE => VCC,
      CLK => U1_q_10_CLKINV_17018,
      SET => GND,
      RST => U1_q_10_SRINV_17019,
      O => U1_q(10)
    );
  U1_q_13 : X_FF
    generic map(
      LOC => "SLICE_X35Y74",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DYMUX_17096,
      CE => VCC,
      CLK => U1_q_12_CLKINV_17074,
      SET => GND,
      RST => U1_q_12_SRINV_17075,
      O => U1_q(13)
    );
  U1_q_12 : X_FF
    generic map(
      LOC => "SLICE_X35Y74",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DXMUX_17115,
      CE => VCC,
      CLK => U1_q_12_CLKINV_17074,
      SET => GND,
      RST => U1_q_12_SRINV_17075,
      O => U1_q(12)
    );
  U1_q_15 : X_FF
    generic map(
      LOC => "SLICE_X35Y75",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DYMUX_17152,
      CE => VCC,
      CLK => U1_q_14_CLKINV_17130,
      SET => GND,
      RST => U1_q_14_SRINV_17131,
      O => U1_q(15)
    );
  U1_q_14 : X_FF
    generic map(
      LOC => "SLICE_X35Y75",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DXMUX_17171,
      CE => VCC,
      CLK => U1_q_14_CLKINV_17130,
      SET => GND,
      RST => U1_q_14_SRINV_17131,
      O => U1_q(14)
    );
  U1_q_171_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q_171,
      O => U1_q_171_rt_17194
    );
  U1_q_17 : X_FF
    generic map(
      LOC => "SLICE_X35Y76",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DYMUX_17199,
      CE => VCC,
      CLK => U1_q_16_CLKINV_17185,
      SET => GND,
      RST => U1_q_16_SRINV_17186,
      O => U1_q_171
    );
  U1_q_16 : X_FF
    generic map(
      LOC => "SLICE_X35Y76",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DXMUX_17220,
      CE => VCC,
      CLK => U1_q_16_CLKINV_17185,
      SET => GND,
      RST => U1_q_16_SRINV_17186,
      O => U1_q(16)
    );
  b_Madd_add0004_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => b_cmonav(1),
      ADR1 => VCC,
      ADR2 => b_dcvmona(1),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(1)
    );
  b_Madd_add0004_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => b_cmonav(0),
      ADR1 => b_dcvmona(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(0)
    );
  b_Madd_add0004_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X31Y29"
    )
    port map (
      ADR0 => b_cmonav(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(3),
      O => b_Madd_add0004_add0000_lut(3)
    );
  b_Madd_add0004_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X31Y29"
    )
    port map (
      ADR0 => b_cmonav(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(2),
      O => b_Madd_add0004_add0000_lut(2)
    );
  b_Madd_add0004_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X31Y30"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => VCC,
      ADR2 => b_dcvmona(5),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(5)
    );
  b_Madd_add0004_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X31Y30"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_dcvmona(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(4)
    );
  b_Madd_add0004_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X31Y31"
    )
    port map (
      ADR0 => b_cmonav(7),
      ADR1 => VCC,
      ADR2 => b_dcvmona(7),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(7)
    );
  b_Madd_add0004_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X31Y31"
    )
    port map (
      ADR0 => b_cmonav(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(6),
      O => b_Madd_add0004_add0000_lut(6)
    );
  b_Maccum_cmonav_lut_9_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvmona(9),
      ADR2 => b_cmonav(9),
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(9)
    );
  b_Madd_add0004_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => b_cmonav(8),
      ADR1 => VCC,
      ADR2 => b_dcvmona(8),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(8)
    );
  b_Maccum_rreyv_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X37Y51"
    )
    port map (
      ADR0 => b_rreyv(1),
      ADR1 => VCC,
      ADR2 => b_drvrey(1),
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(1)
    );
  b_rreyv_1 : X_FF
    generic map(
      LOC => "SLICE_X37Y51",
      INIT => '0'
    )
    port map (
      I => b_rreyv_0_DYMUX_17433,
      CE => b_rreyv_0_CEINV_17416,
      CLK => b_rreyv_0_CLKINV_17417,
      SET => GND,
      RST => b_rreyv_0_SRINV_17418,
      O => b_rreyv(1)
    );
  b_Maccum_rreyv_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y51"
    )
    port map (
      ADR0 => b_drvrey(0),
      ADR1 => b_rreyv(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(0)
    );
  b_rreyv_0 : X_FF
    generic map(
      LOC => "SLICE_X37Y51",
      INIT => '0'
    )
    port map (
      I => b_rreyv_0_DXMUX_17455,
      CE => b_rreyv_0_CEINV_17416,
      CLK => b_rreyv_0_CLKINV_17417,
      SET => GND,
      RST => b_rreyv_0_SRINV_17418,
      O => b_rreyv(0)
    );
  b_Maccum_rreyv_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y52"
    )
    port map (
      ADR0 => b_rreyv(3),
      ADR1 => b_drvrey(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(3)
    );
  b_rreyv_3 : X_FF
    generic map(
      LOC => "SLICE_X37Y52",
      INIT => '1'
    )
    port map (
      I => b_rreyv_2_DYMUX_17496,
      CE => b_rreyv_2_CEINV_17474,
      CLK => b_rreyv_2_CLKINV_17475,
      SET => b_rreyv_2_SRINV_17476,
      RST => GND,
      O => b_rreyv(3)
    );
  b_Maccum_rreyv_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y52"
    )
    port map (
      ADR0 => b_drvrey(2),
      ADR1 => b_rreyv(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(2)
    );
  b_rreyv_2 : X_FF
    generic map(
      LOC => "SLICE_X37Y52",
      INIT => '1'
    )
    port map (
      I => b_rreyv_2_DXMUX_17515,
      CE => b_rreyv_2_CEINV_17474,
      CLK => b_rreyv_2_CLKINV_17475,
      SET => b_rreyv_2_SRINV_17476,
      RST => GND,
      O => b_rreyv(2)
    );
  b_Maccum_rreyv_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X37Y53"
    )
    port map (
      ADR0 => b_rreyv(5),
      ADR1 => VCC,
      ADR2 => b_drvrey(5),
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(5)
    );
  b_rreyv_5 : X_FF
    generic map(
      LOC => "SLICE_X37Y53",
      INIT => '0'
    )
    port map (
      I => b_rreyv_4_DYMUX_17555,
      CE => b_rreyv_4_CEINV_17533,
      CLK => b_rreyv_4_CLKINV_17534,
      SET => GND,
      RST => b_rreyv_4_SRINV_17535,
      O => b_rreyv(5)
    );
  b_Maccum_rreyv_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y53"
    )
    port map (
      ADR0 => b_drvrey(4),
      ADR1 => b_rreyv(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(4)
    );
  b_rreyv_4 : X_FF
    generic map(
      LOC => "SLICE_X37Y53",
      INIT => '0'
    )
    port map (
      I => b_rreyv_4_DXMUX_17575,
      CE => b_rreyv_4_CEINV_17533,
      CLK => b_rreyv_4_CLKINV_17534,
      SET => GND,
      RST => b_rreyv_4_SRINV_17535,
      O => b_rreyv(4)
    );
  b_Maccum_rreyv_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y54"
    )
    port map (
      ADR0 => b_rreyv(7),
      ADR1 => b_drvrey(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(7)
    );
  b_rreyv_7 : X_FF
    generic map(
      LOC => "SLICE_X37Y54",
      INIT => '1'
    )
    port map (
      I => b_rreyv_6_DYMUX_17616,
      CE => b_rreyv_6_CEINV_17594,
      CLK => b_rreyv_6_CLKINV_17595,
      SET => b_rreyv_6_SRINV_17596,
      RST => GND,
      O => b_rreyv(7)
    );
  b_Maccum_rreyv_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y54"
    )
    port map (
      ADR0 => b_drvrey(6),
      ADR1 => b_rreyv(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(6)
    );
  b_rreyv_6 : X_FF
    generic map(
      LOC => "SLICE_X37Y54",
      INIT => '0'
    )
    port map (
      I => b_rreyv_6_DXMUX_17635,
      CE => b_rreyv_6_CEINV_17594,
      CLK => b_rreyv_6_CLKINV_17595,
      SET => GND,
      RST => b_rreyv_6_SRINV_17596,
      O => b_rreyv(6)
    );
  b_Maccum_rreyv_lut_9_1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X37Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(9),
      ADR2 => VCC,
      ADR3 => b_drvrey(9),
      O => b_Maccum_rreyv_lut_9_1_17662
    );
  b_rreyv_9 : X_FF
    generic map(
      LOC => "SLICE_X37Y55",
      INIT => '0'
    )
    port map (
      I => b_rreyv_8_DYMUX_17667,
      CE => b_rreyv_8_CEINV_17653,
      CLK => b_rreyv_8_CLKINV_17654,
      SET => GND,
      RST => b_rreyv_8_SRINV_17655,
      O => b_rreyv(9)
    );
  b_Maccum_rreyv_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X37Y55"
    )
    port map (
      ADR0 => b_rreyv(8),
      ADR1 => VCC,
      ADR2 => b_drvrey(8),
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(8)
    );
  b_rreyv_8 : X_FF
    generic map(
      LOC => "SLICE_X37Y55",
      INIT => '0'
    )
    port map (
      I => b_rreyv_8_DXMUX_17688,
      CE => b_rreyv_8_CEINV_17653,
      CLK => b_rreyv_8_CLKINV_17654,
      SET => GND,
      RST => b_rreyv_8_SRINV_17655,
      O => b_rreyv(8)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X19Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixSkye(1),
      ADR2 => vga_sprite_xpixSkye(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X19Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixSkye(0),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixSkye(2),
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(2)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X19Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0001(5),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixSkye(5),
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y47"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(2),
      ADR1 => vga_sprite_xpixSkye(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X19Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0001(7),
      ADR2 => vga_sprite_xpixSkye(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X19Y48"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0001(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixSkye(6),
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X19Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0001(9),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixSkye(9),
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y49"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0001(8),
      ADR1 => vga_sprite_xpixSkye(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(8)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y50",
      INIT => '0'
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_17878,
      CE => VCC,
      CLK => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_17857,
      SET => GND,
      RST => GND,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0)
    );
  vga_sprite_rom_addr20_addsub0001_13_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X19Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_rom_addr20_addsub0001(13),
      ADR3 => VCC,
      O => vga_sprite_rom_addr20_addsub0001_13_rt_17910
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 : X_FF
    generic map(
      LOC => "SLICE_X19Y51",
      INIT => '0'
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_17915,
      CE => VCC,
      CLK => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_17902,
      SET => GND,
      RST => GND,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y51",
      INIT => '0'
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_17933,
      CE => VCC,
      CLK => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_17902,
      SET => GND,
      RST => GND,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y29"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(1),
      ADR1 => vga_sprite_xpixMona(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X19Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona(0),
      ADR2 => vga_sprite_xpixMona(2),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(2)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y30"
    )
    port map (
      ADR0 => vga_sprite_xpixMona(5),
      ADR1 => vga_sprite_rom_addr21_addsub0001(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X19Y30"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixMona(4),
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y31"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0001(7),
      ADR1 => vga_sprite_xpixMona(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X19Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0001(6),
      ADR2 => vga_sprite_xpixMona(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y32"
    )
    port map (
      ADR0 => vga_sprite_xpixMona(9),
      ADR1 => vga_sprite_rom_addr21_addsub0001(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y32"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0001(8),
      ADR1 => vga_sprite_xpixMona(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(8)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y33",
      INIT => '0'
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_18119,
      CE => VCC,
      CLK => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_18098,
      SET => GND,
      RST => GND,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0)
    );
  vga_sprite_rom_addr21_addsub0001_13_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X19Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr21_addsub0001(13),
      O => vga_sprite_rom_addr21_addsub0001_13_rt_18151
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 : X_FF
    generic map(
      LOC => "SLICE_X19Y34",
      INIT => '0'
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_18156,
      CE => VCC,
      CLK => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18143,
      SET => GND,
      RST => GND,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y34",
      INIT => '0'
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_18174,
      CE => VCC,
      CLK => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18143,
      SET => GND,
      RST => GND,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1)
    );
  b_Maccum_cmonav_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y26"
    )
    port map (
      ADR0 => b_cmonav(1),
      ADR1 => b_dcvmona(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(1)
    );
  b_cmonav_1 : X_FF
    generic map(
      LOC => "SLICE_X29Y26",
      INIT => '0'
    )
    port map (
      I => b_cmonav_0_DYMUX_18206,
      CE => b_cmonav_0_CEINV_18189,
      CLK => b_cmonav_0_CLKINV_18190,
      SET => GND,
      RST => b_cmonav_0_SRINV_18191,
      O => b_cmonav(1)
    );
  b_Maccum_cmonav_lut_0_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X29Y26"
    )
    port map (
      ADR0 => b_cmonav(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(0),
      O => b_Maccum_cmonav_lut(0)
    );
  b_cmonav_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y26",
      INIT => '0'
    )
    port map (
      I => b_cmonav_0_DXMUX_18228,
      CE => b_cmonav_0_CEINV_18189,
      CLK => b_cmonav_0_CLKINV_18190,
      SET => GND,
      RST => b_cmonav_0_SRINV_18191,
      O => b_cmonav(0)
    );
  b_Maccum_cmonav_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y27"
    )
    port map (
      ADR0 => b_cmonav(3),
      ADR1 => b_dcvmona(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(3)
    );
  b_cmonav_3 : X_FF
    generic map(
      LOC => "SLICE_X29Y27",
      INIT => '0'
    )
    port map (
      I => b_cmonav_2_DYMUX_18269,
      CE => b_cmonav_2_CEINV_18247,
      CLK => b_cmonav_2_CLKINV_18248,
      SET => GND,
      RST => b_cmonav_2_SRINV_18249,
      O => b_cmonav(3)
    );
  b_Maccum_cmonav_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X29Y27"
    )
    port map (
      ADR0 => b_cmonav(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(2),
      O => b_Maccum_cmonav_lut(2)
    );
  b_cmonav_2 : X_FF
    generic map(
      LOC => "SLICE_X29Y27",
      INIT => '0'
    )
    port map (
      I => b_cmonav_2_DXMUX_18289,
      CE => b_cmonav_2_CEINV_18247,
      CLK => b_cmonav_2_CLKINV_18248,
      SET => GND,
      RST => b_cmonav_2_SRINV_18249,
      O => b_cmonav(2)
    );
  b_Maccum_cmonav_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(5),
      ADR2 => VCC,
      ADR3 => b_dcvmona(5),
      O => b_Maccum_cmonav_lut(5)
    );
  b_cmonav_5 : X_FF
    generic map(
      LOC => "SLICE_X29Y28",
      INIT => '0'
    )
    port map (
      I => b_cmonav_4_DYMUX_18330,
      CE => b_cmonav_4_CEINV_18308,
      CLK => b_cmonav_4_CLKINV_18309,
      SET => GND,
      RST => b_cmonav_4_SRINV_18310,
      O => b_cmonav(5)
    );
  b_Maccum_cmonav_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_dcvmona(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(4)
    );
  b_cmonav_4 : X_FF
    generic map(
      LOC => "SLICE_X29Y28",
      INIT => '1'
    )
    port map (
      I => b_cmonav_4_DXMUX_18350,
      CE => b_cmonav_4_CEINV_18308,
      CLK => b_cmonav_4_CLKINV_18309,
      SET => b_cmonav_4_SRINV_18310,
      RST => GND,
      O => b_cmonav(4)
    );
  b_Maccum_cmonav_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => b_cmonav(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(7),
      O => b_Maccum_cmonav_lut(7)
    );
  b_cmonav_7 : X_FF
    generic map(
      LOC => "SLICE_X29Y29",
      INIT => '0'
    )
    port map (
      I => b_cmonav_6_DYMUX_18390,
      CE => b_cmonav_6_CEINV_18368,
      CLK => b_cmonav_6_CLKINV_18369,
      SET => GND,
      RST => b_cmonav_6_SRINV_18370,
      O => b_cmonav(7)
    );
  b_Maccum_cmonav_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => b_cmonav(6),
      ADR1 => b_dcvmona(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(6)
    );
  b_cmonav_6 : X_FF
    generic map(
      LOC => "SLICE_X29Y29",
      INIT => '1'
    )
    port map (
      I => b_cmonav_6_DXMUX_18410,
      CE => b_cmonav_6_CEINV_18368,
      CLK => b_cmonav_6_CLKINV_18369,
      SET => b_cmonav_6_SRINV_18370,
      RST => GND,
      O => b_cmonav(6)
    );
  b_Maccum_cmonav_lut_9_1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X29Y30"
    )
    port map (
      ADR0 => b_dcvmona(9),
      ADR1 => VCC,
      ADR2 => b_cmonav(9),
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut_9_1_18436
    );
  b_cmonav_9 : X_FF
    generic map(
      LOC => "SLICE_X29Y30",
      INIT => '0'
    )
    port map (
      I => b_cmonav_8_DYMUX_18441,
      CE => b_cmonav_8_CEINV_18427,
      CLK => b_cmonav_8_CLKINV_18428,
      SET => GND,
      RST => b_cmonav_8_SRINV_18429,
      O => b_cmonav(9)
    );
  b_Maccum_cmonav_lut_8_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X29Y30"
    )
    port map (
      ADR0 => b_cmonav(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(8),
      O => b_Maccum_cmonav_lut(8)
    );
  b_cmonav_8 : X_FF
    generic map(
      LOC => "SLICE_X29Y30",
      INIT => '0'
    )
    port map (
      I => b_cmonav_8_DXMUX_18462,
      CE => b_cmonav_8_CEINV_18427,
      CLK => b_cmonav_8_CLKINV_18428,
      SET => GND,
      RST => b_cmonav_8_SRINV_18429,
      O => b_cmonav(8)
    );
  b_Madd_add0001_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X39Y50"
    )
    port map (
      ADR0 => b_rreyv(1),
      ADR1 => VCC,
      ADR2 => b_drvrey(1),
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(1)
    );
  b_Madd_add0001_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y50"
    )
    port map (
      ADR0 => b_drvrey(0),
      ADR1 => b_rreyv(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(0)
    );
  b_Madd_add0001_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y51"
    )
    port map (
      ADR0 => b_rreyv(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(3),
      O => b_Madd_add0001_add0000_lut(3)
    );
  b_Madd_add0001_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y51"
    )
    port map (
      ADR0 => b_rreyv(2),
      ADR1 => b_drvrey(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(2)
    );
  b_Madd_add0001_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X39Y52"
    )
    port map (
      ADR0 => b_rreyv(5),
      ADR1 => VCC,
      ADR2 => b_drvrey(5),
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X39Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(0),
      ADR2 => U2_HCS(0),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X39Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(3),
      ADR2 => VCC,
      ADR3 => U2_HCS(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X39Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(2),
      ADR2 => VCC,
      ADR3 => U2_HCS(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(2)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X39Y27"
    )
    port map (
      ADR0 => b_cskyev(5),
      ADR1 => vga_sprite_skyespriteon_addsub0000_5_0,
      ADR2 => U2_HCS(5),
      ADR3 => b_cskyev(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X39Y27"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0000_4_0,
      ADR1 => b_cskyev(4),
      ADR2 => U2_HCS(4),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X39Y28"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      ADR1 => U2_HCS(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(7)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X39Y28"
    )
    port map (
      ADR0 => b_cskyev(6),
      ADR1 => b_cskyev(5),
      ADR2 => U2_HCS(6),
      ADR3 => b_cskyev(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X39Y29"
    )
    port map (
      ADR0 => U2_HCS(9),
      ADR1 => b_cskyev(9),
      ADR2 => b_cskyev(8),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X39Y29"
    )
    port map (
      ADR0 => b_cskyev(8),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR3 => U2_HCS(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(8)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y54"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => vga_sprite_skyespriteon_addsub0002_1_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X35Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => vga_sprite_skyespriteon_addsub0002_0_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X35Y55"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y55"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(2)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y56"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => vga_sprite_skyespriteon_addsub0003_5_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X35Y56"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X35Y57"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q,
      ADR2 => vga_sprite_skyespriteon_addsub0002_6_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(7)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X35Y57"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0002_6_Q,
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X35Y58"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X35Y58"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(8)
    );
  b_Madd_drvskye_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X41Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvskye(1),
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(1)
    );
  b_drvskye_1 : X_FF
    generic map(
      LOC => "SLICE_X41Y56",
      INIT => '0'
    )
    port map (
      I => b_drvskye_0_DYMUX_19923,
      CE => b_drvskye_0_CEINV_19905,
      CLK => b_drvskye_0_CLKINV_19906,
      SET => GND,
      RST => b_drvskye_0_SRINV_19907,
      O => b_drvskye(1)
    );
  b_drvskye_0 : X_FF
    generic map(
      LOC => "SLICE_X41Y56",
      INIT => '1'
    )
    port map (
      I => b_drvskye_0_DXMUX_19946,
      CE => b_drvskye_0_CEINV_19905,
      CLK => b_drvskye_0_CLKINV_19906,
      SET => b_drvskye_0_SRINV_19907,
      RST => GND,
      O => b_drvskye(0)
    );
  b_Madd_drvskye_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X41Y57"
    )
    port map (
      ADR0 => b_drvskye(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(3)
    );
  b_drvskye_3 : X_FF
    generic map(
      LOC => "SLICE_X41Y57",
      INIT => '0'
    )
    port map (
      I => b_drvskye_2_DYMUX_19985,
      CE => b_drvskye_2_CEINV_19962,
      CLK => b_drvskye_2_CLKINV_19963,
      SET => GND,
      RST => b_drvskye_2_SRINV_19964,
      O => b_drvskye(3)
    );
  b_Madd_drvskye_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X41Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(2),
      O => b_Madd_drvskye_not0000(2)
    );
  b_drvskye_2 : X_FF
    generic map(
      LOC => "SLICE_X41Y57",
      INIT => '0'
    )
    port map (
      I => b_drvskye_2_DXMUX_20005,
      CE => b_drvskye_2_CEINV_19962,
      CLK => b_drvskye_2_CLKINV_19963,
      SET => GND,
      RST => b_drvskye_2_SRINV_19964,
      O => b_drvskye(2)
    );
  b_Madd_drvskye_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X41Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvskye(5),
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(5)
    );
  b_drvskye_5 : X_FF
    generic map(
      LOC => "SLICE_X41Y58",
      INIT => '0'
    )
    port map (
      I => b_drvskye_4_DYMUX_20045,
      CE => b_drvskye_4_CEINV_20022,
      CLK => b_drvskye_4_CLKINV_20023,
      SET => GND,
      RST => b_drvskye_4_SRINV_20024,
      O => b_drvskye(5)
    );
  b_Madd_drvskye_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X41Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvskye(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(4)
    );
  b_drvskye_4 : X_FF
    generic map(
      LOC => "SLICE_X41Y58",
      INIT => '0'
    )
    port map (
      I => b_drvskye_4_DXMUX_20065,
      CE => b_drvskye_4_CEINV_20022,
      CLK => b_drvskye_4_CLKINV_20023,
      SET => GND,
      RST => b_drvskye_4_SRINV_20024,
      O => b_drvskye(4)
    );
  b_Madd_drvskye_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X41Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvskye(7),
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(7)
    );
  b_drvskye_7 : X_FF
    generic map(
      LOC => "SLICE_X41Y59",
      INIT => '0'
    )
    port map (
      I => b_drvskye_6_DYMUX_20105,
      CE => b_drvskye_6_CEINV_20082,
      CLK => b_drvskye_6_CLKINV_20083,
      SET => GND,
      RST => b_drvskye_6_SRINV_20084,
      O => b_drvskye(7)
    );
  b_Madd_drvskye_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X41Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(6),
      O => b_Madd_drvskye_not0000(6)
    );
  b_drvskye_6 : X_FF
    generic map(
      LOC => "SLICE_X41Y59",
      INIT => '0'
    )
    port map (
      I => b_drvskye_6_DXMUX_20125,
      CE => b_drvskye_6_CEINV_20082,
      CLK => b_drvskye_6_CLKINV_20083,
      SET => GND,
      RST => b_drvskye_6_SRINV_20084,
      O => b_drvskye(6)
    );
  b_Madd_drvskye_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X41Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvskye(9),
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(9)
    );
  b_drvskye_9 : X_FF
    generic map(
      LOC => "SLICE_X41Y60",
      INIT => '0'
    )
    port map (
      I => b_drvskye_8_DYMUX_20156,
      CE => b_drvskye_8_CEINV_20141,
      CLK => b_drvskye_8_CLKINV_20142,
      SET => GND,
      RST => b_drvskye_8_SRINV_20143,
      O => b_drvskye(9)
    );
  b_Madd_drvskye_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X41Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvskye(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(8)
    );
  b_drvskye_8 : X_FF
    generic map(
      LOC => "SLICE_X41Y60",
      INIT => '0'
    )
    port map (
      I => b_drvskye_8_DXMUX_20178,
      CE => b_drvskye_8_CEINV_20141,
      CLK => b_drvskye_8_CLKINV_20142,
      SET => GND,
      RST => b_drvskye_8_SRINV_20143,
      O => b_drvskye(8)
    );
  b_Madd_drvmona_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X35Y49"
    )
    port map (
      ADR0 => b_drvmona(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(1)
    );
  b_drvmona_1 : X_FF
    generic map(
      LOC => "SLICE_X35Y49",
      INIT => '1'
    )
    port map (
      I => b_drvmona_0_DYMUX_20213,
      CE => b_drvmona_0_CEINV_20195,
      CLK => b_drvmona_0_CLKINV_20196,
      SET => b_drvmona_0_SRINV_20197,
      RST => GND,
      O => b_drvmona(1)
    );
  b_drvmona_0 : X_FF
    generic map(
      LOC => "SLICE_X35Y49",
      INIT => '1'
    )
    port map (
      I => b_drvmona_0_DXMUX_20235,
      CE => b_drvmona_0_CEINV_20195,
      CLK => b_drvmona_0_CLKINV_20196,
      SET => b_drvmona_0_SRINV_20197,
      RST => GND,
      O => b_drvmona(0)
    );
  b_Madd_drvmona_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X35Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(3),
      O => b_Madd_drvmona_not0000(3)
    );
  b_drvmona_3 : X_FF
    generic map(
      LOC => "SLICE_X35Y50",
      INIT => '1'
    )
    port map (
      I => b_drvmona_2_DYMUX_20274,
      CE => b_drvmona_2_CEINV_20251,
      CLK => b_drvmona_2_CLKINV_20252,
      SET => b_drvmona_2_SRINV_20253,
      RST => GND,
      O => b_drvmona(3)
    );
  b_Madd_drvmona_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X35Y50"
    )
    port map (
      ADR0 => b_drvmona(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(2)
    );
  b_drvmona_2 : X_FF
    generic map(
      LOC => "SLICE_X35Y50",
      INIT => '1'
    )
    port map (
      I => b_drvmona_2_DXMUX_20293,
      CE => b_drvmona_2_CEINV_20251,
      CLK => b_drvmona_2_CLKINV_20252,
      SET => b_drvmona_2_SRINV_20253,
      RST => GND,
      O => b_drvmona(2)
    );
  b_Madd_drvmona_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X35Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(5),
      O => b_Madd_drvmona_not0000(5)
    );
  b_drvmona_5 : X_FF
    generic map(
      LOC => "SLICE_X35Y51",
      INIT => '1'
    )
    port map (
      I => b_drvmona_4_DYMUX_20332,
      CE => b_drvmona_4_CEINV_20309,
      CLK => b_drvmona_4_CLKINV_20310,
      SET => b_drvmona_4_SRINV_20311,
      RST => GND,
      O => b_drvmona(5)
    );
  b_Madd_drvmona_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X35Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvmona(4),
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(4)
    );
  b_drvmona_4 : X_FF
    generic map(
      LOC => "SLICE_X35Y51",
      INIT => '1'
    )
    port map (
      I => b_drvmona_4_DXMUX_20351,
      CE => b_drvmona_4_CEINV_20309,
      CLK => b_drvmona_4_CLKINV_20310,
      SET => b_drvmona_4_SRINV_20311,
      RST => GND,
      O => b_drvmona(4)
    );
  b_Madd_drvmona_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X35Y52"
    )
    port map (
      ADR0 => b_drvmona(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(7)
    );
  b_drvmona_7 : X_FF
    generic map(
      LOC => "SLICE_X35Y52",
      INIT => '1'
    )
    port map (
      I => b_drvmona_6_DYMUX_20390,
      CE => b_drvmona_6_CEINV_20367,
      CLK => b_drvmona_6_CLKINV_20368,
      SET => b_drvmona_6_SRINV_20369,
      RST => GND,
      O => b_drvmona(7)
    );
  b_Madd_drvmona_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X35Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvmona(6),
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(6)
    );
  b_drvmona_6 : X_FF
    generic map(
      LOC => "SLICE_X35Y52",
      INIT => '1'
    )
    port map (
      I => b_drvmona_6_DXMUX_20409,
      CE => b_drvmona_6_CEINV_20367,
      CLK => b_drvmona_6_CLKINV_20368,
      SET => b_drvmona_6_SRINV_20369,
      RST => GND,
      O => b_drvmona(6)
    );
  b_Madd_drvmona_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X35Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(9),
      O => b_Madd_drvmona_not0000(9)
    );
  b_drvmona_9 : X_FF
    generic map(
      LOC => "SLICE_X35Y53",
      INIT => '1'
    )
    port map (
      I => b_drvmona_8_DYMUX_20439,
      CE => b_drvmona_8_CEINV_20424,
      CLK => b_drvmona_8_CLKINV_20425,
      SET => b_drvmona_8_SRINV_20426,
      RST => GND,
      O => b_drvmona(9)
    );
  b_Madd_drvmona_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X35Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvmona(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(8)
    );
  b_drvmona_8 : X_FF
    generic map(
      LOC => "SLICE_X35Y53",
      INIT => '1'
    )
    port map (
      I => b_drvmona_8_DXMUX_20460,
      CE => b_drvmona_8_CEINV_20424,
      CLK => b_drvmona_8_CLKINV_20425,
      SET => b_drvmona_8_SRINV_20426,
      RST => GND,
      O => b_drvmona(8)
    );
  vga_sprite_Msub_ypixMona_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y42"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(1),
      ADR1 => b_rmonav(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(1)
    );
  vga_sprite_Msub_ypixMona_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y42"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(0),
      O => vga_sprite_Msub_ypixMona_lut(0)
    );
  vga_sprite_Msub_ypixMona_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X23Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(3),
      ADR2 => VCC,
      ADR3 => b_rmonav(3),
      O => vga_sprite_Msub_ypixMona_lut(3)
    );
  vga_sprite_Msub_ypixMona_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y43"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(2),
      ADR1 => b_rmonav(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(2)
    );
  vga_sprite_Msub_ypixMona_lut_5_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y44"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(5),
      O => vga_sprite_Msub_ypixMona_lut(5)
    );
  vga_sprite_Msub_ypixMona_lut_4_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y44"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(4),
      O => vga_sprite_Msub_ypixMona_lut(4)
    );
  vga_sprite_Msub_ypixMona_lut_7_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X23Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(7),
      ADR2 => VCC,
      ADR3 => b_rmonav(7),
      O => vga_sprite_Msub_ypixMona_lut(7)
    );
  vga_sprite_Msub_ypixMona_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y45"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(6),
      ADR1 => b_rmonav(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(6)
    );
  vga_sprite_Msub_ypixMona_lut_9_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X23Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(9),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona_sub0000(9),
      O => vga_sprite_Msub_ypixMona_lut(9)
    );
  vga_sprite_Msub_ypixMona_lut_8_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y46"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(8),
      O => vga_sprite_Msub_ypixMona_lut(8)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X45Y31"
    )
    port map (
      ADR0 => b_creyv(1),
      ADR1 => U2_HCS(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X45Y31"
    )
    port map (
      ADR0 => b_creyv(0),
      ADR1 => VCC,
      ADR2 => U2_HCS(0),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X45Y32"
    )
    port map (
      ADR0 => b_creyv(3),
      ADR1 => U2_HCS(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X45Y32"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => VCC,
      ADR2 => U2_HCS(2),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X45Y33"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0000_5_0,
      ADR1 => b_creyv(5),
      ADR2 => U2_HCS(5),
      ADR3 => b_creyv(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y33"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0000_4_0,
      ADR1 => b_creyv(4),
      ADR2 => VCC,
      ADR3 => U2_HCS(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(4)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X45Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      ADR2 => U2_HCS(7),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X45Y34"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => U2_HCS(6),
      ADR2 => b_creyv(6),
      ADR3 => b_creyv(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(6)
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(5),
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G
    );
  vga_sprite_skyespriteon_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y59"
    )
    port map (
      ADR0 => b_rskyev(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0002_6_F
    );
  vga_sprite_skyespriteon_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(7),
      O => vga_sprite_skyespriteon_addsub0002_6_G
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(8),
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F
    );
  b_dcvskye_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X43Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(0),
      O => b_dcvskye_0_F
    );
  b_dcvmona_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y28"
    )
    port map (
      ADR0 => b_dcvmona(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_dcvmona_0_F
    );
  blue_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD167",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_0_OBUF_11716,
      O => blue_0_O
    );
  blue_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD169",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_1_OBUF_11776,
      O => blue_1_O
    );
  hsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD168",
      PATHPULSE => 555 ps
    )
    port map (
      I => hsync_OBUF_11114,
      O => hsync_O
    );
  vsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD173",
      PATHPULSE => 555 ps
    )
    port map (
      I => vsync_OBUF_11536,
      O => vsync_O
    );
  red_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD148",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_0_OBUF_10036,
      O => red_0_O
    );
  red_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD153",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_1_OBUF_10060,
      O => red_1_O
    );
  red_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD154",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_2_OBUF_10084,
      O => red_2_O
    );
  green_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD156",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_0_OBUF_10716,
      O => green_0_O
    );
  green_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD157",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_1_OBUF_10740,
      O => green_1_O
    );
  green_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD163",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_2_OBUF_10788,
      O => green_2_O
    );
  U2_vidon_and000026_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X23Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000026_G
    );
  U2_vidon_and000018_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X23Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000018_F
    );
  U2_vidon_and000065_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X24Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000065_G
    );
  vga_sprite_reyspriteon_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X35Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_F
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(5),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G
    );
  vga_sprite_reyspriteon_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(6),
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0002_6_F
    );
  vga_sprite_reyspriteon_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(7),
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0002_6_G
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(8),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F
    );
  vga_sprite_rom_addr21_addsub0001_11_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X17Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr21_addsub0000(12),
      O => vga_sprite_rom_addr21_addsub0001_11_G
    );
  b_drvrey_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X41Y50"
    )
    port map (
      ADR0 => b_drvrey(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_drvrey_0_F
    );
  b_dcvrey_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X52Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_dcvrey_0_F
    );
  U2_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X27Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(1),
      ADR3 => VCC,
      O => U2_Result_0_G
    );
  U2_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_2_F
    );
  U2_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X27Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(3),
      O => U2_Result_2_G
    );
  U2_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_F
    );
  U2_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X27Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(5),
      ADR3 => VCC,
      O => U2_Result_4_G
    );
  U2_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_6_F
    );
  U2_Result_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(7),
      O => U2_Result_6_G
    );
  U2_Result_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_8_F
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0001(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr2_addsub0001(11),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0001(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(5),
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G
    );
  vga_sprite_monaspriteon_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(6),
      O => vga_sprite_monaspriteon_addsub0002_6_F
    );
  vga_sprite_monaspriteon_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(7),
      O => vga_sprite_monaspriteon_addsub0002_6_G
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(8),
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F
    );
  vga_sprite_ypixMona_sub0000_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(0),
      O => vga_sprite_ypixMona_sub0000_0_F
    );
  vga_sprite_ypixMona_sub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(1),
      ADR3 => VCC,
      O => vga_sprite_ypixMona_sub0000_0_G
    );
  vga_sprite_ypixMona_sub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y42"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_ypixMona_sub0000_2_F
    );
  vga_sprite_ypixMona_sub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(3),
      O => vga_sprite_ypixMona_sub0000_2_G
    );
  vga_sprite_ypixMona_sub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(4),
      O => vga_sprite_ypixMona_sub0000_4_F
    );
  vga_sprite_rom_addr2_addsub0001_11_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X41Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0000(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr2_addsub0001_11_G
    );
  U2_Result_0_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(1),
      O => U2_Result_0_1_G
    );
  U2_Result_2_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_HCS(2),
      ADR3 => VCC,
      O => U2_Result_2_1_F
    );
  U2_Result_2_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y30"
    )
    port map (
      ADR0 => U2_HCS(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_2_1_G
    );
  U2_Result_4_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_1_F
    );
  U2_Result_4_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_1_G
    );
  U2_Result_6_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(6),
      O => U2_Result_6_1_F
    );
  U2_Result_6_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y32"
    )
    port map (
      ADR0 => U2_HCS(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_6_1_G
    );
  U2_Result_8_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_8_1_F
    );
  vga_sprite_rom_addr20_addsub0001_11_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X20Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr20_addsub0000(12),
      O => vga_sprite_rom_addr20_addsub0001_11_G
    );
  U1_q_01_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y68"
    )
    port map (
      ADR0 => U1_q(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_01_G
    );
  U1_q_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_2_F
    );
  U1_q_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(3),
      ADR3 => VCC,
      O => U1_q_2_G
    );
  U1_q_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y70"
    )
    port map (
      ADR0 => U1_q(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_4_F
    );
  U1_q_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(5),
      O => U1_q_4_G
    );
  U1_q_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_6_F
    );
  U1_q_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(7),
      ADR3 => VCC,
      O => U1_q_6_G
    );
  U1_q_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y72"
    )
    port map (
      ADR0 => U1_q(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_8_F
    );
  U1_q_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(9),
      O => U1_q_8_G
    );
  U1_q_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_10_F
    );
  U1_q_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(11),
      ADR3 => VCC,
      O => U1_q_10_G
    );
  U1_q_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_12_F
    );
  U1_q_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(13),
      ADR3 => VCC,
      O => U1_q_12_G
    );
  U1_q_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(14),
      O => U1_q_14_F
    );
  U1_q_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y75"
    )
    port map (
      ADR0 => U1_q(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_14_G
    );
  U1_q_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y76"
    )
    port map (
      ADR0 => U1_q(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_16_F
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X19Y50"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0001(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X19Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0001(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X19Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr20_addsub0001(12),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X19Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_rom_addr21_addsub0001(10),
      ADR3 => VCC,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X19Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_rom_addr21_addsub0001(11),
      ADR3 => VCC,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X19Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr21_addsub0001(12),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F
    );
  b_drvskye_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X41Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvskye(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_drvskye_0_F
    );
  b_drvmona_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(0),
      O => b_drvmona_0_F
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q
    );
  NlwBlock_group_photos_top2_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_group_photos_top2_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

