{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/aggregat.html", "content": "<meta http-equiv=\"Content-Type\" content=\"text/html; charset=US-ASCII\">\n<base href=\"http://www.vdlande.com/VHDL/aggregat.html\"><div style=\"margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff\"><div style=\"margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left\">This is Google&#39;s cache of <a href=\"http://www.vdlande.com/VHDL/aggregat.html\" style=\"text-decoration:underline;color:#00c\">http://www.vdlande.com/VHDL/aggregat.html</a>. It is a snapshot of the page as it appeared on Oct 24, 2009 06:11:23 GMT. The <a href=\"http://www.vdlande.com/VHDL/aggregat.html\" style=\"text-decoration:underline;color:#00c\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration:underline;color:#00c\">Learn more</a><br><br><div style=\"float:right\"><a href=\"http://74.125.155.132/search?q=cache:kjQ0TfVkPuAJ:www.vdlande.com/VHDL/aggregat.html+site:www.vdlande.com+vhdl+aggregat&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1\" style=\"text-decoration:underline;color:#00c\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background:#ffff66;color:black;font-weight:bold\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight:bold\">aggregat</span>&nbsp;&nbsp;</div></div></div><div style=\"position:relative\">\n<HTML>\r\n<HEAD>\r\n<TITLE>VHDL Reference Guide - Aggregates</TITLE>\r\n</HEAD>\r\n<BODY BGCOLOR=\"mintcream\">\r\n<DIV ALIGN=CENTER>\r\n<TABLE BORDER=0 CELLPADDING=5>\r\n<CAPTION><B>Aggregates</B></CAPTION>\r\n<TR><TD COLSPAN=3><HR></TR>\r\n<TR>\r\n<TD BGCOLOR=\"lightcyan\">Expression</TD>\r\n<TD>---- used in ----></TD>\r\n<TD BGCOLOR=\"lightgreen\">Entity<br>Architecture<br>Package<br>Package Body</TD>\r\n</TR>\r\n</TABLE>\r\n\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>\r\n<TR>\r\n<TD>(value_1, value_2, ...)</TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>\r\n<TR>\r\n<TD>(element_1 => value_1, element_2 => value_2, ...)</TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n<DIV ALIGN=CENTER>\r\nSee LRM sections 7.3.2\r\n\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=<left>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>\r\n<TR>\r\n<TD>\r\nAggregates are a grouping of values to form an array or record expression.\r\nThe first form is called <b>positional association</b>, where the values are associated\r\nwith elements from left to right:\r\n<pre>\r\nsignal Z_BUS : bit_vector (3 downto 0);\r\nsignal A_BIT, B_BIT, C_BIT, D_BIT : bit;\r\n...\r\nZ_BUS <= (A_BIT, B_BIT, C_BIT, D_BIT);\r\n</pre>\r\n</TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>\r\n<TR>\r\n<TD>\r\nEquivalent Assignments\r\n<pre>\r\nZ_BUS(3) <= A_BIT;\r\nZ_BUS(2) <= B_BIT;\r\nZ_BUS(1) <= C_BIT;\r\nZ_BUS(0) <= D_BIT;\r\n</pre>\r\n</TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n<DIV ALIGN=right>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=30%>\r\n<TR>\r\n<TD>Aggregates may be used as the targets of assignments</TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n<p><DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>\r\n<TR>\r\n<TD>The second form is <b>named association</b>, where elements are explicitly\r\nreferenced and order is not important:\r\n<pre>\r\nsignal Z_BUS : bit_vector (3 downto 0);\r\nsignal A_BIT, B_BIT, C_BIT, D_BIT : bit;\r\n...\r\nZ_BUS <= ( 2=> B_BIT, 1 => C_BIT, 0 => D_BIT, 3 => A_BIT);\r\n</pre>\r\n</TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<P><TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>\r\n<TR>\r\n<TD>\r\nWith positional association, elements may be grouped together using the | symbol or a range. \r\nThe keyword <b>others</b> may be used to refer to all elements not already mentioned:\r\n<pre>\r\nsignal B_BIT : bit;\r\nsignal BYTE : bit_vector (7 downto 0);\r\n...\r\nBYTE<= (7 => '1', 5 downto 1 => '1', 6 => B_BIT, others => '0');\r\n</pre>\r\n</TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n<p>\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>\r\n<TR>\r\n<TD>Assignment to a whole record must be done using an aggregate. Positional or named association may be used\r\n<pre>\r\ntype T_PACKET is record\r\n\tBYTE_ID : std_ulogic;\r\n\tPARITY  : std_ulogic;\r\n\tADDRESS : integer range 0 to 3;\r\n\tDATA    : std_ulogic_vector (3 downto 0);\r\nend record\r\nsignal TX_DATA : T_PACKET;\r\n...\r\nTX_DATA <= ('1', '0', 2, \"0101\");\r\n</pre></TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n<p>\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=85%>\r\n<TR>\r\n<TD>An aggregate containing just <b>others</b> can assign a value to all elements of an array, regardless of size:\r\n<pre>\r\ntype NIBBLE is array (3 downto 0) of std_ulogic;\r\ntype MEM is array (0 to 7) of NIBBLE;\r\nvariable MEM8X4: MEM := (others => \"0000\");\r\nvariable D_BUS : std_ulogic_vector(63 downto 0) := (others => 'Z');\r\n</pre>\r\n</TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\nLogic synthesis tools may not support named association fully. \r\nAlso, record assignments using aggregates may not be supported.\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n\r\nAggregates have not changed in <b style=\"color:black;background-color:#ffff66\">VHDL</b>-93.\r\n\r\n</DIV>\r\n\r\n<HR WIDTH=\"80%\">\r\n</BODY>\r\n</HTML>\r\n", "encoding": "ascii"}