\hypertarget{struct_g_p_i_o___type_def}{}\section{G\+P\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{struct_g_p_i_o___type_def}\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32f030x6.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{M\+O\+D\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{O\+T\+Y\+P\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{O\+S\+P\+E\+E\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{P\+U\+P\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{I\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{O\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{B\+S\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{L\+C\+KR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a7100354be30ab2f2248e2c3e94ace993}{A\+FR} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a092e59d908b2ca112e31047e942340cb}{B\+RR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
General Purpose I/O. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_g_p_i_o___type_def_a7100354be30ab2f2248e2c3e94ace993}\label{struct_g_p_i_o___type_def_a7100354be30ab2f2248e2c3e94ace993}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!A\+FR@{A\+FR}}
\index{A\+FR@{A\+FR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+FR}{AFR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+FR}

G\+P\+IO alternate function low register, Address offset\+: 0x20-\/0x24 \mbox{\Hypertarget{struct_g_p_i_o___type_def_a092e59d908b2ca112e31047e942340cb}\label{struct_g_p_i_o___type_def_a092e59d908b2ca112e31047e942340cb}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!B\+RR@{B\+RR}}
\index{B\+RR@{B\+RR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+RR}{BRR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+RR}

G\+P\+IO bit reset register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}\label{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!B\+S\+RR@{B\+S\+RR}}
\index{B\+S\+RR@{B\+S\+RR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+S\+RR}{BSRR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+S\+RR}

G\+P\+IO port bit set/reset register, Address offset\+: 0x1A \mbox{\Hypertarget{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}\label{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!I\+DR@{I\+DR}}
\index{I\+DR@{I\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+DR}{IDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+DR}

G\+P\+IO port input data register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}\label{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!L\+C\+KR@{L\+C\+KR}}
\index{L\+C\+KR@{L\+C\+KR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{L\+C\+KR}{LCKR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+C\+KR}

G\+P\+IO port configuration lock register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}\label{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!M\+O\+D\+ER@{M\+O\+D\+ER}}
\index{M\+O\+D\+ER@{M\+O\+D\+ER}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M\+O\+D\+ER}{MODER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t M\+O\+D\+ER}

G\+P\+IO port mode register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}\label{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+DR@{O\+DR}}
\index{O\+DR@{O\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+DR}{ODR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t O\+DR}

G\+P\+IO port output data register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}\label{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+S\+P\+E\+E\+DR@{O\+S\+P\+E\+E\+DR}}
\index{O\+S\+P\+E\+E\+DR@{O\+S\+P\+E\+E\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+S\+P\+E\+E\+DR}{OSPEEDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t O\+S\+P\+E\+E\+DR}

G\+P\+IO port output speed register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}\label{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+T\+Y\+P\+ER@{O\+T\+Y\+P\+ER}}
\index{O\+T\+Y\+P\+ER@{O\+T\+Y\+P\+ER}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+T\+Y\+P\+ER}{OTYPER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t O\+T\+Y\+P\+ER}

G\+P\+IO port output type register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}\label{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!P\+U\+P\+DR@{P\+U\+P\+DR}}
\index{P\+U\+P\+DR@{P\+U\+P\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+U\+P\+DR}{PUPDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t P\+U\+P\+DR}

G\+P\+IO port pull-\/up/pull-\/down register, Address offset\+: 0x0C 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x6_8h}{stm32f030x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x8_8h}{stm32f030x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030xc_8h}{stm32f030xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f031x6_8h}{stm32f031x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f038xx_8h}{stm32f038xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f042x6_8h}{stm32f042x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f048xx_8h}{stm32f048xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f051x8_8h}{stm32f051x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f058xx_8h}{stm32f058xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070x6_8h}{stm32f070x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070xb_8h}{stm32f070xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f071xb_8h}{stm32f071xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f078xx_8h}{stm32f078xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f091xc_8h}{stm32f091xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f098xx_8h}{stm32f098xx.\+h}\end{DoxyCompactItemize}
