#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('./simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('./simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('./simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('./simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('./simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('./simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('./simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('./simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('./simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('./simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('./simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('./simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('./simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('./simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('./simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('./simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('./simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('./simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('./simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('./simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('./simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('./simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('./simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('./simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('./simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: msvEnableDumpingMode('./simv: undefined symbol: msvEnableDumpingMode')
ANF: msvGetVersion('./simv: undefined symbol: msvGetVersion')
ANF: msvGetInstProp('./simv: undefined symbol: msvGetInstProp')
ANF: msvIsSpiceEngineReady('./simv: undefined symbol: msvIsSpiceEngineReady')
ANF: msvSetAddProbeCallback('./simv: undefined symbol: msvSetAddProbeCallback')
ANF: msvGetInstHandle('./simv: undefined symbol: msvGetInstHandle')
ANF: msvGetProbeByInst('./simv: undefined symbol: msvGetProbeByInst')
ANF: msvGetSigHandle('./simv: undefined symbol: msvGetSigHandle')
ANF: msvGetProbeBySig('./simv: undefined symbol: msvGetProbeBySig')
ANF: msvGetProbeInfo('./simv: undefined symbol: msvGetProbeInfo')
ANF: msvRelease('./simv: undefined symbol: msvRelease')
ANF: msvSetVcCallbackFunc('./simv: undefined symbol: msvSetVcCallbackFunc')
ANF: msvCheckVcCallback('./simv: undefined symbol: msvCheckVcCallback')
ANF: msvAddVcCallback('./simv: undefined symbol: msvAddVcCallback')
ANF: msvRemoveVcCallback('./simv: undefined symbol: msvRemoveVcCallback')
ANF: msvGetLatestValue('./simv: undefined symbol: msvGetLatestValue')
ANF: msvSetEndofSimCallback('./simv: undefined symbol: msvSetEndofSimCallback')
ANF: msvIgnoredProbe('./simv: undefined symbol: msvIgnoredProbe')
ANF: msvGetThruNetInfo('./simv: undefined symbol: msvGetThruNetInfo')
ANF: msvFreeThruNetInfo('./simv: undefined symbol: msvFreeThruNetInfo')
ANF: PI_ace_get_output_time_unit('./simv: undefined symbol: PI_ace_get_output_time_unit')
ANF: PI_ace_sim_sync('./simv: undefined symbol: PI_ace_sim_sync')
ANF: msvGetRereadInitFile('./simv: undefined symbol: msvGetRereadInitFile')
ANF: msvSetBeforeRereadCallback('./simv: undefined symbol: msvSetBeforeRereadCallback')
ANF: msvSetAfterRereadCallback('./simv: undefined symbol: msvSetAfterRereadCallback')
ANF: msvSetForceCallback('./simv: undefined symbol: msvSetForceCallback')
ANF: msvSetReleaseCallback('./simv: undefined symbol: msvSetReleaseCallback')
ANF: msvGetForceStatus('./simv: undefined symbol: msvGetForceStatus')
ANF: vhdi_dt_get_type('./simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('./simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('./simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('./simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('./simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('./simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('./simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('./simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('./simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('./simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('./simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('./simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('./simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('./simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('./simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('./simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('./simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('./simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('./simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('./simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('./simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('./simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('./simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('./simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('./simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('./simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('./simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('./simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('./simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('./simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('./simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('./simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('./simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('./simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('./simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('./simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('./simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('./simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('./simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('./simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('./simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('./simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('./simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('./simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('./simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('./simv: undefined symbol: vhdi_node_ist_get_value_addr')
VCS compile option:
 option[0]: ./simv
 option[1]: -l
 option[2]: sim.log0
 option[3]: +fsdbfile+wave1.fsdb
 option[4]: -cm
 option[5]: line+cond+tgl+fsm
 option[6]: +ntb_random_seed_automatic
 option[7]: +UVM_TESTNAME=ics_base_test
 option[8]: +UVM_VERBOSITY=UVM_LOW
 option[9]: +UVM_TREE
 option[10]: /home/synopsys/vcs/O-2018.09-SP2/linux64/bin/vcs1
 option[11]: -Mcc=gcc
 option[12]: -Mcplusplus=g++
 option[13]: -Masflags=
 option[14]: -Mcfl= -pipe -DVCS -DUVM_DPI_DO_TYPE_CHECK -fPIC -O -I/home/synopsys/vcs/O-2018.09-SP2/include 
 option[15]: -Mxcflags= -pipe -DVCS -DUVM_DPI_DO_TYPE_CHECK -fPIC -I/home/synopsys/vcs/O-2018.09-SP2/include
 option[16]: -Mldflags= -rdynamic 
 option[17]: -Mout=simv
 option[18]: -Mamsrun=
 option[19]: -Mvcsaceobjs=
 option[20]: -Mobjects= /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/libvfs.so 
 option[21]: -Mexternalobj=
 option[22]: -Msaverestoreobj=/home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o
 option[23]: -Mcrt0=
 option[24]: -Mcrtn=
 option[25]: -Mcsrc=/home/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/dpi/uvm_dpi.cc /home/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/verdi/dpi/uvm_verdi_dpi.cpp 
 option[26]: -Msyslibs=/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[27]: -l
 option[28]: com.log
 option[29]: +define+UVM_VERDI_VIF_RECORD
 option[30]: +define+UVM_VCS_RECORD
 option[31]: +incdir+/home/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/vcs
 option[32]: /home/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/uvm_pkg.sv
 option[33]: /home/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/vcs/uvm_custom_install_vcs_recorder.sv
 option[34]: +incdir+/home/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/verdi
 option[35]: /home/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv
 option[36]: -timescale=1ns/1ps
 option[37]: -ntb_opts
 option[38]: uvm-1.2
 option[39]: +incdir+/home/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/
 option[40]: -debug_access+all
 option[41]: +vpi
 option[42]: +vcsd1
 option[43]: +itf+/home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcsdp_lite.tab
 option[44]: -cm
 option[45]: line+cond+tgl+fsm
 option[46]: -cm_dir
 option[47]: ./cov/cov_case1
 option[48]: -cm_hier
 option[49]: coverage_hierarchy.cfg
 option[50]: -full64
 option[51]: -j8
 option[52]: -kdb
 option[53]: -Xufe=2steps
 option[54]: -lca
 option[55]: +define+ICS_CASE1
 option[56]: -picarchive
 option[57]: -P
 option[58]: /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/verdi.tab
 option[59]: -fsdb
 option[60]: -sverilog
 option[61]: -gen_obj
 option[62]: -f
 option[63]: ../flist/tb1.f
 option[64]: -load
 option[65]: /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
 option[66]: timescale=1ns/1ps
Chronologic Simulation VCS Release O-2018.09-SP2_Full64
Linux 3.10.0-1160.53.1.el7.x86_64 #1 SMP Fri Jan 14 13:59:45 UTC 2022 x86_64
CPU cores: 16
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8250 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
VSCODE_GIT_ASKPASS_MAIN=/home/ICer/.vscode-server/bin/8b3775030ed1a69b13e4f4c628c612102e30a681/extensions/git/dist/askpass-main.js
SHELL=/bin/bash
_=/usr/local/bin/make
HISTCONTROL=ignoredups
SNPSLMD_LICENSE_FILE=27000@IC_EDA
DVE_HOME=/home/synopsys/vcs/O-2018.09-SP2
XDG_DATA_DIRS=/home/ICer/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
LESSOPEN=||/usr/bin/lesspipe.sh %s
QUESTASIM_HOME=/home/mentor/questasim
SSH_CONNECTION=192.168.6.1 2097 192.168.6.130 22
PATH=/home/ICer/.vscode-server/bin/8b3775030ed1a69b13e4f4c628c612102e30a681/bin/remote-cli:/usr/lib/qt-3.3/bin:/usr/local/bin:/usr/bin:/home/synopsys/pts/O-2018.06-SP1/bin:/home/synopsys/syn/O-2018.06-SP1/bin:/home/synopsys/lc/O-2018.06-SP1/bin:/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME//bin:/home/synopsys/vcs/O-2018.09-SP2/gui/dve/bin:/home/synopsys/vcs/O-2018.09-SP2/bin:/home/synopsys/verdi/Verdi_O-2018.09-SP2/bin:/home/synopsys/verdi/Verdi_O-2018.09-SP2/platform/LINUX/bin:/home/synopsys/scl/2018.06/linux64/bin::/home/mentor/questasim/linux_x86_64:/home/Riscv_Tools/bin:/home/Riscv_Tools/riscv-gnu-toolchain/qemu-6.0.0/build/riscv32-linux-user:/usr/local/sbin:/usr/sbin:/home/synopsys/pts/O-2018.06-SP1/bin:/home/synopsys/syn/O-2018.06-SP1/bin:/home/synopsys/lc/O-2018.06-SP1/bin:/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME//bin:/home/synopsys/vcs/O-2018.09-SP2/gui/dve/bin:/home/synopsys/vcs/O-2018.09-SP2/bin:/home/synopsys/verdi/Verdi_O-2018.09-SP2/bin:/home/synopsys/verdi/Verdi_O-2018.09-SP2/platform/LINUX/bin:/home/synopsys/scl/2018.06/linux64/bin::/home/mentor/questasim/linux_x86_64:/home/Riscv_Tools/bin:/home/Riscv_Tools/riscv-gnu-toolchain/qemu-6.0.0/build/riscv32-linux-user
PT_HOME=/home/synopsys/pts/O-2018.06-SP1
QT_GRAPHICSSYSTEM_CHECKED=1
XDG_RUNTIME_DIR=/run/user/1000
CASE=1
SELINUX_USE_CURRENT_RANGE=
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
KDEDIRS=/usr
VCS_HOME=/home/synopsys/vcs/O-2018.09-SP2
PWD=/home/ICer/ic_prjs/HW_ICS/veri/module_test/intlv_test/sim
VSCODE_IPC_HOOK_CLI=/run/user/1000/vscode-ipc-923ae06a-e06f-45c5-83ed-3c8ad39a4923.sock
VERDI_HOME=/home/synopsys/verdi/Verdi_O-2018.09-SP2
MGLS_LICENSE_FILE=/home/mentor/questasim/mentor.dat
HOME=/home/ICer
LD_LIBRARY_PATH=:/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/lib/LINUX64:/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/IUS/LINUX64/boot:/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/lib/LINUX64:/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/IUS/LINUX64/boot
RISCV=/home/Riscv_Tools
LOGNAME=ICer
SELINUX_LEVEL_REQUESTED=
HOSTNAME=IC_EDA
VSCODE_GIT_IPC_HANDLE=/run/user/1000/vscode-git-7d2c6ce0f6.sock
COLORTERM=truecolor
VCS_ARCH_OVERRIDE=linux
SHLVL=5
MAKEOVERRIDES=${-*-command-variables-*-}
XDG_SESSION_ID=2
USER=ICer
QTLIB=/usr/lib/qt-3.3/lib
OLDPWD=/home/ICer/ic_prjs/HW_ICS/veri/module_test/intlv_test
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
TERM_PROGRAM=vscode
VSCODE_GIT_ASKPASS_NODE=/home/ICer/.vscode-server/bin/8b3775030ed1a69b13e4f4c628c612102e30a681/node
MAKEFLAGS= -- CASE=1
MFLAGS=
SSH_CLIENT=192.168.6.1 2097 22
TERM_PROGRAM_VERSION=1.85.2
MAIL=/var/spool/mail/ICer
SPYGLASS_HOME=/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/
MAKE_TERMOUT=/dev/pts/1
DC_HOME=/home/synopsys/syn/O-2018.06-SP1
BROWSER=/home/ICer/.vscode-server/bin/8b3775030ed1a69b13e4f4c628c612102e30a681/bin/helpers/browser.sh
GIT_ASKPASS=/home/ICer/.vscode-server/bin/8b3775030ed1a69b13e4f4c628c612102e30a681/extensions/git/dist/askpass.sh
LC_HOME=/home/synopsys/lc/O-2018.06-SP1
PS1=\[]633;A\][\u@\h `pwd`]\$\[]633;B\]
SCL_HOME=/home/synopsys/scl/2018.06
SELINUX_ROLE_REQUESTED=
HISTSIZE=1000
QEMU_HOME=/home/Riscv_Tools/riscv-gnu-toolchain/qemu-6.0.0
QTINC=/usr/lib/qt-3.3/include
QTDIR=/usr/lib/qt-3.3
MAKE_TERMERR=/dev/pts/1
LANG=zh_CN.UTF-8
TERM=xterm-256color
MAKELEVEL=1
VCS_HEAP_EXEC=true
VCS_PATHMAP_PRELOAD_DONE=1
VCS_STACK_EXEC=true
VCS_EXEC_DONE=1
LC_ALL=C
DVE=/home/synopsys/vcs/O-2018.09-SP2/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
Runtime command line arguments:
argv[0]=./simv
argv[1]=-l
argv[2]=sim.log0
argv[3]=+fsdbfile+wave1.fsdb
argv[4]=-cm
argv[5]=line+cond+tgl+fsm
argv[6]=+ntb_random_seed_automatic
argv[7]=+UVM_TESTNAME=ics_base_test
argv[8]=+UVM_VERBOSITY=UVM_LOW
argv[9]=+UVM_TREE
272 profile - 100
          CPU/Mem usage: 0.140 sys,  0.210 user,  343.75M mem
273 Thu Jun 12 10:18:36 2025
274 pliAppInit
275 FSDB_GATE is set.
276 FSDB_RTL is set.
277 Enable Parallel Dumping.
278 pliAppMiscSet: New Sim Round
279 pliEntryInit
280 LIBSSCORE=found /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/lib/LINUXAMD64/libsscore_vcs201809.so through $NOVAS_HOME setting.
281 FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
282 (C) 1996 - 2019 by Synopsys, Inc.
283 sps_call_fsdbDumpfile_main at 0 : ../tb/top_tb.sv(124)
284 argv[0]: (sim.fsdb)
285 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
286 *Verdi* : Create FSDB file 'wave1.fsdb'
287 compile option from '/home/ICer/ic_prjs/HW_ICS/veri/module_test/intlv_test/sim/simv.daidir/vcs_rebuild'.
288   "vcs '-l' 'com.log' '-timescale=1ns/1ps' '-sverilog' '-ntb_opts' 'uvm-1.2' '-debug_access+all' '-cm' 'line+cond+tgl+fsm' '-cm_dir' './cov/cov_case1' '-cm_hier' 'coverage_hierarchy.cfg' '-full64' '-j8' '-kdb' '-lca' '-f' '../flist/tb1.f' '+define+ICS_CASE1' 2>&1"
289 FSDB_VCS_ENABLE_FAST_VC is enable
290 sps_call_fsdbDumpvars_vd_main at 0 : ../tb/top_tb.sv(125)
291 argv[0]: (0)
292 argv[1]: (handle) tb_top
293 [spi_vcs_vd_ppi_create_root]: no upf option
294 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
295 *Verdi* : Begin traversing the scope (tb_top), layer (0).
296 *Verdi* : End of traversing.
297 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.180 sys,  0.210 user,  440.26M mem
                   incr: 0.010 sys,  0.000 user,  8.54M mem
                   accu: 0.010 sys,  0.000 user,  8.54M mem
              accu incr: 0.010 sys,  0.000 user,  8.54M mem

          Count usage: 1869 var,  1644 idcode,  1218 callback
                 incr: 1869 var,  1644 idcode,  1218 callback
                 accu: 1869 var,  1644 idcode,  1218 callback
            accu incr: 1869 var,  1644 idcode,  1218 callback
298 Thu Jun 12 10:18:36 2025
299 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.180 sys,  0.210 user,  441.32M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.010 sys,  0.000 user,  9.60M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 1869 var,  1644 idcode,  1218 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1869 var,  1644 idcode,  1218 callback
            accu incr: 0 var,  0 idcode,  0 callback
300 Thu Jun 12 10:18:36 2025
301 sps_call_fsdbDumpMDA_vd_main at 0 : ../tb/top_tb.sv(126)
302 argv[0]: (0)
303 argv[1]: (handle) tb_top
304 *Verdi* : Begin traversing the MDAs under scope (tb_top), layer (0).
305 *Verdi* : Enable +mda and +packedmda dumping.
306 *Verdi* : End of traversing the MDAs.
307 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.190 sys,  0.210 user,  442.02M mem
                   incr: 0.010 sys,  0.000 user,  0.70M mem
                   accu: 0.010 sys,  0.000 user,  0.70M mem
              accu incr: 0.010 sys,  0.000 user,  0.70M mem

          Count usage: 26676 var,  26391 idcode,  1235 callback
                 incr: 24807 var,  24747 idcode,  17 callback
                 accu: 24807 var,  24747 idcode,  17 callback
            accu incr: 24807 var,  24747 idcode,  17 callback
308 Thu Jun 12 10:18:36 2025
309 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.190 sys,  0.210 user,  442.71M mem
                   incr: 0.000 sys,  0.000 user,  0.69M mem
                   accu: 0.010 sys,  0.000 user,  1.40M mem
              accu incr: 0.000 sys,  0.000 user,  0.69M mem

          Count usage: 26676 var,  26391 idcode,  1235 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 24807 var,  24747 idcode,  17 callback
            accu incr: 0 var,  0 idcode,  0 callback
310 Thu Jun 12 10:18:36 2025
311 End of simulation at 51660000
312 Thu Jun 12 10:18:37 2025
313 Begin FSDB profile info:
314 FSDB Writer : bc1(43363) bcn(931851) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.013801) io wait(0.000000) theadpool wait(0.000000) target functin(0.000000)
FSDB Writer cpu time : MT Compression : 0
315 End FSDB profile info
316 Parallel profile    -  Flush:4 Expand:0 ProduceWait:0 ConsumerWait:8 BlockUsed:8
317                        ProduceTime:0.985082297 ConsumerTime:0.033120793 Buffer:64MB
318 SimExit
319 Sim process exit
