
excercise5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000888c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  08008950  08008950  00018950  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008dec  08008dec  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008dec  08008dec  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008dec  08008dec  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008dec  08008dec  00018dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008df0  08008df0  00018df0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008df4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a4  200001dc  08008fd0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000380  08008fd0  00020380  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bff7  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d3f  00000000  00000000  0002c1fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a28  00000000  00000000  0002df40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000960  00000000  00000000  0002e968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000132dd  00000000  00000000  0002f2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf57  00000000  00000000  000425a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006f600  00000000  00000000  0004f4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000beafc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000351c  00000000  00000000  000beb4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008934 	.word	0x08008934

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	08008934 	.word	0x08008934

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ff0d 	bl	800125c <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fe5d 	bl	800110c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 feff 	bl	800125c <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 fef5 	bl	800125c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fe85 	bl	8001190 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fe7b 	bl	8001190 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	464f      	mov	r7, r9
 80004ac:	4646      	mov	r6, r8
 80004ae:	46d6      	mov	lr, sl
 80004b0:	000d      	movs	r5, r1
 80004b2:	0004      	movs	r4, r0
 80004b4:	b5c0      	push	{r6, r7, lr}
 80004b6:	001f      	movs	r7, r3
 80004b8:	0011      	movs	r1, r2
 80004ba:	0328      	lsls	r0, r5, #12
 80004bc:	0f62      	lsrs	r2, r4, #29
 80004be:	0a40      	lsrs	r0, r0, #9
 80004c0:	4310      	orrs	r0, r2
 80004c2:	007a      	lsls	r2, r7, #1
 80004c4:	0d52      	lsrs	r2, r2, #21
 80004c6:	00e3      	lsls	r3, r4, #3
 80004c8:	033c      	lsls	r4, r7, #12
 80004ca:	4691      	mov	r9, r2
 80004cc:	0a64      	lsrs	r4, r4, #9
 80004ce:	0ffa      	lsrs	r2, r7, #31
 80004d0:	0f4f      	lsrs	r7, r1, #29
 80004d2:	006e      	lsls	r6, r5, #1
 80004d4:	4327      	orrs	r7, r4
 80004d6:	4692      	mov	sl, r2
 80004d8:	46b8      	mov	r8, r7
 80004da:	0d76      	lsrs	r6, r6, #21
 80004dc:	0fed      	lsrs	r5, r5, #31
 80004de:	00c9      	lsls	r1, r1, #3
 80004e0:	4295      	cmp	r5, r2
 80004e2:	d100      	bne.n	80004e6 <__aeabi_dadd+0x3e>
 80004e4:	e099      	b.n	800061a <__aeabi_dadd+0x172>
 80004e6:	464c      	mov	r4, r9
 80004e8:	1b34      	subs	r4, r6, r4
 80004ea:	46a4      	mov	ip, r4
 80004ec:	2c00      	cmp	r4, #0
 80004ee:	dc00      	bgt.n	80004f2 <__aeabi_dadd+0x4a>
 80004f0:	e07c      	b.n	80005ec <__aeabi_dadd+0x144>
 80004f2:	464a      	mov	r2, r9
 80004f4:	2a00      	cmp	r2, #0
 80004f6:	d100      	bne.n	80004fa <__aeabi_dadd+0x52>
 80004f8:	e0b8      	b.n	800066c <__aeabi_dadd+0x1c4>
 80004fa:	4ac5      	ldr	r2, [pc, #788]	; (8000810 <__aeabi_dadd+0x368>)
 80004fc:	4296      	cmp	r6, r2
 80004fe:	d100      	bne.n	8000502 <__aeabi_dadd+0x5a>
 8000500:	e11c      	b.n	800073c <__aeabi_dadd+0x294>
 8000502:	2280      	movs	r2, #128	; 0x80
 8000504:	003c      	movs	r4, r7
 8000506:	0412      	lsls	r2, r2, #16
 8000508:	4314      	orrs	r4, r2
 800050a:	46a0      	mov	r8, r4
 800050c:	4662      	mov	r2, ip
 800050e:	2a38      	cmp	r2, #56	; 0x38
 8000510:	dd00      	ble.n	8000514 <__aeabi_dadd+0x6c>
 8000512:	e161      	b.n	80007d8 <__aeabi_dadd+0x330>
 8000514:	2a1f      	cmp	r2, #31
 8000516:	dd00      	ble.n	800051a <__aeabi_dadd+0x72>
 8000518:	e1cc      	b.n	80008b4 <__aeabi_dadd+0x40c>
 800051a:	4664      	mov	r4, ip
 800051c:	2220      	movs	r2, #32
 800051e:	1b12      	subs	r2, r2, r4
 8000520:	4644      	mov	r4, r8
 8000522:	4094      	lsls	r4, r2
 8000524:	000f      	movs	r7, r1
 8000526:	46a1      	mov	r9, r4
 8000528:	4664      	mov	r4, ip
 800052a:	4091      	lsls	r1, r2
 800052c:	40e7      	lsrs	r7, r4
 800052e:	464c      	mov	r4, r9
 8000530:	1e4a      	subs	r2, r1, #1
 8000532:	4191      	sbcs	r1, r2
 8000534:	433c      	orrs	r4, r7
 8000536:	4642      	mov	r2, r8
 8000538:	4321      	orrs	r1, r4
 800053a:	4664      	mov	r4, ip
 800053c:	40e2      	lsrs	r2, r4
 800053e:	1a80      	subs	r0, r0, r2
 8000540:	1a5c      	subs	r4, r3, r1
 8000542:	42a3      	cmp	r3, r4
 8000544:	419b      	sbcs	r3, r3
 8000546:	425f      	negs	r7, r3
 8000548:	1bc7      	subs	r7, r0, r7
 800054a:	023b      	lsls	r3, r7, #8
 800054c:	d400      	bmi.n	8000550 <__aeabi_dadd+0xa8>
 800054e:	e0d0      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000550:	027f      	lsls	r7, r7, #9
 8000552:	0a7f      	lsrs	r7, r7, #9
 8000554:	2f00      	cmp	r7, #0
 8000556:	d100      	bne.n	800055a <__aeabi_dadd+0xb2>
 8000558:	e0ff      	b.n	800075a <__aeabi_dadd+0x2b2>
 800055a:	0038      	movs	r0, r7
 800055c:	f001 fe5a 	bl	8002214 <__clzsi2>
 8000560:	0001      	movs	r1, r0
 8000562:	3908      	subs	r1, #8
 8000564:	2320      	movs	r3, #32
 8000566:	0022      	movs	r2, r4
 8000568:	1a5b      	subs	r3, r3, r1
 800056a:	408f      	lsls	r7, r1
 800056c:	40da      	lsrs	r2, r3
 800056e:	408c      	lsls	r4, r1
 8000570:	4317      	orrs	r7, r2
 8000572:	42b1      	cmp	r1, r6
 8000574:	da00      	bge.n	8000578 <__aeabi_dadd+0xd0>
 8000576:	e0ff      	b.n	8000778 <__aeabi_dadd+0x2d0>
 8000578:	1b89      	subs	r1, r1, r6
 800057a:	1c4b      	adds	r3, r1, #1
 800057c:	2b1f      	cmp	r3, #31
 800057e:	dd00      	ble.n	8000582 <__aeabi_dadd+0xda>
 8000580:	e0a8      	b.n	80006d4 <__aeabi_dadd+0x22c>
 8000582:	2220      	movs	r2, #32
 8000584:	0039      	movs	r1, r7
 8000586:	1ad2      	subs	r2, r2, r3
 8000588:	0020      	movs	r0, r4
 800058a:	4094      	lsls	r4, r2
 800058c:	4091      	lsls	r1, r2
 800058e:	40d8      	lsrs	r0, r3
 8000590:	1e62      	subs	r2, r4, #1
 8000592:	4194      	sbcs	r4, r2
 8000594:	40df      	lsrs	r7, r3
 8000596:	2600      	movs	r6, #0
 8000598:	4301      	orrs	r1, r0
 800059a:	430c      	orrs	r4, r1
 800059c:	0763      	lsls	r3, r4, #29
 800059e:	d009      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a0:	230f      	movs	r3, #15
 80005a2:	4023      	ands	r3, r4
 80005a4:	2b04      	cmp	r3, #4
 80005a6:	d005      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a8:	1d23      	adds	r3, r4, #4
 80005aa:	42a3      	cmp	r3, r4
 80005ac:	41a4      	sbcs	r4, r4
 80005ae:	4264      	negs	r4, r4
 80005b0:	193f      	adds	r7, r7, r4
 80005b2:	001c      	movs	r4, r3
 80005b4:	023b      	lsls	r3, r7, #8
 80005b6:	d400      	bmi.n	80005ba <__aeabi_dadd+0x112>
 80005b8:	e09e      	b.n	80006f8 <__aeabi_dadd+0x250>
 80005ba:	4b95      	ldr	r3, [pc, #596]	; (8000810 <__aeabi_dadd+0x368>)
 80005bc:	3601      	adds	r6, #1
 80005be:	429e      	cmp	r6, r3
 80005c0:	d100      	bne.n	80005c4 <__aeabi_dadd+0x11c>
 80005c2:	e0b7      	b.n	8000734 <__aeabi_dadd+0x28c>
 80005c4:	4a93      	ldr	r2, [pc, #588]	; (8000814 <__aeabi_dadd+0x36c>)
 80005c6:	08e4      	lsrs	r4, r4, #3
 80005c8:	4017      	ands	r7, r2
 80005ca:	077b      	lsls	r3, r7, #29
 80005cc:	0571      	lsls	r1, r6, #21
 80005ce:	027f      	lsls	r7, r7, #9
 80005d0:	4323      	orrs	r3, r4
 80005d2:	0b3f      	lsrs	r7, r7, #12
 80005d4:	0d4a      	lsrs	r2, r1, #21
 80005d6:	0512      	lsls	r2, r2, #20
 80005d8:	433a      	orrs	r2, r7
 80005da:	07ed      	lsls	r5, r5, #31
 80005dc:	432a      	orrs	r2, r5
 80005de:	0018      	movs	r0, r3
 80005e0:	0011      	movs	r1, r2
 80005e2:	bce0      	pop	{r5, r6, r7}
 80005e4:	46ba      	mov	sl, r7
 80005e6:	46b1      	mov	r9, r6
 80005e8:	46a8      	mov	r8, r5
 80005ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ec:	2c00      	cmp	r4, #0
 80005ee:	d04b      	beq.n	8000688 <__aeabi_dadd+0x1e0>
 80005f0:	464c      	mov	r4, r9
 80005f2:	1ba4      	subs	r4, r4, r6
 80005f4:	46a4      	mov	ip, r4
 80005f6:	2e00      	cmp	r6, #0
 80005f8:	d000      	beq.n	80005fc <__aeabi_dadd+0x154>
 80005fa:	e123      	b.n	8000844 <__aeabi_dadd+0x39c>
 80005fc:	0004      	movs	r4, r0
 80005fe:	431c      	orrs	r4, r3
 8000600:	d100      	bne.n	8000604 <__aeabi_dadd+0x15c>
 8000602:	e1af      	b.n	8000964 <__aeabi_dadd+0x4bc>
 8000604:	4662      	mov	r2, ip
 8000606:	1e54      	subs	r4, r2, #1
 8000608:	2a01      	cmp	r2, #1
 800060a:	d100      	bne.n	800060e <__aeabi_dadd+0x166>
 800060c:	e215      	b.n	8000a3a <__aeabi_dadd+0x592>
 800060e:	4d80      	ldr	r5, [pc, #512]	; (8000810 <__aeabi_dadd+0x368>)
 8000610:	45ac      	cmp	ip, r5
 8000612:	d100      	bne.n	8000616 <__aeabi_dadd+0x16e>
 8000614:	e1c8      	b.n	80009a8 <__aeabi_dadd+0x500>
 8000616:	46a4      	mov	ip, r4
 8000618:	e11b      	b.n	8000852 <__aeabi_dadd+0x3aa>
 800061a:	464a      	mov	r2, r9
 800061c:	1ab2      	subs	r2, r6, r2
 800061e:	4694      	mov	ip, r2
 8000620:	2a00      	cmp	r2, #0
 8000622:	dc00      	bgt.n	8000626 <__aeabi_dadd+0x17e>
 8000624:	e0ac      	b.n	8000780 <__aeabi_dadd+0x2d8>
 8000626:	464a      	mov	r2, r9
 8000628:	2a00      	cmp	r2, #0
 800062a:	d043      	beq.n	80006b4 <__aeabi_dadd+0x20c>
 800062c:	4a78      	ldr	r2, [pc, #480]	; (8000810 <__aeabi_dadd+0x368>)
 800062e:	4296      	cmp	r6, r2
 8000630:	d100      	bne.n	8000634 <__aeabi_dadd+0x18c>
 8000632:	e1af      	b.n	8000994 <__aeabi_dadd+0x4ec>
 8000634:	2280      	movs	r2, #128	; 0x80
 8000636:	003c      	movs	r4, r7
 8000638:	0412      	lsls	r2, r2, #16
 800063a:	4314      	orrs	r4, r2
 800063c:	46a0      	mov	r8, r4
 800063e:	4662      	mov	r2, ip
 8000640:	2a38      	cmp	r2, #56	; 0x38
 8000642:	dc67      	bgt.n	8000714 <__aeabi_dadd+0x26c>
 8000644:	2a1f      	cmp	r2, #31
 8000646:	dc00      	bgt.n	800064a <__aeabi_dadd+0x1a2>
 8000648:	e15f      	b.n	800090a <__aeabi_dadd+0x462>
 800064a:	4647      	mov	r7, r8
 800064c:	3a20      	subs	r2, #32
 800064e:	40d7      	lsrs	r7, r2
 8000650:	4662      	mov	r2, ip
 8000652:	2a20      	cmp	r2, #32
 8000654:	d005      	beq.n	8000662 <__aeabi_dadd+0x1ba>
 8000656:	4664      	mov	r4, ip
 8000658:	2240      	movs	r2, #64	; 0x40
 800065a:	1b12      	subs	r2, r2, r4
 800065c:	4644      	mov	r4, r8
 800065e:	4094      	lsls	r4, r2
 8000660:	4321      	orrs	r1, r4
 8000662:	1e4a      	subs	r2, r1, #1
 8000664:	4191      	sbcs	r1, r2
 8000666:	000c      	movs	r4, r1
 8000668:	433c      	orrs	r4, r7
 800066a:	e057      	b.n	800071c <__aeabi_dadd+0x274>
 800066c:	003a      	movs	r2, r7
 800066e:	430a      	orrs	r2, r1
 8000670:	d100      	bne.n	8000674 <__aeabi_dadd+0x1cc>
 8000672:	e105      	b.n	8000880 <__aeabi_dadd+0x3d8>
 8000674:	0022      	movs	r2, r4
 8000676:	3a01      	subs	r2, #1
 8000678:	2c01      	cmp	r4, #1
 800067a:	d100      	bne.n	800067e <__aeabi_dadd+0x1d6>
 800067c:	e182      	b.n	8000984 <__aeabi_dadd+0x4dc>
 800067e:	4c64      	ldr	r4, [pc, #400]	; (8000810 <__aeabi_dadd+0x368>)
 8000680:	45a4      	cmp	ip, r4
 8000682:	d05b      	beq.n	800073c <__aeabi_dadd+0x294>
 8000684:	4694      	mov	ip, r2
 8000686:	e741      	b.n	800050c <__aeabi_dadd+0x64>
 8000688:	4c63      	ldr	r4, [pc, #396]	; (8000818 <__aeabi_dadd+0x370>)
 800068a:	1c77      	adds	r7, r6, #1
 800068c:	4227      	tst	r7, r4
 800068e:	d000      	beq.n	8000692 <__aeabi_dadd+0x1ea>
 8000690:	e0c4      	b.n	800081c <__aeabi_dadd+0x374>
 8000692:	0004      	movs	r4, r0
 8000694:	431c      	orrs	r4, r3
 8000696:	2e00      	cmp	r6, #0
 8000698:	d000      	beq.n	800069c <__aeabi_dadd+0x1f4>
 800069a:	e169      	b.n	8000970 <__aeabi_dadd+0x4c8>
 800069c:	2c00      	cmp	r4, #0
 800069e:	d100      	bne.n	80006a2 <__aeabi_dadd+0x1fa>
 80006a0:	e1bf      	b.n	8000a22 <__aeabi_dadd+0x57a>
 80006a2:	4644      	mov	r4, r8
 80006a4:	430c      	orrs	r4, r1
 80006a6:	d000      	beq.n	80006aa <__aeabi_dadd+0x202>
 80006a8:	e1d0      	b.n	8000a4c <__aeabi_dadd+0x5a4>
 80006aa:	0742      	lsls	r2, r0, #29
 80006ac:	08db      	lsrs	r3, r3, #3
 80006ae:	4313      	orrs	r3, r2
 80006b0:	08c0      	lsrs	r0, r0, #3
 80006b2:	e029      	b.n	8000708 <__aeabi_dadd+0x260>
 80006b4:	003a      	movs	r2, r7
 80006b6:	430a      	orrs	r2, r1
 80006b8:	d100      	bne.n	80006bc <__aeabi_dadd+0x214>
 80006ba:	e170      	b.n	800099e <__aeabi_dadd+0x4f6>
 80006bc:	4662      	mov	r2, ip
 80006be:	4664      	mov	r4, ip
 80006c0:	3a01      	subs	r2, #1
 80006c2:	2c01      	cmp	r4, #1
 80006c4:	d100      	bne.n	80006c8 <__aeabi_dadd+0x220>
 80006c6:	e0e0      	b.n	800088a <__aeabi_dadd+0x3e2>
 80006c8:	4c51      	ldr	r4, [pc, #324]	; (8000810 <__aeabi_dadd+0x368>)
 80006ca:	45a4      	cmp	ip, r4
 80006cc:	d100      	bne.n	80006d0 <__aeabi_dadd+0x228>
 80006ce:	e161      	b.n	8000994 <__aeabi_dadd+0x4ec>
 80006d0:	4694      	mov	ip, r2
 80006d2:	e7b4      	b.n	800063e <__aeabi_dadd+0x196>
 80006d4:	003a      	movs	r2, r7
 80006d6:	391f      	subs	r1, #31
 80006d8:	40ca      	lsrs	r2, r1
 80006da:	0011      	movs	r1, r2
 80006dc:	2b20      	cmp	r3, #32
 80006de:	d003      	beq.n	80006e8 <__aeabi_dadd+0x240>
 80006e0:	2240      	movs	r2, #64	; 0x40
 80006e2:	1ad3      	subs	r3, r2, r3
 80006e4:	409f      	lsls	r7, r3
 80006e6:	433c      	orrs	r4, r7
 80006e8:	1e63      	subs	r3, r4, #1
 80006ea:	419c      	sbcs	r4, r3
 80006ec:	2700      	movs	r7, #0
 80006ee:	2600      	movs	r6, #0
 80006f0:	430c      	orrs	r4, r1
 80006f2:	0763      	lsls	r3, r4, #29
 80006f4:	d000      	beq.n	80006f8 <__aeabi_dadd+0x250>
 80006f6:	e753      	b.n	80005a0 <__aeabi_dadd+0xf8>
 80006f8:	46b4      	mov	ip, r6
 80006fa:	08e4      	lsrs	r4, r4, #3
 80006fc:	077b      	lsls	r3, r7, #29
 80006fe:	4323      	orrs	r3, r4
 8000700:	08f8      	lsrs	r0, r7, #3
 8000702:	4a43      	ldr	r2, [pc, #268]	; (8000810 <__aeabi_dadd+0x368>)
 8000704:	4594      	cmp	ip, r2
 8000706:	d01d      	beq.n	8000744 <__aeabi_dadd+0x29c>
 8000708:	4662      	mov	r2, ip
 800070a:	0307      	lsls	r7, r0, #12
 800070c:	0552      	lsls	r2, r2, #21
 800070e:	0b3f      	lsrs	r7, r7, #12
 8000710:	0d52      	lsrs	r2, r2, #21
 8000712:	e760      	b.n	80005d6 <__aeabi_dadd+0x12e>
 8000714:	4644      	mov	r4, r8
 8000716:	430c      	orrs	r4, r1
 8000718:	1e62      	subs	r2, r4, #1
 800071a:	4194      	sbcs	r4, r2
 800071c:	18e4      	adds	r4, r4, r3
 800071e:	429c      	cmp	r4, r3
 8000720:	419b      	sbcs	r3, r3
 8000722:	425f      	negs	r7, r3
 8000724:	183f      	adds	r7, r7, r0
 8000726:	023b      	lsls	r3, r7, #8
 8000728:	d5e3      	bpl.n	80006f2 <__aeabi_dadd+0x24a>
 800072a:	4b39      	ldr	r3, [pc, #228]	; (8000810 <__aeabi_dadd+0x368>)
 800072c:	3601      	adds	r6, #1
 800072e:	429e      	cmp	r6, r3
 8000730:	d000      	beq.n	8000734 <__aeabi_dadd+0x28c>
 8000732:	e0b5      	b.n	80008a0 <__aeabi_dadd+0x3f8>
 8000734:	0032      	movs	r2, r6
 8000736:	2700      	movs	r7, #0
 8000738:	2300      	movs	r3, #0
 800073a:	e74c      	b.n	80005d6 <__aeabi_dadd+0x12e>
 800073c:	0742      	lsls	r2, r0, #29
 800073e:	08db      	lsrs	r3, r3, #3
 8000740:	4313      	orrs	r3, r2
 8000742:	08c0      	lsrs	r0, r0, #3
 8000744:	001a      	movs	r2, r3
 8000746:	4302      	orrs	r2, r0
 8000748:	d100      	bne.n	800074c <__aeabi_dadd+0x2a4>
 800074a:	e1e1      	b.n	8000b10 <__aeabi_dadd+0x668>
 800074c:	2780      	movs	r7, #128	; 0x80
 800074e:	033f      	lsls	r7, r7, #12
 8000750:	4307      	orrs	r7, r0
 8000752:	033f      	lsls	r7, r7, #12
 8000754:	4a2e      	ldr	r2, [pc, #184]	; (8000810 <__aeabi_dadd+0x368>)
 8000756:	0b3f      	lsrs	r7, r7, #12
 8000758:	e73d      	b.n	80005d6 <__aeabi_dadd+0x12e>
 800075a:	0020      	movs	r0, r4
 800075c:	f001 fd5a 	bl	8002214 <__clzsi2>
 8000760:	0001      	movs	r1, r0
 8000762:	3118      	adds	r1, #24
 8000764:	291f      	cmp	r1, #31
 8000766:	dc00      	bgt.n	800076a <__aeabi_dadd+0x2c2>
 8000768:	e6fc      	b.n	8000564 <__aeabi_dadd+0xbc>
 800076a:	3808      	subs	r0, #8
 800076c:	4084      	lsls	r4, r0
 800076e:	0027      	movs	r7, r4
 8000770:	2400      	movs	r4, #0
 8000772:	42b1      	cmp	r1, r6
 8000774:	db00      	blt.n	8000778 <__aeabi_dadd+0x2d0>
 8000776:	e6ff      	b.n	8000578 <__aeabi_dadd+0xd0>
 8000778:	4a26      	ldr	r2, [pc, #152]	; (8000814 <__aeabi_dadd+0x36c>)
 800077a:	1a76      	subs	r6, r6, r1
 800077c:	4017      	ands	r7, r2
 800077e:	e70d      	b.n	800059c <__aeabi_dadd+0xf4>
 8000780:	2a00      	cmp	r2, #0
 8000782:	d02f      	beq.n	80007e4 <__aeabi_dadd+0x33c>
 8000784:	464a      	mov	r2, r9
 8000786:	1b92      	subs	r2, r2, r6
 8000788:	4694      	mov	ip, r2
 800078a:	2e00      	cmp	r6, #0
 800078c:	d100      	bne.n	8000790 <__aeabi_dadd+0x2e8>
 800078e:	e0ad      	b.n	80008ec <__aeabi_dadd+0x444>
 8000790:	4a1f      	ldr	r2, [pc, #124]	; (8000810 <__aeabi_dadd+0x368>)
 8000792:	4591      	cmp	r9, r2
 8000794:	d100      	bne.n	8000798 <__aeabi_dadd+0x2f0>
 8000796:	e10f      	b.n	80009b8 <__aeabi_dadd+0x510>
 8000798:	2280      	movs	r2, #128	; 0x80
 800079a:	0412      	lsls	r2, r2, #16
 800079c:	4310      	orrs	r0, r2
 800079e:	4662      	mov	r2, ip
 80007a0:	2a38      	cmp	r2, #56	; 0x38
 80007a2:	dd00      	ble.n	80007a6 <__aeabi_dadd+0x2fe>
 80007a4:	e10f      	b.n	80009c6 <__aeabi_dadd+0x51e>
 80007a6:	2a1f      	cmp	r2, #31
 80007a8:	dd00      	ble.n	80007ac <__aeabi_dadd+0x304>
 80007aa:	e180      	b.n	8000aae <__aeabi_dadd+0x606>
 80007ac:	4664      	mov	r4, ip
 80007ae:	2220      	movs	r2, #32
 80007b0:	001e      	movs	r6, r3
 80007b2:	1b12      	subs	r2, r2, r4
 80007b4:	4667      	mov	r7, ip
 80007b6:	0004      	movs	r4, r0
 80007b8:	4093      	lsls	r3, r2
 80007ba:	4094      	lsls	r4, r2
 80007bc:	40fe      	lsrs	r6, r7
 80007be:	1e5a      	subs	r2, r3, #1
 80007c0:	4193      	sbcs	r3, r2
 80007c2:	40f8      	lsrs	r0, r7
 80007c4:	4334      	orrs	r4, r6
 80007c6:	431c      	orrs	r4, r3
 80007c8:	4480      	add	r8, r0
 80007ca:	1864      	adds	r4, r4, r1
 80007cc:	428c      	cmp	r4, r1
 80007ce:	41bf      	sbcs	r7, r7
 80007d0:	427f      	negs	r7, r7
 80007d2:	464e      	mov	r6, r9
 80007d4:	4447      	add	r7, r8
 80007d6:	e7a6      	b.n	8000726 <__aeabi_dadd+0x27e>
 80007d8:	4642      	mov	r2, r8
 80007da:	430a      	orrs	r2, r1
 80007dc:	0011      	movs	r1, r2
 80007de:	1e4a      	subs	r2, r1, #1
 80007e0:	4191      	sbcs	r1, r2
 80007e2:	e6ad      	b.n	8000540 <__aeabi_dadd+0x98>
 80007e4:	4c0c      	ldr	r4, [pc, #48]	; (8000818 <__aeabi_dadd+0x370>)
 80007e6:	1c72      	adds	r2, r6, #1
 80007e8:	4222      	tst	r2, r4
 80007ea:	d000      	beq.n	80007ee <__aeabi_dadd+0x346>
 80007ec:	e0a1      	b.n	8000932 <__aeabi_dadd+0x48a>
 80007ee:	0002      	movs	r2, r0
 80007f0:	431a      	orrs	r2, r3
 80007f2:	2e00      	cmp	r6, #0
 80007f4:	d000      	beq.n	80007f8 <__aeabi_dadd+0x350>
 80007f6:	e0fa      	b.n	80009ee <__aeabi_dadd+0x546>
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	d100      	bne.n	80007fe <__aeabi_dadd+0x356>
 80007fc:	e145      	b.n	8000a8a <__aeabi_dadd+0x5e2>
 80007fe:	003a      	movs	r2, r7
 8000800:	430a      	orrs	r2, r1
 8000802:	d000      	beq.n	8000806 <__aeabi_dadd+0x35e>
 8000804:	e146      	b.n	8000a94 <__aeabi_dadd+0x5ec>
 8000806:	0742      	lsls	r2, r0, #29
 8000808:	08db      	lsrs	r3, r3, #3
 800080a:	4313      	orrs	r3, r2
 800080c:	08c0      	lsrs	r0, r0, #3
 800080e:	e77b      	b.n	8000708 <__aeabi_dadd+0x260>
 8000810:	000007ff 	.word	0x000007ff
 8000814:	ff7fffff 	.word	0xff7fffff
 8000818:	000007fe 	.word	0x000007fe
 800081c:	4647      	mov	r7, r8
 800081e:	1a5c      	subs	r4, r3, r1
 8000820:	1bc2      	subs	r2, r0, r7
 8000822:	42a3      	cmp	r3, r4
 8000824:	41bf      	sbcs	r7, r7
 8000826:	427f      	negs	r7, r7
 8000828:	46b9      	mov	r9, r7
 800082a:	0017      	movs	r7, r2
 800082c:	464a      	mov	r2, r9
 800082e:	1abf      	subs	r7, r7, r2
 8000830:	023a      	lsls	r2, r7, #8
 8000832:	d500      	bpl.n	8000836 <__aeabi_dadd+0x38e>
 8000834:	e08d      	b.n	8000952 <__aeabi_dadd+0x4aa>
 8000836:	0023      	movs	r3, r4
 8000838:	433b      	orrs	r3, r7
 800083a:	d000      	beq.n	800083e <__aeabi_dadd+0x396>
 800083c:	e68a      	b.n	8000554 <__aeabi_dadd+0xac>
 800083e:	2000      	movs	r0, #0
 8000840:	2500      	movs	r5, #0
 8000842:	e761      	b.n	8000708 <__aeabi_dadd+0x260>
 8000844:	4cb4      	ldr	r4, [pc, #720]	; (8000b18 <__aeabi_dadd+0x670>)
 8000846:	45a1      	cmp	r9, r4
 8000848:	d100      	bne.n	800084c <__aeabi_dadd+0x3a4>
 800084a:	e0ad      	b.n	80009a8 <__aeabi_dadd+0x500>
 800084c:	2480      	movs	r4, #128	; 0x80
 800084e:	0424      	lsls	r4, r4, #16
 8000850:	4320      	orrs	r0, r4
 8000852:	4664      	mov	r4, ip
 8000854:	2c38      	cmp	r4, #56	; 0x38
 8000856:	dc3d      	bgt.n	80008d4 <__aeabi_dadd+0x42c>
 8000858:	4662      	mov	r2, ip
 800085a:	2c1f      	cmp	r4, #31
 800085c:	dd00      	ble.n	8000860 <__aeabi_dadd+0x3b8>
 800085e:	e0b7      	b.n	80009d0 <__aeabi_dadd+0x528>
 8000860:	2520      	movs	r5, #32
 8000862:	001e      	movs	r6, r3
 8000864:	1b2d      	subs	r5, r5, r4
 8000866:	0004      	movs	r4, r0
 8000868:	40ab      	lsls	r3, r5
 800086a:	40ac      	lsls	r4, r5
 800086c:	40d6      	lsrs	r6, r2
 800086e:	40d0      	lsrs	r0, r2
 8000870:	4642      	mov	r2, r8
 8000872:	1e5d      	subs	r5, r3, #1
 8000874:	41ab      	sbcs	r3, r5
 8000876:	4334      	orrs	r4, r6
 8000878:	1a12      	subs	r2, r2, r0
 800087a:	4690      	mov	r8, r2
 800087c:	4323      	orrs	r3, r4
 800087e:	e02c      	b.n	80008da <__aeabi_dadd+0x432>
 8000880:	0742      	lsls	r2, r0, #29
 8000882:	08db      	lsrs	r3, r3, #3
 8000884:	4313      	orrs	r3, r2
 8000886:	08c0      	lsrs	r0, r0, #3
 8000888:	e73b      	b.n	8000702 <__aeabi_dadd+0x25a>
 800088a:	185c      	adds	r4, r3, r1
 800088c:	429c      	cmp	r4, r3
 800088e:	419b      	sbcs	r3, r3
 8000890:	4440      	add	r0, r8
 8000892:	425b      	negs	r3, r3
 8000894:	18c7      	adds	r7, r0, r3
 8000896:	2601      	movs	r6, #1
 8000898:	023b      	lsls	r3, r7, #8
 800089a:	d400      	bmi.n	800089e <__aeabi_dadd+0x3f6>
 800089c:	e729      	b.n	80006f2 <__aeabi_dadd+0x24a>
 800089e:	2602      	movs	r6, #2
 80008a0:	4a9e      	ldr	r2, [pc, #632]	; (8000b1c <__aeabi_dadd+0x674>)
 80008a2:	0863      	lsrs	r3, r4, #1
 80008a4:	4017      	ands	r7, r2
 80008a6:	2201      	movs	r2, #1
 80008a8:	4014      	ands	r4, r2
 80008aa:	431c      	orrs	r4, r3
 80008ac:	07fb      	lsls	r3, r7, #31
 80008ae:	431c      	orrs	r4, r3
 80008b0:	087f      	lsrs	r7, r7, #1
 80008b2:	e673      	b.n	800059c <__aeabi_dadd+0xf4>
 80008b4:	4644      	mov	r4, r8
 80008b6:	3a20      	subs	r2, #32
 80008b8:	40d4      	lsrs	r4, r2
 80008ba:	4662      	mov	r2, ip
 80008bc:	2a20      	cmp	r2, #32
 80008be:	d005      	beq.n	80008cc <__aeabi_dadd+0x424>
 80008c0:	4667      	mov	r7, ip
 80008c2:	2240      	movs	r2, #64	; 0x40
 80008c4:	1bd2      	subs	r2, r2, r7
 80008c6:	4647      	mov	r7, r8
 80008c8:	4097      	lsls	r7, r2
 80008ca:	4339      	orrs	r1, r7
 80008cc:	1e4a      	subs	r2, r1, #1
 80008ce:	4191      	sbcs	r1, r2
 80008d0:	4321      	orrs	r1, r4
 80008d2:	e635      	b.n	8000540 <__aeabi_dadd+0x98>
 80008d4:	4303      	orrs	r3, r0
 80008d6:	1e58      	subs	r0, r3, #1
 80008d8:	4183      	sbcs	r3, r0
 80008da:	1acc      	subs	r4, r1, r3
 80008dc:	42a1      	cmp	r1, r4
 80008de:	41bf      	sbcs	r7, r7
 80008e0:	4643      	mov	r3, r8
 80008e2:	427f      	negs	r7, r7
 80008e4:	4655      	mov	r5, sl
 80008e6:	464e      	mov	r6, r9
 80008e8:	1bdf      	subs	r7, r3, r7
 80008ea:	e62e      	b.n	800054a <__aeabi_dadd+0xa2>
 80008ec:	0002      	movs	r2, r0
 80008ee:	431a      	orrs	r2, r3
 80008f0:	d100      	bne.n	80008f4 <__aeabi_dadd+0x44c>
 80008f2:	e0bd      	b.n	8000a70 <__aeabi_dadd+0x5c8>
 80008f4:	4662      	mov	r2, ip
 80008f6:	4664      	mov	r4, ip
 80008f8:	3a01      	subs	r2, #1
 80008fa:	2c01      	cmp	r4, #1
 80008fc:	d100      	bne.n	8000900 <__aeabi_dadd+0x458>
 80008fe:	e0e5      	b.n	8000acc <__aeabi_dadd+0x624>
 8000900:	4c85      	ldr	r4, [pc, #532]	; (8000b18 <__aeabi_dadd+0x670>)
 8000902:	45a4      	cmp	ip, r4
 8000904:	d058      	beq.n	80009b8 <__aeabi_dadd+0x510>
 8000906:	4694      	mov	ip, r2
 8000908:	e749      	b.n	800079e <__aeabi_dadd+0x2f6>
 800090a:	4664      	mov	r4, ip
 800090c:	2220      	movs	r2, #32
 800090e:	1b12      	subs	r2, r2, r4
 8000910:	4644      	mov	r4, r8
 8000912:	4094      	lsls	r4, r2
 8000914:	000f      	movs	r7, r1
 8000916:	46a1      	mov	r9, r4
 8000918:	4664      	mov	r4, ip
 800091a:	4091      	lsls	r1, r2
 800091c:	40e7      	lsrs	r7, r4
 800091e:	464c      	mov	r4, r9
 8000920:	1e4a      	subs	r2, r1, #1
 8000922:	4191      	sbcs	r1, r2
 8000924:	433c      	orrs	r4, r7
 8000926:	4642      	mov	r2, r8
 8000928:	430c      	orrs	r4, r1
 800092a:	4661      	mov	r1, ip
 800092c:	40ca      	lsrs	r2, r1
 800092e:	1880      	adds	r0, r0, r2
 8000930:	e6f4      	b.n	800071c <__aeabi_dadd+0x274>
 8000932:	4c79      	ldr	r4, [pc, #484]	; (8000b18 <__aeabi_dadd+0x670>)
 8000934:	42a2      	cmp	r2, r4
 8000936:	d100      	bne.n	800093a <__aeabi_dadd+0x492>
 8000938:	e6fd      	b.n	8000736 <__aeabi_dadd+0x28e>
 800093a:	1859      	adds	r1, r3, r1
 800093c:	4299      	cmp	r1, r3
 800093e:	419b      	sbcs	r3, r3
 8000940:	4440      	add	r0, r8
 8000942:	425f      	negs	r7, r3
 8000944:	19c7      	adds	r7, r0, r7
 8000946:	07fc      	lsls	r4, r7, #31
 8000948:	0849      	lsrs	r1, r1, #1
 800094a:	0016      	movs	r6, r2
 800094c:	430c      	orrs	r4, r1
 800094e:	087f      	lsrs	r7, r7, #1
 8000950:	e6cf      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000952:	1acc      	subs	r4, r1, r3
 8000954:	42a1      	cmp	r1, r4
 8000956:	41bf      	sbcs	r7, r7
 8000958:	4643      	mov	r3, r8
 800095a:	427f      	negs	r7, r7
 800095c:	1a18      	subs	r0, r3, r0
 800095e:	4655      	mov	r5, sl
 8000960:	1bc7      	subs	r7, r0, r7
 8000962:	e5f7      	b.n	8000554 <__aeabi_dadd+0xac>
 8000964:	08c9      	lsrs	r1, r1, #3
 8000966:	077b      	lsls	r3, r7, #29
 8000968:	4655      	mov	r5, sl
 800096a:	430b      	orrs	r3, r1
 800096c:	08f8      	lsrs	r0, r7, #3
 800096e:	e6c8      	b.n	8000702 <__aeabi_dadd+0x25a>
 8000970:	2c00      	cmp	r4, #0
 8000972:	d000      	beq.n	8000976 <__aeabi_dadd+0x4ce>
 8000974:	e081      	b.n	8000a7a <__aeabi_dadd+0x5d2>
 8000976:	4643      	mov	r3, r8
 8000978:	430b      	orrs	r3, r1
 800097a:	d115      	bne.n	80009a8 <__aeabi_dadd+0x500>
 800097c:	2080      	movs	r0, #128	; 0x80
 800097e:	2500      	movs	r5, #0
 8000980:	0300      	lsls	r0, r0, #12
 8000982:	e6e3      	b.n	800074c <__aeabi_dadd+0x2a4>
 8000984:	1a5c      	subs	r4, r3, r1
 8000986:	42a3      	cmp	r3, r4
 8000988:	419b      	sbcs	r3, r3
 800098a:	1bc7      	subs	r7, r0, r7
 800098c:	425b      	negs	r3, r3
 800098e:	2601      	movs	r6, #1
 8000990:	1aff      	subs	r7, r7, r3
 8000992:	e5da      	b.n	800054a <__aeabi_dadd+0xa2>
 8000994:	0742      	lsls	r2, r0, #29
 8000996:	08db      	lsrs	r3, r3, #3
 8000998:	4313      	orrs	r3, r2
 800099a:	08c0      	lsrs	r0, r0, #3
 800099c:	e6d2      	b.n	8000744 <__aeabi_dadd+0x29c>
 800099e:	0742      	lsls	r2, r0, #29
 80009a0:	08db      	lsrs	r3, r3, #3
 80009a2:	4313      	orrs	r3, r2
 80009a4:	08c0      	lsrs	r0, r0, #3
 80009a6:	e6ac      	b.n	8000702 <__aeabi_dadd+0x25a>
 80009a8:	4643      	mov	r3, r8
 80009aa:	4642      	mov	r2, r8
 80009ac:	08c9      	lsrs	r1, r1, #3
 80009ae:	075b      	lsls	r3, r3, #29
 80009b0:	4655      	mov	r5, sl
 80009b2:	430b      	orrs	r3, r1
 80009b4:	08d0      	lsrs	r0, r2, #3
 80009b6:	e6c5      	b.n	8000744 <__aeabi_dadd+0x29c>
 80009b8:	4643      	mov	r3, r8
 80009ba:	4642      	mov	r2, r8
 80009bc:	075b      	lsls	r3, r3, #29
 80009be:	08c9      	lsrs	r1, r1, #3
 80009c0:	430b      	orrs	r3, r1
 80009c2:	08d0      	lsrs	r0, r2, #3
 80009c4:	e6be      	b.n	8000744 <__aeabi_dadd+0x29c>
 80009c6:	4303      	orrs	r3, r0
 80009c8:	001c      	movs	r4, r3
 80009ca:	1e63      	subs	r3, r4, #1
 80009cc:	419c      	sbcs	r4, r3
 80009ce:	e6fc      	b.n	80007ca <__aeabi_dadd+0x322>
 80009d0:	0002      	movs	r2, r0
 80009d2:	3c20      	subs	r4, #32
 80009d4:	40e2      	lsrs	r2, r4
 80009d6:	0014      	movs	r4, r2
 80009d8:	4662      	mov	r2, ip
 80009da:	2a20      	cmp	r2, #32
 80009dc:	d003      	beq.n	80009e6 <__aeabi_dadd+0x53e>
 80009de:	2540      	movs	r5, #64	; 0x40
 80009e0:	1aad      	subs	r5, r5, r2
 80009e2:	40a8      	lsls	r0, r5
 80009e4:	4303      	orrs	r3, r0
 80009e6:	1e58      	subs	r0, r3, #1
 80009e8:	4183      	sbcs	r3, r0
 80009ea:	4323      	orrs	r3, r4
 80009ec:	e775      	b.n	80008da <__aeabi_dadd+0x432>
 80009ee:	2a00      	cmp	r2, #0
 80009f0:	d0e2      	beq.n	80009b8 <__aeabi_dadd+0x510>
 80009f2:	003a      	movs	r2, r7
 80009f4:	430a      	orrs	r2, r1
 80009f6:	d0cd      	beq.n	8000994 <__aeabi_dadd+0x4ec>
 80009f8:	0742      	lsls	r2, r0, #29
 80009fa:	08db      	lsrs	r3, r3, #3
 80009fc:	4313      	orrs	r3, r2
 80009fe:	2280      	movs	r2, #128	; 0x80
 8000a00:	08c0      	lsrs	r0, r0, #3
 8000a02:	0312      	lsls	r2, r2, #12
 8000a04:	4210      	tst	r0, r2
 8000a06:	d006      	beq.n	8000a16 <__aeabi_dadd+0x56e>
 8000a08:	08fc      	lsrs	r4, r7, #3
 8000a0a:	4214      	tst	r4, r2
 8000a0c:	d103      	bne.n	8000a16 <__aeabi_dadd+0x56e>
 8000a0e:	0020      	movs	r0, r4
 8000a10:	08cb      	lsrs	r3, r1, #3
 8000a12:	077a      	lsls	r2, r7, #29
 8000a14:	4313      	orrs	r3, r2
 8000a16:	0f5a      	lsrs	r2, r3, #29
 8000a18:	00db      	lsls	r3, r3, #3
 8000a1a:	0752      	lsls	r2, r2, #29
 8000a1c:	08db      	lsrs	r3, r3, #3
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	e690      	b.n	8000744 <__aeabi_dadd+0x29c>
 8000a22:	4643      	mov	r3, r8
 8000a24:	430b      	orrs	r3, r1
 8000a26:	d100      	bne.n	8000a2a <__aeabi_dadd+0x582>
 8000a28:	e709      	b.n	800083e <__aeabi_dadd+0x396>
 8000a2a:	4643      	mov	r3, r8
 8000a2c:	4642      	mov	r2, r8
 8000a2e:	08c9      	lsrs	r1, r1, #3
 8000a30:	075b      	lsls	r3, r3, #29
 8000a32:	4655      	mov	r5, sl
 8000a34:	430b      	orrs	r3, r1
 8000a36:	08d0      	lsrs	r0, r2, #3
 8000a38:	e666      	b.n	8000708 <__aeabi_dadd+0x260>
 8000a3a:	1acc      	subs	r4, r1, r3
 8000a3c:	42a1      	cmp	r1, r4
 8000a3e:	4189      	sbcs	r1, r1
 8000a40:	1a3f      	subs	r7, r7, r0
 8000a42:	4249      	negs	r1, r1
 8000a44:	4655      	mov	r5, sl
 8000a46:	2601      	movs	r6, #1
 8000a48:	1a7f      	subs	r7, r7, r1
 8000a4a:	e57e      	b.n	800054a <__aeabi_dadd+0xa2>
 8000a4c:	4642      	mov	r2, r8
 8000a4e:	1a5c      	subs	r4, r3, r1
 8000a50:	1a87      	subs	r7, r0, r2
 8000a52:	42a3      	cmp	r3, r4
 8000a54:	4192      	sbcs	r2, r2
 8000a56:	4252      	negs	r2, r2
 8000a58:	1abf      	subs	r7, r7, r2
 8000a5a:	023a      	lsls	r2, r7, #8
 8000a5c:	d53d      	bpl.n	8000ada <__aeabi_dadd+0x632>
 8000a5e:	1acc      	subs	r4, r1, r3
 8000a60:	42a1      	cmp	r1, r4
 8000a62:	4189      	sbcs	r1, r1
 8000a64:	4643      	mov	r3, r8
 8000a66:	4249      	negs	r1, r1
 8000a68:	1a1f      	subs	r7, r3, r0
 8000a6a:	4655      	mov	r5, sl
 8000a6c:	1a7f      	subs	r7, r7, r1
 8000a6e:	e595      	b.n	800059c <__aeabi_dadd+0xf4>
 8000a70:	077b      	lsls	r3, r7, #29
 8000a72:	08c9      	lsrs	r1, r1, #3
 8000a74:	430b      	orrs	r3, r1
 8000a76:	08f8      	lsrs	r0, r7, #3
 8000a78:	e643      	b.n	8000702 <__aeabi_dadd+0x25a>
 8000a7a:	4644      	mov	r4, r8
 8000a7c:	08db      	lsrs	r3, r3, #3
 8000a7e:	430c      	orrs	r4, r1
 8000a80:	d130      	bne.n	8000ae4 <__aeabi_dadd+0x63c>
 8000a82:	0742      	lsls	r2, r0, #29
 8000a84:	4313      	orrs	r3, r2
 8000a86:	08c0      	lsrs	r0, r0, #3
 8000a88:	e65c      	b.n	8000744 <__aeabi_dadd+0x29c>
 8000a8a:	077b      	lsls	r3, r7, #29
 8000a8c:	08c9      	lsrs	r1, r1, #3
 8000a8e:	430b      	orrs	r3, r1
 8000a90:	08f8      	lsrs	r0, r7, #3
 8000a92:	e639      	b.n	8000708 <__aeabi_dadd+0x260>
 8000a94:	185c      	adds	r4, r3, r1
 8000a96:	429c      	cmp	r4, r3
 8000a98:	419b      	sbcs	r3, r3
 8000a9a:	4440      	add	r0, r8
 8000a9c:	425b      	negs	r3, r3
 8000a9e:	18c7      	adds	r7, r0, r3
 8000aa0:	023b      	lsls	r3, r7, #8
 8000aa2:	d400      	bmi.n	8000aa6 <__aeabi_dadd+0x5fe>
 8000aa4:	e625      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000aa6:	4b1d      	ldr	r3, [pc, #116]	; (8000b1c <__aeabi_dadd+0x674>)
 8000aa8:	2601      	movs	r6, #1
 8000aaa:	401f      	ands	r7, r3
 8000aac:	e621      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000aae:	0004      	movs	r4, r0
 8000ab0:	3a20      	subs	r2, #32
 8000ab2:	40d4      	lsrs	r4, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	2a20      	cmp	r2, #32
 8000ab8:	d004      	beq.n	8000ac4 <__aeabi_dadd+0x61c>
 8000aba:	2240      	movs	r2, #64	; 0x40
 8000abc:	4666      	mov	r6, ip
 8000abe:	1b92      	subs	r2, r2, r6
 8000ac0:	4090      	lsls	r0, r2
 8000ac2:	4303      	orrs	r3, r0
 8000ac4:	1e5a      	subs	r2, r3, #1
 8000ac6:	4193      	sbcs	r3, r2
 8000ac8:	431c      	orrs	r4, r3
 8000aca:	e67e      	b.n	80007ca <__aeabi_dadd+0x322>
 8000acc:	185c      	adds	r4, r3, r1
 8000ace:	428c      	cmp	r4, r1
 8000ad0:	4189      	sbcs	r1, r1
 8000ad2:	4440      	add	r0, r8
 8000ad4:	4249      	negs	r1, r1
 8000ad6:	1847      	adds	r7, r0, r1
 8000ad8:	e6dd      	b.n	8000896 <__aeabi_dadd+0x3ee>
 8000ada:	0023      	movs	r3, r4
 8000adc:	433b      	orrs	r3, r7
 8000ade:	d100      	bne.n	8000ae2 <__aeabi_dadd+0x63a>
 8000ae0:	e6ad      	b.n	800083e <__aeabi_dadd+0x396>
 8000ae2:	e606      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000ae4:	0744      	lsls	r4, r0, #29
 8000ae6:	4323      	orrs	r3, r4
 8000ae8:	2480      	movs	r4, #128	; 0x80
 8000aea:	08c0      	lsrs	r0, r0, #3
 8000aec:	0324      	lsls	r4, r4, #12
 8000aee:	4220      	tst	r0, r4
 8000af0:	d008      	beq.n	8000b04 <__aeabi_dadd+0x65c>
 8000af2:	4642      	mov	r2, r8
 8000af4:	08d6      	lsrs	r6, r2, #3
 8000af6:	4226      	tst	r6, r4
 8000af8:	d104      	bne.n	8000b04 <__aeabi_dadd+0x65c>
 8000afa:	4655      	mov	r5, sl
 8000afc:	0030      	movs	r0, r6
 8000afe:	08cb      	lsrs	r3, r1, #3
 8000b00:	0751      	lsls	r1, r2, #29
 8000b02:	430b      	orrs	r3, r1
 8000b04:	0f5a      	lsrs	r2, r3, #29
 8000b06:	00db      	lsls	r3, r3, #3
 8000b08:	08db      	lsrs	r3, r3, #3
 8000b0a:	0752      	lsls	r2, r2, #29
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	e619      	b.n	8000744 <__aeabi_dadd+0x29c>
 8000b10:	2300      	movs	r3, #0
 8000b12:	4a01      	ldr	r2, [pc, #4]	; (8000b18 <__aeabi_dadd+0x670>)
 8000b14:	001f      	movs	r7, r3
 8000b16:	e55e      	b.n	80005d6 <__aeabi_dadd+0x12e>
 8000b18:	000007ff 	.word	0x000007ff
 8000b1c:	ff7fffff 	.word	0xff7fffff

08000b20 <__aeabi_ddiv>:
 8000b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b22:	4657      	mov	r7, sl
 8000b24:	464e      	mov	r6, r9
 8000b26:	4645      	mov	r5, r8
 8000b28:	46de      	mov	lr, fp
 8000b2a:	b5e0      	push	{r5, r6, r7, lr}
 8000b2c:	4681      	mov	r9, r0
 8000b2e:	0005      	movs	r5, r0
 8000b30:	030c      	lsls	r4, r1, #12
 8000b32:	0048      	lsls	r0, r1, #1
 8000b34:	4692      	mov	sl, r2
 8000b36:	001f      	movs	r7, r3
 8000b38:	b085      	sub	sp, #20
 8000b3a:	0b24      	lsrs	r4, r4, #12
 8000b3c:	0d40      	lsrs	r0, r0, #21
 8000b3e:	0fce      	lsrs	r6, r1, #31
 8000b40:	2800      	cmp	r0, #0
 8000b42:	d100      	bne.n	8000b46 <__aeabi_ddiv+0x26>
 8000b44:	e156      	b.n	8000df4 <__aeabi_ddiv+0x2d4>
 8000b46:	4bd4      	ldr	r3, [pc, #848]	; (8000e98 <__aeabi_ddiv+0x378>)
 8000b48:	4298      	cmp	r0, r3
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_ddiv+0x2e>
 8000b4c:	e172      	b.n	8000e34 <__aeabi_ddiv+0x314>
 8000b4e:	0f6b      	lsrs	r3, r5, #29
 8000b50:	00e4      	lsls	r4, r4, #3
 8000b52:	431c      	orrs	r4, r3
 8000b54:	2380      	movs	r3, #128	; 0x80
 8000b56:	041b      	lsls	r3, r3, #16
 8000b58:	4323      	orrs	r3, r4
 8000b5a:	4698      	mov	r8, r3
 8000b5c:	4bcf      	ldr	r3, [pc, #828]	; (8000e9c <__aeabi_ddiv+0x37c>)
 8000b5e:	00ed      	lsls	r5, r5, #3
 8000b60:	469b      	mov	fp, r3
 8000b62:	2300      	movs	r3, #0
 8000b64:	4699      	mov	r9, r3
 8000b66:	4483      	add	fp, r0
 8000b68:	9300      	str	r3, [sp, #0]
 8000b6a:	033c      	lsls	r4, r7, #12
 8000b6c:	007b      	lsls	r3, r7, #1
 8000b6e:	4650      	mov	r0, sl
 8000b70:	0b24      	lsrs	r4, r4, #12
 8000b72:	0d5b      	lsrs	r3, r3, #21
 8000b74:	0fff      	lsrs	r7, r7, #31
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d100      	bne.n	8000b7c <__aeabi_ddiv+0x5c>
 8000b7a:	e11f      	b.n	8000dbc <__aeabi_ddiv+0x29c>
 8000b7c:	4ac6      	ldr	r2, [pc, #792]	; (8000e98 <__aeabi_ddiv+0x378>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d100      	bne.n	8000b84 <__aeabi_ddiv+0x64>
 8000b82:	e162      	b.n	8000e4a <__aeabi_ddiv+0x32a>
 8000b84:	49c5      	ldr	r1, [pc, #788]	; (8000e9c <__aeabi_ddiv+0x37c>)
 8000b86:	0f42      	lsrs	r2, r0, #29
 8000b88:	468c      	mov	ip, r1
 8000b8a:	00e4      	lsls	r4, r4, #3
 8000b8c:	4659      	mov	r1, fp
 8000b8e:	4314      	orrs	r4, r2
 8000b90:	2280      	movs	r2, #128	; 0x80
 8000b92:	4463      	add	r3, ip
 8000b94:	0412      	lsls	r2, r2, #16
 8000b96:	1acb      	subs	r3, r1, r3
 8000b98:	4314      	orrs	r4, r2
 8000b9a:	469b      	mov	fp, r3
 8000b9c:	00c2      	lsls	r2, r0, #3
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	0033      	movs	r3, r6
 8000ba2:	407b      	eors	r3, r7
 8000ba4:	469a      	mov	sl, r3
 8000ba6:	464b      	mov	r3, r9
 8000ba8:	2b0f      	cmp	r3, #15
 8000baa:	d827      	bhi.n	8000bfc <__aeabi_ddiv+0xdc>
 8000bac:	49bc      	ldr	r1, [pc, #752]	; (8000ea0 <__aeabi_ddiv+0x380>)
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	58cb      	ldr	r3, [r1, r3]
 8000bb2:	469f      	mov	pc, r3
 8000bb4:	46b2      	mov	sl, r6
 8000bb6:	9b00      	ldr	r3, [sp, #0]
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d016      	beq.n	8000bea <__aeabi_ddiv+0xca>
 8000bbc:	2b03      	cmp	r3, #3
 8000bbe:	d100      	bne.n	8000bc2 <__aeabi_ddiv+0xa2>
 8000bc0:	e28e      	b.n	80010e0 <__aeabi_ddiv+0x5c0>
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d000      	beq.n	8000bc8 <__aeabi_ddiv+0xa8>
 8000bc6:	e0d9      	b.n	8000d7c <__aeabi_ddiv+0x25c>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	2400      	movs	r4, #0
 8000bcc:	2500      	movs	r5, #0
 8000bce:	4652      	mov	r2, sl
 8000bd0:	051b      	lsls	r3, r3, #20
 8000bd2:	4323      	orrs	r3, r4
 8000bd4:	07d2      	lsls	r2, r2, #31
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	0028      	movs	r0, r5
 8000bda:	0019      	movs	r1, r3
 8000bdc:	b005      	add	sp, #20
 8000bde:	bcf0      	pop	{r4, r5, r6, r7}
 8000be0:	46bb      	mov	fp, r7
 8000be2:	46b2      	mov	sl, r6
 8000be4:	46a9      	mov	r9, r5
 8000be6:	46a0      	mov	r8, r4
 8000be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bea:	2400      	movs	r4, #0
 8000bec:	2500      	movs	r5, #0
 8000bee:	4baa      	ldr	r3, [pc, #680]	; (8000e98 <__aeabi_ddiv+0x378>)
 8000bf0:	e7ed      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000bf2:	46ba      	mov	sl, r7
 8000bf4:	46a0      	mov	r8, r4
 8000bf6:	0015      	movs	r5, r2
 8000bf8:	9000      	str	r0, [sp, #0]
 8000bfa:	e7dc      	b.n	8000bb6 <__aeabi_ddiv+0x96>
 8000bfc:	4544      	cmp	r4, r8
 8000bfe:	d200      	bcs.n	8000c02 <__aeabi_ddiv+0xe2>
 8000c00:	e1c7      	b.n	8000f92 <__aeabi_ddiv+0x472>
 8000c02:	d100      	bne.n	8000c06 <__aeabi_ddiv+0xe6>
 8000c04:	e1c2      	b.n	8000f8c <__aeabi_ddiv+0x46c>
 8000c06:	2301      	movs	r3, #1
 8000c08:	425b      	negs	r3, r3
 8000c0a:	469c      	mov	ip, r3
 8000c0c:	002e      	movs	r6, r5
 8000c0e:	4640      	mov	r0, r8
 8000c10:	2500      	movs	r5, #0
 8000c12:	44e3      	add	fp, ip
 8000c14:	0223      	lsls	r3, r4, #8
 8000c16:	0e14      	lsrs	r4, r2, #24
 8000c18:	431c      	orrs	r4, r3
 8000c1a:	0c1b      	lsrs	r3, r3, #16
 8000c1c:	4699      	mov	r9, r3
 8000c1e:	0423      	lsls	r3, r4, #16
 8000c20:	0c1f      	lsrs	r7, r3, #16
 8000c22:	0212      	lsls	r2, r2, #8
 8000c24:	4649      	mov	r1, r9
 8000c26:	9200      	str	r2, [sp, #0]
 8000c28:	9701      	str	r7, [sp, #4]
 8000c2a:	f7ff fb0f 	bl	800024c <__aeabi_uidivmod>
 8000c2e:	0002      	movs	r2, r0
 8000c30:	437a      	muls	r2, r7
 8000c32:	040b      	lsls	r3, r1, #16
 8000c34:	0c31      	lsrs	r1, r6, #16
 8000c36:	4680      	mov	r8, r0
 8000c38:	4319      	orrs	r1, r3
 8000c3a:	428a      	cmp	r2, r1
 8000c3c:	d907      	bls.n	8000c4e <__aeabi_ddiv+0x12e>
 8000c3e:	2301      	movs	r3, #1
 8000c40:	425b      	negs	r3, r3
 8000c42:	469c      	mov	ip, r3
 8000c44:	1909      	adds	r1, r1, r4
 8000c46:	44e0      	add	r8, ip
 8000c48:	428c      	cmp	r4, r1
 8000c4a:	d800      	bhi.n	8000c4e <__aeabi_ddiv+0x12e>
 8000c4c:	e207      	b.n	800105e <__aeabi_ddiv+0x53e>
 8000c4e:	1a88      	subs	r0, r1, r2
 8000c50:	4649      	mov	r1, r9
 8000c52:	f7ff fafb 	bl	800024c <__aeabi_uidivmod>
 8000c56:	0409      	lsls	r1, r1, #16
 8000c58:	468c      	mov	ip, r1
 8000c5a:	0431      	lsls	r1, r6, #16
 8000c5c:	4666      	mov	r6, ip
 8000c5e:	9a01      	ldr	r2, [sp, #4]
 8000c60:	0c09      	lsrs	r1, r1, #16
 8000c62:	4342      	muls	r2, r0
 8000c64:	0003      	movs	r3, r0
 8000c66:	4331      	orrs	r1, r6
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	d904      	bls.n	8000c76 <__aeabi_ddiv+0x156>
 8000c6c:	1909      	adds	r1, r1, r4
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	428c      	cmp	r4, r1
 8000c72:	d800      	bhi.n	8000c76 <__aeabi_ddiv+0x156>
 8000c74:	e1ed      	b.n	8001052 <__aeabi_ddiv+0x532>
 8000c76:	1a88      	subs	r0, r1, r2
 8000c78:	4642      	mov	r2, r8
 8000c7a:	0412      	lsls	r2, r2, #16
 8000c7c:	431a      	orrs	r2, r3
 8000c7e:	4690      	mov	r8, r2
 8000c80:	4641      	mov	r1, r8
 8000c82:	9b00      	ldr	r3, [sp, #0]
 8000c84:	040e      	lsls	r6, r1, #16
 8000c86:	0c1b      	lsrs	r3, r3, #16
 8000c88:	001f      	movs	r7, r3
 8000c8a:	9302      	str	r3, [sp, #8]
 8000c8c:	9b00      	ldr	r3, [sp, #0]
 8000c8e:	0c36      	lsrs	r6, r6, #16
 8000c90:	041b      	lsls	r3, r3, #16
 8000c92:	0c19      	lsrs	r1, r3, #16
 8000c94:	000b      	movs	r3, r1
 8000c96:	4373      	muls	r3, r6
 8000c98:	0c12      	lsrs	r2, r2, #16
 8000c9a:	437e      	muls	r6, r7
 8000c9c:	9103      	str	r1, [sp, #12]
 8000c9e:	4351      	muls	r1, r2
 8000ca0:	437a      	muls	r2, r7
 8000ca2:	0c1f      	lsrs	r7, r3, #16
 8000ca4:	46bc      	mov	ip, r7
 8000ca6:	1876      	adds	r6, r6, r1
 8000ca8:	4466      	add	r6, ip
 8000caa:	42b1      	cmp	r1, r6
 8000cac:	d903      	bls.n	8000cb6 <__aeabi_ddiv+0x196>
 8000cae:	2180      	movs	r1, #128	; 0x80
 8000cb0:	0249      	lsls	r1, r1, #9
 8000cb2:	468c      	mov	ip, r1
 8000cb4:	4462      	add	r2, ip
 8000cb6:	0c31      	lsrs	r1, r6, #16
 8000cb8:	188a      	adds	r2, r1, r2
 8000cba:	0431      	lsls	r1, r6, #16
 8000cbc:	041e      	lsls	r6, r3, #16
 8000cbe:	0c36      	lsrs	r6, r6, #16
 8000cc0:	198e      	adds	r6, r1, r6
 8000cc2:	4290      	cmp	r0, r2
 8000cc4:	d302      	bcc.n	8000ccc <__aeabi_ddiv+0x1ac>
 8000cc6:	d112      	bne.n	8000cee <__aeabi_ddiv+0x1ce>
 8000cc8:	42b5      	cmp	r5, r6
 8000cca:	d210      	bcs.n	8000cee <__aeabi_ddiv+0x1ce>
 8000ccc:	4643      	mov	r3, r8
 8000cce:	1e59      	subs	r1, r3, #1
 8000cd0:	9b00      	ldr	r3, [sp, #0]
 8000cd2:	469c      	mov	ip, r3
 8000cd4:	4465      	add	r5, ip
 8000cd6:	001f      	movs	r7, r3
 8000cd8:	429d      	cmp	r5, r3
 8000cda:	419b      	sbcs	r3, r3
 8000cdc:	425b      	negs	r3, r3
 8000cde:	191b      	adds	r3, r3, r4
 8000ce0:	18c0      	adds	r0, r0, r3
 8000ce2:	4284      	cmp	r4, r0
 8000ce4:	d200      	bcs.n	8000ce8 <__aeabi_ddiv+0x1c8>
 8000ce6:	e1a0      	b.n	800102a <__aeabi_ddiv+0x50a>
 8000ce8:	d100      	bne.n	8000cec <__aeabi_ddiv+0x1cc>
 8000cea:	e19b      	b.n	8001024 <__aeabi_ddiv+0x504>
 8000cec:	4688      	mov	r8, r1
 8000cee:	1bae      	subs	r6, r5, r6
 8000cf0:	42b5      	cmp	r5, r6
 8000cf2:	41ad      	sbcs	r5, r5
 8000cf4:	1a80      	subs	r0, r0, r2
 8000cf6:	426d      	negs	r5, r5
 8000cf8:	1b40      	subs	r0, r0, r5
 8000cfa:	4284      	cmp	r4, r0
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_ddiv+0x1e0>
 8000cfe:	e1d5      	b.n	80010ac <__aeabi_ddiv+0x58c>
 8000d00:	4649      	mov	r1, r9
 8000d02:	f7ff faa3 	bl	800024c <__aeabi_uidivmod>
 8000d06:	9a01      	ldr	r2, [sp, #4]
 8000d08:	040b      	lsls	r3, r1, #16
 8000d0a:	4342      	muls	r2, r0
 8000d0c:	0c31      	lsrs	r1, r6, #16
 8000d0e:	0005      	movs	r5, r0
 8000d10:	4319      	orrs	r1, r3
 8000d12:	428a      	cmp	r2, r1
 8000d14:	d900      	bls.n	8000d18 <__aeabi_ddiv+0x1f8>
 8000d16:	e16c      	b.n	8000ff2 <__aeabi_ddiv+0x4d2>
 8000d18:	1a88      	subs	r0, r1, r2
 8000d1a:	4649      	mov	r1, r9
 8000d1c:	f7ff fa96 	bl	800024c <__aeabi_uidivmod>
 8000d20:	9a01      	ldr	r2, [sp, #4]
 8000d22:	0436      	lsls	r6, r6, #16
 8000d24:	4342      	muls	r2, r0
 8000d26:	0409      	lsls	r1, r1, #16
 8000d28:	0c36      	lsrs	r6, r6, #16
 8000d2a:	0003      	movs	r3, r0
 8000d2c:	430e      	orrs	r6, r1
 8000d2e:	42b2      	cmp	r2, r6
 8000d30:	d900      	bls.n	8000d34 <__aeabi_ddiv+0x214>
 8000d32:	e153      	b.n	8000fdc <__aeabi_ddiv+0x4bc>
 8000d34:	9803      	ldr	r0, [sp, #12]
 8000d36:	1ab6      	subs	r6, r6, r2
 8000d38:	0002      	movs	r2, r0
 8000d3a:	042d      	lsls	r5, r5, #16
 8000d3c:	431d      	orrs	r5, r3
 8000d3e:	9f02      	ldr	r7, [sp, #8]
 8000d40:	042b      	lsls	r3, r5, #16
 8000d42:	0c1b      	lsrs	r3, r3, #16
 8000d44:	435a      	muls	r2, r3
 8000d46:	437b      	muls	r3, r7
 8000d48:	469c      	mov	ip, r3
 8000d4a:	0c29      	lsrs	r1, r5, #16
 8000d4c:	4348      	muls	r0, r1
 8000d4e:	0c13      	lsrs	r3, r2, #16
 8000d50:	4484      	add	ip, r0
 8000d52:	4463      	add	r3, ip
 8000d54:	4379      	muls	r1, r7
 8000d56:	4298      	cmp	r0, r3
 8000d58:	d903      	bls.n	8000d62 <__aeabi_ddiv+0x242>
 8000d5a:	2080      	movs	r0, #128	; 0x80
 8000d5c:	0240      	lsls	r0, r0, #9
 8000d5e:	4684      	mov	ip, r0
 8000d60:	4461      	add	r1, ip
 8000d62:	0c18      	lsrs	r0, r3, #16
 8000d64:	0412      	lsls	r2, r2, #16
 8000d66:	041b      	lsls	r3, r3, #16
 8000d68:	0c12      	lsrs	r2, r2, #16
 8000d6a:	1841      	adds	r1, r0, r1
 8000d6c:	189b      	adds	r3, r3, r2
 8000d6e:	428e      	cmp	r6, r1
 8000d70:	d200      	bcs.n	8000d74 <__aeabi_ddiv+0x254>
 8000d72:	e0ff      	b.n	8000f74 <__aeabi_ddiv+0x454>
 8000d74:	d100      	bne.n	8000d78 <__aeabi_ddiv+0x258>
 8000d76:	e0fa      	b.n	8000f6e <__aeabi_ddiv+0x44e>
 8000d78:	2301      	movs	r3, #1
 8000d7a:	431d      	orrs	r5, r3
 8000d7c:	4a49      	ldr	r2, [pc, #292]	; (8000ea4 <__aeabi_ddiv+0x384>)
 8000d7e:	445a      	add	r2, fp
 8000d80:	2a00      	cmp	r2, #0
 8000d82:	dc00      	bgt.n	8000d86 <__aeabi_ddiv+0x266>
 8000d84:	e0aa      	b.n	8000edc <__aeabi_ddiv+0x3bc>
 8000d86:	076b      	lsls	r3, r5, #29
 8000d88:	d000      	beq.n	8000d8c <__aeabi_ddiv+0x26c>
 8000d8a:	e13d      	b.n	8001008 <__aeabi_ddiv+0x4e8>
 8000d8c:	08ed      	lsrs	r5, r5, #3
 8000d8e:	4643      	mov	r3, r8
 8000d90:	01db      	lsls	r3, r3, #7
 8000d92:	d506      	bpl.n	8000da2 <__aeabi_ddiv+0x282>
 8000d94:	4642      	mov	r2, r8
 8000d96:	4b44      	ldr	r3, [pc, #272]	; (8000ea8 <__aeabi_ddiv+0x388>)
 8000d98:	401a      	ands	r2, r3
 8000d9a:	4690      	mov	r8, r2
 8000d9c:	2280      	movs	r2, #128	; 0x80
 8000d9e:	00d2      	lsls	r2, r2, #3
 8000da0:	445a      	add	r2, fp
 8000da2:	4b42      	ldr	r3, [pc, #264]	; (8000eac <__aeabi_ddiv+0x38c>)
 8000da4:	429a      	cmp	r2, r3
 8000da6:	dd00      	ble.n	8000daa <__aeabi_ddiv+0x28a>
 8000da8:	e71f      	b.n	8000bea <__aeabi_ddiv+0xca>
 8000daa:	4643      	mov	r3, r8
 8000dac:	075b      	lsls	r3, r3, #29
 8000dae:	431d      	orrs	r5, r3
 8000db0:	4643      	mov	r3, r8
 8000db2:	0552      	lsls	r2, r2, #21
 8000db4:	025c      	lsls	r4, r3, #9
 8000db6:	0b24      	lsrs	r4, r4, #12
 8000db8:	0d53      	lsrs	r3, r2, #21
 8000dba:	e708      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000dbc:	4652      	mov	r2, sl
 8000dbe:	4322      	orrs	r2, r4
 8000dc0:	d100      	bne.n	8000dc4 <__aeabi_ddiv+0x2a4>
 8000dc2:	e07b      	b.n	8000ebc <__aeabi_ddiv+0x39c>
 8000dc4:	2c00      	cmp	r4, #0
 8000dc6:	d100      	bne.n	8000dca <__aeabi_ddiv+0x2aa>
 8000dc8:	e0fa      	b.n	8000fc0 <__aeabi_ddiv+0x4a0>
 8000dca:	0020      	movs	r0, r4
 8000dcc:	f001 fa22 	bl	8002214 <__clzsi2>
 8000dd0:	0002      	movs	r2, r0
 8000dd2:	3a0b      	subs	r2, #11
 8000dd4:	231d      	movs	r3, #29
 8000dd6:	0001      	movs	r1, r0
 8000dd8:	1a9b      	subs	r3, r3, r2
 8000dda:	4652      	mov	r2, sl
 8000ddc:	3908      	subs	r1, #8
 8000dde:	40da      	lsrs	r2, r3
 8000de0:	408c      	lsls	r4, r1
 8000de2:	4314      	orrs	r4, r2
 8000de4:	4652      	mov	r2, sl
 8000de6:	408a      	lsls	r2, r1
 8000de8:	4b31      	ldr	r3, [pc, #196]	; (8000eb0 <__aeabi_ddiv+0x390>)
 8000dea:	4458      	add	r0, fp
 8000dec:	469b      	mov	fp, r3
 8000dee:	4483      	add	fp, r0
 8000df0:	2000      	movs	r0, #0
 8000df2:	e6d5      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000df4:	464b      	mov	r3, r9
 8000df6:	4323      	orrs	r3, r4
 8000df8:	4698      	mov	r8, r3
 8000dfa:	d044      	beq.n	8000e86 <__aeabi_ddiv+0x366>
 8000dfc:	2c00      	cmp	r4, #0
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_ddiv+0x2e2>
 8000e00:	e0ce      	b.n	8000fa0 <__aeabi_ddiv+0x480>
 8000e02:	0020      	movs	r0, r4
 8000e04:	f001 fa06 	bl	8002214 <__clzsi2>
 8000e08:	0001      	movs	r1, r0
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	390b      	subs	r1, #11
 8000e0e:	231d      	movs	r3, #29
 8000e10:	1a5b      	subs	r3, r3, r1
 8000e12:	4649      	mov	r1, r9
 8000e14:	0010      	movs	r0, r2
 8000e16:	40d9      	lsrs	r1, r3
 8000e18:	3808      	subs	r0, #8
 8000e1a:	4084      	lsls	r4, r0
 8000e1c:	000b      	movs	r3, r1
 8000e1e:	464d      	mov	r5, r9
 8000e20:	4323      	orrs	r3, r4
 8000e22:	4698      	mov	r8, r3
 8000e24:	4085      	lsls	r5, r0
 8000e26:	4823      	ldr	r0, [pc, #140]	; (8000eb4 <__aeabi_ddiv+0x394>)
 8000e28:	1a83      	subs	r3, r0, r2
 8000e2a:	469b      	mov	fp, r3
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	4699      	mov	r9, r3
 8000e30:	9300      	str	r3, [sp, #0]
 8000e32:	e69a      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e34:	464b      	mov	r3, r9
 8000e36:	4323      	orrs	r3, r4
 8000e38:	4698      	mov	r8, r3
 8000e3a:	d11d      	bne.n	8000e78 <__aeabi_ddiv+0x358>
 8000e3c:	2308      	movs	r3, #8
 8000e3e:	4699      	mov	r9, r3
 8000e40:	3b06      	subs	r3, #6
 8000e42:	2500      	movs	r5, #0
 8000e44:	4683      	mov	fp, r0
 8000e46:	9300      	str	r3, [sp, #0]
 8000e48:	e68f      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e4a:	4652      	mov	r2, sl
 8000e4c:	4322      	orrs	r2, r4
 8000e4e:	d109      	bne.n	8000e64 <__aeabi_ddiv+0x344>
 8000e50:	2302      	movs	r3, #2
 8000e52:	4649      	mov	r1, r9
 8000e54:	4319      	orrs	r1, r3
 8000e56:	4b18      	ldr	r3, [pc, #96]	; (8000eb8 <__aeabi_ddiv+0x398>)
 8000e58:	4689      	mov	r9, r1
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	2400      	movs	r4, #0
 8000e5e:	2002      	movs	r0, #2
 8000e60:	44e3      	add	fp, ip
 8000e62:	e69d      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000e64:	2303      	movs	r3, #3
 8000e66:	464a      	mov	r2, r9
 8000e68:	431a      	orrs	r2, r3
 8000e6a:	4b13      	ldr	r3, [pc, #76]	; (8000eb8 <__aeabi_ddiv+0x398>)
 8000e6c:	4691      	mov	r9, r2
 8000e6e:	469c      	mov	ip, r3
 8000e70:	4652      	mov	r2, sl
 8000e72:	2003      	movs	r0, #3
 8000e74:	44e3      	add	fp, ip
 8000e76:	e693      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000e78:	230c      	movs	r3, #12
 8000e7a:	4699      	mov	r9, r3
 8000e7c:	3b09      	subs	r3, #9
 8000e7e:	46a0      	mov	r8, r4
 8000e80:	4683      	mov	fp, r0
 8000e82:	9300      	str	r3, [sp, #0]
 8000e84:	e671      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e86:	2304      	movs	r3, #4
 8000e88:	4699      	mov	r9, r3
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	469b      	mov	fp, r3
 8000e8e:	3301      	adds	r3, #1
 8000e90:	2500      	movs	r5, #0
 8000e92:	9300      	str	r3, [sp, #0]
 8000e94:	e669      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e96:	46c0      	nop			; (mov r8, r8)
 8000e98:	000007ff 	.word	0x000007ff
 8000e9c:	fffffc01 	.word	0xfffffc01
 8000ea0:	08008958 	.word	0x08008958
 8000ea4:	000003ff 	.word	0x000003ff
 8000ea8:	feffffff 	.word	0xfeffffff
 8000eac:	000007fe 	.word	0x000007fe
 8000eb0:	000003f3 	.word	0x000003f3
 8000eb4:	fffffc0d 	.word	0xfffffc0d
 8000eb8:	fffff801 	.word	0xfffff801
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	4319      	orrs	r1, r3
 8000ec2:	4689      	mov	r9, r1
 8000ec4:	2400      	movs	r4, #0
 8000ec6:	2001      	movs	r0, #1
 8000ec8:	e66a      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000eca:	2300      	movs	r3, #0
 8000ecc:	2480      	movs	r4, #128	; 0x80
 8000ece:	469a      	mov	sl, r3
 8000ed0:	2500      	movs	r5, #0
 8000ed2:	4b8a      	ldr	r3, [pc, #552]	; (80010fc <__aeabi_ddiv+0x5dc>)
 8000ed4:	0324      	lsls	r4, r4, #12
 8000ed6:	e67a      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000ed8:	2501      	movs	r5, #1
 8000eda:	426d      	negs	r5, r5
 8000edc:	2301      	movs	r3, #1
 8000ede:	1a9b      	subs	r3, r3, r2
 8000ee0:	2b38      	cmp	r3, #56	; 0x38
 8000ee2:	dd00      	ble.n	8000ee6 <__aeabi_ddiv+0x3c6>
 8000ee4:	e670      	b.n	8000bc8 <__aeabi_ddiv+0xa8>
 8000ee6:	2b1f      	cmp	r3, #31
 8000ee8:	dc00      	bgt.n	8000eec <__aeabi_ddiv+0x3cc>
 8000eea:	e0bf      	b.n	800106c <__aeabi_ddiv+0x54c>
 8000eec:	211f      	movs	r1, #31
 8000eee:	4249      	negs	r1, r1
 8000ef0:	1a8a      	subs	r2, r1, r2
 8000ef2:	4641      	mov	r1, r8
 8000ef4:	40d1      	lsrs	r1, r2
 8000ef6:	000a      	movs	r2, r1
 8000ef8:	2b20      	cmp	r3, #32
 8000efa:	d004      	beq.n	8000f06 <__aeabi_ddiv+0x3e6>
 8000efc:	4641      	mov	r1, r8
 8000efe:	4b80      	ldr	r3, [pc, #512]	; (8001100 <__aeabi_ddiv+0x5e0>)
 8000f00:	445b      	add	r3, fp
 8000f02:	4099      	lsls	r1, r3
 8000f04:	430d      	orrs	r5, r1
 8000f06:	1e6b      	subs	r3, r5, #1
 8000f08:	419d      	sbcs	r5, r3
 8000f0a:	2307      	movs	r3, #7
 8000f0c:	432a      	orrs	r2, r5
 8000f0e:	001d      	movs	r5, r3
 8000f10:	2400      	movs	r4, #0
 8000f12:	4015      	ands	r5, r2
 8000f14:	4213      	tst	r3, r2
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0x3fa>
 8000f18:	e0d4      	b.n	80010c4 <__aeabi_ddiv+0x5a4>
 8000f1a:	210f      	movs	r1, #15
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	4011      	ands	r1, r2
 8000f20:	2904      	cmp	r1, #4
 8000f22:	d100      	bne.n	8000f26 <__aeabi_ddiv+0x406>
 8000f24:	e0cb      	b.n	80010be <__aeabi_ddiv+0x59e>
 8000f26:	1d11      	adds	r1, r2, #4
 8000f28:	4291      	cmp	r1, r2
 8000f2a:	4192      	sbcs	r2, r2
 8000f2c:	4252      	negs	r2, r2
 8000f2e:	189b      	adds	r3, r3, r2
 8000f30:	000a      	movs	r2, r1
 8000f32:	0219      	lsls	r1, r3, #8
 8000f34:	d400      	bmi.n	8000f38 <__aeabi_ddiv+0x418>
 8000f36:	e0c2      	b.n	80010be <__aeabi_ddiv+0x59e>
 8000f38:	2301      	movs	r3, #1
 8000f3a:	2400      	movs	r4, #0
 8000f3c:	2500      	movs	r5, #0
 8000f3e:	e646      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000f40:	2380      	movs	r3, #128	; 0x80
 8000f42:	4641      	mov	r1, r8
 8000f44:	031b      	lsls	r3, r3, #12
 8000f46:	4219      	tst	r1, r3
 8000f48:	d008      	beq.n	8000f5c <__aeabi_ddiv+0x43c>
 8000f4a:	421c      	tst	r4, r3
 8000f4c:	d106      	bne.n	8000f5c <__aeabi_ddiv+0x43c>
 8000f4e:	431c      	orrs	r4, r3
 8000f50:	0324      	lsls	r4, r4, #12
 8000f52:	46ba      	mov	sl, r7
 8000f54:	0015      	movs	r5, r2
 8000f56:	4b69      	ldr	r3, [pc, #420]	; (80010fc <__aeabi_ddiv+0x5dc>)
 8000f58:	0b24      	lsrs	r4, r4, #12
 8000f5a:	e638      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000f5c:	2480      	movs	r4, #128	; 0x80
 8000f5e:	4643      	mov	r3, r8
 8000f60:	0324      	lsls	r4, r4, #12
 8000f62:	431c      	orrs	r4, r3
 8000f64:	0324      	lsls	r4, r4, #12
 8000f66:	46b2      	mov	sl, r6
 8000f68:	4b64      	ldr	r3, [pc, #400]	; (80010fc <__aeabi_ddiv+0x5dc>)
 8000f6a:	0b24      	lsrs	r4, r4, #12
 8000f6c:	e62f      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d100      	bne.n	8000f74 <__aeabi_ddiv+0x454>
 8000f72:	e703      	b.n	8000d7c <__aeabi_ddiv+0x25c>
 8000f74:	19a6      	adds	r6, r4, r6
 8000f76:	1e68      	subs	r0, r5, #1
 8000f78:	42a6      	cmp	r6, r4
 8000f7a:	d200      	bcs.n	8000f7e <__aeabi_ddiv+0x45e>
 8000f7c:	e08d      	b.n	800109a <__aeabi_ddiv+0x57a>
 8000f7e:	428e      	cmp	r6, r1
 8000f80:	d200      	bcs.n	8000f84 <__aeabi_ddiv+0x464>
 8000f82:	e0a3      	b.n	80010cc <__aeabi_ddiv+0x5ac>
 8000f84:	d100      	bne.n	8000f88 <__aeabi_ddiv+0x468>
 8000f86:	e0b3      	b.n	80010f0 <__aeabi_ddiv+0x5d0>
 8000f88:	0005      	movs	r5, r0
 8000f8a:	e6f5      	b.n	8000d78 <__aeabi_ddiv+0x258>
 8000f8c:	42aa      	cmp	r2, r5
 8000f8e:	d900      	bls.n	8000f92 <__aeabi_ddiv+0x472>
 8000f90:	e639      	b.n	8000c06 <__aeabi_ddiv+0xe6>
 8000f92:	4643      	mov	r3, r8
 8000f94:	07de      	lsls	r6, r3, #31
 8000f96:	0858      	lsrs	r0, r3, #1
 8000f98:	086b      	lsrs	r3, r5, #1
 8000f9a:	431e      	orrs	r6, r3
 8000f9c:	07ed      	lsls	r5, r5, #31
 8000f9e:	e639      	b.n	8000c14 <__aeabi_ddiv+0xf4>
 8000fa0:	4648      	mov	r0, r9
 8000fa2:	f001 f937 	bl	8002214 <__clzsi2>
 8000fa6:	0001      	movs	r1, r0
 8000fa8:	0002      	movs	r2, r0
 8000faa:	3115      	adds	r1, #21
 8000fac:	3220      	adds	r2, #32
 8000fae:	291c      	cmp	r1, #28
 8000fb0:	dc00      	bgt.n	8000fb4 <__aeabi_ddiv+0x494>
 8000fb2:	e72c      	b.n	8000e0e <__aeabi_ddiv+0x2ee>
 8000fb4:	464b      	mov	r3, r9
 8000fb6:	3808      	subs	r0, #8
 8000fb8:	4083      	lsls	r3, r0
 8000fba:	2500      	movs	r5, #0
 8000fbc:	4698      	mov	r8, r3
 8000fbe:	e732      	b.n	8000e26 <__aeabi_ddiv+0x306>
 8000fc0:	f001 f928 	bl	8002214 <__clzsi2>
 8000fc4:	0003      	movs	r3, r0
 8000fc6:	001a      	movs	r2, r3
 8000fc8:	3215      	adds	r2, #21
 8000fca:	3020      	adds	r0, #32
 8000fcc:	2a1c      	cmp	r2, #28
 8000fce:	dc00      	bgt.n	8000fd2 <__aeabi_ddiv+0x4b2>
 8000fd0:	e700      	b.n	8000dd4 <__aeabi_ddiv+0x2b4>
 8000fd2:	4654      	mov	r4, sl
 8000fd4:	3b08      	subs	r3, #8
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	409c      	lsls	r4, r3
 8000fda:	e705      	b.n	8000de8 <__aeabi_ddiv+0x2c8>
 8000fdc:	1936      	adds	r6, r6, r4
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	42b4      	cmp	r4, r6
 8000fe2:	d900      	bls.n	8000fe6 <__aeabi_ddiv+0x4c6>
 8000fe4:	e6a6      	b.n	8000d34 <__aeabi_ddiv+0x214>
 8000fe6:	42b2      	cmp	r2, r6
 8000fe8:	d800      	bhi.n	8000fec <__aeabi_ddiv+0x4cc>
 8000fea:	e6a3      	b.n	8000d34 <__aeabi_ddiv+0x214>
 8000fec:	1e83      	subs	r3, r0, #2
 8000fee:	1936      	adds	r6, r6, r4
 8000ff0:	e6a0      	b.n	8000d34 <__aeabi_ddiv+0x214>
 8000ff2:	1909      	adds	r1, r1, r4
 8000ff4:	3d01      	subs	r5, #1
 8000ff6:	428c      	cmp	r4, r1
 8000ff8:	d900      	bls.n	8000ffc <__aeabi_ddiv+0x4dc>
 8000ffa:	e68d      	b.n	8000d18 <__aeabi_ddiv+0x1f8>
 8000ffc:	428a      	cmp	r2, r1
 8000ffe:	d800      	bhi.n	8001002 <__aeabi_ddiv+0x4e2>
 8001000:	e68a      	b.n	8000d18 <__aeabi_ddiv+0x1f8>
 8001002:	1e85      	subs	r5, r0, #2
 8001004:	1909      	adds	r1, r1, r4
 8001006:	e687      	b.n	8000d18 <__aeabi_ddiv+0x1f8>
 8001008:	230f      	movs	r3, #15
 800100a:	402b      	ands	r3, r5
 800100c:	2b04      	cmp	r3, #4
 800100e:	d100      	bne.n	8001012 <__aeabi_ddiv+0x4f2>
 8001010:	e6bc      	b.n	8000d8c <__aeabi_ddiv+0x26c>
 8001012:	2305      	movs	r3, #5
 8001014:	425b      	negs	r3, r3
 8001016:	42ab      	cmp	r3, r5
 8001018:	419b      	sbcs	r3, r3
 800101a:	3504      	adds	r5, #4
 800101c:	425b      	negs	r3, r3
 800101e:	08ed      	lsrs	r5, r5, #3
 8001020:	4498      	add	r8, r3
 8001022:	e6b4      	b.n	8000d8e <__aeabi_ddiv+0x26e>
 8001024:	42af      	cmp	r7, r5
 8001026:	d900      	bls.n	800102a <__aeabi_ddiv+0x50a>
 8001028:	e660      	b.n	8000cec <__aeabi_ddiv+0x1cc>
 800102a:	4282      	cmp	r2, r0
 800102c:	d804      	bhi.n	8001038 <__aeabi_ddiv+0x518>
 800102e:	d000      	beq.n	8001032 <__aeabi_ddiv+0x512>
 8001030:	e65c      	b.n	8000cec <__aeabi_ddiv+0x1cc>
 8001032:	42ae      	cmp	r6, r5
 8001034:	d800      	bhi.n	8001038 <__aeabi_ddiv+0x518>
 8001036:	e659      	b.n	8000cec <__aeabi_ddiv+0x1cc>
 8001038:	2302      	movs	r3, #2
 800103a:	425b      	negs	r3, r3
 800103c:	469c      	mov	ip, r3
 800103e:	9b00      	ldr	r3, [sp, #0]
 8001040:	44e0      	add	r8, ip
 8001042:	469c      	mov	ip, r3
 8001044:	4465      	add	r5, ip
 8001046:	429d      	cmp	r5, r3
 8001048:	419b      	sbcs	r3, r3
 800104a:	425b      	negs	r3, r3
 800104c:	191b      	adds	r3, r3, r4
 800104e:	18c0      	adds	r0, r0, r3
 8001050:	e64d      	b.n	8000cee <__aeabi_ddiv+0x1ce>
 8001052:	428a      	cmp	r2, r1
 8001054:	d800      	bhi.n	8001058 <__aeabi_ddiv+0x538>
 8001056:	e60e      	b.n	8000c76 <__aeabi_ddiv+0x156>
 8001058:	1e83      	subs	r3, r0, #2
 800105a:	1909      	adds	r1, r1, r4
 800105c:	e60b      	b.n	8000c76 <__aeabi_ddiv+0x156>
 800105e:	428a      	cmp	r2, r1
 8001060:	d800      	bhi.n	8001064 <__aeabi_ddiv+0x544>
 8001062:	e5f4      	b.n	8000c4e <__aeabi_ddiv+0x12e>
 8001064:	1e83      	subs	r3, r0, #2
 8001066:	4698      	mov	r8, r3
 8001068:	1909      	adds	r1, r1, r4
 800106a:	e5f0      	b.n	8000c4e <__aeabi_ddiv+0x12e>
 800106c:	4925      	ldr	r1, [pc, #148]	; (8001104 <__aeabi_ddiv+0x5e4>)
 800106e:	0028      	movs	r0, r5
 8001070:	4459      	add	r1, fp
 8001072:	408d      	lsls	r5, r1
 8001074:	4642      	mov	r2, r8
 8001076:	408a      	lsls	r2, r1
 8001078:	1e69      	subs	r1, r5, #1
 800107a:	418d      	sbcs	r5, r1
 800107c:	4641      	mov	r1, r8
 800107e:	40d8      	lsrs	r0, r3
 8001080:	40d9      	lsrs	r1, r3
 8001082:	4302      	orrs	r2, r0
 8001084:	432a      	orrs	r2, r5
 8001086:	000b      	movs	r3, r1
 8001088:	0751      	lsls	r1, r2, #29
 800108a:	d100      	bne.n	800108e <__aeabi_ddiv+0x56e>
 800108c:	e751      	b.n	8000f32 <__aeabi_ddiv+0x412>
 800108e:	210f      	movs	r1, #15
 8001090:	4011      	ands	r1, r2
 8001092:	2904      	cmp	r1, #4
 8001094:	d000      	beq.n	8001098 <__aeabi_ddiv+0x578>
 8001096:	e746      	b.n	8000f26 <__aeabi_ddiv+0x406>
 8001098:	e74b      	b.n	8000f32 <__aeabi_ddiv+0x412>
 800109a:	0005      	movs	r5, r0
 800109c:	428e      	cmp	r6, r1
 800109e:	d000      	beq.n	80010a2 <__aeabi_ddiv+0x582>
 80010a0:	e66a      	b.n	8000d78 <__aeabi_ddiv+0x258>
 80010a2:	9a00      	ldr	r2, [sp, #0]
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d000      	beq.n	80010aa <__aeabi_ddiv+0x58a>
 80010a8:	e666      	b.n	8000d78 <__aeabi_ddiv+0x258>
 80010aa:	e667      	b.n	8000d7c <__aeabi_ddiv+0x25c>
 80010ac:	4a16      	ldr	r2, [pc, #88]	; (8001108 <__aeabi_ddiv+0x5e8>)
 80010ae:	445a      	add	r2, fp
 80010b0:	2a00      	cmp	r2, #0
 80010b2:	dc00      	bgt.n	80010b6 <__aeabi_ddiv+0x596>
 80010b4:	e710      	b.n	8000ed8 <__aeabi_ddiv+0x3b8>
 80010b6:	2301      	movs	r3, #1
 80010b8:	2500      	movs	r5, #0
 80010ba:	4498      	add	r8, r3
 80010bc:	e667      	b.n	8000d8e <__aeabi_ddiv+0x26e>
 80010be:	075d      	lsls	r5, r3, #29
 80010c0:	025b      	lsls	r3, r3, #9
 80010c2:	0b1c      	lsrs	r4, r3, #12
 80010c4:	08d2      	lsrs	r2, r2, #3
 80010c6:	2300      	movs	r3, #0
 80010c8:	4315      	orrs	r5, r2
 80010ca:	e580      	b.n	8000bce <__aeabi_ddiv+0xae>
 80010cc:	9800      	ldr	r0, [sp, #0]
 80010ce:	3d02      	subs	r5, #2
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	4282      	cmp	r2, r0
 80010d4:	41bf      	sbcs	r7, r7
 80010d6:	427f      	negs	r7, r7
 80010d8:	193c      	adds	r4, r7, r4
 80010da:	1936      	adds	r6, r6, r4
 80010dc:	9200      	str	r2, [sp, #0]
 80010de:	e7dd      	b.n	800109c <__aeabi_ddiv+0x57c>
 80010e0:	2480      	movs	r4, #128	; 0x80
 80010e2:	4643      	mov	r3, r8
 80010e4:	0324      	lsls	r4, r4, #12
 80010e6:	431c      	orrs	r4, r3
 80010e8:	0324      	lsls	r4, r4, #12
 80010ea:	4b04      	ldr	r3, [pc, #16]	; (80010fc <__aeabi_ddiv+0x5dc>)
 80010ec:	0b24      	lsrs	r4, r4, #12
 80010ee:	e56e      	b.n	8000bce <__aeabi_ddiv+0xae>
 80010f0:	9a00      	ldr	r2, [sp, #0]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d3ea      	bcc.n	80010cc <__aeabi_ddiv+0x5ac>
 80010f6:	0005      	movs	r5, r0
 80010f8:	e7d3      	b.n	80010a2 <__aeabi_ddiv+0x582>
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	000007ff 	.word	0x000007ff
 8001100:	0000043e 	.word	0x0000043e
 8001104:	0000041e 	.word	0x0000041e
 8001108:	000003ff 	.word	0x000003ff

0800110c <__eqdf2>:
 800110c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800110e:	464e      	mov	r6, r9
 8001110:	4645      	mov	r5, r8
 8001112:	46de      	mov	lr, fp
 8001114:	4657      	mov	r7, sl
 8001116:	4690      	mov	r8, r2
 8001118:	b5e0      	push	{r5, r6, r7, lr}
 800111a:	0017      	movs	r7, r2
 800111c:	031a      	lsls	r2, r3, #12
 800111e:	0b12      	lsrs	r2, r2, #12
 8001120:	0005      	movs	r5, r0
 8001122:	4684      	mov	ip, r0
 8001124:	4819      	ldr	r0, [pc, #100]	; (800118c <__eqdf2+0x80>)
 8001126:	030e      	lsls	r6, r1, #12
 8001128:	004c      	lsls	r4, r1, #1
 800112a:	4691      	mov	r9, r2
 800112c:	005a      	lsls	r2, r3, #1
 800112e:	0fdb      	lsrs	r3, r3, #31
 8001130:	469b      	mov	fp, r3
 8001132:	0b36      	lsrs	r6, r6, #12
 8001134:	0d64      	lsrs	r4, r4, #21
 8001136:	0fc9      	lsrs	r1, r1, #31
 8001138:	0d52      	lsrs	r2, r2, #21
 800113a:	4284      	cmp	r4, r0
 800113c:	d019      	beq.n	8001172 <__eqdf2+0x66>
 800113e:	4282      	cmp	r2, r0
 8001140:	d010      	beq.n	8001164 <__eqdf2+0x58>
 8001142:	2001      	movs	r0, #1
 8001144:	4294      	cmp	r4, r2
 8001146:	d10e      	bne.n	8001166 <__eqdf2+0x5a>
 8001148:	454e      	cmp	r6, r9
 800114a:	d10c      	bne.n	8001166 <__eqdf2+0x5a>
 800114c:	2001      	movs	r0, #1
 800114e:	45c4      	cmp	ip, r8
 8001150:	d109      	bne.n	8001166 <__eqdf2+0x5a>
 8001152:	4559      	cmp	r1, fp
 8001154:	d017      	beq.n	8001186 <__eqdf2+0x7a>
 8001156:	2c00      	cmp	r4, #0
 8001158:	d105      	bne.n	8001166 <__eqdf2+0x5a>
 800115a:	0030      	movs	r0, r6
 800115c:	4328      	orrs	r0, r5
 800115e:	1e43      	subs	r3, r0, #1
 8001160:	4198      	sbcs	r0, r3
 8001162:	e000      	b.n	8001166 <__eqdf2+0x5a>
 8001164:	2001      	movs	r0, #1
 8001166:	bcf0      	pop	{r4, r5, r6, r7}
 8001168:	46bb      	mov	fp, r7
 800116a:	46b2      	mov	sl, r6
 800116c:	46a9      	mov	r9, r5
 800116e:	46a0      	mov	r8, r4
 8001170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001172:	0033      	movs	r3, r6
 8001174:	2001      	movs	r0, #1
 8001176:	432b      	orrs	r3, r5
 8001178:	d1f5      	bne.n	8001166 <__eqdf2+0x5a>
 800117a:	42a2      	cmp	r2, r4
 800117c:	d1f3      	bne.n	8001166 <__eqdf2+0x5a>
 800117e:	464b      	mov	r3, r9
 8001180:	433b      	orrs	r3, r7
 8001182:	d1f0      	bne.n	8001166 <__eqdf2+0x5a>
 8001184:	e7e2      	b.n	800114c <__eqdf2+0x40>
 8001186:	2000      	movs	r0, #0
 8001188:	e7ed      	b.n	8001166 <__eqdf2+0x5a>
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	000007ff 	.word	0x000007ff

08001190 <__gedf2>:
 8001190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001192:	4647      	mov	r7, r8
 8001194:	46ce      	mov	lr, r9
 8001196:	0004      	movs	r4, r0
 8001198:	0018      	movs	r0, r3
 800119a:	0016      	movs	r6, r2
 800119c:	031b      	lsls	r3, r3, #12
 800119e:	0b1b      	lsrs	r3, r3, #12
 80011a0:	4d2d      	ldr	r5, [pc, #180]	; (8001258 <__gedf2+0xc8>)
 80011a2:	004a      	lsls	r2, r1, #1
 80011a4:	4699      	mov	r9, r3
 80011a6:	b580      	push	{r7, lr}
 80011a8:	0043      	lsls	r3, r0, #1
 80011aa:	030f      	lsls	r7, r1, #12
 80011ac:	46a4      	mov	ip, r4
 80011ae:	46b0      	mov	r8, r6
 80011b0:	0b3f      	lsrs	r7, r7, #12
 80011b2:	0d52      	lsrs	r2, r2, #21
 80011b4:	0fc9      	lsrs	r1, r1, #31
 80011b6:	0d5b      	lsrs	r3, r3, #21
 80011b8:	0fc0      	lsrs	r0, r0, #31
 80011ba:	42aa      	cmp	r2, r5
 80011bc:	d021      	beq.n	8001202 <__gedf2+0x72>
 80011be:	42ab      	cmp	r3, r5
 80011c0:	d013      	beq.n	80011ea <__gedf2+0x5a>
 80011c2:	2a00      	cmp	r2, #0
 80011c4:	d122      	bne.n	800120c <__gedf2+0x7c>
 80011c6:	433c      	orrs	r4, r7
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d102      	bne.n	80011d2 <__gedf2+0x42>
 80011cc:	464d      	mov	r5, r9
 80011ce:	432e      	orrs	r6, r5
 80011d0:	d022      	beq.n	8001218 <__gedf2+0x88>
 80011d2:	2c00      	cmp	r4, #0
 80011d4:	d010      	beq.n	80011f8 <__gedf2+0x68>
 80011d6:	4281      	cmp	r1, r0
 80011d8:	d022      	beq.n	8001220 <__gedf2+0x90>
 80011da:	2002      	movs	r0, #2
 80011dc:	3901      	subs	r1, #1
 80011de:	4008      	ands	r0, r1
 80011e0:	3801      	subs	r0, #1
 80011e2:	bcc0      	pop	{r6, r7}
 80011e4:	46b9      	mov	r9, r7
 80011e6:	46b0      	mov	r8, r6
 80011e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011ea:	464d      	mov	r5, r9
 80011ec:	432e      	orrs	r6, r5
 80011ee:	d129      	bne.n	8001244 <__gedf2+0xb4>
 80011f0:	2a00      	cmp	r2, #0
 80011f2:	d1f0      	bne.n	80011d6 <__gedf2+0x46>
 80011f4:	433c      	orrs	r4, r7
 80011f6:	d1ee      	bne.n	80011d6 <__gedf2+0x46>
 80011f8:	2800      	cmp	r0, #0
 80011fa:	d1f2      	bne.n	80011e2 <__gedf2+0x52>
 80011fc:	2001      	movs	r0, #1
 80011fe:	4240      	negs	r0, r0
 8001200:	e7ef      	b.n	80011e2 <__gedf2+0x52>
 8001202:	003d      	movs	r5, r7
 8001204:	4325      	orrs	r5, r4
 8001206:	d11d      	bne.n	8001244 <__gedf2+0xb4>
 8001208:	4293      	cmp	r3, r2
 800120a:	d0ee      	beq.n	80011ea <__gedf2+0x5a>
 800120c:	2b00      	cmp	r3, #0
 800120e:	d1e2      	bne.n	80011d6 <__gedf2+0x46>
 8001210:	464c      	mov	r4, r9
 8001212:	4326      	orrs	r6, r4
 8001214:	d1df      	bne.n	80011d6 <__gedf2+0x46>
 8001216:	e7e0      	b.n	80011da <__gedf2+0x4a>
 8001218:	2000      	movs	r0, #0
 800121a:	2c00      	cmp	r4, #0
 800121c:	d0e1      	beq.n	80011e2 <__gedf2+0x52>
 800121e:	e7dc      	b.n	80011da <__gedf2+0x4a>
 8001220:	429a      	cmp	r2, r3
 8001222:	dc0a      	bgt.n	800123a <__gedf2+0xaa>
 8001224:	dbe8      	blt.n	80011f8 <__gedf2+0x68>
 8001226:	454f      	cmp	r7, r9
 8001228:	d8d7      	bhi.n	80011da <__gedf2+0x4a>
 800122a:	d00e      	beq.n	800124a <__gedf2+0xba>
 800122c:	2000      	movs	r0, #0
 800122e:	454f      	cmp	r7, r9
 8001230:	d2d7      	bcs.n	80011e2 <__gedf2+0x52>
 8001232:	2900      	cmp	r1, #0
 8001234:	d0e2      	beq.n	80011fc <__gedf2+0x6c>
 8001236:	0008      	movs	r0, r1
 8001238:	e7d3      	b.n	80011e2 <__gedf2+0x52>
 800123a:	4243      	negs	r3, r0
 800123c:	4158      	adcs	r0, r3
 800123e:	0040      	lsls	r0, r0, #1
 8001240:	3801      	subs	r0, #1
 8001242:	e7ce      	b.n	80011e2 <__gedf2+0x52>
 8001244:	2002      	movs	r0, #2
 8001246:	4240      	negs	r0, r0
 8001248:	e7cb      	b.n	80011e2 <__gedf2+0x52>
 800124a:	45c4      	cmp	ip, r8
 800124c:	d8c5      	bhi.n	80011da <__gedf2+0x4a>
 800124e:	2000      	movs	r0, #0
 8001250:	45c4      	cmp	ip, r8
 8001252:	d2c6      	bcs.n	80011e2 <__gedf2+0x52>
 8001254:	e7ed      	b.n	8001232 <__gedf2+0xa2>
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	000007ff 	.word	0x000007ff

0800125c <__ledf2>:
 800125c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800125e:	4647      	mov	r7, r8
 8001260:	46ce      	mov	lr, r9
 8001262:	0004      	movs	r4, r0
 8001264:	0018      	movs	r0, r3
 8001266:	0016      	movs	r6, r2
 8001268:	031b      	lsls	r3, r3, #12
 800126a:	0b1b      	lsrs	r3, r3, #12
 800126c:	4d2c      	ldr	r5, [pc, #176]	; (8001320 <__ledf2+0xc4>)
 800126e:	004a      	lsls	r2, r1, #1
 8001270:	4699      	mov	r9, r3
 8001272:	b580      	push	{r7, lr}
 8001274:	0043      	lsls	r3, r0, #1
 8001276:	030f      	lsls	r7, r1, #12
 8001278:	46a4      	mov	ip, r4
 800127a:	46b0      	mov	r8, r6
 800127c:	0b3f      	lsrs	r7, r7, #12
 800127e:	0d52      	lsrs	r2, r2, #21
 8001280:	0fc9      	lsrs	r1, r1, #31
 8001282:	0d5b      	lsrs	r3, r3, #21
 8001284:	0fc0      	lsrs	r0, r0, #31
 8001286:	42aa      	cmp	r2, r5
 8001288:	d00d      	beq.n	80012a6 <__ledf2+0x4a>
 800128a:	42ab      	cmp	r3, r5
 800128c:	d010      	beq.n	80012b0 <__ledf2+0x54>
 800128e:	2a00      	cmp	r2, #0
 8001290:	d127      	bne.n	80012e2 <__ledf2+0x86>
 8001292:	433c      	orrs	r4, r7
 8001294:	2b00      	cmp	r3, #0
 8001296:	d111      	bne.n	80012bc <__ledf2+0x60>
 8001298:	464d      	mov	r5, r9
 800129a:	432e      	orrs	r6, r5
 800129c:	d10e      	bne.n	80012bc <__ledf2+0x60>
 800129e:	2000      	movs	r0, #0
 80012a0:	2c00      	cmp	r4, #0
 80012a2:	d015      	beq.n	80012d0 <__ledf2+0x74>
 80012a4:	e00e      	b.n	80012c4 <__ledf2+0x68>
 80012a6:	003d      	movs	r5, r7
 80012a8:	4325      	orrs	r5, r4
 80012aa:	d110      	bne.n	80012ce <__ledf2+0x72>
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d118      	bne.n	80012e2 <__ledf2+0x86>
 80012b0:	464d      	mov	r5, r9
 80012b2:	432e      	orrs	r6, r5
 80012b4:	d10b      	bne.n	80012ce <__ledf2+0x72>
 80012b6:	2a00      	cmp	r2, #0
 80012b8:	d102      	bne.n	80012c0 <__ledf2+0x64>
 80012ba:	433c      	orrs	r4, r7
 80012bc:	2c00      	cmp	r4, #0
 80012be:	d00b      	beq.n	80012d8 <__ledf2+0x7c>
 80012c0:	4281      	cmp	r1, r0
 80012c2:	d014      	beq.n	80012ee <__ledf2+0x92>
 80012c4:	2002      	movs	r0, #2
 80012c6:	3901      	subs	r1, #1
 80012c8:	4008      	ands	r0, r1
 80012ca:	3801      	subs	r0, #1
 80012cc:	e000      	b.n	80012d0 <__ledf2+0x74>
 80012ce:	2002      	movs	r0, #2
 80012d0:	bcc0      	pop	{r6, r7}
 80012d2:	46b9      	mov	r9, r7
 80012d4:	46b0      	mov	r8, r6
 80012d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012d8:	2800      	cmp	r0, #0
 80012da:	d1f9      	bne.n	80012d0 <__ledf2+0x74>
 80012dc:	2001      	movs	r0, #1
 80012de:	4240      	negs	r0, r0
 80012e0:	e7f6      	b.n	80012d0 <__ledf2+0x74>
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d1ec      	bne.n	80012c0 <__ledf2+0x64>
 80012e6:	464c      	mov	r4, r9
 80012e8:	4326      	orrs	r6, r4
 80012ea:	d1e9      	bne.n	80012c0 <__ledf2+0x64>
 80012ec:	e7ea      	b.n	80012c4 <__ledf2+0x68>
 80012ee:	429a      	cmp	r2, r3
 80012f0:	dd04      	ble.n	80012fc <__ledf2+0xa0>
 80012f2:	4243      	negs	r3, r0
 80012f4:	4158      	adcs	r0, r3
 80012f6:	0040      	lsls	r0, r0, #1
 80012f8:	3801      	subs	r0, #1
 80012fa:	e7e9      	b.n	80012d0 <__ledf2+0x74>
 80012fc:	429a      	cmp	r2, r3
 80012fe:	dbeb      	blt.n	80012d8 <__ledf2+0x7c>
 8001300:	454f      	cmp	r7, r9
 8001302:	d8df      	bhi.n	80012c4 <__ledf2+0x68>
 8001304:	d006      	beq.n	8001314 <__ledf2+0xb8>
 8001306:	2000      	movs	r0, #0
 8001308:	454f      	cmp	r7, r9
 800130a:	d2e1      	bcs.n	80012d0 <__ledf2+0x74>
 800130c:	2900      	cmp	r1, #0
 800130e:	d0e5      	beq.n	80012dc <__ledf2+0x80>
 8001310:	0008      	movs	r0, r1
 8001312:	e7dd      	b.n	80012d0 <__ledf2+0x74>
 8001314:	45c4      	cmp	ip, r8
 8001316:	d8d5      	bhi.n	80012c4 <__ledf2+0x68>
 8001318:	2000      	movs	r0, #0
 800131a:	45c4      	cmp	ip, r8
 800131c:	d2d8      	bcs.n	80012d0 <__ledf2+0x74>
 800131e:	e7f5      	b.n	800130c <__ledf2+0xb0>
 8001320:	000007ff 	.word	0x000007ff

08001324 <__aeabi_dmul>:
 8001324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001326:	4657      	mov	r7, sl
 8001328:	464e      	mov	r6, r9
 800132a:	4645      	mov	r5, r8
 800132c:	46de      	mov	lr, fp
 800132e:	b5e0      	push	{r5, r6, r7, lr}
 8001330:	4698      	mov	r8, r3
 8001332:	030c      	lsls	r4, r1, #12
 8001334:	004b      	lsls	r3, r1, #1
 8001336:	0006      	movs	r6, r0
 8001338:	4692      	mov	sl, r2
 800133a:	b087      	sub	sp, #28
 800133c:	0b24      	lsrs	r4, r4, #12
 800133e:	0d5b      	lsrs	r3, r3, #21
 8001340:	0fcf      	lsrs	r7, r1, #31
 8001342:	2b00      	cmp	r3, #0
 8001344:	d100      	bne.n	8001348 <__aeabi_dmul+0x24>
 8001346:	e15c      	b.n	8001602 <__aeabi_dmul+0x2de>
 8001348:	4ad9      	ldr	r2, [pc, #868]	; (80016b0 <__aeabi_dmul+0x38c>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d100      	bne.n	8001350 <__aeabi_dmul+0x2c>
 800134e:	e175      	b.n	800163c <__aeabi_dmul+0x318>
 8001350:	0f42      	lsrs	r2, r0, #29
 8001352:	00e4      	lsls	r4, r4, #3
 8001354:	4314      	orrs	r4, r2
 8001356:	2280      	movs	r2, #128	; 0x80
 8001358:	0412      	lsls	r2, r2, #16
 800135a:	4314      	orrs	r4, r2
 800135c:	4ad5      	ldr	r2, [pc, #852]	; (80016b4 <__aeabi_dmul+0x390>)
 800135e:	00c5      	lsls	r5, r0, #3
 8001360:	4694      	mov	ip, r2
 8001362:	4463      	add	r3, ip
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2300      	movs	r3, #0
 8001368:	4699      	mov	r9, r3
 800136a:	469b      	mov	fp, r3
 800136c:	4643      	mov	r3, r8
 800136e:	4642      	mov	r2, r8
 8001370:	031e      	lsls	r6, r3, #12
 8001372:	0fd2      	lsrs	r2, r2, #31
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	4650      	mov	r0, sl
 8001378:	4690      	mov	r8, r2
 800137a:	0b36      	lsrs	r6, r6, #12
 800137c:	0d5b      	lsrs	r3, r3, #21
 800137e:	d100      	bne.n	8001382 <__aeabi_dmul+0x5e>
 8001380:	e120      	b.n	80015c4 <__aeabi_dmul+0x2a0>
 8001382:	4acb      	ldr	r2, [pc, #812]	; (80016b0 <__aeabi_dmul+0x38c>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d100      	bne.n	800138a <__aeabi_dmul+0x66>
 8001388:	e162      	b.n	8001650 <__aeabi_dmul+0x32c>
 800138a:	49ca      	ldr	r1, [pc, #808]	; (80016b4 <__aeabi_dmul+0x390>)
 800138c:	0f42      	lsrs	r2, r0, #29
 800138e:	468c      	mov	ip, r1
 8001390:	9900      	ldr	r1, [sp, #0]
 8001392:	4463      	add	r3, ip
 8001394:	00f6      	lsls	r6, r6, #3
 8001396:	468c      	mov	ip, r1
 8001398:	4316      	orrs	r6, r2
 800139a:	2280      	movs	r2, #128	; 0x80
 800139c:	449c      	add	ip, r3
 800139e:	0412      	lsls	r2, r2, #16
 80013a0:	4663      	mov	r3, ip
 80013a2:	4316      	orrs	r6, r2
 80013a4:	00c2      	lsls	r2, r0, #3
 80013a6:	2000      	movs	r0, #0
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	9900      	ldr	r1, [sp, #0]
 80013ac:	4643      	mov	r3, r8
 80013ae:	3101      	adds	r1, #1
 80013b0:	468c      	mov	ip, r1
 80013b2:	4649      	mov	r1, r9
 80013b4:	407b      	eors	r3, r7
 80013b6:	9301      	str	r3, [sp, #4]
 80013b8:	290f      	cmp	r1, #15
 80013ba:	d826      	bhi.n	800140a <__aeabi_dmul+0xe6>
 80013bc:	4bbe      	ldr	r3, [pc, #760]	; (80016b8 <__aeabi_dmul+0x394>)
 80013be:	0089      	lsls	r1, r1, #2
 80013c0:	5859      	ldr	r1, [r3, r1]
 80013c2:	468f      	mov	pc, r1
 80013c4:	4643      	mov	r3, r8
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	0034      	movs	r4, r6
 80013ca:	0015      	movs	r5, r2
 80013cc:	4683      	mov	fp, r0
 80013ce:	465b      	mov	r3, fp
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d016      	beq.n	8001402 <__aeabi_dmul+0xde>
 80013d4:	2b03      	cmp	r3, #3
 80013d6:	d100      	bne.n	80013da <__aeabi_dmul+0xb6>
 80013d8:	e203      	b.n	80017e2 <__aeabi_dmul+0x4be>
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d000      	beq.n	80013e0 <__aeabi_dmul+0xbc>
 80013de:	e0cd      	b.n	800157c <__aeabi_dmul+0x258>
 80013e0:	2200      	movs	r2, #0
 80013e2:	2400      	movs	r4, #0
 80013e4:	2500      	movs	r5, #0
 80013e6:	9b01      	ldr	r3, [sp, #4]
 80013e8:	0512      	lsls	r2, r2, #20
 80013ea:	4322      	orrs	r2, r4
 80013ec:	07db      	lsls	r3, r3, #31
 80013ee:	431a      	orrs	r2, r3
 80013f0:	0028      	movs	r0, r5
 80013f2:	0011      	movs	r1, r2
 80013f4:	b007      	add	sp, #28
 80013f6:	bcf0      	pop	{r4, r5, r6, r7}
 80013f8:	46bb      	mov	fp, r7
 80013fa:	46b2      	mov	sl, r6
 80013fc:	46a9      	mov	r9, r5
 80013fe:	46a0      	mov	r8, r4
 8001400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001402:	2400      	movs	r4, #0
 8001404:	2500      	movs	r5, #0
 8001406:	4aaa      	ldr	r2, [pc, #680]	; (80016b0 <__aeabi_dmul+0x38c>)
 8001408:	e7ed      	b.n	80013e6 <__aeabi_dmul+0xc2>
 800140a:	0c28      	lsrs	r0, r5, #16
 800140c:	042d      	lsls	r5, r5, #16
 800140e:	0c2d      	lsrs	r5, r5, #16
 8001410:	002b      	movs	r3, r5
 8001412:	0c11      	lsrs	r1, r2, #16
 8001414:	0412      	lsls	r2, r2, #16
 8001416:	0c12      	lsrs	r2, r2, #16
 8001418:	4353      	muls	r3, r2
 800141a:	4698      	mov	r8, r3
 800141c:	0013      	movs	r3, r2
 800141e:	002f      	movs	r7, r5
 8001420:	4343      	muls	r3, r0
 8001422:	4699      	mov	r9, r3
 8001424:	434f      	muls	r7, r1
 8001426:	444f      	add	r7, r9
 8001428:	46bb      	mov	fp, r7
 800142a:	4647      	mov	r7, r8
 800142c:	000b      	movs	r3, r1
 800142e:	0c3f      	lsrs	r7, r7, #16
 8001430:	46ba      	mov	sl, r7
 8001432:	4343      	muls	r3, r0
 8001434:	44da      	add	sl, fp
 8001436:	9302      	str	r3, [sp, #8]
 8001438:	45d1      	cmp	r9, sl
 800143a:	d904      	bls.n	8001446 <__aeabi_dmul+0x122>
 800143c:	2780      	movs	r7, #128	; 0x80
 800143e:	027f      	lsls	r7, r7, #9
 8001440:	46b9      	mov	r9, r7
 8001442:	444b      	add	r3, r9
 8001444:	9302      	str	r3, [sp, #8]
 8001446:	4653      	mov	r3, sl
 8001448:	0c1b      	lsrs	r3, r3, #16
 800144a:	469b      	mov	fp, r3
 800144c:	4653      	mov	r3, sl
 800144e:	041f      	lsls	r7, r3, #16
 8001450:	4643      	mov	r3, r8
 8001452:	041b      	lsls	r3, r3, #16
 8001454:	0c1b      	lsrs	r3, r3, #16
 8001456:	4698      	mov	r8, r3
 8001458:	003b      	movs	r3, r7
 800145a:	4443      	add	r3, r8
 800145c:	9304      	str	r3, [sp, #16]
 800145e:	0c33      	lsrs	r3, r6, #16
 8001460:	0436      	lsls	r6, r6, #16
 8001462:	0c36      	lsrs	r6, r6, #16
 8001464:	4698      	mov	r8, r3
 8001466:	0033      	movs	r3, r6
 8001468:	4343      	muls	r3, r0
 800146a:	4699      	mov	r9, r3
 800146c:	4643      	mov	r3, r8
 800146e:	4343      	muls	r3, r0
 8001470:	002f      	movs	r7, r5
 8001472:	469a      	mov	sl, r3
 8001474:	4643      	mov	r3, r8
 8001476:	4377      	muls	r7, r6
 8001478:	435d      	muls	r5, r3
 800147a:	0c38      	lsrs	r0, r7, #16
 800147c:	444d      	add	r5, r9
 800147e:	1945      	adds	r5, r0, r5
 8001480:	45a9      	cmp	r9, r5
 8001482:	d903      	bls.n	800148c <__aeabi_dmul+0x168>
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	025b      	lsls	r3, r3, #9
 8001488:	4699      	mov	r9, r3
 800148a:	44ca      	add	sl, r9
 800148c:	043f      	lsls	r7, r7, #16
 800148e:	0c28      	lsrs	r0, r5, #16
 8001490:	0c3f      	lsrs	r7, r7, #16
 8001492:	042d      	lsls	r5, r5, #16
 8001494:	19ed      	adds	r5, r5, r7
 8001496:	0c27      	lsrs	r7, r4, #16
 8001498:	0424      	lsls	r4, r4, #16
 800149a:	0c24      	lsrs	r4, r4, #16
 800149c:	0003      	movs	r3, r0
 800149e:	0020      	movs	r0, r4
 80014a0:	4350      	muls	r0, r2
 80014a2:	437a      	muls	r2, r7
 80014a4:	4691      	mov	r9, r2
 80014a6:	003a      	movs	r2, r7
 80014a8:	4453      	add	r3, sl
 80014aa:	9305      	str	r3, [sp, #20]
 80014ac:	0c03      	lsrs	r3, r0, #16
 80014ae:	469a      	mov	sl, r3
 80014b0:	434a      	muls	r2, r1
 80014b2:	4361      	muls	r1, r4
 80014b4:	4449      	add	r1, r9
 80014b6:	4451      	add	r1, sl
 80014b8:	44ab      	add	fp, r5
 80014ba:	4589      	cmp	r9, r1
 80014bc:	d903      	bls.n	80014c6 <__aeabi_dmul+0x1a2>
 80014be:	2380      	movs	r3, #128	; 0x80
 80014c0:	025b      	lsls	r3, r3, #9
 80014c2:	4699      	mov	r9, r3
 80014c4:	444a      	add	r2, r9
 80014c6:	0400      	lsls	r0, r0, #16
 80014c8:	0c0b      	lsrs	r3, r1, #16
 80014ca:	0c00      	lsrs	r0, r0, #16
 80014cc:	0409      	lsls	r1, r1, #16
 80014ce:	1809      	adds	r1, r1, r0
 80014d0:	0020      	movs	r0, r4
 80014d2:	4699      	mov	r9, r3
 80014d4:	4643      	mov	r3, r8
 80014d6:	4370      	muls	r0, r6
 80014d8:	435c      	muls	r4, r3
 80014da:	437e      	muls	r6, r7
 80014dc:	435f      	muls	r7, r3
 80014de:	0c03      	lsrs	r3, r0, #16
 80014e0:	4698      	mov	r8, r3
 80014e2:	19a4      	adds	r4, r4, r6
 80014e4:	4444      	add	r4, r8
 80014e6:	444a      	add	r2, r9
 80014e8:	9703      	str	r7, [sp, #12]
 80014ea:	42a6      	cmp	r6, r4
 80014ec:	d904      	bls.n	80014f8 <__aeabi_dmul+0x1d4>
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	025b      	lsls	r3, r3, #9
 80014f2:	4698      	mov	r8, r3
 80014f4:	4447      	add	r7, r8
 80014f6:	9703      	str	r7, [sp, #12]
 80014f8:	0423      	lsls	r3, r4, #16
 80014fa:	9e02      	ldr	r6, [sp, #8]
 80014fc:	469a      	mov	sl, r3
 80014fe:	9b05      	ldr	r3, [sp, #20]
 8001500:	445e      	add	r6, fp
 8001502:	4698      	mov	r8, r3
 8001504:	42ae      	cmp	r6, r5
 8001506:	41ad      	sbcs	r5, r5
 8001508:	1876      	adds	r6, r6, r1
 800150a:	428e      	cmp	r6, r1
 800150c:	4189      	sbcs	r1, r1
 800150e:	0400      	lsls	r0, r0, #16
 8001510:	0c00      	lsrs	r0, r0, #16
 8001512:	4450      	add	r0, sl
 8001514:	4440      	add	r0, r8
 8001516:	426d      	negs	r5, r5
 8001518:	1947      	adds	r7, r0, r5
 800151a:	46b8      	mov	r8, r7
 800151c:	4693      	mov	fp, r2
 800151e:	4249      	negs	r1, r1
 8001520:	4689      	mov	r9, r1
 8001522:	44c3      	add	fp, r8
 8001524:	44d9      	add	r9, fp
 8001526:	4298      	cmp	r0, r3
 8001528:	4180      	sbcs	r0, r0
 800152a:	45a8      	cmp	r8, r5
 800152c:	41ad      	sbcs	r5, r5
 800152e:	4593      	cmp	fp, r2
 8001530:	4192      	sbcs	r2, r2
 8001532:	4589      	cmp	r9, r1
 8001534:	4189      	sbcs	r1, r1
 8001536:	426d      	negs	r5, r5
 8001538:	4240      	negs	r0, r0
 800153a:	4328      	orrs	r0, r5
 800153c:	0c24      	lsrs	r4, r4, #16
 800153e:	4252      	negs	r2, r2
 8001540:	4249      	negs	r1, r1
 8001542:	430a      	orrs	r2, r1
 8001544:	9b03      	ldr	r3, [sp, #12]
 8001546:	1900      	adds	r0, r0, r4
 8001548:	1880      	adds	r0, r0, r2
 800154a:	18c7      	adds	r7, r0, r3
 800154c:	464b      	mov	r3, r9
 800154e:	0ddc      	lsrs	r4, r3, #23
 8001550:	9b04      	ldr	r3, [sp, #16]
 8001552:	0275      	lsls	r5, r6, #9
 8001554:	431d      	orrs	r5, r3
 8001556:	1e6a      	subs	r2, r5, #1
 8001558:	4195      	sbcs	r5, r2
 800155a:	464b      	mov	r3, r9
 800155c:	0df6      	lsrs	r6, r6, #23
 800155e:	027f      	lsls	r7, r7, #9
 8001560:	4335      	orrs	r5, r6
 8001562:	025a      	lsls	r2, r3, #9
 8001564:	433c      	orrs	r4, r7
 8001566:	4315      	orrs	r5, r2
 8001568:	01fb      	lsls	r3, r7, #7
 800156a:	d400      	bmi.n	800156e <__aeabi_dmul+0x24a>
 800156c:	e11c      	b.n	80017a8 <__aeabi_dmul+0x484>
 800156e:	2101      	movs	r1, #1
 8001570:	086a      	lsrs	r2, r5, #1
 8001572:	400d      	ands	r5, r1
 8001574:	4315      	orrs	r5, r2
 8001576:	07e2      	lsls	r2, r4, #31
 8001578:	4315      	orrs	r5, r2
 800157a:	0864      	lsrs	r4, r4, #1
 800157c:	494f      	ldr	r1, [pc, #316]	; (80016bc <__aeabi_dmul+0x398>)
 800157e:	4461      	add	r1, ip
 8001580:	2900      	cmp	r1, #0
 8001582:	dc00      	bgt.n	8001586 <__aeabi_dmul+0x262>
 8001584:	e0b0      	b.n	80016e8 <__aeabi_dmul+0x3c4>
 8001586:	076b      	lsls	r3, r5, #29
 8001588:	d009      	beq.n	800159e <__aeabi_dmul+0x27a>
 800158a:	220f      	movs	r2, #15
 800158c:	402a      	ands	r2, r5
 800158e:	2a04      	cmp	r2, #4
 8001590:	d005      	beq.n	800159e <__aeabi_dmul+0x27a>
 8001592:	1d2a      	adds	r2, r5, #4
 8001594:	42aa      	cmp	r2, r5
 8001596:	41ad      	sbcs	r5, r5
 8001598:	426d      	negs	r5, r5
 800159a:	1964      	adds	r4, r4, r5
 800159c:	0015      	movs	r5, r2
 800159e:	01e3      	lsls	r3, r4, #7
 80015a0:	d504      	bpl.n	80015ac <__aeabi_dmul+0x288>
 80015a2:	2180      	movs	r1, #128	; 0x80
 80015a4:	4a46      	ldr	r2, [pc, #280]	; (80016c0 <__aeabi_dmul+0x39c>)
 80015a6:	00c9      	lsls	r1, r1, #3
 80015a8:	4014      	ands	r4, r2
 80015aa:	4461      	add	r1, ip
 80015ac:	4a45      	ldr	r2, [pc, #276]	; (80016c4 <__aeabi_dmul+0x3a0>)
 80015ae:	4291      	cmp	r1, r2
 80015b0:	dd00      	ble.n	80015b4 <__aeabi_dmul+0x290>
 80015b2:	e726      	b.n	8001402 <__aeabi_dmul+0xde>
 80015b4:	0762      	lsls	r2, r4, #29
 80015b6:	08ed      	lsrs	r5, r5, #3
 80015b8:	0264      	lsls	r4, r4, #9
 80015ba:	0549      	lsls	r1, r1, #21
 80015bc:	4315      	orrs	r5, r2
 80015be:	0b24      	lsrs	r4, r4, #12
 80015c0:	0d4a      	lsrs	r2, r1, #21
 80015c2:	e710      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80015c4:	4652      	mov	r2, sl
 80015c6:	4332      	orrs	r2, r6
 80015c8:	d100      	bne.n	80015cc <__aeabi_dmul+0x2a8>
 80015ca:	e07f      	b.n	80016cc <__aeabi_dmul+0x3a8>
 80015cc:	2e00      	cmp	r6, #0
 80015ce:	d100      	bne.n	80015d2 <__aeabi_dmul+0x2ae>
 80015d0:	e0dc      	b.n	800178c <__aeabi_dmul+0x468>
 80015d2:	0030      	movs	r0, r6
 80015d4:	f000 fe1e 	bl	8002214 <__clzsi2>
 80015d8:	0002      	movs	r2, r0
 80015da:	3a0b      	subs	r2, #11
 80015dc:	231d      	movs	r3, #29
 80015de:	0001      	movs	r1, r0
 80015e0:	1a9b      	subs	r3, r3, r2
 80015e2:	4652      	mov	r2, sl
 80015e4:	3908      	subs	r1, #8
 80015e6:	40da      	lsrs	r2, r3
 80015e8:	408e      	lsls	r6, r1
 80015ea:	4316      	orrs	r6, r2
 80015ec:	4652      	mov	r2, sl
 80015ee:	408a      	lsls	r2, r1
 80015f0:	9b00      	ldr	r3, [sp, #0]
 80015f2:	4935      	ldr	r1, [pc, #212]	; (80016c8 <__aeabi_dmul+0x3a4>)
 80015f4:	1a18      	subs	r0, r3, r0
 80015f6:	0003      	movs	r3, r0
 80015f8:	468c      	mov	ip, r1
 80015fa:	4463      	add	r3, ip
 80015fc:	2000      	movs	r0, #0
 80015fe:	9300      	str	r3, [sp, #0]
 8001600:	e6d3      	b.n	80013aa <__aeabi_dmul+0x86>
 8001602:	0025      	movs	r5, r4
 8001604:	4305      	orrs	r5, r0
 8001606:	d04a      	beq.n	800169e <__aeabi_dmul+0x37a>
 8001608:	2c00      	cmp	r4, #0
 800160a:	d100      	bne.n	800160e <__aeabi_dmul+0x2ea>
 800160c:	e0b0      	b.n	8001770 <__aeabi_dmul+0x44c>
 800160e:	0020      	movs	r0, r4
 8001610:	f000 fe00 	bl	8002214 <__clzsi2>
 8001614:	0001      	movs	r1, r0
 8001616:	0002      	movs	r2, r0
 8001618:	390b      	subs	r1, #11
 800161a:	231d      	movs	r3, #29
 800161c:	0010      	movs	r0, r2
 800161e:	1a5b      	subs	r3, r3, r1
 8001620:	0031      	movs	r1, r6
 8001622:	0035      	movs	r5, r6
 8001624:	3808      	subs	r0, #8
 8001626:	4084      	lsls	r4, r0
 8001628:	40d9      	lsrs	r1, r3
 800162a:	4085      	lsls	r5, r0
 800162c:	430c      	orrs	r4, r1
 800162e:	4826      	ldr	r0, [pc, #152]	; (80016c8 <__aeabi_dmul+0x3a4>)
 8001630:	1a83      	subs	r3, r0, r2
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	2300      	movs	r3, #0
 8001636:	4699      	mov	r9, r3
 8001638:	469b      	mov	fp, r3
 800163a:	e697      	b.n	800136c <__aeabi_dmul+0x48>
 800163c:	0005      	movs	r5, r0
 800163e:	4325      	orrs	r5, r4
 8001640:	d126      	bne.n	8001690 <__aeabi_dmul+0x36c>
 8001642:	2208      	movs	r2, #8
 8001644:	9300      	str	r3, [sp, #0]
 8001646:	2302      	movs	r3, #2
 8001648:	2400      	movs	r4, #0
 800164a:	4691      	mov	r9, r2
 800164c:	469b      	mov	fp, r3
 800164e:	e68d      	b.n	800136c <__aeabi_dmul+0x48>
 8001650:	4652      	mov	r2, sl
 8001652:	9b00      	ldr	r3, [sp, #0]
 8001654:	4332      	orrs	r2, r6
 8001656:	d110      	bne.n	800167a <__aeabi_dmul+0x356>
 8001658:	4915      	ldr	r1, [pc, #84]	; (80016b0 <__aeabi_dmul+0x38c>)
 800165a:	2600      	movs	r6, #0
 800165c:	468c      	mov	ip, r1
 800165e:	4463      	add	r3, ip
 8001660:	4649      	mov	r1, r9
 8001662:	9300      	str	r3, [sp, #0]
 8001664:	2302      	movs	r3, #2
 8001666:	4319      	orrs	r1, r3
 8001668:	4689      	mov	r9, r1
 800166a:	2002      	movs	r0, #2
 800166c:	e69d      	b.n	80013aa <__aeabi_dmul+0x86>
 800166e:	465b      	mov	r3, fp
 8001670:	9701      	str	r7, [sp, #4]
 8001672:	2b02      	cmp	r3, #2
 8001674:	d000      	beq.n	8001678 <__aeabi_dmul+0x354>
 8001676:	e6ad      	b.n	80013d4 <__aeabi_dmul+0xb0>
 8001678:	e6c3      	b.n	8001402 <__aeabi_dmul+0xde>
 800167a:	4a0d      	ldr	r2, [pc, #52]	; (80016b0 <__aeabi_dmul+0x38c>)
 800167c:	2003      	movs	r0, #3
 800167e:	4694      	mov	ip, r2
 8001680:	4463      	add	r3, ip
 8001682:	464a      	mov	r2, r9
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2303      	movs	r3, #3
 8001688:	431a      	orrs	r2, r3
 800168a:	4691      	mov	r9, r2
 800168c:	4652      	mov	r2, sl
 800168e:	e68c      	b.n	80013aa <__aeabi_dmul+0x86>
 8001690:	220c      	movs	r2, #12
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	2303      	movs	r3, #3
 8001696:	0005      	movs	r5, r0
 8001698:	4691      	mov	r9, r2
 800169a:	469b      	mov	fp, r3
 800169c:	e666      	b.n	800136c <__aeabi_dmul+0x48>
 800169e:	2304      	movs	r3, #4
 80016a0:	4699      	mov	r9, r3
 80016a2:	2300      	movs	r3, #0
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	3301      	adds	r3, #1
 80016a8:	2400      	movs	r4, #0
 80016aa:	469b      	mov	fp, r3
 80016ac:	e65e      	b.n	800136c <__aeabi_dmul+0x48>
 80016ae:	46c0      	nop			; (mov r8, r8)
 80016b0:	000007ff 	.word	0x000007ff
 80016b4:	fffffc01 	.word	0xfffffc01
 80016b8:	08008998 	.word	0x08008998
 80016bc:	000003ff 	.word	0x000003ff
 80016c0:	feffffff 	.word	0xfeffffff
 80016c4:	000007fe 	.word	0x000007fe
 80016c8:	fffffc0d 	.word	0xfffffc0d
 80016cc:	4649      	mov	r1, r9
 80016ce:	2301      	movs	r3, #1
 80016d0:	4319      	orrs	r1, r3
 80016d2:	4689      	mov	r9, r1
 80016d4:	2600      	movs	r6, #0
 80016d6:	2001      	movs	r0, #1
 80016d8:	e667      	b.n	80013aa <__aeabi_dmul+0x86>
 80016da:	2300      	movs	r3, #0
 80016dc:	2480      	movs	r4, #128	; 0x80
 80016de:	2500      	movs	r5, #0
 80016e0:	4a43      	ldr	r2, [pc, #268]	; (80017f0 <__aeabi_dmul+0x4cc>)
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	0324      	lsls	r4, r4, #12
 80016e6:	e67e      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80016e8:	2001      	movs	r0, #1
 80016ea:	1a40      	subs	r0, r0, r1
 80016ec:	2838      	cmp	r0, #56	; 0x38
 80016ee:	dd00      	ble.n	80016f2 <__aeabi_dmul+0x3ce>
 80016f0:	e676      	b.n	80013e0 <__aeabi_dmul+0xbc>
 80016f2:	281f      	cmp	r0, #31
 80016f4:	dd5b      	ble.n	80017ae <__aeabi_dmul+0x48a>
 80016f6:	221f      	movs	r2, #31
 80016f8:	0023      	movs	r3, r4
 80016fa:	4252      	negs	r2, r2
 80016fc:	1a51      	subs	r1, r2, r1
 80016fe:	40cb      	lsrs	r3, r1
 8001700:	0019      	movs	r1, r3
 8001702:	2820      	cmp	r0, #32
 8001704:	d003      	beq.n	800170e <__aeabi_dmul+0x3ea>
 8001706:	4a3b      	ldr	r2, [pc, #236]	; (80017f4 <__aeabi_dmul+0x4d0>)
 8001708:	4462      	add	r2, ip
 800170a:	4094      	lsls	r4, r2
 800170c:	4325      	orrs	r5, r4
 800170e:	1e6a      	subs	r2, r5, #1
 8001710:	4195      	sbcs	r5, r2
 8001712:	002a      	movs	r2, r5
 8001714:	430a      	orrs	r2, r1
 8001716:	2107      	movs	r1, #7
 8001718:	000d      	movs	r5, r1
 800171a:	2400      	movs	r4, #0
 800171c:	4015      	ands	r5, r2
 800171e:	4211      	tst	r1, r2
 8001720:	d05b      	beq.n	80017da <__aeabi_dmul+0x4b6>
 8001722:	210f      	movs	r1, #15
 8001724:	2400      	movs	r4, #0
 8001726:	4011      	ands	r1, r2
 8001728:	2904      	cmp	r1, #4
 800172a:	d053      	beq.n	80017d4 <__aeabi_dmul+0x4b0>
 800172c:	1d11      	adds	r1, r2, #4
 800172e:	4291      	cmp	r1, r2
 8001730:	4192      	sbcs	r2, r2
 8001732:	4252      	negs	r2, r2
 8001734:	18a4      	adds	r4, r4, r2
 8001736:	000a      	movs	r2, r1
 8001738:	0223      	lsls	r3, r4, #8
 800173a:	d54b      	bpl.n	80017d4 <__aeabi_dmul+0x4b0>
 800173c:	2201      	movs	r2, #1
 800173e:	2400      	movs	r4, #0
 8001740:	2500      	movs	r5, #0
 8001742:	e650      	b.n	80013e6 <__aeabi_dmul+0xc2>
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	031b      	lsls	r3, r3, #12
 8001748:	421c      	tst	r4, r3
 800174a:	d009      	beq.n	8001760 <__aeabi_dmul+0x43c>
 800174c:	421e      	tst	r6, r3
 800174e:	d107      	bne.n	8001760 <__aeabi_dmul+0x43c>
 8001750:	4333      	orrs	r3, r6
 8001752:	031c      	lsls	r4, r3, #12
 8001754:	4643      	mov	r3, r8
 8001756:	0015      	movs	r5, r2
 8001758:	0b24      	lsrs	r4, r4, #12
 800175a:	4a25      	ldr	r2, [pc, #148]	; (80017f0 <__aeabi_dmul+0x4cc>)
 800175c:	9301      	str	r3, [sp, #4]
 800175e:	e642      	b.n	80013e6 <__aeabi_dmul+0xc2>
 8001760:	2280      	movs	r2, #128	; 0x80
 8001762:	0312      	lsls	r2, r2, #12
 8001764:	4314      	orrs	r4, r2
 8001766:	0324      	lsls	r4, r4, #12
 8001768:	4a21      	ldr	r2, [pc, #132]	; (80017f0 <__aeabi_dmul+0x4cc>)
 800176a:	0b24      	lsrs	r4, r4, #12
 800176c:	9701      	str	r7, [sp, #4]
 800176e:	e63a      	b.n	80013e6 <__aeabi_dmul+0xc2>
 8001770:	f000 fd50 	bl	8002214 <__clzsi2>
 8001774:	0001      	movs	r1, r0
 8001776:	0002      	movs	r2, r0
 8001778:	3115      	adds	r1, #21
 800177a:	3220      	adds	r2, #32
 800177c:	291c      	cmp	r1, #28
 800177e:	dc00      	bgt.n	8001782 <__aeabi_dmul+0x45e>
 8001780:	e74b      	b.n	800161a <__aeabi_dmul+0x2f6>
 8001782:	0034      	movs	r4, r6
 8001784:	3808      	subs	r0, #8
 8001786:	2500      	movs	r5, #0
 8001788:	4084      	lsls	r4, r0
 800178a:	e750      	b.n	800162e <__aeabi_dmul+0x30a>
 800178c:	f000 fd42 	bl	8002214 <__clzsi2>
 8001790:	0003      	movs	r3, r0
 8001792:	001a      	movs	r2, r3
 8001794:	3215      	adds	r2, #21
 8001796:	3020      	adds	r0, #32
 8001798:	2a1c      	cmp	r2, #28
 800179a:	dc00      	bgt.n	800179e <__aeabi_dmul+0x47a>
 800179c:	e71e      	b.n	80015dc <__aeabi_dmul+0x2b8>
 800179e:	4656      	mov	r6, sl
 80017a0:	3b08      	subs	r3, #8
 80017a2:	2200      	movs	r2, #0
 80017a4:	409e      	lsls	r6, r3
 80017a6:	e723      	b.n	80015f0 <__aeabi_dmul+0x2cc>
 80017a8:	9b00      	ldr	r3, [sp, #0]
 80017aa:	469c      	mov	ip, r3
 80017ac:	e6e6      	b.n	800157c <__aeabi_dmul+0x258>
 80017ae:	4912      	ldr	r1, [pc, #72]	; (80017f8 <__aeabi_dmul+0x4d4>)
 80017b0:	0022      	movs	r2, r4
 80017b2:	4461      	add	r1, ip
 80017b4:	002e      	movs	r6, r5
 80017b6:	408d      	lsls	r5, r1
 80017b8:	408a      	lsls	r2, r1
 80017ba:	40c6      	lsrs	r6, r0
 80017bc:	1e69      	subs	r1, r5, #1
 80017be:	418d      	sbcs	r5, r1
 80017c0:	4332      	orrs	r2, r6
 80017c2:	432a      	orrs	r2, r5
 80017c4:	40c4      	lsrs	r4, r0
 80017c6:	0753      	lsls	r3, r2, #29
 80017c8:	d0b6      	beq.n	8001738 <__aeabi_dmul+0x414>
 80017ca:	210f      	movs	r1, #15
 80017cc:	4011      	ands	r1, r2
 80017ce:	2904      	cmp	r1, #4
 80017d0:	d1ac      	bne.n	800172c <__aeabi_dmul+0x408>
 80017d2:	e7b1      	b.n	8001738 <__aeabi_dmul+0x414>
 80017d4:	0765      	lsls	r5, r4, #29
 80017d6:	0264      	lsls	r4, r4, #9
 80017d8:	0b24      	lsrs	r4, r4, #12
 80017da:	08d2      	lsrs	r2, r2, #3
 80017dc:	4315      	orrs	r5, r2
 80017de:	2200      	movs	r2, #0
 80017e0:	e601      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80017e2:	2280      	movs	r2, #128	; 0x80
 80017e4:	0312      	lsls	r2, r2, #12
 80017e6:	4314      	orrs	r4, r2
 80017e8:	0324      	lsls	r4, r4, #12
 80017ea:	4a01      	ldr	r2, [pc, #4]	; (80017f0 <__aeabi_dmul+0x4cc>)
 80017ec:	0b24      	lsrs	r4, r4, #12
 80017ee:	e5fa      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80017f0:	000007ff 	.word	0x000007ff
 80017f4:	0000043e 	.word	0x0000043e
 80017f8:	0000041e 	.word	0x0000041e

080017fc <__aeabi_dsub>:
 80017fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017fe:	4657      	mov	r7, sl
 8001800:	464e      	mov	r6, r9
 8001802:	4645      	mov	r5, r8
 8001804:	46de      	mov	lr, fp
 8001806:	b5e0      	push	{r5, r6, r7, lr}
 8001808:	001e      	movs	r6, r3
 800180a:	0017      	movs	r7, r2
 800180c:	004a      	lsls	r2, r1, #1
 800180e:	030b      	lsls	r3, r1, #12
 8001810:	0d52      	lsrs	r2, r2, #21
 8001812:	0a5b      	lsrs	r3, r3, #9
 8001814:	4690      	mov	r8, r2
 8001816:	0f42      	lsrs	r2, r0, #29
 8001818:	431a      	orrs	r2, r3
 800181a:	0fcd      	lsrs	r5, r1, #31
 800181c:	4ccd      	ldr	r4, [pc, #820]	; (8001b54 <__aeabi_dsub+0x358>)
 800181e:	0331      	lsls	r1, r6, #12
 8001820:	00c3      	lsls	r3, r0, #3
 8001822:	4694      	mov	ip, r2
 8001824:	0070      	lsls	r0, r6, #1
 8001826:	0f7a      	lsrs	r2, r7, #29
 8001828:	0a49      	lsrs	r1, r1, #9
 800182a:	00ff      	lsls	r7, r7, #3
 800182c:	469a      	mov	sl, r3
 800182e:	46b9      	mov	r9, r7
 8001830:	0d40      	lsrs	r0, r0, #21
 8001832:	0ff6      	lsrs	r6, r6, #31
 8001834:	4311      	orrs	r1, r2
 8001836:	42a0      	cmp	r0, r4
 8001838:	d100      	bne.n	800183c <__aeabi_dsub+0x40>
 800183a:	e0b1      	b.n	80019a0 <__aeabi_dsub+0x1a4>
 800183c:	2201      	movs	r2, #1
 800183e:	4056      	eors	r6, r2
 8001840:	46b3      	mov	fp, r6
 8001842:	42b5      	cmp	r5, r6
 8001844:	d100      	bne.n	8001848 <__aeabi_dsub+0x4c>
 8001846:	e088      	b.n	800195a <__aeabi_dsub+0x15e>
 8001848:	4642      	mov	r2, r8
 800184a:	1a12      	subs	r2, r2, r0
 800184c:	2a00      	cmp	r2, #0
 800184e:	dc00      	bgt.n	8001852 <__aeabi_dsub+0x56>
 8001850:	e0ae      	b.n	80019b0 <__aeabi_dsub+0x1b4>
 8001852:	2800      	cmp	r0, #0
 8001854:	d100      	bne.n	8001858 <__aeabi_dsub+0x5c>
 8001856:	e0c1      	b.n	80019dc <__aeabi_dsub+0x1e0>
 8001858:	48be      	ldr	r0, [pc, #760]	; (8001b54 <__aeabi_dsub+0x358>)
 800185a:	4580      	cmp	r8, r0
 800185c:	d100      	bne.n	8001860 <__aeabi_dsub+0x64>
 800185e:	e151      	b.n	8001b04 <__aeabi_dsub+0x308>
 8001860:	2080      	movs	r0, #128	; 0x80
 8001862:	0400      	lsls	r0, r0, #16
 8001864:	4301      	orrs	r1, r0
 8001866:	2a38      	cmp	r2, #56	; 0x38
 8001868:	dd00      	ble.n	800186c <__aeabi_dsub+0x70>
 800186a:	e17b      	b.n	8001b64 <__aeabi_dsub+0x368>
 800186c:	2a1f      	cmp	r2, #31
 800186e:	dd00      	ble.n	8001872 <__aeabi_dsub+0x76>
 8001870:	e1ee      	b.n	8001c50 <__aeabi_dsub+0x454>
 8001872:	2020      	movs	r0, #32
 8001874:	003e      	movs	r6, r7
 8001876:	1a80      	subs	r0, r0, r2
 8001878:	000c      	movs	r4, r1
 800187a:	40d6      	lsrs	r6, r2
 800187c:	40d1      	lsrs	r1, r2
 800187e:	4087      	lsls	r7, r0
 8001880:	4662      	mov	r2, ip
 8001882:	4084      	lsls	r4, r0
 8001884:	1a52      	subs	r2, r2, r1
 8001886:	1e78      	subs	r0, r7, #1
 8001888:	4187      	sbcs	r7, r0
 800188a:	4694      	mov	ip, r2
 800188c:	4334      	orrs	r4, r6
 800188e:	4327      	orrs	r7, r4
 8001890:	1bdc      	subs	r4, r3, r7
 8001892:	42a3      	cmp	r3, r4
 8001894:	419b      	sbcs	r3, r3
 8001896:	4662      	mov	r2, ip
 8001898:	425b      	negs	r3, r3
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	4699      	mov	r9, r3
 800189e:	464b      	mov	r3, r9
 80018a0:	021b      	lsls	r3, r3, #8
 80018a2:	d400      	bmi.n	80018a6 <__aeabi_dsub+0xaa>
 80018a4:	e118      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 80018a6:	464b      	mov	r3, r9
 80018a8:	0258      	lsls	r0, r3, #9
 80018aa:	0a43      	lsrs	r3, r0, #9
 80018ac:	4699      	mov	r9, r3
 80018ae:	464b      	mov	r3, r9
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d100      	bne.n	80018b6 <__aeabi_dsub+0xba>
 80018b4:	e137      	b.n	8001b26 <__aeabi_dsub+0x32a>
 80018b6:	4648      	mov	r0, r9
 80018b8:	f000 fcac 	bl	8002214 <__clzsi2>
 80018bc:	0001      	movs	r1, r0
 80018be:	3908      	subs	r1, #8
 80018c0:	2320      	movs	r3, #32
 80018c2:	0022      	movs	r2, r4
 80018c4:	4648      	mov	r0, r9
 80018c6:	1a5b      	subs	r3, r3, r1
 80018c8:	40da      	lsrs	r2, r3
 80018ca:	4088      	lsls	r0, r1
 80018cc:	408c      	lsls	r4, r1
 80018ce:	4643      	mov	r3, r8
 80018d0:	4310      	orrs	r0, r2
 80018d2:	4588      	cmp	r8, r1
 80018d4:	dd00      	ble.n	80018d8 <__aeabi_dsub+0xdc>
 80018d6:	e136      	b.n	8001b46 <__aeabi_dsub+0x34a>
 80018d8:	1ac9      	subs	r1, r1, r3
 80018da:	1c4b      	adds	r3, r1, #1
 80018dc:	2b1f      	cmp	r3, #31
 80018de:	dd00      	ble.n	80018e2 <__aeabi_dsub+0xe6>
 80018e0:	e0ea      	b.n	8001ab8 <__aeabi_dsub+0x2bc>
 80018e2:	2220      	movs	r2, #32
 80018e4:	0026      	movs	r6, r4
 80018e6:	1ad2      	subs	r2, r2, r3
 80018e8:	0001      	movs	r1, r0
 80018ea:	4094      	lsls	r4, r2
 80018ec:	40de      	lsrs	r6, r3
 80018ee:	40d8      	lsrs	r0, r3
 80018f0:	2300      	movs	r3, #0
 80018f2:	4091      	lsls	r1, r2
 80018f4:	1e62      	subs	r2, r4, #1
 80018f6:	4194      	sbcs	r4, r2
 80018f8:	4681      	mov	r9, r0
 80018fa:	4698      	mov	r8, r3
 80018fc:	4331      	orrs	r1, r6
 80018fe:	430c      	orrs	r4, r1
 8001900:	0763      	lsls	r3, r4, #29
 8001902:	d009      	beq.n	8001918 <__aeabi_dsub+0x11c>
 8001904:	230f      	movs	r3, #15
 8001906:	4023      	ands	r3, r4
 8001908:	2b04      	cmp	r3, #4
 800190a:	d005      	beq.n	8001918 <__aeabi_dsub+0x11c>
 800190c:	1d23      	adds	r3, r4, #4
 800190e:	42a3      	cmp	r3, r4
 8001910:	41a4      	sbcs	r4, r4
 8001912:	4264      	negs	r4, r4
 8001914:	44a1      	add	r9, r4
 8001916:	001c      	movs	r4, r3
 8001918:	464b      	mov	r3, r9
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	d400      	bmi.n	8001920 <__aeabi_dsub+0x124>
 800191e:	e0de      	b.n	8001ade <__aeabi_dsub+0x2e2>
 8001920:	4641      	mov	r1, r8
 8001922:	4b8c      	ldr	r3, [pc, #560]	; (8001b54 <__aeabi_dsub+0x358>)
 8001924:	3101      	adds	r1, #1
 8001926:	4299      	cmp	r1, r3
 8001928:	d100      	bne.n	800192c <__aeabi_dsub+0x130>
 800192a:	e0e7      	b.n	8001afc <__aeabi_dsub+0x300>
 800192c:	464b      	mov	r3, r9
 800192e:	488a      	ldr	r0, [pc, #552]	; (8001b58 <__aeabi_dsub+0x35c>)
 8001930:	08e4      	lsrs	r4, r4, #3
 8001932:	4003      	ands	r3, r0
 8001934:	0018      	movs	r0, r3
 8001936:	0549      	lsls	r1, r1, #21
 8001938:	075b      	lsls	r3, r3, #29
 800193a:	0240      	lsls	r0, r0, #9
 800193c:	4323      	orrs	r3, r4
 800193e:	0d4a      	lsrs	r2, r1, #21
 8001940:	0b04      	lsrs	r4, r0, #12
 8001942:	0512      	lsls	r2, r2, #20
 8001944:	07ed      	lsls	r5, r5, #31
 8001946:	4322      	orrs	r2, r4
 8001948:	432a      	orrs	r2, r5
 800194a:	0018      	movs	r0, r3
 800194c:	0011      	movs	r1, r2
 800194e:	bcf0      	pop	{r4, r5, r6, r7}
 8001950:	46bb      	mov	fp, r7
 8001952:	46b2      	mov	sl, r6
 8001954:	46a9      	mov	r9, r5
 8001956:	46a0      	mov	r8, r4
 8001958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800195a:	4642      	mov	r2, r8
 800195c:	1a12      	subs	r2, r2, r0
 800195e:	2a00      	cmp	r2, #0
 8001960:	dd52      	ble.n	8001a08 <__aeabi_dsub+0x20c>
 8001962:	2800      	cmp	r0, #0
 8001964:	d100      	bne.n	8001968 <__aeabi_dsub+0x16c>
 8001966:	e09c      	b.n	8001aa2 <__aeabi_dsub+0x2a6>
 8001968:	45a0      	cmp	r8, r4
 800196a:	d100      	bne.n	800196e <__aeabi_dsub+0x172>
 800196c:	e0ca      	b.n	8001b04 <__aeabi_dsub+0x308>
 800196e:	2080      	movs	r0, #128	; 0x80
 8001970:	0400      	lsls	r0, r0, #16
 8001972:	4301      	orrs	r1, r0
 8001974:	2a38      	cmp	r2, #56	; 0x38
 8001976:	dd00      	ble.n	800197a <__aeabi_dsub+0x17e>
 8001978:	e149      	b.n	8001c0e <__aeabi_dsub+0x412>
 800197a:	2a1f      	cmp	r2, #31
 800197c:	dc00      	bgt.n	8001980 <__aeabi_dsub+0x184>
 800197e:	e197      	b.n	8001cb0 <__aeabi_dsub+0x4b4>
 8001980:	0010      	movs	r0, r2
 8001982:	000e      	movs	r6, r1
 8001984:	3820      	subs	r0, #32
 8001986:	40c6      	lsrs	r6, r0
 8001988:	2a20      	cmp	r2, #32
 800198a:	d004      	beq.n	8001996 <__aeabi_dsub+0x19a>
 800198c:	2040      	movs	r0, #64	; 0x40
 800198e:	1a82      	subs	r2, r0, r2
 8001990:	4091      	lsls	r1, r2
 8001992:	430f      	orrs	r7, r1
 8001994:	46b9      	mov	r9, r7
 8001996:	464c      	mov	r4, r9
 8001998:	1e62      	subs	r2, r4, #1
 800199a:	4194      	sbcs	r4, r2
 800199c:	4334      	orrs	r4, r6
 800199e:	e13a      	b.n	8001c16 <__aeabi_dsub+0x41a>
 80019a0:	000a      	movs	r2, r1
 80019a2:	433a      	orrs	r2, r7
 80019a4:	d028      	beq.n	80019f8 <__aeabi_dsub+0x1fc>
 80019a6:	46b3      	mov	fp, r6
 80019a8:	42b5      	cmp	r5, r6
 80019aa:	d02b      	beq.n	8001a04 <__aeabi_dsub+0x208>
 80019ac:	4a6b      	ldr	r2, [pc, #428]	; (8001b5c <__aeabi_dsub+0x360>)
 80019ae:	4442      	add	r2, r8
 80019b0:	2a00      	cmp	r2, #0
 80019b2:	d05d      	beq.n	8001a70 <__aeabi_dsub+0x274>
 80019b4:	4642      	mov	r2, r8
 80019b6:	4644      	mov	r4, r8
 80019b8:	1a82      	subs	r2, r0, r2
 80019ba:	2c00      	cmp	r4, #0
 80019bc:	d000      	beq.n	80019c0 <__aeabi_dsub+0x1c4>
 80019be:	e0f5      	b.n	8001bac <__aeabi_dsub+0x3b0>
 80019c0:	4665      	mov	r5, ip
 80019c2:	431d      	orrs	r5, r3
 80019c4:	d100      	bne.n	80019c8 <__aeabi_dsub+0x1cc>
 80019c6:	e19c      	b.n	8001d02 <__aeabi_dsub+0x506>
 80019c8:	1e55      	subs	r5, r2, #1
 80019ca:	2a01      	cmp	r2, #1
 80019cc:	d100      	bne.n	80019d0 <__aeabi_dsub+0x1d4>
 80019ce:	e1fb      	b.n	8001dc8 <__aeabi_dsub+0x5cc>
 80019d0:	4c60      	ldr	r4, [pc, #384]	; (8001b54 <__aeabi_dsub+0x358>)
 80019d2:	42a2      	cmp	r2, r4
 80019d4:	d100      	bne.n	80019d8 <__aeabi_dsub+0x1dc>
 80019d6:	e1bd      	b.n	8001d54 <__aeabi_dsub+0x558>
 80019d8:	002a      	movs	r2, r5
 80019da:	e0f0      	b.n	8001bbe <__aeabi_dsub+0x3c2>
 80019dc:	0008      	movs	r0, r1
 80019de:	4338      	orrs	r0, r7
 80019e0:	d100      	bne.n	80019e4 <__aeabi_dsub+0x1e8>
 80019e2:	e0c3      	b.n	8001b6c <__aeabi_dsub+0x370>
 80019e4:	1e50      	subs	r0, r2, #1
 80019e6:	2a01      	cmp	r2, #1
 80019e8:	d100      	bne.n	80019ec <__aeabi_dsub+0x1f0>
 80019ea:	e1a8      	b.n	8001d3e <__aeabi_dsub+0x542>
 80019ec:	4c59      	ldr	r4, [pc, #356]	; (8001b54 <__aeabi_dsub+0x358>)
 80019ee:	42a2      	cmp	r2, r4
 80019f0:	d100      	bne.n	80019f4 <__aeabi_dsub+0x1f8>
 80019f2:	e087      	b.n	8001b04 <__aeabi_dsub+0x308>
 80019f4:	0002      	movs	r2, r0
 80019f6:	e736      	b.n	8001866 <__aeabi_dsub+0x6a>
 80019f8:	2201      	movs	r2, #1
 80019fa:	4056      	eors	r6, r2
 80019fc:	46b3      	mov	fp, r6
 80019fe:	42b5      	cmp	r5, r6
 8001a00:	d000      	beq.n	8001a04 <__aeabi_dsub+0x208>
 8001a02:	e721      	b.n	8001848 <__aeabi_dsub+0x4c>
 8001a04:	4a55      	ldr	r2, [pc, #340]	; (8001b5c <__aeabi_dsub+0x360>)
 8001a06:	4442      	add	r2, r8
 8001a08:	2a00      	cmp	r2, #0
 8001a0a:	d100      	bne.n	8001a0e <__aeabi_dsub+0x212>
 8001a0c:	e0b5      	b.n	8001b7a <__aeabi_dsub+0x37e>
 8001a0e:	4642      	mov	r2, r8
 8001a10:	4644      	mov	r4, r8
 8001a12:	1a82      	subs	r2, r0, r2
 8001a14:	2c00      	cmp	r4, #0
 8001a16:	d100      	bne.n	8001a1a <__aeabi_dsub+0x21e>
 8001a18:	e138      	b.n	8001c8c <__aeabi_dsub+0x490>
 8001a1a:	4e4e      	ldr	r6, [pc, #312]	; (8001b54 <__aeabi_dsub+0x358>)
 8001a1c:	42b0      	cmp	r0, r6
 8001a1e:	d100      	bne.n	8001a22 <__aeabi_dsub+0x226>
 8001a20:	e1de      	b.n	8001de0 <__aeabi_dsub+0x5e4>
 8001a22:	2680      	movs	r6, #128	; 0x80
 8001a24:	4664      	mov	r4, ip
 8001a26:	0436      	lsls	r6, r6, #16
 8001a28:	4334      	orrs	r4, r6
 8001a2a:	46a4      	mov	ip, r4
 8001a2c:	2a38      	cmp	r2, #56	; 0x38
 8001a2e:	dd00      	ble.n	8001a32 <__aeabi_dsub+0x236>
 8001a30:	e196      	b.n	8001d60 <__aeabi_dsub+0x564>
 8001a32:	2a1f      	cmp	r2, #31
 8001a34:	dd00      	ble.n	8001a38 <__aeabi_dsub+0x23c>
 8001a36:	e224      	b.n	8001e82 <__aeabi_dsub+0x686>
 8001a38:	2620      	movs	r6, #32
 8001a3a:	1ab4      	subs	r4, r6, r2
 8001a3c:	46a2      	mov	sl, r4
 8001a3e:	4664      	mov	r4, ip
 8001a40:	4656      	mov	r6, sl
 8001a42:	40b4      	lsls	r4, r6
 8001a44:	46a1      	mov	r9, r4
 8001a46:	001c      	movs	r4, r3
 8001a48:	464e      	mov	r6, r9
 8001a4a:	40d4      	lsrs	r4, r2
 8001a4c:	4326      	orrs	r6, r4
 8001a4e:	0034      	movs	r4, r6
 8001a50:	4656      	mov	r6, sl
 8001a52:	40b3      	lsls	r3, r6
 8001a54:	1e5e      	subs	r6, r3, #1
 8001a56:	41b3      	sbcs	r3, r6
 8001a58:	431c      	orrs	r4, r3
 8001a5a:	4663      	mov	r3, ip
 8001a5c:	40d3      	lsrs	r3, r2
 8001a5e:	18c9      	adds	r1, r1, r3
 8001a60:	19e4      	adds	r4, r4, r7
 8001a62:	42bc      	cmp	r4, r7
 8001a64:	41bf      	sbcs	r7, r7
 8001a66:	427f      	negs	r7, r7
 8001a68:	46b9      	mov	r9, r7
 8001a6a:	4680      	mov	r8, r0
 8001a6c:	4489      	add	r9, r1
 8001a6e:	e0d8      	b.n	8001c22 <__aeabi_dsub+0x426>
 8001a70:	4640      	mov	r0, r8
 8001a72:	4c3b      	ldr	r4, [pc, #236]	; (8001b60 <__aeabi_dsub+0x364>)
 8001a74:	3001      	adds	r0, #1
 8001a76:	4220      	tst	r0, r4
 8001a78:	d000      	beq.n	8001a7c <__aeabi_dsub+0x280>
 8001a7a:	e0b4      	b.n	8001be6 <__aeabi_dsub+0x3ea>
 8001a7c:	4640      	mov	r0, r8
 8001a7e:	2800      	cmp	r0, #0
 8001a80:	d000      	beq.n	8001a84 <__aeabi_dsub+0x288>
 8001a82:	e144      	b.n	8001d0e <__aeabi_dsub+0x512>
 8001a84:	4660      	mov	r0, ip
 8001a86:	4318      	orrs	r0, r3
 8001a88:	d100      	bne.n	8001a8c <__aeabi_dsub+0x290>
 8001a8a:	e190      	b.n	8001dae <__aeabi_dsub+0x5b2>
 8001a8c:	0008      	movs	r0, r1
 8001a8e:	4338      	orrs	r0, r7
 8001a90:	d000      	beq.n	8001a94 <__aeabi_dsub+0x298>
 8001a92:	e1aa      	b.n	8001dea <__aeabi_dsub+0x5ee>
 8001a94:	4661      	mov	r1, ip
 8001a96:	08db      	lsrs	r3, r3, #3
 8001a98:	0749      	lsls	r1, r1, #29
 8001a9a:	430b      	orrs	r3, r1
 8001a9c:	4661      	mov	r1, ip
 8001a9e:	08cc      	lsrs	r4, r1, #3
 8001aa0:	e027      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001aa2:	0008      	movs	r0, r1
 8001aa4:	4338      	orrs	r0, r7
 8001aa6:	d061      	beq.n	8001b6c <__aeabi_dsub+0x370>
 8001aa8:	1e50      	subs	r0, r2, #1
 8001aaa:	2a01      	cmp	r2, #1
 8001aac:	d100      	bne.n	8001ab0 <__aeabi_dsub+0x2b4>
 8001aae:	e139      	b.n	8001d24 <__aeabi_dsub+0x528>
 8001ab0:	42a2      	cmp	r2, r4
 8001ab2:	d027      	beq.n	8001b04 <__aeabi_dsub+0x308>
 8001ab4:	0002      	movs	r2, r0
 8001ab6:	e75d      	b.n	8001974 <__aeabi_dsub+0x178>
 8001ab8:	0002      	movs	r2, r0
 8001aba:	391f      	subs	r1, #31
 8001abc:	40ca      	lsrs	r2, r1
 8001abe:	0011      	movs	r1, r2
 8001ac0:	2b20      	cmp	r3, #32
 8001ac2:	d003      	beq.n	8001acc <__aeabi_dsub+0x2d0>
 8001ac4:	2240      	movs	r2, #64	; 0x40
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	4098      	lsls	r0, r3
 8001aca:	4304      	orrs	r4, r0
 8001acc:	1e63      	subs	r3, r4, #1
 8001ace:	419c      	sbcs	r4, r3
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	4699      	mov	r9, r3
 8001ad4:	4698      	mov	r8, r3
 8001ad6:	430c      	orrs	r4, r1
 8001ad8:	0763      	lsls	r3, r4, #29
 8001ada:	d000      	beq.n	8001ade <__aeabi_dsub+0x2e2>
 8001adc:	e712      	b.n	8001904 <__aeabi_dsub+0x108>
 8001ade:	464b      	mov	r3, r9
 8001ae0:	464a      	mov	r2, r9
 8001ae2:	08e4      	lsrs	r4, r4, #3
 8001ae4:	075b      	lsls	r3, r3, #29
 8001ae6:	4323      	orrs	r3, r4
 8001ae8:	08d4      	lsrs	r4, r2, #3
 8001aea:	4642      	mov	r2, r8
 8001aec:	4919      	ldr	r1, [pc, #100]	; (8001b54 <__aeabi_dsub+0x358>)
 8001aee:	428a      	cmp	r2, r1
 8001af0:	d00e      	beq.n	8001b10 <__aeabi_dsub+0x314>
 8001af2:	0324      	lsls	r4, r4, #12
 8001af4:	0552      	lsls	r2, r2, #21
 8001af6:	0b24      	lsrs	r4, r4, #12
 8001af8:	0d52      	lsrs	r2, r2, #21
 8001afa:	e722      	b.n	8001942 <__aeabi_dsub+0x146>
 8001afc:	000a      	movs	r2, r1
 8001afe:	2400      	movs	r4, #0
 8001b00:	2300      	movs	r3, #0
 8001b02:	e71e      	b.n	8001942 <__aeabi_dsub+0x146>
 8001b04:	08db      	lsrs	r3, r3, #3
 8001b06:	4662      	mov	r2, ip
 8001b08:	0752      	lsls	r2, r2, #29
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	4662      	mov	r2, ip
 8001b0e:	08d4      	lsrs	r4, r2, #3
 8001b10:	001a      	movs	r2, r3
 8001b12:	4322      	orrs	r2, r4
 8001b14:	d100      	bne.n	8001b18 <__aeabi_dsub+0x31c>
 8001b16:	e1fc      	b.n	8001f12 <__aeabi_dsub+0x716>
 8001b18:	2280      	movs	r2, #128	; 0x80
 8001b1a:	0312      	lsls	r2, r2, #12
 8001b1c:	4314      	orrs	r4, r2
 8001b1e:	0324      	lsls	r4, r4, #12
 8001b20:	4a0c      	ldr	r2, [pc, #48]	; (8001b54 <__aeabi_dsub+0x358>)
 8001b22:	0b24      	lsrs	r4, r4, #12
 8001b24:	e70d      	b.n	8001942 <__aeabi_dsub+0x146>
 8001b26:	0020      	movs	r0, r4
 8001b28:	f000 fb74 	bl	8002214 <__clzsi2>
 8001b2c:	0001      	movs	r1, r0
 8001b2e:	3118      	adds	r1, #24
 8001b30:	291f      	cmp	r1, #31
 8001b32:	dc00      	bgt.n	8001b36 <__aeabi_dsub+0x33a>
 8001b34:	e6c4      	b.n	80018c0 <__aeabi_dsub+0xc4>
 8001b36:	3808      	subs	r0, #8
 8001b38:	4084      	lsls	r4, r0
 8001b3a:	4643      	mov	r3, r8
 8001b3c:	0020      	movs	r0, r4
 8001b3e:	2400      	movs	r4, #0
 8001b40:	4588      	cmp	r8, r1
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dsub+0x34a>
 8001b44:	e6c8      	b.n	80018d8 <__aeabi_dsub+0xdc>
 8001b46:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <__aeabi_dsub+0x35c>)
 8001b48:	1a5b      	subs	r3, r3, r1
 8001b4a:	4010      	ands	r0, r2
 8001b4c:	4698      	mov	r8, r3
 8001b4e:	4681      	mov	r9, r0
 8001b50:	e6d6      	b.n	8001900 <__aeabi_dsub+0x104>
 8001b52:	46c0      	nop			; (mov r8, r8)
 8001b54:	000007ff 	.word	0x000007ff
 8001b58:	ff7fffff 	.word	0xff7fffff
 8001b5c:	fffff801 	.word	0xfffff801
 8001b60:	000007fe 	.word	0x000007fe
 8001b64:	430f      	orrs	r7, r1
 8001b66:	1e7a      	subs	r2, r7, #1
 8001b68:	4197      	sbcs	r7, r2
 8001b6a:	e691      	b.n	8001890 <__aeabi_dsub+0x94>
 8001b6c:	4661      	mov	r1, ip
 8001b6e:	08db      	lsrs	r3, r3, #3
 8001b70:	0749      	lsls	r1, r1, #29
 8001b72:	430b      	orrs	r3, r1
 8001b74:	4661      	mov	r1, ip
 8001b76:	08cc      	lsrs	r4, r1, #3
 8001b78:	e7b8      	b.n	8001aec <__aeabi_dsub+0x2f0>
 8001b7a:	4640      	mov	r0, r8
 8001b7c:	4cd3      	ldr	r4, [pc, #844]	; (8001ecc <__aeabi_dsub+0x6d0>)
 8001b7e:	3001      	adds	r0, #1
 8001b80:	4220      	tst	r0, r4
 8001b82:	d000      	beq.n	8001b86 <__aeabi_dsub+0x38a>
 8001b84:	e0a2      	b.n	8001ccc <__aeabi_dsub+0x4d0>
 8001b86:	4640      	mov	r0, r8
 8001b88:	2800      	cmp	r0, #0
 8001b8a:	d000      	beq.n	8001b8e <__aeabi_dsub+0x392>
 8001b8c:	e101      	b.n	8001d92 <__aeabi_dsub+0x596>
 8001b8e:	4660      	mov	r0, ip
 8001b90:	4318      	orrs	r0, r3
 8001b92:	d100      	bne.n	8001b96 <__aeabi_dsub+0x39a>
 8001b94:	e15e      	b.n	8001e54 <__aeabi_dsub+0x658>
 8001b96:	0008      	movs	r0, r1
 8001b98:	4338      	orrs	r0, r7
 8001b9a:	d000      	beq.n	8001b9e <__aeabi_dsub+0x3a2>
 8001b9c:	e15f      	b.n	8001e5e <__aeabi_dsub+0x662>
 8001b9e:	4661      	mov	r1, ip
 8001ba0:	08db      	lsrs	r3, r3, #3
 8001ba2:	0749      	lsls	r1, r1, #29
 8001ba4:	430b      	orrs	r3, r1
 8001ba6:	4661      	mov	r1, ip
 8001ba8:	08cc      	lsrs	r4, r1, #3
 8001baa:	e7a2      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001bac:	4dc8      	ldr	r5, [pc, #800]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001bae:	42a8      	cmp	r0, r5
 8001bb0:	d100      	bne.n	8001bb4 <__aeabi_dsub+0x3b8>
 8001bb2:	e0cf      	b.n	8001d54 <__aeabi_dsub+0x558>
 8001bb4:	2580      	movs	r5, #128	; 0x80
 8001bb6:	4664      	mov	r4, ip
 8001bb8:	042d      	lsls	r5, r5, #16
 8001bba:	432c      	orrs	r4, r5
 8001bbc:	46a4      	mov	ip, r4
 8001bbe:	2a38      	cmp	r2, #56	; 0x38
 8001bc0:	dc56      	bgt.n	8001c70 <__aeabi_dsub+0x474>
 8001bc2:	2a1f      	cmp	r2, #31
 8001bc4:	dd00      	ble.n	8001bc8 <__aeabi_dsub+0x3cc>
 8001bc6:	e0d1      	b.n	8001d6c <__aeabi_dsub+0x570>
 8001bc8:	2520      	movs	r5, #32
 8001bca:	001e      	movs	r6, r3
 8001bcc:	1aad      	subs	r5, r5, r2
 8001bce:	4664      	mov	r4, ip
 8001bd0:	40ab      	lsls	r3, r5
 8001bd2:	40ac      	lsls	r4, r5
 8001bd4:	40d6      	lsrs	r6, r2
 8001bd6:	1e5d      	subs	r5, r3, #1
 8001bd8:	41ab      	sbcs	r3, r5
 8001bda:	4334      	orrs	r4, r6
 8001bdc:	4323      	orrs	r3, r4
 8001bde:	4664      	mov	r4, ip
 8001be0:	40d4      	lsrs	r4, r2
 8001be2:	1b09      	subs	r1, r1, r4
 8001be4:	e049      	b.n	8001c7a <__aeabi_dsub+0x47e>
 8001be6:	4660      	mov	r0, ip
 8001be8:	1bdc      	subs	r4, r3, r7
 8001bea:	1a46      	subs	r6, r0, r1
 8001bec:	42a3      	cmp	r3, r4
 8001bee:	4180      	sbcs	r0, r0
 8001bf0:	4240      	negs	r0, r0
 8001bf2:	4681      	mov	r9, r0
 8001bf4:	0030      	movs	r0, r6
 8001bf6:	464e      	mov	r6, r9
 8001bf8:	1b80      	subs	r0, r0, r6
 8001bfa:	4681      	mov	r9, r0
 8001bfc:	0200      	lsls	r0, r0, #8
 8001bfe:	d476      	bmi.n	8001cee <__aeabi_dsub+0x4f2>
 8001c00:	464b      	mov	r3, r9
 8001c02:	4323      	orrs	r3, r4
 8001c04:	d000      	beq.n	8001c08 <__aeabi_dsub+0x40c>
 8001c06:	e652      	b.n	80018ae <__aeabi_dsub+0xb2>
 8001c08:	2400      	movs	r4, #0
 8001c0a:	2500      	movs	r5, #0
 8001c0c:	e771      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001c0e:	4339      	orrs	r1, r7
 8001c10:	000c      	movs	r4, r1
 8001c12:	1e62      	subs	r2, r4, #1
 8001c14:	4194      	sbcs	r4, r2
 8001c16:	18e4      	adds	r4, r4, r3
 8001c18:	429c      	cmp	r4, r3
 8001c1a:	419b      	sbcs	r3, r3
 8001c1c:	425b      	negs	r3, r3
 8001c1e:	4463      	add	r3, ip
 8001c20:	4699      	mov	r9, r3
 8001c22:	464b      	mov	r3, r9
 8001c24:	021b      	lsls	r3, r3, #8
 8001c26:	d400      	bmi.n	8001c2a <__aeabi_dsub+0x42e>
 8001c28:	e756      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	469c      	mov	ip, r3
 8001c2e:	4ba8      	ldr	r3, [pc, #672]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001c30:	44e0      	add	r8, ip
 8001c32:	4598      	cmp	r8, r3
 8001c34:	d038      	beq.n	8001ca8 <__aeabi_dsub+0x4ac>
 8001c36:	464b      	mov	r3, r9
 8001c38:	48a6      	ldr	r0, [pc, #664]	; (8001ed4 <__aeabi_dsub+0x6d8>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	4003      	ands	r3, r0
 8001c3e:	0018      	movs	r0, r3
 8001c40:	0863      	lsrs	r3, r4, #1
 8001c42:	4014      	ands	r4, r2
 8001c44:	431c      	orrs	r4, r3
 8001c46:	07c3      	lsls	r3, r0, #31
 8001c48:	431c      	orrs	r4, r3
 8001c4a:	0843      	lsrs	r3, r0, #1
 8001c4c:	4699      	mov	r9, r3
 8001c4e:	e657      	b.n	8001900 <__aeabi_dsub+0x104>
 8001c50:	0010      	movs	r0, r2
 8001c52:	000e      	movs	r6, r1
 8001c54:	3820      	subs	r0, #32
 8001c56:	40c6      	lsrs	r6, r0
 8001c58:	2a20      	cmp	r2, #32
 8001c5a:	d004      	beq.n	8001c66 <__aeabi_dsub+0x46a>
 8001c5c:	2040      	movs	r0, #64	; 0x40
 8001c5e:	1a82      	subs	r2, r0, r2
 8001c60:	4091      	lsls	r1, r2
 8001c62:	430f      	orrs	r7, r1
 8001c64:	46b9      	mov	r9, r7
 8001c66:	464f      	mov	r7, r9
 8001c68:	1e7a      	subs	r2, r7, #1
 8001c6a:	4197      	sbcs	r7, r2
 8001c6c:	4337      	orrs	r7, r6
 8001c6e:	e60f      	b.n	8001890 <__aeabi_dsub+0x94>
 8001c70:	4662      	mov	r2, ip
 8001c72:	431a      	orrs	r2, r3
 8001c74:	0013      	movs	r3, r2
 8001c76:	1e5a      	subs	r2, r3, #1
 8001c78:	4193      	sbcs	r3, r2
 8001c7a:	1afc      	subs	r4, r7, r3
 8001c7c:	42a7      	cmp	r7, r4
 8001c7e:	41bf      	sbcs	r7, r7
 8001c80:	427f      	negs	r7, r7
 8001c82:	1bcb      	subs	r3, r1, r7
 8001c84:	4699      	mov	r9, r3
 8001c86:	465d      	mov	r5, fp
 8001c88:	4680      	mov	r8, r0
 8001c8a:	e608      	b.n	800189e <__aeabi_dsub+0xa2>
 8001c8c:	4666      	mov	r6, ip
 8001c8e:	431e      	orrs	r6, r3
 8001c90:	d100      	bne.n	8001c94 <__aeabi_dsub+0x498>
 8001c92:	e0be      	b.n	8001e12 <__aeabi_dsub+0x616>
 8001c94:	1e56      	subs	r6, r2, #1
 8001c96:	2a01      	cmp	r2, #1
 8001c98:	d100      	bne.n	8001c9c <__aeabi_dsub+0x4a0>
 8001c9a:	e109      	b.n	8001eb0 <__aeabi_dsub+0x6b4>
 8001c9c:	4c8c      	ldr	r4, [pc, #560]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001c9e:	42a2      	cmp	r2, r4
 8001ca0:	d100      	bne.n	8001ca4 <__aeabi_dsub+0x4a8>
 8001ca2:	e119      	b.n	8001ed8 <__aeabi_dsub+0x6dc>
 8001ca4:	0032      	movs	r2, r6
 8001ca6:	e6c1      	b.n	8001a2c <__aeabi_dsub+0x230>
 8001ca8:	4642      	mov	r2, r8
 8001caa:	2400      	movs	r4, #0
 8001cac:	2300      	movs	r3, #0
 8001cae:	e648      	b.n	8001942 <__aeabi_dsub+0x146>
 8001cb0:	2020      	movs	r0, #32
 8001cb2:	000c      	movs	r4, r1
 8001cb4:	1a80      	subs	r0, r0, r2
 8001cb6:	003e      	movs	r6, r7
 8001cb8:	4087      	lsls	r7, r0
 8001cba:	4084      	lsls	r4, r0
 8001cbc:	40d6      	lsrs	r6, r2
 8001cbe:	1e78      	subs	r0, r7, #1
 8001cc0:	4187      	sbcs	r7, r0
 8001cc2:	40d1      	lsrs	r1, r2
 8001cc4:	4334      	orrs	r4, r6
 8001cc6:	433c      	orrs	r4, r7
 8001cc8:	448c      	add	ip, r1
 8001cca:	e7a4      	b.n	8001c16 <__aeabi_dsub+0x41a>
 8001ccc:	4a80      	ldr	r2, [pc, #512]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001cce:	4290      	cmp	r0, r2
 8001cd0:	d100      	bne.n	8001cd4 <__aeabi_dsub+0x4d8>
 8001cd2:	e0e9      	b.n	8001ea8 <__aeabi_dsub+0x6ac>
 8001cd4:	19df      	adds	r7, r3, r7
 8001cd6:	429f      	cmp	r7, r3
 8001cd8:	419b      	sbcs	r3, r3
 8001cda:	4461      	add	r1, ip
 8001cdc:	425b      	negs	r3, r3
 8001cde:	18c9      	adds	r1, r1, r3
 8001ce0:	07cc      	lsls	r4, r1, #31
 8001ce2:	087f      	lsrs	r7, r7, #1
 8001ce4:	084b      	lsrs	r3, r1, #1
 8001ce6:	4699      	mov	r9, r3
 8001ce8:	4680      	mov	r8, r0
 8001cea:	433c      	orrs	r4, r7
 8001cec:	e6f4      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001cee:	1afc      	subs	r4, r7, r3
 8001cf0:	42a7      	cmp	r7, r4
 8001cf2:	41bf      	sbcs	r7, r7
 8001cf4:	4663      	mov	r3, ip
 8001cf6:	427f      	negs	r7, r7
 8001cf8:	1ac9      	subs	r1, r1, r3
 8001cfa:	1bcb      	subs	r3, r1, r7
 8001cfc:	4699      	mov	r9, r3
 8001cfe:	465d      	mov	r5, fp
 8001d00:	e5d5      	b.n	80018ae <__aeabi_dsub+0xb2>
 8001d02:	08ff      	lsrs	r7, r7, #3
 8001d04:	074b      	lsls	r3, r1, #29
 8001d06:	465d      	mov	r5, fp
 8001d08:	433b      	orrs	r3, r7
 8001d0a:	08cc      	lsrs	r4, r1, #3
 8001d0c:	e6ee      	b.n	8001aec <__aeabi_dsub+0x2f0>
 8001d0e:	4662      	mov	r2, ip
 8001d10:	431a      	orrs	r2, r3
 8001d12:	d000      	beq.n	8001d16 <__aeabi_dsub+0x51a>
 8001d14:	e082      	b.n	8001e1c <__aeabi_dsub+0x620>
 8001d16:	000b      	movs	r3, r1
 8001d18:	433b      	orrs	r3, r7
 8001d1a:	d11b      	bne.n	8001d54 <__aeabi_dsub+0x558>
 8001d1c:	2480      	movs	r4, #128	; 0x80
 8001d1e:	2500      	movs	r5, #0
 8001d20:	0324      	lsls	r4, r4, #12
 8001d22:	e6f9      	b.n	8001b18 <__aeabi_dsub+0x31c>
 8001d24:	19dc      	adds	r4, r3, r7
 8001d26:	429c      	cmp	r4, r3
 8001d28:	419b      	sbcs	r3, r3
 8001d2a:	4461      	add	r1, ip
 8001d2c:	4689      	mov	r9, r1
 8001d2e:	425b      	negs	r3, r3
 8001d30:	4499      	add	r9, r3
 8001d32:	464b      	mov	r3, r9
 8001d34:	021b      	lsls	r3, r3, #8
 8001d36:	d444      	bmi.n	8001dc2 <__aeabi_dsub+0x5c6>
 8001d38:	2301      	movs	r3, #1
 8001d3a:	4698      	mov	r8, r3
 8001d3c:	e6cc      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001d3e:	1bdc      	subs	r4, r3, r7
 8001d40:	4662      	mov	r2, ip
 8001d42:	42a3      	cmp	r3, r4
 8001d44:	419b      	sbcs	r3, r3
 8001d46:	1a51      	subs	r1, r2, r1
 8001d48:	425b      	negs	r3, r3
 8001d4a:	1acb      	subs	r3, r1, r3
 8001d4c:	4699      	mov	r9, r3
 8001d4e:	2301      	movs	r3, #1
 8001d50:	4698      	mov	r8, r3
 8001d52:	e5a4      	b.n	800189e <__aeabi_dsub+0xa2>
 8001d54:	08ff      	lsrs	r7, r7, #3
 8001d56:	074b      	lsls	r3, r1, #29
 8001d58:	465d      	mov	r5, fp
 8001d5a:	433b      	orrs	r3, r7
 8001d5c:	08cc      	lsrs	r4, r1, #3
 8001d5e:	e6d7      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001d60:	4662      	mov	r2, ip
 8001d62:	431a      	orrs	r2, r3
 8001d64:	0014      	movs	r4, r2
 8001d66:	1e63      	subs	r3, r4, #1
 8001d68:	419c      	sbcs	r4, r3
 8001d6a:	e679      	b.n	8001a60 <__aeabi_dsub+0x264>
 8001d6c:	0015      	movs	r5, r2
 8001d6e:	4664      	mov	r4, ip
 8001d70:	3d20      	subs	r5, #32
 8001d72:	40ec      	lsrs	r4, r5
 8001d74:	46a0      	mov	r8, r4
 8001d76:	2a20      	cmp	r2, #32
 8001d78:	d005      	beq.n	8001d86 <__aeabi_dsub+0x58a>
 8001d7a:	2540      	movs	r5, #64	; 0x40
 8001d7c:	4664      	mov	r4, ip
 8001d7e:	1aaa      	subs	r2, r5, r2
 8001d80:	4094      	lsls	r4, r2
 8001d82:	4323      	orrs	r3, r4
 8001d84:	469a      	mov	sl, r3
 8001d86:	4654      	mov	r4, sl
 8001d88:	1e63      	subs	r3, r4, #1
 8001d8a:	419c      	sbcs	r4, r3
 8001d8c:	4643      	mov	r3, r8
 8001d8e:	4323      	orrs	r3, r4
 8001d90:	e773      	b.n	8001c7a <__aeabi_dsub+0x47e>
 8001d92:	4662      	mov	r2, ip
 8001d94:	431a      	orrs	r2, r3
 8001d96:	d023      	beq.n	8001de0 <__aeabi_dsub+0x5e4>
 8001d98:	000a      	movs	r2, r1
 8001d9a:	433a      	orrs	r2, r7
 8001d9c:	d000      	beq.n	8001da0 <__aeabi_dsub+0x5a4>
 8001d9e:	e0a0      	b.n	8001ee2 <__aeabi_dsub+0x6e6>
 8001da0:	4662      	mov	r2, ip
 8001da2:	08db      	lsrs	r3, r3, #3
 8001da4:	0752      	lsls	r2, r2, #29
 8001da6:	4313      	orrs	r3, r2
 8001da8:	4662      	mov	r2, ip
 8001daa:	08d4      	lsrs	r4, r2, #3
 8001dac:	e6b0      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001dae:	000b      	movs	r3, r1
 8001db0:	433b      	orrs	r3, r7
 8001db2:	d100      	bne.n	8001db6 <__aeabi_dsub+0x5ba>
 8001db4:	e728      	b.n	8001c08 <__aeabi_dsub+0x40c>
 8001db6:	08ff      	lsrs	r7, r7, #3
 8001db8:	074b      	lsls	r3, r1, #29
 8001dba:	465d      	mov	r5, fp
 8001dbc:	433b      	orrs	r3, r7
 8001dbe:	08cc      	lsrs	r4, r1, #3
 8001dc0:	e697      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	4698      	mov	r8, r3
 8001dc6:	e736      	b.n	8001c36 <__aeabi_dsub+0x43a>
 8001dc8:	1afc      	subs	r4, r7, r3
 8001dca:	42a7      	cmp	r7, r4
 8001dcc:	41bf      	sbcs	r7, r7
 8001dce:	4663      	mov	r3, ip
 8001dd0:	427f      	negs	r7, r7
 8001dd2:	1ac9      	subs	r1, r1, r3
 8001dd4:	1bcb      	subs	r3, r1, r7
 8001dd6:	4699      	mov	r9, r3
 8001dd8:	2301      	movs	r3, #1
 8001dda:	465d      	mov	r5, fp
 8001ddc:	4698      	mov	r8, r3
 8001dde:	e55e      	b.n	800189e <__aeabi_dsub+0xa2>
 8001de0:	074b      	lsls	r3, r1, #29
 8001de2:	08ff      	lsrs	r7, r7, #3
 8001de4:	433b      	orrs	r3, r7
 8001de6:	08cc      	lsrs	r4, r1, #3
 8001de8:	e692      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001dea:	1bdc      	subs	r4, r3, r7
 8001dec:	4660      	mov	r0, ip
 8001dee:	42a3      	cmp	r3, r4
 8001df0:	41b6      	sbcs	r6, r6
 8001df2:	1a40      	subs	r0, r0, r1
 8001df4:	4276      	negs	r6, r6
 8001df6:	1b80      	subs	r0, r0, r6
 8001df8:	4681      	mov	r9, r0
 8001dfa:	0200      	lsls	r0, r0, #8
 8001dfc:	d560      	bpl.n	8001ec0 <__aeabi_dsub+0x6c4>
 8001dfe:	1afc      	subs	r4, r7, r3
 8001e00:	42a7      	cmp	r7, r4
 8001e02:	41bf      	sbcs	r7, r7
 8001e04:	4663      	mov	r3, ip
 8001e06:	427f      	negs	r7, r7
 8001e08:	1ac9      	subs	r1, r1, r3
 8001e0a:	1bcb      	subs	r3, r1, r7
 8001e0c:	4699      	mov	r9, r3
 8001e0e:	465d      	mov	r5, fp
 8001e10:	e576      	b.n	8001900 <__aeabi_dsub+0x104>
 8001e12:	08ff      	lsrs	r7, r7, #3
 8001e14:	074b      	lsls	r3, r1, #29
 8001e16:	433b      	orrs	r3, r7
 8001e18:	08cc      	lsrs	r4, r1, #3
 8001e1a:	e667      	b.n	8001aec <__aeabi_dsub+0x2f0>
 8001e1c:	000a      	movs	r2, r1
 8001e1e:	08db      	lsrs	r3, r3, #3
 8001e20:	433a      	orrs	r2, r7
 8001e22:	d100      	bne.n	8001e26 <__aeabi_dsub+0x62a>
 8001e24:	e66f      	b.n	8001b06 <__aeabi_dsub+0x30a>
 8001e26:	4662      	mov	r2, ip
 8001e28:	0752      	lsls	r2, r2, #29
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	4662      	mov	r2, ip
 8001e2e:	08d4      	lsrs	r4, r2, #3
 8001e30:	2280      	movs	r2, #128	; 0x80
 8001e32:	0312      	lsls	r2, r2, #12
 8001e34:	4214      	tst	r4, r2
 8001e36:	d007      	beq.n	8001e48 <__aeabi_dsub+0x64c>
 8001e38:	08c8      	lsrs	r0, r1, #3
 8001e3a:	4210      	tst	r0, r2
 8001e3c:	d104      	bne.n	8001e48 <__aeabi_dsub+0x64c>
 8001e3e:	465d      	mov	r5, fp
 8001e40:	0004      	movs	r4, r0
 8001e42:	08fb      	lsrs	r3, r7, #3
 8001e44:	0749      	lsls	r1, r1, #29
 8001e46:	430b      	orrs	r3, r1
 8001e48:	0f5a      	lsrs	r2, r3, #29
 8001e4a:	00db      	lsls	r3, r3, #3
 8001e4c:	08db      	lsrs	r3, r3, #3
 8001e4e:	0752      	lsls	r2, r2, #29
 8001e50:	4313      	orrs	r3, r2
 8001e52:	e65d      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001e54:	074b      	lsls	r3, r1, #29
 8001e56:	08ff      	lsrs	r7, r7, #3
 8001e58:	433b      	orrs	r3, r7
 8001e5a:	08cc      	lsrs	r4, r1, #3
 8001e5c:	e649      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001e5e:	19dc      	adds	r4, r3, r7
 8001e60:	429c      	cmp	r4, r3
 8001e62:	419b      	sbcs	r3, r3
 8001e64:	4461      	add	r1, ip
 8001e66:	4689      	mov	r9, r1
 8001e68:	425b      	negs	r3, r3
 8001e6a:	4499      	add	r9, r3
 8001e6c:	464b      	mov	r3, r9
 8001e6e:	021b      	lsls	r3, r3, #8
 8001e70:	d400      	bmi.n	8001e74 <__aeabi_dsub+0x678>
 8001e72:	e631      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001e74:	464a      	mov	r2, r9
 8001e76:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <__aeabi_dsub+0x6d8>)
 8001e78:	401a      	ands	r2, r3
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	4691      	mov	r9, r2
 8001e7e:	4698      	mov	r8, r3
 8001e80:	e62a      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001e82:	0016      	movs	r6, r2
 8001e84:	4664      	mov	r4, ip
 8001e86:	3e20      	subs	r6, #32
 8001e88:	40f4      	lsrs	r4, r6
 8001e8a:	46a0      	mov	r8, r4
 8001e8c:	2a20      	cmp	r2, #32
 8001e8e:	d005      	beq.n	8001e9c <__aeabi_dsub+0x6a0>
 8001e90:	2640      	movs	r6, #64	; 0x40
 8001e92:	4664      	mov	r4, ip
 8001e94:	1ab2      	subs	r2, r6, r2
 8001e96:	4094      	lsls	r4, r2
 8001e98:	4323      	orrs	r3, r4
 8001e9a:	469a      	mov	sl, r3
 8001e9c:	4654      	mov	r4, sl
 8001e9e:	1e63      	subs	r3, r4, #1
 8001ea0:	419c      	sbcs	r4, r3
 8001ea2:	4643      	mov	r3, r8
 8001ea4:	431c      	orrs	r4, r3
 8001ea6:	e5db      	b.n	8001a60 <__aeabi_dsub+0x264>
 8001ea8:	0002      	movs	r2, r0
 8001eaa:	2400      	movs	r4, #0
 8001eac:	2300      	movs	r3, #0
 8001eae:	e548      	b.n	8001942 <__aeabi_dsub+0x146>
 8001eb0:	19dc      	adds	r4, r3, r7
 8001eb2:	42bc      	cmp	r4, r7
 8001eb4:	41bf      	sbcs	r7, r7
 8001eb6:	4461      	add	r1, ip
 8001eb8:	4689      	mov	r9, r1
 8001eba:	427f      	negs	r7, r7
 8001ebc:	44b9      	add	r9, r7
 8001ebe:	e738      	b.n	8001d32 <__aeabi_dsub+0x536>
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4323      	orrs	r3, r4
 8001ec4:	d100      	bne.n	8001ec8 <__aeabi_dsub+0x6cc>
 8001ec6:	e69f      	b.n	8001c08 <__aeabi_dsub+0x40c>
 8001ec8:	e606      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001eca:	46c0      	nop			; (mov r8, r8)
 8001ecc:	000007fe 	.word	0x000007fe
 8001ed0:	000007ff 	.word	0x000007ff
 8001ed4:	ff7fffff 	.word	0xff7fffff
 8001ed8:	08ff      	lsrs	r7, r7, #3
 8001eda:	074b      	lsls	r3, r1, #29
 8001edc:	433b      	orrs	r3, r7
 8001ede:	08cc      	lsrs	r4, r1, #3
 8001ee0:	e616      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001ee2:	4662      	mov	r2, ip
 8001ee4:	08db      	lsrs	r3, r3, #3
 8001ee6:	0752      	lsls	r2, r2, #29
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	4662      	mov	r2, ip
 8001eec:	08d4      	lsrs	r4, r2, #3
 8001eee:	2280      	movs	r2, #128	; 0x80
 8001ef0:	0312      	lsls	r2, r2, #12
 8001ef2:	4214      	tst	r4, r2
 8001ef4:	d007      	beq.n	8001f06 <__aeabi_dsub+0x70a>
 8001ef6:	08c8      	lsrs	r0, r1, #3
 8001ef8:	4210      	tst	r0, r2
 8001efa:	d104      	bne.n	8001f06 <__aeabi_dsub+0x70a>
 8001efc:	465d      	mov	r5, fp
 8001efe:	0004      	movs	r4, r0
 8001f00:	08fb      	lsrs	r3, r7, #3
 8001f02:	0749      	lsls	r1, r1, #29
 8001f04:	430b      	orrs	r3, r1
 8001f06:	0f5a      	lsrs	r2, r3, #29
 8001f08:	00db      	lsls	r3, r3, #3
 8001f0a:	0752      	lsls	r2, r2, #29
 8001f0c:	08db      	lsrs	r3, r3, #3
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	e5fe      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001f12:	2300      	movs	r3, #0
 8001f14:	4a01      	ldr	r2, [pc, #4]	; (8001f1c <__aeabi_dsub+0x720>)
 8001f16:	001c      	movs	r4, r3
 8001f18:	e513      	b.n	8001942 <__aeabi_dsub+0x146>
 8001f1a:	46c0      	nop			; (mov r8, r8)
 8001f1c:	000007ff 	.word	0x000007ff

08001f20 <__aeabi_dcmpun>:
 8001f20:	b570      	push	{r4, r5, r6, lr}
 8001f22:	0005      	movs	r5, r0
 8001f24:	480c      	ldr	r0, [pc, #48]	; (8001f58 <__aeabi_dcmpun+0x38>)
 8001f26:	031c      	lsls	r4, r3, #12
 8001f28:	0016      	movs	r6, r2
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	030a      	lsls	r2, r1, #12
 8001f2e:	0049      	lsls	r1, r1, #1
 8001f30:	0b12      	lsrs	r2, r2, #12
 8001f32:	0d49      	lsrs	r1, r1, #21
 8001f34:	0b24      	lsrs	r4, r4, #12
 8001f36:	0d5b      	lsrs	r3, r3, #21
 8001f38:	4281      	cmp	r1, r0
 8001f3a:	d008      	beq.n	8001f4e <__aeabi_dcmpun+0x2e>
 8001f3c:	4a06      	ldr	r2, [pc, #24]	; (8001f58 <__aeabi_dcmpun+0x38>)
 8001f3e:	2000      	movs	r0, #0
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d103      	bne.n	8001f4c <__aeabi_dcmpun+0x2c>
 8001f44:	0020      	movs	r0, r4
 8001f46:	4330      	orrs	r0, r6
 8001f48:	1e43      	subs	r3, r0, #1
 8001f4a:	4198      	sbcs	r0, r3
 8001f4c:	bd70      	pop	{r4, r5, r6, pc}
 8001f4e:	2001      	movs	r0, #1
 8001f50:	432a      	orrs	r2, r5
 8001f52:	d1fb      	bne.n	8001f4c <__aeabi_dcmpun+0x2c>
 8001f54:	e7f2      	b.n	8001f3c <__aeabi_dcmpun+0x1c>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff

08001f5c <__aeabi_d2iz>:
 8001f5c:	000a      	movs	r2, r1
 8001f5e:	b530      	push	{r4, r5, lr}
 8001f60:	4c13      	ldr	r4, [pc, #76]	; (8001fb0 <__aeabi_d2iz+0x54>)
 8001f62:	0053      	lsls	r3, r2, #1
 8001f64:	0309      	lsls	r1, r1, #12
 8001f66:	0005      	movs	r5, r0
 8001f68:	0b09      	lsrs	r1, r1, #12
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	0d5b      	lsrs	r3, r3, #21
 8001f6e:	0fd2      	lsrs	r2, r2, #31
 8001f70:	42a3      	cmp	r3, r4
 8001f72:	dd04      	ble.n	8001f7e <__aeabi_d2iz+0x22>
 8001f74:	480f      	ldr	r0, [pc, #60]	; (8001fb4 <__aeabi_d2iz+0x58>)
 8001f76:	4283      	cmp	r3, r0
 8001f78:	dd02      	ble.n	8001f80 <__aeabi_d2iz+0x24>
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <__aeabi_d2iz+0x5c>)
 8001f7c:	18d0      	adds	r0, r2, r3
 8001f7e:	bd30      	pop	{r4, r5, pc}
 8001f80:	2080      	movs	r0, #128	; 0x80
 8001f82:	0340      	lsls	r0, r0, #13
 8001f84:	4301      	orrs	r1, r0
 8001f86:	480d      	ldr	r0, [pc, #52]	; (8001fbc <__aeabi_d2iz+0x60>)
 8001f88:	1ac0      	subs	r0, r0, r3
 8001f8a:	281f      	cmp	r0, #31
 8001f8c:	dd08      	ble.n	8001fa0 <__aeabi_d2iz+0x44>
 8001f8e:	480c      	ldr	r0, [pc, #48]	; (8001fc0 <__aeabi_d2iz+0x64>)
 8001f90:	1ac3      	subs	r3, r0, r3
 8001f92:	40d9      	lsrs	r1, r3
 8001f94:	000b      	movs	r3, r1
 8001f96:	4258      	negs	r0, r3
 8001f98:	2a00      	cmp	r2, #0
 8001f9a:	d1f0      	bne.n	8001f7e <__aeabi_d2iz+0x22>
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	e7ee      	b.n	8001f7e <__aeabi_d2iz+0x22>
 8001fa0:	4c08      	ldr	r4, [pc, #32]	; (8001fc4 <__aeabi_d2iz+0x68>)
 8001fa2:	40c5      	lsrs	r5, r0
 8001fa4:	46a4      	mov	ip, r4
 8001fa6:	4463      	add	r3, ip
 8001fa8:	4099      	lsls	r1, r3
 8001faa:	000b      	movs	r3, r1
 8001fac:	432b      	orrs	r3, r5
 8001fae:	e7f2      	b.n	8001f96 <__aeabi_d2iz+0x3a>
 8001fb0:	000003fe 	.word	0x000003fe
 8001fb4:	0000041d 	.word	0x0000041d
 8001fb8:	7fffffff 	.word	0x7fffffff
 8001fbc:	00000433 	.word	0x00000433
 8001fc0:	00000413 	.word	0x00000413
 8001fc4:	fffffbed 	.word	0xfffffbed

08001fc8 <__aeabi_i2d>:
 8001fc8:	b570      	push	{r4, r5, r6, lr}
 8001fca:	2800      	cmp	r0, #0
 8001fcc:	d016      	beq.n	8001ffc <__aeabi_i2d+0x34>
 8001fce:	17c3      	asrs	r3, r0, #31
 8001fd0:	18c5      	adds	r5, r0, r3
 8001fd2:	405d      	eors	r5, r3
 8001fd4:	0fc4      	lsrs	r4, r0, #31
 8001fd6:	0028      	movs	r0, r5
 8001fd8:	f000 f91c 	bl	8002214 <__clzsi2>
 8001fdc:	4a11      	ldr	r2, [pc, #68]	; (8002024 <__aeabi_i2d+0x5c>)
 8001fde:	1a12      	subs	r2, r2, r0
 8001fe0:	280a      	cmp	r0, #10
 8001fe2:	dc16      	bgt.n	8002012 <__aeabi_i2d+0x4a>
 8001fe4:	0003      	movs	r3, r0
 8001fe6:	002e      	movs	r6, r5
 8001fe8:	3315      	adds	r3, #21
 8001fea:	409e      	lsls	r6, r3
 8001fec:	230b      	movs	r3, #11
 8001fee:	1a18      	subs	r0, r3, r0
 8001ff0:	40c5      	lsrs	r5, r0
 8001ff2:	0552      	lsls	r2, r2, #21
 8001ff4:	032d      	lsls	r5, r5, #12
 8001ff6:	0b2d      	lsrs	r5, r5, #12
 8001ff8:	0d53      	lsrs	r3, r2, #21
 8001ffa:	e003      	b.n	8002004 <__aeabi_i2d+0x3c>
 8001ffc:	2400      	movs	r4, #0
 8001ffe:	2300      	movs	r3, #0
 8002000:	2500      	movs	r5, #0
 8002002:	2600      	movs	r6, #0
 8002004:	051b      	lsls	r3, r3, #20
 8002006:	432b      	orrs	r3, r5
 8002008:	07e4      	lsls	r4, r4, #31
 800200a:	4323      	orrs	r3, r4
 800200c:	0030      	movs	r0, r6
 800200e:	0019      	movs	r1, r3
 8002010:	bd70      	pop	{r4, r5, r6, pc}
 8002012:	380b      	subs	r0, #11
 8002014:	4085      	lsls	r5, r0
 8002016:	0552      	lsls	r2, r2, #21
 8002018:	032d      	lsls	r5, r5, #12
 800201a:	2600      	movs	r6, #0
 800201c:	0b2d      	lsrs	r5, r5, #12
 800201e:	0d53      	lsrs	r3, r2, #21
 8002020:	e7f0      	b.n	8002004 <__aeabi_i2d+0x3c>
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	0000041e 	.word	0x0000041e

08002028 <__aeabi_ui2d>:
 8002028:	b510      	push	{r4, lr}
 800202a:	1e04      	subs	r4, r0, #0
 800202c:	d010      	beq.n	8002050 <__aeabi_ui2d+0x28>
 800202e:	f000 f8f1 	bl	8002214 <__clzsi2>
 8002032:	4b0f      	ldr	r3, [pc, #60]	; (8002070 <__aeabi_ui2d+0x48>)
 8002034:	1a1b      	subs	r3, r3, r0
 8002036:	280a      	cmp	r0, #10
 8002038:	dc11      	bgt.n	800205e <__aeabi_ui2d+0x36>
 800203a:	220b      	movs	r2, #11
 800203c:	0021      	movs	r1, r4
 800203e:	1a12      	subs	r2, r2, r0
 8002040:	40d1      	lsrs	r1, r2
 8002042:	3015      	adds	r0, #21
 8002044:	030a      	lsls	r2, r1, #12
 8002046:	055b      	lsls	r3, r3, #21
 8002048:	4084      	lsls	r4, r0
 800204a:	0b12      	lsrs	r2, r2, #12
 800204c:	0d5b      	lsrs	r3, r3, #21
 800204e:	e001      	b.n	8002054 <__aeabi_ui2d+0x2c>
 8002050:	2300      	movs	r3, #0
 8002052:	2200      	movs	r2, #0
 8002054:	051b      	lsls	r3, r3, #20
 8002056:	4313      	orrs	r3, r2
 8002058:	0020      	movs	r0, r4
 800205a:	0019      	movs	r1, r3
 800205c:	bd10      	pop	{r4, pc}
 800205e:	0022      	movs	r2, r4
 8002060:	380b      	subs	r0, #11
 8002062:	4082      	lsls	r2, r0
 8002064:	055b      	lsls	r3, r3, #21
 8002066:	0312      	lsls	r2, r2, #12
 8002068:	2400      	movs	r4, #0
 800206a:	0b12      	lsrs	r2, r2, #12
 800206c:	0d5b      	lsrs	r3, r3, #21
 800206e:	e7f1      	b.n	8002054 <__aeabi_ui2d+0x2c>
 8002070:	0000041e 	.word	0x0000041e

08002074 <__aeabi_f2d>:
 8002074:	b570      	push	{r4, r5, r6, lr}
 8002076:	0043      	lsls	r3, r0, #1
 8002078:	0246      	lsls	r6, r0, #9
 800207a:	0fc4      	lsrs	r4, r0, #31
 800207c:	20fe      	movs	r0, #254	; 0xfe
 800207e:	0e1b      	lsrs	r3, r3, #24
 8002080:	1c59      	adds	r1, r3, #1
 8002082:	0a75      	lsrs	r5, r6, #9
 8002084:	4208      	tst	r0, r1
 8002086:	d00c      	beq.n	80020a2 <__aeabi_f2d+0x2e>
 8002088:	22e0      	movs	r2, #224	; 0xe0
 800208a:	0092      	lsls	r2, r2, #2
 800208c:	4694      	mov	ip, r2
 800208e:	076d      	lsls	r5, r5, #29
 8002090:	0b36      	lsrs	r6, r6, #12
 8002092:	4463      	add	r3, ip
 8002094:	051b      	lsls	r3, r3, #20
 8002096:	4333      	orrs	r3, r6
 8002098:	07e4      	lsls	r4, r4, #31
 800209a:	4323      	orrs	r3, r4
 800209c:	0028      	movs	r0, r5
 800209e:	0019      	movs	r1, r3
 80020a0:	bd70      	pop	{r4, r5, r6, pc}
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d114      	bne.n	80020d0 <__aeabi_f2d+0x5c>
 80020a6:	2d00      	cmp	r5, #0
 80020a8:	d01b      	beq.n	80020e2 <__aeabi_f2d+0x6e>
 80020aa:	0028      	movs	r0, r5
 80020ac:	f000 f8b2 	bl	8002214 <__clzsi2>
 80020b0:	280a      	cmp	r0, #10
 80020b2:	dc1c      	bgt.n	80020ee <__aeabi_f2d+0x7a>
 80020b4:	230b      	movs	r3, #11
 80020b6:	002e      	movs	r6, r5
 80020b8:	1a1b      	subs	r3, r3, r0
 80020ba:	40de      	lsrs	r6, r3
 80020bc:	0003      	movs	r3, r0
 80020be:	3315      	adds	r3, #21
 80020c0:	409d      	lsls	r5, r3
 80020c2:	4a0e      	ldr	r2, [pc, #56]	; (80020fc <__aeabi_f2d+0x88>)
 80020c4:	0336      	lsls	r6, r6, #12
 80020c6:	1a12      	subs	r2, r2, r0
 80020c8:	0552      	lsls	r2, r2, #21
 80020ca:	0b36      	lsrs	r6, r6, #12
 80020cc:	0d53      	lsrs	r3, r2, #21
 80020ce:	e7e1      	b.n	8002094 <__aeabi_f2d+0x20>
 80020d0:	2d00      	cmp	r5, #0
 80020d2:	d009      	beq.n	80020e8 <__aeabi_f2d+0x74>
 80020d4:	2280      	movs	r2, #128	; 0x80
 80020d6:	0b36      	lsrs	r6, r6, #12
 80020d8:	0312      	lsls	r2, r2, #12
 80020da:	4b09      	ldr	r3, [pc, #36]	; (8002100 <__aeabi_f2d+0x8c>)
 80020dc:	076d      	lsls	r5, r5, #29
 80020de:	4316      	orrs	r6, r2
 80020e0:	e7d8      	b.n	8002094 <__aeabi_f2d+0x20>
 80020e2:	2300      	movs	r3, #0
 80020e4:	2600      	movs	r6, #0
 80020e6:	e7d5      	b.n	8002094 <__aeabi_f2d+0x20>
 80020e8:	2600      	movs	r6, #0
 80020ea:	4b05      	ldr	r3, [pc, #20]	; (8002100 <__aeabi_f2d+0x8c>)
 80020ec:	e7d2      	b.n	8002094 <__aeabi_f2d+0x20>
 80020ee:	0003      	movs	r3, r0
 80020f0:	3b0b      	subs	r3, #11
 80020f2:	409d      	lsls	r5, r3
 80020f4:	002e      	movs	r6, r5
 80020f6:	2500      	movs	r5, #0
 80020f8:	e7e3      	b.n	80020c2 <__aeabi_f2d+0x4e>
 80020fa:	46c0      	nop			; (mov r8, r8)
 80020fc:	00000389 	.word	0x00000389
 8002100:	000007ff 	.word	0x000007ff

08002104 <__aeabi_d2f>:
 8002104:	0002      	movs	r2, r0
 8002106:	004b      	lsls	r3, r1, #1
 8002108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800210a:	0d5b      	lsrs	r3, r3, #21
 800210c:	030c      	lsls	r4, r1, #12
 800210e:	4e3d      	ldr	r6, [pc, #244]	; (8002204 <__aeabi_d2f+0x100>)
 8002110:	0a64      	lsrs	r4, r4, #9
 8002112:	0f40      	lsrs	r0, r0, #29
 8002114:	1c5f      	adds	r7, r3, #1
 8002116:	0fc9      	lsrs	r1, r1, #31
 8002118:	4304      	orrs	r4, r0
 800211a:	00d5      	lsls	r5, r2, #3
 800211c:	4237      	tst	r7, r6
 800211e:	d00a      	beq.n	8002136 <__aeabi_d2f+0x32>
 8002120:	4839      	ldr	r0, [pc, #228]	; (8002208 <__aeabi_d2f+0x104>)
 8002122:	181e      	adds	r6, r3, r0
 8002124:	2efe      	cmp	r6, #254	; 0xfe
 8002126:	dd16      	ble.n	8002156 <__aeabi_d2f+0x52>
 8002128:	20ff      	movs	r0, #255	; 0xff
 800212a:	2400      	movs	r4, #0
 800212c:	05c0      	lsls	r0, r0, #23
 800212e:	4320      	orrs	r0, r4
 8002130:	07c9      	lsls	r1, r1, #31
 8002132:	4308      	orrs	r0, r1
 8002134:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002136:	2b00      	cmp	r3, #0
 8002138:	d106      	bne.n	8002148 <__aeabi_d2f+0x44>
 800213a:	432c      	orrs	r4, r5
 800213c:	d026      	beq.n	800218c <__aeabi_d2f+0x88>
 800213e:	2205      	movs	r2, #5
 8002140:	0192      	lsls	r2, r2, #6
 8002142:	0a54      	lsrs	r4, r2, #9
 8002144:	b2d8      	uxtb	r0, r3
 8002146:	e7f1      	b.n	800212c <__aeabi_d2f+0x28>
 8002148:	4325      	orrs	r5, r4
 800214a:	d0ed      	beq.n	8002128 <__aeabi_d2f+0x24>
 800214c:	2080      	movs	r0, #128	; 0x80
 800214e:	03c0      	lsls	r0, r0, #15
 8002150:	4304      	orrs	r4, r0
 8002152:	20ff      	movs	r0, #255	; 0xff
 8002154:	e7ea      	b.n	800212c <__aeabi_d2f+0x28>
 8002156:	2e00      	cmp	r6, #0
 8002158:	dd1b      	ble.n	8002192 <__aeabi_d2f+0x8e>
 800215a:	0192      	lsls	r2, r2, #6
 800215c:	1e53      	subs	r3, r2, #1
 800215e:	419a      	sbcs	r2, r3
 8002160:	00e4      	lsls	r4, r4, #3
 8002162:	0f6d      	lsrs	r5, r5, #29
 8002164:	4322      	orrs	r2, r4
 8002166:	432a      	orrs	r2, r5
 8002168:	0753      	lsls	r3, r2, #29
 800216a:	d048      	beq.n	80021fe <__aeabi_d2f+0xfa>
 800216c:	230f      	movs	r3, #15
 800216e:	4013      	ands	r3, r2
 8002170:	2b04      	cmp	r3, #4
 8002172:	d000      	beq.n	8002176 <__aeabi_d2f+0x72>
 8002174:	3204      	adds	r2, #4
 8002176:	2380      	movs	r3, #128	; 0x80
 8002178:	04db      	lsls	r3, r3, #19
 800217a:	4013      	ands	r3, r2
 800217c:	d03f      	beq.n	80021fe <__aeabi_d2f+0xfa>
 800217e:	1c70      	adds	r0, r6, #1
 8002180:	2efe      	cmp	r6, #254	; 0xfe
 8002182:	d0d1      	beq.n	8002128 <__aeabi_d2f+0x24>
 8002184:	0192      	lsls	r2, r2, #6
 8002186:	0a54      	lsrs	r4, r2, #9
 8002188:	b2c0      	uxtb	r0, r0
 800218a:	e7cf      	b.n	800212c <__aeabi_d2f+0x28>
 800218c:	2000      	movs	r0, #0
 800218e:	2400      	movs	r4, #0
 8002190:	e7cc      	b.n	800212c <__aeabi_d2f+0x28>
 8002192:	0032      	movs	r2, r6
 8002194:	3217      	adds	r2, #23
 8002196:	db22      	blt.n	80021de <__aeabi_d2f+0xda>
 8002198:	2080      	movs	r0, #128	; 0x80
 800219a:	0400      	lsls	r0, r0, #16
 800219c:	4320      	orrs	r0, r4
 800219e:	241e      	movs	r4, #30
 80021a0:	1ba4      	subs	r4, r4, r6
 80021a2:	2c1f      	cmp	r4, #31
 80021a4:	dd1d      	ble.n	80021e2 <__aeabi_d2f+0xde>
 80021a6:	2202      	movs	r2, #2
 80021a8:	4252      	negs	r2, r2
 80021aa:	1b96      	subs	r6, r2, r6
 80021ac:	0002      	movs	r2, r0
 80021ae:	40f2      	lsrs	r2, r6
 80021b0:	0016      	movs	r6, r2
 80021b2:	2c20      	cmp	r4, #32
 80021b4:	d004      	beq.n	80021c0 <__aeabi_d2f+0xbc>
 80021b6:	4a15      	ldr	r2, [pc, #84]	; (800220c <__aeabi_d2f+0x108>)
 80021b8:	4694      	mov	ip, r2
 80021ba:	4463      	add	r3, ip
 80021bc:	4098      	lsls	r0, r3
 80021be:	4305      	orrs	r5, r0
 80021c0:	002a      	movs	r2, r5
 80021c2:	1e53      	subs	r3, r2, #1
 80021c4:	419a      	sbcs	r2, r3
 80021c6:	4332      	orrs	r2, r6
 80021c8:	2600      	movs	r6, #0
 80021ca:	0753      	lsls	r3, r2, #29
 80021cc:	d1ce      	bne.n	800216c <__aeabi_d2f+0x68>
 80021ce:	2480      	movs	r4, #128	; 0x80
 80021d0:	0013      	movs	r3, r2
 80021d2:	04e4      	lsls	r4, r4, #19
 80021d4:	2001      	movs	r0, #1
 80021d6:	4023      	ands	r3, r4
 80021d8:	4222      	tst	r2, r4
 80021da:	d1d3      	bne.n	8002184 <__aeabi_d2f+0x80>
 80021dc:	e7b0      	b.n	8002140 <__aeabi_d2f+0x3c>
 80021de:	2300      	movs	r3, #0
 80021e0:	e7ad      	b.n	800213e <__aeabi_d2f+0x3a>
 80021e2:	4a0b      	ldr	r2, [pc, #44]	; (8002210 <__aeabi_d2f+0x10c>)
 80021e4:	4694      	mov	ip, r2
 80021e6:	002a      	movs	r2, r5
 80021e8:	40e2      	lsrs	r2, r4
 80021ea:	0014      	movs	r4, r2
 80021ec:	002a      	movs	r2, r5
 80021ee:	4463      	add	r3, ip
 80021f0:	409a      	lsls	r2, r3
 80021f2:	4098      	lsls	r0, r3
 80021f4:	1e55      	subs	r5, r2, #1
 80021f6:	41aa      	sbcs	r2, r5
 80021f8:	4302      	orrs	r2, r0
 80021fa:	4322      	orrs	r2, r4
 80021fc:	e7e4      	b.n	80021c8 <__aeabi_d2f+0xc4>
 80021fe:	0033      	movs	r3, r6
 8002200:	e79e      	b.n	8002140 <__aeabi_d2f+0x3c>
 8002202:	46c0      	nop			; (mov r8, r8)
 8002204:	000007fe 	.word	0x000007fe
 8002208:	fffffc80 	.word	0xfffffc80
 800220c:	fffffca2 	.word	0xfffffca2
 8002210:	fffffc82 	.word	0xfffffc82

08002214 <__clzsi2>:
 8002214:	211c      	movs	r1, #28
 8002216:	2301      	movs	r3, #1
 8002218:	041b      	lsls	r3, r3, #16
 800221a:	4298      	cmp	r0, r3
 800221c:	d301      	bcc.n	8002222 <__clzsi2+0xe>
 800221e:	0c00      	lsrs	r0, r0, #16
 8002220:	3910      	subs	r1, #16
 8002222:	0a1b      	lsrs	r3, r3, #8
 8002224:	4298      	cmp	r0, r3
 8002226:	d301      	bcc.n	800222c <__clzsi2+0x18>
 8002228:	0a00      	lsrs	r0, r0, #8
 800222a:	3908      	subs	r1, #8
 800222c:	091b      	lsrs	r3, r3, #4
 800222e:	4298      	cmp	r0, r3
 8002230:	d301      	bcc.n	8002236 <__clzsi2+0x22>
 8002232:	0900      	lsrs	r0, r0, #4
 8002234:	3904      	subs	r1, #4
 8002236:	a202      	add	r2, pc, #8	; (adr r2, 8002240 <__clzsi2+0x2c>)
 8002238:	5c10      	ldrb	r0, [r2, r0]
 800223a:	1840      	adds	r0, r0, r1
 800223c:	4770      	bx	lr
 800223e:	46c0      	nop			; (mov r8, r8)
 8002240:	02020304 	.word	0x02020304
 8002244:	01010101 	.word	0x01010101
	...

08002250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002250:	b590      	push	{r4, r7, lr}
 8002252:	b093      	sub	sp, #76	; 0x4c
 8002254:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002256:	f000 fc97 	bl	8002b88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800225a:	f000 f879 	bl	8002350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800225e:	f000 f9c7 	bl	80025f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002262:	f000 f9a7 	bl	80025b4 <MX_DMA_Init>
  MX_SPI1_Init();
 8002266:	f000 f937 	bl	80024d8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800226a:	f000 f973 	bl	8002554 <MX_USART1_UART_Init>
  MX_ADC_Init();
 800226e:	f000 f8d7 	bl	8002420 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

  	  /* variable to hold value of adc conversion into voltage */
	  float voltage = 0;
 8002272:	2300      	movs	r3, #0
 8002274:	647b      	str	r3, [r7, #68]	; 0x44

	  /*
	   Make sure the CNV pin is low to start just in case high before.
	   Added slight delay after just to give time for pin reset.
	   */
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8002276:	4b30      	ldr	r3, [pc, #192]	; (8002338 <main+0xe8>)
 8002278:	2200      	movs	r2, #0
 800227a:	2140      	movs	r1, #64	; 0x40
 800227c:	0018      	movs	r0, r3
 800227e:	f001 faf3 	bl	8003868 <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 8002282:	2001      	movs	r0, #1
 8002284:	f000 fce4 	bl	8002c50 <HAL_Delay>

	  /*
	   Set the CNV pin high to start the conversion process on the ADC
	   Added a slight delay after just to give time for pin set
	   */
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8002288:	4b2b      	ldr	r3, [pc, #172]	; (8002338 <main+0xe8>)
 800228a:	2201      	movs	r2, #1
 800228c:	2140      	movs	r1, #64	; 0x40
 800228e:	0018      	movs	r0, r3
 8002290:	f001 faea 	bl	8003868 <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 8002294:	2001      	movs	r0, #1
 8002296:	f000 fcdb 	bl	8002c50 <HAL_Delay>

	   The SPI receives the info and stores it into a buffer

	   Small delay to give time for stuff to occur
	   */
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800229a:	4b27      	ldr	r3, [pc, #156]	; (8002338 <main+0xe8>)
 800229c:	2200      	movs	r2, #0
 800229e:	2140      	movs	r1, #64	; 0x40
 80022a0:	0018      	movs	r0, r3
 80022a2:	f001 fae1 	bl	8003868 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, spi_buf,2, HAL_MAX_DELAY);
 80022a6:	2301      	movs	r3, #1
 80022a8:	425b      	negs	r3, r3
 80022aa:	1d39      	adds	r1, r7, #4
 80022ac:	4823      	ldr	r0, [pc, #140]	; (800233c <main+0xec>)
 80022ae:	2202      	movs	r2, #2
 80022b0:	f002 f8ec 	bl	800448c <HAL_SPI_Receive>
	  HAL_Delay(2);
 80022b4:	2002      	movs	r0, #2
 80022b6:	f000 fccb 	bl	8002c50 <HAL_Delay>
	  /*
	   The Uint8_t wasn't being dereferenced properly so moved into a Uin16_t type.

	   Added voltage calculation from the adc value with voltage of 5 in+
	   */
	  uint16_t adc_value = (spi_buf[0] << 8) | spi_buf[1];
 80022ba:	1d3b      	adds	r3, r7, #4
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	021b      	lsls	r3, r3, #8
 80022c0:	b21a      	sxth	r2, r3
 80022c2:	1d3b      	adds	r3, r7, #4
 80022c4:	785b      	ldrb	r3, [r3, #1]
 80022c6:	b21b      	sxth	r3, r3
 80022c8:	4313      	orrs	r3, r2
 80022ca:	b21a      	sxth	r2, r3
 80022cc:	2142      	movs	r1, #66	; 0x42
 80022ce:	187b      	adds	r3, r7, r1
 80022d0:	801a      	strh	r2, [r3, #0]
	  voltage = (adc_value /65535.0) * 5; // voltage of 5 in.
 80022d2:	187b      	adds	r3, r7, r1
 80022d4:	881b      	ldrh	r3, [r3, #0]
 80022d6:	0018      	movs	r0, r3
 80022d8:	f7ff fe76 	bl	8001fc8 <__aeabi_i2d>
 80022dc:	2200      	movs	r2, #0
 80022de:	4b18      	ldr	r3, [pc, #96]	; (8002340 <main+0xf0>)
 80022e0:	f7fe fc1e 	bl	8000b20 <__aeabi_ddiv>
 80022e4:	0002      	movs	r2, r0
 80022e6:	000b      	movs	r3, r1
 80022e8:	0010      	movs	r0, r2
 80022ea:	0019      	movs	r1, r3
 80022ec:	2200      	movs	r2, #0
 80022ee:	4b15      	ldr	r3, [pc, #84]	; (8002344 <main+0xf4>)
 80022f0:	f7ff f818 	bl	8001324 <__aeabi_dmul>
 80022f4:	0002      	movs	r2, r0
 80022f6:	000b      	movs	r3, r1
 80022f8:	0010      	movs	r0, r2
 80022fa:	0019      	movs	r1, r3
 80022fc:	f7ff ff02 	bl	8002104 <__aeabi_d2f>
 8002300:	1c03      	adds	r3, r0, #0
 8002302:	647b      	str	r3, [r7, #68]	; 0x44
	   Transmit the data from the stored buffer to the COmputer which can be observed
	   on Serial in Putty on COM3

	   Have loop recur every 1 second to decrease the rate of output
	   */
	  uart_buf_len = sprintf(uart_buf,"%f V\r\n",voltage);
 8002304:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002306:	f7ff feb5 	bl	8002074 <__aeabi_f2d>
 800230a:	0002      	movs	r2, r0
 800230c:	000b      	movs	r3, r1
 800230e:	490e      	ldr	r1, [pc, #56]	; (8002348 <main+0xf8>)
 8002310:	2408      	movs	r4, #8
 8002312:	1938      	adds	r0, r7, r4
 8002314:	f003 ffe2 	bl	80062dc <siprintf>
 8002318:	0003      	movs	r3, r0
 800231a:	63fb      	str	r3, [r7, #60]	; 0x3c
	  HAL_UART_Transmit(&huart1, (u_int8_t*)uart_buf, uart_buf_len, HAL_MAX_DELAY);
 800231c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800231e:	b29a      	uxth	r2, r3
 8002320:	2301      	movs	r3, #1
 8002322:	425b      	negs	r3, r3
 8002324:	1939      	adds	r1, r7, r4
 8002326:	4809      	ldr	r0, [pc, #36]	; (800234c <main+0xfc>)
 8002328:	f002 ff28 	bl	800517c <HAL_UART_Transmit>
	  HAL_Delay(1000);
 800232c:	23fa      	movs	r3, #250	; 0xfa
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	0018      	movs	r0, r3
 8002332:	f000 fc8d 	bl	8002c50 <HAL_Delay>
  {
 8002336:	e79e      	b.n	8002276 <main+0x26>
 8002338:	48000400 	.word	0x48000400
 800233c:	20000238 	.word	0x20000238
 8002340:	40efffe0 	.word	0x40efffe0
 8002344:	40140000 	.word	0x40140000
 8002348:	08008950 	.word	0x08008950
 800234c:	200002e0 	.word	0x200002e0

08002350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002350:	b590      	push	{r4, r7, lr}
 8002352:	b097      	sub	sp, #92	; 0x5c
 8002354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002356:	2428      	movs	r4, #40	; 0x28
 8002358:	193b      	adds	r3, r7, r4
 800235a:	0018      	movs	r0, r3
 800235c:	2330      	movs	r3, #48	; 0x30
 800235e:	001a      	movs	r2, r3
 8002360:	2100      	movs	r1, #0
 8002362:	f003 fb45 	bl	80059f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002366:	2318      	movs	r3, #24
 8002368:	18fb      	adds	r3, r7, r3
 800236a:	0018      	movs	r0, r3
 800236c:	2310      	movs	r3, #16
 800236e:	001a      	movs	r2, r3
 8002370:	2100      	movs	r1, #0
 8002372:	f003 fb3d 	bl	80059f0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002376:	1d3b      	adds	r3, r7, #4
 8002378:	0018      	movs	r0, r3
 800237a:	2314      	movs	r3, #20
 800237c:	001a      	movs	r2, r3
 800237e:	2100      	movs	r1, #0
 8002380:	f003 fb36 	bl	80059f0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8002384:	0021      	movs	r1, r4
 8002386:	187b      	adds	r3, r7, r1
 8002388:	2212      	movs	r2, #18
 800238a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800238c:	187b      	adds	r3, r7, r1
 800238e:	2201      	movs	r2, #1
 8002390:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002392:	187b      	adds	r3, r7, r1
 8002394:	2201      	movs	r2, #1
 8002396:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002398:	187b      	adds	r3, r7, r1
 800239a:	2210      	movs	r2, #16
 800239c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800239e:	187b      	adds	r3, r7, r1
 80023a0:	2210      	movs	r2, #16
 80023a2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023a4:	187b      	adds	r3, r7, r1
 80023a6:	2202      	movs	r2, #2
 80023a8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023aa:	187b      	adds	r3, r7, r1
 80023ac:	2200      	movs	r2, #0
 80023ae:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80023b0:	187b      	adds	r3, r7, r1
 80023b2:	22a0      	movs	r2, #160	; 0xa0
 80023b4:	0392      	lsls	r2, r2, #14
 80023b6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80023b8:	187b      	adds	r3, r7, r1
 80023ba:	2200      	movs	r2, #0
 80023bc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023be:	187b      	adds	r3, r7, r1
 80023c0:	0018      	movs	r0, r3
 80023c2:	f001 fa6f 	bl	80038a4 <HAL_RCC_OscConfig>
 80023c6:	1e03      	subs	r3, r0, #0
 80023c8:	d001      	beq.n	80023ce <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80023ca:	f000 f983 	bl	80026d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023ce:	2118      	movs	r1, #24
 80023d0:	187b      	adds	r3, r7, r1
 80023d2:	2207      	movs	r2, #7
 80023d4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023d6:	187b      	adds	r3, r7, r1
 80023d8:	2202      	movs	r2, #2
 80023da:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023dc:	187b      	adds	r3, r7, r1
 80023de:	2200      	movs	r2, #0
 80023e0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023e2:	187b      	adds	r3, r7, r1
 80023e4:	2200      	movs	r2, #0
 80023e6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80023e8:	187b      	adds	r3, r7, r1
 80023ea:	2101      	movs	r1, #1
 80023ec:	0018      	movs	r0, r3
 80023ee:	f001 fd73 	bl	8003ed8 <HAL_RCC_ClockConfig>
 80023f2:	1e03      	subs	r3, r0, #0
 80023f4:	d001      	beq.n	80023fa <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80023f6:	f000 f96d 	bl	80026d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80023fa:	1d3b      	adds	r3, r7, #4
 80023fc:	2201      	movs	r2, #1
 80023fe:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002400:	1d3b      	adds	r3, r7, #4
 8002402:	2200      	movs	r2, #0
 8002404:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002406:	1d3b      	adds	r3, r7, #4
 8002408:	0018      	movs	r0, r3
 800240a:	f001 fea9 	bl	8004160 <HAL_RCCEx_PeriphCLKConfig>
 800240e:	1e03      	subs	r3, r0, #0
 8002410:	d001      	beq.n	8002416 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002412:	f000 f95f 	bl	80026d4 <Error_Handler>
  }
}
 8002416:	46c0      	nop			; (mov r8, r8)
 8002418:	46bd      	mov	sp, r7
 800241a:	b017      	add	sp, #92	; 0x5c
 800241c:	bd90      	pop	{r4, r7, pc}
	...

08002420 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002426:	1d3b      	adds	r3, r7, #4
 8002428:	0018      	movs	r0, r3
 800242a:	230c      	movs	r3, #12
 800242c:	001a      	movs	r2, r3
 800242e:	2100      	movs	r1, #0
 8002430:	f003 fade 	bl	80059f0 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002434:	4b26      	ldr	r3, [pc, #152]	; (80024d0 <MX_ADC_Init+0xb0>)
 8002436:	4a27      	ldr	r2, [pc, #156]	; (80024d4 <MX_ADC_Init+0xb4>)
 8002438:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800243a:	4b25      	ldr	r3, [pc, #148]	; (80024d0 <MX_ADC_Init+0xb0>)
 800243c:	2200      	movs	r2, #0
 800243e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002440:	4b23      	ldr	r3, [pc, #140]	; (80024d0 <MX_ADC_Init+0xb0>)
 8002442:	2200      	movs	r2, #0
 8002444:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002446:	4b22      	ldr	r3, [pc, #136]	; (80024d0 <MX_ADC_Init+0xb0>)
 8002448:	2200      	movs	r2, #0
 800244a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800244c:	4b20      	ldr	r3, [pc, #128]	; (80024d0 <MX_ADC_Init+0xb0>)
 800244e:	2201      	movs	r2, #1
 8002450:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002452:	4b1f      	ldr	r3, [pc, #124]	; (80024d0 <MX_ADC_Init+0xb0>)
 8002454:	2204      	movs	r2, #4
 8002456:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002458:	4b1d      	ldr	r3, [pc, #116]	; (80024d0 <MX_ADC_Init+0xb0>)
 800245a:	2200      	movs	r2, #0
 800245c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800245e:	4b1c      	ldr	r3, [pc, #112]	; (80024d0 <MX_ADC_Init+0xb0>)
 8002460:	2200      	movs	r2, #0
 8002462:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002464:	4b1a      	ldr	r3, [pc, #104]	; (80024d0 <MX_ADC_Init+0xb0>)
 8002466:	2200      	movs	r2, #0
 8002468:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800246a:	4b19      	ldr	r3, [pc, #100]	; (80024d0 <MX_ADC_Init+0xb0>)
 800246c:	2200      	movs	r2, #0
 800246e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002470:	4b17      	ldr	r3, [pc, #92]	; (80024d0 <MX_ADC_Init+0xb0>)
 8002472:	22c2      	movs	r2, #194	; 0xc2
 8002474:	32ff      	adds	r2, #255	; 0xff
 8002476:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002478:	4b15      	ldr	r3, [pc, #84]	; (80024d0 <MX_ADC_Init+0xb0>)
 800247a:	2200      	movs	r2, #0
 800247c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800247e:	4b14      	ldr	r3, [pc, #80]	; (80024d0 <MX_ADC_Init+0xb0>)
 8002480:	2224      	movs	r2, #36	; 0x24
 8002482:	2100      	movs	r1, #0
 8002484:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002486:	4b12      	ldr	r3, [pc, #72]	; (80024d0 <MX_ADC_Init+0xb0>)
 8002488:	2201      	movs	r2, #1
 800248a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800248c:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <MX_ADC_Init+0xb0>)
 800248e:	0018      	movs	r0, r3
 8002490:	f000 fc02 	bl	8002c98 <HAL_ADC_Init>
 8002494:	1e03      	subs	r3, r0, #0
 8002496:	d001      	beq.n	800249c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002498:	f000 f91c 	bl	80026d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800249c:	1d3b      	adds	r3, r7, #4
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80024a2:	1d3b      	adds	r3, r7, #4
 80024a4:	2280      	movs	r2, #128	; 0x80
 80024a6:	0152      	lsls	r2, r2, #5
 80024a8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80024aa:	1d3b      	adds	r3, r7, #4
 80024ac:	2280      	movs	r2, #128	; 0x80
 80024ae:	0552      	lsls	r2, r2, #21
 80024b0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80024b2:	1d3a      	adds	r2, r7, #4
 80024b4:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <MX_ADC_Init+0xb0>)
 80024b6:	0011      	movs	r1, r2
 80024b8:	0018      	movs	r0, r3
 80024ba:	f000 fd2d 	bl	8002f18 <HAL_ADC_ConfigChannel>
 80024be:	1e03      	subs	r3, r0, #0
 80024c0:	d001      	beq.n	80024c6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80024c2:	f000 f907 	bl	80026d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80024c6:	46c0      	nop			; (mov r8, r8)
 80024c8:	46bd      	mov	sp, r7
 80024ca:	b004      	add	sp, #16
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	46c0      	nop			; (mov r8, r8)
 80024d0:	200001f8 	.word	0x200001f8
 80024d4:	40012400 	.word	0x40012400

080024d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80024dc:	4b1b      	ldr	r3, [pc, #108]	; (800254c <MX_SPI1_Init+0x74>)
 80024de:	4a1c      	ldr	r2, [pc, #112]	; (8002550 <MX_SPI1_Init+0x78>)
 80024e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024e2:	4b1a      	ldr	r3, [pc, #104]	; (800254c <MX_SPI1_Init+0x74>)
 80024e4:	2282      	movs	r2, #130	; 0x82
 80024e6:	0052      	lsls	r2, r2, #1
 80024e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80024ea:	4b18      	ldr	r3, [pc, #96]	; (800254c <MX_SPI1_Init+0x74>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024f0:	4b16      	ldr	r3, [pc, #88]	; (800254c <MX_SPI1_Init+0x74>)
 80024f2:	22e0      	movs	r2, #224	; 0xe0
 80024f4:	00d2      	lsls	r2, r2, #3
 80024f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024f8:	4b14      	ldr	r3, [pc, #80]	; (800254c <MX_SPI1_Init+0x74>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024fe:	4b13      	ldr	r3, [pc, #76]	; (800254c <MX_SPI1_Init+0x74>)
 8002500:	2200      	movs	r2, #0
 8002502:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002504:	4b11      	ldr	r3, [pc, #68]	; (800254c <MX_SPI1_Init+0x74>)
 8002506:	2280      	movs	r2, #128	; 0x80
 8002508:	0092      	lsls	r2, r2, #2
 800250a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800250c:	4b0f      	ldr	r3, [pc, #60]	; (800254c <MX_SPI1_Init+0x74>)
 800250e:	2228      	movs	r2, #40	; 0x28
 8002510:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002512:	4b0e      	ldr	r3, [pc, #56]	; (800254c <MX_SPI1_Init+0x74>)
 8002514:	2200      	movs	r2, #0
 8002516:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002518:	4b0c      	ldr	r3, [pc, #48]	; (800254c <MX_SPI1_Init+0x74>)
 800251a:	2200      	movs	r2, #0
 800251c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800251e:	4b0b      	ldr	r3, [pc, #44]	; (800254c <MX_SPI1_Init+0x74>)
 8002520:	2200      	movs	r2, #0
 8002522:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002524:	4b09      	ldr	r3, [pc, #36]	; (800254c <MX_SPI1_Init+0x74>)
 8002526:	2207      	movs	r2, #7
 8002528:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800252a:	4b08      	ldr	r3, [pc, #32]	; (800254c <MX_SPI1_Init+0x74>)
 800252c:	2200      	movs	r2, #0
 800252e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002530:	4b06      	ldr	r3, [pc, #24]	; (800254c <MX_SPI1_Init+0x74>)
 8002532:	2208      	movs	r2, #8
 8002534:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002536:	4b05      	ldr	r3, [pc, #20]	; (800254c <MX_SPI1_Init+0x74>)
 8002538:	0018      	movs	r0, r3
 800253a:	f001 feef 	bl	800431c <HAL_SPI_Init>
 800253e:	1e03      	subs	r3, r0, #0
 8002540:	d001      	beq.n	8002546 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002542:	f000 f8c7 	bl	80026d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002546:	46c0      	nop			; (mov r8, r8)
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20000238 	.word	0x20000238
 8002550:	40013000 	.word	0x40013000

08002554 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002558:	4b14      	ldr	r3, [pc, #80]	; (80025ac <MX_USART1_UART_Init+0x58>)
 800255a:	4a15      	ldr	r2, [pc, #84]	; (80025b0 <MX_USART1_UART_Init+0x5c>)
 800255c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800255e:	4b13      	ldr	r3, [pc, #76]	; (80025ac <MX_USART1_UART_Init+0x58>)
 8002560:	22e1      	movs	r2, #225	; 0xe1
 8002562:	0252      	lsls	r2, r2, #9
 8002564:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002566:	4b11      	ldr	r3, [pc, #68]	; (80025ac <MX_USART1_UART_Init+0x58>)
 8002568:	2200      	movs	r2, #0
 800256a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800256c:	4b0f      	ldr	r3, [pc, #60]	; (80025ac <MX_USART1_UART_Init+0x58>)
 800256e:	2200      	movs	r2, #0
 8002570:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002572:	4b0e      	ldr	r3, [pc, #56]	; (80025ac <MX_USART1_UART_Init+0x58>)
 8002574:	2200      	movs	r2, #0
 8002576:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002578:	4b0c      	ldr	r3, [pc, #48]	; (80025ac <MX_USART1_UART_Init+0x58>)
 800257a:	220c      	movs	r2, #12
 800257c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800257e:	4b0b      	ldr	r3, [pc, #44]	; (80025ac <MX_USART1_UART_Init+0x58>)
 8002580:	2200      	movs	r2, #0
 8002582:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002584:	4b09      	ldr	r3, [pc, #36]	; (80025ac <MX_USART1_UART_Init+0x58>)
 8002586:	2200      	movs	r2, #0
 8002588:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800258a:	4b08      	ldr	r3, [pc, #32]	; (80025ac <MX_USART1_UART_Init+0x58>)
 800258c:	2200      	movs	r2, #0
 800258e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002590:	4b06      	ldr	r3, [pc, #24]	; (80025ac <MX_USART1_UART_Init+0x58>)
 8002592:	2200      	movs	r2, #0
 8002594:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002596:	4b05      	ldr	r3, [pc, #20]	; (80025ac <MX_USART1_UART_Init+0x58>)
 8002598:	0018      	movs	r0, r3
 800259a:	f002 fd9b 	bl	80050d4 <HAL_UART_Init>
 800259e:	1e03      	subs	r3, r0, #0
 80025a0:	d001      	beq.n	80025a6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80025a2:	f000 f897 	bl	80026d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80025a6:	46c0      	nop			; (mov r8, r8)
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	200002e0 	.word	0x200002e0
 80025b0:	40013800 	.word	0x40013800

080025b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025ba:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <MX_DMA_Init+0x38>)
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	4b0b      	ldr	r3, [pc, #44]	; (80025ec <MX_DMA_Init+0x38>)
 80025c0:	2101      	movs	r1, #1
 80025c2:	430a      	orrs	r2, r1
 80025c4:	615a      	str	r2, [r3, #20]
 80025c6:	4b09      	ldr	r3, [pc, #36]	; (80025ec <MX_DMA_Init+0x38>)
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	2201      	movs	r2, #1
 80025cc:	4013      	ands	r3, r2
 80025ce:	607b      	str	r3, [r7, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80025d2:	2200      	movs	r2, #0
 80025d4:	2100      	movs	r1, #0
 80025d6:	200a      	movs	r0, #10
 80025d8:	f000 fe58 	bl	800328c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80025dc:	200a      	movs	r0, #10
 80025de:	f000 fe6a 	bl	80032b6 <HAL_NVIC_EnableIRQ>

}
 80025e2:	46c0      	nop			; (mov r8, r8)
 80025e4:	46bd      	mov	sp, r7
 80025e6:	b002      	add	sp, #8
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	46c0      	nop			; (mov r8, r8)
 80025ec:	40021000 	.word	0x40021000

080025f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025f0:	b590      	push	{r4, r7, lr}
 80025f2:	b089      	sub	sp, #36	; 0x24
 80025f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f6:	240c      	movs	r4, #12
 80025f8:	193b      	adds	r3, r7, r4
 80025fa:	0018      	movs	r0, r3
 80025fc:	2314      	movs	r3, #20
 80025fe:	001a      	movs	r2, r3
 8002600:	2100      	movs	r1, #0
 8002602:	f003 f9f5 	bl	80059f0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002606:	4b30      	ldr	r3, [pc, #192]	; (80026c8 <MX_GPIO_Init+0xd8>)
 8002608:	695a      	ldr	r2, [r3, #20]
 800260a:	4b2f      	ldr	r3, [pc, #188]	; (80026c8 <MX_GPIO_Init+0xd8>)
 800260c:	2180      	movs	r1, #128	; 0x80
 800260e:	0289      	lsls	r1, r1, #10
 8002610:	430a      	orrs	r2, r1
 8002612:	615a      	str	r2, [r3, #20]
 8002614:	4b2c      	ldr	r3, [pc, #176]	; (80026c8 <MX_GPIO_Init+0xd8>)
 8002616:	695a      	ldr	r2, [r3, #20]
 8002618:	2380      	movs	r3, #128	; 0x80
 800261a:	029b      	lsls	r3, r3, #10
 800261c:	4013      	ands	r3, r2
 800261e:	60bb      	str	r3, [r7, #8]
 8002620:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002622:	4b29      	ldr	r3, [pc, #164]	; (80026c8 <MX_GPIO_Init+0xd8>)
 8002624:	695a      	ldr	r2, [r3, #20]
 8002626:	4b28      	ldr	r3, [pc, #160]	; (80026c8 <MX_GPIO_Init+0xd8>)
 8002628:	2180      	movs	r1, #128	; 0x80
 800262a:	0309      	lsls	r1, r1, #12
 800262c:	430a      	orrs	r2, r1
 800262e:	615a      	str	r2, [r3, #20]
 8002630:	4b25      	ldr	r3, [pc, #148]	; (80026c8 <MX_GPIO_Init+0xd8>)
 8002632:	695a      	ldr	r2, [r3, #20]
 8002634:	2380      	movs	r3, #128	; 0x80
 8002636:	031b      	lsls	r3, r3, #12
 8002638:	4013      	ands	r3, r2
 800263a:	607b      	str	r3, [r7, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800263e:	4b22      	ldr	r3, [pc, #136]	; (80026c8 <MX_GPIO_Init+0xd8>)
 8002640:	695a      	ldr	r2, [r3, #20]
 8002642:	4b21      	ldr	r3, [pc, #132]	; (80026c8 <MX_GPIO_Init+0xd8>)
 8002644:	2180      	movs	r1, #128	; 0x80
 8002646:	02c9      	lsls	r1, r1, #11
 8002648:	430a      	orrs	r2, r1
 800264a:	615a      	str	r2, [r3, #20]
 800264c:	4b1e      	ldr	r3, [pc, #120]	; (80026c8 <MX_GPIO_Init+0xd8>)
 800264e:	695a      	ldr	r2, [r3, #20]
 8002650:	2380      	movs	r3, #128	; 0x80
 8002652:	02db      	lsls	r3, r3, #11
 8002654:	4013      	ands	r3, r2
 8002656:	603b      	str	r3, [r7, #0]
 8002658:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 800265a:	23c0      	movs	r3, #192	; 0xc0
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	481b      	ldr	r0, [pc, #108]	; (80026cc <MX_GPIO_Init+0xdc>)
 8002660:	2200      	movs	r2, #0
 8002662:	0019      	movs	r1, r3
 8002664:	f001 f900 	bl	8003868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8002668:	4b19      	ldr	r3, [pc, #100]	; (80026d0 <MX_GPIO_Init+0xe0>)
 800266a:	2200      	movs	r2, #0
 800266c:	2140      	movs	r1, #64	; 0x40
 800266e:	0018      	movs	r0, r3
 8002670:	f001 f8fa 	bl	8003868 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8002674:	193b      	adds	r3, r7, r4
 8002676:	22c0      	movs	r2, #192	; 0xc0
 8002678:	0092      	lsls	r2, r2, #2
 800267a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800267c:	193b      	adds	r3, r7, r4
 800267e:	2201      	movs	r2, #1
 8002680:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002682:	193b      	adds	r3, r7, r4
 8002684:	2200      	movs	r2, #0
 8002686:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002688:	193b      	adds	r3, r7, r4
 800268a:	2200      	movs	r2, #0
 800268c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800268e:	193b      	adds	r3, r7, r4
 8002690:	4a0e      	ldr	r2, [pc, #56]	; (80026cc <MX_GPIO_Init+0xdc>)
 8002692:	0019      	movs	r1, r3
 8002694:	0010      	movs	r0, r2
 8002696:	f000 ff77 	bl	8003588 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800269a:	0021      	movs	r1, r4
 800269c:	187b      	adds	r3, r7, r1
 800269e:	2240      	movs	r2, #64	; 0x40
 80026a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026a2:	187b      	adds	r3, r7, r1
 80026a4:	2201      	movs	r2, #1
 80026a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a8:	187b      	adds	r3, r7, r1
 80026aa:	2200      	movs	r2, #0
 80026ac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ae:	187b      	adds	r3, r7, r1
 80026b0:	2200      	movs	r2, #0
 80026b2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026b4:	187b      	adds	r3, r7, r1
 80026b6:	4a06      	ldr	r2, [pc, #24]	; (80026d0 <MX_GPIO_Init+0xe0>)
 80026b8:	0019      	movs	r1, r3
 80026ba:	0010      	movs	r0, r2
 80026bc:	f000 ff64 	bl	8003588 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80026c0:	46c0      	nop			; (mov r8, r8)
 80026c2:	46bd      	mov	sp, r7
 80026c4:	b009      	add	sp, #36	; 0x24
 80026c6:	bd90      	pop	{r4, r7, pc}
 80026c8:	40021000 	.word	0x40021000
 80026cc:	48000800 	.word	0x48000800
 80026d0:	48000400 	.word	0x48000400

080026d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026d8:	b672      	cpsid	i
}
 80026da:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026dc:	e7fe      	b.n	80026dc <Error_Handler+0x8>
	...

080026e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026e6:	4b0f      	ldr	r3, [pc, #60]	; (8002724 <HAL_MspInit+0x44>)
 80026e8:	699a      	ldr	r2, [r3, #24]
 80026ea:	4b0e      	ldr	r3, [pc, #56]	; (8002724 <HAL_MspInit+0x44>)
 80026ec:	2101      	movs	r1, #1
 80026ee:	430a      	orrs	r2, r1
 80026f0:	619a      	str	r2, [r3, #24]
 80026f2:	4b0c      	ldr	r3, [pc, #48]	; (8002724 <HAL_MspInit+0x44>)
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	2201      	movs	r2, #1
 80026f8:	4013      	ands	r3, r2
 80026fa:	607b      	str	r3, [r7, #4]
 80026fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026fe:	4b09      	ldr	r3, [pc, #36]	; (8002724 <HAL_MspInit+0x44>)
 8002700:	69da      	ldr	r2, [r3, #28]
 8002702:	4b08      	ldr	r3, [pc, #32]	; (8002724 <HAL_MspInit+0x44>)
 8002704:	2180      	movs	r1, #128	; 0x80
 8002706:	0549      	lsls	r1, r1, #21
 8002708:	430a      	orrs	r2, r1
 800270a:	61da      	str	r2, [r3, #28]
 800270c:	4b05      	ldr	r3, [pc, #20]	; (8002724 <HAL_MspInit+0x44>)
 800270e:	69da      	ldr	r2, [r3, #28]
 8002710:	2380      	movs	r3, #128	; 0x80
 8002712:	055b      	lsls	r3, r3, #21
 8002714:	4013      	ands	r3, r2
 8002716:	603b      	str	r3, [r7, #0]
 8002718:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800271a:	46c0      	nop			; (mov r8, r8)
 800271c:	46bd      	mov	sp, r7
 800271e:	b002      	add	sp, #8
 8002720:	bd80      	pop	{r7, pc}
 8002722:	46c0      	nop			; (mov r8, r8)
 8002724:	40021000 	.word	0x40021000

08002728 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002728:	b590      	push	{r4, r7, lr}
 800272a:	b08b      	sub	sp, #44	; 0x2c
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002730:	2414      	movs	r4, #20
 8002732:	193b      	adds	r3, r7, r4
 8002734:	0018      	movs	r0, r3
 8002736:	2314      	movs	r3, #20
 8002738:	001a      	movs	r2, r3
 800273a:	2100      	movs	r1, #0
 800273c:	f003 f958 	bl	80059f0 <memset>
  if(hadc->Instance==ADC1)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a19      	ldr	r2, [pc, #100]	; (80027ac <HAL_ADC_MspInit+0x84>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d12b      	bne.n	80027a2 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800274a:	4b19      	ldr	r3, [pc, #100]	; (80027b0 <HAL_ADC_MspInit+0x88>)
 800274c:	699a      	ldr	r2, [r3, #24]
 800274e:	4b18      	ldr	r3, [pc, #96]	; (80027b0 <HAL_ADC_MspInit+0x88>)
 8002750:	2180      	movs	r1, #128	; 0x80
 8002752:	0089      	lsls	r1, r1, #2
 8002754:	430a      	orrs	r2, r1
 8002756:	619a      	str	r2, [r3, #24]
 8002758:	4b15      	ldr	r3, [pc, #84]	; (80027b0 <HAL_ADC_MspInit+0x88>)
 800275a:	699a      	ldr	r2, [r3, #24]
 800275c:	2380      	movs	r3, #128	; 0x80
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4013      	ands	r3, r2
 8002762:	613b      	str	r3, [r7, #16]
 8002764:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002766:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <HAL_ADC_MspInit+0x88>)
 8002768:	695a      	ldr	r2, [r3, #20]
 800276a:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <HAL_ADC_MspInit+0x88>)
 800276c:	2180      	movs	r1, #128	; 0x80
 800276e:	0289      	lsls	r1, r1, #10
 8002770:	430a      	orrs	r2, r1
 8002772:	615a      	str	r2, [r3, #20]
 8002774:	4b0e      	ldr	r3, [pc, #56]	; (80027b0 <HAL_ADC_MspInit+0x88>)
 8002776:	695a      	ldr	r2, [r3, #20]
 8002778:	2380      	movs	r3, #128	; 0x80
 800277a:	029b      	lsls	r3, r3, #10
 800277c:	4013      	ands	r3, r2
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002782:	193b      	adds	r3, r7, r4
 8002784:	2201      	movs	r2, #1
 8002786:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002788:	193b      	adds	r3, r7, r4
 800278a:	2203      	movs	r2, #3
 800278c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	193b      	adds	r3, r7, r4
 8002790:	2200      	movs	r2, #0
 8002792:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002794:	193a      	adds	r2, r7, r4
 8002796:	2390      	movs	r3, #144	; 0x90
 8002798:	05db      	lsls	r3, r3, #23
 800279a:	0011      	movs	r1, r2
 800279c:	0018      	movs	r0, r3
 800279e:	f000 fef3 	bl	8003588 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80027a2:	46c0      	nop			; (mov r8, r8)
 80027a4:	46bd      	mov	sp, r7
 80027a6:	b00b      	add	sp, #44	; 0x2c
 80027a8:	bd90      	pop	{r4, r7, pc}
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	40012400 	.word	0x40012400
 80027b0:	40021000 	.word	0x40021000

080027b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027b4:	b590      	push	{r4, r7, lr}
 80027b6:	b08b      	sub	sp, #44	; 0x2c
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027bc:	2414      	movs	r4, #20
 80027be:	193b      	adds	r3, r7, r4
 80027c0:	0018      	movs	r0, r3
 80027c2:	2314      	movs	r3, #20
 80027c4:	001a      	movs	r2, r3
 80027c6:	2100      	movs	r1, #0
 80027c8:	f003 f912 	bl	80059f0 <memset>
  if(hspi->Instance==SPI1)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a33      	ldr	r2, [pc, #204]	; (80028a0 <HAL_SPI_MspInit+0xec>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d160      	bne.n	8002898 <HAL_SPI_MspInit+0xe4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027d6:	4b33      	ldr	r3, [pc, #204]	; (80028a4 <HAL_SPI_MspInit+0xf0>)
 80027d8:	699a      	ldr	r2, [r3, #24]
 80027da:	4b32      	ldr	r3, [pc, #200]	; (80028a4 <HAL_SPI_MspInit+0xf0>)
 80027dc:	2180      	movs	r1, #128	; 0x80
 80027de:	0149      	lsls	r1, r1, #5
 80027e0:	430a      	orrs	r2, r1
 80027e2:	619a      	str	r2, [r3, #24]
 80027e4:	4b2f      	ldr	r3, [pc, #188]	; (80028a4 <HAL_SPI_MspInit+0xf0>)
 80027e6:	699a      	ldr	r2, [r3, #24]
 80027e8:	2380      	movs	r3, #128	; 0x80
 80027ea:	015b      	lsls	r3, r3, #5
 80027ec:	4013      	ands	r3, r2
 80027ee:	613b      	str	r3, [r7, #16]
 80027f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f2:	4b2c      	ldr	r3, [pc, #176]	; (80028a4 <HAL_SPI_MspInit+0xf0>)
 80027f4:	695a      	ldr	r2, [r3, #20]
 80027f6:	4b2b      	ldr	r3, [pc, #172]	; (80028a4 <HAL_SPI_MspInit+0xf0>)
 80027f8:	2180      	movs	r1, #128	; 0x80
 80027fa:	0289      	lsls	r1, r1, #10
 80027fc:	430a      	orrs	r2, r1
 80027fe:	615a      	str	r2, [r3, #20]
 8002800:	4b28      	ldr	r3, [pc, #160]	; (80028a4 <HAL_SPI_MspInit+0xf0>)
 8002802:	695a      	ldr	r2, [r3, #20]
 8002804:	2380      	movs	r3, #128	; 0x80
 8002806:	029b      	lsls	r3, r3, #10
 8002808:	4013      	ands	r3, r2
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800280e:	0021      	movs	r1, r4
 8002810:	187b      	adds	r3, r7, r1
 8002812:	22e0      	movs	r2, #224	; 0xe0
 8002814:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002816:	187b      	adds	r3, r7, r1
 8002818:	2202      	movs	r2, #2
 800281a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281c:	187b      	adds	r3, r7, r1
 800281e:	2200      	movs	r2, #0
 8002820:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002822:	187b      	adds	r3, r7, r1
 8002824:	2203      	movs	r2, #3
 8002826:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002828:	187b      	adds	r3, r7, r1
 800282a:	2200      	movs	r2, #0
 800282c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800282e:	187a      	adds	r2, r7, r1
 8002830:	2390      	movs	r3, #144	; 0x90
 8002832:	05db      	lsls	r3, r3, #23
 8002834:	0011      	movs	r1, r2
 8002836:	0018      	movs	r0, r3
 8002838:	f000 fea6 	bl	8003588 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800283c:	4b1a      	ldr	r3, [pc, #104]	; (80028a8 <HAL_SPI_MspInit+0xf4>)
 800283e:	4a1b      	ldr	r2, [pc, #108]	; (80028ac <HAL_SPI_MspInit+0xf8>)
 8002840:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002842:	4b19      	ldr	r3, [pc, #100]	; (80028a8 <HAL_SPI_MspInit+0xf4>)
 8002844:	2210      	movs	r2, #16
 8002846:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002848:	4b17      	ldr	r3, [pc, #92]	; (80028a8 <HAL_SPI_MspInit+0xf4>)
 800284a:	2200      	movs	r2, #0
 800284c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800284e:	4b16      	ldr	r3, [pc, #88]	; (80028a8 <HAL_SPI_MspInit+0xf4>)
 8002850:	2280      	movs	r2, #128	; 0x80
 8002852:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002854:	4b14      	ldr	r3, [pc, #80]	; (80028a8 <HAL_SPI_MspInit+0xf4>)
 8002856:	2200      	movs	r2, #0
 8002858:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800285a:	4b13      	ldr	r3, [pc, #76]	; (80028a8 <HAL_SPI_MspInit+0xf4>)
 800285c:	2200      	movs	r2, #0
 800285e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002860:	4b11      	ldr	r3, [pc, #68]	; (80028a8 <HAL_SPI_MspInit+0xf4>)
 8002862:	2200      	movs	r2, #0
 8002864:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002866:	4b10      	ldr	r3, [pc, #64]	; (80028a8 <HAL_SPI_MspInit+0xf4>)
 8002868:	2200      	movs	r2, #0
 800286a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800286c:	4b0e      	ldr	r3, [pc, #56]	; (80028a8 <HAL_SPI_MspInit+0xf4>)
 800286e:	0018      	movs	r0, r3
 8002870:	f000 fd3e 	bl	80032f0 <HAL_DMA_Init>
 8002874:	1e03      	subs	r3, r0, #0
 8002876:	d001      	beq.n	800287c <HAL_SPI_MspInit+0xc8>
    {
      Error_Handler();
 8002878:	f7ff ff2c 	bl	80026d4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a0a      	ldr	r2, [pc, #40]	; (80028a8 <HAL_SPI_MspInit+0xf4>)
 8002880:	655a      	str	r2, [r3, #84]	; 0x54
 8002882:	4b09      	ldr	r3, [pc, #36]	; (80028a8 <HAL_SPI_MspInit+0xf4>)
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002888:	2200      	movs	r2, #0
 800288a:	2100      	movs	r1, #0
 800288c:	2019      	movs	r0, #25
 800288e:	f000 fcfd 	bl	800328c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002892:	2019      	movs	r0, #25
 8002894:	f000 fd0f 	bl	80032b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002898:	46c0      	nop			; (mov r8, r8)
 800289a:	46bd      	mov	sp, r7
 800289c:	b00b      	add	sp, #44	; 0x2c
 800289e:	bd90      	pop	{r4, r7, pc}
 80028a0:	40013000 	.word	0x40013000
 80028a4:	40021000 	.word	0x40021000
 80028a8:	2000029c 	.word	0x2000029c
 80028ac:	40020030 	.word	0x40020030

080028b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028b0:	b590      	push	{r4, r7, lr}
 80028b2:	b08b      	sub	sp, #44	; 0x2c
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b8:	2414      	movs	r4, #20
 80028ba:	193b      	adds	r3, r7, r4
 80028bc:	0018      	movs	r0, r3
 80028be:	2314      	movs	r3, #20
 80028c0:	001a      	movs	r2, r3
 80028c2:	2100      	movs	r1, #0
 80028c4:	f003 f894 	bl	80059f0 <memset>
  if(huart->Instance==USART1)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a1d      	ldr	r2, [pc, #116]	; (8002944 <HAL_UART_MspInit+0x94>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d133      	bne.n	800293a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028d2:	4b1d      	ldr	r3, [pc, #116]	; (8002948 <HAL_UART_MspInit+0x98>)
 80028d4:	699a      	ldr	r2, [r3, #24]
 80028d6:	4b1c      	ldr	r3, [pc, #112]	; (8002948 <HAL_UART_MspInit+0x98>)
 80028d8:	2180      	movs	r1, #128	; 0x80
 80028da:	01c9      	lsls	r1, r1, #7
 80028dc:	430a      	orrs	r2, r1
 80028de:	619a      	str	r2, [r3, #24]
 80028e0:	4b19      	ldr	r3, [pc, #100]	; (8002948 <HAL_UART_MspInit+0x98>)
 80028e2:	699a      	ldr	r2, [r3, #24]
 80028e4:	2380      	movs	r3, #128	; 0x80
 80028e6:	01db      	lsls	r3, r3, #7
 80028e8:	4013      	ands	r3, r2
 80028ea:	613b      	str	r3, [r7, #16]
 80028ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ee:	4b16      	ldr	r3, [pc, #88]	; (8002948 <HAL_UART_MspInit+0x98>)
 80028f0:	695a      	ldr	r2, [r3, #20]
 80028f2:	4b15      	ldr	r3, [pc, #84]	; (8002948 <HAL_UART_MspInit+0x98>)
 80028f4:	2180      	movs	r1, #128	; 0x80
 80028f6:	0289      	lsls	r1, r1, #10
 80028f8:	430a      	orrs	r2, r1
 80028fa:	615a      	str	r2, [r3, #20]
 80028fc:	4b12      	ldr	r3, [pc, #72]	; (8002948 <HAL_UART_MspInit+0x98>)
 80028fe:	695a      	ldr	r2, [r3, #20]
 8002900:	2380      	movs	r3, #128	; 0x80
 8002902:	029b      	lsls	r3, r3, #10
 8002904:	4013      	ands	r3, r2
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800290a:	193b      	adds	r3, r7, r4
 800290c:	22c0      	movs	r2, #192	; 0xc0
 800290e:	00d2      	lsls	r2, r2, #3
 8002910:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002912:	0021      	movs	r1, r4
 8002914:	187b      	adds	r3, r7, r1
 8002916:	2202      	movs	r2, #2
 8002918:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291a:	187b      	adds	r3, r7, r1
 800291c:	2200      	movs	r2, #0
 800291e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002920:	187b      	adds	r3, r7, r1
 8002922:	2203      	movs	r2, #3
 8002924:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002926:	187b      	adds	r3, r7, r1
 8002928:	2201      	movs	r2, #1
 800292a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800292c:	187a      	adds	r2, r7, r1
 800292e:	2390      	movs	r3, #144	; 0x90
 8002930:	05db      	lsls	r3, r3, #23
 8002932:	0011      	movs	r1, r2
 8002934:	0018      	movs	r0, r3
 8002936:	f000 fe27 	bl	8003588 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800293a:	46c0      	nop			; (mov r8, r8)
 800293c:	46bd      	mov	sp, r7
 800293e:	b00b      	add	sp, #44	; 0x2c
 8002940:	bd90      	pop	{r4, r7, pc}
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	40013800 	.word	0x40013800
 8002948:	40021000 	.word	0x40021000

0800294c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002950:	e7fe      	b.n	8002950 <NMI_Handler+0x4>

08002952 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002956:	e7fe      	b.n	8002956 <HardFault_Handler+0x4>

08002958 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800295c:	46c0      	nop			; (mov r8, r8)
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002966:	46c0      	nop			; (mov r8, r8)
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002970:	f000 f952 	bl	8002c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002974:	46c0      	nop			; (mov r8, r8)
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002980:	4b03      	ldr	r3, [pc, #12]	; (8002990 <DMA1_Channel2_3_IRQHandler+0x14>)
 8002982:	0018      	movs	r0, r3
 8002984:	f000 fd41 	bl	800340a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002988:	46c0      	nop			; (mov r8, r8)
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	46c0      	nop			; (mov r8, r8)
 8002990:	2000029c 	.word	0x2000029c

08002994 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002998:	4b03      	ldr	r3, [pc, #12]	; (80029a8 <SPI1_IRQHandler+0x14>)
 800299a:	0018      	movs	r0, r3
 800299c:	f002 f8aa 	bl	8004af4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80029a0:	46c0      	nop			; (mov r8, r8)
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	46c0      	nop			; (mov r8, r8)
 80029a8:	20000238 	.word	0x20000238

080029ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  return 1;
 80029b0:	2301      	movs	r3, #1
}
 80029b2:	0018      	movs	r0, r3
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <_kill>:

int _kill(int pid, int sig)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029c2:	f002 ffeb 	bl	800599c <__errno>
 80029c6:	0003      	movs	r3, r0
 80029c8:	2216      	movs	r2, #22
 80029ca:	601a      	str	r2, [r3, #0]
  return -1;
 80029cc:	2301      	movs	r3, #1
 80029ce:	425b      	negs	r3, r3
}
 80029d0:	0018      	movs	r0, r3
 80029d2:	46bd      	mov	sp, r7
 80029d4:	b002      	add	sp, #8
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <_exit>:

void _exit (int status)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029e0:	2301      	movs	r3, #1
 80029e2:	425a      	negs	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	0011      	movs	r1, r2
 80029e8:	0018      	movs	r0, r3
 80029ea:	f7ff ffe5 	bl	80029b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80029ee:	e7fe      	b.n	80029ee <_exit+0x16>

080029f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029fc:	2300      	movs	r3, #0
 80029fe:	617b      	str	r3, [r7, #20]
 8002a00:	e00a      	b.n	8002a18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a02:	e000      	b.n	8002a06 <_read+0x16>
 8002a04:	bf00      	nop
 8002a06:	0001      	movs	r1, r0
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	1c5a      	adds	r2, r3, #1
 8002a0c:	60ba      	str	r2, [r7, #8]
 8002a0e:	b2ca      	uxtb	r2, r1
 8002a10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	3301      	adds	r3, #1
 8002a16:	617b      	str	r3, [r7, #20]
 8002a18:	697a      	ldr	r2, [r7, #20]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	dbf0      	blt.n	8002a02 <_read+0x12>
  }

  return len;
 8002a20:	687b      	ldr	r3, [r7, #4]
}
 8002a22:	0018      	movs	r0, r3
 8002a24:	46bd      	mov	sp, r7
 8002a26:	b006      	add	sp, #24
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b086      	sub	sp, #24
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	60f8      	str	r0, [r7, #12]
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a36:	2300      	movs	r3, #0
 8002a38:	617b      	str	r3, [r7, #20]
 8002a3a:	e009      	b.n	8002a50 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	1c5a      	adds	r2, r3, #1
 8002a40:	60ba      	str	r2, [r7, #8]
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	0018      	movs	r0, r3
 8002a46:	e000      	b.n	8002a4a <_write+0x20>
 8002a48:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	617b      	str	r3, [r7, #20]
 8002a50:	697a      	ldr	r2, [r7, #20]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	dbf1      	blt.n	8002a3c <_write+0x12>
  }
  return len;
 8002a58:	687b      	ldr	r3, [r7, #4]
}
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	b006      	add	sp, #24
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <_close>:

int _close(int file)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b082      	sub	sp, #8
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	425b      	negs	r3, r3
}
 8002a6e:	0018      	movs	r0, r3
 8002a70:	46bd      	mov	sp, r7
 8002a72:	b002      	add	sp, #8
 8002a74:	bd80      	pop	{r7, pc}

08002a76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b082      	sub	sp, #8
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
 8002a7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	2280      	movs	r2, #128	; 0x80
 8002a84:	0192      	lsls	r2, r2, #6
 8002a86:	605a      	str	r2, [r3, #4]
  return 0;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	0018      	movs	r0, r3
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	b002      	add	sp, #8
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <_isatty>:

int _isatty(int file)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b082      	sub	sp, #8
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a9a:	2301      	movs	r3, #1
}
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	b002      	add	sp, #8
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	b004      	add	sp, #16
 8002ab8:	bd80      	pop	{r7, pc}
	...

08002abc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ac4:	4a14      	ldr	r2, [pc, #80]	; (8002b18 <_sbrk+0x5c>)
 8002ac6:	4b15      	ldr	r3, [pc, #84]	; (8002b1c <_sbrk+0x60>)
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ad0:	4b13      	ldr	r3, [pc, #76]	; (8002b20 <_sbrk+0x64>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d102      	bne.n	8002ade <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ad8:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <_sbrk+0x64>)
 8002ada:	4a12      	ldr	r2, [pc, #72]	; (8002b24 <_sbrk+0x68>)
 8002adc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ade:	4b10      	ldr	r3, [pc, #64]	; (8002b20 <_sbrk+0x64>)
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	18d3      	adds	r3, r2, r3
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d207      	bcs.n	8002afc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002aec:	f002 ff56 	bl	800599c <__errno>
 8002af0:	0003      	movs	r3, r0
 8002af2:	220c      	movs	r2, #12
 8002af4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002af6:	2301      	movs	r3, #1
 8002af8:	425b      	negs	r3, r3
 8002afa:	e009      	b.n	8002b10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002afc:	4b08      	ldr	r3, [pc, #32]	; (8002b20 <_sbrk+0x64>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b02:	4b07      	ldr	r3, [pc, #28]	; (8002b20 <_sbrk+0x64>)
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	18d2      	adds	r2, r2, r3
 8002b0a:	4b05      	ldr	r3, [pc, #20]	; (8002b20 <_sbrk+0x64>)
 8002b0c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
}
 8002b10:	0018      	movs	r0, r3
 8002b12:	46bd      	mov	sp, r7
 8002b14:	b006      	add	sp, #24
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	20002000 	.word	0x20002000
 8002b1c:	00000400 	.word	0x00000400
 8002b20:	20000368 	.word	0x20000368
 8002b24:	20000380 	.word	0x20000380

08002b28 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002b2c:	46c0      	nop			; (mov r8, r8)
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
	...

08002b34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b34:	480d      	ldr	r0, [pc, #52]	; (8002b6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b36:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8002b38:	f7ff fff6 	bl	8002b28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b3c:	480c      	ldr	r0, [pc, #48]	; (8002b70 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b3e:	490d      	ldr	r1, [pc, #52]	; (8002b74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b40:	4a0d      	ldr	r2, [pc, #52]	; (8002b78 <LoopForever+0xe>)
  movs r3, #0
 8002b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b44:	e002      	b.n	8002b4c <LoopCopyDataInit>

08002b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b4a:	3304      	adds	r3, #4

08002b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b50:	d3f9      	bcc.n	8002b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b52:	4a0a      	ldr	r2, [pc, #40]	; (8002b7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b54:	4c0a      	ldr	r4, [pc, #40]	; (8002b80 <LoopForever+0x16>)
  movs r3, #0
 8002b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b58:	e001      	b.n	8002b5e <LoopFillZerobss>

08002b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b5c:	3204      	adds	r2, #4

08002b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b60:	d3fb      	bcc.n	8002b5a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002b62:	f002 ff21 	bl	80059a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b66:	f7ff fb73 	bl	8002250 <main>

08002b6a <LoopForever>:

LoopForever:
    b LoopForever
 8002b6a:	e7fe      	b.n	8002b6a <LoopForever>
  ldr   r0, =_estack
 8002b6c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b74:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002b78:	08008df4 	.word	0x08008df4
  ldr r2, =_sbss
 8002b7c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002b80:	20000380 	.word	0x20000380

08002b84 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b84:	e7fe      	b.n	8002b84 <ADC1_COMP_IRQHandler>
	...

08002b88 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b8c:	4b07      	ldr	r3, [pc, #28]	; (8002bac <HAL_Init+0x24>)
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	4b06      	ldr	r3, [pc, #24]	; (8002bac <HAL_Init+0x24>)
 8002b92:	2110      	movs	r1, #16
 8002b94:	430a      	orrs	r2, r1
 8002b96:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002b98:	2000      	movs	r0, #0
 8002b9a:	f000 f809 	bl	8002bb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b9e:	f7ff fd9f 	bl	80026e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
}
 8002ba4:	0018      	movs	r0, r3
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	46c0      	nop			; (mov r8, r8)
 8002bac:	40022000 	.word	0x40022000

08002bb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bb0:	b590      	push	{r4, r7, lr}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bb8:	4b14      	ldr	r3, [pc, #80]	; (8002c0c <HAL_InitTick+0x5c>)
 8002bba:	681c      	ldr	r4, [r3, #0]
 8002bbc:	4b14      	ldr	r3, [pc, #80]	; (8002c10 <HAL_InitTick+0x60>)
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	0019      	movs	r1, r3
 8002bc2:	23fa      	movs	r3, #250	; 0xfa
 8002bc4:	0098      	lsls	r0, r3, #2
 8002bc6:	f7fd fabb 	bl	8000140 <__udivsi3>
 8002bca:	0003      	movs	r3, r0
 8002bcc:	0019      	movs	r1, r3
 8002bce:	0020      	movs	r0, r4
 8002bd0:	f7fd fab6 	bl	8000140 <__udivsi3>
 8002bd4:	0003      	movs	r3, r0
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f000 fb7d 	bl	80032d6 <HAL_SYSTICK_Config>
 8002bdc:	1e03      	subs	r3, r0, #0
 8002bde:	d001      	beq.n	8002be4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e00f      	b.n	8002c04 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2b03      	cmp	r3, #3
 8002be8:	d80b      	bhi.n	8002c02 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	2301      	movs	r3, #1
 8002bee:	425b      	negs	r3, r3
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	f000 fb4a 	bl	800328c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bf8:	4b06      	ldr	r3, [pc, #24]	; (8002c14 <HAL_InitTick+0x64>)
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	e000      	b.n	8002c04 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
}
 8002c04:	0018      	movs	r0, r3
 8002c06:	46bd      	mov	sp, r7
 8002c08:	b003      	add	sp, #12
 8002c0a:	bd90      	pop	{r4, r7, pc}
 8002c0c:	20000000 	.word	0x20000000
 8002c10:	20000008 	.word	0x20000008
 8002c14:	20000004 	.word	0x20000004

08002c18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c1c:	4b05      	ldr	r3, [pc, #20]	; (8002c34 <HAL_IncTick+0x1c>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	001a      	movs	r2, r3
 8002c22:	4b05      	ldr	r3, [pc, #20]	; (8002c38 <HAL_IncTick+0x20>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	18d2      	adds	r2, r2, r3
 8002c28:	4b03      	ldr	r3, [pc, #12]	; (8002c38 <HAL_IncTick+0x20>)
 8002c2a:	601a      	str	r2, [r3, #0]
}
 8002c2c:	46c0      	nop			; (mov r8, r8)
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	46c0      	nop			; (mov r8, r8)
 8002c34:	20000008 	.word	0x20000008
 8002c38:	2000036c 	.word	0x2000036c

08002c3c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c40:	4b02      	ldr	r3, [pc, #8]	; (8002c4c <HAL_GetTick+0x10>)
 8002c42:	681b      	ldr	r3, [r3, #0]
}
 8002c44:	0018      	movs	r0, r3
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	46c0      	nop			; (mov r8, r8)
 8002c4c:	2000036c 	.word	0x2000036c

08002c50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c58:	f7ff fff0 	bl	8002c3c <HAL_GetTick>
 8002c5c:	0003      	movs	r3, r0
 8002c5e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	3301      	adds	r3, #1
 8002c68:	d005      	beq.n	8002c76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c6a:	4b0a      	ldr	r3, [pc, #40]	; (8002c94 <HAL_Delay+0x44>)
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	001a      	movs	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	189b      	adds	r3, r3, r2
 8002c74:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002c76:	46c0      	nop			; (mov r8, r8)
 8002c78:	f7ff ffe0 	bl	8002c3c <HAL_GetTick>
 8002c7c:	0002      	movs	r2, r0
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d8f7      	bhi.n	8002c78 <HAL_Delay+0x28>
  {
  }
}
 8002c88:	46c0      	nop			; (mov r8, r8)
 8002c8a:	46c0      	nop			; (mov r8, r8)
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	b004      	add	sp, #16
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	46c0      	nop			; (mov r8, r8)
 8002c94:	20000008 	.word	0x20000008

08002c98 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ca0:	230f      	movs	r3, #15
 8002ca2:	18fb      	adds	r3, r7, r3
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e125      	b.n	8002f02 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d10a      	bne.n	8002cd4 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2234      	movs	r2, #52	; 0x34
 8002cc8:	2100      	movs	r1, #0
 8002cca:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	0018      	movs	r0, r3
 8002cd0:	f7ff fd2a 	bl	8002728 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cd8:	2210      	movs	r2, #16
 8002cda:	4013      	ands	r3, r2
 8002cdc:	d000      	beq.n	8002ce0 <HAL_ADC_Init+0x48>
 8002cde:	e103      	b.n	8002ee8 <HAL_ADC_Init+0x250>
 8002ce0:	230f      	movs	r3, #15
 8002ce2:	18fb      	adds	r3, r7, r3
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d000      	beq.n	8002cec <HAL_ADC_Init+0x54>
 8002cea:	e0fd      	b.n	8002ee8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	2204      	movs	r2, #4
 8002cf4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002cf6:	d000      	beq.n	8002cfa <HAL_ADC_Init+0x62>
 8002cf8:	e0f6      	b.n	8002ee8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cfe:	4a83      	ldr	r2, [pc, #524]	; (8002f0c <HAL_ADC_Init+0x274>)
 8002d00:	4013      	ands	r3, r2
 8002d02:	2202      	movs	r2, #2
 8002d04:	431a      	orrs	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	2203      	movs	r2, #3
 8002d12:	4013      	ands	r3, r2
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d112      	bne.n	8002d3e <HAL_ADC_Init+0xa6>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	4013      	ands	r3, r2
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d009      	beq.n	8002d3a <HAL_ADC_Init+0xa2>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68da      	ldr	r2, [r3, #12]
 8002d2c:	2380      	movs	r3, #128	; 0x80
 8002d2e:	021b      	lsls	r3, r3, #8
 8002d30:	401a      	ands	r2, r3
 8002d32:	2380      	movs	r3, #128	; 0x80
 8002d34:	021b      	lsls	r3, r3, #8
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d101      	bne.n	8002d3e <HAL_ADC_Init+0xa6>
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e000      	b.n	8002d40 <HAL_ADC_Init+0xa8>
 8002d3e:	2300      	movs	r3, #0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d116      	bne.n	8002d72 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	2218      	movs	r2, #24
 8002d4c:	4393      	bics	r3, r2
 8002d4e:	0019      	movs	r1, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	0899      	lsrs	r1, r3, #2
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68da      	ldr	r2, [r3, #12]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4964      	ldr	r1, [pc, #400]	; (8002f10 <HAL_ADC_Init+0x278>)
 8002d7e:	400a      	ands	r2, r1
 8002d80:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	7e1b      	ldrb	r3, [r3, #24]
 8002d86:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	7e5b      	ldrb	r3, [r3, #25]
 8002d8c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d8e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	7e9b      	ldrb	r3, [r3, #26]
 8002d94:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002d96:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d002      	beq.n	8002da6 <HAL_ADC_Init+0x10e>
 8002da0:	2380      	movs	r3, #128	; 0x80
 8002da2:	015b      	lsls	r3, r3, #5
 8002da4:	e000      	b.n	8002da8 <HAL_ADC_Init+0x110>
 8002da6:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002da8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002dae:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	691b      	ldr	r3, [r3, #16]
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d101      	bne.n	8002dbc <HAL_ADC_Init+0x124>
 8002db8:	2304      	movs	r3, #4
 8002dba:	e000      	b.n	8002dbe <HAL_ADC_Init+0x126>
 8002dbc:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8002dbe:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2124      	movs	r1, #36	; 0x24
 8002dc4:	5c5b      	ldrb	r3, [r3, r1]
 8002dc6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002dc8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	7edb      	ldrb	r3, [r3, #27]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d115      	bne.n	8002e04 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	7e9b      	ldrb	r3, [r3, #26]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d105      	bne.n	8002dec <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2280      	movs	r2, #128	; 0x80
 8002de4:	0252      	lsls	r2, r2, #9
 8002de6:	4313      	orrs	r3, r2
 8002de8:	60bb      	str	r3, [r7, #8]
 8002dea:	e00b      	b.n	8002e04 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002df0:	2220      	movs	r2, #32
 8002df2:	431a      	orrs	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	69da      	ldr	r2, [r3, #28]
 8002e08:	23c2      	movs	r3, #194	; 0xc2
 8002e0a:	33ff      	adds	r3, #255	; 0xff
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d007      	beq.n	8002e20 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68d9      	ldr	r1, [r3, #12]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68ba      	ldr	r2, [r7, #8]
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e34:	2380      	movs	r3, #128	; 0x80
 8002e36:	055b      	lsls	r3, r3, #21
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d01b      	beq.n	8002e74 <HAL_ADC_Init+0x1dc>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d017      	beq.n	8002e74 <HAL_ADC_Init+0x1dc>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d013      	beq.n	8002e74 <HAL_ADC_Init+0x1dc>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e50:	2b03      	cmp	r3, #3
 8002e52:	d00f      	beq.n	8002e74 <HAL_ADC_Init+0x1dc>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e58:	2b04      	cmp	r3, #4
 8002e5a:	d00b      	beq.n	8002e74 <HAL_ADC_Init+0x1dc>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e60:	2b05      	cmp	r3, #5
 8002e62:	d007      	beq.n	8002e74 <HAL_ADC_Init+0x1dc>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e68:	2b06      	cmp	r3, #6
 8002e6a:	d003      	beq.n	8002e74 <HAL_ADC_Init+0x1dc>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e70:	2b07      	cmp	r3, #7
 8002e72:	d112      	bne.n	8002e9a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	695a      	ldr	r2, [r3, #20]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2107      	movs	r1, #7
 8002e80:	438a      	bics	r2, r1
 8002e82:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6959      	ldr	r1, [r3, #20]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e8e:	2207      	movs	r2, #7
 8002e90:	401a      	ands	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	4a1c      	ldr	r2, [pc, #112]	; (8002f14 <HAL_ADC_Init+0x27c>)
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	68ba      	ldr	r2, [r7, #8]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d10b      	bne.n	8002ec2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eb4:	2203      	movs	r2, #3
 8002eb6:	4393      	bics	r3, r2
 8002eb8:	2201      	movs	r2, #1
 8002eba:	431a      	orrs	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002ec0:	e01c      	b.n	8002efc <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ec6:	2212      	movs	r2, #18
 8002ec8:	4393      	bics	r3, r2
 8002eca:	2210      	movs	r2, #16
 8002ecc:	431a      	orrs	r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8002ede:	230f      	movs	r3, #15
 8002ee0:	18fb      	adds	r3, r7, r3
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002ee6:	e009      	b.n	8002efc <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eec:	2210      	movs	r2, #16
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002ef4:	230f      	movs	r3, #15
 8002ef6:	18fb      	adds	r3, r7, r3
 8002ef8:	2201      	movs	r2, #1
 8002efa:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002efc:	230f      	movs	r3, #15
 8002efe:	18fb      	adds	r3, r7, r3
 8002f00:	781b      	ldrb	r3, [r3, #0]
}
 8002f02:	0018      	movs	r0, r3
 8002f04:	46bd      	mov	sp, r7
 8002f06:	b004      	add	sp, #16
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	46c0      	nop			; (mov r8, r8)
 8002f0c:	fffffefd 	.word	0xfffffefd
 8002f10:	fffe0219 	.word	0xfffe0219
 8002f14:	833fffe7 	.word	0x833fffe7

08002f18 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f22:	230f      	movs	r3, #15
 8002f24:	18fb      	adds	r3, r7, r3
 8002f26:	2200      	movs	r2, #0
 8002f28:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f32:	2380      	movs	r3, #128	; 0x80
 8002f34:	055b      	lsls	r3, r3, #21
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d011      	beq.n	8002f5e <HAL_ADC_ConfigChannel+0x46>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d00d      	beq.n	8002f5e <HAL_ADC_ConfigChannel+0x46>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d009      	beq.n	8002f5e <HAL_ADC_ConfigChannel+0x46>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f4e:	2b03      	cmp	r3, #3
 8002f50:	d005      	beq.n	8002f5e <HAL_ADC_ConfigChannel+0x46>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f56:	2b04      	cmp	r3, #4
 8002f58:	d001      	beq.n	8002f5e <HAL_ADC_ConfigChannel+0x46>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2234      	movs	r2, #52	; 0x34
 8002f62:	5c9b      	ldrb	r3, [r3, r2]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d101      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x54>
 8002f68:	2302      	movs	r3, #2
 8002f6a:	e0d0      	b.n	800310e <HAL_ADC_ConfigChannel+0x1f6>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2234      	movs	r2, #52	; 0x34
 8002f70:	2101      	movs	r1, #1
 8002f72:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	2204      	movs	r2, #4
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d000      	beq.n	8002f82 <HAL_ADC_ConfigChannel+0x6a>
 8002f80:	e0b4      	b.n	80030ec <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	4a64      	ldr	r2, [pc, #400]	; (8003118 <HAL_ADC_ConfigChannel+0x200>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d100      	bne.n	8002f8e <HAL_ADC_ConfigChannel+0x76>
 8002f8c:	e082      	b.n	8003094 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	409a      	lsls	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fa8:	2380      	movs	r3, #128	; 0x80
 8002faa:	055b      	lsls	r3, r3, #21
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d037      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x108>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d033      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x108>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d02f      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x108>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc4:	2b03      	cmp	r3, #3
 8002fc6:	d02b      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x108>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d027      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x108>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd4:	2b05      	cmp	r3, #5
 8002fd6:	d023      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x108>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fdc:	2b06      	cmp	r3, #6
 8002fde:	d01f      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x108>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe4:	2b07      	cmp	r3, #7
 8002fe6:	d01b      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	2107      	movs	r1, #7
 8002ff4:	400b      	ands	r3, r1
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d012      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	695a      	ldr	r2, [r3, #20]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2107      	movs	r1, #7
 8003006:	438a      	bics	r2, r1
 8003008:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6959      	ldr	r1, [r3, #20]
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2207      	movs	r2, #7
 8003016:	401a      	ands	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	430a      	orrs	r2, r1
 800301e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b10      	cmp	r3, #16
 8003026:	d007      	beq.n	8003038 <HAL_ADC_ConfigChannel+0x120>
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2b11      	cmp	r3, #17
 800302e:	d003      	beq.n	8003038 <HAL_ADC_ConfigChannel+0x120>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2b12      	cmp	r3, #18
 8003036:	d163      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003038:	4b38      	ldr	r3, [pc, #224]	; (800311c <HAL_ADC_ConfigChannel+0x204>)
 800303a:	6819      	ldr	r1, [r3, #0]
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2b10      	cmp	r3, #16
 8003042:	d009      	beq.n	8003058 <HAL_ADC_ConfigChannel+0x140>
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2b11      	cmp	r3, #17
 800304a:	d102      	bne.n	8003052 <HAL_ADC_ConfigChannel+0x13a>
 800304c:	2380      	movs	r3, #128	; 0x80
 800304e:	03db      	lsls	r3, r3, #15
 8003050:	e004      	b.n	800305c <HAL_ADC_ConfigChannel+0x144>
 8003052:	2380      	movs	r3, #128	; 0x80
 8003054:	045b      	lsls	r3, r3, #17
 8003056:	e001      	b.n	800305c <HAL_ADC_ConfigChannel+0x144>
 8003058:	2380      	movs	r3, #128	; 0x80
 800305a:	041b      	lsls	r3, r3, #16
 800305c:	4a2f      	ldr	r2, [pc, #188]	; (800311c <HAL_ADC_ConfigChannel+0x204>)
 800305e:	430b      	orrs	r3, r1
 8003060:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	2b10      	cmp	r3, #16
 8003068:	d14a      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800306a:	4b2d      	ldr	r3, [pc, #180]	; (8003120 <HAL_ADC_ConfigChannel+0x208>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	492d      	ldr	r1, [pc, #180]	; (8003124 <HAL_ADC_ConfigChannel+0x20c>)
 8003070:	0018      	movs	r0, r3
 8003072:	f7fd f865 	bl	8000140 <__udivsi3>
 8003076:	0003      	movs	r3, r0
 8003078:	001a      	movs	r2, r3
 800307a:	0013      	movs	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	189b      	adds	r3, r3, r2
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003084:	e002      	b.n	800308c <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	3b01      	subs	r3, #1
 800308a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f9      	bne.n	8003086 <HAL_ADC_ConfigChannel+0x16e>
 8003092:	e035      	b.n	8003100 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2101      	movs	r1, #1
 80030a0:	4099      	lsls	r1, r3
 80030a2:	000b      	movs	r3, r1
 80030a4:	43d9      	mvns	r1, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	400a      	ands	r2, r1
 80030ac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2b10      	cmp	r3, #16
 80030b4:	d007      	beq.n	80030c6 <HAL_ADC_ConfigChannel+0x1ae>
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2b11      	cmp	r3, #17
 80030bc:	d003      	beq.n	80030c6 <HAL_ADC_ConfigChannel+0x1ae>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2b12      	cmp	r3, #18
 80030c4:	d11c      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80030c6:	4b15      	ldr	r3, [pc, #84]	; (800311c <HAL_ADC_ConfigChannel+0x204>)
 80030c8:	6819      	ldr	r1, [r3, #0]
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2b10      	cmp	r3, #16
 80030d0:	d007      	beq.n	80030e2 <HAL_ADC_ConfigChannel+0x1ca>
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2b11      	cmp	r3, #17
 80030d8:	d101      	bne.n	80030de <HAL_ADC_ConfigChannel+0x1c6>
 80030da:	4b13      	ldr	r3, [pc, #76]	; (8003128 <HAL_ADC_ConfigChannel+0x210>)
 80030dc:	e002      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x1cc>
 80030de:	4b13      	ldr	r3, [pc, #76]	; (800312c <HAL_ADC_ConfigChannel+0x214>)
 80030e0:	e000      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x1cc>
 80030e2:	4b13      	ldr	r3, [pc, #76]	; (8003130 <HAL_ADC_ConfigChannel+0x218>)
 80030e4:	4a0d      	ldr	r2, [pc, #52]	; (800311c <HAL_ADC_ConfigChannel+0x204>)
 80030e6:	400b      	ands	r3, r1
 80030e8:	6013      	str	r3, [r2, #0]
 80030ea:	e009      	b.n	8003100 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f0:	2220      	movs	r2, #32
 80030f2:	431a      	orrs	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80030f8:	230f      	movs	r3, #15
 80030fa:	18fb      	adds	r3, r7, r3
 80030fc:	2201      	movs	r2, #1
 80030fe:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2234      	movs	r2, #52	; 0x34
 8003104:	2100      	movs	r1, #0
 8003106:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003108:	230f      	movs	r3, #15
 800310a:	18fb      	adds	r3, r7, r3
 800310c:	781b      	ldrb	r3, [r3, #0]
}
 800310e:	0018      	movs	r0, r3
 8003110:	46bd      	mov	sp, r7
 8003112:	b004      	add	sp, #16
 8003114:	bd80      	pop	{r7, pc}
 8003116:	46c0      	nop			; (mov r8, r8)
 8003118:	00001001 	.word	0x00001001
 800311c:	40012708 	.word	0x40012708
 8003120:	20000000 	.word	0x20000000
 8003124:	000f4240 	.word	0x000f4240
 8003128:	ffbfffff 	.word	0xffbfffff
 800312c:	feffffff 	.word	0xfeffffff
 8003130:	ff7fffff 	.word	0xff7fffff

08003134 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	0002      	movs	r2, r0
 800313c:	1dfb      	adds	r3, r7, #7
 800313e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003140:	1dfb      	adds	r3, r7, #7
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	2b7f      	cmp	r3, #127	; 0x7f
 8003146:	d809      	bhi.n	800315c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003148:	1dfb      	adds	r3, r7, #7
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	001a      	movs	r2, r3
 800314e:	231f      	movs	r3, #31
 8003150:	401a      	ands	r2, r3
 8003152:	4b04      	ldr	r3, [pc, #16]	; (8003164 <__NVIC_EnableIRQ+0x30>)
 8003154:	2101      	movs	r1, #1
 8003156:	4091      	lsls	r1, r2
 8003158:	000a      	movs	r2, r1
 800315a:	601a      	str	r2, [r3, #0]
  }
}
 800315c:	46c0      	nop			; (mov r8, r8)
 800315e:	46bd      	mov	sp, r7
 8003160:	b002      	add	sp, #8
 8003162:	bd80      	pop	{r7, pc}
 8003164:	e000e100 	.word	0xe000e100

08003168 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003168:	b590      	push	{r4, r7, lr}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	0002      	movs	r2, r0
 8003170:	6039      	str	r1, [r7, #0]
 8003172:	1dfb      	adds	r3, r7, #7
 8003174:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003176:	1dfb      	adds	r3, r7, #7
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	2b7f      	cmp	r3, #127	; 0x7f
 800317c:	d828      	bhi.n	80031d0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800317e:	4a2f      	ldr	r2, [pc, #188]	; (800323c <__NVIC_SetPriority+0xd4>)
 8003180:	1dfb      	adds	r3, r7, #7
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	b25b      	sxtb	r3, r3
 8003186:	089b      	lsrs	r3, r3, #2
 8003188:	33c0      	adds	r3, #192	; 0xc0
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	589b      	ldr	r3, [r3, r2]
 800318e:	1dfa      	adds	r2, r7, #7
 8003190:	7812      	ldrb	r2, [r2, #0]
 8003192:	0011      	movs	r1, r2
 8003194:	2203      	movs	r2, #3
 8003196:	400a      	ands	r2, r1
 8003198:	00d2      	lsls	r2, r2, #3
 800319a:	21ff      	movs	r1, #255	; 0xff
 800319c:	4091      	lsls	r1, r2
 800319e:	000a      	movs	r2, r1
 80031a0:	43d2      	mvns	r2, r2
 80031a2:	401a      	ands	r2, r3
 80031a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	019b      	lsls	r3, r3, #6
 80031aa:	22ff      	movs	r2, #255	; 0xff
 80031ac:	401a      	ands	r2, r3
 80031ae:	1dfb      	adds	r3, r7, #7
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	0018      	movs	r0, r3
 80031b4:	2303      	movs	r3, #3
 80031b6:	4003      	ands	r3, r0
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031bc:	481f      	ldr	r0, [pc, #124]	; (800323c <__NVIC_SetPriority+0xd4>)
 80031be:	1dfb      	adds	r3, r7, #7
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	b25b      	sxtb	r3, r3
 80031c4:	089b      	lsrs	r3, r3, #2
 80031c6:	430a      	orrs	r2, r1
 80031c8:	33c0      	adds	r3, #192	; 0xc0
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80031ce:	e031      	b.n	8003234 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031d0:	4a1b      	ldr	r2, [pc, #108]	; (8003240 <__NVIC_SetPriority+0xd8>)
 80031d2:	1dfb      	adds	r3, r7, #7
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	0019      	movs	r1, r3
 80031d8:	230f      	movs	r3, #15
 80031da:	400b      	ands	r3, r1
 80031dc:	3b08      	subs	r3, #8
 80031de:	089b      	lsrs	r3, r3, #2
 80031e0:	3306      	adds	r3, #6
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	18d3      	adds	r3, r2, r3
 80031e6:	3304      	adds	r3, #4
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	1dfa      	adds	r2, r7, #7
 80031ec:	7812      	ldrb	r2, [r2, #0]
 80031ee:	0011      	movs	r1, r2
 80031f0:	2203      	movs	r2, #3
 80031f2:	400a      	ands	r2, r1
 80031f4:	00d2      	lsls	r2, r2, #3
 80031f6:	21ff      	movs	r1, #255	; 0xff
 80031f8:	4091      	lsls	r1, r2
 80031fa:	000a      	movs	r2, r1
 80031fc:	43d2      	mvns	r2, r2
 80031fe:	401a      	ands	r2, r3
 8003200:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	019b      	lsls	r3, r3, #6
 8003206:	22ff      	movs	r2, #255	; 0xff
 8003208:	401a      	ands	r2, r3
 800320a:	1dfb      	adds	r3, r7, #7
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	0018      	movs	r0, r3
 8003210:	2303      	movs	r3, #3
 8003212:	4003      	ands	r3, r0
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003218:	4809      	ldr	r0, [pc, #36]	; (8003240 <__NVIC_SetPriority+0xd8>)
 800321a:	1dfb      	adds	r3, r7, #7
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	001c      	movs	r4, r3
 8003220:	230f      	movs	r3, #15
 8003222:	4023      	ands	r3, r4
 8003224:	3b08      	subs	r3, #8
 8003226:	089b      	lsrs	r3, r3, #2
 8003228:	430a      	orrs	r2, r1
 800322a:	3306      	adds	r3, #6
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	18c3      	adds	r3, r0, r3
 8003230:	3304      	adds	r3, #4
 8003232:	601a      	str	r2, [r3, #0]
}
 8003234:	46c0      	nop			; (mov r8, r8)
 8003236:	46bd      	mov	sp, r7
 8003238:	b003      	add	sp, #12
 800323a:	bd90      	pop	{r4, r7, pc}
 800323c:	e000e100 	.word	0xe000e100
 8003240:	e000ed00 	.word	0xe000ed00

08003244 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	1e5a      	subs	r2, r3, #1
 8003250:	2380      	movs	r3, #128	; 0x80
 8003252:	045b      	lsls	r3, r3, #17
 8003254:	429a      	cmp	r2, r3
 8003256:	d301      	bcc.n	800325c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003258:	2301      	movs	r3, #1
 800325a:	e010      	b.n	800327e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800325c:	4b0a      	ldr	r3, [pc, #40]	; (8003288 <SysTick_Config+0x44>)
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	3a01      	subs	r2, #1
 8003262:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003264:	2301      	movs	r3, #1
 8003266:	425b      	negs	r3, r3
 8003268:	2103      	movs	r1, #3
 800326a:	0018      	movs	r0, r3
 800326c:	f7ff ff7c 	bl	8003168 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003270:	4b05      	ldr	r3, [pc, #20]	; (8003288 <SysTick_Config+0x44>)
 8003272:	2200      	movs	r2, #0
 8003274:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003276:	4b04      	ldr	r3, [pc, #16]	; (8003288 <SysTick_Config+0x44>)
 8003278:	2207      	movs	r2, #7
 800327a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800327c:	2300      	movs	r3, #0
}
 800327e:	0018      	movs	r0, r3
 8003280:	46bd      	mov	sp, r7
 8003282:	b002      	add	sp, #8
 8003284:	bd80      	pop	{r7, pc}
 8003286:	46c0      	nop			; (mov r8, r8)
 8003288:	e000e010 	.word	0xe000e010

0800328c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	60b9      	str	r1, [r7, #8]
 8003294:	607a      	str	r2, [r7, #4]
 8003296:	210f      	movs	r1, #15
 8003298:	187b      	adds	r3, r7, r1
 800329a:	1c02      	adds	r2, r0, #0
 800329c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	187b      	adds	r3, r7, r1
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	b25b      	sxtb	r3, r3
 80032a6:	0011      	movs	r1, r2
 80032a8:	0018      	movs	r0, r3
 80032aa:	f7ff ff5d 	bl	8003168 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	46bd      	mov	sp, r7
 80032b2:	b004      	add	sp, #16
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b082      	sub	sp, #8
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	0002      	movs	r2, r0
 80032be:	1dfb      	adds	r3, r7, #7
 80032c0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032c2:	1dfb      	adds	r3, r7, #7
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	b25b      	sxtb	r3, r3
 80032c8:	0018      	movs	r0, r3
 80032ca:	f7ff ff33 	bl	8003134 <__NVIC_EnableIRQ>
}
 80032ce:	46c0      	nop			; (mov r8, r8)
 80032d0:	46bd      	mov	sp, r7
 80032d2:	b002      	add	sp, #8
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b082      	sub	sp, #8
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	0018      	movs	r0, r3
 80032e2:	f7ff ffaf 	bl	8003244 <SysTick_Config>
 80032e6:	0003      	movs	r3, r0
}
 80032e8:	0018      	movs	r0, r3
 80032ea:	46bd      	mov	sp, r7
 80032ec:	b002      	add	sp, #8
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032f8:	2300      	movs	r3, #0
 80032fa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d101      	bne.n	8003306 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e036      	b.n	8003374 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2221      	movs	r2, #33	; 0x21
 800330a:	2102      	movs	r1, #2
 800330c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	4a18      	ldr	r2, [pc, #96]	; (800337c <HAL_DMA_Init+0x8c>)
 800331a:	4013      	ands	r3, r2
 800331c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003326:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003332:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800333e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	4313      	orrs	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	0018      	movs	r0, r3
 8003358:	f000 f8fa 	bl	8003550 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2221      	movs	r2, #33	; 0x21
 8003366:	2101      	movs	r1, #1
 8003368:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2220      	movs	r2, #32
 800336e:	2100      	movs	r1, #0
 8003370:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	0018      	movs	r0, r3
 8003376:	46bd      	mov	sp, r7
 8003378:	b004      	add	sp, #16
 800337a:	bd80      	pop	{r7, pc}
 800337c:	ffffc00f 	.word	0xffffc00f

08003380 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003388:	210f      	movs	r1, #15
 800338a:	187b      	adds	r3, r7, r1
 800338c:	2200      	movs	r2, #0
 800338e:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2221      	movs	r2, #33	; 0x21
 8003394:	5c9b      	ldrb	r3, [r3, r2]
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d006      	beq.n	80033aa <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2204      	movs	r2, #4
 80033a0:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80033a2:	187b      	adds	r3, r7, r1
 80033a4:	2201      	movs	r2, #1
 80033a6:	701a      	strb	r2, [r3, #0]
 80033a8:	e028      	b.n	80033fc <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	210e      	movs	r1, #14
 80033b6:	438a      	bics	r2, r1
 80033b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2101      	movs	r1, #1
 80033c6:	438a      	bics	r2, r1
 80033c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033d2:	2101      	movs	r1, #1
 80033d4:	4091      	lsls	r1, r2
 80033d6:	000a      	movs	r2, r1
 80033d8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2221      	movs	r2, #33	; 0x21
 80033de:	2101      	movs	r1, #1
 80033e0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2220      	movs	r2, #32
 80033e6:	2100      	movs	r1, #0
 80033e8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d004      	beq.n	80033fc <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	0010      	movs	r0, r2
 80033fa:	4798      	blx	r3
    }
  }
  return status;
 80033fc:	230f      	movs	r3, #15
 80033fe:	18fb      	adds	r3, r7, r3
 8003400:	781b      	ldrb	r3, [r3, #0]
}
 8003402:	0018      	movs	r0, r3
 8003404:	46bd      	mov	sp, r7
 8003406:	b004      	add	sp, #16
 8003408:	bd80      	pop	{r7, pc}

0800340a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b084      	sub	sp, #16
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	2204      	movs	r2, #4
 8003428:	409a      	lsls	r2, r3
 800342a:	0013      	movs	r3, r2
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	4013      	ands	r3, r2
 8003430:	d024      	beq.n	800347c <HAL_DMA_IRQHandler+0x72>
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	2204      	movs	r2, #4
 8003436:	4013      	ands	r3, r2
 8003438:	d020      	beq.n	800347c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2220      	movs	r2, #32
 8003442:	4013      	ands	r3, r2
 8003444:	d107      	bne.n	8003456 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2104      	movs	r1, #4
 8003452:	438a      	bics	r2, r1
 8003454:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800345e:	2104      	movs	r1, #4
 8003460:	4091      	lsls	r1, r2
 8003462:	000a      	movs	r2, r1
 8003464:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346a:	2b00      	cmp	r3, #0
 800346c:	d100      	bne.n	8003470 <HAL_DMA_IRQHandler+0x66>
 800346e:	e06a      	b.n	8003546 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	0010      	movs	r0, r2
 8003478:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800347a:	e064      	b.n	8003546 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003480:	2202      	movs	r2, #2
 8003482:	409a      	lsls	r2, r3
 8003484:	0013      	movs	r3, r2
 8003486:	68fa      	ldr	r2, [r7, #12]
 8003488:	4013      	ands	r3, r2
 800348a:	d02b      	beq.n	80034e4 <HAL_DMA_IRQHandler+0xda>
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2202      	movs	r2, #2
 8003490:	4013      	ands	r3, r2
 8003492:	d027      	beq.n	80034e4 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2220      	movs	r2, #32
 800349c:	4013      	ands	r3, r2
 800349e:	d10b      	bne.n	80034b8 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	210a      	movs	r1, #10
 80034ac:	438a      	bics	r2, r1
 80034ae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2221      	movs	r2, #33	; 0x21
 80034b4:	2101      	movs	r1, #1
 80034b6:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034c0:	2102      	movs	r1, #2
 80034c2:	4091      	lsls	r1, r2
 80034c4:	000a      	movs	r2, r1
 80034c6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2220      	movs	r2, #32
 80034cc:	2100      	movs	r1, #0
 80034ce:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d036      	beq.n	8003546 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	0010      	movs	r0, r2
 80034e0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80034e2:	e030      	b.n	8003546 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e8:	2208      	movs	r2, #8
 80034ea:	409a      	lsls	r2, r3
 80034ec:	0013      	movs	r3, r2
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	4013      	ands	r3, r2
 80034f2:	d028      	beq.n	8003546 <HAL_DMA_IRQHandler+0x13c>
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	2208      	movs	r2, #8
 80034f8:	4013      	ands	r3, r2
 80034fa:	d024      	beq.n	8003546 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	210e      	movs	r1, #14
 8003508:	438a      	bics	r2, r1
 800350a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003514:	2101      	movs	r1, #1
 8003516:	4091      	lsls	r1, r2
 8003518:	000a      	movs	r2, r1
 800351a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2221      	movs	r2, #33	; 0x21
 8003526:	2101      	movs	r1, #1
 8003528:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2220      	movs	r2, #32
 800352e:	2100      	movs	r1, #0
 8003530:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003536:	2b00      	cmp	r3, #0
 8003538:	d005      	beq.n	8003546 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	0010      	movs	r0, r2
 8003542:	4798      	blx	r3
    }
  }
}
 8003544:	e7ff      	b.n	8003546 <HAL_DMA_IRQHandler+0x13c>
 8003546:	46c0      	nop			; (mov r8, r8)
 8003548:	46bd      	mov	sp, r7
 800354a:	b004      	add	sp, #16
 800354c:	bd80      	pop	{r7, pc}
	...

08003550 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a08      	ldr	r2, [pc, #32]	; (8003580 <DMA_CalcBaseAndBitshift+0x30>)
 800355e:	4694      	mov	ip, r2
 8003560:	4463      	add	r3, ip
 8003562:	2114      	movs	r1, #20
 8003564:	0018      	movs	r0, r3
 8003566:	f7fc fdeb 	bl	8000140 <__udivsi3>
 800356a:	0003      	movs	r3, r0
 800356c:	009a      	lsls	r2, r3, #2
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a03      	ldr	r2, [pc, #12]	; (8003584 <DMA_CalcBaseAndBitshift+0x34>)
 8003576:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003578:	46c0      	nop			; (mov r8, r8)
 800357a:	46bd      	mov	sp, r7
 800357c:	b002      	add	sp, #8
 800357e:	bd80      	pop	{r7, pc}
 8003580:	bffdfff8 	.word	0xbffdfff8
 8003584:	40020000 	.word	0x40020000

08003588 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003592:	2300      	movs	r3, #0
 8003594:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003596:	e14f      	b.n	8003838 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2101      	movs	r1, #1
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	4091      	lsls	r1, r2
 80035a2:	000a      	movs	r2, r1
 80035a4:	4013      	ands	r3, r2
 80035a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d100      	bne.n	80035b0 <HAL_GPIO_Init+0x28>
 80035ae:	e140      	b.n	8003832 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	2203      	movs	r2, #3
 80035b6:	4013      	ands	r3, r2
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d005      	beq.n	80035c8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	2203      	movs	r2, #3
 80035c2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d130      	bne.n	800362a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	2203      	movs	r2, #3
 80035d4:	409a      	lsls	r2, r3
 80035d6:	0013      	movs	r3, r2
 80035d8:	43da      	mvns	r2, r3
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	4013      	ands	r3, r2
 80035de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	68da      	ldr	r2, [r3, #12]
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	409a      	lsls	r2, r3
 80035ea:	0013      	movs	r3, r2
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035fe:	2201      	movs	r2, #1
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	409a      	lsls	r2, r3
 8003604:	0013      	movs	r3, r2
 8003606:	43da      	mvns	r2, r3
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	4013      	ands	r3, r2
 800360c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	091b      	lsrs	r3, r3, #4
 8003614:	2201      	movs	r2, #1
 8003616:	401a      	ands	r2, r3
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	409a      	lsls	r2, r3
 800361c:	0013      	movs	r3, r2
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4313      	orrs	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2203      	movs	r2, #3
 8003630:	4013      	ands	r3, r2
 8003632:	2b03      	cmp	r3, #3
 8003634:	d017      	beq.n	8003666 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	2203      	movs	r2, #3
 8003642:	409a      	lsls	r2, r3
 8003644:	0013      	movs	r3, r2
 8003646:	43da      	mvns	r2, r3
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	4013      	ands	r3, r2
 800364c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	409a      	lsls	r2, r3
 8003658:	0013      	movs	r3, r2
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	4313      	orrs	r3, r2
 800365e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	2203      	movs	r2, #3
 800366c:	4013      	ands	r3, r2
 800366e:	2b02      	cmp	r3, #2
 8003670:	d123      	bne.n	80036ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	08da      	lsrs	r2, r3, #3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	3208      	adds	r2, #8
 800367a:	0092      	lsls	r2, r2, #2
 800367c:	58d3      	ldr	r3, [r2, r3]
 800367e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	2207      	movs	r2, #7
 8003684:	4013      	ands	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	220f      	movs	r2, #15
 800368a:	409a      	lsls	r2, r3
 800368c:	0013      	movs	r3, r2
 800368e:	43da      	mvns	r2, r3
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	4013      	ands	r3, r2
 8003694:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	691a      	ldr	r2, [r3, #16]
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	2107      	movs	r1, #7
 800369e:	400b      	ands	r3, r1
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	409a      	lsls	r2, r3
 80036a4:	0013      	movs	r3, r2
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	08da      	lsrs	r2, r3, #3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	3208      	adds	r2, #8
 80036b4:	0092      	lsls	r2, r2, #2
 80036b6:	6939      	ldr	r1, [r7, #16]
 80036b8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	2203      	movs	r2, #3
 80036c6:	409a      	lsls	r2, r3
 80036c8:	0013      	movs	r3, r2
 80036ca:	43da      	mvns	r2, r3
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	4013      	ands	r3, r2
 80036d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2203      	movs	r2, #3
 80036d8:	401a      	ands	r2, r3
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	005b      	lsls	r3, r3, #1
 80036de:	409a      	lsls	r2, r3
 80036e0:	0013      	movs	r3, r2
 80036e2:	693a      	ldr	r2, [r7, #16]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	23c0      	movs	r3, #192	; 0xc0
 80036f4:	029b      	lsls	r3, r3, #10
 80036f6:	4013      	ands	r3, r2
 80036f8:	d100      	bne.n	80036fc <HAL_GPIO_Init+0x174>
 80036fa:	e09a      	b.n	8003832 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036fc:	4b54      	ldr	r3, [pc, #336]	; (8003850 <HAL_GPIO_Init+0x2c8>)
 80036fe:	699a      	ldr	r2, [r3, #24]
 8003700:	4b53      	ldr	r3, [pc, #332]	; (8003850 <HAL_GPIO_Init+0x2c8>)
 8003702:	2101      	movs	r1, #1
 8003704:	430a      	orrs	r2, r1
 8003706:	619a      	str	r2, [r3, #24]
 8003708:	4b51      	ldr	r3, [pc, #324]	; (8003850 <HAL_GPIO_Init+0x2c8>)
 800370a:	699b      	ldr	r3, [r3, #24]
 800370c:	2201      	movs	r2, #1
 800370e:	4013      	ands	r3, r2
 8003710:	60bb      	str	r3, [r7, #8]
 8003712:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003714:	4a4f      	ldr	r2, [pc, #316]	; (8003854 <HAL_GPIO_Init+0x2cc>)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	089b      	lsrs	r3, r3, #2
 800371a:	3302      	adds	r3, #2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	589b      	ldr	r3, [r3, r2]
 8003720:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	2203      	movs	r2, #3
 8003726:	4013      	ands	r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	220f      	movs	r2, #15
 800372c:	409a      	lsls	r2, r3
 800372e:	0013      	movs	r3, r2
 8003730:	43da      	mvns	r2, r3
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	4013      	ands	r3, r2
 8003736:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	2390      	movs	r3, #144	; 0x90
 800373c:	05db      	lsls	r3, r3, #23
 800373e:	429a      	cmp	r2, r3
 8003740:	d013      	beq.n	800376a <HAL_GPIO_Init+0x1e2>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a44      	ldr	r2, [pc, #272]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d00d      	beq.n	8003766 <HAL_GPIO_Init+0x1de>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a43      	ldr	r2, [pc, #268]	; (800385c <HAL_GPIO_Init+0x2d4>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d007      	beq.n	8003762 <HAL_GPIO_Init+0x1da>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a42      	ldr	r2, [pc, #264]	; (8003860 <HAL_GPIO_Init+0x2d8>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d101      	bne.n	800375e <HAL_GPIO_Init+0x1d6>
 800375a:	2303      	movs	r3, #3
 800375c:	e006      	b.n	800376c <HAL_GPIO_Init+0x1e4>
 800375e:	2305      	movs	r3, #5
 8003760:	e004      	b.n	800376c <HAL_GPIO_Init+0x1e4>
 8003762:	2302      	movs	r3, #2
 8003764:	e002      	b.n	800376c <HAL_GPIO_Init+0x1e4>
 8003766:	2301      	movs	r3, #1
 8003768:	e000      	b.n	800376c <HAL_GPIO_Init+0x1e4>
 800376a:	2300      	movs	r3, #0
 800376c:	697a      	ldr	r2, [r7, #20]
 800376e:	2103      	movs	r1, #3
 8003770:	400a      	ands	r2, r1
 8003772:	0092      	lsls	r2, r2, #2
 8003774:	4093      	lsls	r3, r2
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	4313      	orrs	r3, r2
 800377a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800377c:	4935      	ldr	r1, [pc, #212]	; (8003854 <HAL_GPIO_Init+0x2cc>)
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	089b      	lsrs	r3, r3, #2
 8003782:	3302      	adds	r3, #2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	693a      	ldr	r2, [r7, #16]
 8003788:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800378a:	4b36      	ldr	r3, [pc, #216]	; (8003864 <HAL_GPIO_Init+0x2dc>)
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	43da      	mvns	r2, r3
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	4013      	ands	r3, r2
 8003798:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	685a      	ldr	r2, [r3, #4]
 800379e:	2380      	movs	r3, #128	; 0x80
 80037a0:	035b      	lsls	r3, r3, #13
 80037a2:	4013      	ands	r3, r2
 80037a4:	d003      	beq.n	80037ae <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80037a6:	693a      	ldr	r2, [r7, #16]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80037ae:	4b2d      	ldr	r3, [pc, #180]	; (8003864 <HAL_GPIO_Init+0x2dc>)
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80037b4:	4b2b      	ldr	r3, [pc, #172]	; (8003864 <HAL_GPIO_Init+0x2dc>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	43da      	mvns	r2, r3
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	4013      	ands	r3, r2
 80037c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685a      	ldr	r2, [r3, #4]
 80037c8:	2380      	movs	r3, #128	; 0x80
 80037ca:	039b      	lsls	r3, r3, #14
 80037cc:	4013      	ands	r3, r2
 80037ce:	d003      	beq.n	80037d8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80037d8:	4b22      	ldr	r3, [pc, #136]	; (8003864 <HAL_GPIO_Init+0x2dc>)
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80037de:	4b21      	ldr	r3, [pc, #132]	; (8003864 <HAL_GPIO_Init+0x2dc>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	43da      	mvns	r2, r3
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	4013      	ands	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	685a      	ldr	r2, [r3, #4]
 80037f2:	2380      	movs	r3, #128	; 0x80
 80037f4:	029b      	lsls	r3, r3, #10
 80037f6:	4013      	ands	r3, r2
 80037f8:	d003      	beq.n	8003802 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	4313      	orrs	r3, r2
 8003800:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003802:	4b18      	ldr	r3, [pc, #96]	; (8003864 <HAL_GPIO_Init+0x2dc>)
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003808:	4b16      	ldr	r3, [pc, #88]	; (8003864 <HAL_GPIO_Init+0x2dc>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	43da      	mvns	r2, r3
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	4013      	ands	r3, r2
 8003816:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685a      	ldr	r2, [r3, #4]
 800381c:	2380      	movs	r3, #128	; 0x80
 800381e:	025b      	lsls	r3, r3, #9
 8003820:	4013      	ands	r3, r2
 8003822:	d003      	beq.n	800382c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	4313      	orrs	r3, r2
 800382a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800382c:	4b0d      	ldr	r3, [pc, #52]	; (8003864 <HAL_GPIO_Init+0x2dc>)
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	3301      	adds	r3, #1
 8003836:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	40da      	lsrs	r2, r3
 8003840:	1e13      	subs	r3, r2, #0
 8003842:	d000      	beq.n	8003846 <HAL_GPIO_Init+0x2be>
 8003844:	e6a8      	b.n	8003598 <HAL_GPIO_Init+0x10>
  } 
}
 8003846:	46c0      	nop			; (mov r8, r8)
 8003848:	46c0      	nop			; (mov r8, r8)
 800384a:	46bd      	mov	sp, r7
 800384c:	b006      	add	sp, #24
 800384e:	bd80      	pop	{r7, pc}
 8003850:	40021000 	.word	0x40021000
 8003854:	40010000 	.word	0x40010000
 8003858:	48000400 	.word	0x48000400
 800385c:	48000800 	.word	0x48000800
 8003860:	48000c00 	.word	0x48000c00
 8003864:	40010400 	.word	0x40010400

08003868 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	0008      	movs	r0, r1
 8003872:	0011      	movs	r1, r2
 8003874:	1cbb      	adds	r3, r7, #2
 8003876:	1c02      	adds	r2, r0, #0
 8003878:	801a      	strh	r2, [r3, #0]
 800387a:	1c7b      	adds	r3, r7, #1
 800387c:	1c0a      	adds	r2, r1, #0
 800387e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003880:	1c7b      	adds	r3, r7, #1
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d004      	beq.n	8003892 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003888:	1cbb      	adds	r3, r7, #2
 800388a:	881a      	ldrh	r2, [r3, #0]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003890:	e003      	b.n	800389a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003892:	1cbb      	adds	r3, r7, #2
 8003894:	881a      	ldrh	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	629a      	str	r2, [r3, #40]	; 0x28
}
 800389a:	46c0      	nop			; (mov r8, r8)
 800389c:	46bd      	mov	sp, r7
 800389e:	b002      	add	sp, #8
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b088      	sub	sp, #32
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e301      	b.n	8003eba <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2201      	movs	r2, #1
 80038bc:	4013      	ands	r3, r2
 80038be:	d100      	bne.n	80038c2 <HAL_RCC_OscConfig+0x1e>
 80038c0:	e08d      	b.n	80039de <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80038c2:	4bc3      	ldr	r3, [pc, #780]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	220c      	movs	r2, #12
 80038c8:	4013      	ands	r3, r2
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	d00e      	beq.n	80038ec <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038ce:	4bc0      	ldr	r3, [pc, #768]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	220c      	movs	r2, #12
 80038d4:	4013      	ands	r3, r2
 80038d6:	2b08      	cmp	r3, #8
 80038d8:	d116      	bne.n	8003908 <HAL_RCC_OscConfig+0x64>
 80038da:	4bbd      	ldr	r3, [pc, #756]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 80038dc:	685a      	ldr	r2, [r3, #4]
 80038de:	2380      	movs	r3, #128	; 0x80
 80038e0:	025b      	lsls	r3, r3, #9
 80038e2:	401a      	ands	r2, r3
 80038e4:	2380      	movs	r3, #128	; 0x80
 80038e6:	025b      	lsls	r3, r3, #9
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d10d      	bne.n	8003908 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038ec:	4bb8      	ldr	r3, [pc, #736]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	2380      	movs	r3, #128	; 0x80
 80038f2:	029b      	lsls	r3, r3, #10
 80038f4:	4013      	ands	r3, r2
 80038f6:	d100      	bne.n	80038fa <HAL_RCC_OscConfig+0x56>
 80038f8:	e070      	b.n	80039dc <HAL_RCC_OscConfig+0x138>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d000      	beq.n	8003904 <HAL_RCC_OscConfig+0x60>
 8003902:	e06b      	b.n	80039dc <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e2d8      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d107      	bne.n	8003920 <HAL_RCC_OscConfig+0x7c>
 8003910:	4baf      	ldr	r3, [pc, #700]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	4bae      	ldr	r3, [pc, #696]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003916:	2180      	movs	r1, #128	; 0x80
 8003918:	0249      	lsls	r1, r1, #9
 800391a:	430a      	orrs	r2, r1
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	e02f      	b.n	8003980 <HAL_RCC_OscConfig+0xdc>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10c      	bne.n	8003942 <HAL_RCC_OscConfig+0x9e>
 8003928:	4ba9      	ldr	r3, [pc, #676]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	4ba8      	ldr	r3, [pc, #672]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 800392e:	49a9      	ldr	r1, [pc, #676]	; (8003bd4 <HAL_RCC_OscConfig+0x330>)
 8003930:	400a      	ands	r2, r1
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	4ba6      	ldr	r3, [pc, #664]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	4ba5      	ldr	r3, [pc, #660]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 800393a:	49a7      	ldr	r1, [pc, #668]	; (8003bd8 <HAL_RCC_OscConfig+0x334>)
 800393c:	400a      	ands	r2, r1
 800393e:	601a      	str	r2, [r3, #0]
 8003940:	e01e      	b.n	8003980 <HAL_RCC_OscConfig+0xdc>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2b05      	cmp	r3, #5
 8003948:	d10e      	bne.n	8003968 <HAL_RCC_OscConfig+0xc4>
 800394a:	4ba1      	ldr	r3, [pc, #644]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	4ba0      	ldr	r3, [pc, #640]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003950:	2180      	movs	r1, #128	; 0x80
 8003952:	02c9      	lsls	r1, r1, #11
 8003954:	430a      	orrs	r2, r1
 8003956:	601a      	str	r2, [r3, #0]
 8003958:	4b9d      	ldr	r3, [pc, #628]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	4b9c      	ldr	r3, [pc, #624]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 800395e:	2180      	movs	r1, #128	; 0x80
 8003960:	0249      	lsls	r1, r1, #9
 8003962:	430a      	orrs	r2, r1
 8003964:	601a      	str	r2, [r3, #0]
 8003966:	e00b      	b.n	8003980 <HAL_RCC_OscConfig+0xdc>
 8003968:	4b99      	ldr	r3, [pc, #612]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	4b98      	ldr	r3, [pc, #608]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 800396e:	4999      	ldr	r1, [pc, #612]	; (8003bd4 <HAL_RCC_OscConfig+0x330>)
 8003970:	400a      	ands	r2, r1
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	4b96      	ldr	r3, [pc, #600]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	4b95      	ldr	r3, [pc, #596]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 800397a:	4997      	ldr	r1, [pc, #604]	; (8003bd8 <HAL_RCC_OscConfig+0x334>)
 800397c:	400a      	ands	r2, r1
 800397e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d014      	beq.n	80039b2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003988:	f7ff f958 	bl	8002c3c <HAL_GetTick>
 800398c:	0003      	movs	r3, r0
 800398e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003992:	f7ff f953 	bl	8002c3c <HAL_GetTick>
 8003996:	0002      	movs	r2, r0
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b64      	cmp	r3, #100	; 0x64
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e28a      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039a4:	4b8a      	ldr	r3, [pc, #552]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	2380      	movs	r3, #128	; 0x80
 80039aa:	029b      	lsls	r3, r3, #10
 80039ac:	4013      	ands	r3, r2
 80039ae:	d0f0      	beq.n	8003992 <HAL_RCC_OscConfig+0xee>
 80039b0:	e015      	b.n	80039de <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b2:	f7ff f943 	bl	8002c3c <HAL_GetTick>
 80039b6:	0003      	movs	r3, r0
 80039b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ba:	e008      	b.n	80039ce <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039bc:	f7ff f93e 	bl	8002c3c <HAL_GetTick>
 80039c0:	0002      	movs	r2, r0
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b64      	cmp	r3, #100	; 0x64
 80039c8:	d901      	bls.n	80039ce <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e275      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ce:	4b80      	ldr	r3, [pc, #512]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	2380      	movs	r3, #128	; 0x80
 80039d4:	029b      	lsls	r3, r3, #10
 80039d6:	4013      	ands	r3, r2
 80039d8:	d1f0      	bne.n	80039bc <HAL_RCC_OscConfig+0x118>
 80039da:	e000      	b.n	80039de <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039dc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2202      	movs	r2, #2
 80039e4:	4013      	ands	r3, r2
 80039e6:	d100      	bne.n	80039ea <HAL_RCC_OscConfig+0x146>
 80039e8:	e069      	b.n	8003abe <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80039ea:	4b79      	ldr	r3, [pc, #484]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	220c      	movs	r2, #12
 80039f0:	4013      	ands	r3, r2
 80039f2:	d00b      	beq.n	8003a0c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80039f4:	4b76      	ldr	r3, [pc, #472]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	220c      	movs	r2, #12
 80039fa:	4013      	ands	r3, r2
 80039fc:	2b08      	cmp	r3, #8
 80039fe:	d11c      	bne.n	8003a3a <HAL_RCC_OscConfig+0x196>
 8003a00:	4b73      	ldr	r3, [pc, #460]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003a02:	685a      	ldr	r2, [r3, #4]
 8003a04:	2380      	movs	r3, #128	; 0x80
 8003a06:	025b      	lsls	r3, r3, #9
 8003a08:	4013      	ands	r3, r2
 8003a0a:	d116      	bne.n	8003a3a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a0c:	4b70      	ldr	r3, [pc, #448]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2202      	movs	r2, #2
 8003a12:	4013      	ands	r3, r2
 8003a14:	d005      	beq.n	8003a22 <HAL_RCC_OscConfig+0x17e>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d001      	beq.n	8003a22 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e24b      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a22:	4b6b      	ldr	r3, [pc, #428]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	22f8      	movs	r2, #248	; 0xf8
 8003a28:	4393      	bics	r3, r2
 8003a2a:	0019      	movs	r1, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	691b      	ldr	r3, [r3, #16]
 8003a30:	00da      	lsls	r2, r3, #3
 8003a32:	4b67      	ldr	r3, [pc, #412]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003a34:	430a      	orrs	r2, r1
 8003a36:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a38:	e041      	b.n	8003abe <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d024      	beq.n	8003a8c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a42:	4b63      	ldr	r3, [pc, #396]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	4b62      	ldr	r3, [pc, #392]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003a48:	2101      	movs	r1, #1
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4e:	f7ff f8f5 	bl	8002c3c <HAL_GetTick>
 8003a52:	0003      	movs	r3, r0
 8003a54:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a56:	e008      	b.n	8003a6a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a58:	f7ff f8f0 	bl	8002c3c <HAL_GetTick>
 8003a5c:	0002      	movs	r2, r0
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e227      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a6a:	4b59      	ldr	r3, [pc, #356]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2202      	movs	r2, #2
 8003a70:	4013      	ands	r3, r2
 8003a72:	d0f1      	beq.n	8003a58 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a74:	4b56      	ldr	r3, [pc, #344]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	22f8      	movs	r2, #248	; 0xf8
 8003a7a:	4393      	bics	r3, r2
 8003a7c:	0019      	movs	r1, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	00da      	lsls	r2, r3, #3
 8003a84:	4b52      	ldr	r3, [pc, #328]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003a86:	430a      	orrs	r2, r1
 8003a88:	601a      	str	r2, [r3, #0]
 8003a8a:	e018      	b.n	8003abe <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a8c:	4b50      	ldr	r3, [pc, #320]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	4b4f      	ldr	r3, [pc, #316]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003a92:	2101      	movs	r1, #1
 8003a94:	438a      	bics	r2, r1
 8003a96:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a98:	f7ff f8d0 	bl	8002c3c <HAL_GetTick>
 8003a9c:	0003      	movs	r3, r0
 8003a9e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aa0:	e008      	b.n	8003ab4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aa2:	f7ff f8cb 	bl	8002c3c <HAL_GetTick>
 8003aa6:	0002      	movs	r2, r0
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d901      	bls.n	8003ab4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e202      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ab4:	4b46      	ldr	r3, [pc, #280]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2202      	movs	r2, #2
 8003aba:	4013      	ands	r3, r2
 8003abc:	d1f1      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2208      	movs	r2, #8
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	d036      	beq.n	8003b36 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	69db      	ldr	r3, [r3, #28]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d019      	beq.n	8003b04 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ad0:	4b3f      	ldr	r3, [pc, #252]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003ad2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ad4:	4b3e      	ldr	r3, [pc, #248]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003ad6:	2101      	movs	r1, #1
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003adc:	f7ff f8ae 	bl	8002c3c <HAL_GetTick>
 8003ae0:	0003      	movs	r3, r0
 8003ae2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ae4:	e008      	b.n	8003af8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ae6:	f7ff f8a9 	bl	8002c3c <HAL_GetTick>
 8003aea:	0002      	movs	r2, r0
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e1e0      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003af8:	4b35      	ldr	r3, [pc, #212]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afc:	2202      	movs	r2, #2
 8003afe:	4013      	ands	r3, r2
 8003b00:	d0f1      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x242>
 8003b02:	e018      	b.n	8003b36 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b04:	4b32      	ldr	r3, [pc, #200]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003b06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b08:	4b31      	ldr	r3, [pc, #196]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	438a      	bics	r2, r1
 8003b0e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b10:	f7ff f894 	bl	8002c3c <HAL_GetTick>
 8003b14:	0003      	movs	r3, r0
 8003b16:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b18:	e008      	b.n	8003b2c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b1a:	f7ff f88f 	bl	8002c3c <HAL_GetTick>
 8003b1e:	0002      	movs	r2, r0
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d901      	bls.n	8003b2c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e1c6      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b2c:	4b28      	ldr	r3, [pc, #160]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b30:	2202      	movs	r2, #2
 8003b32:	4013      	ands	r3, r2
 8003b34:	d1f1      	bne.n	8003b1a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2204      	movs	r2, #4
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	d100      	bne.n	8003b42 <HAL_RCC_OscConfig+0x29e>
 8003b40:	e0b4      	b.n	8003cac <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b42:	201f      	movs	r0, #31
 8003b44:	183b      	adds	r3, r7, r0
 8003b46:	2200      	movs	r2, #0
 8003b48:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b4a:	4b21      	ldr	r3, [pc, #132]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003b4c:	69da      	ldr	r2, [r3, #28]
 8003b4e:	2380      	movs	r3, #128	; 0x80
 8003b50:	055b      	lsls	r3, r3, #21
 8003b52:	4013      	ands	r3, r2
 8003b54:	d110      	bne.n	8003b78 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b56:	4b1e      	ldr	r3, [pc, #120]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003b58:	69da      	ldr	r2, [r3, #28]
 8003b5a:	4b1d      	ldr	r3, [pc, #116]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003b5c:	2180      	movs	r1, #128	; 0x80
 8003b5e:	0549      	lsls	r1, r1, #21
 8003b60:	430a      	orrs	r2, r1
 8003b62:	61da      	str	r2, [r3, #28]
 8003b64:	4b1a      	ldr	r3, [pc, #104]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003b66:	69da      	ldr	r2, [r3, #28]
 8003b68:	2380      	movs	r3, #128	; 0x80
 8003b6a:	055b      	lsls	r3, r3, #21
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	60fb      	str	r3, [r7, #12]
 8003b70:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b72:	183b      	adds	r3, r7, r0
 8003b74:	2201      	movs	r2, #1
 8003b76:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b78:	4b18      	ldr	r3, [pc, #96]	; (8003bdc <HAL_RCC_OscConfig+0x338>)
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	2380      	movs	r3, #128	; 0x80
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	4013      	ands	r3, r2
 8003b82:	d11a      	bne.n	8003bba <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b84:	4b15      	ldr	r3, [pc, #84]	; (8003bdc <HAL_RCC_OscConfig+0x338>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	4b14      	ldr	r3, [pc, #80]	; (8003bdc <HAL_RCC_OscConfig+0x338>)
 8003b8a:	2180      	movs	r1, #128	; 0x80
 8003b8c:	0049      	lsls	r1, r1, #1
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b92:	f7ff f853 	bl	8002c3c <HAL_GetTick>
 8003b96:	0003      	movs	r3, r0
 8003b98:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b9c:	f7ff f84e 	bl	8002c3c <HAL_GetTick>
 8003ba0:	0002      	movs	r2, r0
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b64      	cmp	r3, #100	; 0x64
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e185      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bae:	4b0b      	ldr	r3, [pc, #44]	; (8003bdc <HAL_RCC_OscConfig+0x338>)
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	2380      	movs	r3, #128	; 0x80
 8003bb4:	005b      	lsls	r3, r3, #1
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	d0f0      	beq.n	8003b9c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d10e      	bne.n	8003be0 <HAL_RCC_OscConfig+0x33c>
 8003bc2:	4b03      	ldr	r3, [pc, #12]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003bc4:	6a1a      	ldr	r2, [r3, #32]
 8003bc6:	4b02      	ldr	r3, [pc, #8]	; (8003bd0 <HAL_RCC_OscConfig+0x32c>)
 8003bc8:	2101      	movs	r1, #1
 8003bca:	430a      	orrs	r2, r1
 8003bcc:	621a      	str	r2, [r3, #32]
 8003bce:	e035      	b.n	8003c3c <HAL_RCC_OscConfig+0x398>
 8003bd0:	40021000 	.word	0x40021000
 8003bd4:	fffeffff 	.word	0xfffeffff
 8003bd8:	fffbffff 	.word	0xfffbffff
 8003bdc:	40007000 	.word	0x40007000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10c      	bne.n	8003c02 <HAL_RCC_OscConfig+0x35e>
 8003be8:	4bb6      	ldr	r3, [pc, #728]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003bea:	6a1a      	ldr	r2, [r3, #32]
 8003bec:	4bb5      	ldr	r3, [pc, #724]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003bee:	2101      	movs	r1, #1
 8003bf0:	438a      	bics	r2, r1
 8003bf2:	621a      	str	r2, [r3, #32]
 8003bf4:	4bb3      	ldr	r3, [pc, #716]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003bf6:	6a1a      	ldr	r2, [r3, #32]
 8003bf8:	4bb2      	ldr	r3, [pc, #712]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003bfa:	2104      	movs	r1, #4
 8003bfc:	438a      	bics	r2, r1
 8003bfe:	621a      	str	r2, [r3, #32]
 8003c00:	e01c      	b.n	8003c3c <HAL_RCC_OscConfig+0x398>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	2b05      	cmp	r3, #5
 8003c08:	d10c      	bne.n	8003c24 <HAL_RCC_OscConfig+0x380>
 8003c0a:	4bae      	ldr	r3, [pc, #696]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003c0c:	6a1a      	ldr	r2, [r3, #32]
 8003c0e:	4bad      	ldr	r3, [pc, #692]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003c10:	2104      	movs	r1, #4
 8003c12:	430a      	orrs	r2, r1
 8003c14:	621a      	str	r2, [r3, #32]
 8003c16:	4bab      	ldr	r3, [pc, #684]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003c18:	6a1a      	ldr	r2, [r3, #32]
 8003c1a:	4baa      	ldr	r3, [pc, #680]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003c1c:	2101      	movs	r1, #1
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	621a      	str	r2, [r3, #32]
 8003c22:	e00b      	b.n	8003c3c <HAL_RCC_OscConfig+0x398>
 8003c24:	4ba7      	ldr	r3, [pc, #668]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003c26:	6a1a      	ldr	r2, [r3, #32]
 8003c28:	4ba6      	ldr	r3, [pc, #664]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	438a      	bics	r2, r1
 8003c2e:	621a      	str	r2, [r3, #32]
 8003c30:	4ba4      	ldr	r3, [pc, #656]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003c32:	6a1a      	ldr	r2, [r3, #32]
 8003c34:	4ba3      	ldr	r3, [pc, #652]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003c36:	2104      	movs	r1, #4
 8003c38:	438a      	bics	r2, r1
 8003c3a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d014      	beq.n	8003c6e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c44:	f7fe fffa 	bl	8002c3c <HAL_GetTick>
 8003c48:	0003      	movs	r3, r0
 8003c4a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c4c:	e009      	b.n	8003c62 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c4e:	f7fe fff5 	bl	8002c3c <HAL_GetTick>
 8003c52:	0002      	movs	r2, r0
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	4a9b      	ldr	r2, [pc, #620]	; (8003ec8 <HAL_RCC_OscConfig+0x624>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e12b      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c62:	4b98      	ldr	r3, [pc, #608]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	2202      	movs	r2, #2
 8003c68:	4013      	ands	r3, r2
 8003c6a:	d0f0      	beq.n	8003c4e <HAL_RCC_OscConfig+0x3aa>
 8003c6c:	e013      	b.n	8003c96 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c6e:	f7fe ffe5 	bl	8002c3c <HAL_GetTick>
 8003c72:	0003      	movs	r3, r0
 8003c74:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c76:	e009      	b.n	8003c8c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c78:	f7fe ffe0 	bl	8002c3c <HAL_GetTick>
 8003c7c:	0002      	movs	r2, r0
 8003c7e:	69bb      	ldr	r3, [r7, #24]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	4a91      	ldr	r2, [pc, #580]	; (8003ec8 <HAL_RCC_OscConfig+0x624>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e116      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c8c:	4b8d      	ldr	r3, [pc, #564]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	2202      	movs	r2, #2
 8003c92:	4013      	ands	r3, r2
 8003c94:	d1f0      	bne.n	8003c78 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c96:	231f      	movs	r3, #31
 8003c98:	18fb      	adds	r3, r7, r3
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d105      	bne.n	8003cac <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ca0:	4b88      	ldr	r3, [pc, #544]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003ca2:	69da      	ldr	r2, [r3, #28]
 8003ca4:	4b87      	ldr	r3, [pc, #540]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003ca6:	4989      	ldr	r1, [pc, #548]	; (8003ecc <HAL_RCC_OscConfig+0x628>)
 8003ca8:	400a      	ands	r2, r1
 8003caa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	2210      	movs	r2, #16
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	d063      	beq.n	8003d7e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	695b      	ldr	r3, [r3, #20]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d12a      	bne.n	8003d14 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003cbe:	4b81      	ldr	r3, [pc, #516]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003cc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cc2:	4b80      	ldr	r3, [pc, #512]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003cc4:	2104      	movs	r1, #4
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003cca:	4b7e      	ldr	r3, [pc, #504]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003ccc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cce:	4b7d      	ldr	r3, [pc, #500]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cd6:	f7fe ffb1 	bl	8002c3c <HAL_GetTick>
 8003cda:	0003      	movs	r3, r0
 8003cdc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003cde:	e008      	b.n	8003cf2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003ce0:	f7fe ffac 	bl	8002c3c <HAL_GetTick>
 8003ce4:	0002      	movs	r2, r0
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e0e3      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003cf2:	4b74      	ldr	r3, [pc, #464]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cf6:	2202      	movs	r2, #2
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	d0f1      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003cfc:	4b71      	ldr	r3, [pc, #452]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d00:	22f8      	movs	r2, #248	; 0xf8
 8003d02:	4393      	bics	r3, r2
 8003d04:	0019      	movs	r1, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	00da      	lsls	r2, r3, #3
 8003d0c:	4b6d      	ldr	r3, [pc, #436]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	635a      	str	r2, [r3, #52]	; 0x34
 8003d12:	e034      	b.n	8003d7e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	3305      	adds	r3, #5
 8003d1a:	d111      	bne.n	8003d40 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003d1c:	4b69      	ldr	r3, [pc, #420]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003d1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d20:	4b68      	ldr	r3, [pc, #416]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003d22:	2104      	movs	r1, #4
 8003d24:	438a      	bics	r2, r1
 8003d26:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d28:	4b66      	ldr	r3, [pc, #408]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d2c:	22f8      	movs	r2, #248	; 0xf8
 8003d2e:	4393      	bics	r3, r2
 8003d30:	0019      	movs	r1, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	00da      	lsls	r2, r3, #3
 8003d38:	4b62      	ldr	r3, [pc, #392]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	635a      	str	r2, [r3, #52]	; 0x34
 8003d3e:	e01e      	b.n	8003d7e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003d40:	4b60      	ldr	r3, [pc, #384]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003d42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d44:	4b5f      	ldr	r3, [pc, #380]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003d46:	2104      	movs	r1, #4
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003d4c:	4b5d      	ldr	r3, [pc, #372]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003d4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d50:	4b5c      	ldr	r3, [pc, #368]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003d52:	2101      	movs	r1, #1
 8003d54:	438a      	bics	r2, r1
 8003d56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d58:	f7fe ff70 	bl	8002c3c <HAL_GetTick>
 8003d5c:	0003      	movs	r3, r0
 8003d5e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d60:	e008      	b.n	8003d74 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003d62:	f7fe ff6b 	bl	8002c3c <HAL_GetTick>
 8003d66:	0002      	movs	r2, r0
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e0a2      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d74:	4b53      	ldr	r3, [pc, #332]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d78:	2202      	movs	r2, #2
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	d1f1      	bne.n	8003d62 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d100      	bne.n	8003d88 <HAL_RCC_OscConfig+0x4e4>
 8003d86:	e097      	b.n	8003eb8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d88:	4b4e      	ldr	r3, [pc, #312]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	220c      	movs	r2, #12
 8003d8e:	4013      	ands	r3, r2
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d100      	bne.n	8003d96 <HAL_RCC_OscConfig+0x4f2>
 8003d94:	e06b      	b.n	8003e6e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d14c      	bne.n	8003e38 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d9e:	4b49      	ldr	r3, [pc, #292]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	4b48      	ldr	r3, [pc, #288]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003da4:	494a      	ldr	r1, [pc, #296]	; (8003ed0 <HAL_RCC_OscConfig+0x62c>)
 8003da6:	400a      	ands	r2, r1
 8003da8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003daa:	f7fe ff47 	bl	8002c3c <HAL_GetTick>
 8003dae:	0003      	movs	r3, r0
 8003db0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003db4:	f7fe ff42 	bl	8002c3c <HAL_GetTick>
 8003db8:	0002      	movs	r2, r0
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e079      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dc6:	4b3f      	ldr	r3, [pc, #252]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	2380      	movs	r3, #128	; 0x80
 8003dcc:	049b      	lsls	r3, r3, #18
 8003dce:	4013      	ands	r3, r2
 8003dd0:	d1f0      	bne.n	8003db4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dd2:	4b3c      	ldr	r3, [pc, #240]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd6:	220f      	movs	r2, #15
 8003dd8:	4393      	bics	r3, r2
 8003dda:	0019      	movs	r1, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de0:	4b38      	ldr	r3, [pc, #224]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003de2:	430a      	orrs	r2, r1
 8003de4:	62da      	str	r2, [r3, #44]	; 0x2c
 8003de6:	4b37      	ldr	r3, [pc, #220]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	4a3a      	ldr	r2, [pc, #232]	; (8003ed4 <HAL_RCC_OscConfig+0x630>)
 8003dec:	4013      	ands	r3, r2
 8003dee:	0019      	movs	r1, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df8:	431a      	orrs	r2, r3
 8003dfa:	4b32      	ldr	r3, [pc, #200]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e00:	4b30      	ldr	r3, [pc, #192]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	4b2f      	ldr	r3, [pc, #188]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003e06:	2180      	movs	r1, #128	; 0x80
 8003e08:	0449      	lsls	r1, r1, #17
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e0e:	f7fe ff15 	bl	8002c3c <HAL_GetTick>
 8003e12:	0003      	movs	r3, r0
 8003e14:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e18:	f7fe ff10 	bl	8002c3c <HAL_GetTick>
 8003e1c:	0002      	movs	r2, r0
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e047      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e2a:	4b26      	ldr	r3, [pc, #152]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	2380      	movs	r3, #128	; 0x80
 8003e30:	049b      	lsls	r3, r3, #18
 8003e32:	4013      	ands	r3, r2
 8003e34:	d0f0      	beq.n	8003e18 <HAL_RCC_OscConfig+0x574>
 8003e36:	e03f      	b.n	8003eb8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e38:	4b22      	ldr	r3, [pc, #136]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	4b21      	ldr	r3, [pc, #132]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003e3e:	4924      	ldr	r1, [pc, #144]	; (8003ed0 <HAL_RCC_OscConfig+0x62c>)
 8003e40:	400a      	ands	r2, r1
 8003e42:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e44:	f7fe fefa 	bl	8002c3c <HAL_GetTick>
 8003e48:	0003      	movs	r3, r0
 8003e4a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e4c:	e008      	b.n	8003e60 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e4e:	f7fe fef5 	bl	8002c3c <HAL_GetTick>
 8003e52:	0002      	movs	r2, r0
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d901      	bls.n	8003e60 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e02c      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e60:	4b18      	ldr	r3, [pc, #96]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	2380      	movs	r3, #128	; 0x80
 8003e66:	049b      	lsls	r3, r3, #18
 8003e68:	4013      	ands	r3, r2
 8003e6a:	d1f0      	bne.n	8003e4e <HAL_RCC_OscConfig+0x5aa>
 8003e6c:	e024      	b.n	8003eb8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d101      	bne.n	8003e7a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e01f      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003e7a:	4b12      	ldr	r3, [pc, #72]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003e80:	4b10      	ldr	r3, [pc, #64]	; (8003ec4 <HAL_RCC_OscConfig+0x620>)
 8003e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e84:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e86:	697a      	ldr	r2, [r7, #20]
 8003e88:	2380      	movs	r3, #128	; 0x80
 8003e8a:	025b      	lsls	r3, r3, #9
 8003e8c:	401a      	ands	r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d10e      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	220f      	movs	r2, #15
 8003e9a:	401a      	ands	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d107      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	23f0      	movs	r3, #240	; 0xf0
 8003ea8:	039b      	lsls	r3, r3, #14
 8003eaa:	401a      	ands	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d001      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e000      	b.n	8003eba <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	0018      	movs	r0, r3
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	b008      	add	sp, #32
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	46c0      	nop			; (mov r8, r8)
 8003ec4:	40021000 	.word	0x40021000
 8003ec8:	00001388 	.word	0x00001388
 8003ecc:	efffffff 	.word	0xefffffff
 8003ed0:	feffffff 	.word	0xfeffffff
 8003ed4:	ffc2ffff 	.word	0xffc2ffff

08003ed8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e0b3      	b.n	8004054 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003eec:	4b5b      	ldr	r3, [pc, #364]	; (800405c <HAL_RCC_ClockConfig+0x184>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d911      	bls.n	8003f1e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003efa:	4b58      	ldr	r3, [pc, #352]	; (800405c <HAL_RCC_ClockConfig+0x184>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2201      	movs	r2, #1
 8003f00:	4393      	bics	r3, r2
 8003f02:	0019      	movs	r1, r3
 8003f04:	4b55      	ldr	r3, [pc, #340]	; (800405c <HAL_RCC_ClockConfig+0x184>)
 8003f06:	683a      	ldr	r2, [r7, #0]
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f0c:	4b53      	ldr	r3, [pc, #332]	; (800405c <HAL_RCC_ClockConfig+0x184>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2201      	movs	r2, #1
 8003f12:	4013      	ands	r3, r2
 8003f14:	683a      	ldr	r2, [r7, #0]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d001      	beq.n	8003f1e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e09a      	b.n	8004054 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2202      	movs	r2, #2
 8003f24:	4013      	ands	r3, r2
 8003f26:	d015      	beq.n	8003f54 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2204      	movs	r2, #4
 8003f2e:	4013      	ands	r3, r2
 8003f30:	d006      	beq.n	8003f40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003f32:	4b4b      	ldr	r3, [pc, #300]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 8003f34:	685a      	ldr	r2, [r3, #4]
 8003f36:	4b4a      	ldr	r3, [pc, #296]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 8003f38:	21e0      	movs	r1, #224	; 0xe0
 8003f3a:	00c9      	lsls	r1, r1, #3
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f40:	4b47      	ldr	r3, [pc, #284]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	22f0      	movs	r2, #240	; 0xf0
 8003f46:	4393      	bics	r3, r2
 8003f48:	0019      	movs	r1, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	689a      	ldr	r2, [r3, #8]
 8003f4e:	4b44      	ldr	r3, [pc, #272]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 8003f50:	430a      	orrs	r2, r1
 8003f52:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d040      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d107      	bne.n	8003f76 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f66:	4b3e      	ldr	r3, [pc, #248]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	2380      	movs	r3, #128	; 0x80
 8003f6c:	029b      	lsls	r3, r3, #10
 8003f6e:	4013      	ands	r3, r2
 8003f70:	d114      	bne.n	8003f9c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e06e      	b.n	8004054 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d107      	bne.n	8003f8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f7e:	4b38      	ldr	r3, [pc, #224]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	2380      	movs	r3, #128	; 0x80
 8003f84:	049b      	lsls	r3, r3, #18
 8003f86:	4013      	ands	r3, r2
 8003f88:	d108      	bne.n	8003f9c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e062      	b.n	8004054 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f8e:	4b34      	ldr	r3, [pc, #208]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2202      	movs	r2, #2
 8003f94:	4013      	ands	r3, r2
 8003f96:	d101      	bne.n	8003f9c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e05b      	b.n	8004054 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f9c:	4b30      	ldr	r3, [pc, #192]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	2203      	movs	r2, #3
 8003fa2:	4393      	bics	r3, r2
 8003fa4:	0019      	movs	r1, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685a      	ldr	r2, [r3, #4]
 8003faa:	4b2d      	ldr	r3, [pc, #180]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 8003fac:	430a      	orrs	r2, r1
 8003fae:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fb0:	f7fe fe44 	bl	8002c3c <HAL_GetTick>
 8003fb4:	0003      	movs	r3, r0
 8003fb6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fb8:	e009      	b.n	8003fce <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fba:	f7fe fe3f 	bl	8002c3c <HAL_GetTick>
 8003fbe:	0002      	movs	r2, r0
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	4a27      	ldr	r2, [pc, #156]	; (8004064 <HAL_RCC_ClockConfig+0x18c>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e042      	b.n	8004054 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fce:	4b24      	ldr	r3, [pc, #144]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	220c      	movs	r2, #12
 8003fd4:	401a      	ands	r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d1ec      	bne.n	8003fba <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fe0:	4b1e      	ldr	r3, [pc, #120]	; (800405c <HAL_RCC_ClockConfig+0x184>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	683a      	ldr	r2, [r7, #0]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d211      	bcs.n	8004012 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fee:	4b1b      	ldr	r3, [pc, #108]	; (800405c <HAL_RCC_ClockConfig+0x184>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	4393      	bics	r3, r2
 8003ff6:	0019      	movs	r1, r3
 8003ff8:	4b18      	ldr	r3, [pc, #96]	; (800405c <HAL_RCC_ClockConfig+0x184>)
 8003ffa:	683a      	ldr	r2, [r7, #0]
 8003ffc:	430a      	orrs	r2, r1
 8003ffe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004000:	4b16      	ldr	r3, [pc, #88]	; (800405c <HAL_RCC_ClockConfig+0x184>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2201      	movs	r2, #1
 8004006:	4013      	ands	r3, r2
 8004008:	683a      	ldr	r2, [r7, #0]
 800400a:	429a      	cmp	r2, r3
 800400c:	d001      	beq.n	8004012 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e020      	b.n	8004054 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2204      	movs	r2, #4
 8004018:	4013      	ands	r3, r2
 800401a:	d009      	beq.n	8004030 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800401c:	4b10      	ldr	r3, [pc, #64]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	4a11      	ldr	r2, [pc, #68]	; (8004068 <HAL_RCC_ClockConfig+0x190>)
 8004022:	4013      	ands	r3, r2
 8004024:	0019      	movs	r1, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68da      	ldr	r2, [r3, #12]
 800402a:	4b0d      	ldr	r3, [pc, #52]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 800402c:	430a      	orrs	r2, r1
 800402e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004030:	f000 f820 	bl	8004074 <HAL_RCC_GetSysClockFreq>
 8004034:	0001      	movs	r1, r0
 8004036:	4b0a      	ldr	r3, [pc, #40]	; (8004060 <HAL_RCC_ClockConfig+0x188>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	091b      	lsrs	r3, r3, #4
 800403c:	220f      	movs	r2, #15
 800403e:	4013      	ands	r3, r2
 8004040:	4a0a      	ldr	r2, [pc, #40]	; (800406c <HAL_RCC_ClockConfig+0x194>)
 8004042:	5cd3      	ldrb	r3, [r2, r3]
 8004044:	000a      	movs	r2, r1
 8004046:	40da      	lsrs	r2, r3
 8004048:	4b09      	ldr	r3, [pc, #36]	; (8004070 <HAL_RCC_ClockConfig+0x198>)
 800404a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800404c:	2000      	movs	r0, #0
 800404e:	f7fe fdaf 	bl	8002bb0 <HAL_InitTick>
  
  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	0018      	movs	r0, r3
 8004056:	46bd      	mov	sp, r7
 8004058:	b004      	add	sp, #16
 800405a:	bd80      	pop	{r7, pc}
 800405c:	40022000 	.word	0x40022000
 8004060:	40021000 	.word	0x40021000
 8004064:	00001388 	.word	0x00001388
 8004068:	fffff8ff 	.word	0xfffff8ff
 800406c:	080089d8 	.word	0x080089d8
 8004070:	20000000 	.word	0x20000000

08004074 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800407a:	2300      	movs	r3, #0
 800407c:	60fb      	str	r3, [r7, #12]
 800407e:	2300      	movs	r3, #0
 8004080:	60bb      	str	r3, [r7, #8]
 8004082:	2300      	movs	r3, #0
 8004084:	617b      	str	r3, [r7, #20]
 8004086:	2300      	movs	r3, #0
 8004088:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800408a:	2300      	movs	r3, #0
 800408c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800408e:	4b20      	ldr	r3, [pc, #128]	; (8004110 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	220c      	movs	r2, #12
 8004098:	4013      	ands	r3, r2
 800409a:	2b04      	cmp	r3, #4
 800409c:	d002      	beq.n	80040a4 <HAL_RCC_GetSysClockFreq+0x30>
 800409e:	2b08      	cmp	r3, #8
 80040a0:	d003      	beq.n	80040aa <HAL_RCC_GetSysClockFreq+0x36>
 80040a2:	e02c      	b.n	80040fe <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040a4:	4b1b      	ldr	r3, [pc, #108]	; (8004114 <HAL_RCC_GetSysClockFreq+0xa0>)
 80040a6:	613b      	str	r3, [r7, #16]
      break;
 80040a8:	e02c      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	0c9b      	lsrs	r3, r3, #18
 80040ae:	220f      	movs	r2, #15
 80040b0:	4013      	ands	r3, r2
 80040b2:	4a19      	ldr	r2, [pc, #100]	; (8004118 <HAL_RCC_GetSysClockFreq+0xa4>)
 80040b4:	5cd3      	ldrb	r3, [r2, r3]
 80040b6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80040b8:	4b15      	ldr	r3, [pc, #84]	; (8004110 <HAL_RCC_GetSysClockFreq+0x9c>)
 80040ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040bc:	220f      	movs	r2, #15
 80040be:	4013      	ands	r3, r2
 80040c0:	4a16      	ldr	r2, [pc, #88]	; (800411c <HAL_RCC_GetSysClockFreq+0xa8>)
 80040c2:	5cd3      	ldrb	r3, [r2, r3]
 80040c4:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	2380      	movs	r3, #128	; 0x80
 80040ca:	025b      	lsls	r3, r3, #9
 80040cc:	4013      	ands	r3, r2
 80040ce:	d009      	beq.n	80040e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80040d0:	68b9      	ldr	r1, [r7, #8]
 80040d2:	4810      	ldr	r0, [pc, #64]	; (8004114 <HAL_RCC_GetSysClockFreq+0xa0>)
 80040d4:	f7fc f834 	bl	8000140 <__udivsi3>
 80040d8:	0003      	movs	r3, r0
 80040da:	001a      	movs	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4353      	muls	r3, r2
 80040e0:	617b      	str	r3, [r7, #20]
 80040e2:	e009      	b.n	80040f8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80040e4:	6879      	ldr	r1, [r7, #4]
 80040e6:	000a      	movs	r2, r1
 80040e8:	0152      	lsls	r2, r2, #5
 80040ea:	1a52      	subs	r2, r2, r1
 80040ec:	0193      	lsls	r3, r2, #6
 80040ee:	1a9b      	subs	r3, r3, r2
 80040f0:	00db      	lsls	r3, r3, #3
 80040f2:	185b      	adds	r3, r3, r1
 80040f4:	021b      	lsls	r3, r3, #8
 80040f6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	613b      	str	r3, [r7, #16]
      break;
 80040fc:	e002      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040fe:	4b05      	ldr	r3, [pc, #20]	; (8004114 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004100:	613b      	str	r3, [r7, #16]
      break;
 8004102:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004104:	693b      	ldr	r3, [r7, #16]
}
 8004106:	0018      	movs	r0, r3
 8004108:	46bd      	mov	sp, r7
 800410a:	b006      	add	sp, #24
 800410c:	bd80      	pop	{r7, pc}
 800410e:	46c0      	nop			; (mov r8, r8)
 8004110:	40021000 	.word	0x40021000
 8004114:	007a1200 	.word	0x007a1200
 8004118:	080089f0 	.word	0x080089f0
 800411c:	08008a00 	.word	0x08008a00

08004120 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004124:	4b02      	ldr	r3, [pc, #8]	; (8004130 <HAL_RCC_GetHCLKFreq+0x10>)
 8004126:	681b      	ldr	r3, [r3, #0]
}
 8004128:	0018      	movs	r0, r3
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	46c0      	nop			; (mov r8, r8)
 8004130:	20000000 	.word	0x20000000

08004134 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004138:	f7ff fff2 	bl	8004120 <HAL_RCC_GetHCLKFreq>
 800413c:	0001      	movs	r1, r0
 800413e:	4b06      	ldr	r3, [pc, #24]	; (8004158 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	0a1b      	lsrs	r3, r3, #8
 8004144:	2207      	movs	r2, #7
 8004146:	4013      	ands	r3, r2
 8004148:	4a04      	ldr	r2, [pc, #16]	; (800415c <HAL_RCC_GetPCLK1Freq+0x28>)
 800414a:	5cd3      	ldrb	r3, [r2, r3]
 800414c:	40d9      	lsrs	r1, r3
 800414e:	000b      	movs	r3, r1
}    
 8004150:	0018      	movs	r0, r3
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	46c0      	nop			; (mov r8, r8)
 8004158:	40021000 	.word	0x40021000
 800415c:	080089e8 	.word	0x080089e8

08004160 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b086      	sub	sp, #24
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004168:	2300      	movs	r3, #0
 800416a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800416c:	2300      	movs	r3, #0
 800416e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	2380      	movs	r3, #128	; 0x80
 8004176:	025b      	lsls	r3, r3, #9
 8004178:	4013      	ands	r3, r2
 800417a:	d100      	bne.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800417c:	e08e      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800417e:	2017      	movs	r0, #23
 8004180:	183b      	adds	r3, r7, r0
 8004182:	2200      	movs	r2, #0
 8004184:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004186:	4b5f      	ldr	r3, [pc, #380]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004188:	69da      	ldr	r2, [r3, #28]
 800418a:	2380      	movs	r3, #128	; 0x80
 800418c:	055b      	lsls	r3, r3, #21
 800418e:	4013      	ands	r3, r2
 8004190:	d110      	bne.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004192:	4b5c      	ldr	r3, [pc, #368]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004194:	69da      	ldr	r2, [r3, #28]
 8004196:	4b5b      	ldr	r3, [pc, #364]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004198:	2180      	movs	r1, #128	; 0x80
 800419a:	0549      	lsls	r1, r1, #21
 800419c:	430a      	orrs	r2, r1
 800419e:	61da      	str	r2, [r3, #28]
 80041a0:	4b58      	ldr	r3, [pc, #352]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041a2:	69da      	ldr	r2, [r3, #28]
 80041a4:	2380      	movs	r3, #128	; 0x80
 80041a6:	055b      	lsls	r3, r3, #21
 80041a8:	4013      	ands	r3, r2
 80041aa:	60bb      	str	r3, [r7, #8]
 80041ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041ae:	183b      	adds	r3, r7, r0
 80041b0:	2201      	movs	r2, #1
 80041b2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041b4:	4b54      	ldr	r3, [pc, #336]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	2380      	movs	r3, #128	; 0x80
 80041ba:	005b      	lsls	r3, r3, #1
 80041bc:	4013      	ands	r3, r2
 80041be:	d11a      	bne.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041c0:	4b51      	ldr	r3, [pc, #324]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	4b50      	ldr	r3, [pc, #320]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80041c6:	2180      	movs	r1, #128	; 0x80
 80041c8:	0049      	lsls	r1, r1, #1
 80041ca:	430a      	orrs	r2, r1
 80041cc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041ce:	f7fe fd35 	bl	8002c3c <HAL_GetTick>
 80041d2:	0003      	movs	r3, r0
 80041d4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d6:	e008      	b.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041d8:	f7fe fd30 	bl	8002c3c <HAL_GetTick>
 80041dc:	0002      	movs	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b64      	cmp	r3, #100	; 0x64
 80041e4:	d901      	bls.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e087      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ea:	4b47      	ldr	r3, [pc, #284]	; (8004308 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	2380      	movs	r3, #128	; 0x80
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	4013      	ands	r3, r2
 80041f4:	d0f0      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041f6:	4b43      	ldr	r3, [pc, #268]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041f8:	6a1a      	ldr	r2, [r3, #32]
 80041fa:	23c0      	movs	r3, #192	; 0xc0
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	4013      	ands	r3, r2
 8004200:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d034      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	23c0      	movs	r3, #192	; 0xc0
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	4013      	ands	r3, r2
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	429a      	cmp	r2, r3
 8004216:	d02c      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004218:	4b3a      	ldr	r3, [pc, #232]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	4a3b      	ldr	r2, [pc, #236]	; (800430c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800421e:	4013      	ands	r3, r2
 8004220:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004222:	4b38      	ldr	r3, [pc, #224]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004224:	6a1a      	ldr	r2, [r3, #32]
 8004226:	4b37      	ldr	r3, [pc, #220]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004228:	2180      	movs	r1, #128	; 0x80
 800422a:	0249      	lsls	r1, r1, #9
 800422c:	430a      	orrs	r2, r1
 800422e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004230:	4b34      	ldr	r3, [pc, #208]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004232:	6a1a      	ldr	r2, [r3, #32]
 8004234:	4b33      	ldr	r3, [pc, #204]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004236:	4936      	ldr	r1, [pc, #216]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004238:	400a      	ands	r2, r1
 800423a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800423c:	4b31      	ldr	r3, [pc, #196]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2201      	movs	r2, #1
 8004246:	4013      	ands	r3, r2
 8004248:	d013      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800424a:	f7fe fcf7 	bl	8002c3c <HAL_GetTick>
 800424e:	0003      	movs	r3, r0
 8004250:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004252:	e009      	b.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004254:	f7fe fcf2 	bl	8002c3c <HAL_GetTick>
 8004258:	0002      	movs	r2, r0
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	4a2d      	ldr	r2, [pc, #180]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d901      	bls.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e048      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004268:	4b26      	ldr	r3, [pc, #152]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	2202      	movs	r2, #2
 800426e:	4013      	ands	r3, r2
 8004270:	d0f0      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004272:	4b24      	ldr	r3, [pc, #144]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	4a25      	ldr	r2, [pc, #148]	; (800430c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004278:	4013      	ands	r3, r2
 800427a:	0019      	movs	r1, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	4b20      	ldr	r3, [pc, #128]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004282:	430a      	orrs	r2, r1
 8004284:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004286:	2317      	movs	r3, #23
 8004288:	18fb      	adds	r3, r7, r3
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	2b01      	cmp	r3, #1
 800428e:	d105      	bne.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004290:	4b1c      	ldr	r3, [pc, #112]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004292:	69da      	ldr	r2, [r3, #28]
 8004294:	4b1b      	ldr	r3, [pc, #108]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004296:	4920      	ldr	r1, [pc, #128]	; (8004318 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004298:	400a      	ands	r2, r1
 800429a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2201      	movs	r2, #1
 80042a2:	4013      	ands	r3, r2
 80042a4:	d009      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042a6:	4b17      	ldr	r3, [pc, #92]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042aa:	2203      	movs	r2, #3
 80042ac:	4393      	bics	r3, r2
 80042ae:	0019      	movs	r1, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689a      	ldr	r2, [r3, #8]
 80042b4:	4b13      	ldr	r3, [pc, #76]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042b6:	430a      	orrs	r2, r1
 80042b8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	2220      	movs	r2, #32
 80042c0:	4013      	ands	r3, r2
 80042c2:	d009      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042c4:	4b0f      	ldr	r3, [pc, #60]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c8:	2210      	movs	r2, #16
 80042ca:	4393      	bics	r3, r2
 80042cc:	0019      	movs	r1, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	68da      	ldr	r2, [r3, #12]
 80042d2:	4b0c      	ldr	r3, [pc, #48]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042d4:	430a      	orrs	r2, r1
 80042d6:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	2380      	movs	r3, #128	; 0x80
 80042de:	00db      	lsls	r3, r3, #3
 80042e0:	4013      	ands	r3, r2
 80042e2:	d009      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80042e4:	4b07      	ldr	r3, [pc, #28]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e8:	2240      	movs	r2, #64	; 0x40
 80042ea:	4393      	bics	r3, r2
 80042ec:	0019      	movs	r1, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	691a      	ldr	r2, [r3, #16]
 80042f2:	4b04      	ldr	r3, [pc, #16]	; (8004304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042f4:	430a      	orrs	r2, r1
 80042f6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	0018      	movs	r0, r3
 80042fc:	46bd      	mov	sp, r7
 80042fe:	b006      	add	sp, #24
 8004300:	bd80      	pop	{r7, pc}
 8004302:	46c0      	nop			; (mov r8, r8)
 8004304:	40021000 	.word	0x40021000
 8004308:	40007000 	.word	0x40007000
 800430c:	fffffcff 	.word	0xfffffcff
 8004310:	fffeffff 	.word	0xfffeffff
 8004314:	00001388 	.word	0x00001388
 8004318:	efffffff 	.word	0xefffffff

0800431c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e0a8      	b.n	8004480 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004332:	2b00      	cmp	r3, #0
 8004334:	d109      	bne.n	800434a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685a      	ldr	r2, [r3, #4]
 800433a:	2382      	movs	r3, #130	; 0x82
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	429a      	cmp	r2, r3
 8004340:	d009      	beq.n	8004356 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	61da      	str	r2, [r3, #28]
 8004348:	e005      	b.n	8004356 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	225d      	movs	r2, #93	; 0x5d
 8004360:	5c9b      	ldrb	r3, [r3, r2]
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	d107      	bne.n	8004378 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	225c      	movs	r2, #92	; 0x5c
 800436c:	2100      	movs	r1, #0
 800436e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	0018      	movs	r0, r3
 8004374:	f7fe fa1e 	bl	80027b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	225d      	movs	r2, #93	; 0x5d
 800437c:	2102      	movs	r1, #2
 800437e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2140      	movs	r1, #64	; 0x40
 800438c:	438a      	bics	r2, r1
 800438e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68da      	ldr	r2, [r3, #12]
 8004394:	23e0      	movs	r3, #224	; 0xe0
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	429a      	cmp	r2, r3
 800439a:	d902      	bls.n	80043a2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800439c:	2300      	movs	r3, #0
 800439e:	60fb      	str	r3, [r7, #12]
 80043a0:	e002      	b.n	80043a8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80043a2:	2380      	movs	r3, #128	; 0x80
 80043a4:	015b      	lsls	r3, r3, #5
 80043a6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	68da      	ldr	r2, [r3, #12]
 80043ac:	23f0      	movs	r3, #240	; 0xf0
 80043ae:	011b      	lsls	r3, r3, #4
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d008      	beq.n	80043c6 <HAL_SPI_Init+0xaa>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	68da      	ldr	r2, [r3, #12]
 80043b8:	23e0      	movs	r3, #224	; 0xe0
 80043ba:	00db      	lsls	r3, r3, #3
 80043bc:	429a      	cmp	r2, r3
 80043be:	d002      	beq.n	80043c6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	2382      	movs	r3, #130	; 0x82
 80043cc:	005b      	lsls	r3, r3, #1
 80043ce:	401a      	ands	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6899      	ldr	r1, [r3, #8]
 80043d4:	2384      	movs	r3, #132	; 0x84
 80043d6:	021b      	lsls	r3, r3, #8
 80043d8:	400b      	ands	r3, r1
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	2102      	movs	r1, #2
 80043e2:	400b      	ands	r3, r1
 80043e4:	431a      	orrs	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	2101      	movs	r1, #1
 80043ec:	400b      	ands	r3, r1
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6999      	ldr	r1, [r3, #24]
 80043f4:	2380      	movs	r3, #128	; 0x80
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	400b      	ands	r3, r1
 80043fa:	431a      	orrs	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	69db      	ldr	r3, [r3, #28]
 8004400:	2138      	movs	r1, #56	; 0x38
 8004402:	400b      	ands	r3, r1
 8004404:	431a      	orrs	r2, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	2180      	movs	r1, #128	; 0x80
 800440c:	400b      	ands	r3, r1
 800440e:	431a      	orrs	r2, r3
 8004410:	0011      	movs	r1, r2
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004416:	2380      	movs	r3, #128	; 0x80
 8004418:	019b      	lsls	r3, r3, #6
 800441a:	401a      	ands	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	430a      	orrs	r2, r1
 8004422:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	0c1b      	lsrs	r3, r3, #16
 800442a:	2204      	movs	r2, #4
 800442c:	401a      	ands	r2, r3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004432:	2110      	movs	r1, #16
 8004434:	400b      	ands	r3, r1
 8004436:	431a      	orrs	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800443c:	2108      	movs	r1, #8
 800443e:	400b      	ands	r3, r1
 8004440:	431a      	orrs	r2, r3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68d9      	ldr	r1, [r3, #12]
 8004446:	23f0      	movs	r3, #240	; 0xf0
 8004448:	011b      	lsls	r3, r3, #4
 800444a:	400b      	ands	r3, r1
 800444c:	431a      	orrs	r2, r3
 800444e:	0011      	movs	r1, r2
 8004450:	68fa      	ldr	r2, [r7, #12]
 8004452:	2380      	movs	r3, #128	; 0x80
 8004454:	015b      	lsls	r3, r3, #5
 8004456:	401a      	ands	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	430a      	orrs	r2, r1
 800445e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	69da      	ldr	r2, [r3, #28]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4907      	ldr	r1, [pc, #28]	; (8004488 <HAL_SPI_Init+0x16c>)
 800446c:	400a      	ands	r2, r1
 800446e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	225d      	movs	r2, #93	; 0x5d
 800447a:	2101      	movs	r1, #1
 800447c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	0018      	movs	r0, r3
 8004482:	46bd      	mov	sp, r7
 8004484:	b004      	add	sp, #16
 8004486:	bd80      	pop	{r7, pc}
 8004488:	fffff7ff 	.word	0xfffff7ff

0800448c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800448c:	b590      	push	{r4, r7, lr}
 800448e:	b089      	sub	sp, #36	; 0x24
 8004490:	af02      	add	r7, sp, #8
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	603b      	str	r3, [r7, #0]
 8004498:	1dbb      	adds	r3, r7, #6
 800449a:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800449c:	2117      	movs	r1, #23
 800449e:	187b      	adds	r3, r7, r1
 80044a0:	2200      	movs	r2, #0
 80044a2:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	225d      	movs	r2, #93	; 0x5d
 80044a8:	5c9b      	ldrb	r3, [r3, r2]
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d003      	beq.n	80044b8 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80044b0:	187b      	adds	r3, r7, r1
 80044b2:	2202      	movs	r2, #2
 80044b4:	701a      	strb	r2, [r3, #0]
    goto error;
 80044b6:	e12b      	b.n	8004710 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	2382      	movs	r3, #130	; 0x82
 80044be:	005b      	lsls	r3, r3, #1
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d113      	bne.n	80044ec <HAL_SPI_Receive+0x60>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d10f      	bne.n	80044ec <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	225d      	movs	r2, #93	; 0x5d
 80044d0:	2104      	movs	r1, #4
 80044d2:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80044d4:	1dbb      	adds	r3, r7, #6
 80044d6:	881c      	ldrh	r4, [r3, #0]
 80044d8:	68ba      	ldr	r2, [r7, #8]
 80044da:	68b9      	ldr	r1, [r7, #8]
 80044dc:	68f8      	ldr	r0, [r7, #12]
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	9300      	str	r3, [sp, #0]
 80044e2:	0023      	movs	r3, r4
 80044e4:	f000 f924 	bl	8004730 <HAL_SPI_TransmitReceive>
 80044e8:	0003      	movs	r3, r0
 80044ea:	e118      	b.n	800471e <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	225c      	movs	r2, #92	; 0x5c
 80044f0:	5c9b      	ldrb	r3, [r3, r2]
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d101      	bne.n	80044fa <HAL_SPI_Receive+0x6e>
 80044f6:	2302      	movs	r3, #2
 80044f8:	e111      	b.n	800471e <HAL_SPI_Receive+0x292>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	225c      	movs	r2, #92	; 0x5c
 80044fe:	2101      	movs	r1, #1
 8004500:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004502:	f7fe fb9b 	bl	8002c3c <HAL_GetTick>
 8004506:	0003      	movs	r3, r0
 8004508:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d003      	beq.n	8004518 <HAL_SPI_Receive+0x8c>
 8004510:	1dbb      	adds	r3, r7, #6
 8004512:	881b      	ldrh	r3, [r3, #0]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d104      	bne.n	8004522 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8004518:	2317      	movs	r3, #23
 800451a:	18fb      	adds	r3, r7, r3
 800451c:	2201      	movs	r2, #1
 800451e:	701a      	strb	r2, [r3, #0]
    goto error;
 8004520:	e0f6      	b.n	8004710 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	225d      	movs	r2, #93	; 0x5d
 8004526:	2104      	movs	r1, #4
 8004528:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	68ba      	ldr	r2, [r7, #8]
 8004534:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1dba      	adds	r2, r7, #6
 800453a:	2144      	movs	r1, #68	; 0x44
 800453c:	8812      	ldrh	r2, [r2, #0]
 800453e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	1dba      	adds	r2, r7, #6
 8004544:	2146      	movs	r1, #70	; 0x46
 8004546:	8812      	ldrh	r2, [r2, #0]
 8004548:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2200      	movs	r2, #0
 800455a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	68da      	ldr	r2, [r3, #12]
 800456c:	23e0      	movs	r3, #224	; 0xe0
 800456e:	00db      	lsls	r3, r3, #3
 8004570:	429a      	cmp	r2, r3
 8004572:	d908      	bls.n	8004586 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	685a      	ldr	r2, [r3, #4]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	496a      	ldr	r1, [pc, #424]	; (8004728 <HAL_SPI_Receive+0x29c>)
 8004580:	400a      	ands	r2, r1
 8004582:	605a      	str	r2, [r3, #4]
 8004584:	e008      	b.n	8004598 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	685a      	ldr	r2, [r3, #4]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2180      	movs	r1, #128	; 0x80
 8004592:	0149      	lsls	r1, r1, #5
 8004594:	430a      	orrs	r2, r1
 8004596:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	689a      	ldr	r2, [r3, #8]
 800459c:	2380      	movs	r3, #128	; 0x80
 800459e:	021b      	lsls	r3, r3, #8
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d10f      	bne.n	80045c4 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2140      	movs	r1, #64	; 0x40
 80045b0:	438a      	bics	r2, r1
 80045b2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	495b      	ldr	r1, [pc, #364]	; (800472c <HAL_SPI_Receive+0x2a0>)
 80045c0:	400a      	ands	r2, r1
 80045c2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	2240      	movs	r2, #64	; 0x40
 80045cc:	4013      	ands	r3, r2
 80045ce:	2b40      	cmp	r3, #64	; 0x40
 80045d0:	d007      	beq.n	80045e2 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2140      	movs	r1, #64	; 0x40
 80045de:	430a      	orrs	r2, r1
 80045e0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	68da      	ldr	r2, [r3, #12]
 80045e6:	23e0      	movs	r3, #224	; 0xe0
 80045e8:	00db      	lsls	r3, r3, #3
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d900      	bls.n	80045f0 <HAL_SPI_Receive+0x164>
 80045ee:	e071      	b.n	80046d4 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80045f0:	e035      	b.n	800465e <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	2201      	movs	r2, #1
 80045fa:	4013      	ands	r3, r2
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d117      	bne.n	8004630 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	330c      	adds	r3, #12
 8004606:	001a      	movs	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460c:	7812      	ldrb	r2, [r2, #0]
 800460e:	b2d2      	uxtb	r2, r2
 8004610:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004616:	1c5a      	adds	r2, r3, #1
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2246      	movs	r2, #70	; 0x46
 8004620:	5a9b      	ldrh	r3, [r3, r2]
 8004622:	b29b      	uxth	r3, r3
 8004624:	3b01      	subs	r3, #1
 8004626:	b299      	uxth	r1, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2246      	movs	r2, #70	; 0x46
 800462c:	5299      	strh	r1, [r3, r2]
 800462e:	e016      	b.n	800465e <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004630:	f7fe fb04 	bl	8002c3c <HAL_GetTick>
 8004634:	0002      	movs	r2, r0
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	683a      	ldr	r2, [r7, #0]
 800463c:	429a      	cmp	r2, r3
 800463e:	d802      	bhi.n	8004646 <HAL_SPI_Receive+0x1ba>
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	3301      	adds	r3, #1
 8004644:	d102      	bne.n	800464c <HAL_SPI_Receive+0x1c0>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d108      	bne.n	800465e <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 800464c:	2317      	movs	r3, #23
 800464e:	18fb      	adds	r3, r7, r3
 8004650:	2203      	movs	r2, #3
 8004652:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	225d      	movs	r2, #93	; 0x5d
 8004658:	2101      	movs	r1, #1
 800465a:	5499      	strb	r1, [r3, r2]
          goto error;
 800465c:	e058      	b.n	8004710 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2246      	movs	r2, #70	; 0x46
 8004662:	5a9b      	ldrh	r3, [r3, r2]
 8004664:	b29b      	uxth	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1c3      	bne.n	80045f2 <HAL_SPI_Receive+0x166>
 800466a:	e039      	b.n	80046e0 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	2201      	movs	r2, #1
 8004674:	4013      	ands	r3, r2
 8004676:	2b01      	cmp	r3, #1
 8004678:	d115      	bne.n	80046a6 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	68da      	ldr	r2, [r3, #12]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004684:	b292      	uxth	r2, r2
 8004686:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468c:	1c9a      	adds	r2, r3, #2
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2246      	movs	r2, #70	; 0x46
 8004696:	5a9b      	ldrh	r3, [r3, r2]
 8004698:	b29b      	uxth	r3, r3
 800469a:	3b01      	subs	r3, #1
 800469c:	b299      	uxth	r1, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2246      	movs	r2, #70	; 0x46
 80046a2:	5299      	strh	r1, [r3, r2]
 80046a4:	e016      	b.n	80046d4 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046a6:	f7fe fac9 	bl	8002c3c <HAL_GetTick>
 80046aa:	0002      	movs	r2, r0
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d802      	bhi.n	80046bc <HAL_SPI_Receive+0x230>
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	3301      	adds	r3, #1
 80046ba:	d102      	bne.n	80046c2 <HAL_SPI_Receive+0x236>
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d108      	bne.n	80046d4 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 80046c2:	2317      	movs	r3, #23
 80046c4:	18fb      	adds	r3, r7, r3
 80046c6:	2203      	movs	r2, #3
 80046c8:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	225d      	movs	r2, #93	; 0x5d
 80046ce:	2101      	movs	r1, #1
 80046d0:	5499      	strb	r1, [r3, r2]
          goto error;
 80046d2:	e01d      	b.n	8004710 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2246      	movs	r2, #70	; 0x46
 80046d8:	5a9b      	ldrh	r3, [r3, r2]
 80046da:	b29b      	uxth	r3, r3
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1c5      	bne.n	800466c <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	6839      	ldr	r1, [r7, #0]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	0018      	movs	r0, r3
 80046e8:	f000 fc50 	bl	8004f8c <SPI_EndRxTransaction>
 80046ec:	1e03      	subs	r3, r0, #0
 80046ee:	d002      	beq.n	80046f6 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2220      	movs	r2, #32
 80046f4:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d004      	beq.n	8004708 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 80046fe:	2317      	movs	r3, #23
 8004700:	18fb      	adds	r3, r7, r3
 8004702:	2201      	movs	r2, #1
 8004704:	701a      	strb	r2, [r3, #0]
 8004706:	e003      	b.n	8004710 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	225d      	movs	r2, #93	; 0x5d
 800470c:	2101      	movs	r1, #1
 800470e:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	225c      	movs	r2, #92	; 0x5c
 8004714:	2100      	movs	r1, #0
 8004716:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004718:	2317      	movs	r3, #23
 800471a:	18fb      	adds	r3, r7, r3
 800471c:	781b      	ldrb	r3, [r3, #0]
}
 800471e:	0018      	movs	r0, r3
 8004720:	46bd      	mov	sp, r7
 8004722:	b007      	add	sp, #28
 8004724:	bd90      	pop	{r4, r7, pc}
 8004726:	46c0      	nop			; (mov r8, r8)
 8004728:	ffffefff 	.word	0xffffefff
 800472c:	ffffbfff 	.word	0xffffbfff

08004730 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b08a      	sub	sp, #40	; 0x28
 8004734:	af00      	add	r7, sp, #0
 8004736:	60f8      	str	r0, [r7, #12]
 8004738:	60b9      	str	r1, [r7, #8]
 800473a:	607a      	str	r2, [r7, #4]
 800473c:	001a      	movs	r2, r3
 800473e:	1cbb      	adds	r3, r7, #2
 8004740:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004742:	2301      	movs	r3, #1
 8004744:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004746:	2323      	movs	r3, #35	; 0x23
 8004748:	18fb      	adds	r3, r7, r3
 800474a:	2200      	movs	r2, #0
 800474c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	225c      	movs	r2, #92	; 0x5c
 8004752:	5c9b      	ldrb	r3, [r3, r2]
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <HAL_SPI_TransmitReceive+0x2c>
 8004758:	2302      	movs	r3, #2
 800475a:	e1c4      	b.n	8004ae6 <HAL_SPI_TransmitReceive+0x3b6>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	225c      	movs	r2, #92	; 0x5c
 8004760:	2101      	movs	r1, #1
 8004762:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004764:	f7fe fa6a 	bl	8002c3c <HAL_GetTick>
 8004768:	0003      	movs	r3, r0
 800476a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800476c:	201b      	movs	r0, #27
 800476e:	183b      	adds	r3, r7, r0
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	215d      	movs	r1, #93	; 0x5d
 8004774:	5c52      	ldrb	r2, [r2, r1]
 8004776:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800477e:	2312      	movs	r3, #18
 8004780:	18fb      	adds	r3, r7, r3
 8004782:	1cba      	adds	r2, r7, #2
 8004784:	8812      	ldrh	r2, [r2, #0]
 8004786:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004788:	183b      	adds	r3, r7, r0
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d011      	beq.n	80047b4 <HAL_SPI_TransmitReceive+0x84>
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	2382      	movs	r3, #130	; 0x82
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	429a      	cmp	r2, r3
 8004798:	d107      	bne.n	80047aa <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d103      	bne.n	80047aa <HAL_SPI_TransmitReceive+0x7a>
 80047a2:	183b      	adds	r3, r7, r0
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	2b04      	cmp	r3, #4
 80047a8:	d004      	beq.n	80047b4 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80047aa:	2323      	movs	r3, #35	; 0x23
 80047ac:	18fb      	adds	r3, r7, r3
 80047ae:	2202      	movs	r2, #2
 80047b0:	701a      	strb	r2, [r3, #0]
    goto error;
 80047b2:	e191      	b.n	8004ad8 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d006      	beq.n	80047c8 <HAL_SPI_TransmitReceive+0x98>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d003      	beq.n	80047c8 <HAL_SPI_TransmitReceive+0x98>
 80047c0:	1cbb      	adds	r3, r7, #2
 80047c2:	881b      	ldrh	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d104      	bne.n	80047d2 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80047c8:	2323      	movs	r3, #35	; 0x23
 80047ca:	18fb      	adds	r3, r7, r3
 80047cc:	2201      	movs	r2, #1
 80047ce:	701a      	strb	r2, [r3, #0]
    goto error;
 80047d0:	e182      	b.n	8004ad8 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	225d      	movs	r2, #93	; 0x5d
 80047d6:	5c9b      	ldrb	r3, [r3, r2]
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b04      	cmp	r3, #4
 80047dc:	d003      	beq.n	80047e6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	225d      	movs	r2, #93	; 0x5d
 80047e2:	2105      	movs	r1, #5
 80047e4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	1cba      	adds	r2, r7, #2
 80047f6:	2146      	movs	r1, #70	; 0x46
 80047f8:	8812      	ldrh	r2, [r2, #0]
 80047fa:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	1cba      	adds	r2, r7, #2
 8004800:	2144      	movs	r1, #68	; 0x44
 8004802:	8812      	ldrh	r2, [r2, #0]
 8004804:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	68ba      	ldr	r2, [r7, #8]
 800480a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	1cba      	adds	r2, r7, #2
 8004810:	8812      	ldrh	r2, [r2, #0]
 8004812:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	1cba      	adds	r2, r7, #2
 8004818:	8812      	ldrh	r2, [r2, #0]
 800481a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	68da      	ldr	r2, [r3, #12]
 800482c:	23e0      	movs	r3, #224	; 0xe0
 800482e:	00db      	lsls	r3, r3, #3
 8004830:	429a      	cmp	r2, r3
 8004832:	d908      	bls.n	8004846 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	49ac      	ldr	r1, [pc, #688]	; (8004af0 <HAL_SPI_TransmitReceive+0x3c0>)
 8004840:	400a      	ands	r2, r1
 8004842:	605a      	str	r2, [r3, #4]
 8004844:	e008      	b.n	8004858 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2180      	movs	r1, #128	; 0x80
 8004852:	0149      	lsls	r1, r1, #5
 8004854:	430a      	orrs	r2, r1
 8004856:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2240      	movs	r2, #64	; 0x40
 8004860:	4013      	ands	r3, r2
 8004862:	2b40      	cmp	r3, #64	; 0x40
 8004864:	d007      	beq.n	8004876 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2140      	movs	r1, #64	; 0x40
 8004872:	430a      	orrs	r2, r1
 8004874:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	68da      	ldr	r2, [r3, #12]
 800487a:	23e0      	movs	r3, #224	; 0xe0
 800487c:	00db      	lsls	r3, r3, #3
 800487e:	429a      	cmp	r2, r3
 8004880:	d800      	bhi.n	8004884 <HAL_SPI_TransmitReceive+0x154>
 8004882:	e083      	b.n	800498c <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d005      	beq.n	8004898 <HAL_SPI_TransmitReceive+0x168>
 800488c:	2312      	movs	r3, #18
 800488e:	18fb      	adds	r3, r7, r3
 8004890:	881b      	ldrh	r3, [r3, #0]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d000      	beq.n	8004898 <HAL_SPI_TransmitReceive+0x168>
 8004896:	e06d      	b.n	8004974 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800489c:	881a      	ldrh	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a8:	1c9a      	adds	r2, r3, #2
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	3b01      	subs	r3, #1
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048bc:	e05a      	b.n	8004974 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	2202      	movs	r2, #2
 80048c6:	4013      	ands	r3, r2
 80048c8:	2b02      	cmp	r3, #2
 80048ca:	d11b      	bne.n	8004904 <HAL_SPI_TransmitReceive+0x1d4>
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d016      	beq.n	8004904 <HAL_SPI_TransmitReceive+0x1d4>
 80048d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d113      	bne.n	8004904 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e0:	881a      	ldrh	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ec:	1c9a      	adds	r2, r3, #2
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	3b01      	subs	r3, #1
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004900:	2300      	movs	r3, #0
 8004902:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	2201      	movs	r2, #1
 800490c:	4013      	ands	r3, r2
 800490e:	2b01      	cmp	r3, #1
 8004910:	d11c      	bne.n	800494c <HAL_SPI_TransmitReceive+0x21c>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2246      	movs	r2, #70	; 0x46
 8004916:	5a9b      	ldrh	r3, [r3, r2]
 8004918:	b29b      	uxth	r3, r3
 800491a:	2b00      	cmp	r3, #0
 800491c:	d016      	beq.n	800494c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68da      	ldr	r2, [r3, #12]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004928:	b292      	uxth	r2, r2
 800492a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004930:	1c9a      	adds	r2, r3, #2
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2246      	movs	r2, #70	; 0x46
 800493a:	5a9b      	ldrh	r3, [r3, r2]
 800493c:	b29b      	uxth	r3, r3
 800493e:	3b01      	subs	r3, #1
 8004940:	b299      	uxth	r1, r3
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2246      	movs	r2, #70	; 0x46
 8004946:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004948:	2301      	movs	r3, #1
 800494a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800494c:	f7fe f976 	bl	8002c3c <HAL_GetTick>
 8004950:	0002      	movs	r2, r0
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004958:	429a      	cmp	r2, r3
 800495a:	d80b      	bhi.n	8004974 <HAL_SPI_TransmitReceive+0x244>
 800495c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800495e:	3301      	adds	r3, #1
 8004960:	d008      	beq.n	8004974 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8004962:	2323      	movs	r3, #35	; 0x23
 8004964:	18fb      	adds	r3, r7, r3
 8004966:	2203      	movs	r2, #3
 8004968:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	225d      	movs	r2, #93	; 0x5d
 800496e:	2101      	movs	r1, #1
 8004970:	5499      	strb	r1, [r3, r2]
        goto error;
 8004972:	e0b1      	b.n	8004ad8 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004978:	b29b      	uxth	r3, r3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d19f      	bne.n	80048be <HAL_SPI_TransmitReceive+0x18e>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2246      	movs	r2, #70	; 0x46
 8004982:	5a9b      	ldrh	r3, [r3, r2]
 8004984:	b29b      	uxth	r3, r3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d199      	bne.n	80048be <HAL_SPI_TransmitReceive+0x18e>
 800498a:	e089      	b.n	8004aa0 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d005      	beq.n	80049a0 <HAL_SPI_TransmitReceive+0x270>
 8004994:	2312      	movs	r3, #18
 8004996:	18fb      	adds	r3, r7, r3
 8004998:	881b      	ldrh	r3, [r3, #0]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d000      	beq.n	80049a0 <HAL_SPI_TransmitReceive+0x270>
 800499e:	e074      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	330c      	adds	r3, #12
 80049aa:	7812      	ldrb	r2, [r2, #0]
 80049ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b2:	1c5a      	adds	r2, r3, #1
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049bc:	b29b      	uxth	r3, r3
 80049be:	3b01      	subs	r3, #1
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049c6:	e060      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	2202      	movs	r2, #2
 80049d0:	4013      	ands	r3, r2
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d11c      	bne.n	8004a10 <HAL_SPI_TransmitReceive+0x2e0>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049da:	b29b      	uxth	r3, r3
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d017      	beq.n	8004a10 <HAL_SPI_TransmitReceive+0x2e0>
 80049e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d114      	bne.n	8004a10 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	330c      	adds	r3, #12
 80049f0:	7812      	ldrb	r2, [r2, #0]
 80049f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f8:	1c5a      	adds	r2, r3, #1
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	3b01      	subs	r3, #1
 8004a06:	b29a      	uxth	r2, r3
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	2201      	movs	r2, #1
 8004a18:	4013      	ands	r3, r2
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d11e      	bne.n	8004a5c <HAL_SPI_TransmitReceive+0x32c>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2246      	movs	r2, #70	; 0x46
 8004a22:	5a9b      	ldrh	r3, [r3, r2]
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d018      	beq.n	8004a5c <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	330c      	adds	r3, #12
 8004a30:	001a      	movs	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a36:	7812      	ldrb	r2, [r2, #0]
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a40:	1c5a      	adds	r2, r3, #1
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2246      	movs	r2, #70	; 0x46
 8004a4a:	5a9b      	ldrh	r3, [r3, r2]
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	b299      	uxth	r1, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2246      	movs	r2, #70	; 0x46
 8004a56:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a5c:	f7fe f8ee 	bl	8002c3c <HAL_GetTick>
 8004a60:	0002      	movs	r2, r0
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d802      	bhi.n	8004a72 <HAL_SPI_TransmitReceive+0x342>
 8004a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a6e:	3301      	adds	r3, #1
 8004a70:	d102      	bne.n	8004a78 <HAL_SPI_TransmitReceive+0x348>
 8004a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d108      	bne.n	8004a8a <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8004a78:	2323      	movs	r3, #35	; 0x23
 8004a7a:	18fb      	adds	r3, r7, r3
 8004a7c:	2203      	movs	r2, #3
 8004a7e:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	225d      	movs	r2, #93	; 0x5d
 8004a84:	2101      	movs	r1, #1
 8004a86:	5499      	strb	r1, [r3, r2]
        goto error;
 8004a88:	e026      	b.n	8004ad8 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d199      	bne.n	80049c8 <HAL_SPI_TransmitReceive+0x298>
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2246      	movs	r2, #70	; 0x46
 8004a98:	5a9b      	ldrh	r3, [r3, r2]
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d193      	bne.n	80049c8 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004aa0:	69fa      	ldr	r2, [r7, #28]
 8004aa2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	0018      	movs	r0, r3
 8004aa8:	f000 face 	bl	8005048 <SPI_EndRxTxTransaction>
 8004aac:	1e03      	subs	r3, r0, #0
 8004aae:	d006      	beq.n	8004abe <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8004ab0:	2323      	movs	r3, #35	; 0x23
 8004ab2:	18fb      	adds	r3, r7, r3
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2220      	movs	r2, #32
 8004abc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d004      	beq.n	8004ad0 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8004ac6:	2323      	movs	r3, #35	; 0x23
 8004ac8:	18fb      	adds	r3, r7, r3
 8004aca:	2201      	movs	r2, #1
 8004acc:	701a      	strb	r2, [r3, #0]
 8004ace:	e003      	b.n	8004ad8 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	225d      	movs	r2, #93	; 0x5d
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	225c      	movs	r2, #92	; 0x5c
 8004adc:	2100      	movs	r1, #0
 8004ade:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004ae0:	2323      	movs	r3, #35	; 0x23
 8004ae2:	18fb      	adds	r3, r7, r3
 8004ae4:	781b      	ldrb	r3, [r3, #0]
}
 8004ae6:	0018      	movs	r0, r3
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	b00a      	add	sp, #40	; 0x28
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	46c0      	nop			; (mov r8, r8)
 8004af0:	ffffefff 	.word	0xffffefff

08004af4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b088      	sub	sp, #32
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	099b      	lsrs	r3, r3, #6
 8004b10:	001a      	movs	r2, r3
 8004b12:	2301      	movs	r3, #1
 8004b14:	4013      	ands	r3, r2
 8004b16:	d10f      	bne.n	8004b38 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004b1e:	d00b      	beq.n	8004b38 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	099b      	lsrs	r3, r3, #6
 8004b24:	001a      	movs	r2, r3
 8004b26:	2301      	movs	r3, #1
 8004b28:	4013      	ands	r3, r2
 8004b2a:	d005      	beq.n	8004b38 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	0010      	movs	r0, r2
 8004b34:	4798      	blx	r3
    return;
 8004b36:	e0d5      	b.n	8004ce4 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	085b      	lsrs	r3, r3, #1
 8004b3c:	001a      	movs	r2, r3
 8004b3e:	2301      	movs	r3, #1
 8004b40:	4013      	ands	r3, r2
 8004b42:	d00b      	beq.n	8004b5c <HAL_SPI_IRQHandler+0x68>
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	09db      	lsrs	r3, r3, #7
 8004b48:	001a      	movs	r2, r3
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	d005      	beq.n	8004b5c <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	0010      	movs	r0, r2
 8004b58:	4798      	blx	r3
    return;
 8004b5a:	e0c3      	b.n	8004ce4 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004b5c:	69bb      	ldr	r3, [r7, #24]
 8004b5e:	095b      	lsrs	r3, r3, #5
 8004b60:	001a      	movs	r2, r3
 8004b62:	2301      	movs	r3, #1
 8004b64:	4013      	ands	r3, r2
 8004b66:	d10c      	bne.n	8004b82 <HAL_SPI_IRQHandler+0x8e>
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	099b      	lsrs	r3, r3, #6
 8004b6c:	001a      	movs	r2, r3
 8004b6e:	2301      	movs	r3, #1
 8004b70:	4013      	ands	r3, r2
 8004b72:	d106      	bne.n	8004b82 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	0a1b      	lsrs	r3, r3, #8
 8004b78:	001a      	movs	r2, r3
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	d100      	bne.n	8004b82 <HAL_SPI_IRQHandler+0x8e>
 8004b80:	e0b0      	b.n	8004ce4 <HAL_SPI_IRQHandler+0x1f0>
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	095b      	lsrs	r3, r3, #5
 8004b86:	001a      	movs	r2, r3
 8004b88:	2301      	movs	r3, #1
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	d100      	bne.n	8004b90 <HAL_SPI_IRQHandler+0x9c>
 8004b8e:	e0a9      	b.n	8004ce4 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	099b      	lsrs	r3, r3, #6
 8004b94:	001a      	movs	r2, r3
 8004b96:	2301      	movs	r3, #1
 8004b98:	4013      	ands	r3, r2
 8004b9a:	d023      	beq.n	8004be4 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	225d      	movs	r2, #93	; 0x5d
 8004ba0:	5c9b      	ldrb	r3, [r3, r2]
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	2b03      	cmp	r3, #3
 8004ba6:	d011      	beq.n	8004bcc <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bac:	2204      	movs	r2, #4
 8004bae:	431a      	orrs	r2, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	617b      	str	r3, [r7, #20]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	617b      	str	r3, [r7, #20]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	617b      	str	r3, [r7, #20]
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	e00b      	b.n	8004be4 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bcc:	2300      	movs	r3, #0
 8004bce:	613b      	str	r3, [r7, #16]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	613b      	str	r3, [r7, #16]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	613b      	str	r3, [r7, #16]
 8004be0:	693b      	ldr	r3, [r7, #16]
        return;
 8004be2:	e07f      	b.n	8004ce4 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	095b      	lsrs	r3, r3, #5
 8004be8:	001a      	movs	r2, r3
 8004bea:	2301      	movs	r3, #1
 8004bec:	4013      	ands	r3, r2
 8004bee:	d014      	beq.n	8004c1a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	60fb      	str	r3, [r7, #12]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2140      	movs	r1, #64	; 0x40
 8004c14:	438a      	bics	r2, r1
 8004c16:	601a      	str	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	0a1b      	lsrs	r3, r3, #8
 8004c1e:	001a      	movs	r2, r3
 8004c20:	2301      	movs	r3, #1
 8004c22:	4013      	ands	r3, r2
 8004c24:	d00c      	beq.n	8004c40 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c2a:	2208      	movs	r2, #8
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004c32:	2300      	movs	r3, #0
 8004c34:	60bb      	str	r3, [r7, #8]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	60bb      	str	r3, [r7, #8]
 8004c3e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d04c      	beq.n	8004ce2 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	685a      	ldr	r2, [r3, #4]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	21e0      	movs	r1, #224	; 0xe0
 8004c54:	438a      	bics	r2, r1
 8004c56:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	225d      	movs	r2, #93	; 0x5d
 8004c5c:	2101      	movs	r1, #1
 8004c5e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	2202      	movs	r2, #2
 8004c64:	4013      	ands	r3, r2
 8004c66:	d103      	bne.n	8004c70 <HAL_SPI_IRQHandler+0x17c>
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	d032      	beq.n	8004cd6 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	685a      	ldr	r2, [r3, #4]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2103      	movs	r1, #3
 8004c7c:	438a      	bics	r2, r1
 8004c7e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d010      	beq.n	8004caa <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c8c:	4a17      	ldr	r2, [pc, #92]	; (8004cec <HAL_SPI_IRQHandler+0x1f8>)
 8004c8e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c94:	0018      	movs	r0, r3
 8004c96:	f7fe fb73 	bl	8003380 <HAL_DMA_Abort_IT>
 8004c9a:	1e03      	subs	r3, r0, #0
 8004c9c:	d005      	beq.n	8004caa <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ca2:	2240      	movs	r2, #64	; 0x40
 8004ca4:	431a      	orrs	r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d016      	beq.n	8004ce0 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb6:	4a0d      	ldr	r2, [pc, #52]	; (8004cec <HAL_SPI_IRQHandler+0x1f8>)
 8004cb8:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cbe:	0018      	movs	r0, r3
 8004cc0:	f7fe fb5e 	bl	8003380 <HAL_DMA_Abort_IT>
 8004cc4:	1e03      	subs	r3, r0, #0
 8004cc6:	d00b      	beq.n	8004ce0 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ccc:	2240      	movs	r2, #64	; 0x40
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8004cd4:	e004      	b.n	8004ce0 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	0018      	movs	r0, r3
 8004cda:	f000 f809 	bl	8004cf0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004cde:	e000      	b.n	8004ce2 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8004ce0:	46c0      	nop			; (mov r8, r8)
    return;
 8004ce2:	46c0      	nop			; (mov r8, r8)
  }
}
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	b008      	add	sp, #32
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	46c0      	nop			; (mov r8, r8)
 8004cec:	08004d01 	.word	0x08004d01

08004cf0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004cf8:	46c0      	nop			; (mov r8, r8)
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	b002      	add	sp, #8
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2246      	movs	r2, #70	; 0x46
 8004d12:	2100      	movs	r1, #0
 8004d14:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	0018      	movs	r0, r3
 8004d20:	f7ff ffe6 	bl	8004cf0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d24:	46c0      	nop			; (mov r8, r8)
 8004d26:	46bd      	mov	sp, r7
 8004d28:	b004      	add	sp, #16
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b088      	sub	sp, #32
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	603b      	str	r3, [r7, #0]
 8004d38:	1dfb      	adds	r3, r7, #7
 8004d3a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d3c:	f7fd ff7e 	bl	8002c3c <HAL_GetTick>
 8004d40:	0002      	movs	r2, r0
 8004d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d44:	1a9b      	subs	r3, r3, r2
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	18d3      	adds	r3, r2, r3
 8004d4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d4c:	f7fd ff76 	bl	8002c3c <HAL_GetTick>
 8004d50:	0003      	movs	r3, r0
 8004d52:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d54:	4b3a      	ldr	r3, [pc, #232]	; (8004e40 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	015b      	lsls	r3, r3, #5
 8004d5a:	0d1b      	lsrs	r3, r3, #20
 8004d5c:	69fa      	ldr	r2, [r7, #28]
 8004d5e:	4353      	muls	r3, r2
 8004d60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d62:	e058      	b.n	8004e16 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	3301      	adds	r3, #1
 8004d68:	d055      	beq.n	8004e16 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d6a:	f7fd ff67 	bl	8002c3c <HAL_GetTick>
 8004d6e:	0002      	movs	r2, r0
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	69fa      	ldr	r2, [r7, #28]
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d902      	bls.n	8004d80 <SPI_WaitFlagStateUntilTimeout+0x54>
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d142      	bne.n	8004e06 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	685a      	ldr	r2, [r3, #4]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	21e0      	movs	r1, #224	; 0xe0
 8004d8c:	438a      	bics	r2, r1
 8004d8e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	685a      	ldr	r2, [r3, #4]
 8004d94:	2382      	movs	r3, #130	; 0x82
 8004d96:	005b      	lsls	r3, r3, #1
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d113      	bne.n	8004dc4 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	2380      	movs	r3, #128	; 0x80
 8004da2:	021b      	lsls	r3, r3, #8
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d005      	beq.n	8004db4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	689a      	ldr	r2, [r3, #8]
 8004dac:	2380      	movs	r3, #128	; 0x80
 8004dae:	00db      	lsls	r3, r3, #3
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d107      	bne.n	8004dc4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2140      	movs	r1, #64	; 0x40
 8004dc0:	438a      	bics	r2, r1
 8004dc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dc8:	2380      	movs	r3, #128	; 0x80
 8004dca:	019b      	lsls	r3, r3, #6
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d110      	bne.n	8004df2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	491a      	ldr	r1, [pc, #104]	; (8004e44 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004ddc:	400a      	ands	r2, r1
 8004dde:	601a      	str	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2180      	movs	r1, #128	; 0x80
 8004dec:	0189      	lsls	r1, r1, #6
 8004dee:	430a      	orrs	r2, r1
 8004df0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	225d      	movs	r2, #93	; 0x5d
 8004df6:	2101      	movs	r1, #1
 8004df8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	225c      	movs	r2, #92	; 0x5c
 8004dfe:	2100      	movs	r1, #0
 8004e00:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e017      	b.n	8004e36 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d101      	bne.n	8004e10 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	3b01      	subs	r3, #1
 8004e14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	425a      	negs	r2, r3
 8004e26:	4153      	adcs	r3, r2
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	001a      	movs	r2, r3
 8004e2c:	1dfb      	adds	r3, r7, #7
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d197      	bne.n	8004d64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	0018      	movs	r0, r3
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	b008      	add	sp, #32
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	46c0      	nop			; (mov r8, r8)
 8004e40:	20000000 	.word	0x20000000
 8004e44:	ffffdfff 	.word	0xffffdfff

08004e48 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b08a      	sub	sp, #40	; 0x28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
 8004e54:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004e56:	2317      	movs	r3, #23
 8004e58:	18fb      	adds	r3, r7, r3
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004e5e:	f7fd feed 	bl	8002c3c <HAL_GetTick>
 8004e62:	0002      	movs	r2, r0
 8004e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e66:	1a9b      	subs	r3, r3, r2
 8004e68:	683a      	ldr	r2, [r7, #0]
 8004e6a:	18d3      	adds	r3, r2, r3
 8004e6c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004e6e:	f7fd fee5 	bl	8002c3c <HAL_GetTick>
 8004e72:	0003      	movs	r3, r0
 8004e74:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	330c      	adds	r3, #12
 8004e7c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004e7e:	4b41      	ldr	r3, [pc, #260]	; (8004f84 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	0013      	movs	r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	189b      	adds	r3, r3, r2
 8004e88:	00da      	lsls	r2, r3, #3
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	0d1b      	lsrs	r3, r3, #20
 8004e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e90:	4353      	muls	r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004e94:	e068      	b.n	8004f68 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	23c0      	movs	r3, #192	; 0xc0
 8004e9a:	00db      	lsls	r3, r3, #3
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d10a      	bne.n	8004eb6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d107      	bne.n	8004eb6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	b2da      	uxtb	r2, r3
 8004eac:	2117      	movs	r1, #23
 8004eae:	187b      	adds	r3, r7, r1
 8004eb0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004eb2:	187b      	adds	r3, r7, r1
 8004eb4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	d055      	beq.n	8004f68 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ebc:	f7fd febe 	bl	8002c3c <HAL_GetTick>
 8004ec0:	0002      	movs	r2, r0
 8004ec2:	6a3b      	ldr	r3, [r7, #32]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d902      	bls.n	8004ed2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d142      	bne.n	8004f58 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	685a      	ldr	r2, [r3, #4]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	21e0      	movs	r1, #224	; 0xe0
 8004ede:	438a      	bics	r2, r1
 8004ee0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	2382      	movs	r3, #130	; 0x82
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d113      	bne.n	8004f16 <SPI_WaitFifoStateUntilTimeout+0xce>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	689a      	ldr	r2, [r3, #8]
 8004ef2:	2380      	movs	r3, #128	; 0x80
 8004ef4:	021b      	lsls	r3, r3, #8
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d005      	beq.n	8004f06 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	689a      	ldr	r2, [r3, #8]
 8004efe:	2380      	movs	r3, #128	; 0x80
 8004f00:	00db      	lsls	r3, r3, #3
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d107      	bne.n	8004f16 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2140      	movs	r1, #64	; 0x40
 8004f12:	438a      	bics	r2, r1
 8004f14:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f1a:	2380      	movs	r3, #128	; 0x80
 8004f1c:	019b      	lsls	r3, r3, #6
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d110      	bne.n	8004f44 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4916      	ldr	r1, [pc, #88]	; (8004f88 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8004f2e:	400a      	ands	r2, r1
 8004f30:	601a      	str	r2, [r3, #0]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2180      	movs	r1, #128	; 0x80
 8004f3e:	0189      	lsls	r1, r1, #6
 8004f40:	430a      	orrs	r2, r1
 8004f42:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	225d      	movs	r2, #93	; 0x5d
 8004f48:	2101      	movs	r1, #1
 8004f4a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	225c      	movs	r2, #92	; 0x5c
 8004f50:	2100      	movs	r1, #0
 8004f52:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e010      	b.n	8004f7a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	3b01      	subs	r3, #1
 8004f66:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	68ba      	ldr	r2, [r7, #8]
 8004f70:	4013      	ands	r3, r2
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d18e      	bne.n	8004e96 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	0018      	movs	r0, r3
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	b00a      	add	sp, #40	; 0x28
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	46c0      	nop			; (mov r8, r8)
 8004f84:	20000000 	.word	0x20000000
 8004f88:	ffffdfff 	.word	0xffffdfff

08004f8c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af02      	add	r7, sp, #8
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	2382      	movs	r3, #130	; 0x82
 8004f9e:	005b      	lsls	r3, r3, #1
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d113      	bne.n	8004fcc <SPI_EndRxTransaction+0x40>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	2380      	movs	r3, #128	; 0x80
 8004faa:	021b      	lsls	r3, r3, #8
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d005      	beq.n	8004fbc <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	689a      	ldr	r2, [r3, #8]
 8004fb4:	2380      	movs	r3, #128	; 0x80
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d107      	bne.n	8004fcc <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2140      	movs	r1, #64	; 0x40
 8004fc8:	438a      	bics	r2, r1
 8004fca:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	68f8      	ldr	r0, [r7, #12]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	9300      	str	r3, [sp, #0]
 8004fd4:	0013      	movs	r3, r2
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	2180      	movs	r1, #128	; 0x80
 8004fda:	f7ff fea7 	bl	8004d2c <SPI_WaitFlagStateUntilTimeout>
 8004fde:	1e03      	subs	r3, r0, #0
 8004fe0:	d007      	beq.n	8004ff2 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	431a      	orrs	r2, r3
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e026      	b.n	8005040 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	2382      	movs	r3, #130	; 0x82
 8004ff8:	005b      	lsls	r3, r3, #1
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d11f      	bne.n	800503e <SPI_EndRxTransaction+0xb2>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	689a      	ldr	r2, [r3, #8]
 8005002:	2380      	movs	r3, #128	; 0x80
 8005004:	021b      	lsls	r3, r3, #8
 8005006:	429a      	cmp	r2, r3
 8005008:	d005      	beq.n	8005016 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	689a      	ldr	r2, [r3, #8]
 800500e:	2380      	movs	r3, #128	; 0x80
 8005010:	00db      	lsls	r3, r3, #3
 8005012:	429a      	cmp	r2, r3
 8005014:	d113      	bne.n	800503e <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	23c0      	movs	r3, #192	; 0xc0
 800501a:	00d9      	lsls	r1, r3, #3
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	9300      	str	r3, [sp, #0]
 8005022:	0013      	movs	r3, r2
 8005024:	2200      	movs	r2, #0
 8005026:	f7ff ff0f 	bl	8004e48 <SPI_WaitFifoStateUntilTimeout>
 800502a:	1e03      	subs	r3, r0, #0
 800502c:	d007      	beq.n	800503e <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005032:	2220      	movs	r2, #32
 8005034:	431a      	orrs	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e000      	b.n	8005040 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800503e:	2300      	movs	r3, #0
}
 8005040:	0018      	movs	r0, r3
 8005042:	46bd      	mov	sp, r7
 8005044:	b004      	add	sp, #16
 8005046:	bd80      	pop	{r7, pc}

08005048 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af02      	add	r7, sp, #8
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005054:	68ba      	ldr	r2, [r7, #8]
 8005056:	23c0      	movs	r3, #192	; 0xc0
 8005058:	0159      	lsls	r1, r3, #5
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	9300      	str	r3, [sp, #0]
 8005060:	0013      	movs	r3, r2
 8005062:	2200      	movs	r2, #0
 8005064:	f7ff fef0 	bl	8004e48 <SPI_WaitFifoStateUntilTimeout>
 8005068:	1e03      	subs	r3, r0, #0
 800506a:	d007      	beq.n	800507c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005070:	2220      	movs	r2, #32
 8005072:	431a      	orrs	r2, r3
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e027      	b.n	80050cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800507c:	68ba      	ldr	r2, [r7, #8]
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	9300      	str	r3, [sp, #0]
 8005084:	0013      	movs	r3, r2
 8005086:	2200      	movs	r2, #0
 8005088:	2180      	movs	r1, #128	; 0x80
 800508a:	f7ff fe4f 	bl	8004d2c <SPI_WaitFlagStateUntilTimeout>
 800508e:	1e03      	subs	r3, r0, #0
 8005090:	d007      	beq.n	80050a2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005096:	2220      	movs	r2, #32
 8005098:	431a      	orrs	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e014      	b.n	80050cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050a2:	68ba      	ldr	r2, [r7, #8]
 80050a4:	23c0      	movs	r3, #192	; 0xc0
 80050a6:	00d9      	lsls	r1, r3, #3
 80050a8:	68f8      	ldr	r0, [r7, #12]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	0013      	movs	r3, r2
 80050b0:	2200      	movs	r2, #0
 80050b2:	f7ff fec9 	bl	8004e48 <SPI_WaitFifoStateUntilTimeout>
 80050b6:	1e03      	subs	r3, r0, #0
 80050b8:	d007      	beq.n	80050ca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050be:	2220      	movs	r2, #32
 80050c0:	431a      	orrs	r2, r3
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e000      	b.n	80050cc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	0018      	movs	r0, r3
 80050ce:	46bd      	mov	sp, r7
 80050d0:	b004      	add	sp, #16
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e044      	b.n	8005170 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d107      	bne.n	80050fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2278      	movs	r2, #120	; 0x78
 80050f2:	2100      	movs	r1, #0
 80050f4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	0018      	movs	r0, r3
 80050fa:	f7fd fbd9 	bl	80028b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2224      	movs	r2, #36	; 0x24
 8005102:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2101      	movs	r1, #1
 8005110:	438a      	bics	r2, r1
 8005112:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005118:	2b00      	cmp	r3, #0
 800511a:	d003      	beq.n	8005124 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	0018      	movs	r0, r3
 8005120:	f000 fa0c 	bl	800553c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	0018      	movs	r0, r3
 8005128:	f000 f8c8 	bl	80052bc <UART_SetConfig>
 800512c:	0003      	movs	r3, r0
 800512e:	2b01      	cmp	r3, #1
 8005130:	d101      	bne.n	8005136 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e01c      	b.n	8005170 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	490d      	ldr	r1, [pc, #52]	; (8005178 <HAL_UART_Init+0xa4>)
 8005142:	400a      	ands	r2, r1
 8005144:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	689a      	ldr	r2, [r3, #8]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	212a      	movs	r1, #42	; 0x2a
 8005152:	438a      	bics	r2, r1
 8005154:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2101      	movs	r1, #1
 8005162:	430a      	orrs	r2, r1
 8005164:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	0018      	movs	r0, r3
 800516a:	f000 fa9b 	bl	80056a4 <UART_CheckIdleState>
 800516e:	0003      	movs	r3, r0
}
 8005170:	0018      	movs	r0, r3
 8005172:	46bd      	mov	sp, r7
 8005174:	b002      	add	sp, #8
 8005176:	bd80      	pop	{r7, pc}
 8005178:	ffffb7ff 	.word	0xffffb7ff

0800517c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b08a      	sub	sp, #40	; 0x28
 8005180:	af02      	add	r7, sp, #8
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	603b      	str	r3, [r7, #0]
 8005188:	1dbb      	adds	r3, r7, #6
 800518a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005190:	2b20      	cmp	r3, #32
 8005192:	d000      	beq.n	8005196 <HAL_UART_Transmit+0x1a>
 8005194:	e08d      	b.n	80052b2 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d003      	beq.n	80051a4 <HAL_UART_Transmit+0x28>
 800519c:	1dbb      	adds	r3, r7, #6
 800519e:	881b      	ldrh	r3, [r3, #0]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e085      	b.n	80052b4 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	689a      	ldr	r2, [r3, #8]
 80051ac:	2380      	movs	r3, #128	; 0x80
 80051ae:	015b      	lsls	r3, r3, #5
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d109      	bne.n	80051c8 <HAL_UART_Transmit+0x4c>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	691b      	ldr	r3, [r3, #16]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d105      	bne.n	80051c8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	2201      	movs	r2, #1
 80051c0:	4013      	ands	r3, r2
 80051c2:	d001      	beq.n	80051c8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e075      	b.n	80052b4 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2284      	movs	r2, #132	; 0x84
 80051cc:	2100      	movs	r1, #0
 80051ce:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2221      	movs	r2, #33	; 0x21
 80051d4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051d6:	f7fd fd31 	bl	8002c3c <HAL_GetTick>
 80051da:	0003      	movs	r3, r0
 80051dc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	1dba      	adds	r2, r7, #6
 80051e2:	2150      	movs	r1, #80	; 0x50
 80051e4:	8812      	ldrh	r2, [r2, #0]
 80051e6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	1dba      	adds	r2, r7, #6
 80051ec:	2152      	movs	r1, #82	; 0x52
 80051ee:	8812      	ldrh	r2, [r2, #0]
 80051f0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	689a      	ldr	r2, [r3, #8]
 80051f6:	2380      	movs	r3, #128	; 0x80
 80051f8:	015b      	lsls	r3, r3, #5
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d108      	bne.n	8005210 <HAL_UART_Transmit+0x94>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d104      	bne.n	8005210 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8005206:	2300      	movs	r3, #0
 8005208:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	61bb      	str	r3, [r7, #24]
 800520e:	e003      	b.n	8005218 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005214:	2300      	movs	r3, #0
 8005216:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005218:	e030      	b.n	800527c <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	68f8      	ldr	r0, [r7, #12]
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	0013      	movs	r3, r2
 8005224:	2200      	movs	r2, #0
 8005226:	2180      	movs	r1, #128	; 0x80
 8005228:	f000 fae4 	bl	80057f4 <UART_WaitOnFlagUntilTimeout>
 800522c:	1e03      	subs	r3, r0, #0
 800522e:	d004      	beq.n	800523a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2220      	movs	r2, #32
 8005234:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e03c      	b.n	80052b4 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d10b      	bne.n	8005258 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	881a      	ldrh	r2, [r3, #0]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	05d2      	lsls	r2, r2, #23
 800524a:	0dd2      	lsrs	r2, r2, #23
 800524c:	b292      	uxth	r2, r2
 800524e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	3302      	adds	r3, #2
 8005254:	61bb      	str	r3, [r7, #24]
 8005256:	e008      	b.n	800526a <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	781a      	ldrb	r2, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	b292      	uxth	r2, r2
 8005262:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	3301      	adds	r3, #1
 8005268:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2252      	movs	r2, #82	; 0x52
 800526e:	5a9b      	ldrh	r3, [r3, r2]
 8005270:	b29b      	uxth	r3, r3
 8005272:	3b01      	subs	r3, #1
 8005274:	b299      	uxth	r1, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2252      	movs	r2, #82	; 0x52
 800527a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2252      	movs	r2, #82	; 0x52
 8005280:	5a9b      	ldrh	r3, [r3, r2]
 8005282:	b29b      	uxth	r3, r3
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1c8      	bne.n	800521a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	9300      	str	r3, [sp, #0]
 8005290:	0013      	movs	r3, r2
 8005292:	2200      	movs	r2, #0
 8005294:	2140      	movs	r1, #64	; 0x40
 8005296:	f000 faad 	bl	80057f4 <UART_WaitOnFlagUntilTimeout>
 800529a:	1e03      	subs	r3, r0, #0
 800529c:	d004      	beq.n	80052a8 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2220      	movs	r2, #32
 80052a2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e005      	b.n	80052b4 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2220      	movs	r2, #32
 80052ac:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80052ae:	2300      	movs	r3, #0
 80052b0:	e000      	b.n	80052b4 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80052b2:	2302      	movs	r3, #2
  }
}
 80052b4:	0018      	movs	r0, r3
 80052b6:	46bd      	mov	sp, r7
 80052b8:	b008      	add	sp, #32
 80052ba:	bd80      	pop	{r7, pc}

080052bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b088      	sub	sp, #32
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052c4:	231e      	movs	r3, #30
 80052c6:	18fb      	adds	r3, r7, r3
 80052c8:	2200      	movs	r2, #0
 80052ca:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	689a      	ldr	r2, [r3, #8]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	431a      	orrs	r2, r3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	431a      	orrs	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	69db      	ldr	r3, [r3, #28]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a8d      	ldr	r2, [pc, #564]	; (8005520 <UART_SetConfig+0x264>)
 80052ec:	4013      	ands	r3, r2
 80052ee:	0019      	movs	r1, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	430a      	orrs	r2, r1
 80052f8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	4a88      	ldr	r2, [pc, #544]	; (8005524 <UART_SetConfig+0x268>)
 8005302:	4013      	ands	r3, r2
 8005304:	0019      	movs	r1, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68da      	ldr	r2, [r3, #12]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	430a      	orrs	r2, r1
 8005310:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a1b      	ldr	r3, [r3, #32]
 800531c:	697a      	ldr	r2, [r7, #20]
 800531e:	4313      	orrs	r3, r2
 8005320:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	4a7f      	ldr	r2, [pc, #508]	; (8005528 <UART_SetConfig+0x26c>)
 800532a:	4013      	ands	r3, r2
 800532c:	0019      	movs	r1, r3
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	697a      	ldr	r2, [r7, #20]
 8005334:	430a      	orrs	r2, r1
 8005336:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a7b      	ldr	r2, [pc, #492]	; (800552c <UART_SetConfig+0x270>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d127      	bne.n	8005392 <UART_SetConfig+0xd6>
 8005342:	4b7b      	ldr	r3, [pc, #492]	; (8005530 <UART_SetConfig+0x274>)
 8005344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005346:	2203      	movs	r2, #3
 8005348:	4013      	ands	r3, r2
 800534a:	2b03      	cmp	r3, #3
 800534c:	d00d      	beq.n	800536a <UART_SetConfig+0xae>
 800534e:	d81b      	bhi.n	8005388 <UART_SetConfig+0xcc>
 8005350:	2b02      	cmp	r3, #2
 8005352:	d014      	beq.n	800537e <UART_SetConfig+0xc2>
 8005354:	d818      	bhi.n	8005388 <UART_SetConfig+0xcc>
 8005356:	2b00      	cmp	r3, #0
 8005358:	d002      	beq.n	8005360 <UART_SetConfig+0xa4>
 800535a:	2b01      	cmp	r3, #1
 800535c:	d00a      	beq.n	8005374 <UART_SetConfig+0xb8>
 800535e:	e013      	b.n	8005388 <UART_SetConfig+0xcc>
 8005360:	231f      	movs	r3, #31
 8005362:	18fb      	adds	r3, r7, r3
 8005364:	2200      	movs	r2, #0
 8005366:	701a      	strb	r2, [r3, #0]
 8005368:	e021      	b.n	80053ae <UART_SetConfig+0xf2>
 800536a:	231f      	movs	r3, #31
 800536c:	18fb      	adds	r3, r7, r3
 800536e:	2202      	movs	r2, #2
 8005370:	701a      	strb	r2, [r3, #0]
 8005372:	e01c      	b.n	80053ae <UART_SetConfig+0xf2>
 8005374:	231f      	movs	r3, #31
 8005376:	18fb      	adds	r3, r7, r3
 8005378:	2204      	movs	r2, #4
 800537a:	701a      	strb	r2, [r3, #0]
 800537c:	e017      	b.n	80053ae <UART_SetConfig+0xf2>
 800537e:	231f      	movs	r3, #31
 8005380:	18fb      	adds	r3, r7, r3
 8005382:	2208      	movs	r2, #8
 8005384:	701a      	strb	r2, [r3, #0]
 8005386:	e012      	b.n	80053ae <UART_SetConfig+0xf2>
 8005388:	231f      	movs	r3, #31
 800538a:	18fb      	adds	r3, r7, r3
 800538c:	2210      	movs	r2, #16
 800538e:	701a      	strb	r2, [r3, #0]
 8005390:	e00d      	b.n	80053ae <UART_SetConfig+0xf2>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a67      	ldr	r2, [pc, #412]	; (8005534 <UART_SetConfig+0x278>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d104      	bne.n	80053a6 <UART_SetConfig+0xea>
 800539c:	231f      	movs	r3, #31
 800539e:	18fb      	adds	r3, r7, r3
 80053a0:	2200      	movs	r2, #0
 80053a2:	701a      	strb	r2, [r3, #0]
 80053a4:	e003      	b.n	80053ae <UART_SetConfig+0xf2>
 80053a6:	231f      	movs	r3, #31
 80053a8:	18fb      	adds	r3, r7, r3
 80053aa:	2210      	movs	r2, #16
 80053ac:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	69da      	ldr	r2, [r3, #28]
 80053b2:	2380      	movs	r3, #128	; 0x80
 80053b4:	021b      	lsls	r3, r3, #8
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d15c      	bne.n	8005474 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80053ba:	231f      	movs	r3, #31
 80053bc:	18fb      	adds	r3, r7, r3
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d015      	beq.n	80053f0 <UART_SetConfig+0x134>
 80053c4:	dc18      	bgt.n	80053f8 <UART_SetConfig+0x13c>
 80053c6:	2b04      	cmp	r3, #4
 80053c8:	d00d      	beq.n	80053e6 <UART_SetConfig+0x12a>
 80053ca:	dc15      	bgt.n	80053f8 <UART_SetConfig+0x13c>
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d002      	beq.n	80053d6 <UART_SetConfig+0x11a>
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d005      	beq.n	80053e0 <UART_SetConfig+0x124>
 80053d4:	e010      	b.n	80053f8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053d6:	f7fe fead 	bl	8004134 <HAL_RCC_GetPCLK1Freq>
 80053da:	0003      	movs	r3, r0
 80053dc:	61bb      	str	r3, [r7, #24]
        break;
 80053de:	e012      	b.n	8005406 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053e0:	4b55      	ldr	r3, [pc, #340]	; (8005538 <UART_SetConfig+0x27c>)
 80053e2:	61bb      	str	r3, [r7, #24]
        break;
 80053e4:	e00f      	b.n	8005406 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053e6:	f7fe fe45 	bl	8004074 <HAL_RCC_GetSysClockFreq>
 80053ea:	0003      	movs	r3, r0
 80053ec:	61bb      	str	r3, [r7, #24]
        break;
 80053ee:	e00a      	b.n	8005406 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053f0:	2380      	movs	r3, #128	; 0x80
 80053f2:	021b      	lsls	r3, r3, #8
 80053f4:	61bb      	str	r3, [r7, #24]
        break;
 80053f6:	e006      	b.n	8005406 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80053f8:	2300      	movs	r3, #0
 80053fa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80053fc:	231e      	movs	r3, #30
 80053fe:	18fb      	adds	r3, r7, r3
 8005400:	2201      	movs	r2, #1
 8005402:	701a      	strb	r2, [r3, #0]
        break;
 8005404:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d100      	bne.n	800540e <UART_SetConfig+0x152>
 800540c:	e07a      	b.n	8005504 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	005a      	lsls	r2, r3, #1
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	085b      	lsrs	r3, r3, #1
 8005418:	18d2      	adds	r2, r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	0019      	movs	r1, r3
 8005420:	0010      	movs	r0, r2
 8005422:	f7fa fe8d 	bl	8000140 <__udivsi3>
 8005426:	0003      	movs	r3, r0
 8005428:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	2b0f      	cmp	r3, #15
 800542e:	d91c      	bls.n	800546a <UART_SetConfig+0x1ae>
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	2380      	movs	r3, #128	; 0x80
 8005434:	025b      	lsls	r3, r3, #9
 8005436:	429a      	cmp	r2, r3
 8005438:	d217      	bcs.n	800546a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	b29a      	uxth	r2, r3
 800543e:	200e      	movs	r0, #14
 8005440:	183b      	adds	r3, r7, r0
 8005442:	210f      	movs	r1, #15
 8005444:	438a      	bics	r2, r1
 8005446:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	085b      	lsrs	r3, r3, #1
 800544c:	b29b      	uxth	r3, r3
 800544e:	2207      	movs	r2, #7
 8005450:	4013      	ands	r3, r2
 8005452:	b299      	uxth	r1, r3
 8005454:	183b      	adds	r3, r7, r0
 8005456:	183a      	adds	r2, r7, r0
 8005458:	8812      	ldrh	r2, [r2, #0]
 800545a:	430a      	orrs	r2, r1
 800545c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	183a      	adds	r2, r7, r0
 8005464:	8812      	ldrh	r2, [r2, #0]
 8005466:	60da      	str	r2, [r3, #12]
 8005468:	e04c      	b.n	8005504 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800546a:	231e      	movs	r3, #30
 800546c:	18fb      	adds	r3, r7, r3
 800546e:	2201      	movs	r2, #1
 8005470:	701a      	strb	r2, [r3, #0]
 8005472:	e047      	b.n	8005504 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005474:	231f      	movs	r3, #31
 8005476:	18fb      	adds	r3, r7, r3
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	2b08      	cmp	r3, #8
 800547c:	d015      	beq.n	80054aa <UART_SetConfig+0x1ee>
 800547e:	dc18      	bgt.n	80054b2 <UART_SetConfig+0x1f6>
 8005480:	2b04      	cmp	r3, #4
 8005482:	d00d      	beq.n	80054a0 <UART_SetConfig+0x1e4>
 8005484:	dc15      	bgt.n	80054b2 <UART_SetConfig+0x1f6>
 8005486:	2b00      	cmp	r3, #0
 8005488:	d002      	beq.n	8005490 <UART_SetConfig+0x1d4>
 800548a:	2b02      	cmp	r3, #2
 800548c:	d005      	beq.n	800549a <UART_SetConfig+0x1de>
 800548e:	e010      	b.n	80054b2 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005490:	f7fe fe50 	bl	8004134 <HAL_RCC_GetPCLK1Freq>
 8005494:	0003      	movs	r3, r0
 8005496:	61bb      	str	r3, [r7, #24]
        break;
 8005498:	e012      	b.n	80054c0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800549a:	4b27      	ldr	r3, [pc, #156]	; (8005538 <UART_SetConfig+0x27c>)
 800549c:	61bb      	str	r3, [r7, #24]
        break;
 800549e:	e00f      	b.n	80054c0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054a0:	f7fe fde8 	bl	8004074 <HAL_RCC_GetSysClockFreq>
 80054a4:	0003      	movs	r3, r0
 80054a6:	61bb      	str	r3, [r7, #24]
        break;
 80054a8:	e00a      	b.n	80054c0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054aa:	2380      	movs	r3, #128	; 0x80
 80054ac:	021b      	lsls	r3, r3, #8
 80054ae:	61bb      	str	r3, [r7, #24]
        break;
 80054b0:	e006      	b.n	80054c0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80054b2:	2300      	movs	r3, #0
 80054b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80054b6:	231e      	movs	r3, #30
 80054b8:	18fb      	adds	r3, r7, r3
 80054ba:	2201      	movs	r2, #1
 80054bc:	701a      	strb	r2, [r3, #0]
        break;
 80054be:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d01e      	beq.n	8005504 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	085a      	lsrs	r2, r3, #1
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	18d2      	adds	r2, r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	0019      	movs	r1, r3
 80054d6:	0010      	movs	r0, r2
 80054d8:	f7fa fe32 	bl	8000140 <__udivsi3>
 80054dc:	0003      	movs	r3, r0
 80054de:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	2b0f      	cmp	r3, #15
 80054e4:	d90a      	bls.n	80054fc <UART_SetConfig+0x240>
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	2380      	movs	r3, #128	; 0x80
 80054ea:	025b      	lsls	r3, r3, #9
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d205      	bcs.n	80054fc <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	b29a      	uxth	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	60da      	str	r2, [r3, #12]
 80054fa:	e003      	b.n	8005504 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80054fc:	231e      	movs	r3, #30
 80054fe:	18fb      	adds	r3, r7, r3
 8005500:	2201      	movs	r2, #1
 8005502:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005510:	231e      	movs	r3, #30
 8005512:	18fb      	adds	r3, r7, r3
 8005514:	781b      	ldrb	r3, [r3, #0]
}
 8005516:	0018      	movs	r0, r3
 8005518:	46bd      	mov	sp, r7
 800551a:	b008      	add	sp, #32
 800551c:	bd80      	pop	{r7, pc}
 800551e:	46c0      	nop			; (mov r8, r8)
 8005520:	ffff69f3 	.word	0xffff69f3
 8005524:	ffffcfff 	.word	0xffffcfff
 8005528:	fffff4ff 	.word	0xfffff4ff
 800552c:	40013800 	.word	0x40013800
 8005530:	40021000 	.word	0x40021000
 8005534:	40004400 	.word	0x40004400
 8005538:	007a1200 	.word	0x007a1200

0800553c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005548:	2208      	movs	r2, #8
 800554a:	4013      	ands	r3, r2
 800554c:	d00b      	beq.n	8005566 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	4a4a      	ldr	r2, [pc, #296]	; (8005680 <UART_AdvFeatureConfig+0x144>)
 8005556:	4013      	ands	r3, r2
 8005558:	0019      	movs	r1, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	430a      	orrs	r2, r1
 8005564:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556a:	2201      	movs	r2, #1
 800556c:	4013      	ands	r3, r2
 800556e:	d00b      	beq.n	8005588 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	4a43      	ldr	r2, [pc, #268]	; (8005684 <UART_AdvFeatureConfig+0x148>)
 8005578:	4013      	ands	r3, r2
 800557a:	0019      	movs	r1, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558c:	2202      	movs	r2, #2
 800558e:	4013      	ands	r3, r2
 8005590:	d00b      	beq.n	80055aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	4a3b      	ldr	r2, [pc, #236]	; (8005688 <UART_AdvFeatureConfig+0x14c>)
 800559a:	4013      	ands	r3, r2
 800559c:	0019      	movs	r1, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ae:	2204      	movs	r2, #4
 80055b0:	4013      	ands	r3, r2
 80055b2:	d00b      	beq.n	80055cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	4a34      	ldr	r2, [pc, #208]	; (800568c <UART_AdvFeatureConfig+0x150>)
 80055bc:	4013      	ands	r3, r2
 80055be:	0019      	movs	r1, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	430a      	orrs	r2, r1
 80055ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d0:	2210      	movs	r2, #16
 80055d2:	4013      	ands	r3, r2
 80055d4:	d00b      	beq.n	80055ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	4a2c      	ldr	r2, [pc, #176]	; (8005690 <UART_AdvFeatureConfig+0x154>)
 80055de:	4013      	ands	r3, r2
 80055e0:	0019      	movs	r1, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f2:	2220      	movs	r2, #32
 80055f4:	4013      	ands	r3, r2
 80055f6:	d00b      	beq.n	8005610 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	4a25      	ldr	r2, [pc, #148]	; (8005694 <UART_AdvFeatureConfig+0x158>)
 8005600:	4013      	ands	r3, r2
 8005602:	0019      	movs	r1, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	430a      	orrs	r2, r1
 800560e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005614:	2240      	movs	r2, #64	; 0x40
 8005616:	4013      	ands	r3, r2
 8005618:	d01d      	beq.n	8005656 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	4a1d      	ldr	r2, [pc, #116]	; (8005698 <UART_AdvFeatureConfig+0x15c>)
 8005622:	4013      	ands	r3, r2
 8005624:	0019      	movs	r1, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005636:	2380      	movs	r3, #128	; 0x80
 8005638:	035b      	lsls	r3, r3, #13
 800563a:	429a      	cmp	r2, r3
 800563c:	d10b      	bne.n	8005656 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	4a15      	ldr	r2, [pc, #84]	; (800569c <UART_AdvFeatureConfig+0x160>)
 8005646:	4013      	ands	r3, r2
 8005648:	0019      	movs	r1, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	430a      	orrs	r2, r1
 8005654:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565a:	2280      	movs	r2, #128	; 0x80
 800565c:	4013      	ands	r3, r2
 800565e:	d00b      	beq.n	8005678 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	4a0e      	ldr	r2, [pc, #56]	; (80056a0 <UART_AdvFeatureConfig+0x164>)
 8005668:	4013      	ands	r3, r2
 800566a:	0019      	movs	r1, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	430a      	orrs	r2, r1
 8005676:	605a      	str	r2, [r3, #4]
  }
}
 8005678:	46c0      	nop			; (mov r8, r8)
 800567a:	46bd      	mov	sp, r7
 800567c:	b002      	add	sp, #8
 800567e:	bd80      	pop	{r7, pc}
 8005680:	ffff7fff 	.word	0xffff7fff
 8005684:	fffdffff 	.word	0xfffdffff
 8005688:	fffeffff 	.word	0xfffeffff
 800568c:	fffbffff 	.word	0xfffbffff
 8005690:	ffffefff 	.word	0xffffefff
 8005694:	ffffdfff 	.word	0xffffdfff
 8005698:	ffefffff 	.word	0xffefffff
 800569c:	ff9fffff 	.word	0xff9fffff
 80056a0:	fff7ffff 	.word	0xfff7ffff

080056a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b092      	sub	sp, #72	; 0x48
 80056a8:	af02      	add	r7, sp, #8
 80056aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2284      	movs	r2, #132	; 0x84
 80056b0:	2100      	movs	r1, #0
 80056b2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80056b4:	f7fd fac2 	bl	8002c3c <HAL_GetTick>
 80056b8:	0003      	movs	r3, r0
 80056ba:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2208      	movs	r2, #8
 80056c4:	4013      	ands	r3, r2
 80056c6:	2b08      	cmp	r3, #8
 80056c8:	d12c      	bne.n	8005724 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056cc:	2280      	movs	r2, #128	; 0x80
 80056ce:	0391      	lsls	r1, r2, #14
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	4a46      	ldr	r2, [pc, #280]	; (80057ec <UART_CheckIdleState+0x148>)
 80056d4:	9200      	str	r2, [sp, #0]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f000 f88c 	bl	80057f4 <UART_WaitOnFlagUntilTimeout>
 80056dc:	1e03      	subs	r3, r0, #0
 80056de:	d021      	beq.n	8005724 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056e0:	f3ef 8310 	mrs	r3, PRIMASK
 80056e4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80056e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80056e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80056ea:	2301      	movs	r3, #1
 80056ec:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f0:	f383 8810 	msr	PRIMASK, r3
}
 80056f4:	46c0      	nop			; (mov r8, r8)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2180      	movs	r1, #128	; 0x80
 8005702:	438a      	bics	r2, r1
 8005704:	601a      	str	r2, [r3, #0]
 8005706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005708:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800570a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800570c:	f383 8810 	msr	PRIMASK, r3
}
 8005710:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2220      	movs	r2, #32
 8005716:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2278      	movs	r2, #120	; 0x78
 800571c:	2100      	movs	r1, #0
 800571e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e05f      	b.n	80057e4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2204      	movs	r2, #4
 800572c:	4013      	ands	r3, r2
 800572e:	2b04      	cmp	r3, #4
 8005730:	d146      	bne.n	80057c0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005732:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005734:	2280      	movs	r2, #128	; 0x80
 8005736:	03d1      	lsls	r1, r2, #15
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	4a2c      	ldr	r2, [pc, #176]	; (80057ec <UART_CheckIdleState+0x148>)
 800573c:	9200      	str	r2, [sp, #0]
 800573e:	2200      	movs	r2, #0
 8005740:	f000 f858 	bl	80057f4 <UART_WaitOnFlagUntilTimeout>
 8005744:	1e03      	subs	r3, r0, #0
 8005746:	d03b      	beq.n	80057c0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005748:	f3ef 8310 	mrs	r3, PRIMASK
 800574c:	60fb      	str	r3, [r7, #12]
  return(result);
 800574e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005750:	637b      	str	r3, [r7, #52]	; 0x34
 8005752:	2301      	movs	r3, #1
 8005754:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	f383 8810 	msr	PRIMASK, r3
}
 800575c:	46c0      	nop			; (mov r8, r8)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4921      	ldr	r1, [pc, #132]	; (80057f0 <UART_CheckIdleState+0x14c>)
 800576a:	400a      	ands	r2, r1
 800576c:	601a      	str	r2, [r3, #0]
 800576e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005770:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	f383 8810 	msr	PRIMASK, r3
}
 8005778:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800577a:	f3ef 8310 	mrs	r3, PRIMASK
 800577e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005780:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005782:	633b      	str	r3, [r7, #48]	; 0x30
 8005784:	2301      	movs	r3, #1
 8005786:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	f383 8810 	msr	PRIMASK, r3
}
 800578e:	46c0      	nop			; (mov r8, r8)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	689a      	ldr	r2, [r3, #8]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2101      	movs	r1, #1
 800579c:	438a      	bics	r2, r1
 800579e:	609a      	str	r2, [r3, #8]
 80057a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057a4:	6a3b      	ldr	r3, [r7, #32]
 80057a6:	f383 8810 	msr	PRIMASK, r3
}
 80057aa:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2280      	movs	r2, #128	; 0x80
 80057b0:	2120      	movs	r1, #32
 80057b2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2278      	movs	r2, #120	; 0x78
 80057b8:	2100      	movs	r1, #0
 80057ba:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e011      	b.n	80057e4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2220      	movs	r2, #32
 80057c4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2280      	movs	r2, #128	; 0x80
 80057ca:	2120      	movs	r1, #32
 80057cc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2278      	movs	r2, #120	; 0x78
 80057de:	2100      	movs	r1, #0
 80057e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	0018      	movs	r0, r3
 80057e6:	46bd      	mov	sp, r7
 80057e8:	b010      	add	sp, #64	; 0x40
 80057ea:	bd80      	pop	{r7, pc}
 80057ec:	01ffffff 	.word	0x01ffffff
 80057f0:	fffffedf 	.word	0xfffffedf

080057f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	603b      	str	r3, [r7, #0]
 8005800:	1dfb      	adds	r3, r7, #7
 8005802:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005804:	e051      	b.n	80058aa <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	3301      	adds	r3, #1
 800580a:	d04e      	beq.n	80058aa <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800580c:	f7fd fa16 	bl	8002c3c <HAL_GetTick>
 8005810:	0002      	movs	r2, r0
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	69ba      	ldr	r2, [r7, #24]
 8005818:	429a      	cmp	r2, r3
 800581a:	d302      	bcc.n	8005822 <UART_WaitOnFlagUntilTimeout+0x2e>
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005822:	2303      	movs	r3, #3
 8005824:	e051      	b.n	80058ca <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2204      	movs	r2, #4
 800582e:	4013      	ands	r3, r2
 8005830:	d03b      	beq.n	80058aa <UART_WaitOnFlagUntilTimeout+0xb6>
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	2b80      	cmp	r3, #128	; 0x80
 8005836:	d038      	beq.n	80058aa <UART_WaitOnFlagUntilTimeout+0xb6>
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	2b40      	cmp	r3, #64	; 0x40
 800583c:	d035      	beq.n	80058aa <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	69db      	ldr	r3, [r3, #28]
 8005844:	2208      	movs	r2, #8
 8005846:	4013      	ands	r3, r2
 8005848:	2b08      	cmp	r3, #8
 800584a:	d111      	bne.n	8005870 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2208      	movs	r2, #8
 8005852:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	0018      	movs	r0, r3
 8005858:	f000 f83c 	bl	80058d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2284      	movs	r2, #132	; 0x84
 8005860:	2108      	movs	r1, #8
 8005862:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2278      	movs	r2, #120	; 0x78
 8005868:	2100      	movs	r1, #0
 800586a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	e02c      	b.n	80058ca <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	69da      	ldr	r2, [r3, #28]
 8005876:	2380      	movs	r3, #128	; 0x80
 8005878:	011b      	lsls	r3, r3, #4
 800587a:	401a      	ands	r2, r3
 800587c:	2380      	movs	r3, #128	; 0x80
 800587e:	011b      	lsls	r3, r3, #4
 8005880:	429a      	cmp	r2, r3
 8005882:	d112      	bne.n	80058aa <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2280      	movs	r2, #128	; 0x80
 800588a:	0112      	lsls	r2, r2, #4
 800588c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	0018      	movs	r0, r3
 8005892:	f000 f81f 	bl	80058d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2284      	movs	r2, #132	; 0x84
 800589a:	2120      	movs	r1, #32
 800589c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2278      	movs	r2, #120	; 0x78
 80058a2:	2100      	movs	r1, #0
 80058a4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e00f      	b.n	80058ca <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	69db      	ldr	r3, [r3, #28]
 80058b0:	68ba      	ldr	r2, [r7, #8]
 80058b2:	4013      	ands	r3, r2
 80058b4:	68ba      	ldr	r2, [r7, #8]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	425a      	negs	r2, r3
 80058ba:	4153      	adcs	r3, r2
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	001a      	movs	r2, r3
 80058c0:	1dfb      	adds	r3, r7, #7
 80058c2:	781b      	ldrb	r3, [r3, #0]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d09e      	beq.n	8005806 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058c8:	2300      	movs	r3, #0
}
 80058ca:	0018      	movs	r0, r3
 80058cc:	46bd      	mov	sp, r7
 80058ce:	b004      	add	sp, #16
 80058d0:	bd80      	pop	{r7, pc}
	...

080058d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b08e      	sub	sp, #56	; 0x38
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058dc:	f3ef 8310 	mrs	r3, PRIMASK
 80058e0:	617b      	str	r3, [r7, #20]
  return(result);
 80058e2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058e4:	637b      	str	r3, [r7, #52]	; 0x34
 80058e6:	2301      	movs	r3, #1
 80058e8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	f383 8810 	msr	PRIMASK, r3
}
 80058f0:	46c0      	nop			; (mov r8, r8)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4926      	ldr	r1, [pc, #152]	; (8005998 <UART_EndRxTransfer+0xc4>)
 80058fe:	400a      	ands	r2, r1
 8005900:	601a      	str	r2, [r3, #0]
 8005902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005904:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	f383 8810 	msr	PRIMASK, r3
}
 800590c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800590e:	f3ef 8310 	mrs	r3, PRIMASK
 8005912:	623b      	str	r3, [r7, #32]
  return(result);
 8005914:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005916:	633b      	str	r3, [r7, #48]	; 0x30
 8005918:	2301      	movs	r3, #1
 800591a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800591c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591e:	f383 8810 	msr	PRIMASK, r3
}
 8005922:	46c0      	nop			; (mov r8, r8)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	689a      	ldr	r2, [r3, #8]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2101      	movs	r1, #1
 8005930:	438a      	bics	r2, r1
 8005932:	609a      	str	r2, [r3, #8]
 8005934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005936:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800593a:	f383 8810 	msr	PRIMASK, r3
}
 800593e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005944:	2b01      	cmp	r3, #1
 8005946:	d118      	bne.n	800597a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005948:	f3ef 8310 	mrs	r3, PRIMASK
 800594c:	60bb      	str	r3, [r7, #8]
  return(result);
 800594e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005950:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005952:	2301      	movs	r3, #1
 8005954:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f383 8810 	msr	PRIMASK, r3
}
 800595c:	46c0      	nop			; (mov r8, r8)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2110      	movs	r1, #16
 800596a:	438a      	bics	r2, r1
 800596c:	601a      	str	r2, [r3, #0]
 800596e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005970:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	f383 8810 	msr	PRIMASK, r3
}
 8005978:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2280      	movs	r2, #128	; 0x80
 800597e:	2120      	movs	r1, #32
 8005980:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800598e:	46c0      	nop			; (mov r8, r8)
 8005990:	46bd      	mov	sp, r7
 8005992:	b00e      	add	sp, #56	; 0x38
 8005994:	bd80      	pop	{r7, pc}
 8005996:	46c0      	nop			; (mov r8, r8)
 8005998:	fffffedf 	.word	0xfffffedf

0800599c <__errno>:
 800599c:	4b01      	ldr	r3, [pc, #4]	; (80059a4 <__errno+0x8>)
 800599e:	6818      	ldr	r0, [r3, #0]
 80059a0:	4770      	bx	lr
 80059a2:	46c0      	nop			; (mov r8, r8)
 80059a4:	2000000c 	.word	0x2000000c

080059a8 <__libc_init_array>:
 80059a8:	b570      	push	{r4, r5, r6, lr}
 80059aa:	2600      	movs	r6, #0
 80059ac:	4d0c      	ldr	r5, [pc, #48]	; (80059e0 <__libc_init_array+0x38>)
 80059ae:	4c0d      	ldr	r4, [pc, #52]	; (80059e4 <__libc_init_array+0x3c>)
 80059b0:	1b64      	subs	r4, r4, r5
 80059b2:	10a4      	asrs	r4, r4, #2
 80059b4:	42a6      	cmp	r6, r4
 80059b6:	d109      	bne.n	80059cc <__libc_init_array+0x24>
 80059b8:	2600      	movs	r6, #0
 80059ba:	f002 ffbb 	bl	8008934 <_init>
 80059be:	4d0a      	ldr	r5, [pc, #40]	; (80059e8 <__libc_init_array+0x40>)
 80059c0:	4c0a      	ldr	r4, [pc, #40]	; (80059ec <__libc_init_array+0x44>)
 80059c2:	1b64      	subs	r4, r4, r5
 80059c4:	10a4      	asrs	r4, r4, #2
 80059c6:	42a6      	cmp	r6, r4
 80059c8:	d105      	bne.n	80059d6 <__libc_init_array+0x2e>
 80059ca:	bd70      	pop	{r4, r5, r6, pc}
 80059cc:	00b3      	lsls	r3, r6, #2
 80059ce:	58eb      	ldr	r3, [r5, r3]
 80059d0:	4798      	blx	r3
 80059d2:	3601      	adds	r6, #1
 80059d4:	e7ee      	b.n	80059b4 <__libc_init_array+0xc>
 80059d6:	00b3      	lsls	r3, r6, #2
 80059d8:	58eb      	ldr	r3, [r5, r3]
 80059da:	4798      	blx	r3
 80059dc:	3601      	adds	r6, #1
 80059de:	e7f2      	b.n	80059c6 <__libc_init_array+0x1e>
 80059e0:	08008dec 	.word	0x08008dec
 80059e4:	08008dec 	.word	0x08008dec
 80059e8:	08008dec 	.word	0x08008dec
 80059ec:	08008df0 	.word	0x08008df0

080059f0 <memset>:
 80059f0:	0003      	movs	r3, r0
 80059f2:	1882      	adds	r2, r0, r2
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d100      	bne.n	80059fa <memset+0xa>
 80059f8:	4770      	bx	lr
 80059fa:	7019      	strb	r1, [r3, #0]
 80059fc:	3301      	adds	r3, #1
 80059fe:	e7f9      	b.n	80059f4 <memset+0x4>

08005a00 <__cvt>:
 8005a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a02:	001e      	movs	r6, r3
 8005a04:	2300      	movs	r3, #0
 8005a06:	0014      	movs	r4, r2
 8005a08:	b08b      	sub	sp, #44	; 0x2c
 8005a0a:	429e      	cmp	r6, r3
 8005a0c:	da04      	bge.n	8005a18 <__cvt+0x18>
 8005a0e:	2180      	movs	r1, #128	; 0x80
 8005a10:	0609      	lsls	r1, r1, #24
 8005a12:	1873      	adds	r3, r6, r1
 8005a14:	001e      	movs	r6, r3
 8005a16:	232d      	movs	r3, #45	; 0x2d
 8005a18:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a1a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005a1c:	7013      	strb	r3, [r2, #0]
 8005a1e:	2320      	movs	r3, #32
 8005a20:	2203      	movs	r2, #3
 8005a22:	439f      	bics	r7, r3
 8005a24:	2f46      	cmp	r7, #70	; 0x46
 8005a26:	d007      	beq.n	8005a38 <__cvt+0x38>
 8005a28:	003b      	movs	r3, r7
 8005a2a:	3b45      	subs	r3, #69	; 0x45
 8005a2c:	4259      	negs	r1, r3
 8005a2e:	414b      	adcs	r3, r1
 8005a30:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005a32:	3a01      	subs	r2, #1
 8005a34:	18cb      	adds	r3, r1, r3
 8005a36:	9310      	str	r3, [sp, #64]	; 0x40
 8005a38:	ab09      	add	r3, sp, #36	; 0x24
 8005a3a:	9304      	str	r3, [sp, #16]
 8005a3c:	ab08      	add	r3, sp, #32
 8005a3e:	9303      	str	r3, [sp, #12]
 8005a40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a42:	9200      	str	r2, [sp, #0]
 8005a44:	9302      	str	r3, [sp, #8]
 8005a46:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a48:	0022      	movs	r2, r4
 8005a4a:	9301      	str	r3, [sp, #4]
 8005a4c:	0033      	movs	r3, r6
 8005a4e:	f000 fcf1 	bl	8006434 <_dtoa_r>
 8005a52:	0005      	movs	r5, r0
 8005a54:	2f47      	cmp	r7, #71	; 0x47
 8005a56:	d102      	bne.n	8005a5e <__cvt+0x5e>
 8005a58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a5a:	07db      	lsls	r3, r3, #31
 8005a5c:	d528      	bpl.n	8005ab0 <__cvt+0xb0>
 8005a5e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a60:	18eb      	adds	r3, r5, r3
 8005a62:	9307      	str	r3, [sp, #28]
 8005a64:	2f46      	cmp	r7, #70	; 0x46
 8005a66:	d114      	bne.n	8005a92 <__cvt+0x92>
 8005a68:	782b      	ldrb	r3, [r5, #0]
 8005a6a:	2b30      	cmp	r3, #48	; 0x30
 8005a6c:	d10c      	bne.n	8005a88 <__cvt+0x88>
 8005a6e:	2200      	movs	r2, #0
 8005a70:	2300      	movs	r3, #0
 8005a72:	0020      	movs	r0, r4
 8005a74:	0031      	movs	r1, r6
 8005a76:	f7fa fce9 	bl	800044c <__aeabi_dcmpeq>
 8005a7a:	2800      	cmp	r0, #0
 8005a7c:	d104      	bne.n	8005a88 <__cvt+0x88>
 8005a7e:	2301      	movs	r3, #1
 8005a80:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005a82:	1a9b      	subs	r3, r3, r2
 8005a84:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005a86:	6013      	str	r3, [r2, #0]
 8005a88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a8a:	9a07      	ldr	r2, [sp, #28]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	18d3      	adds	r3, r2, r3
 8005a90:	9307      	str	r3, [sp, #28]
 8005a92:	2200      	movs	r2, #0
 8005a94:	2300      	movs	r3, #0
 8005a96:	0020      	movs	r0, r4
 8005a98:	0031      	movs	r1, r6
 8005a9a:	f7fa fcd7 	bl	800044c <__aeabi_dcmpeq>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	d001      	beq.n	8005aa6 <__cvt+0xa6>
 8005aa2:	9b07      	ldr	r3, [sp, #28]
 8005aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8005aa6:	2230      	movs	r2, #48	; 0x30
 8005aa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005aaa:	9907      	ldr	r1, [sp, #28]
 8005aac:	428b      	cmp	r3, r1
 8005aae:	d306      	bcc.n	8005abe <__cvt+0xbe>
 8005ab0:	0028      	movs	r0, r5
 8005ab2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ab4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005ab6:	1b5b      	subs	r3, r3, r5
 8005ab8:	6013      	str	r3, [r2, #0]
 8005aba:	b00b      	add	sp, #44	; 0x2c
 8005abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005abe:	1c59      	adds	r1, r3, #1
 8005ac0:	9109      	str	r1, [sp, #36]	; 0x24
 8005ac2:	701a      	strb	r2, [r3, #0]
 8005ac4:	e7f0      	b.n	8005aa8 <__cvt+0xa8>

08005ac6 <__exponent>:
 8005ac6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ac8:	1c83      	adds	r3, r0, #2
 8005aca:	b087      	sub	sp, #28
 8005acc:	9303      	str	r3, [sp, #12]
 8005ace:	0005      	movs	r5, r0
 8005ad0:	000c      	movs	r4, r1
 8005ad2:	232b      	movs	r3, #43	; 0x2b
 8005ad4:	7002      	strb	r2, [r0, #0]
 8005ad6:	2900      	cmp	r1, #0
 8005ad8:	da01      	bge.n	8005ade <__exponent+0x18>
 8005ada:	424c      	negs	r4, r1
 8005adc:	3302      	adds	r3, #2
 8005ade:	706b      	strb	r3, [r5, #1]
 8005ae0:	2c09      	cmp	r4, #9
 8005ae2:	dd31      	ble.n	8005b48 <__exponent+0x82>
 8005ae4:	270a      	movs	r7, #10
 8005ae6:	ab04      	add	r3, sp, #16
 8005ae8:	1dde      	adds	r6, r3, #7
 8005aea:	0020      	movs	r0, r4
 8005aec:	0039      	movs	r1, r7
 8005aee:	9601      	str	r6, [sp, #4]
 8005af0:	f7fa fc96 	bl	8000420 <__aeabi_idivmod>
 8005af4:	3e01      	subs	r6, #1
 8005af6:	3130      	adds	r1, #48	; 0x30
 8005af8:	0020      	movs	r0, r4
 8005afa:	7031      	strb	r1, [r6, #0]
 8005afc:	0039      	movs	r1, r7
 8005afe:	9402      	str	r4, [sp, #8]
 8005b00:	f7fa fba8 	bl	8000254 <__divsi3>
 8005b04:	9b02      	ldr	r3, [sp, #8]
 8005b06:	0004      	movs	r4, r0
 8005b08:	2b63      	cmp	r3, #99	; 0x63
 8005b0a:	dcee      	bgt.n	8005aea <__exponent+0x24>
 8005b0c:	9b01      	ldr	r3, [sp, #4]
 8005b0e:	3430      	adds	r4, #48	; 0x30
 8005b10:	1e9a      	subs	r2, r3, #2
 8005b12:	0013      	movs	r3, r2
 8005b14:	9903      	ldr	r1, [sp, #12]
 8005b16:	7014      	strb	r4, [r2, #0]
 8005b18:	a804      	add	r0, sp, #16
 8005b1a:	3007      	adds	r0, #7
 8005b1c:	4298      	cmp	r0, r3
 8005b1e:	d80e      	bhi.n	8005b3e <__exponent+0x78>
 8005b20:	ab04      	add	r3, sp, #16
 8005b22:	3307      	adds	r3, #7
 8005b24:	2000      	movs	r0, #0
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d804      	bhi.n	8005b34 <__exponent+0x6e>
 8005b2a:	ab04      	add	r3, sp, #16
 8005b2c:	3009      	adds	r0, #9
 8005b2e:	18c0      	adds	r0, r0, r3
 8005b30:	9b01      	ldr	r3, [sp, #4]
 8005b32:	1ac0      	subs	r0, r0, r3
 8005b34:	9b03      	ldr	r3, [sp, #12]
 8005b36:	1818      	adds	r0, r3, r0
 8005b38:	1b40      	subs	r0, r0, r5
 8005b3a:	b007      	add	sp, #28
 8005b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b3e:	7818      	ldrb	r0, [r3, #0]
 8005b40:	3301      	adds	r3, #1
 8005b42:	7008      	strb	r0, [r1, #0]
 8005b44:	3101      	adds	r1, #1
 8005b46:	e7e7      	b.n	8005b18 <__exponent+0x52>
 8005b48:	2330      	movs	r3, #48	; 0x30
 8005b4a:	18e4      	adds	r4, r4, r3
 8005b4c:	70ab      	strb	r3, [r5, #2]
 8005b4e:	1d28      	adds	r0, r5, #4
 8005b50:	70ec      	strb	r4, [r5, #3]
 8005b52:	e7f1      	b.n	8005b38 <__exponent+0x72>

08005b54 <_printf_float>:
 8005b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b56:	b095      	sub	sp, #84	; 0x54
 8005b58:	000c      	movs	r4, r1
 8005b5a:	9209      	str	r2, [sp, #36]	; 0x24
 8005b5c:	001e      	movs	r6, r3
 8005b5e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8005b60:	0007      	movs	r7, r0
 8005b62:	f001 fa81 	bl	8007068 <_localeconv_r>
 8005b66:	6803      	ldr	r3, [r0, #0]
 8005b68:	0018      	movs	r0, r3
 8005b6a:	930c      	str	r3, [sp, #48]	; 0x30
 8005b6c:	f7fa facc 	bl	8000108 <strlen>
 8005b70:	2300      	movs	r3, #0
 8005b72:	9312      	str	r3, [sp, #72]	; 0x48
 8005b74:	7e23      	ldrb	r3, [r4, #24]
 8005b76:	2207      	movs	r2, #7
 8005b78:	930a      	str	r3, [sp, #40]	; 0x28
 8005b7a:	6823      	ldr	r3, [r4, #0]
 8005b7c:	900e      	str	r0, [sp, #56]	; 0x38
 8005b7e:	930d      	str	r3, [sp, #52]	; 0x34
 8005b80:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005b82:	682b      	ldr	r3, [r5, #0]
 8005b84:	05c9      	lsls	r1, r1, #23
 8005b86:	d547      	bpl.n	8005c18 <_printf_float+0xc4>
 8005b88:	189b      	adds	r3, r3, r2
 8005b8a:	4393      	bics	r3, r2
 8005b8c:	001a      	movs	r2, r3
 8005b8e:	3208      	adds	r2, #8
 8005b90:	602a      	str	r2, [r5, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	64a2      	str	r2, [r4, #72]	; 0x48
 8005b98:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005b9e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8005ba0:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ba2:	006b      	lsls	r3, r5, #1
 8005ba4:	085b      	lsrs	r3, r3, #1
 8005ba6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ba8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005baa:	4ba7      	ldr	r3, [pc, #668]	; (8005e48 <_printf_float+0x2f4>)
 8005bac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005bae:	4252      	negs	r2, r2
 8005bb0:	f7fc f9b6 	bl	8001f20 <__aeabi_dcmpun>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	d131      	bne.n	8005c1c <_printf_float+0xc8>
 8005bb8:	2201      	movs	r2, #1
 8005bba:	4ba3      	ldr	r3, [pc, #652]	; (8005e48 <_printf_float+0x2f4>)
 8005bbc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005bbe:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005bc0:	4252      	negs	r2, r2
 8005bc2:	f7fa fc53 	bl	800046c <__aeabi_dcmple>
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	d128      	bne.n	8005c1c <_printf_float+0xc8>
 8005bca:	2200      	movs	r2, #0
 8005bcc:	2300      	movs	r3, #0
 8005bce:	0029      	movs	r1, r5
 8005bd0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005bd2:	f7fa fc41 	bl	8000458 <__aeabi_dcmplt>
 8005bd6:	2800      	cmp	r0, #0
 8005bd8:	d003      	beq.n	8005be2 <_printf_float+0x8e>
 8005bda:	0023      	movs	r3, r4
 8005bdc:	222d      	movs	r2, #45	; 0x2d
 8005bde:	3343      	adds	r3, #67	; 0x43
 8005be0:	701a      	strb	r2, [r3, #0]
 8005be2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005be4:	4d99      	ldr	r5, [pc, #612]	; (8005e4c <_printf_float+0x2f8>)
 8005be6:	2b47      	cmp	r3, #71	; 0x47
 8005be8:	d900      	bls.n	8005bec <_printf_float+0x98>
 8005bea:	4d99      	ldr	r5, [pc, #612]	; (8005e50 <_printf_float+0x2fc>)
 8005bec:	2303      	movs	r3, #3
 8005bee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005bf0:	6123      	str	r3, [r4, #16]
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	439a      	bics	r2, r3
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	6022      	str	r2, [r4, #0]
 8005bfa:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bfe:	0021      	movs	r1, r4
 8005c00:	0038      	movs	r0, r7
 8005c02:	9600      	str	r6, [sp, #0]
 8005c04:	aa13      	add	r2, sp, #76	; 0x4c
 8005c06:	f000 f9e7 	bl	8005fd8 <_printf_common>
 8005c0a:	1c43      	adds	r3, r0, #1
 8005c0c:	d000      	beq.n	8005c10 <_printf_float+0xbc>
 8005c0e:	e0a2      	b.n	8005d56 <_printf_float+0x202>
 8005c10:	2001      	movs	r0, #1
 8005c12:	4240      	negs	r0, r0
 8005c14:	b015      	add	sp, #84	; 0x54
 8005c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c18:	3307      	adds	r3, #7
 8005c1a:	e7b6      	b.n	8005b8a <_printf_float+0x36>
 8005c1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c1e:	002b      	movs	r3, r5
 8005c20:	0010      	movs	r0, r2
 8005c22:	0029      	movs	r1, r5
 8005c24:	f7fc f97c 	bl	8001f20 <__aeabi_dcmpun>
 8005c28:	2800      	cmp	r0, #0
 8005c2a:	d00b      	beq.n	8005c44 <_printf_float+0xf0>
 8005c2c:	2d00      	cmp	r5, #0
 8005c2e:	da03      	bge.n	8005c38 <_printf_float+0xe4>
 8005c30:	0023      	movs	r3, r4
 8005c32:	222d      	movs	r2, #45	; 0x2d
 8005c34:	3343      	adds	r3, #67	; 0x43
 8005c36:	701a      	strb	r2, [r3, #0]
 8005c38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c3a:	4d86      	ldr	r5, [pc, #536]	; (8005e54 <_printf_float+0x300>)
 8005c3c:	2b47      	cmp	r3, #71	; 0x47
 8005c3e:	d9d5      	bls.n	8005bec <_printf_float+0x98>
 8005c40:	4d85      	ldr	r5, [pc, #532]	; (8005e58 <_printf_float+0x304>)
 8005c42:	e7d3      	b.n	8005bec <_printf_float+0x98>
 8005c44:	2220      	movs	r2, #32
 8005c46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005c48:	6863      	ldr	r3, [r4, #4]
 8005c4a:	4391      	bics	r1, r2
 8005c4c:	910f      	str	r1, [sp, #60]	; 0x3c
 8005c4e:	1c5a      	adds	r2, r3, #1
 8005c50:	d149      	bne.n	8005ce6 <_printf_float+0x192>
 8005c52:	3307      	adds	r3, #7
 8005c54:	6063      	str	r3, [r4, #4]
 8005c56:	2380      	movs	r3, #128	; 0x80
 8005c58:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c5a:	00db      	lsls	r3, r3, #3
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	2200      	movs	r2, #0
 8005c60:	9206      	str	r2, [sp, #24]
 8005c62:	aa12      	add	r2, sp, #72	; 0x48
 8005c64:	9205      	str	r2, [sp, #20]
 8005c66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c68:	a908      	add	r1, sp, #32
 8005c6a:	9204      	str	r2, [sp, #16]
 8005c6c:	aa11      	add	r2, sp, #68	; 0x44
 8005c6e:	9203      	str	r2, [sp, #12]
 8005c70:	2223      	movs	r2, #35	; 0x23
 8005c72:	6023      	str	r3, [r4, #0]
 8005c74:	9301      	str	r3, [sp, #4]
 8005c76:	6863      	ldr	r3, [r4, #4]
 8005c78:	1852      	adds	r2, r2, r1
 8005c7a:	9202      	str	r2, [sp, #8]
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	0038      	movs	r0, r7
 8005c80:	002b      	movs	r3, r5
 8005c82:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c84:	f7ff febc 	bl	8005a00 <__cvt>
 8005c88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c8a:	0005      	movs	r5, r0
 8005c8c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005c8e:	2b47      	cmp	r3, #71	; 0x47
 8005c90:	d108      	bne.n	8005ca4 <_printf_float+0x150>
 8005c92:	1ccb      	adds	r3, r1, #3
 8005c94:	db02      	blt.n	8005c9c <_printf_float+0x148>
 8005c96:	6863      	ldr	r3, [r4, #4]
 8005c98:	4299      	cmp	r1, r3
 8005c9a:	dd48      	ble.n	8005d2e <_printf_float+0x1da>
 8005c9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c9e:	3b02      	subs	r3, #2
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	930a      	str	r3, [sp, #40]	; 0x28
 8005ca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ca6:	2b65      	cmp	r3, #101	; 0x65
 8005ca8:	d824      	bhi.n	8005cf4 <_printf_float+0x1a0>
 8005caa:	0020      	movs	r0, r4
 8005cac:	001a      	movs	r2, r3
 8005cae:	3901      	subs	r1, #1
 8005cb0:	3050      	adds	r0, #80	; 0x50
 8005cb2:	9111      	str	r1, [sp, #68]	; 0x44
 8005cb4:	f7ff ff07 	bl	8005ac6 <__exponent>
 8005cb8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005cba:	900b      	str	r0, [sp, #44]	; 0x2c
 8005cbc:	1813      	adds	r3, r2, r0
 8005cbe:	6123      	str	r3, [r4, #16]
 8005cc0:	2a01      	cmp	r2, #1
 8005cc2:	dc02      	bgt.n	8005cca <_printf_float+0x176>
 8005cc4:	6822      	ldr	r2, [r4, #0]
 8005cc6:	07d2      	lsls	r2, r2, #31
 8005cc8:	d501      	bpl.n	8005cce <_printf_float+0x17a>
 8005cca:	3301      	adds	r3, #1
 8005ccc:	6123      	str	r3, [r4, #16]
 8005cce:	2323      	movs	r3, #35	; 0x23
 8005cd0:	aa08      	add	r2, sp, #32
 8005cd2:	189b      	adds	r3, r3, r2
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d100      	bne.n	8005cdc <_printf_float+0x188>
 8005cda:	e78f      	b.n	8005bfc <_printf_float+0xa8>
 8005cdc:	0023      	movs	r3, r4
 8005cde:	222d      	movs	r2, #45	; 0x2d
 8005ce0:	3343      	adds	r3, #67	; 0x43
 8005ce2:	701a      	strb	r2, [r3, #0]
 8005ce4:	e78a      	b.n	8005bfc <_printf_float+0xa8>
 8005ce6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005ce8:	2a47      	cmp	r2, #71	; 0x47
 8005cea:	d1b4      	bne.n	8005c56 <_printf_float+0x102>
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1b2      	bne.n	8005c56 <_printf_float+0x102>
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	e7af      	b.n	8005c54 <_printf_float+0x100>
 8005cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cf6:	2b66      	cmp	r3, #102	; 0x66
 8005cf8:	d11b      	bne.n	8005d32 <_printf_float+0x1de>
 8005cfa:	6863      	ldr	r3, [r4, #4]
 8005cfc:	2900      	cmp	r1, #0
 8005cfe:	dd0d      	ble.n	8005d1c <_printf_float+0x1c8>
 8005d00:	6121      	str	r1, [r4, #16]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d102      	bne.n	8005d0c <_printf_float+0x1b8>
 8005d06:	6822      	ldr	r2, [r4, #0]
 8005d08:	07d2      	lsls	r2, r2, #31
 8005d0a:	d502      	bpl.n	8005d12 <_printf_float+0x1be>
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	1859      	adds	r1, r3, r1
 8005d10:	6121      	str	r1, [r4, #16]
 8005d12:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d14:	65a3      	str	r3, [r4, #88]	; 0x58
 8005d16:	2300      	movs	r3, #0
 8005d18:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d1a:	e7d8      	b.n	8005cce <_printf_float+0x17a>
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d103      	bne.n	8005d28 <_printf_float+0x1d4>
 8005d20:	2201      	movs	r2, #1
 8005d22:	6821      	ldr	r1, [r4, #0]
 8005d24:	4211      	tst	r1, r2
 8005d26:	d000      	beq.n	8005d2a <_printf_float+0x1d6>
 8005d28:	1c9a      	adds	r2, r3, #2
 8005d2a:	6122      	str	r2, [r4, #16]
 8005d2c:	e7f1      	b.n	8005d12 <_printf_float+0x1be>
 8005d2e:	2367      	movs	r3, #103	; 0x67
 8005d30:	930a      	str	r3, [sp, #40]	; 0x28
 8005d32:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005d36:	4293      	cmp	r3, r2
 8005d38:	db06      	blt.n	8005d48 <_printf_float+0x1f4>
 8005d3a:	6822      	ldr	r2, [r4, #0]
 8005d3c:	6123      	str	r3, [r4, #16]
 8005d3e:	07d2      	lsls	r2, r2, #31
 8005d40:	d5e7      	bpl.n	8005d12 <_printf_float+0x1be>
 8005d42:	3301      	adds	r3, #1
 8005d44:	6123      	str	r3, [r4, #16]
 8005d46:	e7e4      	b.n	8005d12 <_printf_float+0x1be>
 8005d48:	2101      	movs	r1, #1
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	dc01      	bgt.n	8005d52 <_printf_float+0x1fe>
 8005d4e:	1849      	adds	r1, r1, r1
 8005d50:	1ac9      	subs	r1, r1, r3
 8005d52:	1852      	adds	r2, r2, r1
 8005d54:	e7e9      	b.n	8005d2a <_printf_float+0x1d6>
 8005d56:	6822      	ldr	r2, [r4, #0]
 8005d58:	0553      	lsls	r3, r2, #21
 8005d5a:	d407      	bmi.n	8005d6c <_printf_float+0x218>
 8005d5c:	6923      	ldr	r3, [r4, #16]
 8005d5e:	002a      	movs	r2, r5
 8005d60:	0038      	movs	r0, r7
 8005d62:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d64:	47b0      	blx	r6
 8005d66:	1c43      	adds	r3, r0, #1
 8005d68:	d128      	bne.n	8005dbc <_printf_float+0x268>
 8005d6a:	e751      	b.n	8005c10 <_printf_float+0xbc>
 8005d6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d6e:	2b65      	cmp	r3, #101	; 0x65
 8005d70:	d800      	bhi.n	8005d74 <_printf_float+0x220>
 8005d72:	e0e1      	b.n	8005f38 <_printf_float+0x3e4>
 8005d74:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005d76:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005d78:	2200      	movs	r2, #0
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	f7fa fb66 	bl	800044c <__aeabi_dcmpeq>
 8005d80:	2800      	cmp	r0, #0
 8005d82:	d031      	beq.n	8005de8 <_printf_float+0x294>
 8005d84:	2301      	movs	r3, #1
 8005d86:	0038      	movs	r0, r7
 8005d88:	4a34      	ldr	r2, [pc, #208]	; (8005e5c <_printf_float+0x308>)
 8005d8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d8c:	47b0      	blx	r6
 8005d8e:	1c43      	adds	r3, r0, #1
 8005d90:	d100      	bne.n	8005d94 <_printf_float+0x240>
 8005d92:	e73d      	b.n	8005c10 <_printf_float+0xbc>
 8005d94:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d96:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	db02      	blt.n	8005da2 <_printf_float+0x24e>
 8005d9c:	6823      	ldr	r3, [r4, #0]
 8005d9e:	07db      	lsls	r3, r3, #31
 8005da0:	d50c      	bpl.n	8005dbc <_printf_float+0x268>
 8005da2:	0038      	movs	r0, r7
 8005da4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005da6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005da8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005daa:	47b0      	blx	r6
 8005dac:	2500      	movs	r5, #0
 8005dae:	1c43      	adds	r3, r0, #1
 8005db0:	d100      	bne.n	8005db4 <_printf_float+0x260>
 8005db2:	e72d      	b.n	8005c10 <_printf_float+0xbc>
 8005db4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005db6:	3b01      	subs	r3, #1
 8005db8:	42ab      	cmp	r3, r5
 8005dba:	dc0a      	bgt.n	8005dd2 <_printf_float+0x27e>
 8005dbc:	6823      	ldr	r3, [r4, #0]
 8005dbe:	079b      	lsls	r3, r3, #30
 8005dc0:	d500      	bpl.n	8005dc4 <_printf_float+0x270>
 8005dc2:	e106      	b.n	8005fd2 <_printf_float+0x47e>
 8005dc4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005dc6:	68e0      	ldr	r0, [r4, #12]
 8005dc8:	4298      	cmp	r0, r3
 8005dca:	db00      	blt.n	8005dce <_printf_float+0x27a>
 8005dcc:	e722      	b.n	8005c14 <_printf_float+0xc0>
 8005dce:	0018      	movs	r0, r3
 8005dd0:	e720      	b.n	8005c14 <_printf_float+0xc0>
 8005dd2:	0022      	movs	r2, r4
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	0038      	movs	r0, r7
 8005dd8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dda:	321a      	adds	r2, #26
 8005ddc:	47b0      	blx	r6
 8005dde:	1c43      	adds	r3, r0, #1
 8005de0:	d100      	bne.n	8005de4 <_printf_float+0x290>
 8005de2:	e715      	b.n	8005c10 <_printf_float+0xbc>
 8005de4:	3501      	adds	r5, #1
 8005de6:	e7e5      	b.n	8005db4 <_printf_float+0x260>
 8005de8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	dc38      	bgt.n	8005e60 <_printf_float+0x30c>
 8005dee:	2301      	movs	r3, #1
 8005df0:	0038      	movs	r0, r7
 8005df2:	4a1a      	ldr	r2, [pc, #104]	; (8005e5c <_printf_float+0x308>)
 8005df4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005df6:	47b0      	blx	r6
 8005df8:	1c43      	adds	r3, r0, #1
 8005dfa:	d100      	bne.n	8005dfe <_printf_float+0x2aa>
 8005dfc:	e708      	b.n	8005c10 <_printf_float+0xbc>
 8005dfe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e00:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e02:	4313      	orrs	r3, r2
 8005e04:	d102      	bne.n	8005e0c <_printf_float+0x2b8>
 8005e06:	6823      	ldr	r3, [r4, #0]
 8005e08:	07db      	lsls	r3, r3, #31
 8005e0a:	d5d7      	bpl.n	8005dbc <_printf_float+0x268>
 8005e0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e0e:	0038      	movs	r0, r7
 8005e10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e12:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e14:	47b0      	blx	r6
 8005e16:	1c43      	adds	r3, r0, #1
 8005e18:	d100      	bne.n	8005e1c <_printf_float+0x2c8>
 8005e1a:	e6f9      	b.n	8005c10 <_printf_float+0xbc>
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e24:	425b      	negs	r3, r3
 8005e26:	4293      	cmp	r3, r2
 8005e28:	dc01      	bgt.n	8005e2e <_printf_float+0x2da>
 8005e2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e2c:	e797      	b.n	8005d5e <_printf_float+0x20a>
 8005e2e:	0022      	movs	r2, r4
 8005e30:	2301      	movs	r3, #1
 8005e32:	0038      	movs	r0, r7
 8005e34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e36:	321a      	adds	r2, #26
 8005e38:	47b0      	blx	r6
 8005e3a:	1c43      	adds	r3, r0, #1
 8005e3c:	d100      	bne.n	8005e40 <_printf_float+0x2ec>
 8005e3e:	e6e7      	b.n	8005c10 <_printf_float+0xbc>
 8005e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e42:	3301      	adds	r3, #1
 8005e44:	e7eb      	b.n	8005e1e <_printf_float+0x2ca>
 8005e46:	46c0      	nop			; (mov r8, r8)
 8005e48:	7fefffff 	.word	0x7fefffff
 8005e4c:	08008a14 	.word	0x08008a14
 8005e50:	08008a18 	.word	0x08008a18
 8005e54:	08008a1c 	.word	0x08008a1c
 8005e58:	08008a20 	.word	0x08008a20
 8005e5c:	08008a24 	.word	0x08008a24
 8005e60:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e64:	920a      	str	r2, [sp, #40]	; 0x28
 8005e66:	429a      	cmp	r2, r3
 8005e68:	dd00      	ble.n	8005e6c <_printf_float+0x318>
 8005e6a:	930a      	str	r3, [sp, #40]	; 0x28
 8005e6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	dc3c      	bgt.n	8005eec <_printf_float+0x398>
 8005e72:	2300      	movs	r3, #0
 8005e74:	930d      	str	r3, [sp, #52]	; 0x34
 8005e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e78:	43db      	mvns	r3, r3
 8005e7a:	17db      	asrs	r3, r3, #31
 8005e7c:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e82:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e86:	4013      	ands	r3, r2
 8005e88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	dc34      	bgt.n	8005efc <_printf_float+0x3a8>
 8005e92:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e96:	4293      	cmp	r3, r2
 8005e98:	db3d      	blt.n	8005f16 <_printf_float+0x3c2>
 8005e9a:	6823      	ldr	r3, [r4, #0]
 8005e9c:	07db      	lsls	r3, r3, #31
 8005e9e:	d43a      	bmi.n	8005f16 <_printf_float+0x3c2>
 8005ea0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ea2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ea4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	1a52      	subs	r2, r2, r1
 8005eaa:	920a      	str	r2, [sp, #40]	; 0x28
 8005eac:	429a      	cmp	r2, r3
 8005eae:	dd00      	ble.n	8005eb2 <_printf_float+0x35e>
 8005eb0:	930a      	str	r3, [sp, #40]	; 0x28
 8005eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	dc36      	bgt.n	8005f26 <_printf_float+0x3d2>
 8005eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eba:	2500      	movs	r5, #0
 8005ebc:	43db      	mvns	r3, r3
 8005ebe:	17db      	asrs	r3, r3, #31
 8005ec0:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ec2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005ec4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005ec6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ec8:	1a9b      	subs	r3, r3, r2
 8005eca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ecc:	400a      	ands	r2, r1
 8005ece:	1a9b      	subs	r3, r3, r2
 8005ed0:	42ab      	cmp	r3, r5
 8005ed2:	dc00      	bgt.n	8005ed6 <_printf_float+0x382>
 8005ed4:	e772      	b.n	8005dbc <_printf_float+0x268>
 8005ed6:	0022      	movs	r2, r4
 8005ed8:	2301      	movs	r3, #1
 8005eda:	0038      	movs	r0, r7
 8005edc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ede:	321a      	adds	r2, #26
 8005ee0:	47b0      	blx	r6
 8005ee2:	1c43      	adds	r3, r0, #1
 8005ee4:	d100      	bne.n	8005ee8 <_printf_float+0x394>
 8005ee6:	e693      	b.n	8005c10 <_printf_float+0xbc>
 8005ee8:	3501      	adds	r5, #1
 8005eea:	e7ea      	b.n	8005ec2 <_printf_float+0x36e>
 8005eec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eee:	002a      	movs	r2, r5
 8005ef0:	0038      	movs	r0, r7
 8005ef2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ef4:	47b0      	blx	r6
 8005ef6:	1c43      	adds	r3, r0, #1
 8005ef8:	d1bb      	bne.n	8005e72 <_printf_float+0x31e>
 8005efa:	e689      	b.n	8005c10 <_printf_float+0xbc>
 8005efc:	0022      	movs	r2, r4
 8005efe:	2301      	movs	r3, #1
 8005f00:	0038      	movs	r0, r7
 8005f02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f04:	321a      	adds	r2, #26
 8005f06:	47b0      	blx	r6
 8005f08:	1c43      	adds	r3, r0, #1
 8005f0a:	d100      	bne.n	8005f0e <_printf_float+0x3ba>
 8005f0c:	e680      	b.n	8005c10 <_printf_float+0xbc>
 8005f0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f10:	3301      	adds	r3, #1
 8005f12:	930d      	str	r3, [sp, #52]	; 0x34
 8005f14:	e7b3      	b.n	8005e7e <_printf_float+0x32a>
 8005f16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f18:	0038      	movs	r0, r7
 8005f1a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f1e:	47b0      	blx	r6
 8005f20:	1c43      	adds	r3, r0, #1
 8005f22:	d1bd      	bne.n	8005ea0 <_printf_float+0x34c>
 8005f24:	e674      	b.n	8005c10 <_printf_float+0xbc>
 8005f26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f28:	0038      	movs	r0, r7
 8005f2a:	18ea      	adds	r2, r5, r3
 8005f2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f30:	47b0      	blx	r6
 8005f32:	1c43      	adds	r3, r0, #1
 8005f34:	d1c0      	bne.n	8005eb8 <_printf_float+0x364>
 8005f36:	e66b      	b.n	8005c10 <_printf_float+0xbc>
 8005f38:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	dc02      	bgt.n	8005f44 <_printf_float+0x3f0>
 8005f3e:	2301      	movs	r3, #1
 8005f40:	421a      	tst	r2, r3
 8005f42:	d034      	beq.n	8005fae <_printf_float+0x45a>
 8005f44:	2301      	movs	r3, #1
 8005f46:	002a      	movs	r2, r5
 8005f48:	0038      	movs	r0, r7
 8005f4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f4c:	47b0      	blx	r6
 8005f4e:	1c43      	adds	r3, r0, #1
 8005f50:	d100      	bne.n	8005f54 <_printf_float+0x400>
 8005f52:	e65d      	b.n	8005c10 <_printf_float+0xbc>
 8005f54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f56:	0038      	movs	r0, r7
 8005f58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f5c:	47b0      	blx	r6
 8005f5e:	1c43      	adds	r3, r0, #1
 8005f60:	d100      	bne.n	8005f64 <_printf_float+0x410>
 8005f62:	e655      	b.n	8005c10 <_printf_float+0xbc>
 8005f64:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005f66:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005f68:	2200      	movs	r2, #0
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	f7fa fa6e 	bl	800044c <__aeabi_dcmpeq>
 8005f70:	2800      	cmp	r0, #0
 8005f72:	d11a      	bne.n	8005faa <_printf_float+0x456>
 8005f74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f76:	1c6a      	adds	r2, r5, #1
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	0038      	movs	r0, r7
 8005f7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f7e:	47b0      	blx	r6
 8005f80:	1c43      	adds	r3, r0, #1
 8005f82:	d10e      	bne.n	8005fa2 <_printf_float+0x44e>
 8005f84:	e644      	b.n	8005c10 <_printf_float+0xbc>
 8005f86:	0022      	movs	r2, r4
 8005f88:	2301      	movs	r3, #1
 8005f8a:	0038      	movs	r0, r7
 8005f8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f8e:	321a      	adds	r2, #26
 8005f90:	47b0      	blx	r6
 8005f92:	1c43      	adds	r3, r0, #1
 8005f94:	d100      	bne.n	8005f98 <_printf_float+0x444>
 8005f96:	e63b      	b.n	8005c10 <_printf_float+0xbc>
 8005f98:	3501      	adds	r5, #1
 8005f9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f9c:	3b01      	subs	r3, #1
 8005f9e:	42ab      	cmp	r3, r5
 8005fa0:	dcf1      	bgt.n	8005f86 <_printf_float+0x432>
 8005fa2:	0022      	movs	r2, r4
 8005fa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fa6:	3250      	adds	r2, #80	; 0x50
 8005fa8:	e6da      	b.n	8005d60 <_printf_float+0x20c>
 8005faa:	2500      	movs	r5, #0
 8005fac:	e7f5      	b.n	8005f9a <_printf_float+0x446>
 8005fae:	002a      	movs	r2, r5
 8005fb0:	e7e3      	b.n	8005f7a <_printf_float+0x426>
 8005fb2:	0022      	movs	r2, r4
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	0038      	movs	r0, r7
 8005fb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fba:	3219      	adds	r2, #25
 8005fbc:	47b0      	blx	r6
 8005fbe:	1c43      	adds	r3, r0, #1
 8005fc0:	d100      	bne.n	8005fc4 <_printf_float+0x470>
 8005fc2:	e625      	b.n	8005c10 <_printf_float+0xbc>
 8005fc4:	3501      	adds	r5, #1
 8005fc6:	68e3      	ldr	r3, [r4, #12]
 8005fc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005fca:	1a9b      	subs	r3, r3, r2
 8005fcc:	42ab      	cmp	r3, r5
 8005fce:	dcf0      	bgt.n	8005fb2 <_printf_float+0x45e>
 8005fd0:	e6f8      	b.n	8005dc4 <_printf_float+0x270>
 8005fd2:	2500      	movs	r5, #0
 8005fd4:	e7f7      	b.n	8005fc6 <_printf_float+0x472>
 8005fd6:	46c0      	nop			; (mov r8, r8)

08005fd8 <_printf_common>:
 8005fd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fda:	0015      	movs	r5, r2
 8005fdc:	9301      	str	r3, [sp, #4]
 8005fde:	688a      	ldr	r2, [r1, #8]
 8005fe0:	690b      	ldr	r3, [r1, #16]
 8005fe2:	000c      	movs	r4, r1
 8005fe4:	9000      	str	r0, [sp, #0]
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	da00      	bge.n	8005fec <_printf_common+0x14>
 8005fea:	0013      	movs	r3, r2
 8005fec:	0022      	movs	r2, r4
 8005fee:	602b      	str	r3, [r5, #0]
 8005ff0:	3243      	adds	r2, #67	; 0x43
 8005ff2:	7812      	ldrb	r2, [r2, #0]
 8005ff4:	2a00      	cmp	r2, #0
 8005ff6:	d001      	beq.n	8005ffc <_printf_common+0x24>
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	602b      	str	r3, [r5, #0]
 8005ffc:	6823      	ldr	r3, [r4, #0]
 8005ffe:	069b      	lsls	r3, r3, #26
 8006000:	d502      	bpl.n	8006008 <_printf_common+0x30>
 8006002:	682b      	ldr	r3, [r5, #0]
 8006004:	3302      	adds	r3, #2
 8006006:	602b      	str	r3, [r5, #0]
 8006008:	6822      	ldr	r2, [r4, #0]
 800600a:	2306      	movs	r3, #6
 800600c:	0017      	movs	r7, r2
 800600e:	401f      	ands	r7, r3
 8006010:	421a      	tst	r2, r3
 8006012:	d027      	beq.n	8006064 <_printf_common+0x8c>
 8006014:	0023      	movs	r3, r4
 8006016:	3343      	adds	r3, #67	; 0x43
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	1e5a      	subs	r2, r3, #1
 800601c:	4193      	sbcs	r3, r2
 800601e:	6822      	ldr	r2, [r4, #0]
 8006020:	0692      	lsls	r2, r2, #26
 8006022:	d430      	bmi.n	8006086 <_printf_common+0xae>
 8006024:	0022      	movs	r2, r4
 8006026:	9901      	ldr	r1, [sp, #4]
 8006028:	9800      	ldr	r0, [sp, #0]
 800602a:	9e08      	ldr	r6, [sp, #32]
 800602c:	3243      	adds	r2, #67	; 0x43
 800602e:	47b0      	blx	r6
 8006030:	1c43      	adds	r3, r0, #1
 8006032:	d025      	beq.n	8006080 <_printf_common+0xa8>
 8006034:	2306      	movs	r3, #6
 8006036:	6820      	ldr	r0, [r4, #0]
 8006038:	682a      	ldr	r2, [r5, #0]
 800603a:	68e1      	ldr	r1, [r4, #12]
 800603c:	2500      	movs	r5, #0
 800603e:	4003      	ands	r3, r0
 8006040:	2b04      	cmp	r3, #4
 8006042:	d103      	bne.n	800604c <_printf_common+0x74>
 8006044:	1a8d      	subs	r5, r1, r2
 8006046:	43eb      	mvns	r3, r5
 8006048:	17db      	asrs	r3, r3, #31
 800604a:	401d      	ands	r5, r3
 800604c:	68a3      	ldr	r3, [r4, #8]
 800604e:	6922      	ldr	r2, [r4, #16]
 8006050:	4293      	cmp	r3, r2
 8006052:	dd01      	ble.n	8006058 <_printf_common+0x80>
 8006054:	1a9b      	subs	r3, r3, r2
 8006056:	18ed      	adds	r5, r5, r3
 8006058:	2700      	movs	r7, #0
 800605a:	42bd      	cmp	r5, r7
 800605c:	d120      	bne.n	80060a0 <_printf_common+0xc8>
 800605e:	2000      	movs	r0, #0
 8006060:	e010      	b.n	8006084 <_printf_common+0xac>
 8006062:	3701      	adds	r7, #1
 8006064:	68e3      	ldr	r3, [r4, #12]
 8006066:	682a      	ldr	r2, [r5, #0]
 8006068:	1a9b      	subs	r3, r3, r2
 800606a:	42bb      	cmp	r3, r7
 800606c:	ddd2      	ble.n	8006014 <_printf_common+0x3c>
 800606e:	0022      	movs	r2, r4
 8006070:	2301      	movs	r3, #1
 8006072:	9901      	ldr	r1, [sp, #4]
 8006074:	9800      	ldr	r0, [sp, #0]
 8006076:	9e08      	ldr	r6, [sp, #32]
 8006078:	3219      	adds	r2, #25
 800607a:	47b0      	blx	r6
 800607c:	1c43      	adds	r3, r0, #1
 800607e:	d1f0      	bne.n	8006062 <_printf_common+0x8a>
 8006080:	2001      	movs	r0, #1
 8006082:	4240      	negs	r0, r0
 8006084:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006086:	2030      	movs	r0, #48	; 0x30
 8006088:	18e1      	adds	r1, r4, r3
 800608a:	3143      	adds	r1, #67	; 0x43
 800608c:	7008      	strb	r0, [r1, #0]
 800608e:	0021      	movs	r1, r4
 8006090:	1c5a      	adds	r2, r3, #1
 8006092:	3145      	adds	r1, #69	; 0x45
 8006094:	7809      	ldrb	r1, [r1, #0]
 8006096:	18a2      	adds	r2, r4, r2
 8006098:	3243      	adds	r2, #67	; 0x43
 800609a:	3302      	adds	r3, #2
 800609c:	7011      	strb	r1, [r2, #0]
 800609e:	e7c1      	b.n	8006024 <_printf_common+0x4c>
 80060a0:	0022      	movs	r2, r4
 80060a2:	2301      	movs	r3, #1
 80060a4:	9901      	ldr	r1, [sp, #4]
 80060a6:	9800      	ldr	r0, [sp, #0]
 80060a8:	9e08      	ldr	r6, [sp, #32]
 80060aa:	321a      	adds	r2, #26
 80060ac:	47b0      	blx	r6
 80060ae:	1c43      	adds	r3, r0, #1
 80060b0:	d0e6      	beq.n	8006080 <_printf_common+0xa8>
 80060b2:	3701      	adds	r7, #1
 80060b4:	e7d1      	b.n	800605a <_printf_common+0x82>
	...

080060b8 <_printf_i>:
 80060b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060ba:	b08b      	sub	sp, #44	; 0x2c
 80060bc:	9206      	str	r2, [sp, #24]
 80060be:	000a      	movs	r2, r1
 80060c0:	3243      	adds	r2, #67	; 0x43
 80060c2:	9307      	str	r3, [sp, #28]
 80060c4:	9005      	str	r0, [sp, #20]
 80060c6:	9204      	str	r2, [sp, #16]
 80060c8:	7e0a      	ldrb	r2, [r1, #24]
 80060ca:	000c      	movs	r4, r1
 80060cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80060ce:	2a78      	cmp	r2, #120	; 0x78
 80060d0:	d807      	bhi.n	80060e2 <_printf_i+0x2a>
 80060d2:	2a62      	cmp	r2, #98	; 0x62
 80060d4:	d809      	bhi.n	80060ea <_printf_i+0x32>
 80060d6:	2a00      	cmp	r2, #0
 80060d8:	d100      	bne.n	80060dc <_printf_i+0x24>
 80060da:	e0c1      	b.n	8006260 <_printf_i+0x1a8>
 80060dc:	2a58      	cmp	r2, #88	; 0x58
 80060de:	d100      	bne.n	80060e2 <_printf_i+0x2a>
 80060e0:	e08c      	b.n	80061fc <_printf_i+0x144>
 80060e2:	0026      	movs	r6, r4
 80060e4:	3642      	adds	r6, #66	; 0x42
 80060e6:	7032      	strb	r2, [r6, #0]
 80060e8:	e022      	b.n	8006130 <_printf_i+0x78>
 80060ea:	0010      	movs	r0, r2
 80060ec:	3863      	subs	r0, #99	; 0x63
 80060ee:	2815      	cmp	r0, #21
 80060f0:	d8f7      	bhi.n	80060e2 <_printf_i+0x2a>
 80060f2:	f7fa f81b 	bl	800012c <__gnu_thumb1_case_shi>
 80060f6:	0016      	.short	0x0016
 80060f8:	fff6001f 	.word	0xfff6001f
 80060fc:	fff6fff6 	.word	0xfff6fff6
 8006100:	001ffff6 	.word	0x001ffff6
 8006104:	fff6fff6 	.word	0xfff6fff6
 8006108:	fff6fff6 	.word	0xfff6fff6
 800610c:	003600a8 	.word	0x003600a8
 8006110:	fff6009a 	.word	0xfff6009a
 8006114:	00b9fff6 	.word	0x00b9fff6
 8006118:	0036fff6 	.word	0x0036fff6
 800611c:	fff6fff6 	.word	0xfff6fff6
 8006120:	009e      	.short	0x009e
 8006122:	0026      	movs	r6, r4
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	3642      	adds	r6, #66	; 0x42
 8006128:	1d11      	adds	r1, r2, #4
 800612a:	6019      	str	r1, [r3, #0]
 800612c:	6813      	ldr	r3, [r2, #0]
 800612e:	7033      	strb	r3, [r6, #0]
 8006130:	2301      	movs	r3, #1
 8006132:	e0a7      	b.n	8006284 <_printf_i+0x1cc>
 8006134:	6808      	ldr	r0, [r1, #0]
 8006136:	6819      	ldr	r1, [r3, #0]
 8006138:	1d0a      	adds	r2, r1, #4
 800613a:	0605      	lsls	r5, r0, #24
 800613c:	d50b      	bpl.n	8006156 <_printf_i+0x9e>
 800613e:	680d      	ldr	r5, [r1, #0]
 8006140:	601a      	str	r2, [r3, #0]
 8006142:	2d00      	cmp	r5, #0
 8006144:	da03      	bge.n	800614e <_printf_i+0x96>
 8006146:	232d      	movs	r3, #45	; 0x2d
 8006148:	9a04      	ldr	r2, [sp, #16]
 800614a:	426d      	negs	r5, r5
 800614c:	7013      	strb	r3, [r2, #0]
 800614e:	4b61      	ldr	r3, [pc, #388]	; (80062d4 <_printf_i+0x21c>)
 8006150:	270a      	movs	r7, #10
 8006152:	9303      	str	r3, [sp, #12]
 8006154:	e01b      	b.n	800618e <_printf_i+0xd6>
 8006156:	680d      	ldr	r5, [r1, #0]
 8006158:	601a      	str	r2, [r3, #0]
 800615a:	0641      	lsls	r1, r0, #25
 800615c:	d5f1      	bpl.n	8006142 <_printf_i+0x8a>
 800615e:	b22d      	sxth	r5, r5
 8006160:	e7ef      	b.n	8006142 <_printf_i+0x8a>
 8006162:	680d      	ldr	r5, [r1, #0]
 8006164:	6819      	ldr	r1, [r3, #0]
 8006166:	1d08      	adds	r0, r1, #4
 8006168:	6018      	str	r0, [r3, #0]
 800616a:	062e      	lsls	r6, r5, #24
 800616c:	d501      	bpl.n	8006172 <_printf_i+0xba>
 800616e:	680d      	ldr	r5, [r1, #0]
 8006170:	e003      	b.n	800617a <_printf_i+0xc2>
 8006172:	066d      	lsls	r5, r5, #25
 8006174:	d5fb      	bpl.n	800616e <_printf_i+0xb6>
 8006176:	680d      	ldr	r5, [r1, #0]
 8006178:	b2ad      	uxth	r5, r5
 800617a:	4b56      	ldr	r3, [pc, #344]	; (80062d4 <_printf_i+0x21c>)
 800617c:	2708      	movs	r7, #8
 800617e:	9303      	str	r3, [sp, #12]
 8006180:	2a6f      	cmp	r2, #111	; 0x6f
 8006182:	d000      	beq.n	8006186 <_printf_i+0xce>
 8006184:	3702      	adds	r7, #2
 8006186:	0023      	movs	r3, r4
 8006188:	2200      	movs	r2, #0
 800618a:	3343      	adds	r3, #67	; 0x43
 800618c:	701a      	strb	r2, [r3, #0]
 800618e:	6863      	ldr	r3, [r4, #4]
 8006190:	60a3      	str	r3, [r4, #8]
 8006192:	2b00      	cmp	r3, #0
 8006194:	db03      	blt.n	800619e <_printf_i+0xe6>
 8006196:	2204      	movs	r2, #4
 8006198:	6821      	ldr	r1, [r4, #0]
 800619a:	4391      	bics	r1, r2
 800619c:	6021      	str	r1, [r4, #0]
 800619e:	2d00      	cmp	r5, #0
 80061a0:	d102      	bne.n	80061a8 <_printf_i+0xf0>
 80061a2:	9e04      	ldr	r6, [sp, #16]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d00c      	beq.n	80061c2 <_printf_i+0x10a>
 80061a8:	9e04      	ldr	r6, [sp, #16]
 80061aa:	0028      	movs	r0, r5
 80061ac:	0039      	movs	r1, r7
 80061ae:	f7fa f84d 	bl	800024c <__aeabi_uidivmod>
 80061b2:	9b03      	ldr	r3, [sp, #12]
 80061b4:	3e01      	subs	r6, #1
 80061b6:	5c5b      	ldrb	r3, [r3, r1]
 80061b8:	7033      	strb	r3, [r6, #0]
 80061ba:	002b      	movs	r3, r5
 80061bc:	0005      	movs	r5, r0
 80061be:	429f      	cmp	r7, r3
 80061c0:	d9f3      	bls.n	80061aa <_printf_i+0xf2>
 80061c2:	2f08      	cmp	r7, #8
 80061c4:	d109      	bne.n	80061da <_printf_i+0x122>
 80061c6:	6823      	ldr	r3, [r4, #0]
 80061c8:	07db      	lsls	r3, r3, #31
 80061ca:	d506      	bpl.n	80061da <_printf_i+0x122>
 80061cc:	6863      	ldr	r3, [r4, #4]
 80061ce:	6922      	ldr	r2, [r4, #16]
 80061d0:	4293      	cmp	r3, r2
 80061d2:	dc02      	bgt.n	80061da <_printf_i+0x122>
 80061d4:	2330      	movs	r3, #48	; 0x30
 80061d6:	3e01      	subs	r6, #1
 80061d8:	7033      	strb	r3, [r6, #0]
 80061da:	9b04      	ldr	r3, [sp, #16]
 80061dc:	1b9b      	subs	r3, r3, r6
 80061de:	6123      	str	r3, [r4, #16]
 80061e0:	9b07      	ldr	r3, [sp, #28]
 80061e2:	0021      	movs	r1, r4
 80061e4:	9300      	str	r3, [sp, #0]
 80061e6:	9805      	ldr	r0, [sp, #20]
 80061e8:	9b06      	ldr	r3, [sp, #24]
 80061ea:	aa09      	add	r2, sp, #36	; 0x24
 80061ec:	f7ff fef4 	bl	8005fd8 <_printf_common>
 80061f0:	1c43      	adds	r3, r0, #1
 80061f2:	d14c      	bne.n	800628e <_printf_i+0x1d6>
 80061f4:	2001      	movs	r0, #1
 80061f6:	4240      	negs	r0, r0
 80061f8:	b00b      	add	sp, #44	; 0x2c
 80061fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061fc:	3145      	adds	r1, #69	; 0x45
 80061fe:	700a      	strb	r2, [r1, #0]
 8006200:	4a34      	ldr	r2, [pc, #208]	; (80062d4 <_printf_i+0x21c>)
 8006202:	9203      	str	r2, [sp, #12]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	6821      	ldr	r1, [r4, #0]
 8006208:	ca20      	ldmia	r2!, {r5}
 800620a:	601a      	str	r2, [r3, #0]
 800620c:	0608      	lsls	r0, r1, #24
 800620e:	d516      	bpl.n	800623e <_printf_i+0x186>
 8006210:	07cb      	lsls	r3, r1, #31
 8006212:	d502      	bpl.n	800621a <_printf_i+0x162>
 8006214:	2320      	movs	r3, #32
 8006216:	4319      	orrs	r1, r3
 8006218:	6021      	str	r1, [r4, #0]
 800621a:	2710      	movs	r7, #16
 800621c:	2d00      	cmp	r5, #0
 800621e:	d1b2      	bne.n	8006186 <_printf_i+0xce>
 8006220:	2320      	movs	r3, #32
 8006222:	6822      	ldr	r2, [r4, #0]
 8006224:	439a      	bics	r2, r3
 8006226:	6022      	str	r2, [r4, #0]
 8006228:	e7ad      	b.n	8006186 <_printf_i+0xce>
 800622a:	2220      	movs	r2, #32
 800622c:	6809      	ldr	r1, [r1, #0]
 800622e:	430a      	orrs	r2, r1
 8006230:	6022      	str	r2, [r4, #0]
 8006232:	0022      	movs	r2, r4
 8006234:	2178      	movs	r1, #120	; 0x78
 8006236:	3245      	adds	r2, #69	; 0x45
 8006238:	7011      	strb	r1, [r2, #0]
 800623a:	4a27      	ldr	r2, [pc, #156]	; (80062d8 <_printf_i+0x220>)
 800623c:	e7e1      	b.n	8006202 <_printf_i+0x14a>
 800623e:	0648      	lsls	r0, r1, #25
 8006240:	d5e6      	bpl.n	8006210 <_printf_i+0x158>
 8006242:	b2ad      	uxth	r5, r5
 8006244:	e7e4      	b.n	8006210 <_printf_i+0x158>
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	680d      	ldr	r5, [r1, #0]
 800624a:	1d10      	adds	r0, r2, #4
 800624c:	6949      	ldr	r1, [r1, #20]
 800624e:	6018      	str	r0, [r3, #0]
 8006250:	6813      	ldr	r3, [r2, #0]
 8006252:	062e      	lsls	r6, r5, #24
 8006254:	d501      	bpl.n	800625a <_printf_i+0x1a2>
 8006256:	6019      	str	r1, [r3, #0]
 8006258:	e002      	b.n	8006260 <_printf_i+0x1a8>
 800625a:	066d      	lsls	r5, r5, #25
 800625c:	d5fb      	bpl.n	8006256 <_printf_i+0x19e>
 800625e:	8019      	strh	r1, [r3, #0]
 8006260:	2300      	movs	r3, #0
 8006262:	9e04      	ldr	r6, [sp, #16]
 8006264:	6123      	str	r3, [r4, #16]
 8006266:	e7bb      	b.n	80061e0 <_printf_i+0x128>
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	1d11      	adds	r1, r2, #4
 800626c:	6019      	str	r1, [r3, #0]
 800626e:	6816      	ldr	r6, [r2, #0]
 8006270:	2100      	movs	r1, #0
 8006272:	0030      	movs	r0, r6
 8006274:	6862      	ldr	r2, [r4, #4]
 8006276:	f000 ff05 	bl	8007084 <memchr>
 800627a:	2800      	cmp	r0, #0
 800627c:	d001      	beq.n	8006282 <_printf_i+0x1ca>
 800627e:	1b80      	subs	r0, r0, r6
 8006280:	6060      	str	r0, [r4, #4]
 8006282:	6863      	ldr	r3, [r4, #4]
 8006284:	6123      	str	r3, [r4, #16]
 8006286:	2300      	movs	r3, #0
 8006288:	9a04      	ldr	r2, [sp, #16]
 800628a:	7013      	strb	r3, [r2, #0]
 800628c:	e7a8      	b.n	80061e0 <_printf_i+0x128>
 800628e:	6923      	ldr	r3, [r4, #16]
 8006290:	0032      	movs	r2, r6
 8006292:	9906      	ldr	r1, [sp, #24]
 8006294:	9805      	ldr	r0, [sp, #20]
 8006296:	9d07      	ldr	r5, [sp, #28]
 8006298:	47a8      	blx	r5
 800629a:	1c43      	adds	r3, r0, #1
 800629c:	d0aa      	beq.n	80061f4 <_printf_i+0x13c>
 800629e:	6823      	ldr	r3, [r4, #0]
 80062a0:	079b      	lsls	r3, r3, #30
 80062a2:	d415      	bmi.n	80062d0 <_printf_i+0x218>
 80062a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062a6:	68e0      	ldr	r0, [r4, #12]
 80062a8:	4298      	cmp	r0, r3
 80062aa:	daa5      	bge.n	80061f8 <_printf_i+0x140>
 80062ac:	0018      	movs	r0, r3
 80062ae:	e7a3      	b.n	80061f8 <_printf_i+0x140>
 80062b0:	0022      	movs	r2, r4
 80062b2:	2301      	movs	r3, #1
 80062b4:	9906      	ldr	r1, [sp, #24]
 80062b6:	9805      	ldr	r0, [sp, #20]
 80062b8:	9e07      	ldr	r6, [sp, #28]
 80062ba:	3219      	adds	r2, #25
 80062bc:	47b0      	blx	r6
 80062be:	1c43      	adds	r3, r0, #1
 80062c0:	d098      	beq.n	80061f4 <_printf_i+0x13c>
 80062c2:	3501      	adds	r5, #1
 80062c4:	68e3      	ldr	r3, [r4, #12]
 80062c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062c8:	1a9b      	subs	r3, r3, r2
 80062ca:	42ab      	cmp	r3, r5
 80062cc:	dcf0      	bgt.n	80062b0 <_printf_i+0x1f8>
 80062ce:	e7e9      	b.n	80062a4 <_printf_i+0x1ec>
 80062d0:	2500      	movs	r5, #0
 80062d2:	e7f7      	b.n	80062c4 <_printf_i+0x20c>
 80062d4:	08008a26 	.word	0x08008a26
 80062d8:	08008a37 	.word	0x08008a37

080062dc <siprintf>:
 80062dc:	b40e      	push	{r1, r2, r3}
 80062de:	b500      	push	{lr}
 80062e0:	490b      	ldr	r1, [pc, #44]	; (8006310 <siprintf+0x34>)
 80062e2:	b09c      	sub	sp, #112	; 0x70
 80062e4:	ab1d      	add	r3, sp, #116	; 0x74
 80062e6:	9002      	str	r0, [sp, #8]
 80062e8:	9006      	str	r0, [sp, #24]
 80062ea:	9107      	str	r1, [sp, #28]
 80062ec:	9104      	str	r1, [sp, #16]
 80062ee:	4809      	ldr	r0, [pc, #36]	; (8006314 <siprintf+0x38>)
 80062f0:	4909      	ldr	r1, [pc, #36]	; (8006318 <siprintf+0x3c>)
 80062f2:	cb04      	ldmia	r3!, {r2}
 80062f4:	9105      	str	r1, [sp, #20]
 80062f6:	6800      	ldr	r0, [r0, #0]
 80062f8:	a902      	add	r1, sp, #8
 80062fa:	9301      	str	r3, [sp, #4]
 80062fc:	f001 fbe2 	bl	8007ac4 <_svfiprintf_r>
 8006300:	2300      	movs	r3, #0
 8006302:	9a02      	ldr	r2, [sp, #8]
 8006304:	7013      	strb	r3, [r2, #0]
 8006306:	b01c      	add	sp, #112	; 0x70
 8006308:	bc08      	pop	{r3}
 800630a:	b003      	add	sp, #12
 800630c:	4718      	bx	r3
 800630e:	46c0      	nop			; (mov r8, r8)
 8006310:	7fffffff 	.word	0x7fffffff
 8006314:	2000000c 	.word	0x2000000c
 8006318:	ffff0208 	.word	0xffff0208

0800631c <quorem>:
 800631c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800631e:	0006      	movs	r6, r0
 8006320:	690b      	ldr	r3, [r1, #16]
 8006322:	6932      	ldr	r2, [r6, #16]
 8006324:	b087      	sub	sp, #28
 8006326:	2000      	movs	r0, #0
 8006328:	9103      	str	r1, [sp, #12]
 800632a:	429a      	cmp	r2, r3
 800632c:	db65      	blt.n	80063fa <quorem+0xde>
 800632e:	3b01      	subs	r3, #1
 8006330:	009c      	lsls	r4, r3, #2
 8006332:	9300      	str	r3, [sp, #0]
 8006334:	000b      	movs	r3, r1
 8006336:	3314      	adds	r3, #20
 8006338:	9305      	str	r3, [sp, #20]
 800633a:	191b      	adds	r3, r3, r4
 800633c:	9304      	str	r3, [sp, #16]
 800633e:	0033      	movs	r3, r6
 8006340:	3314      	adds	r3, #20
 8006342:	9302      	str	r3, [sp, #8]
 8006344:	191c      	adds	r4, r3, r4
 8006346:	9b04      	ldr	r3, [sp, #16]
 8006348:	6827      	ldr	r7, [r4, #0]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	0038      	movs	r0, r7
 800634e:	1c5d      	adds	r5, r3, #1
 8006350:	0029      	movs	r1, r5
 8006352:	9301      	str	r3, [sp, #4]
 8006354:	f7f9 fef4 	bl	8000140 <__udivsi3>
 8006358:	9001      	str	r0, [sp, #4]
 800635a:	42af      	cmp	r7, r5
 800635c:	d324      	bcc.n	80063a8 <quorem+0x8c>
 800635e:	2500      	movs	r5, #0
 8006360:	46ac      	mov	ip, r5
 8006362:	9802      	ldr	r0, [sp, #8]
 8006364:	9f05      	ldr	r7, [sp, #20]
 8006366:	cf08      	ldmia	r7!, {r3}
 8006368:	9a01      	ldr	r2, [sp, #4]
 800636a:	b299      	uxth	r1, r3
 800636c:	4351      	muls	r1, r2
 800636e:	0c1b      	lsrs	r3, r3, #16
 8006370:	4353      	muls	r3, r2
 8006372:	1949      	adds	r1, r1, r5
 8006374:	0c0a      	lsrs	r2, r1, #16
 8006376:	189b      	adds	r3, r3, r2
 8006378:	6802      	ldr	r2, [r0, #0]
 800637a:	b289      	uxth	r1, r1
 800637c:	b292      	uxth	r2, r2
 800637e:	4462      	add	r2, ip
 8006380:	1a52      	subs	r2, r2, r1
 8006382:	6801      	ldr	r1, [r0, #0]
 8006384:	0c1d      	lsrs	r5, r3, #16
 8006386:	0c09      	lsrs	r1, r1, #16
 8006388:	b29b      	uxth	r3, r3
 800638a:	1acb      	subs	r3, r1, r3
 800638c:	1411      	asrs	r1, r2, #16
 800638e:	185b      	adds	r3, r3, r1
 8006390:	1419      	asrs	r1, r3, #16
 8006392:	b292      	uxth	r2, r2
 8006394:	041b      	lsls	r3, r3, #16
 8006396:	431a      	orrs	r2, r3
 8006398:	9b04      	ldr	r3, [sp, #16]
 800639a:	468c      	mov	ip, r1
 800639c:	c004      	stmia	r0!, {r2}
 800639e:	42bb      	cmp	r3, r7
 80063a0:	d2e1      	bcs.n	8006366 <quorem+0x4a>
 80063a2:	6823      	ldr	r3, [r4, #0]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d030      	beq.n	800640a <quorem+0xee>
 80063a8:	0030      	movs	r0, r6
 80063aa:	9903      	ldr	r1, [sp, #12]
 80063ac:	f001 f902 	bl	80075b4 <__mcmp>
 80063b0:	2800      	cmp	r0, #0
 80063b2:	db21      	blt.n	80063f8 <quorem+0xdc>
 80063b4:	0030      	movs	r0, r6
 80063b6:	2400      	movs	r4, #0
 80063b8:	9b01      	ldr	r3, [sp, #4]
 80063ba:	9903      	ldr	r1, [sp, #12]
 80063bc:	3301      	adds	r3, #1
 80063be:	9301      	str	r3, [sp, #4]
 80063c0:	3014      	adds	r0, #20
 80063c2:	3114      	adds	r1, #20
 80063c4:	6803      	ldr	r3, [r0, #0]
 80063c6:	c920      	ldmia	r1!, {r5}
 80063c8:	b29a      	uxth	r2, r3
 80063ca:	1914      	adds	r4, r2, r4
 80063cc:	b2aa      	uxth	r2, r5
 80063ce:	1aa2      	subs	r2, r4, r2
 80063d0:	0c1b      	lsrs	r3, r3, #16
 80063d2:	0c2d      	lsrs	r5, r5, #16
 80063d4:	1414      	asrs	r4, r2, #16
 80063d6:	1b5b      	subs	r3, r3, r5
 80063d8:	191b      	adds	r3, r3, r4
 80063da:	141c      	asrs	r4, r3, #16
 80063dc:	b292      	uxth	r2, r2
 80063de:	041b      	lsls	r3, r3, #16
 80063e0:	4313      	orrs	r3, r2
 80063e2:	c008      	stmia	r0!, {r3}
 80063e4:	9b04      	ldr	r3, [sp, #16]
 80063e6:	428b      	cmp	r3, r1
 80063e8:	d2ec      	bcs.n	80063c4 <quorem+0xa8>
 80063ea:	9b00      	ldr	r3, [sp, #0]
 80063ec:	9a02      	ldr	r2, [sp, #8]
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	18d3      	adds	r3, r2, r3
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	2a00      	cmp	r2, #0
 80063f6:	d015      	beq.n	8006424 <quorem+0x108>
 80063f8:	9801      	ldr	r0, [sp, #4]
 80063fa:	b007      	add	sp, #28
 80063fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063fe:	6823      	ldr	r3, [r4, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d106      	bne.n	8006412 <quorem+0xf6>
 8006404:	9b00      	ldr	r3, [sp, #0]
 8006406:	3b01      	subs	r3, #1
 8006408:	9300      	str	r3, [sp, #0]
 800640a:	9b02      	ldr	r3, [sp, #8]
 800640c:	3c04      	subs	r4, #4
 800640e:	42a3      	cmp	r3, r4
 8006410:	d3f5      	bcc.n	80063fe <quorem+0xe2>
 8006412:	9b00      	ldr	r3, [sp, #0]
 8006414:	6133      	str	r3, [r6, #16]
 8006416:	e7c7      	b.n	80063a8 <quorem+0x8c>
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	2a00      	cmp	r2, #0
 800641c:	d106      	bne.n	800642c <quorem+0x110>
 800641e:	9a00      	ldr	r2, [sp, #0]
 8006420:	3a01      	subs	r2, #1
 8006422:	9200      	str	r2, [sp, #0]
 8006424:	9a02      	ldr	r2, [sp, #8]
 8006426:	3b04      	subs	r3, #4
 8006428:	429a      	cmp	r2, r3
 800642a:	d3f5      	bcc.n	8006418 <quorem+0xfc>
 800642c:	9b00      	ldr	r3, [sp, #0]
 800642e:	6133      	str	r3, [r6, #16]
 8006430:	e7e2      	b.n	80063f8 <quorem+0xdc>
	...

08006434 <_dtoa_r>:
 8006434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006436:	b09d      	sub	sp, #116	; 0x74
 8006438:	9202      	str	r2, [sp, #8]
 800643a:	9303      	str	r3, [sp, #12]
 800643c:	9b02      	ldr	r3, [sp, #8]
 800643e:	9c03      	ldr	r4, [sp, #12]
 8006440:	9308      	str	r3, [sp, #32]
 8006442:	9409      	str	r4, [sp, #36]	; 0x24
 8006444:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006446:	0007      	movs	r7, r0
 8006448:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800644a:	2c00      	cmp	r4, #0
 800644c:	d10e      	bne.n	800646c <_dtoa_r+0x38>
 800644e:	2010      	movs	r0, #16
 8006450:	f000 fe0e 	bl	8007070 <malloc>
 8006454:	1e02      	subs	r2, r0, #0
 8006456:	6278      	str	r0, [r7, #36]	; 0x24
 8006458:	d104      	bne.n	8006464 <_dtoa_r+0x30>
 800645a:	21ea      	movs	r1, #234	; 0xea
 800645c:	4bc7      	ldr	r3, [pc, #796]	; (800677c <_dtoa_r+0x348>)
 800645e:	48c8      	ldr	r0, [pc, #800]	; (8006780 <_dtoa_r+0x34c>)
 8006460:	f001 fc42 	bl	8007ce8 <__assert_func>
 8006464:	6044      	str	r4, [r0, #4]
 8006466:	6084      	str	r4, [r0, #8]
 8006468:	6004      	str	r4, [r0, #0]
 800646a:	60c4      	str	r4, [r0, #12]
 800646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646e:	6819      	ldr	r1, [r3, #0]
 8006470:	2900      	cmp	r1, #0
 8006472:	d00a      	beq.n	800648a <_dtoa_r+0x56>
 8006474:	685a      	ldr	r2, [r3, #4]
 8006476:	2301      	movs	r3, #1
 8006478:	4093      	lsls	r3, r2
 800647a:	604a      	str	r2, [r1, #4]
 800647c:	608b      	str	r3, [r1, #8]
 800647e:	0038      	movs	r0, r7
 8006480:	f000 fe58 	bl	8007134 <_Bfree>
 8006484:	2200      	movs	r2, #0
 8006486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006488:	601a      	str	r2, [r3, #0]
 800648a:	9b03      	ldr	r3, [sp, #12]
 800648c:	2b00      	cmp	r3, #0
 800648e:	da20      	bge.n	80064d2 <_dtoa_r+0x9e>
 8006490:	2301      	movs	r3, #1
 8006492:	602b      	str	r3, [r5, #0]
 8006494:	9b03      	ldr	r3, [sp, #12]
 8006496:	005b      	lsls	r3, r3, #1
 8006498:	085b      	lsrs	r3, r3, #1
 800649a:	9309      	str	r3, [sp, #36]	; 0x24
 800649c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800649e:	4bb9      	ldr	r3, [pc, #740]	; (8006784 <_dtoa_r+0x350>)
 80064a0:	4ab8      	ldr	r2, [pc, #736]	; (8006784 <_dtoa_r+0x350>)
 80064a2:	402b      	ands	r3, r5
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d117      	bne.n	80064d8 <_dtoa_r+0xa4>
 80064a8:	4bb7      	ldr	r3, [pc, #732]	; (8006788 <_dtoa_r+0x354>)
 80064aa:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064ac:	0328      	lsls	r0, r5, #12
 80064ae:	6013      	str	r3, [r2, #0]
 80064b0:	9b02      	ldr	r3, [sp, #8]
 80064b2:	0b00      	lsrs	r0, r0, #12
 80064b4:	4318      	orrs	r0, r3
 80064b6:	d101      	bne.n	80064bc <_dtoa_r+0x88>
 80064b8:	f000 fdbf 	bl	800703a <_dtoa_r+0xc06>
 80064bc:	48b3      	ldr	r0, [pc, #716]	; (800678c <_dtoa_r+0x358>)
 80064be:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80064c0:	9006      	str	r0, [sp, #24]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d002      	beq.n	80064cc <_dtoa_r+0x98>
 80064c6:	4bb2      	ldr	r3, [pc, #712]	; (8006790 <_dtoa_r+0x35c>)
 80064c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80064ca:	6013      	str	r3, [r2, #0]
 80064cc:	9806      	ldr	r0, [sp, #24]
 80064ce:	b01d      	add	sp, #116	; 0x74
 80064d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064d2:	2300      	movs	r3, #0
 80064d4:	602b      	str	r3, [r5, #0]
 80064d6:	e7e1      	b.n	800649c <_dtoa_r+0x68>
 80064d8:	9b08      	ldr	r3, [sp, #32]
 80064da:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80064dc:	9312      	str	r3, [sp, #72]	; 0x48
 80064de:	9413      	str	r4, [sp, #76]	; 0x4c
 80064e0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80064e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80064e4:	2200      	movs	r2, #0
 80064e6:	2300      	movs	r3, #0
 80064e8:	f7f9 ffb0 	bl	800044c <__aeabi_dcmpeq>
 80064ec:	1e04      	subs	r4, r0, #0
 80064ee:	d009      	beq.n	8006504 <_dtoa_r+0xd0>
 80064f0:	2301      	movs	r3, #1
 80064f2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064f4:	6013      	str	r3, [r2, #0]
 80064f6:	4ba7      	ldr	r3, [pc, #668]	; (8006794 <_dtoa_r+0x360>)
 80064f8:	9306      	str	r3, [sp, #24]
 80064fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d0e5      	beq.n	80064cc <_dtoa_r+0x98>
 8006500:	4ba5      	ldr	r3, [pc, #660]	; (8006798 <_dtoa_r+0x364>)
 8006502:	e7e1      	b.n	80064c8 <_dtoa_r+0x94>
 8006504:	ab1a      	add	r3, sp, #104	; 0x68
 8006506:	9301      	str	r3, [sp, #4]
 8006508:	ab1b      	add	r3, sp, #108	; 0x6c
 800650a:	9300      	str	r3, [sp, #0]
 800650c:	0038      	movs	r0, r7
 800650e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006510:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006512:	f001 f903 	bl	800771c <__d2b>
 8006516:	006e      	lsls	r6, r5, #1
 8006518:	9005      	str	r0, [sp, #20]
 800651a:	0d76      	lsrs	r6, r6, #21
 800651c:	d100      	bne.n	8006520 <_dtoa_r+0xec>
 800651e:	e07c      	b.n	800661a <_dtoa_r+0x1e6>
 8006520:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006522:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006524:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006526:	4a9d      	ldr	r2, [pc, #628]	; (800679c <_dtoa_r+0x368>)
 8006528:	031b      	lsls	r3, r3, #12
 800652a:	0b1b      	lsrs	r3, r3, #12
 800652c:	431a      	orrs	r2, r3
 800652e:	0011      	movs	r1, r2
 8006530:	4b9b      	ldr	r3, [pc, #620]	; (80067a0 <_dtoa_r+0x36c>)
 8006532:	9418      	str	r4, [sp, #96]	; 0x60
 8006534:	18f6      	adds	r6, r6, r3
 8006536:	2200      	movs	r2, #0
 8006538:	4b9a      	ldr	r3, [pc, #616]	; (80067a4 <_dtoa_r+0x370>)
 800653a:	f7fb f95f 	bl	80017fc <__aeabi_dsub>
 800653e:	4a9a      	ldr	r2, [pc, #616]	; (80067a8 <_dtoa_r+0x374>)
 8006540:	4b9a      	ldr	r3, [pc, #616]	; (80067ac <_dtoa_r+0x378>)
 8006542:	f7fa feef 	bl	8001324 <__aeabi_dmul>
 8006546:	4a9a      	ldr	r2, [pc, #616]	; (80067b0 <_dtoa_r+0x37c>)
 8006548:	4b9a      	ldr	r3, [pc, #616]	; (80067b4 <_dtoa_r+0x380>)
 800654a:	f7f9 ffad 	bl	80004a8 <__aeabi_dadd>
 800654e:	0004      	movs	r4, r0
 8006550:	0030      	movs	r0, r6
 8006552:	000d      	movs	r5, r1
 8006554:	f7fb fd38 	bl	8001fc8 <__aeabi_i2d>
 8006558:	4a97      	ldr	r2, [pc, #604]	; (80067b8 <_dtoa_r+0x384>)
 800655a:	4b98      	ldr	r3, [pc, #608]	; (80067bc <_dtoa_r+0x388>)
 800655c:	f7fa fee2 	bl	8001324 <__aeabi_dmul>
 8006560:	0002      	movs	r2, r0
 8006562:	000b      	movs	r3, r1
 8006564:	0020      	movs	r0, r4
 8006566:	0029      	movs	r1, r5
 8006568:	f7f9 ff9e 	bl	80004a8 <__aeabi_dadd>
 800656c:	0004      	movs	r4, r0
 800656e:	000d      	movs	r5, r1
 8006570:	f7fb fcf4 	bl	8001f5c <__aeabi_d2iz>
 8006574:	2200      	movs	r2, #0
 8006576:	9002      	str	r0, [sp, #8]
 8006578:	2300      	movs	r3, #0
 800657a:	0020      	movs	r0, r4
 800657c:	0029      	movs	r1, r5
 800657e:	f7f9 ff6b 	bl	8000458 <__aeabi_dcmplt>
 8006582:	2800      	cmp	r0, #0
 8006584:	d00b      	beq.n	800659e <_dtoa_r+0x16a>
 8006586:	9802      	ldr	r0, [sp, #8]
 8006588:	f7fb fd1e 	bl	8001fc8 <__aeabi_i2d>
 800658c:	002b      	movs	r3, r5
 800658e:	0022      	movs	r2, r4
 8006590:	f7f9 ff5c 	bl	800044c <__aeabi_dcmpeq>
 8006594:	4243      	negs	r3, r0
 8006596:	4158      	adcs	r0, r3
 8006598:	9b02      	ldr	r3, [sp, #8]
 800659a:	1a1b      	subs	r3, r3, r0
 800659c:	9302      	str	r3, [sp, #8]
 800659e:	2301      	movs	r3, #1
 80065a0:	9316      	str	r3, [sp, #88]	; 0x58
 80065a2:	9b02      	ldr	r3, [sp, #8]
 80065a4:	2b16      	cmp	r3, #22
 80065a6:	d80f      	bhi.n	80065c8 <_dtoa_r+0x194>
 80065a8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80065aa:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80065ac:	00da      	lsls	r2, r3, #3
 80065ae:	4b84      	ldr	r3, [pc, #528]	; (80067c0 <_dtoa_r+0x38c>)
 80065b0:	189b      	adds	r3, r3, r2
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	f7f9 ff4f 	bl	8000458 <__aeabi_dcmplt>
 80065ba:	2800      	cmp	r0, #0
 80065bc:	d049      	beq.n	8006652 <_dtoa_r+0x21e>
 80065be:	9b02      	ldr	r3, [sp, #8]
 80065c0:	3b01      	subs	r3, #1
 80065c2:	9302      	str	r3, [sp, #8]
 80065c4:	2300      	movs	r3, #0
 80065c6:	9316      	str	r3, [sp, #88]	; 0x58
 80065c8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80065ca:	1b9e      	subs	r6, r3, r6
 80065cc:	2300      	movs	r3, #0
 80065ce:	930a      	str	r3, [sp, #40]	; 0x28
 80065d0:	0033      	movs	r3, r6
 80065d2:	3b01      	subs	r3, #1
 80065d4:	930d      	str	r3, [sp, #52]	; 0x34
 80065d6:	d504      	bpl.n	80065e2 <_dtoa_r+0x1ae>
 80065d8:	2301      	movs	r3, #1
 80065da:	1b9b      	subs	r3, r3, r6
 80065dc:	930a      	str	r3, [sp, #40]	; 0x28
 80065de:	2300      	movs	r3, #0
 80065e0:	930d      	str	r3, [sp, #52]	; 0x34
 80065e2:	9b02      	ldr	r3, [sp, #8]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	db36      	blt.n	8006656 <_dtoa_r+0x222>
 80065e8:	9a02      	ldr	r2, [sp, #8]
 80065ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065ec:	4694      	mov	ip, r2
 80065ee:	4463      	add	r3, ip
 80065f0:	930d      	str	r3, [sp, #52]	; 0x34
 80065f2:	2300      	movs	r3, #0
 80065f4:	9215      	str	r2, [sp, #84]	; 0x54
 80065f6:	930e      	str	r3, [sp, #56]	; 0x38
 80065f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065fa:	2401      	movs	r4, #1
 80065fc:	2b09      	cmp	r3, #9
 80065fe:	d864      	bhi.n	80066ca <_dtoa_r+0x296>
 8006600:	2b05      	cmp	r3, #5
 8006602:	dd02      	ble.n	800660a <_dtoa_r+0x1d6>
 8006604:	2400      	movs	r4, #0
 8006606:	3b04      	subs	r3, #4
 8006608:	9322      	str	r3, [sp, #136]	; 0x88
 800660a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800660c:	1e98      	subs	r0, r3, #2
 800660e:	2803      	cmp	r0, #3
 8006610:	d864      	bhi.n	80066dc <_dtoa_r+0x2a8>
 8006612:	f7f9 fd81 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006616:	3829      	.short	0x3829
 8006618:	5836      	.short	0x5836
 800661a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800661c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800661e:	189e      	adds	r6, r3, r2
 8006620:	4b68      	ldr	r3, [pc, #416]	; (80067c4 <_dtoa_r+0x390>)
 8006622:	18f2      	adds	r2, r6, r3
 8006624:	2a20      	cmp	r2, #32
 8006626:	dd0f      	ble.n	8006648 <_dtoa_r+0x214>
 8006628:	2340      	movs	r3, #64	; 0x40
 800662a:	1a9b      	subs	r3, r3, r2
 800662c:	409d      	lsls	r5, r3
 800662e:	4b66      	ldr	r3, [pc, #408]	; (80067c8 <_dtoa_r+0x394>)
 8006630:	9802      	ldr	r0, [sp, #8]
 8006632:	18f3      	adds	r3, r6, r3
 8006634:	40d8      	lsrs	r0, r3
 8006636:	4328      	orrs	r0, r5
 8006638:	f7fb fcf6 	bl	8002028 <__aeabi_ui2d>
 800663c:	2301      	movs	r3, #1
 800663e:	4c63      	ldr	r4, [pc, #396]	; (80067cc <_dtoa_r+0x398>)
 8006640:	3e01      	subs	r6, #1
 8006642:	1909      	adds	r1, r1, r4
 8006644:	9318      	str	r3, [sp, #96]	; 0x60
 8006646:	e776      	b.n	8006536 <_dtoa_r+0x102>
 8006648:	2320      	movs	r3, #32
 800664a:	9802      	ldr	r0, [sp, #8]
 800664c:	1a9b      	subs	r3, r3, r2
 800664e:	4098      	lsls	r0, r3
 8006650:	e7f2      	b.n	8006638 <_dtoa_r+0x204>
 8006652:	9016      	str	r0, [sp, #88]	; 0x58
 8006654:	e7b8      	b.n	80065c8 <_dtoa_r+0x194>
 8006656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006658:	9a02      	ldr	r2, [sp, #8]
 800665a:	1a9b      	subs	r3, r3, r2
 800665c:	930a      	str	r3, [sp, #40]	; 0x28
 800665e:	4253      	negs	r3, r2
 8006660:	930e      	str	r3, [sp, #56]	; 0x38
 8006662:	2300      	movs	r3, #0
 8006664:	9315      	str	r3, [sp, #84]	; 0x54
 8006666:	e7c7      	b.n	80065f8 <_dtoa_r+0x1c4>
 8006668:	2300      	movs	r3, #0
 800666a:	930f      	str	r3, [sp, #60]	; 0x3c
 800666c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800666e:	930c      	str	r3, [sp, #48]	; 0x30
 8006670:	9307      	str	r3, [sp, #28]
 8006672:	2b00      	cmp	r3, #0
 8006674:	dc13      	bgt.n	800669e <_dtoa_r+0x26a>
 8006676:	2301      	movs	r3, #1
 8006678:	001a      	movs	r2, r3
 800667a:	930c      	str	r3, [sp, #48]	; 0x30
 800667c:	9307      	str	r3, [sp, #28]
 800667e:	9223      	str	r2, [sp, #140]	; 0x8c
 8006680:	e00d      	b.n	800669e <_dtoa_r+0x26a>
 8006682:	2301      	movs	r3, #1
 8006684:	e7f1      	b.n	800666a <_dtoa_r+0x236>
 8006686:	2300      	movs	r3, #0
 8006688:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800668a:	930f      	str	r3, [sp, #60]	; 0x3c
 800668c:	4694      	mov	ip, r2
 800668e:	9b02      	ldr	r3, [sp, #8]
 8006690:	4463      	add	r3, ip
 8006692:	930c      	str	r3, [sp, #48]	; 0x30
 8006694:	3301      	adds	r3, #1
 8006696:	9307      	str	r3, [sp, #28]
 8006698:	2b00      	cmp	r3, #0
 800669a:	dc00      	bgt.n	800669e <_dtoa_r+0x26a>
 800669c:	2301      	movs	r3, #1
 800669e:	2200      	movs	r2, #0
 80066a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80066a2:	6042      	str	r2, [r0, #4]
 80066a4:	3204      	adds	r2, #4
 80066a6:	0015      	movs	r5, r2
 80066a8:	3514      	adds	r5, #20
 80066aa:	6841      	ldr	r1, [r0, #4]
 80066ac:	429d      	cmp	r5, r3
 80066ae:	d919      	bls.n	80066e4 <_dtoa_r+0x2b0>
 80066b0:	0038      	movs	r0, r7
 80066b2:	f000 fcfb 	bl	80070ac <_Balloc>
 80066b6:	9006      	str	r0, [sp, #24]
 80066b8:	2800      	cmp	r0, #0
 80066ba:	d117      	bne.n	80066ec <_dtoa_r+0x2b8>
 80066bc:	21d5      	movs	r1, #213	; 0xd5
 80066be:	0002      	movs	r2, r0
 80066c0:	4b43      	ldr	r3, [pc, #268]	; (80067d0 <_dtoa_r+0x39c>)
 80066c2:	0049      	lsls	r1, r1, #1
 80066c4:	e6cb      	b.n	800645e <_dtoa_r+0x2a>
 80066c6:	2301      	movs	r3, #1
 80066c8:	e7de      	b.n	8006688 <_dtoa_r+0x254>
 80066ca:	2300      	movs	r3, #0
 80066cc:	940f      	str	r4, [sp, #60]	; 0x3c
 80066ce:	9322      	str	r3, [sp, #136]	; 0x88
 80066d0:	3b01      	subs	r3, #1
 80066d2:	930c      	str	r3, [sp, #48]	; 0x30
 80066d4:	9307      	str	r3, [sp, #28]
 80066d6:	2200      	movs	r2, #0
 80066d8:	3313      	adds	r3, #19
 80066da:	e7d0      	b.n	800667e <_dtoa_r+0x24a>
 80066dc:	2301      	movs	r3, #1
 80066de:	930f      	str	r3, [sp, #60]	; 0x3c
 80066e0:	3b02      	subs	r3, #2
 80066e2:	e7f6      	b.n	80066d2 <_dtoa_r+0x29e>
 80066e4:	3101      	adds	r1, #1
 80066e6:	6041      	str	r1, [r0, #4]
 80066e8:	0052      	lsls	r2, r2, #1
 80066ea:	e7dc      	b.n	80066a6 <_dtoa_r+0x272>
 80066ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ee:	9a06      	ldr	r2, [sp, #24]
 80066f0:	601a      	str	r2, [r3, #0]
 80066f2:	9b07      	ldr	r3, [sp, #28]
 80066f4:	2b0e      	cmp	r3, #14
 80066f6:	d900      	bls.n	80066fa <_dtoa_r+0x2c6>
 80066f8:	e0eb      	b.n	80068d2 <_dtoa_r+0x49e>
 80066fa:	2c00      	cmp	r4, #0
 80066fc:	d100      	bne.n	8006700 <_dtoa_r+0x2cc>
 80066fe:	e0e8      	b.n	80068d2 <_dtoa_r+0x49e>
 8006700:	9b02      	ldr	r3, [sp, #8]
 8006702:	2b00      	cmp	r3, #0
 8006704:	dd68      	ble.n	80067d8 <_dtoa_r+0x3a4>
 8006706:	001a      	movs	r2, r3
 8006708:	210f      	movs	r1, #15
 800670a:	4b2d      	ldr	r3, [pc, #180]	; (80067c0 <_dtoa_r+0x38c>)
 800670c:	400a      	ands	r2, r1
 800670e:	00d2      	lsls	r2, r2, #3
 8006710:	189b      	adds	r3, r3, r2
 8006712:	681d      	ldr	r5, [r3, #0]
 8006714:	685e      	ldr	r6, [r3, #4]
 8006716:	9b02      	ldr	r3, [sp, #8]
 8006718:	111c      	asrs	r4, r3, #4
 800671a:	2302      	movs	r3, #2
 800671c:	9310      	str	r3, [sp, #64]	; 0x40
 800671e:	9b02      	ldr	r3, [sp, #8]
 8006720:	05db      	lsls	r3, r3, #23
 8006722:	d50b      	bpl.n	800673c <_dtoa_r+0x308>
 8006724:	4b2b      	ldr	r3, [pc, #172]	; (80067d4 <_dtoa_r+0x3a0>)
 8006726:	400c      	ands	r4, r1
 8006728:	6a1a      	ldr	r2, [r3, #32]
 800672a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800672e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006730:	f7fa f9f6 	bl	8000b20 <__aeabi_ddiv>
 8006734:	2303      	movs	r3, #3
 8006736:	9008      	str	r0, [sp, #32]
 8006738:	9109      	str	r1, [sp, #36]	; 0x24
 800673a:	9310      	str	r3, [sp, #64]	; 0x40
 800673c:	4b25      	ldr	r3, [pc, #148]	; (80067d4 <_dtoa_r+0x3a0>)
 800673e:	9314      	str	r3, [sp, #80]	; 0x50
 8006740:	2c00      	cmp	r4, #0
 8006742:	d108      	bne.n	8006756 <_dtoa_r+0x322>
 8006744:	9808      	ldr	r0, [sp, #32]
 8006746:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006748:	002a      	movs	r2, r5
 800674a:	0033      	movs	r3, r6
 800674c:	f7fa f9e8 	bl	8000b20 <__aeabi_ddiv>
 8006750:	9008      	str	r0, [sp, #32]
 8006752:	9109      	str	r1, [sp, #36]	; 0x24
 8006754:	e05c      	b.n	8006810 <_dtoa_r+0x3dc>
 8006756:	2301      	movs	r3, #1
 8006758:	421c      	tst	r4, r3
 800675a:	d00b      	beq.n	8006774 <_dtoa_r+0x340>
 800675c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800675e:	0028      	movs	r0, r5
 8006760:	3301      	adds	r3, #1
 8006762:	9310      	str	r3, [sp, #64]	; 0x40
 8006764:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006766:	0031      	movs	r1, r6
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	f7fa fdda 	bl	8001324 <__aeabi_dmul>
 8006770:	0005      	movs	r5, r0
 8006772:	000e      	movs	r6, r1
 8006774:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006776:	1064      	asrs	r4, r4, #1
 8006778:	3308      	adds	r3, #8
 800677a:	e7e0      	b.n	800673e <_dtoa_r+0x30a>
 800677c:	08008a55 	.word	0x08008a55
 8006780:	08008a6c 	.word	0x08008a6c
 8006784:	7ff00000 	.word	0x7ff00000
 8006788:	0000270f 	.word	0x0000270f
 800678c:	08008a51 	.word	0x08008a51
 8006790:	08008a54 	.word	0x08008a54
 8006794:	08008a24 	.word	0x08008a24
 8006798:	08008a25 	.word	0x08008a25
 800679c:	3ff00000 	.word	0x3ff00000
 80067a0:	fffffc01 	.word	0xfffffc01
 80067a4:	3ff80000 	.word	0x3ff80000
 80067a8:	636f4361 	.word	0x636f4361
 80067ac:	3fd287a7 	.word	0x3fd287a7
 80067b0:	8b60c8b3 	.word	0x8b60c8b3
 80067b4:	3fc68a28 	.word	0x3fc68a28
 80067b8:	509f79fb 	.word	0x509f79fb
 80067bc:	3fd34413 	.word	0x3fd34413
 80067c0:	08008b60 	.word	0x08008b60
 80067c4:	00000432 	.word	0x00000432
 80067c8:	00000412 	.word	0x00000412
 80067cc:	fe100000 	.word	0xfe100000
 80067d0:	08008ac7 	.word	0x08008ac7
 80067d4:	08008b38 	.word	0x08008b38
 80067d8:	2302      	movs	r3, #2
 80067da:	9310      	str	r3, [sp, #64]	; 0x40
 80067dc:	9b02      	ldr	r3, [sp, #8]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d016      	beq.n	8006810 <_dtoa_r+0x3dc>
 80067e2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80067e4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80067e6:	425c      	negs	r4, r3
 80067e8:	230f      	movs	r3, #15
 80067ea:	4ab6      	ldr	r2, [pc, #728]	; (8006ac4 <_dtoa_r+0x690>)
 80067ec:	4023      	ands	r3, r4
 80067ee:	00db      	lsls	r3, r3, #3
 80067f0:	18d3      	adds	r3, r2, r3
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f7fa fd95 	bl	8001324 <__aeabi_dmul>
 80067fa:	2601      	movs	r6, #1
 80067fc:	2300      	movs	r3, #0
 80067fe:	9008      	str	r0, [sp, #32]
 8006800:	9109      	str	r1, [sp, #36]	; 0x24
 8006802:	4db1      	ldr	r5, [pc, #708]	; (8006ac8 <_dtoa_r+0x694>)
 8006804:	1124      	asrs	r4, r4, #4
 8006806:	2c00      	cmp	r4, #0
 8006808:	d000      	beq.n	800680c <_dtoa_r+0x3d8>
 800680a:	e094      	b.n	8006936 <_dtoa_r+0x502>
 800680c:	2b00      	cmp	r3, #0
 800680e:	d19f      	bne.n	8006750 <_dtoa_r+0x31c>
 8006810:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006812:	2b00      	cmp	r3, #0
 8006814:	d100      	bne.n	8006818 <_dtoa_r+0x3e4>
 8006816:	e09b      	b.n	8006950 <_dtoa_r+0x51c>
 8006818:	9c08      	ldr	r4, [sp, #32]
 800681a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800681c:	2200      	movs	r2, #0
 800681e:	0020      	movs	r0, r4
 8006820:	0029      	movs	r1, r5
 8006822:	4baa      	ldr	r3, [pc, #680]	; (8006acc <_dtoa_r+0x698>)
 8006824:	f7f9 fe18 	bl	8000458 <__aeabi_dcmplt>
 8006828:	2800      	cmp	r0, #0
 800682a:	d100      	bne.n	800682e <_dtoa_r+0x3fa>
 800682c:	e090      	b.n	8006950 <_dtoa_r+0x51c>
 800682e:	9b07      	ldr	r3, [sp, #28]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d100      	bne.n	8006836 <_dtoa_r+0x402>
 8006834:	e08c      	b.n	8006950 <_dtoa_r+0x51c>
 8006836:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006838:	2b00      	cmp	r3, #0
 800683a:	dd46      	ble.n	80068ca <_dtoa_r+0x496>
 800683c:	9b02      	ldr	r3, [sp, #8]
 800683e:	2200      	movs	r2, #0
 8006840:	0020      	movs	r0, r4
 8006842:	0029      	movs	r1, r5
 8006844:	1e5e      	subs	r6, r3, #1
 8006846:	4ba2      	ldr	r3, [pc, #648]	; (8006ad0 <_dtoa_r+0x69c>)
 8006848:	f7fa fd6c 	bl	8001324 <__aeabi_dmul>
 800684c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800684e:	9008      	str	r0, [sp, #32]
 8006850:	9109      	str	r1, [sp, #36]	; 0x24
 8006852:	3301      	adds	r3, #1
 8006854:	9310      	str	r3, [sp, #64]	; 0x40
 8006856:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006858:	9810      	ldr	r0, [sp, #64]	; 0x40
 800685a:	9c08      	ldr	r4, [sp, #32]
 800685c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800685e:	9314      	str	r3, [sp, #80]	; 0x50
 8006860:	f7fb fbb2 	bl	8001fc8 <__aeabi_i2d>
 8006864:	0022      	movs	r2, r4
 8006866:	002b      	movs	r3, r5
 8006868:	f7fa fd5c 	bl	8001324 <__aeabi_dmul>
 800686c:	2200      	movs	r2, #0
 800686e:	4b99      	ldr	r3, [pc, #612]	; (8006ad4 <_dtoa_r+0x6a0>)
 8006870:	f7f9 fe1a 	bl	80004a8 <__aeabi_dadd>
 8006874:	9010      	str	r0, [sp, #64]	; 0x40
 8006876:	9111      	str	r1, [sp, #68]	; 0x44
 8006878:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800687a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800687c:	9208      	str	r2, [sp, #32]
 800687e:	9309      	str	r3, [sp, #36]	; 0x24
 8006880:	4a95      	ldr	r2, [pc, #596]	; (8006ad8 <_dtoa_r+0x6a4>)
 8006882:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006884:	4694      	mov	ip, r2
 8006886:	4463      	add	r3, ip
 8006888:	9317      	str	r3, [sp, #92]	; 0x5c
 800688a:	9309      	str	r3, [sp, #36]	; 0x24
 800688c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800688e:	2b00      	cmp	r3, #0
 8006890:	d161      	bne.n	8006956 <_dtoa_r+0x522>
 8006892:	2200      	movs	r2, #0
 8006894:	0020      	movs	r0, r4
 8006896:	0029      	movs	r1, r5
 8006898:	4b90      	ldr	r3, [pc, #576]	; (8006adc <_dtoa_r+0x6a8>)
 800689a:	f7fa ffaf 	bl	80017fc <__aeabi_dsub>
 800689e:	9a08      	ldr	r2, [sp, #32]
 80068a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80068a2:	0004      	movs	r4, r0
 80068a4:	000d      	movs	r5, r1
 80068a6:	f7f9 fdeb 	bl	8000480 <__aeabi_dcmpgt>
 80068aa:	2800      	cmp	r0, #0
 80068ac:	d000      	beq.n	80068b0 <_dtoa_r+0x47c>
 80068ae:	e2af      	b.n	8006e10 <_dtoa_r+0x9dc>
 80068b0:	488b      	ldr	r0, [pc, #556]	; (8006ae0 <_dtoa_r+0x6ac>)
 80068b2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80068b4:	4684      	mov	ip, r0
 80068b6:	4461      	add	r1, ip
 80068b8:	000b      	movs	r3, r1
 80068ba:	0020      	movs	r0, r4
 80068bc:	0029      	movs	r1, r5
 80068be:	9a08      	ldr	r2, [sp, #32]
 80068c0:	f7f9 fdca 	bl	8000458 <__aeabi_dcmplt>
 80068c4:	2800      	cmp	r0, #0
 80068c6:	d000      	beq.n	80068ca <_dtoa_r+0x496>
 80068c8:	e29f      	b.n	8006e0a <_dtoa_r+0x9d6>
 80068ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068cc:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80068ce:	9308      	str	r3, [sp, #32]
 80068d0:	9409      	str	r4, [sp, #36]	; 0x24
 80068d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	da00      	bge.n	80068da <_dtoa_r+0x4a6>
 80068d8:	e172      	b.n	8006bc0 <_dtoa_r+0x78c>
 80068da:	9a02      	ldr	r2, [sp, #8]
 80068dc:	2a0e      	cmp	r2, #14
 80068de:	dd00      	ble.n	80068e2 <_dtoa_r+0x4ae>
 80068e0:	e16e      	b.n	8006bc0 <_dtoa_r+0x78c>
 80068e2:	4b78      	ldr	r3, [pc, #480]	; (8006ac4 <_dtoa_r+0x690>)
 80068e4:	00d2      	lsls	r2, r2, #3
 80068e6:	189b      	adds	r3, r3, r2
 80068e8:	685c      	ldr	r4, [r3, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	930a      	str	r3, [sp, #40]	; 0x28
 80068ee:	940b      	str	r4, [sp, #44]	; 0x2c
 80068f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	db00      	blt.n	80068f8 <_dtoa_r+0x4c4>
 80068f6:	e0f7      	b.n	8006ae8 <_dtoa_r+0x6b4>
 80068f8:	9b07      	ldr	r3, [sp, #28]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	dd00      	ble.n	8006900 <_dtoa_r+0x4cc>
 80068fe:	e0f3      	b.n	8006ae8 <_dtoa_r+0x6b4>
 8006900:	d000      	beq.n	8006904 <_dtoa_r+0x4d0>
 8006902:	e282      	b.n	8006e0a <_dtoa_r+0x9d6>
 8006904:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006906:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006908:	2200      	movs	r2, #0
 800690a:	4b74      	ldr	r3, [pc, #464]	; (8006adc <_dtoa_r+0x6a8>)
 800690c:	f7fa fd0a 	bl	8001324 <__aeabi_dmul>
 8006910:	9a08      	ldr	r2, [sp, #32]
 8006912:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006914:	f7f9 fdbe 	bl	8000494 <__aeabi_dcmpge>
 8006918:	9e07      	ldr	r6, [sp, #28]
 800691a:	0035      	movs	r5, r6
 800691c:	2800      	cmp	r0, #0
 800691e:	d000      	beq.n	8006922 <_dtoa_r+0x4ee>
 8006920:	e259      	b.n	8006dd6 <_dtoa_r+0x9a2>
 8006922:	9b06      	ldr	r3, [sp, #24]
 8006924:	9a06      	ldr	r2, [sp, #24]
 8006926:	3301      	adds	r3, #1
 8006928:	9308      	str	r3, [sp, #32]
 800692a:	2331      	movs	r3, #49	; 0x31
 800692c:	7013      	strb	r3, [r2, #0]
 800692e:	9b02      	ldr	r3, [sp, #8]
 8006930:	3301      	adds	r3, #1
 8006932:	9302      	str	r3, [sp, #8]
 8006934:	e254      	b.n	8006de0 <_dtoa_r+0x9ac>
 8006936:	4234      	tst	r4, r6
 8006938:	d007      	beq.n	800694a <_dtoa_r+0x516>
 800693a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800693c:	3301      	adds	r3, #1
 800693e:	9310      	str	r3, [sp, #64]	; 0x40
 8006940:	682a      	ldr	r2, [r5, #0]
 8006942:	686b      	ldr	r3, [r5, #4]
 8006944:	f7fa fcee 	bl	8001324 <__aeabi_dmul>
 8006948:	0033      	movs	r3, r6
 800694a:	1064      	asrs	r4, r4, #1
 800694c:	3508      	adds	r5, #8
 800694e:	e75a      	b.n	8006806 <_dtoa_r+0x3d2>
 8006950:	9e02      	ldr	r6, [sp, #8]
 8006952:	9b07      	ldr	r3, [sp, #28]
 8006954:	e780      	b.n	8006858 <_dtoa_r+0x424>
 8006956:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006958:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800695a:	1e5a      	subs	r2, r3, #1
 800695c:	4b59      	ldr	r3, [pc, #356]	; (8006ac4 <_dtoa_r+0x690>)
 800695e:	00d2      	lsls	r2, r2, #3
 8006960:	189b      	adds	r3, r3, r2
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	2900      	cmp	r1, #0
 8006968:	d051      	beq.n	8006a0e <_dtoa_r+0x5da>
 800696a:	2000      	movs	r0, #0
 800696c:	495d      	ldr	r1, [pc, #372]	; (8006ae4 <_dtoa_r+0x6b0>)
 800696e:	f7fa f8d7 	bl	8000b20 <__aeabi_ddiv>
 8006972:	9a08      	ldr	r2, [sp, #32]
 8006974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006976:	f7fa ff41 	bl	80017fc <__aeabi_dsub>
 800697a:	9a06      	ldr	r2, [sp, #24]
 800697c:	9b06      	ldr	r3, [sp, #24]
 800697e:	4694      	mov	ip, r2
 8006980:	9317      	str	r3, [sp, #92]	; 0x5c
 8006982:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006984:	9010      	str	r0, [sp, #64]	; 0x40
 8006986:	9111      	str	r1, [sp, #68]	; 0x44
 8006988:	4463      	add	r3, ip
 800698a:	9319      	str	r3, [sp, #100]	; 0x64
 800698c:	0029      	movs	r1, r5
 800698e:	0020      	movs	r0, r4
 8006990:	f7fb fae4 	bl	8001f5c <__aeabi_d2iz>
 8006994:	9014      	str	r0, [sp, #80]	; 0x50
 8006996:	f7fb fb17 	bl	8001fc8 <__aeabi_i2d>
 800699a:	0002      	movs	r2, r0
 800699c:	000b      	movs	r3, r1
 800699e:	0020      	movs	r0, r4
 80069a0:	0029      	movs	r1, r5
 80069a2:	f7fa ff2b 	bl	80017fc <__aeabi_dsub>
 80069a6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80069a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80069aa:	3301      	adds	r3, #1
 80069ac:	9308      	str	r3, [sp, #32]
 80069ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80069b0:	0004      	movs	r4, r0
 80069b2:	3330      	adds	r3, #48	; 0x30
 80069b4:	7013      	strb	r3, [r2, #0]
 80069b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80069b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069ba:	000d      	movs	r5, r1
 80069bc:	f7f9 fd4c 	bl	8000458 <__aeabi_dcmplt>
 80069c0:	2800      	cmp	r0, #0
 80069c2:	d175      	bne.n	8006ab0 <_dtoa_r+0x67c>
 80069c4:	0022      	movs	r2, r4
 80069c6:	002b      	movs	r3, r5
 80069c8:	2000      	movs	r0, #0
 80069ca:	4940      	ldr	r1, [pc, #256]	; (8006acc <_dtoa_r+0x698>)
 80069cc:	f7fa ff16 	bl	80017fc <__aeabi_dsub>
 80069d0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80069d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069d4:	f7f9 fd40 	bl	8000458 <__aeabi_dcmplt>
 80069d8:	2800      	cmp	r0, #0
 80069da:	d000      	beq.n	80069de <_dtoa_r+0x5aa>
 80069dc:	e0d2      	b.n	8006b84 <_dtoa_r+0x750>
 80069de:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80069e0:	9a08      	ldr	r2, [sp, #32]
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d100      	bne.n	80069e8 <_dtoa_r+0x5b4>
 80069e6:	e770      	b.n	80068ca <_dtoa_r+0x496>
 80069e8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80069ea:	9911      	ldr	r1, [sp, #68]	; 0x44
 80069ec:	2200      	movs	r2, #0
 80069ee:	4b38      	ldr	r3, [pc, #224]	; (8006ad0 <_dtoa_r+0x69c>)
 80069f0:	f7fa fc98 	bl	8001324 <__aeabi_dmul>
 80069f4:	4b36      	ldr	r3, [pc, #216]	; (8006ad0 <_dtoa_r+0x69c>)
 80069f6:	9010      	str	r0, [sp, #64]	; 0x40
 80069f8:	9111      	str	r1, [sp, #68]	; 0x44
 80069fa:	2200      	movs	r2, #0
 80069fc:	0020      	movs	r0, r4
 80069fe:	0029      	movs	r1, r5
 8006a00:	f7fa fc90 	bl	8001324 <__aeabi_dmul>
 8006a04:	9b08      	ldr	r3, [sp, #32]
 8006a06:	0004      	movs	r4, r0
 8006a08:	000d      	movs	r5, r1
 8006a0a:	9317      	str	r3, [sp, #92]	; 0x5c
 8006a0c:	e7be      	b.n	800698c <_dtoa_r+0x558>
 8006a0e:	9808      	ldr	r0, [sp, #32]
 8006a10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a12:	f7fa fc87 	bl	8001324 <__aeabi_dmul>
 8006a16:	9a06      	ldr	r2, [sp, #24]
 8006a18:	9b06      	ldr	r3, [sp, #24]
 8006a1a:	4694      	mov	ip, r2
 8006a1c:	9308      	str	r3, [sp, #32]
 8006a1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a20:	9010      	str	r0, [sp, #64]	; 0x40
 8006a22:	9111      	str	r1, [sp, #68]	; 0x44
 8006a24:	4463      	add	r3, ip
 8006a26:	9319      	str	r3, [sp, #100]	; 0x64
 8006a28:	0029      	movs	r1, r5
 8006a2a:	0020      	movs	r0, r4
 8006a2c:	f7fb fa96 	bl	8001f5c <__aeabi_d2iz>
 8006a30:	9017      	str	r0, [sp, #92]	; 0x5c
 8006a32:	f7fb fac9 	bl	8001fc8 <__aeabi_i2d>
 8006a36:	0002      	movs	r2, r0
 8006a38:	000b      	movs	r3, r1
 8006a3a:	0020      	movs	r0, r4
 8006a3c:	0029      	movs	r1, r5
 8006a3e:	f7fa fedd 	bl	80017fc <__aeabi_dsub>
 8006a42:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006a44:	9a08      	ldr	r2, [sp, #32]
 8006a46:	3330      	adds	r3, #48	; 0x30
 8006a48:	7013      	strb	r3, [r2, #0]
 8006a4a:	0013      	movs	r3, r2
 8006a4c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006a4e:	3301      	adds	r3, #1
 8006a50:	0004      	movs	r4, r0
 8006a52:	000d      	movs	r5, r1
 8006a54:	9308      	str	r3, [sp, #32]
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d12c      	bne.n	8006ab4 <_dtoa_r+0x680>
 8006a5a:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006a5c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006a5e:	9a06      	ldr	r2, [sp, #24]
 8006a60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a62:	4694      	mov	ip, r2
 8006a64:	4463      	add	r3, ip
 8006a66:	2200      	movs	r2, #0
 8006a68:	9308      	str	r3, [sp, #32]
 8006a6a:	4b1e      	ldr	r3, [pc, #120]	; (8006ae4 <_dtoa_r+0x6b0>)
 8006a6c:	f7f9 fd1c 	bl	80004a8 <__aeabi_dadd>
 8006a70:	0002      	movs	r2, r0
 8006a72:	000b      	movs	r3, r1
 8006a74:	0020      	movs	r0, r4
 8006a76:	0029      	movs	r1, r5
 8006a78:	f7f9 fd02 	bl	8000480 <__aeabi_dcmpgt>
 8006a7c:	2800      	cmp	r0, #0
 8006a7e:	d000      	beq.n	8006a82 <_dtoa_r+0x64e>
 8006a80:	e080      	b.n	8006b84 <_dtoa_r+0x750>
 8006a82:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a84:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a86:	2000      	movs	r0, #0
 8006a88:	4916      	ldr	r1, [pc, #88]	; (8006ae4 <_dtoa_r+0x6b0>)
 8006a8a:	f7fa feb7 	bl	80017fc <__aeabi_dsub>
 8006a8e:	0002      	movs	r2, r0
 8006a90:	000b      	movs	r3, r1
 8006a92:	0020      	movs	r0, r4
 8006a94:	0029      	movs	r1, r5
 8006a96:	f7f9 fcdf 	bl	8000458 <__aeabi_dcmplt>
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	d100      	bne.n	8006aa0 <_dtoa_r+0x66c>
 8006a9e:	e714      	b.n	80068ca <_dtoa_r+0x496>
 8006aa0:	9b08      	ldr	r3, [sp, #32]
 8006aa2:	001a      	movs	r2, r3
 8006aa4:	3a01      	subs	r2, #1
 8006aa6:	9208      	str	r2, [sp, #32]
 8006aa8:	7812      	ldrb	r2, [r2, #0]
 8006aaa:	2a30      	cmp	r2, #48	; 0x30
 8006aac:	d0f8      	beq.n	8006aa0 <_dtoa_r+0x66c>
 8006aae:	9308      	str	r3, [sp, #32]
 8006ab0:	9602      	str	r6, [sp, #8]
 8006ab2:	e055      	b.n	8006b60 <_dtoa_r+0x72c>
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	4b06      	ldr	r3, [pc, #24]	; (8006ad0 <_dtoa_r+0x69c>)
 8006ab8:	f7fa fc34 	bl	8001324 <__aeabi_dmul>
 8006abc:	0004      	movs	r4, r0
 8006abe:	000d      	movs	r5, r1
 8006ac0:	e7b2      	b.n	8006a28 <_dtoa_r+0x5f4>
 8006ac2:	46c0      	nop			; (mov r8, r8)
 8006ac4:	08008b60 	.word	0x08008b60
 8006ac8:	08008b38 	.word	0x08008b38
 8006acc:	3ff00000 	.word	0x3ff00000
 8006ad0:	40240000 	.word	0x40240000
 8006ad4:	401c0000 	.word	0x401c0000
 8006ad8:	fcc00000 	.word	0xfcc00000
 8006adc:	40140000 	.word	0x40140000
 8006ae0:	7cc00000 	.word	0x7cc00000
 8006ae4:	3fe00000 	.word	0x3fe00000
 8006ae8:	9b07      	ldr	r3, [sp, #28]
 8006aea:	9e06      	ldr	r6, [sp, #24]
 8006aec:	3b01      	subs	r3, #1
 8006aee:	199b      	adds	r3, r3, r6
 8006af0:	930c      	str	r3, [sp, #48]	; 0x30
 8006af2:	9c08      	ldr	r4, [sp, #32]
 8006af4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006af6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006af8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006afa:	0020      	movs	r0, r4
 8006afc:	0029      	movs	r1, r5
 8006afe:	f7fa f80f 	bl	8000b20 <__aeabi_ddiv>
 8006b02:	f7fb fa2b 	bl	8001f5c <__aeabi_d2iz>
 8006b06:	9007      	str	r0, [sp, #28]
 8006b08:	f7fb fa5e 	bl	8001fc8 <__aeabi_i2d>
 8006b0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b10:	f7fa fc08 	bl	8001324 <__aeabi_dmul>
 8006b14:	0002      	movs	r2, r0
 8006b16:	000b      	movs	r3, r1
 8006b18:	0020      	movs	r0, r4
 8006b1a:	0029      	movs	r1, r5
 8006b1c:	f7fa fe6e 	bl	80017fc <__aeabi_dsub>
 8006b20:	0033      	movs	r3, r6
 8006b22:	9a07      	ldr	r2, [sp, #28]
 8006b24:	3601      	adds	r6, #1
 8006b26:	3230      	adds	r2, #48	; 0x30
 8006b28:	701a      	strb	r2, [r3, #0]
 8006b2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b2c:	9608      	str	r6, [sp, #32]
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d139      	bne.n	8006ba6 <_dtoa_r+0x772>
 8006b32:	0002      	movs	r2, r0
 8006b34:	000b      	movs	r3, r1
 8006b36:	f7f9 fcb7 	bl	80004a8 <__aeabi_dadd>
 8006b3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b3e:	0004      	movs	r4, r0
 8006b40:	000d      	movs	r5, r1
 8006b42:	f7f9 fc9d 	bl	8000480 <__aeabi_dcmpgt>
 8006b46:	2800      	cmp	r0, #0
 8006b48:	d11b      	bne.n	8006b82 <_dtoa_r+0x74e>
 8006b4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b4e:	0020      	movs	r0, r4
 8006b50:	0029      	movs	r1, r5
 8006b52:	f7f9 fc7b 	bl	800044c <__aeabi_dcmpeq>
 8006b56:	2800      	cmp	r0, #0
 8006b58:	d002      	beq.n	8006b60 <_dtoa_r+0x72c>
 8006b5a:	9b07      	ldr	r3, [sp, #28]
 8006b5c:	07db      	lsls	r3, r3, #31
 8006b5e:	d410      	bmi.n	8006b82 <_dtoa_r+0x74e>
 8006b60:	0038      	movs	r0, r7
 8006b62:	9905      	ldr	r1, [sp, #20]
 8006b64:	f000 fae6 	bl	8007134 <_Bfree>
 8006b68:	2300      	movs	r3, #0
 8006b6a:	9a08      	ldr	r2, [sp, #32]
 8006b6c:	9802      	ldr	r0, [sp, #8]
 8006b6e:	7013      	strb	r3, [r2, #0]
 8006b70:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006b72:	3001      	adds	r0, #1
 8006b74:	6018      	str	r0, [r3, #0]
 8006b76:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d100      	bne.n	8006b7e <_dtoa_r+0x74a>
 8006b7c:	e4a6      	b.n	80064cc <_dtoa_r+0x98>
 8006b7e:	601a      	str	r2, [r3, #0]
 8006b80:	e4a4      	b.n	80064cc <_dtoa_r+0x98>
 8006b82:	9e02      	ldr	r6, [sp, #8]
 8006b84:	9b08      	ldr	r3, [sp, #32]
 8006b86:	9308      	str	r3, [sp, #32]
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	781a      	ldrb	r2, [r3, #0]
 8006b8c:	2a39      	cmp	r2, #57	; 0x39
 8006b8e:	d106      	bne.n	8006b9e <_dtoa_r+0x76a>
 8006b90:	9a06      	ldr	r2, [sp, #24]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d1f7      	bne.n	8006b86 <_dtoa_r+0x752>
 8006b96:	2230      	movs	r2, #48	; 0x30
 8006b98:	9906      	ldr	r1, [sp, #24]
 8006b9a:	3601      	adds	r6, #1
 8006b9c:	700a      	strb	r2, [r1, #0]
 8006b9e:	781a      	ldrb	r2, [r3, #0]
 8006ba0:	3201      	adds	r2, #1
 8006ba2:	701a      	strb	r2, [r3, #0]
 8006ba4:	e784      	b.n	8006ab0 <_dtoa_r+0x67c>
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	4baa      	ldr	r3, [pc, #680]	; (8006e54 <_dtoa_r+0xa20>)
 8006baa:	f7fa fbbb 	bl	8001324 <__aeabi_dmul>
 8006bae:	2200      	movs	r2, #0
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	0004      	movs	r4, r0
 8006bb4:	000d      	movs	r5, r1
 8006bb6:	f7f9 fc49 	bl	800044c <__aeabi_dcmpeq>
 8006bba:	2800      	cmp	r0, #0
 8006bbc:	d09b      	beq.n	8006af6 <_dtoa_r+0x6c2>
 8006bbe:	e7cf      	b.n	8006b60 <_dtoa_r+0x72c>
 8006bc0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006bc2:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006bc4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006bc6:	2d00      	cmp	r5, #0
 8006bc8:	d012      	beq.n	8006bf0 <_dtoa_r+0x7bc>
 8006bca:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006bcc:	2a01      	cmp	r2, #1
 8006bce:	dc66      	bgt.n	8006c9e <_dtoa_r+0x86a>
 8006bd0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006bd2:	2a00      	cmp	r2, #0
 8006bd4:	d05d      	beq.n	8006c92 <_dtoa_r+0x85e>
 8006bd6:	4aa0      	ldr	r2, [pc, #640]	; (8006e58 <_dtoa_r+0xa24>)
 8006bd8:	189b      	adds	r3, r3, r2
 8006bda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bdc:	2101      	movs	r1, #1
 8006bde:	18d2      	adds	r2, r2, r3
 8006be0:	920a      	str	r2, [sp, #40]	; 0x28
 8006be2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006be4:	0038      	movs	r0, r7
 8006be6:	18d3      	adds	r3, r2, r3
 8006be8:	930d      	str	r3, [sp, #52]	; 0x34
 8006bea:	f000 fb53 	bl	8007294 <__i2b>
 8006bee:	0005      	movs	r5, r0
 8006bf0:	2c00      	cmp	r4, #0
 8006bf2:	dd0e      	ble.n	8006c12 <_dtoa_r+0x7de>
 8006bf4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	dd0b      	ble.n	8006c12 <_dtoa_r+0x7de>
 8006bfa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006bfc:	0023      	movs	r3, r4
 8006bfe:	4294      	cmp	r4, r2
 8006c00:	dd00      	ble.n	8006c04 <_dtoa_r+0x7d0>
 8006c02:	0013      	movs	r3, r2
 8006c04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c06:	1ae4      	subs	r4, r4, r3
 8006c08:	1ad2      	subs	r2, r2, r3
 8006c0a:	920a      	str	r2, [sp, #40]	; 0x28
 8006c0c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	930d      	str	r3, [sp, #52]	; 0x34
 8006c12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d01f      	beq.n	8006c58 <_dtoa_r+0x824>
 8006c18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d054      	beq.n	8006cc8 <_dtoa_r+0x894>
 8006c1e:	2e00      	cmp	r6, #0
 8006c20:	dd11      	ble.n	8006c46 <_dtoa_r+0x812>
 8006c22:	0029      	movs	r1, r5
 8006c24:	0032      	movs	r2, r6
 8006c26:	0038      	movs	r0, r7
 8006c28:	f000 fbfa 	bl	8007420 <__pow5mult>
 8006c2c:	9a05      	ldr	r2, [sp, #20]
 8006c2e:	0001      	movs	r1, r0
 8006c30:	0005      	movs	r5, r0
 8006c32:	0038      	movs	r0, r7
 8006c34:	f000 fb44 	bl	80072c0 <__multiply>
 8006c38:	9905      	ldr	r1, [sp, #20]
 8006c3a:	9014      	str	r0, [sp, #80]	; 0x50
 8006c3c:	0038      	movs	r0, r7
 8006c3e:	f000 fa79 	bl	8007134 <_Bfree>
 8006c42:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006c44:	9305      	str	r3, [sp, #20]
 8006c46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c48:	1b9a      	subs	r2, r3, r6
 8006c4a:	42b3      	cmp	r3, r6
 8006c4c:	d004      	beq.n	8006c58 <_dtoa_r+0x824>
 8006c4e:	0038      	movs	r0, r7
 8006c50:	9905      	ldr	r1, [sp, #20]
 8006c52:	f000 fbe5 	bl	8007420 <__pow5mult>
 8006c56:	9005      	str	r0, [sp, #20]
 8006c58:	2101      	movs	r1, #1
 8006c5a:	0038      	movs	r0, r7
 8006c5c:	f000 fb1a 	bl	8007294 <__i2b>
 8006c60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c62:	0006      	movs	r6, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	dd31      	ble.n	8006ccc <_dtoa_r+0x898>
 8006c68:	001a      	movs	r2, r3
 8006c6a:	0001      	movs	r1, r0
 8006c6c:	0038      	movs	r0, r7
 8006c6e:	f000 fbd7 	bl	8007420 <__pow5mult>
 8006c72:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c74:	0006      	movs	r6, r0
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	dd2d      	ble.n	8006cd6 <_dtoa_r+0x8a2>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	930e      	str	r3, [sp, #56]	; 0x38
 8006c7e:	6933      	ldr	r3, [r6, #16]
 8006c80:	3303      	adds	r3, #3
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	18f3      	adds	r3, r6, r3
 8006c86:	6858      	ldr	r0, [r3, #4]
 8006c88:	f000 fabc 	bl	8007204 <__hi0bits>
 8006c8c:	2320      	movs	r3, #32
 8006c8e:	1a18      	subs	r0, r3, r0
 8006c90:	e039      	b.n	8006d06 <_dtoa_r+0x8d2>
 8006c92:	2336      	movs	r3, #54	; 0x36
 8006c94:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006c96:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006c98:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006c9a:	1a9b      	subs	r3, r3, r2
 8006c9c:	e79d      	b.n	8006bda <_dtoa_r+0x7a6>
 8006c9e:	9b07      	ldr	r3, [sp, #28]
 8006ca0:	1e5e      	subs	r6, r3, #1
 8006ca2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ca4:	42b3      	cmp	r3, r6
 8006ca6:	db07      	blt.n	8006cb8 <_dtoa_r+0x884>
 8006ca8:	1b9e      	subs	r6, r3, r6
 8006caa:	9b07      	ldr	r3, [sp, #28]
 8006cac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	da93      	bge.n	8006bda <_dtoa_r+0x7a6>
 8006cb2:	1ae4      	subs	r4, r4, r3
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	e790      	b.n	8006bda <_dtoa_r+0x7a6>
 8006cb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006cbc:	1af3      	subs	r3, r6, r3
 8006cbe:	18d3      	adds	r3, r2, r3
 8006cc0:	960e      	str	r6, [sp, #56]	; 0x38
 8006cc2:	9315      	str	r3, [sp, #84]	; 0x54
 8006cc4:	2600      	movs	r6, #0
 8006cc6:	e7f0      	b.n	8006caa <_dtoa_r+0x876>
 8006cc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cca:	e7c0      	b.n	8006c4e <_dtoa_r+0x81a>
 8006ccc:	2300      	movs	r3, #0
 8006cce:	930e      	str	r3, [sp, #56]	; 0x38
 8006cd0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	dc13      	bgt.n	8006cfe <_dtoa_r+0x8ca>
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	930e      	str	r3, [sp, #56]	; 0x38
 8006cda:	9b08      	ldr	r3, [sp, #32]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d10e      	bne.n	8006cfe <_dtoa_r+0x8ca>
 8006ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ce2:	031b      	lsls	r3, r3, #12
 8006ce4:	d10b      	bne.n	8006cfe <_dtoa_r+0x8ca>
 8006ce6:	4b5d      	ldr	r3, [pc, #372]	; (8006e5c <_dtoa_r+0xa28>)
 8006ce8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cea:	4213      	tst	r3, r2
 8006cec:	d007      	beq.n	8006cfe <_dtoa_r+0x8ca>
 8006cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cf0:	3301      	adds	r3, #1
 8006cf2:	930a      	str	r3, [sp, #40]	; 0x28
 8006cf4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	930d      	str	r3, [sp, #52]	; 0x34
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	930e      	str	r3, [sp, #56]	; 0x38
 8006cfe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d00:	2001      	movs	r0, #1
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1bb      	bne.n	8006c7e <_dtoa_r+0x84a>
 8006d06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d08:	221f      	movs	r2, #31
 8006d0a:	1818      	adds	r0, r3, r0
 8006d0c:	0003      	movs	r3, r0
 8006d0e:	4013      	ands	r3, r2
 8006d10:	4210      	tst	r0, r2
 8006d12:	d046      	beq.n	8006da2 <_dtoa_r+0x96e>
 8006d14:	3201      	adds	r2, #1
 8006d16:	1ad2      	subs	r2, r2, r3
 8006d18:	2a04      	cmp	r2, #4
 8006d1a:	dd3f      	ble.n	8006d9c <_dtoa_r+0x968>
 8006d1c:	221c      	movs	r2, #28
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d22:	18e4      	adds	r4, r4, r3
 8006d24:	18d2      	adds	r2, r2, r3
 8006d26:	920a      	str	r2, [sp, #40]	; 0x28
 8006d28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d2a:	18d3      	adds	r3, r2, r3
 8006d2c:	930d      	str	r3, [sp, #52]	; 0x34
 8006d2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	dd05      	ble.n	8006d40 <_dtoa_r+0x90c>
 8006d34:	001a      	movs	r2, r3
 8006d36:	0038      	movs	r0, r7
 8006d38:	9905      	ldr	r1, [sp, #20]
 8006d3a:	f000 fbcd 	bl	80074d8 <__lshift>
 8006d3e:	9005      	str	r0, [sp, #20]
 8006d40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	dd05      	ble.n	8006d52 <_dtoa_r+0x91e>
 8006d46:	0031      	movs	r1, r6
 8006d48:	001a      	movs	r2, r3
 8006d4a:	0038      	movs	r0, r7
 8006d4c:	f000 fbc4 	bl	80074d8 <__lshift>
 8006d50:	0006      	movs	r6, r0
 8006d52:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d026      	beq.n	8006da6 <_dtoa_r+0x972>
 8006d58:	0031      	movs	r1, r6
 8006d5a:	9805      	ldr	r0, [sp, #20]
 8006d5c:	f000 fc2a 	bl	80075b4 <__mcmp>
 8006d60:	2800      	cmp	r0, #0
 8006d62:	da20      	bge.n	8006da6 <_dtoa_r+0x972>
 8006d64:	9b02      	ldr	r3, [sp, #8]
 8006d66:	220a      	movs	r2, #10
 8006d68:	3b01      	subs	r3, #1
 8006d6a:	9302      	str	r3, [sp, #8]
 8006d6c:	0038      	movs	r0, r7
 8006d6e:	2300      	movs	r3, #0
 8006d70:	9905      	ldr	r1, [sp, #20]
 8006d72:	f000 fa03 	bl	800717c <__multadd>
 8006d76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d78:	9005      	str	r0, [sp, #20]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d100      	bne.n	8006d80 <_dtoa_r+0x94c>
 8006d7e:	e166      	b.n	800704e <_dtoa_r+0xc1a>
 8006d80:	2300      	movs	r3, #0
 8006d82:	0029      	movs	r1, r5
 8006d84:	220a      	movs	r2, #10
 8006d86:	0038      	movs	r0, r7
 8006d88:	f000 f9f8 	bl	800717c <__multadd>
 8006d8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d8e:	0005      	movs	r5, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	dc47      	bgt.n	8006e24 <_dtoa_r+0x9f0>
 8006d94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d96:	2b02      	cmp	r3, #2
 8006d98:	dc0d      	bgt.n	8006db6 <_dtoa_r+0x982>
 8006d9a:	e043      	b.n	8006e24 <_dtoa_r+0x9f0>
 8006d9c:	2a04      	cmp	r2, #4
 8006d9e:	d0c6      	beq.n	8006d2e <_dtoa_r+0x8fa>
 8006da0:	0013      	movs	r3, r2
 8006da2:	331c      	adds	r3, #28
 8006da4:	e7bc      	b.n	8006d20 <_dtoa_r+0x8ec>
 8006da6:	9b07      	ldr	r3, [sp, #28]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	dc35      	bgt.n	8006e18 <_dtoa_r+0x9e4>
 8006dac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dae:	2b02      	cmp	r3, #2
 8006db0:	dd32      	ble.n	8006e18 <_dtoa_r+0x9e4>
 8006db2:	9b07      	ldr	r3, [sp, #28]
 8006db4:	930c      	str	r3, [sp, #48]	; 0x30
 8006db6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d10c      	bne.n	8006dd6 <_dtoa_r+0x9a2>
 8006dbc:	0031      	movs	r1, r6
 8006dbe:	2205      	movs	r2, #5
 8006dc0:	0038      	movs	r0, r7
 8006dc2:	f000 f9db 	bl	800717c <__multadd>
 8006dc6:	0006      	movs	r6, r0
 8006dc8:	0001      	movs	r1, r0
 8006dca:	9805      	ldr	r0, [sp, #20]
 8006dcc:	f000 fbf2 	bl	80075b4 <__mcmp>
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	dd00      	ble.n	8006dd6 <_dtoa_r+0x9a2>
 8006dd4:	e5a5      	b.n	8006922 <_dtoa_r+0x4ee>
 8006dd6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006dd8:	43db      	mvns	r3, r3
 8006dda:	9302      	str	r3, [sp, #8]
 8006ddc:	9b06      	ldr	r3, [sp, #24]
 8006dde:	9308      	str	r3, [sp, #32]
 8006de0:	2400      	movs	r4, #0
 8006de2:	0031      	movs	r1, r6
 8006de4:	0038      	movs	r0, r7
 8006de6:	f000 f9a5 	bl	8007134 <_Bfree>
 8006dea:	2d00      	cmp	r5, #0
 8006dec:	d100      	bne.n	8006df0 <_dtoa_r+0x9bc>
 8006dee:	e6b7      	b.n	8006b60 <_dtoa_r+0x72c>
 8006df0:	2c00      	cmp	r4, #0
 8006df2:	d005      	beq.n	8006e00 <_dtoa_r+0x9cc>
 8006df4:	42ac      	cmp	r4, r5
 8006df6:	d003      	beq.n	8006e00 <_dtoa_r+0x9cc>
 8006df8:	0021      	movs	r1, r4
 8006dfa:	0038      	movs	r0, r7
 8006dfc:	f000 f99a 	bl	8007134 <_Bfree>
 8006e00:	0029      	movs	r1, r5
 8006e02:	0038      	movs	r0, r7
 8006e04:	f000 f996 	bl	8007134 <_Bfree>
 8006e08:	e6aa      	b.n	8006b60 <_dtoa_r+0x72c>
 8006e0a:	2600      	movs	r6, #0
 8006e0c:	0035      	movs	r5, r6
 8006e0e:	e7e2      	b.n	8006dd6 <_dtoa_r+0x9a2>
 8006e10:	9602      	str	r6, [sp, #8]
 8006e12:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8006e14:	0035      	movs	r5, r6
 8006e16:	e584      	b.n	8006922 <_dtoa_r+0x4ee>
 8006e18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d100      	bne.n	8006e20 <_dtoa_r+0x9ec>
 8006e1e:	e0ce      	b.n	8006fbe <_dtoa_r+0xb8a>
 8006e20:	9b07      	ldr	r3, [sp, #28]
 8006e22:	930c      	str	r3, [sp, #48]	; 0x30
 8006e24:	2c00      	cmp	r4, #0
 8006e26:	dd05      	ble.n	8006e34 <_dtoa_r+0xa00>
 8006e28:	0029      	movs	r1, r5
 8006e2a:	0022      	movs	r2, r4
 8006e2c:	0038      	movs	r0, r7
 8006e2e:	f000 fb53 	bl	80074d8 <__lshift>
 8006e32:	0005      	movs	r5, r0
 8006e34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e36:	0028      	movs	r0, r5
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d022      	beq.n	8006e82 <_dtoa_r+0xa4e>
 8006e3c:	0038      	movs	r0, r7
 8006e3e:	6869      	ldr	r1, [r5, #4]
 8006e40:	f000 f934 	bl	80070ac <_Balloc>
 8006e44:	1e04      	subs	r4, r0, #0
 8006e46:	d10f      	bne.n	8006e68 <_dtoa_r+0xa34>
 8006e48:	0002      	movs	r2, r0
 8006e4a:	4b05      	ldr	r3, [pc, #20]	; (8006e60 <_dtoa_r+0xa2c>)
 8006e4c:	4905      	ldr	r1, [pc, #20]	; (8006e64 <_dtoa_r+0xa30>)
 8006e4e:	f7ff fb06 	bl	800645e <_dtoa_r+0x2a>
 8006e52:	46c0      	nop			; (mov r8, r8)
 8006e54:	40240000 	.word	0x40240000
 8006e58:	00000433 	.word	0x00000433
 8006e5c:	7ff00000 	.word	0x7ff00000
 8006e60:	08008ac7 	.word	0x08008ac7
 8006e64:	000002ea 	.word	0x000002ea
 8006e68:	0029      	movs	r1, r5
 8006e6a:	692b      	ldr	r3, [r5, #16]
 8006e6c:	310c      	adds	r1, #12
 8006e6e:	1c9a      	adds	r2, r3, #2
 8006e70:	0092      	lsls	r2, r2, #2
 8006e72:	300c      	adds	r0, #12
 8006e74:	f000 f911 	bl	800709a <memcpy>
 8006e78:	2201      	movs	r2, #1
 8006e7a:	0021      	movs	r1, r4
 8006e7c:	0038      	movs	r0, r7
 8006e7e:	f000 fb2b 	bl	80074d8 <__lshift>
 8006e82:	9b06      	ldr	r3, [sp, #24]
 8006e84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e86:	930a      	str	r3, [sp, #40]	; 0x28
 8006e88:	3b01      	subs	r3, #1
 8006e8a:	189b      	adds	r3, r3, r2
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	002c      	movs	r4, r5
 8006e90:	0005      	movs	r5, r0
 8006e92:	9314      	str	r3, [sp, #80]	; 0x50
 8006e94:	9b08      	ldr	r3, [sp, #32]
 8006e96:	4013      	ands	r3, r2
 8006e98:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e9a:	0031      	movs	r1, r6
 8006e9c:	9805      	ldr	r0, [sp, #20]
 8006e9e:	f7ff fa3d 	bl	800631c <quorem>
 8006ea2:	0003      	movs	r3, r0
 8006ea4:	0021      	movs	r1, r4
 8006ea6:	3330      	adds	r3, #48	; 0x30
 8006ea8:	900d      	str	r0, [sp, #52]	; 0x34
 8006eaa:	9805      	ldr	r0, [sp, #20]
 8006eac:	9307      	str	r3, [sp, #28]
 8006eae:	f000 fb81 	bl	80075b4 <__mcmp>
 8006eb2:	002a      	movs	r2, r5
 8006eb4:	900e      	str	r0, [sp, #56]	; 0x38
 8006eb6:	0031      	movs	r1, r6
 8006eb8:	0038      	movs	r0, r7
 8006eba:	f000 fb97 	bl	80075ec <__mdiff>
 8006ebe:	68c3      	ldr	r3, [r0, #12]
 8006ec0:	9008      	str	r0, [sp, #32]
 8006ec2:	9310      	str	r3, [sp, #64]	; 0x40
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	930c      	str	r3, [sp, #48]	; 0x30
 8006ec8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d104      	bne.n	8006ed8 <_dtoa_r+0xaa4>
 8006ece:	0001      	movs	r1, r0
 8006ed0:	9805      	ldr	r0, [sp, #20]
 8006ed2:	f000 fb6f 	bl	80075b4 <__mcmp>
 8006ed6:	900c      	str	r0, [sp, #48]	; 0x30
 8006ed8:	0038      	movs	r0, r7
 8006eda:	9908      	ldr	r1, [sp, #32]
 8006edc:	f000 f92a 	bl	8007134 <_Bfree>
 8006ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ee2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	9308      	str	r3, [sp, #32]
 8006ee8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006eea:	4313      	orrs	r3, r2
 8006eec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	d10c      	bne.n	8006f0c <_dtoa_r+0xad8>
 8006ef2:	9b07      	ldr	r3, [sp, #28]
 8006ef4:	2b39      	cmp	r3, #57	; 0x39
 8006ef6:	d026      	beq.n	8006f46 <_dtoa_r+0xb12>
 8006ef8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	dd02      	ble.n	8006f04 <_dtoa_r+0xad0>
 8006efe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f00:	3331      	adds	r3, #49	; 0x31
 8006f02:	9307      	str	r3, [sp, #28]
 8006f04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f06:	9a07      	ldr	r2, [sp, #28]
 8006f08:	701a      	strb	r2, [r3, #0]
 8006f0a:	e76a      	b.n	8006de2 <_dtoa_r+0x9ae>
 8006f0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	db04      	blt.n	8006f1c <_dtoa_r+0xae8>
 8006f12:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006f14:	4313      	orrs	r3, r2
 8006f16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	d11f      	bne.n	8006f5c <_dtoa_r+0xb28>
 8006f1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	ddf0      	ble.n	8006f04 <_dtoa_r+0xad0>
 8006f22:	9905      	ldr	r1, [sp, #20]
 8006f24:	2201      	movs	r2, #1
 8006f26:	0038      	movs	r0, r7
 8006f28:	f000 fad6 	bl	80074d8 <__lshift>
 8006f2c:	0031      	movs	r1, r6
 8006f2e:	9005      	str	r0, [sp, #20]
 8006f30:	f000 fb40 	bl	80075b4 <__mcmp>
 8006f34:	2800      	cmp	r0, #0
 8006f36:	dc03      	bgt.n	8006f40 <_dtoa_r+0xb0c>
 8006f38:	d1e4      	bne.n	8006f04 <_dtoa_r+0xad0>
 8006f3a:	9b07      	ldr	r3, [sp, #28]
 8006f3c:	07db      	lsls	r3, r3, #31
 8006f3e:	d5e1      	bpl.n	8006f04 <_dtoa_r+0xad0>
 8006f40:	9b07      	ldr	r3, [sp, #28]
 8006f42:	2b39      	cmp	r3, #57	; 0x39
 8006f44:	d1db      	bne.n	8006efe <_dtoa_r+0xaca>
 8006f46:	2339      	movs	r3, #57	; 0x39
 8006f48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f4a:	7013      	strb	r3, [r2, #0]
 8006f4c:	9b08      	ldr	r3, [sp, #32]
 8006f4e:	9308      	str	r3, [sp, #32]
 8006f50:	3b01      	subs	r3, #1
 8006f52:	781a      	ldrb	r2, [r3, #0]
 8006f54:	2a39      	cmp	r2, #57	; 0x39
 8006f56:	d068      	beq.n	800702a <_dtoa_r+0xbf6>
 8006f58:	3201      	adds	r2, #1
 8006f5a:	e7d5      	b.n	8006f08 <_dtoa_r+0xad4>
 8006f5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	dd07      	ble.n	8006f72 <_dtoa_r+0xb3e>
 8006f62:	9b07      	ldr	r3, [sp, #28]
 8006f64:	2b39      	cmp	r3, #57	; 0x39
 8006f66:	d0ee      	beq.n	8006f46 <_dtoa_r+0xb12>
 8006f68:	9b07      	ldr	r3, [sp, #28]
 8006f6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	7013      	strb	r3, [r2, #0]
 8006f70:	e737      	b.n	8006de2 <_dtoa_r+0x9ae>
 8006f72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f74:	9a07      	ldr	r2, [sp, #28]
 8006f76:	701a      	strb	r2, [r3, #0]
 8006f78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d03e      	beq.n	8006ffe <_dtoa_r+0xbca>
 8006f80:	2300      	movs	r3, #0
 8006f82:	220a      	movs	r2, #10
 8006f84:	9905      	ldr	r1, [sp, #20]
 8006f86:	0038      	movs	r0, r7
 8006f88:	f000 f8f8 	bl	800717c <__multadd>
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	9005      	str	r0, [sp, #20]
 8006f90:	220a      	movs	r2, #10
 8006f92:	0021      	movs	r1, r4
 8006f94:	0038      	movs	r0, r7
 8006f96:	42ac      	cmp	r4, r5
 8006f98:	d106      	bne.n	8006fa8 <_dtoa_r+0xb74>
 8006f9a:	f000 f8ef 	bl	800717c <__multadd>
 8006f9e:	0004      	movs	r4, r0
 8006fa0:	0005      	movs	r5, r0
 8006fa2:	9b08      	ldr	r3, [sp, #32]
 8006fa4:	930a      	str	r3, [sp, #40]	; 0x28
 8006fa6:	e778      	b.n	8006e9a <_dtoa_r+0xa66>
 8006fa8:	f000 f8e8 	bl	800717c <__multadd>
 8006fac:	0029      	movs	r1, r5
 8006fae:	0004      	movs	r4, r0
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	220a      	movs	r2, #10
 8006fb4:	0038      	movs	r0, r7
 8006fb6:	f000 f8e1 	bl	800717c <__multadd>
 8006fba:	0005      	movs	r5, r0
 8006fbc:	e7f1      	b.n	8006fa2 <_dtoa_r+0xb6e>
 8006fbe:	9b07      	ldr	r3, [sp, #28]
 8006fc0:	930c      	str	r3, [sp, #48]	; 0x30
 8006fc2:	2400      	movs	r4, #0
 8006fc4:	0031      	movs	r1, r6
 8006fc6:	9805      	ldr	r0, [sp, #20]
 8006fc8:	f7ff f9a8 	bl	800631c <quorem>
 8006fcc:	9b06      	ldr	r3, [sp, #24]
 8006fce:	3030      	adds	r0, #48	; 0x30
 8006fd0:	5518      	strb	r0, [r3, r4]
 8006fd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fd4:	3401      	adds	r4, #1
 8006fd6:	9007      	str	r0, [sp, #28]
 8006fd8:	42a3      	cmp	r3, r4
 8006fda:	dd07      	ble.n	8006fec <_dtoa_r+0xbb8>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	220a      	movs	r2, #10
 8006fe0:	0038      	movs	r0, r7
 8006fe2:	9905      	ldr	r1, [sp, #20]
 8006fe4:	f000 f8ca 	bl	800717c <__multadd>
 8006fe8:	9005      	str	r0, [sp, #20]
 8006fea:	e7eb      	b.n	8006fc4 <_dtoa_r+0xb90>
 8006fec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fee:	2001      	movs	r0, #1
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	dd00      	ble.n	8006ff6 <_dtoa_r+0xbc2>
 8006ff4:	0018      	movs	r0, r3
 8006ff6:	2400      	movs	r4, #0
 8006ff8:	9b06      	ldr	r3, [sp, #24]
 8006ffa:	181b      	adds	r3, r3, r0
 8006ffc:	9308      	str	r3, [sp, #32]
 8006ffe:	9905      	ldr	r1, [sp, #20]
 8007000:	2201      	movs	r2, #1
 8007002:	0038      	movs	r0, r7
 8007004:	f000 fa68 	bl	80074d8 <__lshift>
 8007008:	0031      	movs	r1, r6
 800700a:	9005      	str	r0, [sp, #20]
 800700c:	f000 fad2 	bl	80075b4 <__mcmp>
 8007010:	2800      	cmp	r0, #0
 8007012:	dc9b      	bgt.n	8006f4c <_dtoa_r+0xb18>
 8007014:	d102      	bne.n	800701c <_dtoa_r+0xbe8>
 8007016:	9b07      	ldr	r3, [sp, #28]
 8007018:	07db      	lsls	r3, r3, #31
 800701a:	d497      	bmi.n	8006f4c <_dtoa_r+0xb18>
 800701c:	9b08      	ldr	r3, [sp, #32]
 800701e:	9308      	str	r3, [sp, #32]
 8007020:	3b01      	subs	r3, #1
 8007022:	781a      	ldrb	r2, [r3, #0]
 8007024:	2a30      	cmp	r2, #48	; 0x30
 8007026:	d0fa      	beq.n	800701e <_dtoa_r+0xbea>
 8007028:	e6db      	b.n	8006de2 <_dtoa_r+0x9ae>
 800702a:	9a06      	ldr	r2, [sp, #24]
 800702c:	429a      	cmp	r2, r3
 800702e:	d18e      	bne.n	8006f4e <_dtoa_r+0xb1a>
 8007030:	9b02      	ldr	r3, [sp, #8]
 8007032:	3301      	adds	r3, #1
 8007034:	9302      	str	r3, [sp, #8]
 8007036:	2331      	movs	r3, #49	; 0x31
 8007038:	e799      	b.n	8006f6e <_dtoa_r+0xb3a>
 800703a:	4b09      	ldr	r3, [pc, #36]	; (8007060 <_dtoa_r+0xc2c>)
 800703c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800703e:	9306      	str	r3, [sp, #24]
 8007040:	4b08      	ldr	r3, [pc, #32]	; (8007064 <_dtoa_r+0xc30>)
 8007042:	2a00      	cmp	r2, #0
 8007044:	d001      	beq.n	800704a <_dtoa_r+0xc16>
 8007046:	f7ff fa3f 	bl	80064c8 <_dtoa_r+0x94>
 800704a:	f7ff fa3f 	bl	80064cc <_dtoa_r+0x98>
 800704e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007050:	2b00      	cmp	r3, #0
 8007052:	dcb6      	bgt.n	8006fc2 <_dtoa_r+0xb8e>
 8007054:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007056:	2b02      	cmp	r3, #2
 8007058:	dd00      	ble.n	800705c <_dtoa_r+0xc28>
 800705a:	e6ac      	b.n	8006db6 <_dtoa_r+0x982>
 800705c:	e7b1      	b.n	8006fc2 <_dtoa_r+0xb8e>
 800705e:	46c0      	nop			; (mov r8, r8)
 8007060:	08008a48 	.word	0x08008a48
 8007064:	08008a50 	.word	0x08008a50

08007068 <_localeconv_r>:
 8007068:	4800      	ldr	r0, [pc, #0]	; (800706c <_localeconv_r+0x4>)
 800706a:	4770      	bx	lr
 800706c:	20000160 	.word	0x20000160

08007070 <malloc>:
 8007070:	b510      	push	{r4, lr}
 8007072:	4b03      	ldr	r3, [pc, #12]	; (8007080 <malloc+0x10>)
 8007074:	0001      	movs	r1, r0
 8007076:	6818      	ldr	r0, [r3, #0]
 8007078:	f000 fc4c 	bl	8007914 <_malloc_r>
 800707c:	bd10      	pop	{r4, pc}
 800707e:	46c0      	nop			; (mov r8, r8)
 8007080:	2000000c 	.word	0x2000000c

08007084 <memchr>:
 8007084:	b2c9      	uxtb	r1, r1
 8007086:	1882      	adds	r2, r0, r2
 8007088:	4290      	cmp	r0, r2
 800708a:	d101      	bne.n	8007090 <memchr+0xc>
 800708c:	2000      	movs	r0, #0
 800708e:	4770      	bx	lr
 8007090:	7803      	ldrb	r3, [r0, #0]
 8007092:	428b      	cmp	r3, r1
 8007094:	d0fb      	beq.n	800708e <memchr+0xa>
 8007096:	3001      	adds	r0, #1
 8007098:	e7f6      	b.n	8007088 <memchr+0x4>

0800709a <memcpy>:
 800709a:	2300      	movs	r3, #0
 800709c:	b510      	push	{r4, lr}
 800709e:	429a      	cmp	r2, r3
 80070a0:	d100      	bne.n	80070a4 <memcpy+0xa>
 80070a2:	bd10      	pop	{r4, pc}
 80070a4:	5ccc      	ldrb	r4, [r1, r3]
 80070a6:	54c4      	strb	r4, [r0, r3]
 80070a8:	3301      	adds	r3, #1
 80070aa:	e7f8      	b.n	800709e <memcpy+0x4>

080070ac <_Balloc>:
 80070ac:	b570      	push	{r4, r5, r6, lr}
 80070ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80070b0:	0006      	movs	r6, r0
 80070b2:	000c      	movs	r4, r1
 80070b4:	2d00      	cmp	r5, #0
 80070b6:	d10e      	bne.n	80070d6 <_Balloc+0x2a>
 80070b8:	2010      	movs	r0, #16
 80070ba:	f7ff ffd9 	bl	8007070 <malloc>
 80070be:	1e02      	subs	r2, r0, #0
 80070c0:	6270      	str	r0, [r6, #36]	; 0x24
 80070c2:	d104      	bne.n	80070ce <_Balloc+0x22>
 80070c4:	2166      	movs	r1, #102	; 0x66
 80070c6:	4b19      	ldr	r3, [pc, #100]	; (800712c <_Balloc+0x80>)
 80070c8:	4819      	ldr	r0, [pc, #100]	; (8007130 <_Balloc+0x84>)
 80070ca:	f000 fe0d 	bl	8007ce8 <__assert_func>
 80070ce:	6045      	str	r5, [r0, #4]
 80070d0:	6085      	str	r5, [r0, #8]
 80070d2:	6005      	str	r5, [r0, #0]
 80070d4:	60c5      	str	r5, [r0, #12]
 80070d6:	6a75      	ldr	r5, [r6, #36]	; 0x24
 80070d8:	68eb      	ldr	r3, [r5, #12]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d013      	beq.n	8007106 <_Balloc+0x5a>
 80070de:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80070e0:	00a2      	lsls	r2, r4, #2
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	189b      	adds	r3, r3, r2
 80070e6:	6818      	ldr	r0, [r3, #0]
 80070e8:	2800      	cmp	r0, #0
 80070ea:	d118      	bne.n	800711e <_Balloc+0x72>
 80070ec:	2101      	movs	r1, #1
 80070ee:	000d      	movs	r5, r1
 80070f0:	40a5      	lsls	r5, r4
 80070f2:	1d6a      	adds	r2, r5, #5
 80070f4:	0030      	movs	r0, r6
 80070f6:	0092      	lsls	r2, r2, #2
 80070f8:	f000 fb74 	bl	80077e4 <_calloc_r>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	d00c      	beq.n	800711a <_Balloc+0x6e>
 8007100:	6044      	str	r4, [r0, #4]
 8007102:	6085      	str	r5, [r0, #8]
 8007104:	e00d      	b.n	8007122 <_Balloc+0x76>
 8007106:	2221      	movs	r2, #33	; 0x21
 8007108:	2104      	movs	r1, #4
 800710a:	0030      	movs	r0, r6
 800710c:	f000 fb6a 	bl	80077e4 <_calloc_r>
 8007110:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007112:	60e8      	str	r0, [r5, #12]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d1e1      	bne.n	80070de <_Balloc+0x32>
 800711a:	2000      	movs	r0, #0
 800711c:	bd70      	pop	{r4, r5, r6, pc}
 800711e:	6802      	ldr	r2, [r0, #0]
 8007120:	601a      	str	r2, [r3, #0]
 8007122:	2300      	movs	r3, #0
 8007124:	6103      	str	r3, [r0, #16]
 8007126:	60c3      	str	r3, [r0, #12]
 8007128:	e7f8      	b.n	800711c <_Balloc+0x70>
 800712a:	46c0      	nop			; (mov r8, r8)
 800712c:	08008a55 	.word	0x08008a55
 8007130:	08008ad8 	.word	0x08008ad8

08007134 <_Bfree>:
 8007134:	b570      	push	{r4, r5, r6, lr}
 8007136:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007138:	0005      	movs	r5, r0
 800713a:	000c      	movs	r4, r1
 800713c:	2e00      	cmp	r6, #0
 800713e:	d10e      	bne.n	800715e <_Bfree+0x2a>
 8007140:	2010      	movs	r0, #16
 8007142:	f7ff ff95 	bl	8007070 <malloc>
 8007146:	1e02      	subs	r2, r0, #0
 8007148:	6268      	str	r0, [r5, #36]	; 0x24
 800714a:	d104      	bne.n	8007156 <_Bfree+0x22>
 800714c:	218a      	movs	r1, #138	; 0x8a
 800714e:	4b09      	ldr	r3, [pc, #36]	; (8007174 <_Bfree+0x40>)
 8007150:	4809      	ldr	r0, [pc, #36]	; (8007178 <_Bfree+0x44>)
 8007152:	f000 fdc9 	bl	8007ce8 <__assert_func>
 8007156:	6046      	str	r6, [r0, #4]
 8007158:	6086      	str	r6, [r0, #8]
 800715a:	6006      	str	r6, [r0, #0]
 800715c:	60c6      	str	r6, [r0, #12]
 800715e:	2c00      	cmp	r4, #0
 8007160:	d007      	beq.n	8007172 <_Bfree+0x3e>
 8007162:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007164:	6862      	ldr	r2, [r4, #4]
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	0092      	lsls	r2, r2, #2
 800716a:	189b      	adds	r3, r3, r2
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	6022      	str	r2, [r4, #0]
 8007170:	601c      	str	r4, [r3, #0]
 8007172:	bd70      	pop	{r4, r5, r6, pc}
 8007174:	08008a55 	.word	0x08008a55
 8007178:	08008ad8 	.word	0x08008ad8

0800717c <__multadd>:
 800717c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800717e:	000e      	movs	r6, r1
 8007180:	9001      	str	r0, [sp, #4]
 8007182:	000c      	movs	r4, r1
 8007184:	001d      	movs	r5, r3
 8007186:	2000      	movs	r0, #0
 8007188:	690f      	ldr	r7, [r1, #16]
 800718a:	3614      	adds	r6, #20
 800718c:	6833      	ldr	r3, [r6, #0]
 800718e:	3001      	adds	r0, #1
 8007190:	b299      	uxth	r1, r3
 8007192:	4351      	muls	r1, r2
 8007194:	0c1b      	lsrs	r3, r3, #16
 8007196:	4353      	muls	r3, r2
 8007198:	1949      	adds	r1, r1, r5
 800719a:	0c0d      	lsrs	r5, r1, #16
 800719c:	195b      	adds	r3, r3, r5
 800719e:	0c1d      	lsrs	r5, r3, #16
 80071a0:	b289      	uxth	r1, r1
 80071a2:	041b      	lsls	r3, r3, #16
 80071a4:	185b      	adds	r3, r3, r1
 80071a6:	c608      	stmia	r6!, {r3}
 80071a8:	4287      	cmp	r7, r0
 80071aa:	dcef      	bgt.n	800718c <__multadd+0x10>
 80071ac:	2d00      	cmp	r5, #0
 80071ae:	d022      	beq.n	80071f6 <__multadd+0x7a>
 80071b0:	68a3      	ldr	r3, [r4, #8]
 80071b2:	42bb      	cmp	r3, r7
 80071b4:	dc19      	bgt.n	80071ea <__multadd+0x6e>
 80071b6:	6863      	ldr	r3, [r4, #4]
 80071b8:	9801      	ldr	r0, [sp, #4]
 80071ba:	1c59      	adds	r1, r3, #1
 80071bc:	f7ff ff76 	bl	80070ac <_Balloc>
 80071c0:	1e06      	subs	r6, r0, #0
 80071c2:	d105      	bne.n	80071d0 <__multadd+0x54>
 80071c4:	0002      	movs	r2, r0
 80071c6:	21b5      	movs	r1, #181	; 0xb5
 80071c8:	4b0c      	ldr	r3, [pc, #48]	; (80071fc <__multadd+0x80>)
 80071ca:	480d      	ldr	r0, [pc, #52]	; (8007200 <__multadd+0x84>)
 80071cc:	f000 fd8c 	bl	8007ce8 <__assert_func>
 80071d0:	0021      	movs	r1, r4
 80071d2:	6923      	ldr	r3, [r4, #16]
 80071d4:	310c      	adds	r1, #12
 80071d6:	1c9a      	adds	r2, r3, #2
 80071d8:	0092      	lsls	r2, r2, #2
 80071da:	300c      	adds	r0, #12
 80071dc:	f7ff ff5d 	bl	800709a <memcpy>
 80071e0:	0021      	movs	r1, r4
 80071e2:	9801      	ldr	r0, [sp, #4]
 80071e4:	f7ff ffa6 	bl	8007134 <_Bfree>
 80071e8:	0034      	movs	r4, r6
 80071ea:	1d3b      	adds	r3, r7, #4
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	18e3      	adds	r3, r4, r3
 80071f0:	605d      	str	r5, [r3, #4]
 80071f2:	1c7b      	adds	r3, r7, #1
 80071f4:	6123      	str	r3, [r4, #16]
 80071f6:	0020      	movs	r0, r4
 80071f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80071fa:	46c0      	nop			; (mov r8, r8)
 80071fc:	08008ac7 	.word	0x08008ac7
 8007200:	08008ad8 	.word	0x08008ad8

08007204 <__hi0bits>:
 8007204:	0003      	movs	r3, r0
 8007206:	0c02      	lsrs	r2, r0, #16
 8007208:	2000      	movs	r0, #0
 800720a:	4282      	cmp	r2, r0
 800720c:	d101      	bne.n	8007212 <__hi0bits+0xe>
 800720e:	041b      	lsls	r3, r3, #16
 8007210:	3010      	adds	r0, #16
 8007212:	0e1a      	lsrs	r2, r3, #24
 8007214:	d101      	bne.n	800721a <__hi0bits+0x16>
 8007216:	3008      	adds	r0, #8
 8007218:	021b      	lsls	r3, r3, #8
 800721a:	0f1a      	lsrs	r2, r3, #28
 800721c:	d101      	bne.n	8007222 <__hi0bits+0x1e>
 800721e:	3004      	adds	r0, #4
 8007220:	011b      	lsls	r3, r3, #4
 8007222:	0f9a      	lsrs	r2, r3, #30
 8007224:	d101      	bne.n	800722a <__hi0bits+0x26>
 8007226:	3002      	adds	r0, #2
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	2b00      	cmp	r3, #0
 800722c:	db03      	blt.n	8007236 <__hi0bits+0x32>
 800722e:	3001      	adds	r0, #1
 8007230:	005b      	lsls	r3, r3, #1
 8007232:	d400      	bmi.n	8007236 <__hi0bits+0x32>
 8007234:	2020      	movs	r0, #32
 8007236:	4770      	bx	lr

08007238 <__lo0bits>:
 8007238:	6803      	ldr	r3, [r0, #0]
 800723a:	0002      	movs	r2, r0
 800723c:	2107      	movs	r1, #7
 800723e:	0018      	movs	r0, r3
 8007240:	4008      	ands	r0, r1
 8007242:	420b      	tst	r3, r1
 8007244:	d00d      	beq.n	8007262 <__lo0bits+0x2a>
 8007246:	3906      	subs	r1, #6
 8007248:	2000      	movs	r0, #0
 800724a:	420b      	tst	r3, r1
 800724c:	d105      	bne.n	800725a <__lo0bits+0x22>
 800724e:	3002      	adds	r0, #2
 8007250:	4203      	tst	r3, r0
 8007252:	d003      	beq.n	800725c <__lo0bits+0x24>
 8007254:	40cb      	lsrs	r3, r1
 8007256:	0008      	movs	r0, r1
 8007258:	6013      	str	r3, [r2, #0]
 800725a:	4770      	bx	lr
 800725c:	089b      	lsrs	r3, r3, #2
 800725e:	6013      	str	r3, [r2, #0]
 8007260:	e7fb      	b.n	800725a <__lo0bits+0x22>
 8007262:	b299      	uxth	r1, r3
 8007264:	2900      	cmp	r1, #0
 8007266:	d101      	bne.n	800726c <__lo0bits+0x34>
 8007268:	2010      	movs	r0, #16
 800726a:	0c1b      	lsrs	r3, r3, #16
 800726c:	b2d9      	uxtb	r1, r3
 800726e:	2900      	cmp	r1, #0
 8007270:	d101      	bne.n	8007276 <__lo0bits+0x3e>
 8007272:	3008      	adds	r0, #8
 8007274:	0a1b      	lsrs	r3, r3, #8
 8007276:	0719      	lsls	r1, r3, #28
 8007278:	d101      	bne.n	800727e <__lo0bits+0x46>
 800727a:	3004      	adds	r0, #4
 800727c:	091b      	lsrs	r3, r3, #4
 800727e:	0799      	lsls	r1, r3, #30
 8007280:	d101      	bne.n	8007286 <__lo0bits+0x4e>
 8007282:	3002      	adds	r0, #2
 8007284:	089b      	lsrs	r3, r3, #2
 8007286:	07d9      	lsls	r1, r3, #31
 8007288:	d4e9      	bmi.n	800725e <__lo0bits+0x26>
 800728a:	3001      	adds	r0, #1
 800728c:	085b      	lsrs	r3, r3, #1
 800728e:	d1e6      	bne.n	800725e <__lo0bits+0x26>
 8007290:	2020      	movs	r0, #32
 8007292:	e7e2      	b.n	800725a <__lo0bits+0x22>

08007294 <__i2b>:
 8007294:	b510      	push	{r4, lr}
 8007296:	000c      	movs	r4, r1
 8007298:	2101      	movs	r1, #1
 800729a:	f7ff ff07 	bl	80070ac <_Balloc>
 800729e:	2800      	cmp	r0, #0
 80072a0:	d106      	bne.n	80072b0 <__i2b+0x1c>
 80072a2:	21a0      	movs	r1, #160	; 0xa0
 80072a4:	0002      	movs	r2, r0
 80072a6:	4b04      	ldr	r3, [pc, #16]	; (80072b8 <__i2b+0x24>)
 80072a8:	4804      	ldr	r0, [pc, #16]	; (80072bc <__i2b+0x28>)
 80072aa:	0049      	lsls	r1, r1, #1
 80072ac:	f000 fd1c 	bl	8007ce8 <__assert_func>
 80072b0:	2301      	movs	r3, #1
 80072b2:	6144      	str	r4, [r0, #20]
 80072b4:	6103      	str	r3, [r0, #16]
 80072b6:	bd10      	pop	{r4, pc}
 80072b8:	08008ac7 	.word	0x08008ac7
 80072bc:	08008ad8 	.word	0x08008ad8

080072c0 <__multiply>:
 80072c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072c2:	690b      	ldr	r3, [r1, #16]
 80072c4:	0014      	movs	r4, r2
 80072c6:	6912      	ldr	r2, [r2, #16]
 80072c8:	000d      	movs	r5, r1
 80072ca:	b089      	sub	sp, #36	; 0x24
 80072cc:	4293      	cmp	r3, r2
 80072ce:	da01      	bge.n	80072d4 <__multiply+0x14>
 80072d0:	0025      	movs	r5, r4
 80072d2:	000c      	movs	r4, r1
 80072d4:	692f      	ldr	r7, [r5, #16]
 80072d6:	6926      	ldr	r6, [r4, #16]
 80072d8:	6869      	ldr	r1, [r5, #4]
 80072da:	19bb      	adds	r3, r7, r6
 80072dc:	9302      	str	r3, [sp, #8]
 80072de:	68ab      	ldr	r3, [r5, #8]
 80072e0:	19ba      	adds	r2, r7, r6
 80072e2:	4293      	cmp	r3, r2
 80072e4:	da00      	bge.n	80072e8 <__multiply+0x28>
 80072e6:	3101      	adds	r1, #1
 80072e8:	f7ff fee0 	bl	80070ac <_Balloc>
 80072ec:	9001      	str	r0, [sp, #4]
 80072ee:	2800      	cmp	r0, #0
 80072f0:	d106      	bne.n	8007300 <__multiply+0x40>
 80072f2:	215e      	movs	r1, #94	; 0x5e
 80072f4:	0002      	movs	r2, r0
 80072f6:	4b48      	ldr	r3, [pc, #288]	; (8007418 <__multiply+0x158>)
 80072f8:	4848      	ldr	r0, [pc, #288]	; (800741c <__multiply+0x15c>)
 80072fa:	31ff      	adds	r1, #255	; 0xff
 80072fc:	f000 fcf4 	bl	8007ce8 <__assert_func>
 8007300:	9b01      	ldr	r3, [sp, #4]
 8007302:	2200      	movs	r2, #0
 8007304:	3314      	adds	r3, #20
 8007306:	469c      	mov	ip, r3
 8007308:	19bb      	adds	r3, r7, r6
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	4463      	add	r3, ip
 800730e:	9303      	str	r3, [sp, #12]
 8007310:	4663      	mov	r3, ip
 8007312:	9903      	ldr	r1, [sp, #12]
 8007314:	428b      	cmp	r3, r1
 8007316:	d32c      	bcc.n	8007372 <__multiply+0xb2>
 8007318:	002b      	movs	r3, r5
 800731a:	0022      	movs	r2, r4
 800731c:	3314      	adds	r3, #20
 800731e:	00bf      	lsls	r7, r7, #2
 8007320:	3214      	adds	r2, #20
 8007322:	9306      	str	r3, [sp, #24]
 8007324:	00b6      	lsls	r6, r6, #2
 8007326:	19db      	adds	r3, r3, r7
 8007328:	9304      	str	r3, [sp, #16]
 800732a:	1993      	adds	r3, r2, r6
 800732c:	9307      	str	r3, [sp, #28]
 800732e:	2304      	movs	r3, #4
 8007330:	9305      	str	r3, [sp, #20]
 8007332:	002b      	movs	r3, r5
 8007334:	9904      	ldr	r1, [sp, #16]
 8007336:	3315      	adds	r3, #21
 8007338:	9200      	str	r2, [sp, #0]
 800733a:	4299      	cmp	r1, r3
 800733c:	d305      	bcc.n	800734a <__multiply+0x8a>
 800733e:	1b4b      	subs	r3, r1, r5
 8007340:	3b15      	subs	r3, #21
 8007342:	089b      	lsrs	r3, r3, #2
 8007344:	3301      	adds	r3, #1
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	9305      	str	r3, [sp, #20]
 800734a:	9b07      	ldr	r3, [sp, #28]
 800734c:	9a00      	ldr	r2, [sp, #0]
 800734e:	429a      	cmp	r2, r3
 8007350:	d311      	bcc.n	8007376 <__multiply+0xb6>
 8007352:	9b02      	ldr	r3, [sp, #8]
 8007354:	2b00      	cmp	r3, #0
 8007356:	dd06      	ble.n	8007366 <__multiply+0xa6>
 8007358:	9b03      	ldr	r3, [sp, #12]
 800735a:	3b04      	subs	r3, #4
 800735c:	9303      	str	r3, [sp, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	9300      	str	r3, [sp, #0]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d053      	beq.n	800740e <__multiply+0x14e>
 8007366:	9b01      	ldr	r3, [sp, #4]
 8007368:	9a02      	ldr	r2, [sp, #8]
 800736a:	0018      	movs	r0, r3
 800736c:	611a      	str	r2, [r3, #16]
 800736e:	b009      	add	sp, #36	; 0x24
 8007370:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007372:	c304      	stmia	r3!, {r2}
 8007374:	e7cd      	b.n	8007312 <__multiply+0x52>
 8007376:	9b00      	ldr	r3, [sp, #0]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	b298      	uxth	r0, r3
 800737c:	2800      	cmp	r0, #0
 800737e:	d01b      	beq.n	80073b8 <__multiply+0xf8>
 8007380:	4667      	mov	r7, ip
 8007382:	2400      	movs	r4, #0
 8007384:	9e06      	ldr	r6, [sp, #24]
 8007386:	ce02      	ldmia	r6!, {r1}
 8007388:	683a      	ldr	r2, [r7, #0]
 800738a:	b28b      	uxth	r3, r1
 800738c:	4343      	muls	r3, r0
 800738e:	b292      	uxth	r2, r2
 8007390:	189b      	adds	r3, r3, r2
 8007392:	191b      	adds	r3, r3, r4
 8007394:	0c0c      	lsrs	r4, r1, #16
 8007396:	4344      	muls	r4, r0
 8007398:	683a      	ldr	r2, [r7, #0]
 800739a:	0c11      	lsrs	r1, r2, #16
 800739c:	1861      	adds	r1, r4, r1
 800739e:	0c1c      	lsrs	r4, r3, #16
 80073a0:	1909      	adds	r1, r1, r4
 80073a2:	0c0c      	lsrs	r4, r1, #16
 80073a4:	b29b      	uxth	r3, r3
 80073a6:	0409      	lsls	r1, r1, #16
 80073a8:	430b      	orrs	r3, r1
 80073aa:	c708      	stmia	r7!, {r3}
 80073ac:	9b04      	ldr	r3, [sp, #16]
 80073ae:	42b3      	cmp	r3, r6
 80073b0:	d8e9      	bhi.n	8007386 <__multiply+0xc6>
 80073b2:	4663      	mov	r3, ip
 80073b4:	9a05      	ldr	r2, [sp, #20]
 80073b6:	509c      	str	r4, [r3, r2]
 80073b8:	9b00      	ldr	r3, [sp, #0]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	0c1e      	lsrs	r6, r3, #16
 80073be:	d020      	beq.n	8007402 <__multiply+0x142>
 80073c0:	4663      	mov	r3, ip
 80073c2:	002c      	movs	r4, r5
 80073c4:	4660      	mov	r0, ip
 80073c6:	2700      	movs	r7, #0
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	3414      	adds	r4, #20
 80073cc:	6822      	ldr	r2, [r4, #0]
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	b291      	uxth	r1, r2
 80073d2:	4371      	muls	r1, r6
 80073d4:	6802      	ldr	r2, [r0, #0]
 80073d6:	0c12      	lsrs	r2, r2, #16
 80073d8:	1889      	adds	r1, r1, r2
 80073da:	19cf      	adds	r7, r1, r7
 80073dc:	0439      	lsls	r1, r7, #16
 80073de:	430b      	orrs	r3, r1
 80073e0:	6003      	str	r3, [r0, #0]
 80073e2:	cc02      	ldmia	r4!, {r1}
 80073e4:	6843      	ldr	r3, [r0, #4]
 80073e6:	0c09      	lsrs	r1, r1, #16
 80073e8:	4371      	muls	r1, r6
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	0c3f      	lsrs	r7, r7, #16
 80073ee:	18cb      	adds	r3, r1, r3
 80073f0:	9a04      	ldr	r2, [sp, #16]
 80073f2:	19db      	adds	r3, r3, r7
 80073f4:	0c1f      	lsrs	r7, r3, #16
 80073f6:	3004      	adds	r0, #4
 80073f8:	42a2      	cmp	r2, r4
 80073fa:	d8e7      	bhi.n	80073cc <__multiply+0x10c>
 80073fc:	4662      	mov	r2, ip
 80073fe:	9905      	ldr	r1, [sp, #20]
 8007400:	5053      	str	r3, [r2, r1]
 8007402:	9b00      	ldr	r3, [sp, #0]
 8007404:	3304      	adds	r3, #4
 8007406:	9300      	str	r3, [sp, #0]
 8007408:	2304      	movs	r3, #4
 800740a:	449c      	add	ip, r3
 800740c:	e79d      	b.n	800734a <__multiply+0x8a>
 800740e:	9b02      	ldr	r3, [sp, #8]
 8007410:	3b01      	subs	r3, #1
 8007412:	9302      	str	r3, [sp, #8]
 8007414:	e79d      	b.n	8007352 <__multiply+0x92>
 8007416:	46c0      	nop			; (mov r8, r8)
 8007418:	08008ac7 	.word	0x08008ac7
 800741c:	08008ad8 	.word	0x08008ad8

08007420 <__pow5mult>:
 8007420:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007422:	2303      	movs	r3, #3
 8007424:	0015      	movs	r5, r2
 8007426:	0007      	movs	r7, r0
 8007428:	000e      	movs	r6, r1
 800742a:	401a      	ands	r2, r3
 800742c:	421d      	tst	r5, r3
 800742e:	d008      	beq.n	8007442 <__pow5mult+0x22>
 8007430:	4925      	ldr	r1, [pc, #148]	; (80074c8 <__pow5mult+0xa8>)
 8007432:	3a01      	subs	r2, #1
 8007434:	0092      	lsls	r2, r2, #2
 8007436:	5852      	ldr	r2, [r2, r1]
 8007438:	2300      	movs	r3, #0
 800743a:	0031      	movs	r1, r6
 800743c:	f7ff fe9e 	bl	800717c <__multadd>
 8007440:	0006      	movs	r6, r0
 8007442:	10ad      	asrs	r5, r5, #2
 8007444:	d03d      	beq.n	80074c2 <__pow5mult+0xa2>
 8007446:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8007448:	2c00      	cmp	r4, #0
 800744a:	d10f      	bne.n	800746c <__pow5mult+0x4c>
 800744c:	2010      	movs	r0, #16
 800744e:	f7ff fe0f 	bl	8007070 <malloc>
 8007452:	1e02      	subs	r2, r0, #0
 8007454:	6278      	str	r0, [r7, #36]	; 0x24
 8007456:	d105      	bne.n	8007464 <__pow5mult+0x44>
 8007458:	21d7      	movs	r1, #215	; 0xd7
 800745a:	4b1c      	ldr	r3, [pc, #112]	; (80074cc <__pow5mult+0xac>)
 800745c:	481c      	ldr	r0, [pc, #112]	; (80074d0 <__pow5mult+0xb0>)
 800745e:	0049      	lsls	r1, r1, #1
 8007460:	f000 fc42 	bl	8007ce8 <__assert_func>
 8007464:	6044      	str	r4, [r0, #4]
 8007466:	6084      	str	r4, [r0, #8]
 8007468:	6004      	str	r4, [r0, #0]
 800746a:	60c4      	str	r4, [r0, #12]
 800746c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746e:	689c      	ldr	r4, [r3, #8]
 8007470:	9301      	str	r3, [sp, #4]
 8007472:	2c00      	cmp	r4, #0
 8007474:	d108      	bne.n	8007488 <__pow5mult+0x68>
 8007476:	0038      	movs	r0, r7
 8007478:	4916      	ldr	r1, [pc, #88]	; (80074d4 <__pow5mult+0xb4>)
 800747a:	f7ff ff0b 	bl	8007294 <__i2b>
 800747e:	9b01      	ldr	r3, [sp, #4]
 8007480:	0004      	movs	r4, r0
 8007482:	6098      	str	r0, [r3, #8]
 8007484:	2300      	movs	r3, #0
 8007486:	6003      	str	r3, [r0, #0]
 8007488:	2301      	movs	r3, #1
 800748a:	421d      	tst	r5, r3
 800748c:	d00a      	beq.n	80074a4 <__pow5mult+0x84>
 800748e:	0031      	movs	r1, r6
 8007490:	0022      	movs	r2, r4
 8007492:	0038      	movs	r0, r7
 8007494:	f7ff ff14 	bl	80072c0 <__multiply>
 8007498:	0031      	movs	r1, r6
 800749a:	9001      	str	r0, [sp, #4]
 800749c:	0038      	movs	r0, r7
 800749e:	f7ff fe49 	bl	8007134 <_Bfree>
 80074a2:	9e01      	ldr	r6, [sp, #4]
 80074a4:	106d      	asrs	r5, r5, #1
 80074a6:	d00c      	beq.n	80074c2 <__pow5mult+0xa2>
 80074a8:	6820      	ldr	r0, [r4, #0]
 80074aa:	2800      	cmp	r0, #0
 80074ac:	d107      	bne.n	80074be <__pow5mult+0x9e>
 80074ae:	0022      	movs	r2, r4
 80074b0:	0021      	movs	r1, r4
 80074b2:	0038      	movs	r0, r7
 80074b4:	f7ff ff04 	bl	80072c0 <__multiply>
 80074b8:	2300      	movs	r3, #0
 80074ba:	6020      	str	r0, [r4, #0]
 80074bc:	6003      	str	r3, [r0, #0]
 80074be:	0004      	movs	r4, r0
 80074c0:	e7e2      	b.n	8007488 <__pow5mult+0x68>
 80074c2:	0030      	movs	r0, r6
 80074c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80074c6:	46c0      	nop			; (mov r8, r8)
 80074c8:	08008c28 	.word	0x08008c28
 80074cc:	08008a55 	.word	0x08008a55
 80074d0:	08008ad8 	.word	0x08008ad8
 80074d4:	00000271 	.word	0x00000271

080074d8 <__lshift>:
 80074d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074da:	000c      	movs	r4, r1
 80074dc:	0017      	movs	r7, r2
 80074de:	6923      	ldr	r3, [r4, #16]
 80074e0:	1155      	asrs	r5, r2, #5
 80074e2:	b087      	sub	sp, #28
 80074e4:	18eb      	adds	r3, r5, r3
 80074e6:	9302      	str	r3, [sp, #8]
 80074e8:	3301      	adds	r3, #1
 80074ea:	9301      	str	r3, [sp, #4]
 80074ec:	6849      	ldr	r1, [r1, #4]
 80074ee:	68a3      	ldr	r3, [r4, #8]
 80074f0:	9004      	str	r0, [sp, #16]
 80074f2:	9a01      	ldr	r2, [sp, #4]
 80074f4:	4293      	cmp	r3, r2
 80074f6:	db10      	blt.n	800751a <__lshift+0x42>
 80074f8:	9804      	ldr	r0, [sp, #16]
 80074fa:	f7ff fdd7 	bl	80070ac <_Balloc>
 80074fe:	2300      	movs	r3, #0
 8007500:	0002      	movs	r2, r0
 8007502:	0006      	movs	r6, r0
 8007504:	0019      	movs	r1, r3
 8007506:	3214      	adds	r2, #20
 8007508:	4298      	cmp	r0, r3
 800750a:	d10c      	bne.n	8007526 <__lshift+0x4e>
 800750c:	21da      	movs	r1, #218	; 0xda
 800750e:	0002      	movs	r2, r0
 8007510:	4b26      	ldr	r3, [pc, #152]	; (80075ac <__lshift+0xd4>)
 8007512:	4827      	ldr	r0, [pc, #156]	; (80075b0 <__lshift+0xd8>)
 8007514:	31ff      	adds	r1, #255	; 0xff
 8007516:	f000 fbe7 	bl	8007ce8 <__assert_func>
 800751a:	3101      	adds	r1, #1
 800751c:	005b      	lsls	r3, r3, #1
 800751e:	e7e8      	b.n	80074f2 <__lshift+0x1a>
 8007520:	0098      	lsls	r0, r3, #2
 8007522:	5011      	str	r1, [r2, r0]
 8007524:	3301      	adds	r3, #1
 8007526:	42ab      	cmp	r3, r5
 8007528:	dbfa      	blt.n	8007520 <__lshift+0x48>
 800752a:	43eb      	mvns	r3, r5
 800752c:	17db      	asrs	r3, r3, #31
 800752e:	401d      	ands	r5, r3
 8007530:	211f      	movs	r1, #31
 8007532:	0023      	movs	r3, r4
 8007534:	0038      	movs	r0, r7
 8007536:	00ad      	lsls	r5, r5, #2
 8007538:	1955      	adds	r5, r2, r5
 800753a:	6922      	ldr	r2, [r4, #16]
 800753c:	3314      	adds	r3, #20
 800753e:	0092      	lsls	r2, r2, #2
 8007540:	4008      	ands	r0, r1
 8007542:	4684      	mov	ip, r0
 8007544:	189a      	adds	r2, r3, r2
 8007546:	420f      	tst	r7, r1
 8007548:	d02a      	beq.n	80075a0 <__lshift+0xc8>
 800754a:	3101      	adds	r1, #1
 800754c:	1a09      	subs	r1, r1, r0
 800754e:	9105      	str	r1, [sp, #20]
 8007550:	2100      	movs	r1, #0
 8007552:	9503      	str	r5, [sp, #12]
 8007554:	4667      	mov	r7, ip
 8007556:	6818      	ldr	r0, [r3, #0]
 8007558:	40b8      	lsls	r0, r7
 800755a:	4301      	orrs	r1, r0
 800755c:	9803      	ldr	r0, [sp, #12]
 800755e:	c002      	stmia	r0!, {r1}
 8007560:	cb02      	ldmia	r3!, {r1}
 8007562:	9003      	str	r0, [sp, #12]
 8007564:	9805      	ldr	r0, [sp, #20]
 8007566:	40c1      	lsrs	r1, r0
 8007568:	429a      	cmp	r2, r3
 800756a:	d8f3      	bhi.n	8007554 <__lshift+0x7c>
 800756c:	0020      	movs	r0, r4
 800756e:	3015      	adds	r0, #21
 8007570:	2304      	movs	r3, #4
 8007572:	4282      	cmp	r2, r0
 8007574:	d304      	bcc.n	8007580 <__lshift+0xa8>
 8007576:	1b13      	subs	r3, r2, r4
 8007578:	3b15      	subs	r3, #21
 800757a:	089b      	lsrs	r3, r3, #2
 800757c:	3301      	adds	r3, #1
 800757e:	009b      	lsls	r3, r3, #2
 8007580:	50e9      	str	r1, [r5, r3]
 8007582:	2900      	cmp	r1, #0
 8007584:	d002      	beq.n	800758c <__lshift+0xb4>
 8007586:	9b02      	ldr	r3, [sp, #8]
 8007588:	3302      	adds	r3, #2
 800758a:	9301      	str	r3, [sp, #4]
 800758c:	9b01      	ldr	r3, [sp, #4]
 800758e:	9804      	ldr	r0, [sp, #16]
 8007590:	3b01      	subs	r3, #1
 8007592:	0021      	movs	r1, r4
 8007594:	6133      	str	r3, [r6, #16]
 8007596:	f7ff fdcd 	bl	8007134 <_Bfree>
 800759a:	0030      	movs	r0, r6
 800759c:	b007      	add	sp, #28
 800759e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075a0:	cb02      	ldmia	r3!, {r1}
 80075a2:	c502      	stmia	r5!, {r1}
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d8fb      	bhi.n	80075a0 <__lshift+0xc8>
 80075a8:	e7f0      	b.n	800758c <__lshift+0xb4>
 80075aa:	46c0      	nop			; (mov r8, r8)
 80075ac:	08008ac7 	.word	0x08008ac7
 80075b0:	08008ad8 	.word	0x08008ad8

080075b4 <__mcmp>:
 80075b4:	6902      	ldr	r2, [r0, #16]
 80075b6:	690b      	ldr	r3, [r1, #16]
 80075b8:	b530      	push	{r4, r5, lr}
 80075ba:	0004      	movs	r4, r0
 80075bc:	1ad0      	subs	r0, r2, r3
 80075be:	429a      	cmp	r2, r3
 80075c0:	d10d      	bne.n	80075de <__mcmp+0x2a>
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	3414      	adds	r4, #20
 80075c6:	3114      	adds	r1, #20
 80075c8:	18e2      	adds	r2, r4, r3
 80075ca:	18c9      	adds	r1, r1, r3
 80075cc:	3a04      	subs	r2, #4
 80075ce:	3904      	subs	r1, #4
 80075d0:	6815      	ldr	r5, [r2, #0]
 80075d2:	680b      	ldr	r3, [r1, #0]
 80075d4:	429d      	cmp	r5, r3
 80075d6:	d003      	beq.n	80075e0 <__mcmp+0x2c>
 80075d8:	2001      	movs	r0, #1
 80075da:	429d      	cmp	r5, r3
 80075dc:	d303      	bcc.n	80075e6 <__mcmp+0x32>
 80075de:	bd30      	pop	{r4, r5, pc}
 80075e0:	4294      	cmp	r4, r2
 80075e2:	d3f3      	bcc.n	80075cc <__mcmp+0x18>
 80075e4:	e7fb      	b.n	80075de <__mcmp+0x2a>
 80075e6:	4240      	negs	r0, r0
 80075e8:	e7f9      	b.n	80075de <__mcmp+0x2a>
	...

080075ec <__mdiff>:
 80075ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ee:	000e      	movs	r6, r1
 80075f0:	0007      	movs	r7, r0
 80075f2:	0011      	movs	r1, r2
 80075f4:	0030      	movs	r0, r6
 80075f6:	b087      	sub	sp, #28
 80075f8:	0014      	movs	r4, r2
 80075fa:	f7ff ffdb 	bl	80075b4 <__mcmp>
 80075fe:	1e05      	subs	r5, r0, #0
 8007600:	d110      	bne.n	8007624 <__mdiff+0x38>
 8007602:	0001      	movs	r1, r0
 8007604:	0038      	movs	r0, r7
 8007606:	f7ff fd51 	bl	80070ac <_Balloc>
 800760a:	1e02      	subs	r2, r0, #0
 800760c:	d104      	bne.n	8007618 <__mdiff+0x2c>
 800760e:	4b40      	ldr	r3, [pc, #256]	; (8007710 <__mdiff+0x124>)
 8007610:	4940      	ldr	r1, [pc, #256]	; (8007714 <__mdiff+0x128>)
 8007612:	4841      	ldr	r0, [pc, #260]	; (8007718 <__mdiff+0x12c>)
 8007614:	f000 fb68 	bl	8007ce8 <__assert_func>
 8007618:	2301      	movs	r3, #1
 800761a:	6145      	str	r5, [r0, #20]
 800761c:	6103      	str	r3, [r0, #16]
 800761e:	0010      	movs	r0, r2
 8007620:	b007      	add	sp, #28
 8007622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007624:	2301      	movs	r3, #1
 8007626:	9301      	str	r3, [sp, #4]
 8007628:	2800      	cmp	r0, #0
 800762a:	db04      	blt.n	8007636 <__mdiff+0x4a>
 800762c:	0023      	movs	r3, r4
 800762e:	0034      	movs	r4, r6
 8007630:	001e      	movs	r6, r3
 8007632:	2300      	movs	r3, #0
 8007634:	9301      	str	r3, [sp, #4]
 8007636:	0038      	movs	r0, r7
 8007638:	6861      	ldr	r1, [r4, #4]
 800763a:	f7ff fd37 	bl	80070ac <_Balloc>
 800763e:	1e02      	subs	r2, r0, #0
 8007640:	d103      	bne.n	800764a <__mdiff+0x5e>
 8007642:	2190      	movs	r1, #144	; 0x90
 8007644:	4b32      	ldr	r3, [pc, #200]	; (8007710 <__mdiff+0x124>)
 8007646:	0089      	lsls	r1, r1, #2
 8007648:	e7e3      	b.n	8007612 <__mdiff+0x26>
 800764a:	9b01      	ldr	r3, [sp, #4]
 800764c:	2700      	movs	r7, #0
 800764e:	60c3      	str	r3, [r0, #12]
 8007650:	6920      	ldr	r0, [r4, #16]
 8007652:	3414      	adds	r4, #20
 8007654:	9401      	str	r4, [sp, #4]
 8007656:	9b01      	ldr	r3, [sp, #4]
 8007658:	0084      	lsls	r4, r0, #2
 800765a:	191b      	adds	r3, r3, r4
 800765c:	0034      	movs	r4, r6
 800765e:	9302      	str	r3, [sp, #8]
 8007660:	6933      	ldr	r3, [r6, #16]
 8007662:	3414      	adds	r4, #20
 8007664:	0099      	lsls	r1, r3, #2
 8007666:	1863      	adds	r3, r4, r1
 8007668:	9303      	str	r3, [sp, #12]
 800766a:	0013      	movs	r3, r2
 800766c:	3314      	adds	r3, #20
 800766e:	469c      	mov	ip, r3
 8007670:	9305      	str	r3, [sp, #20]
 8007672:	9b01      	ldr	r3, [sp, #4]
 8007674:	9304      	str	r3, [sp, #16]
 8007676:	9b04      	ldr	r3, [sp, #16]
 8007678:	cc02      	ldmia	r4!, {r1}
 800767a:	cb20      	ldmia	r3!, {r5}
 800767c:	9304      	str	r3, [sp, #16]
 800767e:	b2ab      	uxth	r3, r5
 8007680:	19df      	adds	r7, r3, r7
 8007682:	b28b      	uxth	r3, r1
 8007684:	1afb      	subs	r3, r7, r3
 8007686:	0c09      	lsrs	r1, r1, #16
 8007688:	0c2d      	lsrs	r5, r5, #16
 800768a:	1a6d      	subs	r5, r5, r1
 800768c:	1419      	asrs	r1, r3, #16
 800768e:	186d      	adds	r5, r5, r1
 8007690:	4661      	mov	r1, ip
 8007692:	142f      	asrs	r7, r5, #16
 8007694:	b29b      	uxth	r3, r3
 8007696:	042d      	lsls	r5, r5, #16
 8007698:	432b      	orrs	r3, r5
 800769a:	c108      	stmia	r1!, {r3}
 800769c:	9b03      	ldr	r3, [sp, #12]
 800769e:	468c      	mov	ip, r1
 80076a0:	42a3      	cmp	r3, r4
 80076a2:	d8e8      	bhi.n	8007676 <__mdiff+0x8a>
 80076a4:	0031      	movs	r1, r6
 80076a6:	9c03      	ldr	r4, [sp, #12]
 80076a8:	3115      	adds	r1, #21
 80076aa:	2304      	movs	r3, #4
 80076ac:	428c      	cmp	r4, r1
 80076ae:	d304      	bcc.n	80076ba <__mdiff+0xce>
 80076b0:	1ba3      	subs	r3, r4, r6
 80076b2:	3b15      	subs	r3, #21
 80076b4:	089b      	lsrs	r3, r3, #2
 80076b6:	3301      	adds	r3, #1
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	9901      	ldr	r1, [sp, #4]
 80076bc:	18cc      	adds	r4, r1, r3
 80076be:	9905      	ldr	r1, [sp, #20]
 80076c0:	0026      	movs	r6, r4
 80076c2:	18cb      	adds	r3, r1, r3
 80076c4:	469c      	mov	ip, r3
 80076c6:	9902      	ldr	r1, [sp, #8]
 80076c8:	428e      	cmp	r6, r1
 80076ca:	d310      	bcc.n	80076ee <__mdiff+0x102>
 80076cc:	9e02      	ldr	r6, [sp, #8]
 80076ce:	1ee1      	subs	r1, r4, #3
 80076d0:	2500      	movs	r5, #0
 80076d2:	428e      	cmp	r6, r1
 80076d4:	d304      	bcc.n	80076e0 <__mdiff+0xf4>
 80076d6:	0031      	movs	r1, r6
 80076d8:	3103      	adds	r1, #3
 80076da:	1b0c      	subs	r4, r1, r4
 80076dc:	08a4      	lsrs	r4, r4, #2
 80076de:	00a5      	lsls	r5, r4, #2
 80076e0:	195b      	adds	r3, r3, r5
 80076e2:	3b04      	subs	r3, #4
 80076e4:	6819      	ldr	r1, [r3, #0]
 80076e6:	2900      	cmp	r1, #0
 80076e8:	d00f      	beq.n	800770a <__mdiff+0x11e>
 80076ea:	6110      	str	r0, [r2, #16]
 80076ec:	e797      	b.n	800761e <__mdiff+0x32>
 80076ee:	ce02      	ldmia	r6!, {r1}
 80076f0:	b28d      	uxth	r5, r1
 80076f2:	19ed      	adds	r5, r5, r7
 80076f4:	0c0f      	lsrs	r7, r1, #16
 80076f6:	1429      	asrs	r1, r5, #16
 80076f8:	1879      	adds	r1, r7, r1
 80076fa:	140f      	asrs	r7, r1, #16
 80076fc:	b2ad      	uxth	r5, r5
 80076fe:	0409      	lsls	r1, r1, #16
 8007700:	430d      	orrs	r5, r1
 8007702:	4661      	mov	r1, ip
 8007704:	c120      	stmia	r1!, {r5}
 8007706:	468c      	mov	ip, r1
 8007708:	e7dd      	b.n	80076c6 <__mdiff+0xda>
 800770a:	3801      	subs	r0, #1
 800770c:	e7e9      	b.n	80076e2 <__mdiff+0xf6>
 800770e:	46c0      	nop			; (mov r8, r8)
 8007710:	08008ac7 	.word	0x08008ac7
 8007714:	00000232 	.word	0x00000232
 8007718:	08008ad8 	.word	0x08008ad8

0800771c <__d2b>:
 800771c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800771e:	2101      	movs	r1, #1
 8007720:	0014      	movs	r4, r2
 8007722:	001e      	movs	r6, r3
 8007724:	9f08      	ldr	r7, [sp, #32]
 8007726:	f7ff fcc1 	bl	80070ac <_Balloc>
 800772a:	1e05      	subs	r5, r0, #0
 800772c:	d105      	bne.n	800773a <__d2b+0x1e>
 800772e:	0002      	movs	r2, r0
 8007730:	4b26      	ldr	r3, [pc, #152]	; (80077cc <__d2b+0xb0>)
 8007732:	4927      	ldr	r1, [pc, #156]	; (80077d0 <__d2b+0xb4>)
 8007734:	4827      	ldr	r0, [pc, #156]	; (80077d4 <__d2b+0xb8>)
 8007736:	f000 fad7 	bl	8007ce8 <__assert_func>
 800773a:	0333      	lsls	r3, r6, #12
 800773c:	0076      	lsls	r6, r6, #1
 800773e:	0b1b      	lsrs	r3, r3, #12
 8007740:	0d76      	lsrs	r6, r6, #21
 8007742:	d124      	bne.n	800778e <__d2b+0x72>
 8007744:	9301      	str	r3, [sp, #4]
 8007746:	2c00      	cmp	r4, #0
 8007748:	d027      	beq.n	800779a <__d2b+0x7e>
 800774a:	4668      	mov	r0, sp
 800774c:	9400      	str	r4, [sp, #0]
 800774e:	f7ff fd73 	bl	8007238 <__lo0bits>
 8007752:	9c00      	ldr	r4, [sp, #0]
 8007754:	2800      	cmp	r0, #0
 8007756:	d01e      	beq.n	8007796 <__d2b+0x7a>
 8007758:	9b01      	ldr	r3, [sp, #4]
 800775a:	2120      	movs	r1, #32
 800775c:	001a      	movs	r2, r3
 800775e:	1a09      	subs	r1, r1, r0
 8007760:	408a      	lsls	r2, r1
 8007762:	40c3      	lsrs	r3, r0
 8007764:	4322      	orrs	r2, r4
 8007766:	616a      	str	r2, [r5, #20]
 8007768:	9301      	str	r3, [sp, #4]
 800776a:	9c01      	ldr	r4, [sp, #4]
 800776c:	61ac      	str	r4, [r5, #24]
 800776e:	1e63      	subs	r3, r4, #1
 8007770:	419c      	sbcs	r4, r3
 8007772:	3401      	adds	r4, #1
 8007774:	612c      	str	r4, [r5, #16]
 8007776:	2e00      	cmp	r6, #0
 8007778:	d018      	beq.n	80077ac <__d2b+0x90>
 800777a:	4b17      	ldr	r3, [pc, #92]	; (80077d8 <__d2b+0xbc>)
 800777c:	18f6      	adds	r6, r6, r3
 800777e:	2335      	movs	r3, #53	; 0x35
 8007780:	1836      	adds	r6, r6, r0
 8007782:	1a18      	subs	r0, r3, r0
 8007784:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007786:	603e      	str	r6, [r7, #0]
 8007788:	6018      	str	r0, [r3, #0]
 800778a:	0028      	movs	r0, r5
 800778c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800778e:	2280      	movs	r2, #128	; 0x80
 8007790:	0352      	lsls	r2, r2, #13
 8007792:	4313      	orrs	r3, r2
 8007794:	e7d6      	b.n	8007744 <__d2b+0x28>
 8007796:	616c      	str	r4, [r5, #20]
 8007798:	e7e7      	b.n	800776a <__d2b+0x4e>
 800779a:	a801      	add	r0, sp, #4
 800779c:	f7ff fd4c 	bl	8007238 <__lo0bits>
 80077a0:	2401      	movs	r4, #1
 80077a2:	9b01      	ldr	r3, [sp, #4]
 80077a4:	612c      	str	r4, [r5, #16]
 80077a6:	616b      	str	r3, [r5, #20]
 80077a8:	3020      	adds	r0, #32
 80077aa:	e7e4      	b.n	8007776 <__d2b+0x5a>
 80077ac:	4b0b      	ldr	r3, [pc, #44]	; (80077dc <__d2b+0xc0>)
 80077ae:	18c0      	adds	r0, r0, r3
 80077b0:	4b0b      	ldr	r3, [pc, #44]	; (80077e0 <__d2b+0xc4>)
 80077b2:	6038      	str	r0, [r7, #0]
 80077b4:	18e3      	adds	r3, r4, r3
 80077b6:	009b      	lsls	r3, r3, #2
 80077b8:	18eb      	adds	r3, r5, r3
 80077ba:	6958      	ldr	r0, [r3, #20]
 80077bc:	f7ff fd22 	bl	8007204 <__hi0bits>
 80077c0:	0164      	lsls	r4, r4, #5
 80077c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c4:	1a24      	subs	r4, r4, r0
 80077c6:	601c      	str	r4, [r3, #0]
 80077c8:	e7df      	b.n	800778a <__d2b+0x6e>
 80077ca:	46c0      	nop			; (mov r8, r8)
 80077cc:	08008ac7 	.word	0x08008ac7
 80077d0:	0000030a 	.word	0x0000030a
 80077d4:	08008ad8 	.word	0x08008ad8
 80077d8:	fffffbcd 	.word	0xfffffbcd
 80077dc:	fffffbce 	.word	0xfffffbce
 80077e0:	3fffffff 	.word	0x3fffffff

080077e4 <_calloc_r>:
 80077e4:	b570      	push	{r4, r5, r6, lr}
 80077e6:	0c13      	lsrs	r3, r2, #16
 80077e8:	0c0d      	lsrs	r5, r1, #16
 80077ea:	d11e      	bne.n	800782a <_calloc_r+0x46>
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d10c      	bne.n	800780a <_calloc_r+0x26>
 80077f0:	b289      	uxth	r1, r1
 80077f2:	b294      	uxth	r4, r2
 80077f4:	434c      	muls	r4, r1
 80077f6:	0021      	movs	r1, r4
 80077f8:	f000 f88c 	bl	8007914 <_malloc_r>
 80077fc:	1e05      	subs	r5, r0, #0
 80077fe:	d01b      	beq.n	8007838 <_calloc_r+0x54>
 8007800:	0022      	movs	r2, r4
 8007802:	2100      	movs	r1, #0
 8007804:	f7fe f8f4 	bl	80059f0 <memset>
 8007808:	e016      	b.n	8007838 <_calloc_r+0x54>
 800780a:	1c1d      	adds	r5, r3, #0
 800780c:	1c0b      	adds	r3, r1, #0
 800780e:	b292      	uxth	r2, r2
 8007810:	b289      	uxth	r1, r1
 8007812:	b29c      	uxth	r4, r3
 8007814:	4351      	muls	r1, r2
 8007816:	b2ab      	uxth	r3, r5
 8007818:	4363      	muls	r3, r4
 800781a:	0c0c      	lsrs	r4, r1, #16
 800781c:	191c      	adds	r4, r3, r4
 800781e:	0c22      	lsrs	r2, r4, #16
 8007820:	d107      	bne.n	8007832 <_calloc_r+0x4e>
 8007822:	0424      	lsls	r4, r4, #16
 8007824:	b289      	uxth	r1, r1
 8007826:	430c      	orrs	r4, r1
 8007828:	e7e5      	b.n	80077f6 <_calloc_r+0x12>
 800782a:	2b00      	cmp	r3, #0
 800782c:	d101      	bne.n	8007832 <_calloc_r+0x4e>
 800782e:	1c13      	adds	r3, r2, #0
 8007830:	e7ed      	b.n	800780e <_calloc_r+0x2a>
 8007832:	230c      	movs	r3, #12
 8007834:	2500      	movs	r5, #0
 8007836:	6003      	str	r3, [r0, #0]
 8007838:	0028      	movs	r0, r5
 800783a:	bd70      	pop	{r4, r5, r6, pc}

0800783c <_free_r>:
 800783c:	b570      	push	{r4, r5, r6, lr}
 800783e:	0005      	movs	r5, r0
 8007840:	2900      	cmp	r1, #0
 8007842:	d010      	beq.n	8007866 <_free_r+0x2a>
 8007844:	1f0c      	subs	r4, r1, #4
 8007846:	6823      	ldr	r3, [r4, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	da00      	bge.n	800784e <_free_r+0x12>
 800784c:	18e4      	adds	r4, r4, r3
 800784e:	0028      	movs	r0, r5
 8007850:	f000 fa9e 	bl	8007d90 <__malloc_lock>
 8007854:	4a1d      	ldr	r2, [pc, #116]	; (80078cc <_free_r+0x90>)
 8007856:	6813      	ldr	r3, [r2, #0]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d105      	bne.n	8007868 <_free_r+0x2c>
 800785c:	6063      	str	r3, [r4, #4]
 800785e:	6014      	str	r4, [r2, #0]
 8007860:	0028      	movs	r0, r5
 8007862:	f000 fa9d 	bl	8007da0 <__malloc_unlock>
 8007866:	bd70      	pop	{r4, r5, r6, pc}
 8007868:	42a3      	cmp	r3, r4
 800786a:	d908      	bls.n	800787e <_free_r+0x42>
 800786c:	6821      	ldr	r1, [r4, #0]
 800786e:	1860      	adds	r0, r4, r1
 8007870:	4283      	cmp	r3, r0
 8007872:	d1f3      	bne.n	800785c <_free_r+0x20>
 8007874:	6818      	ldr	r0, [r3, #0]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	1841      	adds	r1, r0, r1
 800787a:	6021      	str	r1, [r4, #0]
 800787c:	e7ee      	b.n	800785c <_free_r+0x20>
 800787e:	001a      	movs	r2, r3
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d001      	beq.n	800788a <_free_r+0x4e>
 8007886:	42a3      	cmp	r3, r4
 8007888:	d9f9      	bls.n	800787e <_free_r+0x42>
 800788a:	6811      	ldr	r1, [r2, #0]
 800788c:	1850      	adds	r0, r2, r1
 800788e:	42a0      	cmp	r0, r4
 8007890:	d10b      	bne.n	80078aa <_free_r+0x6e>
 8007892:	6820      	ldr	r0, [r4, #0]
 8007894:	1809      	adds	r1, r1, r0
 8007896:	1850      	adds	r0, r2, r1
 8007898:	6011      	str	r1, [r2, #0]
 800789a:	4283      	cmp	r3, r0
 800789c:	d1e0      	bne.n	8007860 <_free_r+0x24>
 800789e:	6818      	ldr	r0, [r3, #0]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	1841      	adds	r1, r0, r1
 80078a4:	6011      	str	r1, [r2, #0]
 80078a6:	6053      	str	r3, [r2, #4]
 80078a8:	e7da      	b.n	8007860 <_free_r+0x24>
 80078aa:	42a0      	cmp	r0, r4
 80078ac:	d902      	bls.n	80078b4 <_free_r+0x78>
 80078ae:	230c      	movs	r3, #12
 80078b0:	602b      	str	r3, [r5, #0]
 80078b2:	e7d5      	b.n	8007860 <_free_r+0x24>
 80078b4:	6821      	ldr	r1, [r4, #0]
 80078b6:	1860      	adds	r0, r4, r1
 80078b8:	4283      	cmp	r3, r0
 80078ba:	d103      	bne.n	80078c4 <_free_r+0x88>
 80078bc:	6818      	ldr	r0, [r3, #0]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	1841      	adds	r1, r0, r1
 80078c2:	6021      	str	r1, [r4, #0]
 80078c4:	6063      	str	r3, [r4, #4]
 80078c6:	6054      	str	r4, [r2, #4]
 80078c8:	e7ca      	b.n	8007860 <_free_r+0x24>
 80078ca:	46c0      	nop			; (mov r8, r8)
 80078cc:	20000370 	.word	0x20000370

080078d0 <sbrk_aligned>:
 80078d0:	b570      	push	{r4, r5, r6, lr}
 80078d2:	4e0f      	ldr	r6, [pc, #60]	; (8007910 <sbrk_aligned+0x40>)
 80078d4:	000d      	movs	r5, r1
 80078d6:	6831      	ldr	r1, [r6, #0]
 80078d8:	0004      	movs	r4, r0
 80078da:	2900      	cmp	r1, #0
 80078dc:	d102      	bne.n	80078e4 <sbrk_aligned+0x14>
 80078de:	f000 f9f1 	bl	8007cc4 <_sbrk_r>
 80078e2:	6030      	str	r0, [r6, #0]
 80078e4:	0029      	movs	r1, r5
 80078e6:	0020      	movs	r0, r4
 80078e8:	f000 f9ec 	bl	8007cc4 <_sbrk_r>
 80078ec:	1c43      	adds	r3, r0, #1
 80078ee:	d00a      	beq.n	8007906 <sbrk_aligned+0x36>
 80078f0:	2303      	movs	r3, #3
 80078f2:	1cc5      	adds	r5, r0, #3
 80078f4:	439d      	bics	r5, r3
 80078f6:	42a8      	cmp	r0, r5
 80078f8:	d007      	beq.n	800790a <sbrk_aligned+0x3a>
 80078fa:	1a29      	subs	r1, r5, r0
 80078fc:	0020      	movs	r0, r4
 80078fe:	f000 f9e1 	bl	8007cc4 <_sbrk_r>
 8007902:	1c43      	adds	r3, r0, #1
 8007904:	d101      	bne.n	800790a <sbrk_aligned+0x3a>
 8007906:	2501      	movs	r5, #1
 8007908:	426d      	negs	r5, r5
 800790a:	0028      	movs	r0, r5
 800790c:	bd70      	pop	{r4, r5, r6, pc}
 800790e:	46c0      	nop			; (mov r8, r8)
 8007910:	20000374 	.word	0x20000374

08007914 <_malloc_r>:
 8007914:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007916:	2203      	movs	r2, #3
 8007918:	1ccb      	adds	r3, r1, #3
 800791a:	4393      	bics	r3, r2
 800791c:	3308      	adds	r3, #8
 800791e:	0006      	movs	r6, r0
 8007920:	001f      	movs	r7, r3
 8007922:	2b0c      	cmp	r3, #12
 8007924:	d232      	bcs.n	800798c <_malloc_r+0x78>
 8007926:	270c      	movs	r7, #12
 8007928:	42b9      	cmp	r1, r7
 800792a:	d831      	bhi.n	8007990 <_malloc_r+0x7c>
 800792c:	0030      	movs	r0, r6
 800792e:	f000 fa2f 	bl	8007d90 <__malloc_lock>
 8007932:	4d32      	ldr	r5, [pc, #200]	; (80079fc <_malloc_r+0xe8>)
 8007934:	682b      	ldr	r3, [r5, #0]
 8007936:	001c      	movs	r4, r3
 8007938:	2c00      	cmp	r4, #0
 800793a:	d12e      	bne.n	800799a <_malloc_r+0x86>
 800793c:	0039      	movs	r1, r7
 800793e:	0030      	movs	r0, r6
 8007940:	f7ff ffc6 	bl	80078d0 <sbrk_aligned>
 8007944:	0004      	movs	r4, r0
 8007946:	1c43      	adds	r3, r0, #1
 8007948:	d11e      	bne.n	8007988 <_malloc_r+0x74>
 800794a:	682c      	ldr	r4, [r5, #0]
 800794c:	0025      	movs	r5, r4
 800794e:	2d00      	cmp	r5, #0
 8007950:	d14a      	bne.n	80079e8 <_malloc_r+0xd4>
 8007952:	6823      	ldr	r3, [r4, #0]
 8007954:	0029      	movs	r1, r5
 8007956:	18e3      	adds	r3, r4, r3
 8007958:	0030      	movs	r0, r6
 800795a:	9301      	str	r3, [sp, #4]
 800795c:	f000 f9b2 	bl	8007cc4 <_sbrk_r>
 8007960:	9b01      	ldr	r3, [sp, #4]
 8007962:	4283      	cmp	r3, r0
 8007964:	d143      	bne.n	80079ee <_malloc_r+0xda>
 8007966:	6823      	ldr	r3, [r4, #0]
 8007968:	3703      	adds	r7, #3
 800796a:	1aff      	subs	r7, r7, r3
 800796c:	2303      	movs	r3, #3
 800796e:	439f      	bics	r7, r3
 8007970:	3708      	adds	r7, #8
 8007972:	2f0c      	cmp	r7, #12
 8007974:	d200      	bcs.n	8007978 <_malloc_r+0x64>
 8007976:	270c      	movs	r7, #12
 8007978:	0039      	movs	r1, r7
 800797a:	0030      	movs	r0, r6
 800797c:	f7ff ffa8 	bl	80078d0 <sbrk_aligned>
 8007980:	1c43      	adds	r3, r0, #1
 8007982:	d034      	beq.n	80079ee <_malloc_r+0xda>
 8007984:	6823      	ldr	r3, [r4, #0]
 8007986:	19df      	adds	r7, r3, r7
 8007988:	6027      	str	r7, [r4, #0]
 800798a:	e013      	b.n	80079b4 <_malloc_r+0xa0>
 800798c:	2b00      	cmp	r3, #0
 800798e:	dacb      	bge.n	8007928 <_malloc_r+0x14>
 8007990:	230c      	movs	r3, #12
 8007992:	2500      	movs	r5, #0
 8007994:	6033      	str	r3, [r6, #0]
 8007996:	0028      	movs	r0, r5
 8007998:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800799a:	6822      	ldr	r2, [r4, #0]
 800799c:	1bd1      	subs	r1, r2, r7
 800799e:	d420      	bmi.n	80079e2 <_malloc_r+0xce>
 80079a0:	290b      	cmp	r1, #11
 80079a2:	d917      	bls.n	80079d4 <_malloc_r+0xc0>
 80079a4:	19e2      	adds	r2, r4, r7
 80079a6:	6027      	str	r7, [r4, #0]
 80079a8:	42a3      	cmp	r3, r4
 80079aa:	d111      	bne.n	80079d0 <_malloc_r+0xbc>
 80079ac:	602a      	str	r2, [r5, #0]
 80079ae:	6863      	ldr	r3, [r4, #4]
 80079b0:	6011      	str	r1, [r2, #0]
 80079b2:	6053      	str	r3, [r2, #4]
 80079b4:	0030      	movs	r0, r6
 80079b6:	0025      	movs	r5, r4
 80079b8:	f000 f9f2 	bl	8007da0 <__malloc_unlock>
 80079bc:	2207      	movs	r2, #7
 80079be:	350b      	adds	r5, #11
 80079c0:	1d23      	adds	r3, r4, #4
 80079c2:	4395      	bics	r5, r2
 80079c4:	1aea      	subs	r2, r5, r3
 80079c6:	429d      	cmp	r5, r3
 80079c8:	d0e5      	beq.n	8007996 <_malloc_r+0x82>
 80079ca:	1b5b      	subs	r3, r3, r5
 80079cc:	50a3      	str	r3, [r4, r2]
 80079ce:	e7e2      	b.n	8007996 <_malloc_r+0x82>
 80079d0:	605a      	str	r2, [r3, #4]
 80079d2:	e7ec      	b.n	80079ae <_malloc_r+0x9a>
 80079d4:	6862      	ldr	r2, [r4, #4]
 80079d6:	42a3      	cmp	r3, r4
 80079d8:	d101      	bne.n	80079de <_malloc_r+0xca>
 80079da:	602a      	str	r2, [r5, #0]
 80079dc:	e7ea      	b.n	80079b4 <_malloc_r+0xa0>
 80079de:	605a      	str	r2, [r3, #4]
 80079e0:	e7e8      	b.n	80079b4 <_malloc_r+0xa0>
 80079e2:	0023      	movs	r3, r4
 80079e4:	6864      	ldr	r4, [r4, #4]
 80079e6:	e7a7      	b.n	8007938 <_malloc_r+0x24>
 80079e8:	002c      	movs	r4, r5
 80079ea:	686d      	ldr	r5, [r5, #4]
 80079ec:	e7af      	b.n	800794e <_malloc_r+0x3a>
 80079ee:	230c      	movs	r3, #12
 80079f0:	0030      	movs	r0, r6
 80079f2:	6033      	str	r3, [r6, #0]
 80079f4:	f000 f9d4 	bl	8007da0 <__malloc_unlock>
 80079f8:	e7cd      	b.n	8007996 <_malloc_r+0x82>
 80079fa:	46c0      	nop			; (mov r8, r8)
 80079fc:	20000370 	.word	0x20000370

08007a00 <__ssputs_r>:
 8007a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a02:	688e      	ldr	r6, [r1, #8]
 8007a04:	b085      	sub	sp, #20
 8007a06:	0007      	movs	r7, r0
 8007a08:	000c      	movs	r4, r1
 8007a0a:	9203      	str	r2, [sp, #12]
 8007a0c:	9301      	str	r3, [sp, #4]
 8007a0e:	429e      	cmp	r6, r3
 8007a10:	d83c      	bhi.n	8007a8c <__ssputs_r+0x8c>
 8007a12:	2390      	movs	r3, #144	; 0x90
 8007a14:	898a      	ldrh	r2, [r1, #12]
 8007a16:	00db      	lsls	r3, r3, #3
 8007a18:	421a      	tst	r2, r3
 8007a1a:	d034      	beq.n	8007a86 <__ssputs_r+0x86>
 8007a1c:	6909      	ldr	r1, [r1, #16]
 8007a1e:	6823      	ldr	r3, [r4, #0]
 8007a20:	6960      	ldr	r0, [r4, #20]
 8007a22:	1a5b      	subs	r3, r3, r1
 8007a24:	9302      	str	r3, [sp, #8]
 8007a26:	2303      	movs	r3, #3
 8007a28:	4343      	muls	r3, r0
 8007a2a:	0fdd      	lsrs	r5, r3, #31
 8007a2c:	18ed      	adds	r5, r5, r3
 8007a2e:	9b01      	ldr	r3, [sp, #4]
 8007a30:	9802      	ldr	r0, [sp, #8]
 8007a32:	3301      	adds	r3, #1
 8007a34:	181b      	adds	r3, r3, r0
 8007a36:	106d      	asrs	r5, r5, #1
 8007a38:	42ab      	cmp	r3, r5
 8007a3a:	d900      	bls.n	8007a3e <__ssputs_r+0x3e>
 8007a3c:	001d      	movs	r5, r3
 8007a3e:	0553      	lsls	r3, r2, #21
 8007a40:	d532      	bpl.n	8007aa8 <__ssputs_r+0xa8>
 8007a42:	0029      	movs	r1, r5
 8007a44:	0038      	movs	r0, r7
 8007a46:	f7ff ff65 	bl	8007914 <_malloc_r>
 8007a4a:	1e06      	subs	r6, r0, #0
 8007a4c:	d109      	bne.n	8007a62 <__ssputs_r+0x62>
 8007a4e:	230c      	movs	r3, #12
 8007a50:	603b      	str	r3, [r7, #0]
 8007a52:	2340      	movs	r3, #64	; 0x40
 8007a54:	2001      	movs	r0, #1
 8007a56:	89a2      	ldrh	r2, [r4, #12]
 8007a58:	4240      	negs	r0, r0
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	81a3      	strh	r3, [r4, #12]
 8007a5e:	b005      	add	sp, #20
 8007a60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a62:	9a02      	ldr	r2, [sp, #8]
 8007a64:	6921      	ldr	r1, [r4, #16]
 8007a66:	f7ff fb18 	bl	800709a <memcpy>
 8007a6a:	89a3      	ldrh	r3, [r4, #12]
 8007a6c:	4a14      	ldr	r2, [pc, #80]	; (8007ac0 <__ssputs_r+0xc0>)
 8007a6e:	401a      	ands	r2, r3
 8007a70:	2380      	movs	r3, #128	; 0x80
 8007a72:	4313      	orrs	r3, r2
 8007a74:	81a3      	strh	r3, [r4, #12]
 8007a76:	9b02      	ldr	r3, [sp, #8]
 8007a78:	6126      	str	r6, [r4, #16]
 8007a7a:	18f6      	adds	r6, r6, r3
 8007a7c:	6026      	str	r6, [r4, #0]
 8007a7e:	6165      	str	r5, [r4, #20]
 8007a80:	9e01      	ldr	r6, [sp, #4]
 8007a82:	1aed      	subs	r5, r5, r3
 8007a84:	60a5      	str	r5, [r4, #8]
 8007a86:	9b01      	ldr	r3, [sp, #4]
 8007a88:	429e      	cmp	r6, r3
 8007a8a:	d900      	bls.n	8007a8e <__ssputs_r+0x8e>
 8007a8c:	9e01      	ldr	r6, [sp, #4]
 8007a8e:	0032      	movs	r2, r6
 8007a90:	9903      	ldr	r1, [sp, #12]
 8007a92:	6820      	ldr	r0, [r4, #0]
 8007a94:	f000 f968 	bl	8007d68 <memmove>
 8007a98:	68a3      	ldr	r3, [r4, #8]
 8007a9a:	2000      	movs	r0, #0
 8007a9c:	1b9b      	subs	r3, r3, r6
 8007a9e:	60a3      	str	r3, [r4, #8]
 8007aa0:	6823      	ldr	r3, [r4, #0]
 8007aa2:	199e      	adds	r6, r3, r6
 8007aa4:	6026      	str	r6, [r4, #0]
 8007aa6:	e7da      	b.n	8007a5e <__ssputs_r+0x5e>
 8007aa8:	002a      	movs	r2, r5
 8007aaa:	0038      	movs	r0, r7
 8007aac:	f000 f980 	bl	8007db0 <_realloc_r>
 8007ab0:	1e06      	subs	r6, r0, #0
 8007ab2:	d1e0      	bne.n	8007a76 <__ssputs_r+0x76>
 8007ab4:	0038      	movs	r0, r7
 8007ab6:	6921      	ldr	r1, [r4, #16]
 8007ab8:	f7ff fec0 	bl	800783c <_free_r>
 8007abc:	e7c7      	b.n	8007a4e <__ssputs_r+0x4e>
 8007abe:	46c0      	nop			; (mov r8, r8)
 8007ac0:	fffffb7f 	.word	0xfffffb7f

08007ac4 <_svfiprintf_r>:
 8007ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ac6:	b0a1      	sub	sp, #132	; 0x84
 8007ac8:	9003      	str	r0, [sp, #12]
 8007aca:	001d      	movs	r5, r3
 8007acc:	898b      	ldrh	r3, [r1, #12]
 8007ace:	000f      	movs	r7, r1
 8007ad0:	0016      	movs	r6, r2
 8007ad2:	061b      	lsls	r3, r3, #24
 8007ad4:	d511      	bpl.n	8007afa <_svfiprintf_r+0x36>
 8007ad6:	690b      	ldr	r3, [r1, #16]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d10e      	bne.n	8007afa <_svfiprintf_r+0x36>
 8007adc:	2140      	movs	r1, #64	; 0x40
 8007ade:	f7ff ff19 	bl	8007914 <_malloc_r>
 8007ae2:	6038      	str	r0, [r7, #0]
 8007ae4:	6138      	str	r0, [r7, #16]
 8007ae6:	2800      	cmp	r0, #0
 8007ae8:	d105      	bne.n	8007af6 <_svfiprintf_r+0x32>
 8007aea:	230c      	movs	r3, #12
 8007aec:	9a03      	ldr	r2, [sp, #12]
 8007aee:	3801      	subs	r0, #1
 8007af0:	6013      	str	r3, [r2, #0]
 8007af2:	b021      	add	sp, #132	; 0x84
 8007af4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007af6:	2340      	movs	r3, #64	; 0x40
 8007af8:	617b      	str	r3, [r7, #20]
 8007afa:	2300      	movs	r3, #0
 8007afc:	ac08      	add	r4, sp, #32
 8007afe:	6163      	str	r3, [r4, #20]
 8007b00:	3320      	adds	r3, #32
 8007b02:	7663      	strb	r3, [r4, #25]
 8007b04:	3310      	adds	r3, #16
 8007b06:	76a3      	strb	r3, [r4, #26]
 8007b08:	9507      	str	r5, [sp, #28]
 8007b0a:	0035      	movs	r5, r6
 8007b0c:	782b      	ldrb	r3, [r5, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d001      	beq.n	8007b16 <_svfiprintf_r+0x52>
 8007b12:	2b25      	cmp	r3, #37	; 0x25
 8007b14:	d147      	bne.n	8007ba6 <_svfiprintf_r+0xe2>
 8007b16:	1bab      	subs	r3, r5, r6
 8007b18:	9305      	str	r3, [sp, #20]
 8007b1a:	42b5      	cmp	r5, r6
 8007b1c:	d00c      	beq.n	8007b38 <_svfiprintf_r+0x74>
 8007b1e:	0032      	movs	r2, r6
 8007b20:	0039      	movs	r1, r7
 8007b22:	9803      	ldr	r0, [sp, #12]
 8007b24:	f7ff ff6c 	bl	8007a00 <__ssputs_r>
 8007b28:	1c43      	adds	r3, r0, #1
 8007b2a:	d100      	bne.n	8007b2e <_svfiprintf_r+0x6a>
 8007b2c:	e0ae      	b.n	8007c8c <_svfiprintf_r+0x1c8>
 8007b2e:	6962      	ldr	r2, [r4, #20]
 8007b30:	9b05      	ldr	r3, [sp, #20]
 8007b32:	4694      	mov	ip, r2
 8007b34:	4463      	add	r3, ip
 8007b36:	6163      	str	r3, [r4, #20]
 8007b38:	782b      	ldrb	r3, [r5, #0]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d100      	bne.n	8007b40 <_svfiprintf_r+0x7c>
 8007b3e:	e0a5      	b.n	8007c8c <_svfiprintf_r+0x1c8>
 8007b40:	2201      	movs	r2, #1
 8007b42:	2300      	movs	r3, #0
 8007b44:	4252      	negs	r2, r2
 8007b46:	6062      	str	r2, [r4, #4]
 8007b48:	a904      	add	r1, sp, #16
 8007b4a:	3254      	adds	r2, #84	; 0x54
 8007b4c:	1852      	adds	r2, r2, r1
 8007b4e:	1c6e      	adds	r6, r5, #1
 8007b50:	6023      	str	r3, [r4, #0]
 8007b52:	60e3      	str	r3, [r4, #12]
 8007b54:	60a3      	str	r3, [r4, #8]
 8007b56:	7013      	strb	r3, [r2, #0]
 8007b58:	65a3      	str	r3, [r4, #88]	; 0x58
 8007b5a:	2205      	movs	r2, #5
 8007b5c:	7831      	ldrb	r1, [r6, #0]
 8007b5e:	4854      	ldr	r0, [pc, #336]	; (8007cb0 <_svfiprintf_r+0x1ec>)
 8007b60:	f7ff fa90 	bl	8007084 <memchr>
 8007b64:	1c75      	adds	r5, r6, #1
 8007b66:	2800      	cmp	r0, #0
 8007b68:	d11f      	bne.n	8007baa <_svfiprintf_r+0xe6>
 8007b6a:	6822      	ldr	r2, [r4, #0]
 8007b6c:	06d3      	lsls	r3, r2, #27
 8007b6e:	d504      	bpl.n	8007b7a <_svfiprintf_r+0xb6>
 8007b70:	2353      	movs	r3, #83	; 0x53
 8007b72:	a904      	add	r1, sp, #16
 8007b74:	185b      	adds	r3, r3, r1
 8007b76:	2120      	movs	r1, #32
 8007b78:	7019      	strb	r1, [r3, #0]
 8007b7a:	0713      	lsls	r3, r2, #28
 8007b7c:	d504      	bpl.n	8007b88 <_svfiprintf_r+0xc4>
 8007b7e:	2353      	movs	r3, #83	; 0x53
 8007b80:	a904      	add	r1, sp, #16
 8007b82:	185b      	adds	r3, r3, r1
 8007b84:	212b      	movs	r1, #43	; 0x2b
 8007b86:	7019      	strb	r1, [r3, #0]
 8007b88:	7833      	ldrb	r3, [r6, #0]
 8007b8a:	2b2a      	cmp	r3, #42	; 0x2a
 8007b8c:	d016      	beq.n	8007bbc <_svfiprintf_r+0xf8>
 8007b8e:	0035      	movs	r5, r6
 8007b90:	2100      	movs	r1, #0
 8007b92:	200a      	movs	r0, #10
 8007b94:	68e3      	ldr	r3, [r4, #12]
 8007b96:	782a      	ldrb	r2, [r5, #0]
 8007b98:	1c6e      	adds	r6, r5, #1
 8007b9a:	3a30      	subs	r2, #48	; 0x30
 8007b9c:	2a09      	cmp	r2, #9
 8007b9e:	d94e      	bls.n	8007c3e <_svfiprintf_r+0x17a>
 8007ba0:	2900      	cmp	r1, #0
 8007ba2:	d111      	bne.n	8007bc8 <_svfiprintf_r+0x104>
 8007ba4:	e017      	b.n	8007bd6 <_svfiprintf_r+0x112>
 8007ba6:	3501      	adds	r5, #1
 8007ba8:	e7b0      	b.n	8007b0c <_svfiprintf_r+0x48>
 8007baa:	4b41      	ldr	r3, [pc, #260]	; (8007cb0 <_svfiprintf_r+0x1ec>)
 8007bac:	6822      	ldr	r2, [r4, #0]
 8007bae:	1ac0      	subs	r0, r0, r3
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	4083      	lsls	r3, r0
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	002e      	movs	r6, r5
 8007bb8:	6023      	str	r3, [r4, #0]
 8007bba:	e7ce      	b.n	8007b5a <_svfiprintf_r+0x96>
 8007bbc:	9b07      	ldr	r3, [sp, #28]
 8007bbe:	1d19      	adds	r1, r3, #4
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	9107      	str	r1, [sp, #28]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	db01      	blt.n	8007bcc <_svfiprintf_r+0x108>
 8007bc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007bca:	e004      	b.n	8007bd6 <_svfiprintf_r+0x112>
 8007bcc:	425b      	negs	r3, r3
 8007bce:	60e3      	str	r3, [r4, #12]
 8007bd0:	2302      	movs	r3, #2
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	6023      	str	r3, [r4, #0]
 8007bd6:	782b      	ldrb	r3, [r5, #0]
 8007bd8:	2b2e      	cmp	r3, #46	; 0x2e
 8007bda:	d10a      	bne.n	8007bf2 <_svfiprintf_r+0x12e>
 8007bdc:	786b      	ldrb	r3, [r5, #1]
 8007bde:	2b2a      	cmp	r3, #42	; 0x2a
 8007be0:	d135      	bne.n	8007c4e <_svfiprintf_r+0x18a>
 8007be2:	9b07      	ldr	r3, [sp, #28]
 8007be4:	3502      	adds	r5, #2
 8007be6:	1d1a      	adds	r2, r3, #4
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	9207      	str	r2, [sp, #28]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	db2b      	blt.n	8007c48 <_svfiprintf_r+0x184>
 8007bf0:	9309      	str	r3, [sp, #36]	; 0x24
 8007bf2:	4e30      	ldr	r6, [pc, #192]	; (8007cb4 <_svfiprintf_r+0x1f0>)
 8007bf4:	2203      	movs	r2, #3
 8007bf6:	0030      	movs	r0, r6
 8007bf8:	7829      	ldrb	r1, [r5, #0]
 8007bfa:	f7ff fa43 	bl	8007084 <memchr>
 8007bfe:	2800      	cmp	r0, #0
 8007c00:	d006      	beq.n	8007c10 <_svfiprintf_r+0x14c>
 8007c02:	2340      	movs	r3, #64	; 0x40
 8007c04:	1b80      	subs	r0, r0, r6
 8007c06:	4083      	lsls	r3, r0
 8007c08:	6822      	ldr	r2, [r4, #0]
 8007c0a:	3501      	adds	r5, #1
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	6023      	str	r3, [r4, #0]
 8007c10:	7829      	ldrb	r1, [r5, #0]
 8007c12:	2206      	movs	r2, #6
 8007c14:	4828      	ldr	r0, [pc, #160]	; (8007cb8 <_svfiprintf_r+0x1f4>)
 8007c16:	1c6e      	adds	r6, r5, #1
 8007c18:	7621      	strb	r1, [r4, #24]
 8007c1a:	f7ff fa33 	bl	8007084 <memchr>
 8007c1e:	2800      	cmp	r0, #0
 8007c20:	d03c      	beq.n	8007c9c <_svfiprintf_r+0x1d8>
 8007c22:	4b26      	ldr	r3, [pc, #152]	; (8007cbc <_svfiprintf_r+0x1f8>)
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d125      	bne.n	8007c74 <_svfiprintf_r+0x1b0>
 8007c28:	2207      	movs	r2, #7
 8007c2a:	9b07      	ldr	r3, [sp, #28]
 8007c2c:	3307      	adds	r3, #7
 8007c2e:	4393      	bics	r3, r2
 8007c30:	3308      	adds	r3, #8
 8007c32:	9307      	str	r3, [sp, #28]
 8007c34:	6963      	ldr	r3, [r4, #20]
 8007c36:	9a04      	ldr	r2, [sp, #16]
 8007c38:	189b      	adds	r3, r3, r2
 8007c3a:	6163      	str	r3, [r4, #20]
 8007c3c:	e765      	b.n	8007b0a <_svfiprintf_r+0x46>
 8007c3e:	4343      	muls	r3, r0
 8007c40:	0035      	movs	r5, r6
 8007c42:	2101      	movs	r1, #1
 8007c44:	189b      	adds	r3, r3, r2
 8007c46:	e7a6      	b.n	8007b96 <_svfiprintf_r+0xd2>
 8007c48:	2301      	movs	r3, #1
 8007c4a:	425b      	negs	r3, r3
 8007c4c:	e7d0      	b.n	8007bf0 <_svfiprintf_r+0x12c>
 8007c4e:	2300      	movs	r3, #0
 8007c50:	200a      	movs	r0, #10
 8007c52:	001a      	movs	r2, r3
 8007c54:	3501      	adds	r5, #1
 8007c56:	6063      	str	r3, [r4, #4]
 8007c58:	7829      	ldrb	r1, [r5, #0]
 8007c5a:	1c6e      	adds	r6, r5, #1
 8007c5c:	3930      	subs	r1, #48	; 0x30
 8007c5e:	2909      	cmp	r1, #9
 8007c60:	d903      	bls.n	8007c6a <_svfiprintf_r+0x1a6>
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d0c5      	beq.n	8007bf2 <_svfiprintf_r+0x12e>
 8007c66:	9209      	str	r2, [sp, #36]	; 0x24
 8007c68:	e7c3      	b.n	8007bf2 <_svfiprintf_r+0x12e>
 8007c6a:	4342      	muls	r2, r0
 8007c6c:	0035      	movs	r5, r6
 8007c6e:	2301      	movs	r3, #1
 8007c70:	1852      	adds	r2, r2, r1
 8007c72:	e7f1      	b.n	8007c58 <_svfiprintf_r+0x194>
 8007c74:	ab07      	add	r3, sp, #28
 8007c76:	9300      	str	r3, [sp, #0]
 8007c78:	003a      	movs	r2, r7
 8007c7a:	0021      	movs	r1, r4
 8007c7c:	4b10      	ldr	r3, [pc, #64]	; (8007cc0 <_svfiprintf_r+0x1fc>)
 8007c7e:	9803      	ldr	r0, [sp, #12]
 8007c80:	f7fd ff68 	bl	8005b54 <_printf_float>
 8007c84:	9004      	str	r0, [sp, #16]
 8007c86:	9b04      	ldr	r3, [sp, #16]
 8007c88:	3301      	adds	r3, #1
 8007c8a:	d1d3      	bne.n	8007c34 <_svfiprintf_r+0x170>
 8007c8c:	89bb      	ldrh	r3, [r7, #12]
 8007c8e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007c90:	065b      	lsls	r3, r3, #25
 8007c92:	d400      	bmi.n	8007c96 <_svfiprintf_r+0x1d2>
 8007c94:	e72d      	b.n	8007af2 <_svfiprintf_r+0x2e>
 8007c96:	2001      	movs	r0, #1
 8007c98:	4240      	negs	r0, r0
 8007c9a:	e72a      	b.n	8007af2 <_svfiprintf_r+0x2e>
 8007c9c:	ab07      	add	r3, sp, #28
 8007c9e:	9300      	str	r3, [sp, #0]
 8007ca0:	003a      	movs	r2, r7
 8007ca2:	0021      	movs	r1, r4
 8007ca4:	4b06      	ldr	r3, [pc, #24]	; (8007cc0 <_svfiprintf_r+0x1fc>)
 8007ca6:	9803      	ldr	r0, [sp, #12]
 8007ca8:	f7fe fa06 	bl	80060b8 <_printf_i>
 8007cac:	e7ea      	b.n	8007c84 <_svfiprintf_r+0x1c0>
 8007cae:	46c0      	nop			; (mov r8, r8)
 8007cb0:	08008c34 	.word	0x08008c34
 8007cb4:	08008c3a 	.word	0x08008c3a
 8007cb8:	08008c3e 	.word	0x08008c3e
 8007cbc:	08005b55 	.word	0x08005b55
 8007cc0:	08007a01 	.word	0x08007a01

08007cc4 <_sbrk_r>:
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	b570      	push	{r4, r5, r6, lr}
 8007cc8:	4d06      	ldr	r5, [pc, #24]	; (8007ce4 <_sbrk_r+0x20>)
 8007cca:	0004      	movs	r4, r0
 8007ccc:	0008      	movs	r0, r1
 8007cce:	602b      	str	r3, [r5, #0]
 8007cd0:	f7fa fef4 	bl	8002abc <_sbrk>
 8007cd4:	1c43      	adds	r3, r0, #1
 8007cd6:	d103      	bne.n	8007ce0 <_sbrk_r+0x1c>
 8007cd8:	682b      	ldr	r3, [r5, #0]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d000      	beq.n	8007ce0 <_sbrk_r+0x1c>
 8007cde:	6023      	str	r3, [r4, #0]
 8007ce0:	bd70      	pop	{r4, r5, r6, pc}
 8007ce2:	46c0      	nop			; (mov r8, r8)
 8007ce4:	20000378 	.word	0x20000378

08007ce8 <__assert_func>:
 8007ce8:	b530      	push	{r4, r5, lr}
 8007cea:	0014      	movs	r4, r2
 8007cec:	001a      	movs	r2, r3
 8007cee:	4b09      	ldr	r3, [pc, #36]	; (8007d14 <__assert_func+0x2c>)
 8007cf0:	0005      	movs	r5, r0
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	b085      	sub	sp, #20
 8007cf6:	68d8      	ldr	r0, [r3, #12]
 8007cf8:	4b07      	ldr	r3, [pc, #28]	; (8007d18 <__assert_func+0x30>)
 8007cfa:	2c00      	cmp	r4, #0
 8007cfc:	d101      	bne.n	8007d02 <__assert_func+0x1a>
 8007cfe:	4b07      	ldr	r3, [pc, #28]	; (8007d1c <__assert_func+0x34>)
 8007d00:	001c      	movs	r4, r3
 8007d02:	9301      	str	r3, [sp, #4]
 8007d04:	9100      	str	r1, [sp, #0]
 8007d06:	002b      	movs	r3, r5
 8007d08:	4905      	ldr	r1, [pc, #20]	; (8007d20 <__assert_func+0x38>)
 8007d0a:	9402      	str	r4, [sp, #8]
 8007d0c:	f000 f80a 	bl	8007d24 <fiprintf>
 8007d10:	f000 faba 	bl	8008288 <abort>
 8007d14:	2000000c 	.word	0x2000000c
 8007d18:	08008c45 	.word	0x08008c45
 8007d1c:	08008c80 	.word	0x08008c80
 8007d20:	08008c52 	.word	0x08008c52

08007d24 <fiprintf>:
 8007d24:	b40e      	push	{r1, r2, r3}
 8007d26:	b503      	push	{r0, r1, lr}
 8007d28:	0001      	movs	r1, r0
 8007d2a:	ab03      	add	r3, sp, #12
 8007d2c:	4804      	ldr	r0, [pc, #16]	; (8007d40 <fiprintf+0x1c>)
 8007d2e:	cb04      	ldmia	r3!, {r2}
 8007d30:	6800      	ldr	r0, [r0, #0]
 8007d32:	9301      	str	r3, [sp, #4]
 8007d34:	f000 f892 	bl	8007e5c <_vfiprintf_r>
 8007d38:	b002      	add	sp, #8
 8007d3a:	bc08      	pop	{r3}
 8007d3c:	b003      	add	sp, #12
 8007d3e:	4718      	bx	r3
 8007d40:	2000000c 	.word	0x2000000c

08007d44 <__ascii_mbtowc>:
 8007d44:	b082      	sub	sp, #8
 8007d46:	2900      	cmp	r1, #0
 8007d48:	d100      	bne.n	8007d4c <__ascii_mbtowc+0x8>
 8007d4a:	a901      	add	r1, sp, #4
 8007d4c:	1e10      	subs	r0, r2, #0
 8007d4e:	d006      	beq.n	8007d5e <__ascii_mbtowc+0x1a>
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d006      	beq.n	8007d62 <__ascii_mbtowc+0x1e>
 8007d54:	7813      	ldrb	r3, [r2, #0]
 8007d56:	600b      	str	r3, [r1, #0]
 8007d58:	7810      	ldrb	r0, [r2, #0]
 8007d5a:	1e43      	subs	r3, r0, #1
 8007d5c:	4198      	sbcs	r0, r3
 8007d5e:	b002      	add	sp, #8
 8007d60:	4770      	bx	lr
 8007d62:	2002      	movs	r0, #2
 8007d64:	4240      	negs	r0, r0
 8007d66:	e7fa      	b.n	8007d5e <__ascii_mbtowc+0x1a>

08007d68 <memmove>:
 8007d68:	b510      	push	{r4, lr}
 8007d6a:	4288      	cmp	r0, r1
 8007d6c:	d902      	bls.n	8007d74 <memmove+0xc>
 8007d6e:	188b      	adds	r3, r1, r2
 8007d70:	4298      	cmp	r0, r3
 8007d72:	d303      	bcc.n	8007d7c <memmove+0x14>
 8007d74:	2300      	movs	r3, #0
 8007d76:	e007      	b.n	8007d88 <memmove+0x20>
 8007d78:	5c8b      	ldrb	r3, [r1, r2]
 8007d7a:	5483      	strb	r3, [r0, r2]
 8007d7c:	3a01      	subs	r2, #1
 8007d7e:	d2fb      	bcs.n	8007d78 <memmove+0x10>
 8007d80:	bd10      	pop	{r4, pc}
 8007d82:	5ccc      	ldrb	r4, [r1, r3]
 8007d84:	54c4      	strb	r4, [r0, r3]
 8007d86:	3301      	adds	r3, #1
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d1fa      	bne.n	8007d82 <memmove+0x1a>
 8007d8c:	e7f8      	b.n	8007d80 <memmove+0x18>
	...

08007d90 <__malloc_lock>:
 8007d90:	b510      	push	{r4, lr}
 8007d92:	4802      	ldr	r0, [pc, #8]	; (8007d9c <__malloc_lock+0xc>)
 8007d94:	f000 fc4f 	bl	8008636 <__retarget_lock_acquire_recursive>
 8007d98:	bd10      	pop	{r4, pc}
 8007d9a:	46c0      	nop			; (mov r8, r8)
 8007d9c:	2000037c 	.word	0x2000037c

08007da0 <__malloc_unlock>:
 8007da0:	b510      	push	{r4, lr}
 8007da2:	4802      	ldr	r0, [pc, #8]	; (8007dac <__malloc_unlock+0xc>)
 8007da4:	f000 fc48 	bl	8008638 <__retarget_lock_release_recursive>
 8007da8:	bd10      	pop	{r4, pc}
 8007daa:	46c0      	nop			; (mov r8, r8)
 8007dac:	2000037c 	.word	0x2000037c

08007db0 <_realloc_r>:
 8007db0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007db2:	0007      	movs	r7, r0
 8007db4:	000e      	movs	r6, r1
 8007db6:	0014      	movs	r4, r2
 8007db8:	2900      	cmp	r1, #0
 8007dba:	d105      	bne.n	8007dc8 <_realloc_r+0x18>
 8007dbc:	0011      	movs	r1, r2
 8007dbe:	f7ff fda9 	bl	8007914 <_malloc_r>
 8007dc2:	0005      	movs	r5, r0
 8007dc4:	0028      	movs	r0, r5
 8007dc6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007dc8:	2a00      	cmp	r2, #0
 8007dca:	d103      	bne.n	8007dd4 <_realloc_r+0x24>
 8007dcc:	f7ff fd36 	bl	800783c <_free_r>
 8007dd0:	0025      	movs	r5, r4
 8007dd2:	e7f7      	b.n	8007dc4 <_realloc_r+0x14>
 8007dd4:	f000 fc9e 	bl	8008714 <_malloc_usable_size_r>
 8007dd8:	9001      	str	r0, [sp, #4]
 8007dda:	4284      	cmp	r4, r0
 8007ddc:	d803      	bhi.n	8007de6 <_realloc_r+0x36>
 8007dde:	0035      	movs	r5, r6
 8007de0:	0843      	lsrs	r3, r0, #1
 8007de2:	42a3      	cmp	r3, r4
 8007de4:	d3ee      	bcc.n	8007dc4 <_realloc_r+0x14>
 8007de6:	0021      	movs	r1, r4
 8007de8:	0038      	movs	r0, r7
 8007dea:	f7ff fd93 	bl	8007914 <_malloc_r>
 8007dee:	1e05      	subs	r5, r0, #0
 8007df0:	d0e8      	beq.n	8007dc4 <_realloc_r+0x14>
 8007df2:	9b01      	ldr	r3, [sp, #4]
 8007df4:	0022      	movs	r2, r4
 8007df6:	429c      	cmp	r4, r3
 8007df8:	d900      	bls.n	8007dfc <_realloc_r+0x4c>
 8007dfa:	001a      	movs	r2, r3
 8007dfc:	0031      	movs	r1, r6
 8007dfe:	0028      	movs	r0, r5
 8007e00:	f7ff f94b 	bl	800709a <memcpy>
 8007e04:	0031      	movs	r1, r6
 8007e06:	0038      	movs	r0, r7
 8007e08:	f7ff fd18 	bl	800783c <_free_r>
 8007e0c:	e7da      	b.n	8007dc4 <_realloc_r+0x14>

08007e0e <__sfputc_r>:
 8007e0e:	6893      	ldr	r3, [r2, #8]
 8007e10:	b510      	push	{r4, lr}
 8007e12:	3b01      	subs	r3, #1
 8007e14:	6093      	str	r3, [r2, #8]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	da04      	bge.n	8007e24 <__sfputc_r+0x16>
 8007e1a:	6994      	ldr	r4, [r2, #24]
 8007e1c:	42a3      	cmp	r3, r4
 8007e1e:	db07      	blt.n	8007e30 <__sfputc_r+0x22>
 8007e20:	290a      	cmp	r1, #10
 8007e22:	d005      	beq.n	8007e30 <__sfputc_r+0x22>
 8007e24:	6813      	ldr	r3, [r2, #0]
 8007e26:	1c58      	adds	r0, r3, #1
 8007e28:	6010      	str	r0, [r2, #0]
 8007e2a:	7019      	strb	r1, [r3, #0]
 8007e2c:	0008      	movs	r0, r1
 8007e2e:	bd10      	pop	{r4, pc}
 8007e30:	f000 f94e 	bl	80080d0 <__swbuf_r>
 8007e34:	0001      	movs	r1, r0
 8007e36:	e7f9      	b.n	8007e2c <__sfputc_r+0x1e>

08007e38 <__sfputs_r>:
 8007e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3a:	0006      	movs	r6, r0
 8007e3c:	000f      	movs	r7, r1
 8007e3e:	0014      	movs	r4, r2
 8007e40:	18d5      	adds	r5, r2, r3
 8007e42:	42ac      	cmp	r4, r5
 8007e44:	d101      	bne.n	8007e4a <__sfputs_r+0x12>
 8007e46:	2000      	movs	r0, #0
 8007e48:	e007      	b.n	8007e5a <__sfputs_r+0x22>
 8007e4a:	7821      	ldrb	r1, [r4, #0]
 8007e4c:	003a      	movs	r2, r7
 8007e4e:	0030      	movs	r0, r6
 8007e50:	f7ff ffdd 	bl	8007e0e <__sfputc_r>
 8007e54:	3401      	adds	r4, #1
 8007e56:	1c43      	adds	r3, r0, #1
 8007e58:	d1f3      	bne.n	8007e42 <__sfputs_r+0xa>
 8007e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e5c <_vfiprintf_r>:
 8007e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e5e:	b0a1      	sub	sp, #132	; 0x84
 8007e60:	0006      	movs	r6, r0
 8007e62:	000c      	movs	r4, r1
 8007e64:	001f      	movs	r7, r3
 8007e66:	9203      	str	r2, [sp, #12]
 8007e68:	2800      	cmp	r0, #0
 8007e6a:	d004      	beq.n	8007e76 <_vfiprintf_r+0x1a>
 8007e6c:	6983      	ldr	r3, [r0, #24]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d101      	bne.n	8007e76 <_vfiprintf_r+0x1a>
 8007e72:	f000 fb3f 	bl	80084f4 <__sinit>
 8007e76:	4b8e      	ldr	r3, [pc, #568]	; (80080b0 <_vfiprintf_r+0x254>)
 8007e78:	429c      	cmp	r4, r3
 8007e7a:	d11c      	bne.n	8007eb6 <_vfiprintf_r+0x5a>
 8007e7c:	6874      	ldr	r4, [r6, #4]
 8007e7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e80:	07db      	lsls	r3, r3, #31
 8007e82:	d405      	bmi.n	8007e90 <_vfiprintf_r+0x34>
 8007e84:	89a3      	ldrh	r3, [r4, #12]
 8007e86:	059b      	lsls	r3, r3, #22
 8007e88:	d402      	bmi.n	8007e90 <_vfiprintf_r+0x34>
 8007e8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e8c:	f000 fbd3 	bl	8008636 <__retarget_lock_acquire_recursive>
 8007e90:	89a3      	ldrh	r3, [r4, #12]
 8007e92:	071b      	lsls	r3, r3, #28
 8007e94:	d502      	bpl.n	8007e9c <_vfiprintf_r+0x40>
 8007e96:	6923      	ldr	r3, [r4, #16]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d11d      	bne.n	8007ed8 <_vfiprintf_r+0x7c>
 8007e9c:	0021      	movs	r1, r4
 8007e9e:	0030      	movs	r0, r6
 8007ea0:	f000 f97a 	bl	8008198 <__swsetup_r>
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	d017      	beq.n	8007ed8 <_vfiprintf_r+0x7c>
 8007ea8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007eaa:	07db      	lsls	r3, r3, #31
 8007eac:	d50d      	bpl.n	8007eca <_vfiprintf_r+0x6e>
 8007eae:	2001      	movs	r0, #1
 8007eb0:	4240      	negs	r0, r0
 8007eb2:	b021      	add	sp, #132	; 0x84
 8007eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007eb6:	4b7f      	ldr	r3, [pc, #508]	; (80080b4 <_vfiprintf_r+0x258>)
 8007eb8:	429c      	cmp	r4, r3
 8007eba:	d101      	bne.n	8007ec0 <_vfiprintf_r+0x64>
 8007ebc:	68b4      	ldr	r4, [r6, #8]
 8007ebe:	e7de      	b.n	8007e7e <_vfiprintf_r+0x22>
 8007ec0:	4b7d      	ldr	r3, [pc, #500]	; (80080b8 <_vfiprintf_r+0x25c>)
 8007ec2:	429c      	cmp	r4, r3
 8007ec4:	d1db      	bne.n	8007e7e <_vfiprintf_r+0x22>
 8007ec6:	68f4      	ldr	r4, [r6, #12]
 8007ec8:	e7d9      	b.n	8007e7e <_vfiprintf_r+0x22>
 8007eca:	89a3      	ldrh	r3, [r4, #12]
 8007ecc:	059b      	lsls	r3, r3, #22
 8007ece:	d4ee      	bmi.n	8007eae <_vfiprintf_r+0x52>
 8007ed0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ed2:	f000 fbb1 	bl	8008638 <__retarget_lock_release_recursive>
 8007ed6:	e7ea      	b.n	8007eae <_vfiprintf_r+0x52>
 8007ed8:	2300      	movs	r3, #0
 8007eda:	ad08      	add	r5, sp, #32
 8007edc:	616b      	str	r3, [r5, #20]
 8007ede:	3320      	adds	r3, #32
 8007ee0:	766b      	strb	r3, [r5, #25]
 8007ee2:	3310      	adds	r3, #16
 8007ee4:	76ab      	strb	r3, [r5, #26]
 8007ee6:	9707      	str	r7, [sp, #28]
 8007ee8:	9f03      	ldr	r7, [sp, #12]
 8007eea:	783b      	ldrb	r3, [r7, #0]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d001      	beq.n	8007ef4 <_vfiprintf_r+0x98>
 8007ef0:	2b25      	cmp	r3, #37	; 0x25
 8007ef2:	d14e      	bne.n	8007f92 <_vfiprintf_r+0x136>
 8007ef4:	9b03      	ldr	r3, [sp, #12]
 8007ef6:	1afb      	subs	r3, r7, r3
 8007ef8:	9305      	str	r3, [sp, #20]
 8007efa:	9b03      	ldr	r3, [sp, #12]
 8007efc:	429f      	cmp	r7, r3
 8007efe:	d00d      	beq.n	8007f1c <_vfiprintf_r+0xc0>
 8007f00:	9b05      	ldr	r3, [sp, #20]
 8007f02:	0021      	movs	r1, r4
 8007f04:	0030      	movs	r0, r6
 8007f06:	9a03      	ldr	r2, [sp, #12]
 8007f08:	f7ff ff96 	bl	8007e38 <__sfputs_r>
 8007f0c:	1c43      	adds	r3, r0, #1
 8007f0e:	d100      	bne.n	8007f12 <_vfiprintf_r+0xb6>
 8007f10:	e0b5      	b.n	800807e <_vfiprintf_r+0x222>
 8007f12:	696a      	ldr	r2, [r5, #20]
 8007f14:	9b05      	ldr	r3, [sp, #20]
 8007f16:	4694      	mov	ip, r2
 8007f18:	4463      	add	r3, ip
 8007f1a:	616b      	str	r3, [r5, #20]
 8007f1c:	783b      	ldrb	r3, [r7, #0]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d100      	bne.n	8007f24 <_vfiprintf_r+0xc8>
 8007f22:	e0ac      	b.n	800807e <_vfiprintf_r+0x222>
 8007f24:	2201      	movs	r2, #1
 8007f26:	1c7b      	adds	r3, r7, #1
 8007f28:	9303      	str	r3, [sp, #12]
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	4252      	negs	r2, r2
 8007f2e:	606a      	str	r2, [r5, #4]
 8007f30:	a904      	add	r1, sp, #16
 8007f32:	3254      	adds	r2, #84	; 0x54
 8007f34:	1852      	adds	r2, r2, r1
 8007f36:	602b      	str	r3, [r5, #0]
 8007f38:	60eb      	str	r3, [r5, #12]
 8007f3a:	60ab      	str	r3, [r5, #8]
 8007f3c:	7013      	strb	r3, [r2, #0]
 8007f3e:	65ab      	str	r3, [r5, #88]	; 0x58
 8007f40:	9b03      	ldr	r3, [sp, #12]
 8007f42:	2205      	movs	r2, #5
 8007f44:	7819      	ldrb	r1, [r3, #0]
 8007f46:	485d      	ldr	r0, [pc, #372]	; (80080bc <_vfiprintf_r+0x260>)
 8007f48:	f7ff f89c 	bl	8007084 <memchr>
 8007f4c:	9b03      	ldr	r3, [sp, #12]
 8007f4e:	1c5f      	adds	r7, r3, #1
 8007f50:	2800      	cmp	r0, #0
 8007f52:	d120      	bne.n	8007f96 <_vfiprintf_r+0x13a>
 8007f54:	682a      	ldr	r2, [r5, #0]
 8007f56:	06d3      	lsls	r3, r2, #27
 8007f58:	d504      	bpl.n	8007f64 <_vfiprintf_r+0x108>
 8007f5a:	2353      	movs	r3, #83	; 0x53
 8007f5c:	a904      	add	r1, sp, #16
 8007f5e:	185b      	adds	r3, r3, r1
 8007f60:	2120      	movs	r1, #32
 8007f62:	7019      	strb	r1, [r3, #0]
 8007f64:	0713      	lsls	r3, r2, #28
 8007f66:	d504      	bpl.n	8007f72 <_vfiprintf_r+0x116>
 8007f68:	2353      	movs	r3, #83	; 0x53
 8007f6a:	a904      	add	r1, sp, #16
 8007f6c:	185b      	adds	r3, r3, r1
 8007f6e:	212b      	movs	r1, #43	; 0x2b
 8007f70:	7019      	strb	r1, [r3, #0]
 8007f72:	9b03      	ldr	r3, [sp, #12]
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	2b2a      	cmp	r3, #42	; 0x2a
 8007f78:	d016      	beq.n	8007fa8 <_vfiprintf_r+0x14c>
 8007f7a:	2100      	movs	r1, #0
 8007f7c:	68eb      	ldr	r3, [r5, #12]
 8007f7e:	9f03      	ldr	r7, [sp, #12]
 8007f80:	783a      	ldrb	r2, [r7, #0]
 8007f82:	1c78      	adds	r0, r7, #1
 8007f84:	3a30      	subs	r2, #48	; 0x30
 8007f86:	4684      	mov	ip, r0
 8007f88:	2a09      	cmp	r2, #9
 8007f8a:	d94f      	bls.n	800802c <_vfiprintf_r+0x1d0>
 8007f8c:	2900      	cmp	r1, #0
 8007f8e:	d111      	bne.n	8007fb4 <_vfiprintf_r+0x158>
 8007f90:	e017      	b.n	8007fc2 <_vfiprintf_r+0x166>
 8007f92:	3701      	adds	r7, #1
 8007f94:	e7a9      	b.n	8007eea <_vfiprintf_r+0x8e>
 8007f96:	4b49      	ldr	r3, [pc, #292]	; (80080bc <_vfiprintf_r+0x260>)
 8007f98:	682a      	ldr	r2, [r5, #0]
 8007f9a:	1ac0      	subs	r0, r0, r3
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	4083      	lsls	r3, r0
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	602b      	str	r3, [r5, #0]
 8007fa4:	9703      	str	r7, [sp, #12]
 8007fa6:	e7cb      	b.n	8007f40 <_vfiprintf_r+0xe4>
 8007fa8:	9b07      	ldr	r3, [sp, #28]
 8007faa:	1d19      	adds	r1, r3, #4
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	9107      	str	r1, [sp, #28]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	db01      	blt.n	8007fb8 <_vfiprintf_r+0x15c>
 8007fb4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fb6:	e004      	b.n	8007fc2 <_vfiprintf_r+0x166>
 8007fb8:	425b      	negs	r3, r3
 8007fba:	60eb      	str	r3, [r5, #12]
 8007fbc:	2302      	movs	r3, #2
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	602b      	str	r3, [r5, #0]
 8007fc2:	783b      	ldrb	r3, [r7, #0]
 8007fc4:	2b2e      	cmp	r3, #46	; 0x2e
 8007fc6:	d10a      	bne.n	8007fde <_vfiprintf_r+0x182>
 8007fc8:	787b      	ldrb	r3, [r7, #1]
 8007fca:	2b2a      	cmp	r3, #42	; 0x2a
 8007fcc:	d137      	bne.n	800803e <_vfiprintf_r+0x1e2>
 8007fce:	9b07      	ldr	r3, [sp, #28]
 8007fd0:	3702      	adds	r7, #2
 8007fd2:	1d1a      	adds	r2, r3, #4
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	9207      	str	r2, [sp, #28]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	db2d      	blt.n	8008038 <_vfiprintf_r+0x1dc>
 8007fdc:	9309      	str	r3, [sp, #36]	; 0x24
 8007fde:	2203      	movs	r2, #3
 8007fe0:	7839      	ldrb	r1, [r7, #0]
 8007fe2:	4837      	ldr	r0, [pc, #220]	; (80080c0 <_vfiprintf_r+0x264>)
 8007fe4:	f7ff f84e 	bl	8007084 <memchr>
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	d007      	beq.n	8007ffc <_vfiprintf_r+0x1a0>
 8007fec:	4b34      	ldr	r3, [pc, #208]	; (80080c0 <_vfiprintf_r+0x264>)
 8007fee:	682a      	ldr	r2, [r5, #0]
 8007ff0:	1ac0      	subs	r0, r0, r3
 8007ff2:	2340      	movs	r3, #64	; 0x40
 8007ff4:	4083      	lsls	r3, r0
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	3701      	adds	r7, #1
 8007ffa:	602b      	str	r3, [r5, #0]
 8007ffc:	7839      	ldrb	r1, [r7, #0]
 8007ffe:	1c7b      	adds	r3, r7, #1
 8008000:	2206      	movs	r2, #6
 8008002:	4830      	ldr	r0, [pc, #192]	; (80080c4 <_vfiprintf_r+0x268>)
 8008004:	9303      	str	r3, [sp, #12]
 8008006:	7629      	strb	r1, [r5, #24]
 8008008:	f7ff f83c 	bl	8007084 <memchr>
 800800c:	2800      	cmp	r0, #0
 800800e:	d045      	beq.n	800809c <_vfiprintf_r+0x240>
 8008010:	4b2d      	ldr	r3, [pc, #180]	; (80080c8 <_vfiprintf_r+0x26c>)
 8008012:	2b00      	cmp	r3, #0
 8008014:	d127      	bne.n	8008066 <_vfiprintf_r+0x20a>
 8008016:	2207      	movs	r2, #7
 8008018:	9b07      	ldr	r3, [sp, #28]
 800801a:	3307      	adds	r3, #7
 800801c:	4393      	bics	r3, r2
 800801e:	3308      	adds	r3, #8
 8008020:	9307      	str	r3, [sp, #28]
 8008022:	696b      	ldr	r3, [r5, #20]
 8008024:	9a04      	ldr	r2, [sp, #16]
 8008026:	189b      	adds	r3, r3, r2
 8008028:	616b      	str	r3, [r5, #20]
 800802a:	e75d      	b.n	8007ee8 <_vfiprintf_r+0x8c>
 800802c:	210a      	movs	r1, #10
 800802e:	434b      	muls	r3, r1
 8008030:	4667      	mov	r7, ip
 8008032:	189b      	adds	r3, r3, r2
 8008034:	3909      	subs	r1, #9
 8008036:	e7a3      	b.n	8007f80 <_vfiprintf_r+0x124>
 8008038:	2301      	movs	r3, #1
 800803a:	425b      	negs	r3, r3
 800803c:	e7ce      	b.n	8007fdc <_vfiprintf_r+0x180>
 800803e:	2300      	movs	r3, #0
 8008040:	001a      	movs	r2, r3
 8008042:	3701      	adds	r7, #1
 8008044:	606b      	str	r3, [r5, #4]
 8008046:	7839      	ldrb	r1, [r7, #0]
 8008048:	1c78      	adds	r0, r7, #1
 800804a:	3930      	subs	r1, #48	; 0x30
 800804c:	4684      	mov	ip, r0
 800804e:	2909      	cmp	r1, #9
 8008050:	d903      	bls.n	800805a <_vfiprintf_r+0x1fe>
 8008052:	2b00      	cmp	r3, #0
 8008054:	d0c3      	beq.n	8007fde <_vfiprintf_r+0x182>
 8008056:	9209      	str	r2, [sp, #36]	; 0x24
 8008058:	e7c1      	b.n	8007fde <_vfiprintf_r+0x182>
 800805a:	230a      	movs	r3, #10
 800805c:	435a      	muls	r2, r3
 800805e:	4667      	mov	r7, ip
 8008060:	1852      	adds	r2, r2, r1
 8008062:	3b09      	subs	r3, #9
 8008064:	e7ef      	b.n	8008046 <_vfiprintf_r+0x1ea>
 8008066:	ab07      	add	r3, sp, #28
 8008068:	9300      	str	r3, [sp, #0]
 800806a:	0022      	movs	r2, r4
 800806c:	0029      	movs	r1, r5
 800806e:	0030      	movs	r0, r6
 8008070:	4b16      	ldr	r3, [pc, #88]	; (80080cc <_vfiprintf_r+0x270>)
 8008072:	f7fd fd6f 	bl	8005b54 <_printf_float>
 8008076:	9004      	str	r0, [sp, #16]
 8008078:	9b04      	ldr	r3, [sp, #16]
 800807a:	3301      	adds	r3, #1
 800807c:	d1d1      	bne.n	8008022 <_vfiprintf_r+0x1c6>
 800807e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008080:	07db      	lsls	r3, r3, #31
 8008082:	d405      	bmi.n	8008090 <_vfiprintf_r+0x234>
 8008084:	89a3      	ldrh	r3, [r4, #12]
 8008086:	059b      	lsls	r3, r3, #22
 8008088:	d402      	bmi.n	8008090 <_vfiprintf_r+0x234>
 800808a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800808c:	f000 fad4 	bl	8008638 <__retarget_lock_release_recursive>
 8008090:	89a3      	ldrh	r3, [r4, #12]
 8008092:	065b      	lsls	r3, r3, #25
 8008094:	d500      	bpl.n	8008098 <_vfiprintf_r+0x23c>
 8008096:	e70a      	b.n	8007eae <_vfiprintf_r+0x52>
 8008098:	980d      	ldr	r0, [sp, #52]	; 0x34
 800809a:	e70a      	b.n	8007eb2 <_vfiprintf_r+0x56>
 800809c:	ab07      	add	r3, sp, #28
 800809e:	9300      	str	r3, [sp, #0]
 80080a0:	0022      	movs	r2, r4
 80080a2:	0029      	movs	r1, r5
 80080a4:	0030      	movs	r0, r6
 80080a6:	4b09      	ldr	r3, [pc, #36]	; (80080cc <_vfiprintf_r+0x270>)
 80080a8:	f7fe f806 	bl	80060b8 <_printf_i>
 80080ac:	e7e3      	b.n	8008076 <_vfiprintf_r+0x21a>
 80080ae:	46c0      	nop			; (mov r8, r8)
 80080b0:	08008dac 	.word	0x08008dac
 80080b4:	08008dcc 	.word	0x08008dcc
 80080b8:	08008d8c 	.word	0x08008d8c
 80080bc:	08008c34 	.word	0x08008c34
 80080c0:	08008c3a 	.word	0x08008c3a
 80080c4:	08008c3e 	.word	0x08008c3e
 80080c8:	08005b55 	.word	0x08005b55
 80080cc:	08007e39 	.word	0x08007e39

080080d0 <__swbuf_r>:
 80080d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d2:	0005      	movs	r5, r0
 80080d4:	000e      	movs	r6, r1
 80080d6:	0014      	movs	r4, r2
 80080d8:	2800      	cmp	r0, #0
 80080da:	d004      	beq.n	80080e6 <__swbuf_r+0x16>
 80080dc:	6983      	ldr	r3, [r0, #24]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d101      	bne.n	80080e6 <__swbuf_r+0x16>
 80080e2:	f000 fa07 	bl	80084f4 <__sinit>
 80080e6:	4b22      	ldr	r3, [pc, #136]	; (8008170 <__swbuf_r+0xa0>)
 80080e8:	429c      	cmp	r4, r3
 80080ea:	d12e      	bne.n	800814a <__swbuf_r+0x7a>
 80080ec:	686c      	ldr	r4, [r5, #4]
 80080ee:	69a3      	ldr	r3, [r4, #24]
 80080f0:	60a3      	str	r3, [r4, #8]
 80080f2:	89a3      	ldrh	r3, [r4, #12]
 80080f4:	071b      	lsls	r3, r3, #28
 80080f6:	d532      	bpl.n	800815e <__swbuf_r+0x8e>
 80080f8:	6923      	ldr	r3, [r4, #16]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d02f      	beq.n	800815e <__swbuf_r+0x8e>
 80080fe:	6823      	ldr	r3, [r4, #0]
 8008100:	6922      	ldr	r2, [r4, #16]
 8008102:	b2f7      	uxtb	r7, r6
 8008104:	1a98      	subs	r0, r3, r2
 8008106:	6963      	ldr	r3, [r4, #20]
 8008108:	b2f6      	uxtb	r6, r6
 800810a:	4283      	cmp	r3, r0
 800810c:	dc05      	bgt.n	800811a <__swbuf_r+0x4a>
 800810e:	0021      	movs	r1, r4
 8008110:	0028      	movs	r0, r5
 8008112:	f000 f94d 	bl	80083b0 <_fflush_r>
 8008116:	2800      	cmp	r0, #0
 8008118:	d127      	bne.n	800816a <__swbuf_r+0x9a>
 800811a:	68a3      	ldr	r3, [r4, #8]
 800811c:	3001      	adds	r0, #1
 800811e:	3b01      	subs	r3, #1
 8008120:	60a3      	str	r3, [r4, #8]
 8008122:	6823      	ldr	r3, [r4, #0]
 8008124:	1c5a      	adds	r2, r3, #1
 8008126:	6022      	str	r2, [r4, #0]
 8008128:	701f      	strb	r7, [r3, #0]
 800812a:	6963      	ldr	r3, [r4, #20]
 800812c:	4283      	cmp	r3, r0
 800812e:	d004      	beq.n	800813a <__swbuf_r+0x6a>
 8008130:	89a3      	ldrh	r3, [r4, #12]
 8008132:	07db      	lsls	r3, r3, #31
 8008134:	d507      	bpl.n	8008146 <__swbuf_r+0x76>
 8008136:	2e0a      	cmp	r6, #10
 8008138:	d105      	bne.n	8008146 <__swbuf_r+0x76>
 800813a:	0021      	movs	r1, r4
 800813c:	0028      	movs	r0, r5
 800813e:	f000 f937 	bl	80083b0 <_fflush_r>
 8008142:	2800      	cmp	r0, #0
 8008144:	d111      	bne.n	800816a <__swbuf_r+0x9a>
 8008146:	0030      	movs	r0, r6
 8008148:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800814a:	4b0a      	ldr	r3, [pc, #40]	; (8008174 <__swbuf_r+0xa4>)
 800814c:	429c      	cmp	r4, r3
 800814e:	d101      	bne.n	8008154 <__swbuf_r+0x84>
 8008150:	68ac      	ldr	r4, [r5, #8]
 8008152:	e7cc      	b.n	80080ee <__swbuf_r+0x1e>
 8008154:	4b08      	ldr	r3, [pc, #32]	; (8008178 <__swbuf_r+0xa8>)
 8008156:	429c      	cmp	r4, r3
 8008158:	d1c9      	bne.n	80080ee <__swbuf_r+0x1e>
 800815a:	68ec      	ldr	r4, [r5, #12]
 800815c:	e7c7      	b.n	80080ee <__swbuf_r+0x1e>
 800815e:	0021      	movs	r1, r4
 8008160:	0028      	movs	r0, r5
 8008162:	f000 f819 	bl	8008198 <__swsetup_r>
 8008166:	2800      	cmp	r0, #0
 8008168:	d0c9      	beq.n	80080fe <__swbuf_r+0x2e>
 800816a:	2601      	movs	r6, #1
 800816c:	4276      	negs	r6, r6
 800816e:	e7ea      	b.n	8008146 <__swbuf_r+0x76>
 8008170:	08008dac 	.word	0x08008dac
 8008174:	08008dcc 	.word	0x08008dcc
 8008178:	08008d8c 	.word	0x08008d8c

0800817c <__ascii_wctomb>:
 800817c:	0003      	movs	r3, r0
 800817e:	1e08      	subs	r0, r1, #0
 8008180:	d005      	beq.n	800818e <__ascii_wctomb+0x12>
 8008182:	2aff      	cmp	r2, #255	; 0xff
 8008184:	d904      	bls.n	8008190 <__ascii_wctomb+0x14>
 8008186:	228a      	movs	r2, #138	; 0x8a
 8008188:	2001      	movs	r0, #1
 800818a:	601a      	str	r2, [r3, #0]
 800818c:	4240      	negs	r0, r0
 800818e:	4770      	bx	lr
 8008190:	2001      	movs	r0, #1
 8008192:	700a      	strb	r2, [r1, #0]
 8008194:	e7fb      	b.n	800818e <__ascii_wctomb+0x12>
	...

08008198 <__swsetup_r>:
 8008198:	4b37      	ldr	r3, [pc, #220]	; (8008278 <__swsetup_r+0xe0>)
 800819a:	b570      	push	{r4, r5, r6, lr}
 800819c:	681d      	ldr	r5, [r3, #0]
 800819e:	0006      	movs	r6, r0
 80081a0:	000c      	movs	r4, r1
 80081a2:	2d00      	cmp	r5, #0
 80081a4:	d005      	beq.n	80081b2 <__swsetup_r+0x1a>
 80081a6:	69ab      	ldr	r3, [r5, #24]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d102      	bne.n	80081b2 <__swsetup_r+0x1a>
 80081ac:	0028      	movs	r0, r5
 80081ae:	f000 f9a1 	bl	80084f4 <__sinit>
 80081b2:	4b32      	ldr	r3, [pc, #200]	; (800827c <__swsetup_r+0xe4>)
 80081b4:	429c      	cmp	r4, r3
 80081b6:	d10f      	bne.n	80081d8 <__swsetup_r+0x40>
 80081b8:	686c      	ldr	r4, [r5, #4]
 80081ba:	230c      	movs	r3, #12
 80081bc:	5ee2      	ldrsh	r2, [r4, r3]
 80081be:	b293      	uxth	r3, r2
 80081c0:	0711      	lsls	r1, r2, #28
 80081c2:	d42d      	bmi.n	8008220 <__swsetup_r+0x88>
 80081c4:	06d9      	lsls	r1, r3, #27
 80081c6:	d411      	bmi.n	80081ec <__swsetup_r+0x54>
 80081c8:	2309      	movs	r3, #9
 80081ca:	2001      	movs	r0, #1
 80081cc:	6033      	str	r3, [r6, #0]
 80081ce:	3337      	adds	r3, #55	; 0x37
 80081d0:	4313      	orrs	r3, r2
 80081d2:	81a3      	strh	r3, [r4, #12]
 80081d4:	4240      	negs	r0, r0
 80081d6:	bd70      	pop	{r4, r5, r6, pc}
 80081d8:	4b29      	ldr	r3, [pc, #164]	; (8008280 <__swsetup_r+0xe8>)
 80081da:	429c      	cmp	r4, r3
 80081dc:	d101      	bne.n	80081e2 <__swsetup_r+0x4a>
 80081de:	68ac      	ldr	r4, [r5, #8]
 80081e0:	e7eb      	b.n	80081ba <__swsetup_r+0x22>
 80081e2:	4b28      	ldr	r3, [pc, #160]	; (8008284 <__swsetup_r+0xec>)
 80081e4:	429c      	cmp	r4, r3
 80081e6:	d1e8      	bne.n	80081ba <__swsetup_r+0x22>
 80081e8:	68ec      	ldr	r4, [r5, #12]
 80081ea:	e7e6      	b.n	80081ba <__swsetup_r+0x22>
 80081ec:	075b      	lsls	r3, r3, #29
 80081ee:	d513      	bpl.n	8008218 <__swsetup_r+0x80>
 80081f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80081f2:	2900      	cmp	r1, #0
 80081f4:	d008      	beq.n	8008208 <__swsetup_r+0x70>
 80081f6:	0023      	movs	r3, r4
 80081f8:	3344      	adds	r3, #68	; 0x44
 80081fa:	4299      	cmp	r1, r3
 80081fc:	d002      	beq.n	8008204 <__swsetup_r+0x6c>
 80081fe:	0030      	movs	r0, r6
 8008200:	f7ff fb1c 	bl	800783c <_free_r>
 8008204:	2300      	movs	r3, #0
 8008206:	6363      	str	r3, [r4, #52]	; 0x34
 8008208:	2224      	movs	r2, #36	; 0x24
 800820a:	89a3      	ldrh	r3, [r4, #12]
 800820c:	4393      	bics	r3, r2
 800820e:	81a3      	strh	r3, [r4, #12]
 8008210:	2300      	movs	r3, #0
 8008212:	6063      	str	r3, [r4, #4]
 8008214:	6923      	ldr	r3, [r4, #16]
 8008216:	6023      	str	r3, [r4, #0]
 8008218:	2308      	movs	r3, #8
 800821a:	89a2      	ldrh	r2, [r4, #12]
 800821c:	4313      	orrs	r3, r2
 800821e:	81a3      	strh	r3, [r4, #12]
 8008220:	6923      	ldr	r3, [r4, #16]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d10b      	bne.n	800823e <__swsetup_r+0xa6>
 8008226:	21a0      	movs	r1, #160	; 0xa0
 8008228:	2280      	movs	r2, #128	; 0x80
 800822a:	89a3      	ldrh	r3, [r4, #12]
 800822c:	0089      	lsls	r1, r1, #2
 800822e:	0092      	lsls	r2, r2, #2
 8008230:	400b      	ands	r3, r1
 8008232:	4293      	cmp	r3, r2
 8008234:	d003      	beq.n	800823e <__swsetup_r+0xa6>
 8008236:	0021      	movs	r1, r4
 8008238:	0030      	movs	r0, r6
 800823a:	f000 fa27 	bl	800868c <__smakebuf_r>
 800823e:	220c      	movs	r2, #12
 8008240:	5ea3      	ldrsh	r3, [r4, r2]
 8008242:	2001      	movs	r0, #1
 8008244:	001a      	movs	r2, r3
 8008246:	b299      	uxth	r1, r3
 8008248:	4002      	ands	r2, r0
 800824a:	4203      	tst	r3, r0
 800824c:	d00f      	beq.n	800826e <__swsetup_r+0xd6>
 800824e:	2200      	movs	r2, #0
 8008250:	60a2      	str	r2, [r4, #8]
 8008252:	6962      	ldr	r2, [r4, #20]
 8008254:	4252      	negs	r2, r2
 8008256:	61a2      	str	r2, [r4, #24]
 8008258:	2000      	movs	r0, #0
 800825a:	6922      	ldr	r2, [r4, #16]
 800825c:	4282      	cmp	r2, r0
 800825e:	d1ba      	bne.n	80081d6 <__swsetup_r+0x3e>
 8008260:	060a      	lsls	r2, r1, #24
 8008262:	d5b8      	bpl.n	80081d6 <__swsetup_r+0x3e>
 8008264:	2240      	movs	r2, #64	; 0x40
 8008266:	4313      	orrs	r3, r2
 8008268:	81a3      	strh	r3, [r4, #12]
 800826a:	3801      	subs	r0, #1
 800826c:	e7b3      	b.n	80081d6 <__swsetup_r+0x3e>
 800826e:	0788      	lsls	r0, r1, #30
 8008270:	d400      	bmi.n	8008274 <__swsetup_r+0xdc>
 8008272:	6962      	ldr	r2, [r4, #20]
 8008274:	60a2      	str	r2, [r4, #8]
 8008276:	e7ef      	b.n	8008258 <__swsetup_r+0xc0>
 8008278:	2000000c 	.word	0x2000000c
 800827c:	08008dac 	.word	0x08008dac
 8008280:	08008dcc 	.word	0x08008dcc
 8008284:	08008d8c 	.word	0x08008d8c

08008288 <abort>:
 8008288:	2006      	movs	r0, #6
 800828a:	b510      	push	{r4, lr}
 800828c:	f000 fa74 	bl	8008778 <raise>
 8008290:	2001      	movs	r0, #1
 8008292:	f7fa fba1 	bl	80029d8 <_exit>
	...

08008298 <__sflush_r>:
 8008298:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800829a:	898b      	ldrh	r3, [r1, #12]
 800829c:	0005      	movs	r5, r0
 800829e:	000c      	movs	r4, r1
 80082a0:	071a      	lsls	r2, r3, #28
 80082a2:	d45f      	bmi.n	8008364 <__sflush_r+0xcc>
 80082a4:	684a      	ldr	r2, [r1, #4]
 80082a6:	2a00      	cmp	r2, #0
 80082a8:	dc04      	bgt.n	80082b4 <__sflush_r+0x1c>
 80082aa:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80082ac:	2a00      	cmp	r2, #0
 80082ae:	dc01      	bgt.n	80082b4 <__sflush_r+0x1c>
 80082b0:	2000      	movs	r0, #0
 80082b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80082b4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80082b6:	2f00      	cmp	r7, #0
 80082b8:	d0fa      	beq.n	80082b0 <__sflush_r+0x18>
 80082ba:	2200      	movs	r2, #0
 80082bc:	2180      	movs	r1, #128	; 0x80
 80082be:	682e      	ldr	r6, [r5, #0]
 80082c0:	602a      	str	r2, [r5, #0]
 80082c2:	001a      	movs	r2, r3
 80082c4:	0149      	lsls	r1, r1, #5
 80082c6:	400a      	ands	r2, r1
 80082c8:	420b      	tst	r3, r1
 80082ca:	d034      	beq.n	8008336 <__sflush_r+0x9e>
 80082cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80082ce:	89a3      	ldrh	r3, [r4, #12]
 80082d0:	075b      	lsls	r3, r3, #29
 80082d2:	d506      	bpl.n	80082e2 <__sflush_r+0x4a>
 80082d4:	6863      	ldr	r3, [r4, #4]
 80082d6:	1ac0      	subs	r0, r0, r3
 80082d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d001      	beq.n	80082e2 <__sflush_r+0x4a>
 80082de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80082e0:	1ac0      	subs	r0, r0, r3
 80082e2:	0002      	movs	r2, r0
 80082e4:	6a21      	ldr	r1, [r4, #32]
 80082e6:	2300      	movs	r3, #0
 80082e8:	0028      	movs	r0, r5
 80082ea:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80082ec:	47b8      	blx	r7
 80082ee:	89a1      	ldrh	r1, [r4, #12]
 80082f0:	1c43      	adds	r3, r0, #1
 80082f2:	d106      	bne.n	8008302 <__sflush_r+0x6a>
 80082f4:	682b      	ldr	r3, [r5, #0]
 80082f6:	2b1d      	cmp	r3, #29
 80082f8:	d831      	bhi.n	800835e <__sflush_r+0xc6>
 80082fa:	4a2c      	ldr	r2, [pc, #176]	; (80083ac <__sflush_r+0x114>)
 80082fc:	40da      	lsrs	r2, r3
 80082fe:	07d3      	lsls	r3, r2, #31
 8008300:	d52d      	bpl.n	800835e <__sflush_r+0xc6>
 8008302:	2300      	movs	r3, #0
 8008304:	6063      	str	r3, [r4, #4]
 8008306:	6923      	ldr	r3, [r4, #16]
 8008308:	6023      	str	r3, [r4, #0]
 800830a:	04cb      	lsls	r3, r1, #19
 800830c:	d505      	bpl.n	800831a <__sflush_r+0x82>
 800830e:	1c43      	adds	r3, r0, #1
 8008310:	d102      	bne.n	8008318 <__sflush_r+0x80>
 8008312:	682b      	ldr	r3, [r5, #0]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d100      	bne.n	800831a <__sflush_r+0x82>
 8008318:	6560      	str	r0, [r4, #84]	; 0x54
 800831a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800831c:	602e      	str	r6, [r5, #0]
 800831e:	2900      	cmp	r1, #0
 8008320:	d0c6      	beq.n	80082b0 <__sflush_r+0x18>
 8008322:	0023      	movs	r3, r4
 8008324:	3344      	adds	r3, #68	; 0x44
 8008326:	4299      	cmp	r1, r3
 8008328:	d002      	beq.n	8008330 <__sflush_r+0x98>
 800832a:	0028      	movs	r0, r5
 800832c:	f7ff fa86 	bl	800783c <_free_r>
 8008330:	2000      	movs	r0, #0
 8008332:	6360      	str	r0, [r4, #52]	; 0x34
 8008334:	e7bd      	b.n	80082b2 <__sflush_r+0x1a>
 8008336:	2301      	movs	r3, #1
 8008338:	0028      	movs	r0, r5
 800833a:	6a21      	ldr	r1, [r4, #32]
 800833c:	47b8      	blx	r7
 800833e:	1c43      	adds	r3, r0, #1
 8008340:	d1c5      	bne.n	80082ce <__sflush_r+0x36>
 8008342:	682b      	ldr	r3, [r5, #0]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d0c2      	beq.n	80082ce <__sflush_r+0x36>
 8008348:	2b1d      	cmp	r3, #29
 800834a:	d001      	beq.n	8008350 <__sflush_r+0xb8>
 800834c:	2b16      	cmp	r3, #22
 800834e:	d101      	bne.n	8008354 <__sflush_r+0xbc>
 8008350:	602e      	str	r6, [r5, #0]
 8008352:	e7ad      	b.n	80082b0 <__sflush_r+0x18>
 8008354:	2340      	movs	r3, #64	; 0x40
 8008356:	89a2      	ldrh	r2, [r4, #12]
 8008358:	4313      	orrs	r3, r2
 800835a:	81a3      	strh	r3, [r4, #12]
 800835c:	e7a9      	b.n	80082b2 <__sflush_r+0x1a>
 800835e:	2340      	movs	r3, #64	; 0x40
 8008360:	430b      	orrs	r3, r1
 8008362:	e7fa      	b.n	800835a <__sflush_r+0xc2>
 8008364:	690f      	ldr	r7, [r1, #16]
 8008366:	2f00      	cmp	r7, #0
 8008368:	d0a2      	beq.n	80082b0 <__sflush_r+0x18>
 800836a:	680a      	ldr	r2, [r1, #0]
 800836c:	600f      	str	r7, [r1, #0]
 800836e:	1bd2      	subs	r2, r2, r7
 8008370:	9201      	str	r2, [sp, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	079b      	lsls	r3, r3, #30
 8008376:	d100      	bne.n	800837a <__sflush_r+0xe2>
 8008378:	694a      	ldr	r2, [r1, #20]
 800837a:	60a2      	str	r2, [r4, #8]
 800837c:	9b01      	ldr	r3, [sp, #4]
 800837e:	2b00      	cmp	r3, #0
 8008380:	dc00      	bgt.n	8008384 <__sflush_r+0xec>
 8008382:	e795      	b.n	80082b0 <__sflush_r+0x18>
 8008384:	003a      	movs	r2, r7
 8008386:	0028      	movs	r0, r5
 8008388:	9b01      	ldr	r3, [sp, #4]
 800838a:	6a21      	ldr	r1, [r4, #32]
 800838c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800838e:	47b0      	blx	r6
 8008390:	2800      	cmp	r0, #0
 8008392:	dc06      	bgt.n	80083a2 <__sflush_r+0x10a>
 8008394:	2340      	movs	r3, #64	; 0x40
 8008396:	2001      	movs	r0, #1
 8008398:	89a2      	ldrh	r2, [r4, #12]
 800839a:	4240      	negs	r0, r0
 800839c:	4313      	orrs	r3, r2
 800839e:	81a3      	strh	r3, [r4, #12]
 80083a0:	e787      	b.n	80082b2 <__sflush_r+0x1a>
 80083a2:	9b01      	ldr	r3, [sp, #4]
 80083a4:	183f      	adds	r7, r7, r0
 80083a6:	1a1b      	subs	r3, r3, r0
 80083a8:	9301      	str	r3, [sp, #4]
 80083aa:	e7e7      	b.n	800837c <__sflush_r+0xe4>
 80083ac:	20400001 	.word	0x20400001

080083b0 <_fflush_r>:
 80083b0:	690b      	ldr	r3, [r1, #16]
 80083b2:	b570      	push	{r4, r5, r6, lr}
 80083b4:	0005      	movs	r5, r0
 80083b6:	000c      	movs	r4, r1
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d102      	bne.n	80083c2 <_fflush_r+0x12>
 80083bc:	2500      	movs	r5, #0
 80083be:	0028      	movs	r0, r5
 80083c0:	bd70      	pop	{r4, r5, r6, pc}
 80083c2:	2800      	cmp	r0, #0
 80083c4:	d004      	beq.n	80083d0 <_fflush_r+0x20>
 80083c6:	6983      	ldr	r3, [r0, #24]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d101      	bne.n	80083d0 <_fflush_r+0x20>
 80083cc:	f000 f892 	bl	80084f4 <__sinit>
 80083d0:	4b14      	ldr	r3, [pc, #80]	; (8008424 <_fflush_r+0x74>)
 80083d2:	429c      	cmp	r4, r3
 80083d4:	d11b      	bne.n	800840e <_fflush_r+0x5e>
 80083d6:	686c      	ldr	r4, [r5, #4]
 80083d8:	220c      	movs	r2, #12
 80083da:	5ea3      	ldrsh	r3, [r4, r2]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d0ed      	beq.n	80083bc <_fflush_r+0xc>
 80083e0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80083e2:	07d2      	lsls	r2, r2, #31
 80083e4:	d404      	bmi.n	80083f0 <_fflush_r+0x40>
 80083e6:	059b      	lsls	r3, r3, #22
 80083e8:	d402      	bmi.n	80083f0 <_fflush_r+0x40>
 80083ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80083ec:	f000 f923 	bl	8008636 <__retarget_lock_acquire_recursive>
 80083f0:	0028      	movs	r0, r5
 80083f2:	0021      	movs	r1, r4
 80083f4:	f7ff ff50 	bl	8008298 <__sflush_r>
 80083f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80083fa:	0005      	movs	r5, r0
 80083fc:	07db      	lsls	r3, r3, #31
 80083fe:	d4de      	bmi.n	80083be <_fflush_r+0xe>
 8008400:	89a3      	ldrh	r3, [r4, #12]
 8008402:	059b      	lsls	r3, r3, #22
 8008404:	d4db      	bmi.n	80083be <_fflush_r+0xe>
 8008406:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008408:	f000 f916 	bl	8008638 <__retarget_lock_release_recursive>
 800840c:	e7d7      	b.n	80083be <_fflush_r+0xe>
 800840e:	4b06      	ldr	r3, [pc, #24]	; (8008428 <_fflush_r+0x78>)
 8008410:	429c      	cmp	r4, r3
 8008412:	d101      	bne.n	8008418 <_fflush_r+0x68>
 8008414:	68ac      	ldr	r4, [r5, #8]
 8008416:	e7df      	b.n	80083d8 <_fflush_r+0x28>
 8008418:	4b04      	ldr	r3, [pc, #16]	; (800842c <_fflush_r+0x7c>)
 800841a:	429c      	cmp	r4, r3
 800841c:	d1dc      	bne.n	80083d8 <_fflush_r+0x28>
 800841e:	68ec      	ldr	r4, [r5, #12]
 8008420:	e7da      	b.n	80083d8 <_fflush_r+0x28>
 8008422:	46c0      	nop			; (mov r8, r8)
 8008424:	08008dac 	.word	0x08008dac
 8008428:	08008dcc 	.word	0x08008dcc
 800842c:	08008d8c 	.word	0x08008d8c

08008430 <std>:
 8008430:	2300      	movs	r3, #0
 8008432:	b510      	push	{r4, lr}
 8008434:	0004      	movs	r4, r0
 8008436:	6003      	str	r3, [r0, #0]
 8008438:	6043      	str	r3, [r0, #4]
 800843a:	6083      	str	r3, [r0, #8]
 800843c:	8181      	strh	r1, [r0, #12]
 800843e:	6643      	str	r3, [r0, #100]	; 0x64
 8008440:	0019      	movs	r1, r3
 8008442:	81c2      	strh	r2, [r0, #14]
 8008444:	6103      	str	r3, [r0, #16]
 8008446:	6143      	str	r3, [r0, #20]
 8008448:	6183      	str	r3, [r0, #24]
 800844a:	2208      	movs	r2, #8
 800844c:	305c      	adds	r0, #92	; 0x5c
 800844e:	f7fd facf 	bl	80059f0 <memset>
 8008452:	4b05      	ldr	r3, [pc, #20]	; (8008468 <std+0x38>)
 8008454:	6224      	str	r4, [r4, #32]
 8008456:	6263      	str	r3, [r4, #36]	; 0x24
 8008458:	4b04      	ldr	r3, [pc, #16]	; (800846c <std+0x3c>)
 800845a:	62a3      	str	r3, [r4, #40]	; 0x28
 800845c:	4b04      	ldr	r3, [pc, #16]	; (8008470 <std+0x40>)
 800845e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008460:	4b04      	ldr	r3, [pc, #16]	; (8008474 <std+0x44>)
 8008462:	6323      	str	r3, [r4, #48]	; 0x30
 8008464:	bd10      	pop	{r4, pc}
 8008466:	46c0      	nop			; (mov r8, r8)
 8008468:	080087b9 	.word	0x080087b9
 800846c:	080087e1 	.word	0x080087e1
 8008470:	08008819 	.word	0x08008819
 8008474:	08008845 	.word	0x08008845

08008478 <_cleanup_r>:
 8008478:	b510      	push	{r4, lr}
 800847a:	4902      	ldr	r1, [pc, #8]	; (8008484 <_cleanup_r+0xc>)
 800847c:	f000 f8ba 	bl	80085f4 <_fwalk_reent>
 8008480:	bd10      	pop	{r4, pc}
 8008482:	46c0      	nop			; (mov r8, r8)
 8008484:	080083b1 	.word	0x080083b1

08008488 <__sfmoreglue>:
 8008488:	b570      	push	{r4, r5, r6, lr}
 800848a:	2568      	movs	r5, #104	; 0x68
 800848c:	1e4a      	subs	r2, r1, #1
 800848e:	4355      	muls	r5, r2
 8008490:	000e      	movs	r6, r1
 8008492:	0029      	movs	r1, r5
 8008494:	3174      	adds	r1, #116	; 0x74
 8008496:	f7ff fa3d 	bl	8007914 <_malloc_r>
 800849a:	1e04      	subs	r4, r0, #0
 800849c:	d008      	beq.n	80084b0 <__sfmoreglue+0x28>
 800849e:	2100      	movs	r1, #0
 80084a0:	002a      	movs	r2, r5
 80084a2:	6001      	str	r1, [r0, #0]
 80084a4:	6046      	str	r6, [r0, #4]
 80084a6:	300c      	adds	r0, #12
 80084a8:	60a0      	str	r0, [r4, #8]
 80084aa:	3268      	adds	r2, #104	; 0x68
 80084ac:	f7fd faa0 	bl	80059f0 <memset>
 80084b0:	0020      	movs	r0, r4
 80084b2:	bd70      	pop	{r4, r5, r6, pc}

080084b4 <__sfp_lock_acquire>:
 80084b4:	b510      	push	{r4, lr}
 80084b6:	4802      	ldr	r0, [pc, #8]	; (80084c0 <__sfp_lock_acquire+0xc>)
 80084b8:	f000 f8bd 	bl	8008636 <__retarget_lock_acquire_recursive>
 80084bc:	bd10      	pop	{r4, pc}
 80084be:	46c0      	nop			; (mov r8, r8)
 80084c0:	2000037d 	.word	0x2000037d

080084c4 <__sfp_lock_release>:
 80084c4:	b510      	push	{r4, lr}
 80084c6:	4802      	ldr	r0, [pc, #8]	; (80084d0 <__sfp_lock_release+0xc>)
 80084c8:	f000 f8b6 	bl	8008638 <__retarget_lock_release_recursive>
 80084cc:	bd10      	pop	{r4, pc}
 80084ce:	46c0      	nop			; (mov r8, r8)
 80084d0:	2000037d 	.word	0x2000037d

080084d4 <__sinit_lock_acquire>:
 80084d4:	b510      	push	{r4, lr}
 80084d6:	4802      	ldr	r0, [pc, #8]	; (80084e0 <__sinit_lock_acquire+0xc>)
 80084d8:	f000 f8ad 	bl	8008636 <__retarget_lock_acquire_recursive>
 80084dc:	bd10      	pop	{r4, pc}
 80084de:	46c0      	nop			; (mov r8, r8)
 80084e0:	2000037e 	.word	0x2000037e

080084e4 <__sinit_lock_release>:
 80084e4:	b510      	push	{r4, lr}
 80084e6:	4802      	ldr	r0, [pc, #8]	; (80084f0 <__sinit_lock_release+0xc>)
 80084e8:	f000 f8a6 	bl	8008638 <__retarget_lock_release_recursive>
 80084ec:	bd10      	pop	{r4, pc}
 80084ee:	46c0      	nop			; (mov r8, r8)
 80084f0:	2000037e 	.word	0x2000037e

080084f4 <__sinit>:
 80084f4:	b513      	push	{r0, r1, r4, lr}
 80084f6:	0004      	movs	r4, r0
 80084f8:	f7ff ffec 	bl	80084d4 <__sinit_lock_acquire>
 80084fc:	69a3      	ldr	r3, [r4, #24]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d002      	beq.n	8008508 <__sinit+0x14>
 8008502:	f7ff ffef 	bl	80084e4 <__sinit_lock_release>
 8008506:	bd13      	pop	{r0, r1, r4, pc}
 8008508:	64a3      	str	r3, [r4, #72]	; 0x48
 800850a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800850c:	6523      	str	r3, [r4, #80]	; 0x50
 800850e:	4b13      	ldr	r3, [pc, #76]	; (800855c <__sinit+0x68>)
 8008510:	4a13      	ldr	r2, [pc, #76]	; (8008560 <__sinit+0x6c>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	62a2      	str	r2, [r4, #40]	; 0x28
 8008516:	9301      	str	r3, [sp, #4]
 8008518:	42a3      	cmp	r3, r4
 800851a:	d101      	bne.n	8008520 <__sinit+0x2c>
 800851c:	2301      	movs	r3, #1
 800851e:	61a3      	str	r3, [r4, #24]
 8008520:	0020      	movs	r0, r4
 8008522:	f000 f81f 	bl	8008564 <__sfp>
 8008526:	6060      	str	r0, [r4, #4]
 8008528:	0020      	movs	r0, r4
 800852a:	f000 f81b 	bl	8008564 <__sfp>
 800852e:	60a0      	str	r0, [r4, #8]
 8008530:	0020      	movs	r0, r4
 8008532:	f000 f817 	bl	8008564 <__sfp>
 8008536:	2200      	movs	r2, #0
 8008538:	2104      	movs	r1, #4
 800853a:	60e0      	str	r0, [r4, #12]
 800853c:	6860      	ldr	r0, [r4, #4]
 800853e:	f7ff ff77 	bl	8008430 <std>
 8008542:	2201      	movs	r2, #1
 8008544:	2109      	movs	r1, #9
 8008546:	68a0      	ldr	r0, [r4, #8]
 8008548:	f7ff ff72 	bl	8008430 <std>
 800854c:	2202      	movs	r2, #2
 800854e:	2112      	movs	r1, #18
 8008550:	68e0      	ldr	r0, [r4, #12]
 8008552:	f7ff ff6d 	bl	8008430 <std>
 8008556:	2301      	movs	r3, #1
 8008558:	61a3      	str	r3, [r4, #24]
 800855a:	e7d2      	b.n	8008502 <__sinit+0xe>
 800855c:	08008a10 	.word	0x08008a10
 8008560:	08008479 	.word	0x08008479

08008564 <__sfp>:
 8008564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008566:	0007      	movs	r7, r0
 8008568:	f7ff ffa4 	bl	80084b4 <__sfp_lock_acquire>
 800856c:	4b1f      	ldr	r3, [pc, #124]	; (80085ec <__sfp+0x88>)
 800856e:	681e      	ldr	r6, [r3, #0]
 8008570:	69b3      	ldr	r3, [r6, #24]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d102      	bne.n	800857c <__sfp+0x18>
 8008576:	0030      	movs	r0, r6
 8008578:	f7ff ffbc 	bl	80084f4 <__sinit>
 800857c:	3648      	adds	r6, #72	; 0x48
 800857e:	68b4      	ldr	r4, [r6, #8]
 8008580:	6873      	ldr	r3, [r6, #4]
 8008582:	3b01      	subs	r3, #1
 8008584:	d504      	bpl.n	8008590 <__sfp+0x2c>
 8008586:	6833      	ldr	r3, [r6, #0]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d022      	beq.n	80085d2 <__sfp+0x6e>
 800858c:	6836      	ldr	r6, [r6, #0]
 800858e:	e7f6      	b.n	800857e <__sfp+0x1a>
 8008590:	220c      	movs	r2, #12
 8008592:	5ea5      	ldrsh	r5, [r4, r2]
 8008594:	2d00      	cmp	r5, #0
 8008596:	d11a      	bne.n	80085ce <__sfp+0x6a>
 8008598:	0020      	movs	r0, r4
 800859a:	4b15      	ldr	r3, [pc, #84]	; (80085f0 <__sfp+0x8c>)
 800859c:	3058      	adds	r0, #88	; 0x58
 800859e:	60e3      	str	r3, [r4, #12]
 80085a0:	6665      	str	r5, [r4, #100]	; 0x64
 80085a2:	f000 f847 	bl	8008634 <__retarget_lock_init_recursive>
 80085a6:	f7ff ff8d 	bl	80084c4 <__sfp_lock_release>
 80085aa:	0020      	movs	r0, r4
 80085ac:	2208      	movs	r2, #8
 80085ae:	0029      	movs	r1, r5
 80085b0:	6025      	str	r5, [r4, #0]
 80085b2:	60a5      	str	r5, [r4, #8]
 80085b4:	6065      	str	r5, [r4, #4]
 80085b6:	6125      	str	r5, [r4, #16]
 80085b8:	6165      	str	r5, [r4, #20]
 80085ba:	61a5      	str	r5, [r4, #24]
 80085bc:	305c      	adds	r0, #92	; 0x5c
 80085be:	f7fd fa17 	bl	80059f0 <memset>
 80085c2:	6365      	str	r5, [r4, #52]	; 0x34
 80085c4:	63a5      	str	r5, [r4, #56]	; 0x38
 80085c6:	64a5      	str	r5, [r4, #72]	; 0x48
 80085c8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80085ca:	0020      	movs	r0, r4
 80085cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085ce:	3468      	adds	r4, #104	; 0x68
 80085d0:	e7d7      	b.n	8008582 <__sfp+0x1e>
 80085d2:	2104      	movs	r1, #4
 80085d4:	0038      	movs	r0, r7
 80085d6:	f7ff ff57 	bl	8008488 <__sfmoreglue>
 80085da:	1e04      	subs	r4, r0, #0
 80085dc:	6030      	str	r0, [r6, #0]
 80085de:	d1d5      	bne.n	800858c <__sfp+0x28>
 80085e0:	f7ff ff70 	bl	80084c4 <__sfp_lock_release>
 80085e4:	230c      	movs	r3, #12
 80085e6:	603b      	str	r3, [r7, #0]
 80085e8:	e7ef      	b.n	80085ca <__sfp+0x66>
 80085ea:	46c0      	nop			; (mov r8, r8)
 80085ec:	08008a10 	.word	0x08008a10
 80085f0:	ffff0001 	.word	0xffff0001

080085f4 <_fwalk_reent>:
 80085f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085f6:	0004      	movs	r4, r0
 80085f8:	0006      	movs	r6, r0
 80085fa:	2700      	movs	r7, #0
 80085fc:	9101      	str	r1, [sp, #4]
 80085fe:	3448      	adds	r4, #72	; 0x48
 8008600:	6863      	ldr	r3, [r4, #4]
 8008602:	68a5      	ldr	r5, [r4, #8]
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	9b00      	ldr	r3, [sp, #0]
 8008608:	3b01      	subs	r3, #1
 800860a:	9300      	str	r3, [sp, #0]
 800860c:	d504      	bpl.n	8008618 <_fwalk_reent+0x24>
 800860e:	6824      	ldr	r4, [r4, #0]
 8008610:	2c00      	cmp	r4, #0
 8008612:	d1f5      	bne.n	8008600 <_fwalk_reent+0xc>
 8008614:	0038      	movs	r0, r7
 8008616:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008618:	89ab      	ldrh	r3, [r5, #12]
 800861a:	2b01      	cmp	r3, #1
 800861c:	d908      	bls.n	8008630 <_fwalk_reent+0x3c>
 800861e:	220e      	movs	r2, #14
 8008620:	5eab      	ldrsh	r3, [r5, r2]
 8008622:	3301      	adds	r3, #1
 8008624:	d004      	beq.n	8008630 <_fwalk_reent+0x3c>
 8008626:	0029      	movs	r1, r5
 8008628:	0030      	movs	r0, r6
 800862a:	9b01      	ldr	r3, [sp, #4]
 800862c:	4798      	blx	r3
 800862e:	4307      	orrs	r7, r0
 8008630:	3568      	adds	r5, #104	; 0x68
 8008632:	e7e8      	b.n	8008606 <_fwalk_reent+0x12>

08008634 <__retarget_lock_init_recursive>:
 8008634:	4770      	bx	lr

08008636 <__retarget_lock_acquire_recursive>:
 8008636:	4770      	bx	lr

08008638 <__retarget_lock_release_recursive>:
 8008638:	4770      	bx	lr
	...

0800863c <__swhatbuf_r>:
 800863c:	b570      	push	{r4, r5, r6, lr}
 800863e:	000e      	movs	r6, r1
 8008640:	001d      	movs	r5, r3
 8008642:	230e      	movs	r3, #14
 8008644:	5ec9      	ldrsh	r1, [r1, r3]
 8008646:	0014      	movs	r4, r2
 8008648:	b096      	sub	sp, #88	; 0x58
 800864a:	2900      	cmp	r1, #0
 800864c:	da08      	bge.n	8008660 <__swhatbuf_r+0x24>
 800864e:	220c      	movs	r2, #12
 8008650:	5eb3      	ldrsh	r3, [r6, r2]
 8008652:	2200      	movs	r2, #0
 8008654:	602a      	str	r2, [r5, #0]
 8008656:	061b      	lsls	r3, r3, #24
 8008658:	d411      	bmi.n	800867e <__swhatbuf_r+0x42>
 800865a:	2380      	movs	r3, #128	; 0x80
 800865c:	00db      	lsls	r3, r3, #3
 800865e:	e00f      	b.n	8008680 <__swhatbuf_r+0x44>
 8008660:	466a      	mov	r2, sp
 8008662:	f000 f91b 	bl	800889c <_fstat_r>
 8008666:	2800      	cmp	r0, #0
 8008668:	dbf1      	blt.n	800864e <__swhatbuf_r+0x12>
 800866a:	23f0      	movs	r3, #240	; 0xf0
 800866c:	9901      	ldr	r1, [sp, #4]
 800866e:	021b      	lsls	r3, r3, #8
 8008670:	4019      	ands	r1, r3
 8008672:	4b05      	ldr	r3, [pc, #20]	; (8008688 <__swhatbuf_r+0x4c>)
 8008674:	18c9      	adds	r1, r1, r3
 8008676:	424b      	negs	r3, r1
 8008678:	4159      	adcs	r1, r3
 800867a:	6029      	str	r1, [r5, #0]
 800867c:	e7ed      	b.n	800865a <__swhatbuf_r+0x1e>
 800867e:	2340      	movs	r3, #64	; 0x40
 8008680:	2000      	movs	r0, #0
 8008682:	6023      	str	r3, [r4, #0]
 8008684:	b016      	add	sp, #88	; 0x58
 8008686:	bd70      	pop	{r4, r5, r6, pc}
 8008688:	ffffe000 	.word	0xffffe000

0800868c <__smakebuf_r>:
 800868c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800868e:	2602      	movs	r6, #2
 8008690:	898b      	ldrh	r3, [r1, #12]
 8008692:	0005      	movs	r5, r0
 8008694:	000c      	movs	r4, r1
 8008696:	4233      	tst	r3, r6
 8008698:	d006      	beq.n	80086a8 <__smakebuf_r+0x1c>
 800869a:	0023      	movs	r3, r4
 800869c:	3347      	adds	r3, #71	; 0x47
 800869e:	6023      	str	r3, [r4, #0]
 80086a0:	6123      	str	r3, [r4, #16]
 80086a2:	2301      	movs	r3, #1
 80086a4:	6163      	str	r3, [r4, #20]
 80086a6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80086a8:	466a      	mov	r2, sp
 80086aa:	ab01      	add	r3, sp, #4
 80086ac:	f7ff ffc6 	bl	800863c <__swhatbuf_r>
 80086b0:	9900      	ldr	r1, [sp, #0]
 80086b2:	0007      	movs	r7, r0
 80086b4:	0028      	movs	r0, r5
 80086b6:	f7ff f92d 	bl	8007914 <_malloc_r>
 80086ba:	2800      	cmp	r0, #0
 80086bc:	d108      	bne.n	80086d0 <__smakebuf_r+0x44>
 80086be:	220c      	movs	r2, #12
 80086c0:	5ea3      	ldrsh	r3, [r4, r2]
 80086c2:	059a      	lsls	r2, r3, #22
 80086c4:	d4ef      	bmi.n	80086a6 <__smakebuf_r+0x1a>
 80086c6:	2203      	movs	r2, #3
 80086c8:	4393      	bics	r3, r2
 80086ca:	431e      	orrs	r6, r3
 80086cc:	81a6      	strh	r6, [r4, #12]
 80086ce:	e7e4      	b.n	800869a <__smakebuf_r+0xe>
 80086d0:	4b0f      	ldr	r3, [pc, #60]	; (8008710 <__smakebuf_r+0x84>)
 80086d2:	62ab      	str	r3, [r5, #40]	; 0x28
 80086d4:	2380      	movs	r3, #128	; 0x80
 80086d6:	89a2      	ldrh	r2, [r4, #12]
 80086d8:	6020      	str	r0, [r4, #0]
 80086da:	4313      	orrs	r3, r2
 80086dc:	81a3      	strh	r3, [r4, #12]
 80086de:	9b00      	ldr	r3, [sp, #0]
 80086e0:	6120      	str	r0, [r4, #16]
 80086e2:	6163      	str	r3, [r4, #20]
 80086e4:	9b01      	ldr	r3, [sp, #4]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d00d      	beq.n	8008706 <__smakebuf_r+0x7a>
 80086ea:	0028      	movs	r0, r5
 80086ec:	230e      	movs	r3, #14
 80086ee:	5ee1      	ldrsh	r1, [r4, r3]
 80086f0:	f000 f8e6 	bl	80088c0 <_isatty_r>
 80086f4:	2800      	cmp	r0, #0
 80086f6:	d006      	beq.n	8008706 <__smakebuf_r+0x7a>
 80086f8:	2203      	movs	r2, #3
 80086fa:	89a3      	ldrh	r3, [r4, #12]
 80086fc:	4393      	bics	r3, r2
 80086fe:	001a      	movs	r2, r3
 8008700:	2301      	movs	r3, #1
 8008702:	4313      	orrs	r3, r2
 8008704:	81a3      	strh	r3, [r4, #12]
 8008706:	89a0      	ldrh	r0, [r4, #12]
 8008708:	4307      	orrs	r7, r0
 800870a:	81a7      	strh	r7, [r4, #12]
 800870c:	e7cb      	b.n	80086a6 <__smakebuf_r+0x1a>
 800870e:	46c0      	nop			; (mov r8, r8)
 8008710:	08008479 	.word	0x08008479

08008714 <_malloc_usable_size_r>:
 8008714:	1f0b      	subs	r3, r1, #4
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	1f18      	subs	r0, r3, #4
 800871a:	2b00      	cmp	r3, #0
 800871c:	da01      	bge.n	8008722 <_malloc_usable_size_r+0xe>
 800871e:	580b      	ldr	r3, [r1, r0]
 8008720:	18c0      	adds	r0, r0, r3
 8008722:	4770      	bx	lr

08008724 <_raise_r>:
 8008724:	b570      	push	{r4, r5, r6, lr}
 8008726:	0004      	movs	r4, r0
 8008728:	000d      	movs	r5, r1
 800872a:	291f      	cmp	r1, #31
 800872c:	d904      	bls.n	8008738 <_raise_r+0x14>
 800872e:	2316      	movs	r3, #22
 8008730:	6003      	str	r3, [r0, #0]
 8008732:	2001      	movs	r0, #1
 8008734:	4240      	negs	r0, r0
 8008736:	bd70      	pop	{r4, r5, r6, pc}
 8008738:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800873a:	2b00      	cmp	r3, #0
 800873c:	d004      	beq.n	8008748 <_raise_r+0x24>
 800873e:	008a      	lsls	r2, r1, #2
 8008740:	189b      	adds	r3, r3, r2
 8008742:	681a      	ldr	r2, [r3, #0]
 8008744:	2a00      	cmp	r2, #0
 8008746:	d108      	bne.n	800875a <_raise_r+0x36>
 8008748:	0020      	movs	r0, r4
 800874a:	f000 f831 	bl	80087b0 <_getpid_r>
 800874e:	002a      	movs	r2, r5
 8008750:	0001      	movs	r1, r0
 8008752:	0020      	movs	r0, r4
 8008754:	f000 f81a 	bl	800878c <_kill_r>
 8008758:	e7ed      	b.n	8008736 <_raise_r+0x12>
 800875a:	2000      	movs	r0, #0
 800875c:	2a01      	cmp	r2, #1
 800875e:	d0ea      	beq.n	8008736 <_raise_r+0x12>
 8008760:	1c51      	adds	r1, r2, #1
 8008762:	d103      	bne.n	800876c <_raise_r+0x48>
 8008764:	2316      	movs	r3, #22
 8008766:	3001      	adds	r0, #1
 8008768:	6023      	str	r3, [r4, #0]
 800876a:	e7e4      	b.n	8008736 <_raise_r+0x12>
 800876c:	2400      	movs	r4, #0
 800876e:	0028      	movs	r0, r5
 8008770:	601c      	str	r4, [r3, #0]
 8008772:	4790      	blx	r2
 8008774:	0020      	movs	r0, r4
 8008776:	e7de      	b.n	8008736 <_raise_r+0x12>

08008778 <raise>:
 8008778:	b510      	push	{r4, lr}
 800877a:	4b03      	ldr	r3, [pc, #12]	; (8008788 <raise+0x10>)
 800877c:	0001      	movs	r1, r0
 800877e:	6818      	ldr	r0, [r3, #0]
 8008780:	f7ff ffd0 	bl	8008724 <_raise_r>
 8008784:	bd10      	pop	{r4, pc}
 8008786:	46c0      	nop			; (mov r8, r8)
 8008788:	2000000c 	.word	0x2000000c

0800878c <_kill_r>:
 800878c:	2300      	movs	r3, #0
 800878e:	b570      	push	{r4, r5, r6, lr}
 8008790:	4d06      	ldr	r5, [pc, #24]	; (80087ac <_kill_r+0x20>)
 8008792:	0004      	movs	r4, r0
 8008794:	0008      	movs	r0, r1
 8008796:	0011      	movs	r1, r2
 8008798:	602b      	str	r3, [r5, #0]
 800879a:	f7fa f90d 	bl	80029b8 <_kill>
 800879e:	1c43      	adds	r3, r0, #1
 80087a0:	d103      	bne.n	80087aa <_kill_r+0x1e>
 80087a2:	682b      	ldr	r3, [r5, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d000      	beq.n	80087aa <_kill_r+0x1e>
 80087a8:	6023      	str	r3, [r4, #0]
 80087aa:	bd70      	pop	{r4, r5, r6, pc}
 80087ac:	20000378 	.word	0x20000378

080087b0 <_getpid_r>:
 80087b0:	b510      	push	{r4, lr}
 80087b2:	f7fa f8fb 	bl	80029ac <_getpid>
 80087b6:	bd10      	pop	{r4, pc}

080087b8 <__sread>:
 80087b8:	b570      	push	{r4, r5, r6, lr}
 80087ba:	000c      	movs	r4, r1
 80087bc:	250e      	movs	r5, #14
 80087be:	5f49      	ldrsh	r1, [r1, r5]
 80087c0:	f000 f8a4 	bl	800890c <_read_r>
 80087c4:	2800      	cmp	r0, #0
 80087c6:	db03      	blt.n	80087d0 <__sread+0x18>
 80087c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80087ca:	181b      	adds	r3, r3, r0
 80087cc:	6563      	str	r3, [r4, #84]	; 0x54
 80087ce:	bd70      	pop	{r4, r5, r6, pc}
 80087d0:	89a3      	ldrh	r3, [r4, #12]
 80087d2:	4a02      	ldr	r2, [pc, #8]	; (80087dc <__sread+0x24>)
 80087d4:	4013      	ands	r3, r2
 80087d6:	81a3      	strh	r3, [r4, #12]
 80087d8:	e7f9      	b.n	80087ce <__sread+0x16>
 80087da:	46c0      	nop			; (mov r8, r8)
 80087dc:	ffffefff 	.word	0xffffefff

080087e0 <__swrite>:
 80087e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087e2:	001f      	movs	r7, r3
 80087e4:	898b      	ldrh	r3, [r1, #12]
 80087e6:	0005      	movs	r5, r0
 80087e8:	000c      	movs	r4, r1
 80087ea:	0016      	movs	r6, r2
 80087ec:	05db      	lsls	r3, r3, #23
 80087ee:	d505      	bpl.n	80087fc <__swrite+0x1c>
 80087f0:	230e      	movs	r3, #14
 80087f2:	5ec9      	ldrsh	r1, [r1, r3]
 80087f4:	2200      	movs	r2, #0
 80087f6:	2302      	movs	r3, #2
 80087f8:	f000 f874 	bl	80088e4 <_lseek_r>
 80087fc:	89a3      	ldrh	r3, [r4, #12]
 80087fe:	4a05      	ldr	r2, [pc, #20]	; (8008814 <__swrite+0x34>)
 8008800:	0028      	movs	r0, r5
 8008802:	4013      	ands	r3, r2
 8008804:	81a3      	strh	r3, [r4, #12]
 8008806:	0032      	movs	r2, r6
 8008808:	230e      	movs	r3, #14
 800880a:	5ee1      	ldrsh	r1, [r4, r3]
 800880c:	003b      	movs	r3, r7
 800880e:	f000 f81f 	bl	8008850 <_write_r>
 8008812:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008814:	ffffefff 	.word	0xffffefff

08008818 <__sseek>:
 8008818:	b570      	push	{r4, r5, r6, lr}
 800881a:	000c      	movs	r4, r1
 800881c:	250e      	movs	r5, #14
 800881e:	5f49      	ldrsh	r1, [r1, r5]
 8008820:	f000 f860 	bl	80088e4 <_lseek_r>
 8008824:	89a3      	ldrh	r3, [r4, #12]
 8008826:	1c42      	adds	r2, r0, #1
 8008828:	d103      	bne.n	8008832 <__sseek+0x1a>
 800882a:	4a05      	ldr	r2, [pc, #20]	; (8008840 <__sseek+0x28>)
 800882c:	4013      	ands	r3, r2
 800882e:	81a3      	strh	r3, [r4, #12]
 8008830:	bd70      	pop	{r4, r5, r6, pc}
 8008832:	2280      	movs	r2, #128	; 0x80
 8008834:	0152      	lsls	r2, r2, #5
 8008836:	4313      	orrs	r3, r2
 8008838:	81a3      	strh	r3, [r4, #12]
 800883a:	6560      	str	r0, [r4, #84]	; 0x54
 800883c:	e7f8      	b.n	8008830 <__sseek+0x18>
 800883e:	46c0      	nop			; (mov r8, r8)
 8008840:	ffffefff 	.word	0xffffefff

08008844 <__sclose>:
 8008844:	b510      	push	{r4, lr}
 8008846:	230e      	movs	r3, #14
 8008848:	5ec9      	ldrsh	r1, [r1, r3]
 800884a:	f000 f815 	bl	8008878 <_close_r>
 800884e:	bd10      	pop	{r4, pc}

08008850 <_write_r>:
 8008850:	b570      	push	{r4, r5, r6, lr}
 8008852:	0004      	movs	r4, r0
 8008854:	0008      	movs	r0, r1
 8008856:	0011      	movs	r1, r2
 8008858:	001a      	movs	r2, r3
 800885a:	2300      	movs	r3, #0
 800885c:	4d05      	ldr	r5, [pc, #20]	; (8008874 <_write_r+0x24>)
 800885e:	602b      	str	r3, [r5, #0]
 8008860:	f7fa f8e3 	bl	8002a2a <_write>
 8008864:	1c43      	adds	r3, r0, #1
 8008866:	d103      	bne.n	8008870 <_write_r+0x20>
 8008868:	682b      	ldr	r3, [r5, #0]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d000      	beq.n	8008870 <_write_r+0x20>
 800886e:	6023      	str	r3, [r4, #0]
 8008870:	bd70      	pop	{r4, r5, r6, pc}
 8008872:	46c0      	nop			; (mov r8, r8)
 8008874:	20000378 	.word	0x20000378

08008878 <_close_r>:
 8008878:	2300      	movs	r3, #0
 800887a:	b570      	push	{r4, r5, r6, lr}
 800887c:	4d06      	ldr	r5, [pc, #24]	; (8008898 <_close_r+0x20>)
 800887e:	0004      	movs	r4, r0
 8008880:	0008      	movs	r0, r1
 8008882:	602b      	str	r3, [r5, #0]
 8008884:	f7fa f8ed 	bl	8002a62 <_close>
 8008888:	1c43      	adds	r3, r0, #1
 800888a:	d103      	bne.n	8008894 <_close_r+0x1c>
 800888c:	682b      	ldr	r3, [r5, #0]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d000      	beq.n	8008894 <_close_r+0x1c>
 8008892:	6023      	str	r3, [r4, #0]
 8008894:	bd70      	pop	{r4, r5, r6, pc}
 8008896:	46c0      	nop			; (mov r8, r8)
 8008898:	20000378 	.word	0x20000378

0800889c <_fstat_r>:
 800889c:	2300      	movs	r3, #0
 800889e:	b570      	push	{r4, r5, r6, lr}
 80088a0:	4d06      	ldr	r5, [pc, #24]	; (80088bc <_fstat_r+0x20>)
 80088a2:	0004      	movs	r4, r0
 80088a4:	0008      	movs	r0, r1
 80088a6:	0011      	movs	r1, r2
 80088a8:	602b      	str	r3, [r5, #0]
 80088aa:	f7fa f8e4 	bl	8002a76 <_fstat>
 80088ae:	1c43      	adds	r3, r0, #1
 80088b0:	d103      	bne.n	80088ba <_fstat_r+0x1e>
 80088b2:	682b      	ldr	r3, [r5, #0]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d000      	beq.n	80088ba <_fstat_r+0x1e>
 80088b8:	6023      	str	r3, [r4, #0]
 80088ba:	bd70      	pop	{r4, r5, r6, pc}
 80088bc:	20000378 	.word	0x20000378

080088c0 <_isatty_r>:
 80088c0:	2300      	movs	r3, #0
 80088c2:	b570      	push	{r4, r5, r6, lr}
 80088c4:	4d06      	ldr	r5, [pc, #24]	; (80088e0 <_isatty_r+0x20>)
 80088c6:	0004      	movs	r4, r0
 80088c8:	0008      	movs	r0, r1
 80088ca:	602b      	str	r3, [r5, #0]
 80088cc:	f7fa f8e1 	bl	8002a92 <_isatty>
 80088d0:	1c43      	adds	r3, r0, #1
 80088d2:	d103      	bne.n	80088dc <_isatty_r+0x1c>
 80088d4:	682b      	ldr	r3, [r5, #0]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d000      	beq.n	80088dc <_isatty_r+0x1c>
 80088da:	6023      	str	r3, [r4, #0]
 80088dc:	bd70      	pop	{r4, r5, r6, pc}
 80088de:	46c0      	nop			; (mov r8, r8)
 80088e0:	20000378 	.word	0x20000378

080088e4 <_lseek_r>:
 80088e4:	b570      	push	{r4, r5, r6, lr}
 80088e6:	0004      	movs	r4, r0
 80088e8:	0008      	movs	r0, r1
 80088ea:	0011      	movs	r1, r2
 80088ec:	001a      	movs	r2, r3
 80088ee:	2300      	movs	r3, #0
 80088f0:	4d05      	ldr	r5, [pc, #20]	; (8008908 <_lseek_r+0x24>)
 80088f2:	602b      	str	r3, [r5, #0]
 80088f4:	f7fa f8d6 	bl	8002aa4 <_lseek>
 80088f8:	1c43      	adds	r3, r0, #1
 80088fa:	d103      	bne.n	8008904 <_lseek_r+0x20>
 80088fc:	682b      	ldr	r3, [r5, #0]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d000      	beq.n	8008904 <_lseek_r+0x20>
 8008902:	6023      	str	r3, [r4, #0]
 8008904:	bd70      	pop	{r4, r5, r6, pc}
 8008906:	46c0      	nop			; (mov r8, r8)
 8008908:	20000378 	.word	0x20000378

0800890c <_read_r>:
 800890c:	b570      	push	{r4, r5, r6, lr}
 800890e:	0004      	movs	r4, r0
 8008910:	0008      	movs	r0, r1
 8008912:	0011      	movs	r1, r2
 8008914:	001a      	movs	r2, r3
 8008916:	2300      	movs	r3, #0
 8008918:	4d05      	ldr	r5, [pc, #20]	; (8008930 <_read_r+0x24>)
 800891a:	602b      	str	r3, [r5, #0]
 800891c:	f7fa f868 	bl	80029f0 <_read>
 8008920:	1c43      	adds	r3, r0, #1
 8008922:	d103      	bne.n	800892c <_read_r+0x20>
 8008924:	682b      	ldr	r3, [r5, #0]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d000      	beq.n	800892c <_read_r+0x20>
 800892a:	6023      	str	r3, [r4, #0]
 800892c:	bd70      	pop	{r4, r5, r6, pc}
 800892e:	46c0      	nop			; (mov r8, r8)
 8008930:	20000378 	.word	0x20000378

08008934 <_init>:
 8008934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008936:	46c0      	nop			; (mov r8, r8)
 8008938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800893a:	bc08      	pop	{r3}
 800893c:	469e      	mov	lr, r3
 800893e:	4770      	bx	lr

08008940 <_fini>:
 8008940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008942:	46c0      	nop			; (mov r8, r8)
 8008944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008946:	bc08      	pop	{r3}
 8008948:	469e      	mov	lr, r3
 800894a:	4770      	bx	lr
