// Seed: 1764171519
`timescale 1ps / 1ps
module module_0;
  type_11(
      1, ~id_0
  );
  logic id_1;
  always @(posedge id_1 or 1 >> id_1) begin
    if (1) id_1 = 1;
    else begin
      id_0 <= id_1 & 1;
    end
  end
  logic id_3 = id_1;
  assign id_1 = id_1;
  logic id_4 = id_3;
  logic id_5;
  logic id_6 (
      1,
      id_3
  );
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
  assign id_10 = 1;
endmodule
