[2025-09-18 03:53:03] START suite=qualcomm_srv trace=srv493_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv493_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2624847 heartbeat IPC: 3.81 cumulative IPC: 3.81 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5068068 heartbeat IPC: 4.093 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5068068 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5068068 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 13693211 heartbeat IPC: 1.159 cumulative IPC: 1.159 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22347855 heartbeat IPC: 1.155 cumulative IPC: 1.157 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30895259 heartbeat IPC: 1.17 cumulative IPC: 1.162 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 39407109 heartbeat IPC: 1.175 cumulative IPC: 1.165 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 48033836 heartbeat IPC: 1.159 cumulative IPC: 1.164 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 56585508 heartbeat IPC: 1.169 cumulative IPC: 1.165 (Simulation time: 00 hr 07 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv493_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000011 cycles: 65287653 heartbeat IPC: 1.149 cumulative IPC: 1.162 (Simulation time: 00 hr 09 min 03 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 73861742 heartbeat IPC: 1.166 cumulative IPC: 1.163 (Simulation time: 00 hr 10 min 12 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 82452583 heartbeat IPC: 1.164 cumulative IPC: 1.163 (Simulation time: 00 hr 11 min 17 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 86056277 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 86056277 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv493_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.162 instructions: 100000000 cycles: 86056277
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.41 Average ROB Occupancy at Mispredict: 29.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1389
BRANCH_INDIRECT: 0.3628
BRANCH_CONDITIONAL: 11.46
BRANCH_DIRECT_CALL: 0.5
BRANCH_INDIRECT_CALL: 0.5172
BRANCH_RETURN: 0.433


====Backend Stall Breakdown====
ROB_STALL: 34228
LQ_STALL: 0
SQ_STALL: 412739


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 23.101065
REPLAY_LOAD: 31.349373
NON_REPLAY_LOAD: 6.422414

== Total ==
ADDR_TRANS: 4343
REPLAY_LOAD: 14985
NON_REPLAY_LOAD: 14900

== Counts ==
ADDR_TRANS: 188
REPLAY_LOAD: 478
NON_REPLAY_LOAD: 2320

cpu0->cpu0_STLB TOTAL        ACCESS:    2062784 HIT:    2049904 MISS:      12880 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2062784 HIT:    2049904 MISS:      12880 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 89.39 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10128112 HIT:    9090790 MISS:    1037322 MSHR_MERGE:      59972
cpu0->cpu0_L2C LOAD         ACCESS:    7828347 HIT:    6990929 MISS:     837418 MSHR_MERGE:       4703
cpu0->cpu0_L2C RFO          ACCESS:     598300 HIT:     515716 MISS:      82584 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     518435 HIT:     426235 MISS:      92200 MSHR_MERGE:      55269
cpu0->cpu0_L2C WRITE        ACCESS:    1161837 HIT:    1146845 MISS:      14992 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      21193 HIT:      11065 MISS:      10128 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     876227 ISSUED:     282438 USEFUL:       2708 USELESS:      10131
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.91 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15164376 HIT:    7621628 MISS:    7542748 MSHR_MERGE:    1828791
cpu0->cpu0_L1I LOAD         ACCESS:   15164376 HIT:    7621628 MISS:    7542748 MSHR_MERGE:    1828791
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.17 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30417633 HIT:   25468451 MISS:    4949182 MSHR_MERGE:    1875092
cpu0->cpu0_L1D LOAD         ACCESS:   16507377 HIT:   13860728 MISS:    2646649 MSHR_MERGE:     532256
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     707957 HIT:     227036 MISS:     480921 MSHR_MERGE:     140717
cpu0->cpu0_L1D WRITE        ACCESS:   13176257 HIT:   11375968 MISS:    1800289 MSHR_MERGE:    1201989
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26042 HIT:       4719 MISS:      21323 MSHR_MERGE:        130
cpu0->cpu0_L1D PREFETCH REQUESTED:     872420 ISSUED:     707949 USEFUL:      82392 USELESS:      44683
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.16 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12441787 HIT:   10313154 MISS:    2128633 MSHR_MERGE:    1078970
cpu0->cpu0_ITLB LOAD         ACCESS:   12441787 HIT:   10313154 MISS:    2128633 MSHR_MERGE:    1078970
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.298 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28235899 HIT:   26869698 MISS:    1366201 MSHR_MERGE:     353080
cpu0->cpu0_DTLB LOAD         ACCESS:   28235899 HIT:   26869698 MISS:    1366201 MSHR_MERGE:     353080
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.814 cycles
cpu0->LLC TOTAL        ACCESS:    1120511 HIT:    1091957 MISS:      28554 MSHR_MERGE:       1093
cpu0->LLC LOAD         ACCESS:     832715 HIT:     817366 MISS:      15349 MSHR_MERGE:        111
cpu0->LLC RFO          ACCESS:      82584 HIT:      79038 MISS:       3546 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      36931 HIT:      30027 MISS:       6904 MSHR_MERGE:        982
cpu0->LLC WRITE        ACCESS:     158153 HIT:     158077 MISS:         76 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10128 HIT:       7449 MISS:       2679 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        546
  ROW_BUFFER_MISS:      26839
  AVG DBUS CONGESTED CYCLE: 3.165
Channel 0 WQ ROW_BUFFER_HIT:         59
  ROW_BUFFER_MISS:       1972
  FULL:          0
Channel 0 REFRESHES ISSUED:       7171

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       510414       575704        79776         1861
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           35         2128         1206          208
  STLB miss resolved @ L2C                0         1899         2095         1281          159
  STLB miss resolved @ LLC                0          729         1610         3148          604
  STLB miss resolved @ MEM                0            0          589         2000         1203

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             185298        54187      1418029       136297          146
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1271          389           30
  STLB miss resolved @ L2C                0         1280         7349          685            6
  STLB miss resolved @ LLC                0          110         2427         1046           31
  STLB miss resolved @ MEM                0            1           63          108           85
[2025-09-18 04:05:32] END   suite=qualcomm_srv trace=srv493_ap (rc=0)
