instruction: RCL
syntax: RCL     D,{#}S   {WC/WZ/WCZ}
encoding: EEEE 0000101 CZI DDDDDDDDD SSSSSSSSS
description: |
  Rotate carry left
timing:
  cycles: 2
  type: fixed
group: Math and Logic
flags_affected:
  C: last bit shifted out if S[4:0] > 0, else D[31]
