// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "09/22/2022 17:51:55"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module multiplier (
	Clk,
	Reset_Load_Clear,
	Run,
	SW,
	Aval,
	Bval,
	Xval,
	Add,
	Sub,
	Shift,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	reg Clk ;
input 	reg Reset_Load_Clear ;
input 	reg Run ;
input 	logic [7:0] SW ;
output 	logic [7:0] Aval ;
output 	logic [7:0] Bval ;
output 	logic Xval ;
output 	logic Add ;
output 	logic Sub ;
output 	logic Shift ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;

// Design Ports Information
// Aval[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xval	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Add	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sub	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Shift	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_Load_Clear	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \Xval~output_o ;
wire \Add~output_o ;
wire \Sub~output_o ;
wire \Shift~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Run~input_o ;
wire \SW[0]~input_o ;
wire \Reset_Load_Clear~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \REG_B|Data_Out~7_combout ;
wire \control|curr_state~45_combout ;
wire \control|curr_state.I2~q ;
wire \control|curr_state~36_combout ;
wire \control|curr_state.J~q ;
wire \control|curr_state~35_combout ;
wire \control|curr_state.A~q ;
wire \control|curr_state~28_combout ;
wire \control|curr_state.B~q ;
wire \control|curr_state~38_combout ;
wire \control|curr_state.B2~q ;
wire \control|curr_state~29_combout ;
wire \control|curr_state.C~q ;
wire \control|curr_state~39_combout ;
wire \control|curr_state.C2~q ;
wire \control|curr_state~30_combout ;
wire \control|curr_state.D~q ;
wire \control|curr_state~40_combout ;
wire \control|curr_state.D2~q ;
wire \control|curr_state~31_combout ;
wire \control|curr_state.E~q ;
wire \control|curr_state~41_combout ;
wire \control|curr_state.E2~q ;
wire \control|curr_state~32_combout ;
wire \control|curr_state.F~q ;
wire \control|curr_state~42_combout ;
wire \control|curr_state.F2~q ;
wire \control|curr_state~33_combout ;
wire \control|curr_state.G~q ;
wire \control|curr_state~43_combout ;
wire \control|curr_state.G2~q ;
wire \control|curr_state~34_combout ;
wire \control|curr_state.H~q ;
wire \control|curr_state~44_combout ;
wire \control|curr_state.H2~q ;
wire \control|curr_state~37_combout ;
wire \control|curr_state.I~q ;
wire \control|always1~0_combout ;
wire \control|always1~1_combout ;
wire \REG_A|Data_Out[6]~30_combout ;
wire \REG_A|Data_Out[6]~31_combout ;
wire \REG_B|Data_Out~6_combout ;
wire \REG_B|Data_Out~5_combout ;
wire \REG_B|Data_Out[5]~feeder_combout ;
wire \REG_B|Data_Out~4_combout ;
wire \SW[3]~input_o ;
wire \REG_B|Data_Out~3_combout ;
wire \REG_B|Data_Out~2_combout ;
wire \REG_B|Data_Out~1_combout ;
wire \REG_B|Data_Out~0_combout ;
wire \control|always1~5_combout ;
wire \control|always1~6_combout ;
wire \control|always1~3_combout ;
wire \control|always1~4_combout ;
wire \control|FollowO[1]~1_combout ;
wire \control|FollowO[1]~2_combout ;
wire \control|always1~2_combout ;
wire \control|Sub~0_combout ;
wire \control|FollowO[0]~0_combout ;
wire \REG_A|Data_Out~6_combout ;
wire \ALoad~combout ;
wire \REG_A|Data_Out~7_combout ;
wire \REG_A|Data_Out~10_combout ;
wire \Xval~1_combout ;
wire \control|Add~0_combout ;
wire \ADD|FA1|c~0_combout ;
wire \ADD|FA2|s~combout ;
wire \ADD|FA2|c~0_combout ;
wire \REG_A|Data_Out~32_combout ;
wire \SUB|FA1|c~0_combout ;
wire \ADD|FA3|s~0_combout ;
wire \SUB|FA3|s~combout ;
wire \SUB|FA3|c~0_combout ;
wire \SUB|FA3|c~1_combout ;
wire \SUB|FA3|c~2_combout ;
wire \SUB|FA4|s~combout ;
wire \Xval~2_combout ;
wire \ADD|FA4|c~0_combout ;
wire \ADD|FA4|c~1_combout ;
wire \ADD|FA4|c~2_combout ;
wire \ADD|FA5|c~0_combout ;
wire \ADD|FA6|c~0_combout ;
wire \ADD|FA8|s~0_combout ;
wire \Xval~0_combout ;
wire \SUB|FA6|c~0_combout ;
wire \SUB|FA6|c~1_combout ;
wire \SUB|FA4|c~0_combout ;
wire \SUB|FA6|c~2_combout ;
wire \SUB|FA8|s~0_combout ;
wire \control|Sub~1_combout ;
wire \Xval~reg0_q ;
wire \REG_A|Data_Out~28_combout ;
wire \ADD|FA7|s~0_combout ;
wire \REG_A|Data_Out~18_combout ;
wire \REG_A|Data_Out~26_combout ;
wire \REG_A|Data_Out~27_combout ;
wire \REG_A|Data_Out~29_combout ;
wire \control|Shift~0_combout ;
wire \REG_A|Data_Out[6]~13_combout ;
wire \REG_A|Data_Out~24_combout ;
wire \REG_A|Data_Out~23_combout ;
wire \SUB|FA5|c~0_combout ;
wire \REG_A|Data_Out~22_combout ;
wire \REG_A|Data_Out~25_combout ;
wire \REG_A|Data_Out~20_combout ;
wire \ADD|FA5|s~combout ;
wire \SUB|FA5|s~combout ;
wire \REG_A|Data_Out~21_combout ;
wire \REG_A|Data_Out~34_combout ;
wire \ADD|FA4|s~0_combout ;
wire \ADD|FA4|s~combout ;
wire \REG_A|Data_Out~17_combout ;
wire \REG_A|Data_Out~19_combout ;
wire \REG_A|Data_Out~16_combout ;
wire \REG_A|Data_Out~33_combout ;
wire \ADD|FA2|s~2_combout ;
wire \REG_A|Data_Out~14_combout ;
wire \REG_A|Data_Out~15_combout ;
wire \REG_A|Data_Out~11_combout ;
wire \REG_A|Data_Out~12_combout ;
wire \REG_A|Data_Out~8_combout ;
wire \REG_A|Data_Out~9_combout ;
wire \SWHex0|WideOr6~0_combout ;
wire \SWHex0|WideOr5~0_combout ;
wire \SWHex0|WideOr4~0_combout ;
wire \SWHex0|WideOr3~0_combout ;
wire \SWHex0|WideOr2~0_combout ;
wire \SWHex0|WideOr1~0_combout ;
wire \SWHex0|WideOr0~0_combout ;
wire \SWHex1|WideOr6~0_combout ;
wire \SWHex1|WideOr5~0_combout ;
wire \SWHex1|WideOr4~0_combout ;
wire \SWHex1|WideOr3~0_combout ;
wire \SWHex1|WideOr2~0_combout ;
wire \SWHex1|WideOr1~0_combout ;
wire \SWHex1|WideOr0~0_combout ;
wire \BHex0|WideOr6~0_combout ;
wire \BHex0|WideOr5~0_combout ;
wire \BHex0|WideOr4~0_combout ;
wire \BHex0|WideOr3~0_combout ;
wire \BHex0|WideOr2~0_combout ;
wire \BHex0|WideOr1~0_combout ;
wire \BHex0|WideOr0~0_combout ;
wire \BHex1|WideOr6~0_combout ;
wire \BHex1|WideOr5~0_combout ;
wire \BHex1|WideOr4~0_combout ;
wire \BHex1|WideOr3~0_combout ;
wire \BHex1|WideOr2~0_combout ;
wire \BHex1|WideOr1~0_combout ;
wire \BHex1|WideOr0~0_combout ;
wire \AHex0|WideOr6~0_combout ;
wire \AHex0|WideOr5~0_combout ;
wire \AHex0|WideOr4~0_combout ;
wire \AHex0|WideOr3~0_combout ;
wire \AHex0|WideOr2~0_combout ;
wire \AHex0|WideOr1~0_combout ;
wire \AHex0|WideOr0~0_combout ;
wire \AHex1|WideOr6~0_combout ;
wire \AHex1|WideOr5~0_combout ;
wire \AHex1|WideOr4~0_combout ;
wire \AHex1|WideOr3~0_combout ;
wire \AHex1|WideOr2~0_combout ;
wire \AHex1|WideOr1~0_combout ;
wire \AHex1|WideOr0~0_combout ;
wire [7:0] \REG_A|Data_Out ;
wire [7:0] \REG_B|Data_Out ;
wire [1:0] \control|Follow ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \Aval[0]~output (
	.i(\REG_A|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \Aval[1]~output (
	.i(\REG_A|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \Aval[2]~output (
	.i(\REG_A|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \Aval[3]~output (
	.i(\REG_A|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \Aval[4]~output (
	.i(\REG_A|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \Aval[5]~output (
	.i(\REG_A|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \Aval[6]~output (
	.i(\REG_A|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \Aval[7]~output (
	.i(\REG_A|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \Bval[0]~output (
	.i(\REG_B|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \Bval[1]~output (
	.i(\REG_B|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \Bval[2]~output (
	.i(\REG_B|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \Bval[3]~output (
	.i(\REG_B|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \Bval[4]~output (
	.i(\REG_B|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N23
fiftyfivenm_io_obuf \Bval[5]~output (
	.i(\REG_B|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N16
fiftyfivenm_io_obuf \Bval[6]~output (
	.i(\REG_B|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N24
fiftyfivenm_io_obuf \Bval[7]~output (
	.i(\REG_B|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \Xval~output (
	.i(\Xval~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Xval~output_o ),
	.obar());
// synopsys translate_off
defparam \Xval~output .bus_hold = "false";
defparam \Xval~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \Add~output (
	.i(\control|Add~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Add~output_o ),
	.obar());
// synopsys translate_off
defparam \Add~output .bus_hold = "false";
defparam \Add~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \Sub~output (
	.i(\control|Sub~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sub~output_o ),
	.obar());
// synopsys translate_off
defparam \Sub~output .bus_hold = "false";
defparam \Sub~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \Shift~output (
	.i(!\control|Shift~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shift~output_o ),
	.obar());
// synopsys translate_off
defparam \Shift~output .bus_hold = "false";
defparam \Shift~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\SWHex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\SWHex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\SWHex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\SWHex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\SWHex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\SWHex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\SWHex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\SWHex1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\SWHex1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\SWHex1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\SWHex1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\SWHex1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\SWHex1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\SWHex1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\BHex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\BHex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\BHex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\BHex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\BHex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\BHex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\BHex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\BHex1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\BHex1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\BHex1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\BHex1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\BHex1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\BHex1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\BHex1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\AHex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\AHex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\AHex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\AHex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\AHex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\AHex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(!\AHex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\AHex1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\AHex1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\AHex1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\AHex1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\AHex1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\AHex1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(!\AHex1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Reset_Load_Clear~input (
	.i(Reset_Load_Clear),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset_Load_Clear~input_o ));
// synopsys translate_off
defparam \Reset_Load_Clear~input .bus_hold = "false";
defparam \Reset_Load_Clear~input .listen_to_nsleep_signal = "false";
defparam \Reset_Load_Clear~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N16
fiftyfivenm_lcell_comb \REG_B|Data_Out~7 (
// Equation(s):
// \REG_B|Data_Out~7_combout  = (\Reset_Load_Clear~input_o  & (\REG_A|Data_Out [0])) # (!\Reset_Load_Clear~input_o  & ((\SW[7]~input_o )))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(\REG_A|Data_Out [0]),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~7 .lut_mask = 16'hF5A0;
defparam \REG_B|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N10
fiftyfivenm_lcell_comb \control|curr_state~45 (
// Equation(s):
// \control|curr_state~45_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.I~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control|curr_state.I~q ),
	.cin(gnd),
	.combout(\control|curr_state~45_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~45 .lut_mask = 16'hF000;
defparam \control|curr_state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N11
dffeas \control|curr_state.I2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control|curr_state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.I2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.I2 .is_wysiwyg = "true";
defparam \control|curr_state.I2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N16
fiftyfivenm_lcell_comb \control|curr_state~36 (
// Equation(s):
// \control|curr_state~36_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.I2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control|curr_state.I2~q ),
	.cin(gnd),
	.combout(\control|curr_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~36 .lut_mask = 16'hF000;
defparam \control|curr_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N17
dffeas \control|curr_state.J (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|curr_state~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.J .is_wysiwyg = "true";
defparam \control|curr_state.J .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N18
fiftyfivenm_lcell_comb \control|curr_state~35 (
// Equation(s):
// \control|curr_state~35_combout  = (!\control|curr_state.J~q  & (\Reset_Load_Clear~input_o  & ((\control|curr_state.A~q ) # (!\Run~input_o ))))

	.dataa(\Run~input_o ),
	.datab(\control|curr_state.J~q ),
	.datac(\control|curr_state.A~q ),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\control|curr_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~35 .lut_mask = 16'h3100;
defparam \control|curr_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N15
dffeas \control|curr_state.A (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|curr_state~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.A .is_wysiwyg = "true";
defparam \control|curr_state.A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N10
fiftyfivenm_lcell_comb \control|curr_state~28 (
// Equation(s):
// \control|curr_state~28_combout  = (!\Run~input_o  & (!\control|curr_state.A~q  & \Reset_Load_Clear~input_o ))

	.dataa(\Run~input_o ),
	.datab(gnd),
	.datac(\control|curr_state.A~q ),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\control|curr_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~28 .lut_mask = 16'h0500;
defparam \control|curr_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N11
dffeas \control|curr_state.B (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control|curr_state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.B .is_wysiwyg = "true";
defparam \control|curr_state.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N28
fiftyfivenm_lcell_comb \control|curr_state~38 (
// Equation(s):
// \control|curr_state~38_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.B~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control|curr_state.B~q ),
	.cin(gnd),
	.combout(\control|curr_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~38 .lut_mask = 16'hF000;
defparam \control|curr_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N29
dffeas \control|curr_state.B2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control|curr_state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.B2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.B2 .is_wysiwyg = "true";
defparam \control|curr_state.B2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N24
fiftyfivenm_lcell_comb \control|curr_state~29 (
// Equation(s):
// \control|curr_state~29_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.B2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control|curr_state.B2~q ),
	.cin(gnd),
	.combout(\control|curr_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~29 .lut_mask = 16'hF000;
defparam \control|curr_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N17
dffeas \control|curr_state.C (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|curr_state~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.C .is_wysiwyg = "true";
defparam \control|curr_state.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N12
fiftyfivenm_lcell_comb \control|curr_state~39 (
// Equation(s):
// \control|curr_state~39_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.C~q )

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|curr_state.C~q ),
	.cin(gnd),
	.combout(\control|curr_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~39 .lut_mask = 16'hAA00;
defparam \control|curr_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N19
dffeas \control|curr_state.C2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|curr_state~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.C2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.C2 .is_wysiwyg = "true";
defparam \control|curr_state.C2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N26
fiftyfivenm_lcell_comb \control|curr_state~30 (
// Equation(s):
// \control|curr_state~30_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.C2~q )

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|curr_state.C2~q ),
	.cin(gnd),
	.combout(\control|curr_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~30 .lut_mask = 16'hAA00;
defparam \control|curr_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N27
dffeas \control|curr_state.D (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control|curr_state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.D .is_wysiwyg = "true";
defparam \control|curr_state.D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N20
fiftyfivenm_lcell_comb \control|curr_state~40 (
// Equation(s):
// \control|curr_state~40_combout  = (\control|curr_state.D~q  & \Reset_Load_Clear~input_o )

	.dataa(\control|curr_state.D~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\control|curr_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~40 .lut_mask = 16'hAA00;
defparam \control|curr_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N5
dffeas \control|curr_state.D2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|curr_state~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.D2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.D2 .is_wysiwyg = "true";
defparam \control|curr_state.D2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N28
fiftyfivenm_lcell_comb \control|curr_state~31 (
// Equation(s):
// \control|curr_state~31_combout  = (\control|curr_state.D2~q  & \Reset_Load_Clear~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|curr_state.D2~q ),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\control|curr_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~31 .lut_mask = 16'hF000;
defparam \control|curr_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N29
dffeas \control|curr_state.E (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control|curr_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.E .is_wysiwyg = "true";
defparam \control|curr_state.E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N20
fiftyfivenm_lcell_comb \control|curr_state~41 (
// Equation(s):
// \control|curr_state~41_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.E~q )

	.dataa(gnd),
	.datab(\Reset_Load_Clear~input_o ),
	.datac(gnd),
	.datad(\control|curr_state.E~q ),
	.cin(gnd),
	.combout(\control|curr_state~41_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~41 .lut_mask = 16'hCC00;
defparam \control|curr_state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N7
dffeas \control|curr_state.E2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|curr_state~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.E2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.E2 .is_wysiwyg = "true";
defparam \control|curr_state.E2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N16
fiftyfivenm_lcell_comb \control|curr_state~32 (
// Equation(s):
// \control|curr_state~32_combout  = (\control|curr_state.E2~q  & \Reset_Load_Clear~input_o )

	.dataa(\control|curr_state.E2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\control|curr_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~32 .lut_mask = 16'hAA00;
defparam \control|curr_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N21
dffeas \control|curr_state.F (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|curr_state~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.F~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.F .is_wysiwyg = "true";
defparam \control|curr_state.F .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N4
fiftyfivenm_lcell_comb \control|curr_state~42 (
// Equation(s):
// \control|curr_state~42_combout  = (\control|curr_state.F~q  & \Reset_Load_Clear~input_o )

	.dataa(\control|curr_state.F~q ),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|curr_state~42_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~42 .lut_mask = 16'hA0A0;
defparam \control|curr_state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N21
dffeas \control|curr_state.F2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|curr_state~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.F2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.F2 .is_wysiwyg = "true";
defparam \control|curr_state.F2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N22
fiftyfivenm_lcell_comb \control|curr_state~33 (
// Equation(s):
// \control|curr_state~33_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.F2~q )

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|curr_state.F2~q ),
	.cin(gnd),
	.combout(\control|curr_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~33 .lut_mask = 16'hAA00;
defparam \control|curr_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N23
dffeas \control|curr_state.G (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control|curr_state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.G .is_wysiwyg = "true";
defparam \control|curr_state.G .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N22
fiftyfivenm_lcell_comb \control|curr_state~43 (
// Equation(s):
// \control|curr_state~43_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.G~q )

	.dataa(gnd),
	.datab(\Reset_Load_Clear~input_o ),
	.datac(gnd),
	.datad(\control|curr_state.G~q ),
	.cin(gnd),
	.combout(\control|curr_state~43_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~43 .lut_mask = 16'hCC00;
defparam \control|curr_state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N23
dffeas \control|curr_state.G2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control|curr_state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.G2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.G2 .is_wysiwyg = "true";
defparam \control|curr_state.G2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N2
fiftyfivenm_lcell_comb \control|curr_state~34 (
// Equation(s):
// \control|curr_state~34_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.G2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control|curr_state.G2~q ),
	.cin(gnd),
	.combout(\control|curr_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~34 .lut_mask = 16'hF000;
defparam \control|curr_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N13
dffeas \control|curr_state.H (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|curr_state~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.H .is_wysiwyg = "true";
defparam \control|curr_state.H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N8
fiftyfivenm_lcell_comb \control|curr_state~44 (
// Equation(s):
// \control|curr_state~44_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.H~q )

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|curr_state.H~q ),
	.cin(gnd),
	.combout(\control|curr_state~44_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~44 .lut_mask = 16'hAA00;
defparam \control|curr_state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N25
dffeas \control|curr_state.H2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|curr_state~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.H2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.H2 .is_wysiwyg = "true";
defparam \control|curr_state.H2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N26
fiftyfivenm_lcell_comb \control|curr_state~37 (
// Equation(s):
// \control|curr_state~37_combout  = (\Reset_Load_Clear~input_o  & \control|curr_state.H2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control|curr_state.H2~q ),
	.cin(gnd),
	.combout(\control|curr_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \control|curr_state~37 .lut_mask = 16'hF000;
defparam \control|curr_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N31
dffeas \control|curr_state.I (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|curr_state~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|curr_state.I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|curr_state.I .is_wysiwyg = "true";
defparam \control|curr_state.I .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N2
fiftyfivenm_lcell_comb \control|always1~0 (
// Equation(s):
// \control|always1~0_combout  = (\control|curr_state.B~q ) # ((\control|curr_state.E~q ) # ((\control|curr_state.D~q ) # (\control|curr_state.C~q )))

	.dataa(\control|curr_state.B~q ),
	.datab(\control|curr_state.E~q ),
	.datac(\control|curr_state.D~q ),
	.datad(\control|curr_state.C~q ),
	.cin(gnd),
	.combout(\control|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|always1~0 .lut_mask = 16'hFFFE;
defparam \control|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N30
fiftyfivenm_lcell_comb \control|always1~1 (
// Equation(s):
// \control|always1~1_combout  = (\control|curr_state.H~q ) # ((\control|curr_state.F~q ) # ((\control|curr_state.G~q ) # (\control|always1~0_combout )))

	.dataa(\control|curr_state.H~q ),
	.datab(\control|curr_state.F~q ),
	.datac(\control|curr_state.G~q ),
	.datad(\control|always1~0_combout ),
	.cin(gnd),
	.combout(\control|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|always1~1 .lut_mask = 16'hFFFE;
defparam \control|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N18
fiftyfivenm_lcell_comb \REG_A|Data_Out[6]~30 (
// Equation(s):
// \REG_A|Data_Out[6]~30_combout  = (\Reset_Load_Clear~input_o  & ((\REG_B|Data_Out [0]) # (!\REG_A|Data_Out~6_combout )))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\REG_B|Data_Out [0]),
	.datac(gnd),
	.datad(\REG_A|Data_Out~6_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out[6]~30 .lut_mask = 16'h88AA;
defparam \REG_A|Data_Out[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N30
fiftyfivenm_lcell_comb \REG_A|Data_Out[6]~31 (
// Equation(s):
// \REG_A|Data_Out[6]~31_combout  = ((!\control|curr_state.I~q  & (\REG_A|Data_Out~6_combout  & !\control|always1~1_combout ))) # (!\REG_A|Data_Out[6]~30_combout )

	.dataa(\control|curr_state.I~q ),
	.datab(\REG_A|Data_Out~6_combout ),
	.datac(\control|always1~1_combout ),
	.datad(\REG_A|Data_Out[6]~30_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out[6]~31 .lut_mask = 16'h04FF;
defparam \REG_A|Data_Out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N17
dffeas \REG_B|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[7] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N22
fiftyfivenm_lcell_comb \REG_B|Data_Out~6 (
// Equation(s):
// \REG_B|Data_Out~6_combout  = (\Reset_Load_Clear~input_o  & ((\REG_B|Data_Out [7]))) # (!\Reset_Load_Clear~input_o  & (\SW[6]~input_o ))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(gnd),
	.datad(\REG_B|Data_Out [7]),
	.cin(gnd),
	.combout(\REG_B|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~6 .lut_mask = 16'hEE44;
defparam \REG_B|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N23
dffeas \REG_B|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[6] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N24
fiftyfivenm_lcell_comb \REG_B|Data_Out~5 (
// Equation(s):
// \REG_B|Data_Out~5_combout  = (\Reset_Load_Clear~input_o  & ((\REG_B|Data_Out [6]))) # (!\Reset_Load_Clear~input_o  & (\SW[5]~input_o ))

	.dataa(gnd),
	.datab(\SW[5]~input_o ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\REG_B|Data_Out [6]),
	.cin(gnd),
	.combout(\REG_B|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~5 .lut_mask = 16'hFC0C;
defparam \REG_B|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N20
fiftyfivenm_lcell_comb \REG_B|Data_Out[5]~feeder (
// Equation(s):
// \REG_B|Data_Out[5]~feeder_combout  = \REG_B|Data_Out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_B|Data_Out~5_combout ),
	.cin(gnd),
	.combout(\REG_B|Data_Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out[5]~feeder .lut_mask = 16'hFF00;
defparam \REG_B|Data_Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N21
dffeas \REG_B|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[5] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N18
fiftyfivenm_lcell_comb \REG_B|Data_Out~4 (
// Equation(s):
// \REG_B|Data_Out~4_combout  = (\Reset_Load_Clear~input_o  & ((\REG_B|Data_Out [5]))) # (!\Reset_Load_Clear~input_o  & (\SW[4]~input_o ))

	.dataa(\SW[4]~input_o ),
	.datab(\REG_B|Data_Out [5]),
	.datac(gnd),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~4 .lut_mask = 16'hCCAA;
defparam \REG_B|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N19
dffeas \REG_B|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[4] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N12
fiftyfivenm_lcell_comb \REG_B|Data_Out~3 (
// Equation(s):
// \REG_B|Data_Out~3_combout  = (\Reset_Load_Clear~input_o  & (\REG_B|Data_Out [4])) # (!\Reset_Load_Clear~input_o  & ((\SW[3]~input_o )))

	.dataa(gnd),
	.datab(\REG_B|Data_Out [4]),
	.datac(\SW[3]~input_o ),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~3 .lut_mask = 16'hCCF0;
defparam \REG_B|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N13
dffeas \REG_B|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[3] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N10
fiftyfivenm_lcell_comb \REG_B|Data_Out~2 (
// Equation(s):
// \REG_B|Data_Out~2_combout  = (\Reset_Load_Clear~input_o  & ((\REG_B|Data_Out [3]))) # (!\Reset_Load_Clear~input_o  & (\SW[2]~input_o ))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\REG_B|Data_Out [3]),
	.cin(gnd),
	.combout(\REG_B|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~2 .lut_mask = 16'hEE44;
defparam \REG_B|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N11
dffeas \REG_B|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[2] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N28
fiftyfivenm_lcell_comb \REG_B|Data_Out~1 (
// Equation(s):
// \REG_B|Data_Out~1_combout  = (\Reset_Load_Clear~input_o  & ((\REG_B|Data_Out [2]))) # (!\Reset_Load_Clear~input_o  & (\SW[1]~input_o ))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(\REG_B|Data_Out [2]),
	.cin(gnd),
	.combout(\REG_B|Data_Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~1 .lut_mask = 16'hEE44;
defparam \REG_B|Data_Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N29
dffeas \REG_B|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[1] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N8
fiftyfivenm_lcell_comb \REG_B|Data_Out~0 (
// Equation(s):
// \REG_B|Data_Out~0_combout  = (\Reset_Load_Clear~input_o  & ((\REG_B|Data_Out [1]))) # (!\Reset_Load_Clear~input_o  & (\SW[0]~input_o ))

	.dataa(\SW[0]~input_o ),
	.datab(\REG_B|Data_Out [1]),
	.datac(gnd),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~0 .lut_mask = 16'hCCAA;
defparam \REG_B|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N1
dffeas \REG_B|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_B|Data_Out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_A|Data_Out[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[0] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N14
fiftyfivenm_lcell_comb \control|always1~5 (
// Equation(s):
// \control|always1~5_combout  = (\control|curr_state.G~q ) # (\control|curr_state.H~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|curr_state.G~q ),
	.datad(\control|curr_state.H~q ),
	.cin(gnd),
	.combout(\control|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|always1~5 .lut_mask = 16'hFFF0;
defparam \control|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N8
fiftyfivenm_lcell_comb \control|always1~6 (
// Equation(s):
// \control|always1~6_combout  = (\REG_B|Data_Out [0] & ((\control|curr_state.F~q ) # ((\control|always1~5_combout ) # (\control|always1~0_combout ))))

	.dataa(\REG_B|Data_Out [0]),
	.datab(\control|curr_state.F~q ),
	.datac(\control|always1~5_combout ),
	.datad(\control|always1~0_combout ),
	.cin(gnd),
	.combout(\control|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|always1~6 .lut_mask = 16'hAAA8;
defparam \control|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N6
fiftyfivenm_lcell_comb \control|always1~3 (
// Equation(s):
// \control|always1~3_combout  = (\control|curr_state.B2~q ) # ((\control|curr_state.D2~q ) # ((\control|curr_state.E2~q ) # (\control|curr_state.C2~q )))

	.dataa(\control|curr_state.B2~q ),
	.datab(\control|curr_state.D2~q ),
	.datac(\control|curr_state.E2~q ),
	.datad(\control|curr_state.C2~q ),
	.cin(gnd),
	.combout(\control|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|always1~3 .lut_mask = 16'hFFFE;
defparam \control|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N24
fiftyfivenm_lcell_comb \control|always1~4 (
// Equation(s):
// \control|always1~4_combout  = (\control|curr_state.G2~q ) # ((\control|curr_state.F2~q ) # ((\control|curr_state.H2~q ) # (\control|always1~3_combout )))

	.dataa(\control|curr_state.G2~q ),
	.datab(\control|curr_state.F2~q ),
	.datac(\control|curr_state.H2~q ),
	.datad(\control|always1~3_combout ),
	.cin(gnd),
	.combout(\control|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|always1~4 .lut_mask = 16'hFFFE;
defparam \control|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N12
fiftyfivenm_lcell_comb \control|FollowO[1]~1 (
// Equation(s):
// \control|FollowO[1]~1_combout  = (\REG_A|Data_Out~6_combout  & (!\REG_B|Data_Out [0] & ((\control|always1~1_combout ) # (\control|curr_state.I~q ))))

	.dataa(\REG_A|Data_Out~6_combout ),
	.datab(\REG_B|Data_Out [0]),
	.datac(\control|always1~1_combout ),
	.datad(\control|curr_state.I~q ),
	.cin(gnd),
	.combout(\control|FollowO[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|FollowO[1]~1 .lut_mask = 16'h2220;
defparam \control|FollowO[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N2
fiftyfivenm_lcell_comb \control|FollowO[1]~2 (
// Equation(s):
// \control|FollowO[1]~2_combout  = (\control|FollowO[1]~1_combout  & (((!\control|curr_state.I2~q  & !\control|always1~4_combout )) # (!\control|always1~2_combout )))

	.dataa(\control|curr_state.I2~q ),
	.datab(\control|always1~2_combout ),
	.datac(\control|always1~4_combout ),
	.datad(\control|FollowO[1]~1_combout ),
	.cin(gnd),
	.combout(\control|FollowO[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|FollowO[1]~2 .lut_mask = 16'h3700;
defparam \control|FollowO[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N3
dffeas \control|Follow[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control|FollowO[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|Follow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|Follow[1] .is_wysiwyg = "true";
defparam \control|Follow[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N16
fiftyfivenm_lcell_comb \control|always1~2 (
// Equation(s):
// \control|always1~2_combout  = (\control|Follow [0] & !\control|Follow [1])

	.dataa(gnd),
	.datab(\control|Follow [0]),
	.datac(gnd),
	.datad(\control|Follow [1]),
	.cin(gnd),
	.combout(\control|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|always1~2 .lut_mask = 16'h00CC;
defparam \control|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N0
fiftyfivenm_lcell_comb \control|Sub~0 (
// Equation(s):
// \control|Sub~0_combout  = (\control|curr_state.I~q  & (\REG_B|Data_Out [0] & ((!\control|always1~4_combout ) # (!\control|always1~2_combout ))))

	.dataa(\control|curr_state.I~q ),
	.datab(\control|always1~2_combout ),
	.datac(\REG_B|Data_Out [0]),
	.datad(\control|always1~4_combout ),
	.cin(gnd),
	.combout(\control|Sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Sub~0 .lut_mask = 16'h20A0;
defparam \control|Sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N8
fiftyfivenm_lcell_comb \control|FollowO[0]~0 (
// Equation(s):
// \control|FollowO[0]~0_combout  = (\REG_A|Data_Out~6_combout  & ((\control|always1~6_combout ) # (\control|Sub~0_combout )))

	.dataa(gnd),
	.datab(\REG_A|Data_Out~6_combout ),
	.datac(\control|always1~6_combout ),
	.datad(\control|Sub~0_combout ),
	.cin(gnd),
	.combout(\control|FollowO[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|FollowO[0]~0 .lut_mask = 16'hCCC0;
defparam \control|FollowO[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N9
dffeas \control|Follow[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control|FollowO[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|Follow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|Follow[0] .is_wysiwyg = "true";
defparam \control|Follow[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N14
fiftyfivenm_lcell_comb \REG_A|Data_Out~6 (
// Equation(s):
// \REG_A|Data_Out~6_combout  = (\control|curr_state.A~q  & (!\control|curr_state.J~q  & ((\control|Follow [0]) # (!\control|Follow [1]))))

	.dataa(\control|Follow [0]),
	.datab(\control|Follow [1]),
	.datac(\control|curr_state.A~q ),
	.datad(\control|curr_state.J~q ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~6 .lut_mask = 16'h00B0;
defparam \REG_A|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N10
fiftyfivenm_lcell_comb ALoad(
// Equation(s):
// \ALoad~combout  = ((\REG_A|Data_Out~6_combout  & ((\control|always1~6_combout ) # (\control|Sub~0_combout )))) # (!\Run~input_o )

	.dataa(\Run~input_o ),
	.datab(\REG_A|Data_Out~6_combout ),
	.datac(\control|always1~6_combout ),
	.datad(\control|Sub~0_combout ),
	.cin(gnd),
	.combout(\ALoad~combout ),
	.cout());
// synopsys translate_off
defparam ALoad.lut_mask = 16'hDDD5;
defparam ALoad.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N14
fiftyfivenm_lcell_comb \REG_A|Data_Out~7 (
// Equation(s):
// \REG_A|Data_Out~7_combout  = (\Run~input_o  & (\Reset_Load_Clear~input_o  & (\REG_A|Data_Out [0] $ (\SW[0]~input_o ))))

	.dataa(\REG_A|Data_Out [0]),
	.datab(\Run~input_o ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~7 .lut_mask = 16'h4080;
defparam \REG_A|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N14
fiftyfivenm_lcell_comb \REG_A|Data_Out~10 (
// Equation(s):
// \REG_A|Data_Out~10_combout  = \SW[1]~input_o  $ (\REG_A|Data_Out [1] $ (((\SW[0]~input_o  & \REG_A|Data_Out [0]))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\REG_A|Data_Out [1]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\REG_A|Data_Out~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~10 .lut_mask = 16'h965A;
defparam \REG_A|Data_Out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N4
fiftyfivenm_lcell_comb \Xval~1 (
// Equation(s):
// \Xval~1_combout  = (\Reset_Load_Clear~input_o  & \Run~input_o )

	.dataa(gnd),
	.datab(\Reset_Load_Clear~input_o ),
	.datac(gnd),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Xval~1_combout ),
	.cout());
// synopsys translate_off
defparam \Xval~1 .lut_mask = 16'hCC00;
defparam \Xval~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N0
fiftyfivenm_lcell_comb \control|Add~0 (
// Equation(s):
// \control|Add~0_combout  = (\control|always1~1_combout  & (\REG_B|Data_Out [0] & \REG_A|Data_Out~6_combout ))

	.dataa(\control|always1~1_combout ),
	.datab(gnd),
	.datac(\REG_B|Data_Out [0]),
	.datad(\REG_A|Data_Out~6_combout ),
	.cin(gnd),
	.combout(\control|Add~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Add~0 .lut_mask = 16'hA000;
defparam \control|Add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N6
fiftyfivenm_lcell_comb \ADD|FA1|c~0 (
// Equation(s):
// \ADD|FA1|c~0_combout  = (\SW[1]~input_o  & ((\REG_A|Data_Out [1]) # ((\SW[0]~input_o  & \REG_A|Data_Out [0])))) # (!\SW[1]~input_o  & (\SW[0]~input_o  & (\REG_A|Data_Out [1] & \REG_A|Data_Out [0])))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\REG_A|Data_Out [1]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\ADD|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA1|c~0 .lut_mask = 16'hE8A0;
defparam \ADD|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N30
fiftyfivenm_lcell_comb \ADD|FA2|s (
// Equation(s):
// \ADD|FA2|s~combout  = \REG_A|Data_Out [2] $ (\SW[2]~input_o  $ (\ADD|FA1|c~0_combout ))

	.dataa(\REG_A|Data_Out [2]),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\ADD|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\ADD|FA2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA2|s .lut_mask = 16'hA55A;
defparam \ADD|FA2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N28
fiftyfivenm_lcell_comb \ADD|FA2|c~0 (
// Equation(s):
// \ADD|FA2|c~0_combout  = (\SW[2]~input_o  & ((\REG_A|Data_Out [2]) # (\ADD|FA1|c~0_combout ))) # (!\SW[2]~input_o  & (\REG_A|Data_Out [2] & \ADD|FA1|c~0_combout ))

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(\REG_A|Data_Out [2]),
	.datad(\ADD|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\ADD|FA2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA2|c~0 .lut_mask = 16'hFCC0;
defparam \ADD|FA2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N22
fiftyfivenm_lcell_comb \REG_A|Data_Out~32 (
// Equation(s):
// \REG_A|Data_Out~32_combout  = (\control|Add~0_combout  & (\REG_A|Data_Out [3] $ (\SW[3]~input_o  $ (\ADD|FA2|c~0_combout ))))

	.dataa(\REG_A|Data_Out [3]),
	.datab(\SW[3]~input_o ),
	.datac(\ADD|FA2|c~0_combout ),
	.datad(\control|Add~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~32_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~32 .lut_mask = 16'h9600;
defparam \REG_A|Data_Out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N12
fiftyfivenm_lcell_comb \SUB|FA1|c~0 (
// Equation(s):
// \SUB|FA1|c~0_combout  = (\SW[1]~input_o  & (\REG_A|Data_Out [1] & ((\REG_A|Data_Out [0]) # (!\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\REG_A|Data_Out [0]) # (\REG_A|Data_Out [1])) # (!\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\REG_A|Data_Out [0]),
	.datad(\REG_A|Data_Out [1]),
	.cin(gnd),
	.combout(\SUB|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA1|c~0 .lut_mask = 16'hF751;
defparam \SUB|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N26
fiftyfivenm_lcell_comb \ADD|FA3|s~0 (
// Equation(s):
// \ADD|FA3|s~0_combout  = \SW[3]~input_o  $ (\REG_A|Data_Out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(\REG_A|Data_Out [3]),
	.cin(gnd),
	.combout(\ADD|FA3|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA3|s~0 .lut_mask = 16'h0FF0;
defparam \ADD|FA3|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N30
fiftyfivenm_lcell_comb \SUB|FA3|s (
// Equation(s):
// \SUB|FA3|s~combout  = \ADD|FA3|s~0_combout  $ (((\SW[2]~input_o  & (\SUB|FA1|c~0_combout  & \REG_A|Data_Out [2])) # (!\SW[2]~input_o  & ((\SUB|FA1|c~0_combout ) # (\REG_A|Data_Out [2])))))

	.dataa(\SW[2]~input_o ),
	.datab(\SUB|FA1|c~0_combout ),
	.datac(\REG_A|Data_Out [2]),
	.datad(\ADD|FA3|s~0_combout ),
	.cin(gnd),
	.combout(\SUB|FA3|s~combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA3|s .lut_mask = 16'h2BD4;
defparam \SUB|FA3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N26
fiftyfivenm_lcell_comb \SUB|FA3|c~0 (
// Equation(s):
// \SUB|FA3|c~0_combout  = (!\SW[3]~input_o  & \REG_A|Data_Out [3])

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(\REG_A|Data_Out [3]),
	.cin(gnd),
	.combout(\SUB|FA3|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA3|c~0 .lut_mask = 16'h3300;
defparam \SUB|FA3|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N8
fiftyfivenm_lcell_comb \SUB|FA3|c~1 (
// Equation(s):
// \SUB|FA3|c~1_combout  = (\REG_A|Data_Out [3]) # (!\SW[3]~input_o )

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(\REG_A|Data_Out [3]),
	.cin(gnd),
	.combout(\SUB|FA3|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA3|c~1 .lut_mask = 16'hFF33;
defparam \SUB|FA3|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N2
fiftyfivenm_lcell_comb \SUB|FA3|c~2 (
// Equation(s):
// \SUB|FA3|c~2_combout  = (\SUB|FA3|c~1_combout  & ((\REG_A|Data_Out [2] & ((\SUB|FA1|c~0_combout ) # (!\SW[2]~input_o ))) # (!\REG_A|Data_Out [2] & (!\SW[2]~input_o  & \SUB|FA1|c~0_combout ))))

	.dataa(\REG_A|Data_Out [2]),
	.datab(\SW[2]~input_o ),
	.datac(\SUB|FA3|c~1_combout ),
	.datad(\SUB|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\SUB|FA3|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA3|c~2 .lut_mask = 16'hB020;
defparam \SUB|FA3|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N8
fiftyfivenm_lcell_comb \SUB|FA4|s (
// Equation(s):
// \SUB|FA4|s~combout  = \REG_A|Data_Out [4] $ (\SW[4]~input_o  $ (((\SUB|FA3|c~0_combout ) # (\SUB|FA3|c~2_combout ))))

	.dataa(\REG_A|Data_Out [4]),
	.datab(\SW[4]~input_o ),
	.datac(\SUB|FA3|c~0_combout ),
	.datad(\SUB|FA3|c~2_combout ),
	.cin(gnd),
	.combout(\SUB|FA4|s~combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA4|s .lut_mask = 16'h9996;
defparam \SUB|FA4|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N6
fiftyfivenm_lcell_comb \Xval~2 (
// Equation(s):
// \Xval~2_combout  = (\Xval~reg0_q  & (\Reset_Load_Clear~input_o  & \Run~input_o ))

	.dataa(\Xval~reg0_q ),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Xval~2_combout ),
	.cout());
// synopsys translate_off
defparam \Xval~2 .lut_mask = 16'hA000;
defparam \Xval~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N12
fiftyfivenm_lcell_comb \ADD|FA4|c~0 (
// Equation(s):
// \ADD|FA4|c~0_combout  = (\SW[4]~input_o  & \REG_A|Data_Out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(\REG_A|Data_Out [4]),
	.cin(gnd),
	.combout(\ADD|FA4|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA4|c~0 .lut_mask = 16'hF000;
defparam \ADD|FA4|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N14
fiftyfivenm_lcell_comb \ADD|FA4|c~1 (
// Equation(s):
// \ADD|FA4|c~1_combout  = (\SW[4]~input_o ) # (\REG_A|Data_Out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(\REG_A|Data_Out [4]),
	.cin(gnd),
	.combout(\ADD|FA4|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA4|c~1 .lut_mask = 16'hFFF0;
defparam \ADD|FA4|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N18
fiftyfivenm_lcell_comb \ADD|FA4|c~2 (
// Equation(s):
// \ADD|FA4|c~2_combout  = (\ADD|FA4|c~1_combout  & ((\REG_A|Data_Out [3] & ((\SW[3]~input_o ) # (\ADD|FA2|c~0_combout ))) # (!\REG_A|Data_Out [3] & (\SW[3]~input_o  & \ADD|FA2|c~0_combout ))))

	.dataa(\REG_A|Data_Out [3]),
	.datab(\SW[3]~input_o ),
	.datac(\ADD|FA4|c~1_combout ),
	.datad(\ADD|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\ADD|FA4|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA4|c~2 .lut_mask = 16'hE080;
defparam \ADD|FA4|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N12
fiftyfivenm_lcell_comb \ADD|FA5|c~0 (
// Equation(s):
// \ADD|FA5|c~0_combout  = (\SW[5]~input_o  & ((\REG_A|Data_Out [5]) # ((\ADD|FA4|c~0_combout ) # (\ADD|FA4|c~2_combout )))) # (!\SW[5]~input_o  & (\REG_A|Data_Out [5] & ((\ADD|FA4|c~0_combout ) # (\ADD|FA4|c~2_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\REG_A|Data_Out [5]),
	.datac(\ADD|FA4|c~0_combout ),
	.datad(\ADD|FA4|c~2_combout ),
	.cin(gnd),
	.combout(\ADD|FA5|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA5|c~0 .lut_mask = 16'hEEE8;
defparam \ADD|FA5|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
fiftyfivenm_lcell_comb \ADD|FA6|c~0 (
// Equation(s):
// \ADD|FA6|c~0_combout  = (\REG_A|Data_Out [6] & ((\SW[6]~input_o ) # (\ADD|FA5|c~0_combout ))) # (!\REG_A|Data_Out [6] & (\SW[6]~input_o  & \ADD|FA5|c~0_combout ))

	.dataa(\REG_A|Data_Out [6]),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(\ADD|FA5|c~0_combout ),
	.cin(gnd),
	.combout(\ADD|FA6|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA6|c~0 .lut_mask = 16'hFAA0;
defparam \ADD|FA6|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N14
fiftyfivenm_lcell_comb \ADD|FA8|s~0 (
// Equation(s):
// \ADD|FA8|s~0_combout  = (\REG_A|Data_Out [7] & ((\SW[7]~input_o ) # (!\ADD|FA6|c~0_combout ))) # (!\REG_A|Data_Out [7] & (\SW[7]~input_o  & !\ADD|FA6|c~0_combout ))

	.dataa(\REG_A|Data_Out [7]),
	.datab(gnd),
	.datac(\SW[7]~input_o ),
	.datad(\ADD|FA6|c~0_combout ),
	.cin(gnd),
	.combout(\ADD|FA8|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA8|s~0 .lut_mask = 16'hA0FA;
defparam \ADD|FA8|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N0
fiftyfivenm_lcell_comb \Xval~0 (
// Equation(s):
// \Xval~0_combout  = (\control|Add~0_combout  & ((\ADD|FA8|s~0_combout ))) # (!\control|Add~0_combout  & (\Xval~2_combout ))

	.dataa(\Xval~2_combout ),
	.datab(\control|Add~0_combout ),
	.datac(gnd),
	.datad(\ADD|FA8|s~0_combout ),
	.cin(gnd),
	.combout(\Xval~0_combout ),
	.cout());
// synopsys translate_off
defparam \Xval~0 .lut_mask = 16'hEE22;
defparam \Xval~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N18
fiftyfivenm_lcell_comb \SUB|FA6|c~0 (
// Equation(s):
// \SUB|FA6|c~0_combout  = (!\SW[6]~input_o  & \REG_A|Data_Out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(\REG_A|Data_Out [6]),
	.cin(gnd),
	.combout(\SUB|FA6|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA6|c~0 .lut_mask = 16'h0F00;
defparam \SUB|FA6|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
fiftyfivenm_lcell_comb \SUB|FA6|c~1 (
// Equation(s):
// \SUB|FA6|c~1_combout  = (\REG_A|Data_Out [6]) # (!\SW[6]~input_o )

	.dataa(\SW[6]~input_o ),
	.datab(gnd),
	.datac(\REG_A|Data_Out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SUB|FA6|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA6|c~1 .lut_mask = 16'hF5F5;
defparam \SUB|FA6|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N16
fiftyfivenm_lcell_comb \SUB|FA4|c~0 (
// Equation(s):
// \SUB|FA4|c~0_combout  = (\SW[4]~input_o  & (\REG_A|Data_Out [4] & ((\SUB|FA3|c~0_combout ) # (\SUB|FA3|c~2_combout )))) # (!\SW[4]~input_o  & ((\REG_A|Data_Out [4]) # ((\SUB|FA3|c~0_combout ) # (\SUB|FA3|c~2_combout ))))

	.dataa(\SW[4]~input_o ),
	.datab(\REG_A|Data_Out [4]),
	.datac(\SUB|FA3|c~0_combout ),
	.datad(\SUB|FA3|c~2_combout ),
	.cin(gnd),
	.combout(\SUB|FA4|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA4|c~0 .lut_mask = 16'hDDD4;
defparam \SUB|FA4|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N28
fiftyfivenm_lcell_comb \SUB|FA6|c~2 (
// Equation(s):
// \SUB|FA6|c~2_combout  = (\SUB|FA6|c~1_combout  & ((\SW[5]~input_o  & (\REG_A|Data_Out [5] & \SUB|FA4|c~0_combout )) # (!\SW[5]~input_o  & ((\REG_A|Data_Out [5]) # (\SUB|FA4|c~0_combout )))))

	.dataa(\SW[5]~input_o ),
	.datab(\SUB|FA6|c~1_combout ),
	.datac(\REG_A|Data_Out [5]),
	.datad(\SUB|FA4|c~0_combout ),
	.cin(gnd),
	.combout(\SUB|FA6|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA6|c~2 .lut_mask = 16'hC440;
defparam \SUB|FA6|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N4
fiftyfivenm_lcell_comb \SUB|FA8|s~0 (
// Equation(s):
// \SUB|FA8|s~0_combout  = (\REG_A|Data_Out [7] & (((!\SUB|FA6|c~0_combout  & !\SUB|FA6|c~2_combout )) # (!\SW[7]~input_o ))) # (!\REG_A|Data_Out [7] & (!\SUB|FA6|c~0_combout  & (!\SW[7]~input_o  & !\SUB|FA6|c~2_combout )))

	.dataa(\REG_A|Data_Out [7]),
	.datab(\SUB|FA6|c~0_combout ),
	.datac(\SW[7]~input_o ),
	.datad(\SUB|FA6|c~2_combout ),
	.cin(gnd),
	.combout(\SUB|FA8|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA8|s~0 .lut_mask = 16'h0A2B;
defparam \SUB|FA8|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N26
fiftyfivenm_lcell_comb \control|Sub~1 (
// Equation(s):
// \control|Sub~1_combout  = (\REG_A|Data_Out~6_combout  & (\control|Sub~0_combout  & ((!\REG_B|Data_Out [0]) # (!\control|always1~1_combout ))))

	.dataa(\control|always1~1_combout ),
	.datab(\REG_B|Data_Out [0]),
	.datac(\REG_A|Data_Out~6_combout ),
	.datad(\control|Sub~0_combout ),
	.cin(gnd),
	.combout(\control|Sub~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Sub~1 .lut_mask = 16'h7000;
defparam \control|Sub~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N1
dffeas \Xval~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Xval~0_combout ),
	.asdata(\SUB|FA8|s~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|Sub~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Xval~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Xval~reg0 .is_wysiwyg = "true";
defparam \Xval~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
fiftyfivenm_lcell_comb \REG_A|Data_Out~28 (
// Equation(s):
// \REG_A|Data_Out~28_combout  = (\Xval~reg0_q  & (((!\control|always1~6_combout  & !\control|Sub~0_combout )) # (!\REG_A|Data_Out~6_combout )))

	.dataa(\Xval~reg0_q ),
	.datab(\REG_A|Data_Out~6_combout ),
	.datac(\control|always1~6_combout ),
	.datad(\control|Sub~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~28_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~28 .lut_mask = 16'h222A;
defparam \REG_A|Data_Out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N18
fiftyfivenm_lcell_comb \ADD|FA7|s~0 (
// Equation(s):
// \ADD|FA7|s~0_combout  = \SW[7]~input_o  $ (\REG_A|Data_Out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[7]~input_o ),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\ADD|FA7|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA7|s~0 .lut_mask = 16'h0FF0;
defparam \ADD|FA7|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
fiftyfivenm_lcell_comb \REG_A|Data_Out~18 (
// Equation(s):
// \REG_A|Data_Out~18_combout  = (\REG_A|Data_Out~6_combout  & (\control|Sub~0_combout  & ((!\REG_B|Data_Out [0]) # (!\control|always1~1_combout ))))

	.dataa(\control|always1~1_combout ),
	.datab(\REG_A|Data_Out~6_combout ),
	.datac(\REG_B|Data_Out [0]),
	.datad(\control|Sub~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~18 .lut_mask = 16'h4C00;
defparam \REG_A|Data_Out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
fiftyfivenm_lcell_comb \REG_A|Data_Out~26 (
// Equation(s):
// \REG_A|Data_Out~26_combout  = (\REG_A|Data_Out~18_combout  & (\ADD|FA7|s~0_combout  $ (((!\SUB|FA6|c~0_combout  & !\SUB|FA6|c~2_combout )))))

	.dataa(\SUB|FA6|c~0_combout ),
	.datab(\ADD|FA7|s~0_combout ),
	.datac(\REG_A|Data_Out~18_combout ),
	.datad(\SUB|FA6|c~2_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~26_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~26 .lut_mask = 16'hC090;
defparam \REG_A|Data_Out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
fiftyfivenm_lcell_comb \REG_A|Data_Out~27 (
// Equation(s):
// \REG_A|Data_Out~27_combout  = (\control|Add~0_combout  & (\REG_A|Data_Out [7] $ (\SW[7]~input_o  $ (\ADD|FA6|c~0_combout ))))

	.dataa(\REG_A|Data_Out [7]),
	.datab(\SW[7]~input_o ),
	.datac(\control|Add~0_combout ),
	.datad(\ADD|FA6|c~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~27_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~27 .lut_mask = 16'h9060;
defparam \REG_A|Data_Out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
fiftyfivenm_lcell_comb \REG_A|Data_Out~29 (
// Equation(s):
// \REG_A|Data_Out~29_combout  = (\Xval~1_combout  & ((\REG_A|Data_Out~28_combout ) # ((\REG_A|Data_Out~26_combout ) # (\REG_A|Data_Out~27_combout ))))

	.dataa(\REG_A|Data_Out~28_combout ),
	.datab(\Xval~1_combout ),
	.datac(\REG_A|Data_Out~26_combout ),
	.datad(\REG_A|Data_Out~27_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~29_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~29 .lut_mask = 16'hCCC8;
defparam \REG_A|Data_Out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N12
fiftyfivenm_lcell_comb \control|Shift~0 (
// Equation(s):
// \control|Shift~0_combout  = ((\REG_B|Data_Out [0] & ((\control|curr_state.I~q ) # (\control|always1~1_combout )))) # (!\REG_A|Data_Out~6_combout )

	.dataa(\control|curr_state.I~q ),
	.datab(\REG_B|Data_Out [0]),
	.datac(\control|always1~1_combout ),
	.datad(\REG_A|Data_Out~6_combout ),
	.cin(gnd),
	.combout(\control|Shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Shift~0 .lut_mask = 16'hC8FF;
defparam \control|Shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N30
fiftyfivenm_lcell_comb \REG_A|Data_Out[6]~13 (
// Equation(s):
// \REG_A|Data_Out[6]~13_combout  = ((\ALoad~combout ) # (!\Reset_Load_Clear~input_o )) # (!\control|Shift~0_combout )

	.dataa(\control|Shift~0_combout ),
	.datab(\Reset_Load_Clear~input_o ),
	.datac(gnd),
	.datad(\ALoad~combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out[6]~13 .lut_mask = 16'hFF77;
defparam \REG_A|Data_Out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N9
dffeas \REG_A|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[7] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
fiftyfivenm_lcell_comb \REG_A|Data_Out~24 (
// Equation(s):
// \REG_A|Data_Out~24_combout  = (\REG_A|Data_Out [7] & (((!\control|always1~6_combout  & !\control|Sub~0_combout )) # (!\REG_A|Data_Out~6_combout )))

	.dataa(\REG_A|Data_Out [7]),
	.datab(\REG_A|Data_Out~6_combout ),
	.datac(\control|always1~6_combout ),
	.datad(\control|Sub~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~24_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~24 .lut_mask = 16'h222A;
defparam \REG_A|Data_Out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
fiftyfivenm_lcell_comb \REG_A|Data_Out~23 (
// Equation(s):
// \REG_A|Data_Out~23_combout  = (\control|Add~0_combout  & (\REG_A|Data_Out [6] $ (\SW[6]~input_o  $ (\ADD|FA5|c~0_combout ))))

	.dataa(\REG_A|Data_Out [6]),
	.datab(\SW[6]~input_o ),
	.datac(\control|Add~0_combout ),
	.datad(\ADD|FA5|c~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~23_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~23 .lut_mask = 16'h9060;
defparam \REG_A|Data_Out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N24
fiftyfivenm_lcell_comb \SUB|FA5|c~0 (
// Equation(s):
// \SUB|FA5|c~0_combout  = (\SW[5]~input_o  & (\REG_A|Data_Out [5] & \SUB|FA4|c~0_combout )) # (!\SW[5]~input_o  & ((\REG_A|Data_Out [5]) # (\SUB|FA4|c~0_combout )))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(\REG_A|Data_Out [5]),
	.datad(\SUB|FA4|c~0_combout ),
	.cin(gnd),
	.combout(\SUB|FA5|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA5|c~0 .lut_mask = 16'hF550;
defparam \SUB|FA5|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
fiftyfivenm_lcell_comb \REG_A|Data_Out~22 (
// Equation(s):
// \REG_A|Data_Out~22_combout  = (\REG_A|Data_Out~18_combout  & (\REG_A|Data_Out [6] $ (\SW[6]~input_o  $ (!\SUB|FA5|c~0_combout ))))

	.dataa(\REG_A|Data_Out [6]),
	.datab(\SW[6]~input_o ),
	.datac(\REG_A|Data_Out~18_combout ),
	.datad(\SUB|FA5|c~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~22_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~22 .lut_mask = 16'h6090;
defparam \REG_A|Data_Out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N26
fiftyfivenm_lcell_comb \REG_A|Data_Out~25 (
// Equation(s):
// \REG_A|Data_Out~25_combout  = (\Xval~1_combout  & ((\REG_A|Data_Out~24_combout ) # ((\REG_A|Data_Out~23_combout ) # (\REG_A|Data_Out~22_combout ))))

	.dataa(\REG_A|Data_Out~24_combout ),
	.datab(\Xval~1_combout ),
	.datac(\REG_A|Data_Out~23_combout ),
	.datad(\REG_A|Data_Out~22_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~25_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~25 .lut_mask = 16'hCCC8;
defparam \REG_A|Data_Out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N27
dffeas \REG_A|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[6] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N6
fiftyfivenm_lcell_comb \REG_A|Data_Out~20 (
// Equation(s):
// \REG_A|Data_Out~20_combout  = (\REG_A|Data_Out [6] & (((!\control|always1~6_combout  & !\control|Sub~0_combout )) # (!\REG_A|Data_Out~6_combout )))

	.dataa(\REG_A|Data_Out [6]),
	.datab(\control|always1~6_combout ),
	.datac(\REG_A|Data_Out~6_combout ),
	.datad(\control|Sub~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~20 .lut_mask = 16'h0A2A;
defparam \REG_A|Data_Out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
fiftyfivenm_lcell_comb \ADD|FA5|s (
// Equation(s):
// \ADD|FA5|s~combout  = \SW[5]~input_o  $ (\REG_A|Data_Out [5] $ (((\ADD|FA4|c~0_combout ) # (\ADD|FA4|c~2_combout ))))

	.dataa(\ADD|FA4|c~0_combout ),
	.datab(\SW[5]~input_o ),
	.datac(\REG_A|Data_Out [5]),
	.datad(\ADD|FA4|c~2_combout ),
	.cin(gnd),
	.combout(\ADD|FA5|s~combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA5|s .lut_mask = 16'hC396;
defparam \ADD|FA5|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N14
fiftyfivenm_lcell_comb \SUB|FA5|s (
// Equation(s):
// \SUB|FA5|s~combout  = \SW[5]~input_o  $ (\REG_A|Data_Out [5] $ (\SUB|FA4|c~0_combout ))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(\REG_A|Data_Out [5]),
	.datad(\SUB|FA4|c~0_combout ),
	.cin(gnd),
	.combout(\SUB|FA5|s~combout ),
	.cout());
// synopsys translate_off
defparam \SUB|FA5|s .lut_mask = 16'hA55A;
defparam \SUB|FA5|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N24
fiftyfivenm_lcell_comb \REG_A|Data_Out~21 (
// Equation(s):
// \REG_A|Data_Out~21_combout  = (\control|Add~0_combout  & (((\ADD|FA5|s~combout )))) # (!\control|Add~0_combout  & (\control|Sub~1_combout  & ((!\SUB|FA5|s~combout ))))

	.dataa(\control|Sub~1_combout ),
	.datab(\control|Add~0_combout ),
	.datac(\ADD|FA5|s~combout ),
	.datad(\SUB|FA5|s~combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~21_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~21 .lut_mask = 16'hC0E2;
defparam \REG_A|Data_Out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N4
fiftyfivenm_lcell_comb \REG_A|Data_Out~34 (
// Equation(s):
// \REG_A|Data_Out~34_combout  = (\Reset_Load_Clear~input_o  & (\Run~input_o  & ((\REG_A|Data_Out~20_combout ) # (\REG_A|Data_Out~21_combout ))))

	.dataa(\REG_A|Data_Out~20_combout ),
	.datab(\Reset_Load_Clear~input_o ),
	.datac(\Run~input_o ),
	.datad(\REG_A|Data_Out~21_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~34_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~34 .lut_mask = 16'hC080;
defparam \REG_A|Data_Out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N5
dffeas \REG_A|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[5] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N22
fiftyfivenm_lcell_comb \ADD|FA4|s~0 (
// Equation(s):
// \ADD|FA4|s~0_combout  = \REG_A|Data_Out [4] $ (\SW[4]~input_o )

	.dataa(\REG_A|Data_Out [4]),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADD|FA4|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA4|s~0 .lut_mask = 16'h5A5A;
defparam \ADD|FA4|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N24
fiftyfivenm_lcell_comb \ADD|FA4|s (
// Equation(s):
// \ADD|FA4|s~combout  = \ADD|FA4|s~0_combout  $ (((\SW[3]~input_o  & ((\REG_A|Data_Out [3]) # (\ADD|FA2|c~0_combout ))) # (!\SW[3]~input_o  & (\REG_A|Data_Out [3] & \ADD|FA2|c~0_combout ))))

	.dataa(\ADD|FA4|s~0_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\REG_A|Data_Out [3]),
	.datad(\ADD|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\ADD|FA4|s~combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA4|s .lut_mask = 16'h566A;
defparam \ADD|FA4|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N26
fiftyfivenm_lcell_comb \REG_A|Data_Out~17 (
// Equation(s):
// \REG_A|Data_Out~17_combout  = (\control|Add~0_combout  & (((\ADD|FA4|s~combout )))) # (!\control|Add~0_combout  & (\REG_A|Data_Out [5] & ((!\control|Sub~1_combout ))))

	.dataa(\REG_A|Data_Out [5]),
	.datab(\ADD|FA4|s~combout ),
	.datac(\control|Add~0_combout ),
	.datad(\control|Sub~1_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~17 .lut_mask = 16'hC0CA;
defparam \REG_A|Data_Out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N20
fiftyfivenm_lcell_comb \REG_A|Data_Out~19 (
// Equation(s):
// \REG_A|Data_Out~19_combout  = (\Xval~1_combout  & ((\REG_A|Data_Out~17_combout ) # ((!\SUB|FA4|s~combout  & \REG_A|Data_Out~18_combout ))))

	.dataa(\SUB|FA4|s~combout ),
	.datab(\Xval~1_combout ),
	.datac(\REG_A|Data_Out~17_combout ),
	.datad(\REG_A|Data_Out~18_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~19 .lut_mask = 16'hC4C0;
defparam \REG_A|Data_Out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N21
dffeas \REG_A|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[4] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N20
fiftyfivenm_lcell_comb \REG_A|Data_Out~16 (
// Equation(s):
// \REG_A|Data_Out~16_combout  = (!\control|Add~0_combout  & ((\control|Sub~1_combout  & (!\SUB|FA3|s~combout )) # (!\control|Sub~1_combout  & ((\REG_A|Data_Out [4])))))

	.dataa(\SUB|FA3|s~combout ),
	.datab(\REG_A|Data_Out [4]),
	.datac(\control|Sub~1_combout ),
	.datad(\control|Add~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~16 .lut_mask = 16'h005C;
defparam \REG_A|Data_Out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N10
fiftyfivenm_lcell_comb \REG_A|Data_Out~33 (
// Equation(s):
// \REG_A|Data_Out~33_combout  = (\Run~input_o  & (\Reset_Load_Clear~input_o  & ((\REG_A|Data_Out~32_combout ) # (\REG_A|Data_Out~16_combout ))))

	.dataa(\REG_A|Data_Out~32_combout ),
	.datab(\Run~input_o ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\REG_A|Data_Out~16_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~33_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~33 .lut_mask = 16'hC080;
defparam \REG_A|Data_Out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N11
dffeas \REG_A|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[3] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N16
fiftyfivenm_lcell_comb \ADD|FA2|s~2 (
// Equation(s):
// \ADD|FA2|s~2_combout  = \REG_A|Data_Out [2] $ (\SW[2]~input_o )

	.dataa(\REG_A|Data_Out [2]),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADD|FA2|s~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADD|FA2|s~2 .lut_mask = 16'h5A5A;
defparam \ADD|FA2|s~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N10
fiftyfivenm_lcell_comb \REG_A|Data_Out~14 (
// Equation(s):
// \REG_A|Data_Out~14_combout  = (\control|Sub~1_combout  & ((\ADD|FA2|s~2_combout  $ (!\SUB|FA1|c~0_combout )))) # (!\control|Sub~1_combout  & (\REG_A|Data_Out [3]))

	.dataa(\REG_A|Data_Out [3]),
	.datab(\ADD|FA2|s~2_combout ),
	.datac(\SUB|FA1|c~0_combout ),
	.datad(\control|Sub~1_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~14 .lut_mask = 16'hC3AA;
defparam \REG_A|Data_Out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N22
fiftyfivenm_lcell_comb \REG_A|Data_Out~15 (
// Equation(s):
// \REG_A|Data_Out~15_combout  = (\Xval~1_combout  & ((\control|Add~0_combout  & (\ADD|FA2|s~combout )) # (!\control|Add~0_combout  & ((\REG_A|Data_Out~14_combout )))))

	.dataa(\ADD|FA2|s~combout ),
	.datab(\Xval~1_combout ),
	.datac(\control|Add~0_combout ),
	.datad(\REG_A|Data_Out~14_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~15 .lut_mask = 16'h8C80;
defparam \REG_A|Data_Out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N23
dffeas \REG_A|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[2] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N20
fiftyfivenm_lcell_comb \REG_A|Data_Out~11 (
// Equation(s):
// \REG_A|Data_Out~11_combout  = (\control|Sub~1_combout  & (((\SW[0]~input_o )))) # (!\control|Sub~1_combout  & (\REG_A|Data_Out [2] $ (((\REG_A|Data_Out~10_combout )))))

	.dataa(\REG_A|Data_Out [2]),
	.datab(\SW[0]~input_o ),
	.datac(\REG_A|Data_Out~10_combout ),
	.datad(\control|Sub~1_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~11 .lut_mask = 16'hCC5A;
defparam \REG_A|Data_Out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N4
fiftyfivenm_lcell_comb \REG_A|Data_Out~12 (
// Equation(s):
// \REG_A|Data_Out~12_combout  = (\Xval~1_combout  & (\REG_A|Data_Out~10_combout  $ (((!\control|Add~0_combout  & \REG_A|Data_Out~11_combout )))))

	.dataa(\REG_A|Data_Out~10_combout ),
	.datab(\Xval~1_combout ),
	.datac(\control|Add~0_combout ),
	.datad(\REG_A|Data_Out~11_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~12 .lut_mask = 16'h8488;
defparam \REG_A|Data_Out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N5
dffeas \REG_A|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[1] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N4
fiftyfivenm_lcell_comb \REG_A|Data_Out~8 (
// Equation(s):
// \REG_A|Data_Out~8_combout  = (\control|Shift~0_combout  & ((\REG_A|Data_Out [0]))) # (!\control|Shift~0_combout  & (\REG_A|Data_Out [1]))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [0]),
	.datac(gnd),
	.datad(\control|Shift~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~8 .lut_mask = 16'hCCAA;
defparam \REG_A|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
fiftyfivenm_lcell_comb \REG_A|Data_Out~9 (
// Equation(s):
// \REG_A|Data_Out~9_combout  = (\ALoad~combout  & (\REG_A|Data_Out~7_combout  & ((\control|FollowO[0]~0_combout )))) # (!\ALoad~combout  & (((\REG_A|Data_Out~8_combout ))))

	.dataa(\ALoad~combout ),
	.datab(\REG_A|Data_Out~7_combout ),
	.datac(\REG_A|Data_Out~8_combout ),
	.datad(\control|FollowO[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~9 .lut_mask = 16'hD850;
defparam \REG_A|Data_Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N17
dffeas \REG_A|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[0] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N26
fiftyfivenm_lcell_comb \SWHex0|WideOr6~0 (
// Equation(s):
// \SWHex0|WideOr6~0_combout  = (\SW[3]~input_o  & (\SW[0]~input_o  & (\SW[1]~input_o  $ (\SW[2]~input_o )))) # (!\SW[3]~input_o  & (!\SW[1]~input_o  & (\SW[0]~input_o  $ (\SW[2]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\SWHex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex0|WideOr6~0 .lut_mask = 16'h2182;
defparam \SWHex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N0
fiftyfivenm_lcell_comb \SWHex0|WideOr5~0 (
// Equation(s):
// \SWHex0|WideOr5~0_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o  & (\SW[3]~input_o )) # (!\SW[0]~input_o  & ((\SW[2]~input_o ))))) # (!\SW[1]~input_o  & (\SW[2]~input_o  & (\SW[0]~input_o  $ (\SW[3]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\SWHex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex0|WideOr5~0 .lut_mask = 16'hD680;
defparam \SWHex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N2
fiftyfivenm_lcell_comb \SWHex0|WideOr4~0 (
// Equation(s):
// \SWHex0|WideOr4~0_combout  = (\SW[3]~input_o  & (\SW[2]~input_o  & ((\SW[1]~input_o ) # (!\SW[0]~input_o )))) # (!\SW[3]~input_o  & (!\SW[0]~input_o  & (\SW[1]~input_o  & !\SW[2]~input_o )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\SWHex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex0|WideOr4~0 .lut_mask = 16'hD004;
defparam \SWHex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N24
fiftyfivenm_lcell_comb \SWHex0|WideOr3~0 (
// Equation(s):
// \SWHex0|WideOr3~0_combout  = (\SW[1]~input_o  & ((\SW[2]~input_o  & ((\SW[0]~input_o ))) # (!\SW[2]~input_o  & (\SW[3]~input_o  & !\SW[0]~input_o )))) # (!\SW[1]~input_o  & (!\SW[3]~input_o  & (\SW[2]~input_o  $ (\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\SWHex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex0|WideOr3~0 .lut_mask = 16'h8924;
defparam \SWHex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N22
fiftyfivenm_lcell_comb \SWHex0|WideOr2~0 (
// Equation(s):
// \SWHex0|WideOr2~0_combout  = (\SW[1]~input_o  & (((!\SW[3]~input_o  & \SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[2]~input_o  & (!\SW[3]~input_o )) # (!\SW[2]~input_o  & ((\SW[0]~input_o )))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\SWHex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex0|WideOr2~0 .lut_mask = 16'h1F04;
defparam \SWHex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N24
fiftyfivenm_lcell_comb \SWHex0|WideOr1~0 (
// Equation(s):
// \SWHex0|WideOr1~0_combout  = (\SW[0]~input_o  & (\SW[3]~input_o  $ (((\SW[1]~input_o ) # (!\SW[2]~input_o ))))) # (!\SW[0]~input_o  & (\SW[1]~input_o  & (!\SW[3]~input_o  & !\SW[2]~input_o )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\SWHex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex0|WideOr1~0 .lut_mask = 16'h280E;
defparam \SWHex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N6
fiftyfivenm_lcell_comb \SWHex0|WideOr0~0 (
// Equation(s):
// \SWHex0|WideOr0~0_combout  = (\SW[0]~input_o  & ((\SW[3]~input_o ) # (\SW[1]~input_o  $ (\SW[2]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o ) # (\SW[3]~input_o  $ (\SW[2]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\SWHex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex0|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \SWHex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N12
fiftyfivenm_lcell_comb \SWHex1|WideOr6~0 (
// Equation(s):
// \SWHex1|WideOr6~0_combout  = (\SW[6]~input_o  & (!\SW[5]~input_o  & (\SW[4]~input_o  $ (!\SW[7]~input_o )))) # (!\SW[6]~input_o  & (\SW[4]~input_o  & (\SW[5]~input_o  $ (!\SW[7]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\SWHex1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex1|WideOr6~0 .lut_mask = 16'h4814;
defparam \SWHex1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N30
fiftyfivenm_lcell_comb \SWHex1|WideOr5~0 (
// Equation(s):
// \SWHex1|WideOr5~0_combout  = (\SW[5]~input_o  & ((\SW[4]~input_o  & ((\SW[7]~input_o ))) # (!\SW[4]~input_o  & (\SW[6]~input_o )))) # (!\SW[5]~input_o  & (\SW[6]~input_o  & (\SW[4]~input_o  $ (\SW[7]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\SWHex1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex1|WideOr5~0 .lut_mask = 16'hB860;
defparam \SWHex1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N8
fiftyfivenm_lcell_comb \SWHex1|WideOr4~0 (
// Equation(s):
// \SWHex1|WideOr4~0_combout  = (\SW[6]~input_o  & (\SW[7]~input_o  & ((\SW[5]~input_o ) # (!\SW[4]~input_o )))) # (!\SW[6]~input_o  & (\SW[5]~input_o  & (!\SW[4]~input_o  & !\SW[7]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\SWHex1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex1|WideOr4~0 .lut_mask = 16'hB002;
defparam \SWHex1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N6
fiftyfivenm_lcell_comb \SWHex1|WideOr3~0 (
// Equation(s):
// \SWHex1|WideOr3~0_combout  = (\SW[5]~input_o  & ((\SW[4]~input_o  & (\SW[6]~input_o )) # (!\SW[4]~input_o  & (!\SW[6]~input_o  & \SW[7]~input_o )))) # (!\SW[5]~input_o  & (!\SW[7]~input_o  & (\SW[4]~input_o  $ (\SW[6]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\SWHex1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex1|WideOr3~0 .lut_mask = 16'h8294;
defparam \SWHex1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N28
fiftyfivenm_lcell_comb \SWHex1|WideOr2~0 (
// Equation(s):
// \SWHex1|WideOr2~0_combout  = (\SW[5]~input_o  & (\SW[4]~input_o  & ((!\SW[7]~input_o )))) # (!\SW[5]~input_o  & ((\SW[6]~input_o  & ((!\SW[7]~input_o ))) # (!\SW[6]~input_o  & (\SW[4]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\SWHex1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex1|WideOr2~0 .lut_mask = 16'h04DC;
defparam \SWHex1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N26
fiftyfivenm_lcell_comb \SWHex1|WideOr1~0 (
// Equation(s):
// \SWHex1|WideOr1~0_combout  = (\SW[5]~input_o  & (!\SW[7]~input_o  & ((\SW[4]~input_o ) # (!\SW[6]~input_o )))) # (!\SW[5]~input_o  & (\SW[4]~input_o  & (\SW[6]~input_o  $ (!\SW[7]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\SWHex1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex1|WideOr1~0 .lut_mask = 16'h408E;
defparam \SWHex1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N16
fiftyfivenm_lcell_comb \SWHex1|WideOr0~0 (
// Equation(s):
// \SWHex1|WideOr0~0_combout  = (\SW[4]~input_o  & ((\SW[7]~input_o ) # (\SW[5]~input_o  $ (\SW[6]~input_o )))) # (!\SW[4]~input_o  & ((\SW[5]~input_o ) # (\SW[6]~input_o  $ (\SW[7]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\SWHex1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SWHex1|WideOr0~0 .lut_mask = 16'hEF7A;
defparam \SWHex1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N4
fiftyfivenm_lcell_comb \BHex0|WideOr6~0 (
// Equation(s):
// \BHex0|WideOr6~0_combout  = (\REG_B|Data_Out [3] & (\REG_B|Data_Out [0] & (\REG_B|Data_Out [1] $ (\REG_B|Data_Out [2])))) # (!\REG_B|Data_Out [3] & (!\REG_B|Data_Out [1] & (\REG_B|Data_Out [0] $ (\REG_B|Data_Out [2]))))

	.dataa(\REG_B|Data_Out [3]),
	.datab(\REG_B|Data_Out [1]),
	.datac(\REG_B|Data_Out [0]),
	.datad(\REG_B|Data_Out [2]),
	.cin(gnd),
	.combout(\BHex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr6~0 .lut_mask = 16'h2190;
defparam \BHex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N4
fiftyfivenm_lcell_comb \BHex0|WideOr5~0 (
// Equation(s):
// \BHex0|WideOr5~0_combout  = (\REG_B|Data_Out [1] & ((\REG_B|Data_Out [0] & ((\REG_B|Data_Out [3]))) # (!\REG_B|Data_Out [0] & (\REG_B|Data_Out [2])))) # (!\REG_B|Data_Out [1] & (\REG_B|Data_Out [2] & (\REG_B|Data_Out [0] $ (\REG_B|Data_Out [3]))))

	.dataa(\REG_B|Data_Out [2]),
	.datab(\REG_B|Data_Out [1]),
	.datac(\REG_B|Data_Out [0]),
	.datad(\REG_B|Data_Out [3]),
	.cin(gnd),
	.combout(\BHex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr5~0 .lut_mask = 16'hCA28;
defparam \BHex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N2
fiftyfivenm_lcell_comb \BHex0|WideOr4~0 (
// Equation(s):
// \BHex0|WideOr4~0_combout  = (\REG_B|Data_Out [3] & (\REG_B|Data_Out [2] & ((\REG_B|Data_Out [1]) # (!\REG_B|Data_Out [0])))) # (!\REG_B|Data_Out [3] & (\REG_B|Data_Out [1] & (!\REG_B|Data_Out [0] & !\REG_B|Data_Out [2])))

	.dataa(\REG_B|Data_Out [3]),
	.datab(\REG_B|Data_Out [1]),
	.datac(\REG_B|Data_Out [0]),
	.datad(\REG_B|Data_Out [2]),
	.cin(gnd),
	.combout(\BHex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr4~0 .lut_mask = 16'h8A04;
defparam \BHex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N0
fiftyfivenm_lcell_comb \BHex0|WideOr3~0 (
// Equation(s):
// \BHex0|WideOr3~0_combout  = (\REG_B|Data_Out [1] & ((\REG_B|Data_Out [0] & ((\REG_B|Data_Out [2]))) # (!\REG_B|Data_Out [0] & (\REG_B|Data_Out [3] & !\REG_B|Data_Out [2])))) # (!\REG_B|Data_Out [1] & (!\REG_B|Data_Out [3] & (\REG_B|Data_Out [0] $ 
// (\REG_B|Data_Out [2]))))

	.dataa(\REG_B|Data_Out [3]),
	.datab(\REG_B|Data_Out [1]),
	.datac(\REG_B|Data_Out [0]),
	.datad(\REG_B|Data_Out [2]),
	.cin(gnd),
	.combout(\BHex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr3~0 .lut_mask = 16'hC118;
defparam \BHex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N30
fiftyfivenm_lcell_comb \BHex0|WideOr2~0 (
// Equation(s):
// \BHex0|WideOr2~0_combout  = (\REG_B|Data_Out [1] & (!\REG_B|Data_Out [3] & (\REG_B|Data_Out [0]))) # (!\REG_B|Data_Out [1] & ((\REG_B|Data_Out [2] & (!\REG_B|Data_Out [3])) # (!\REG_B|Data_Out [2] & ((\REG_B|Data_Out [0])))))

	.dataa(\REG_B|Data_Out [3]),
	.datab(\REG_B|Data_Out [1]),
	.datac(\REG_B|Data_Out [0]),
	.datad(\REG_B|Data_Out [2]),
	.cin(gnd),
	.combout(\BHex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr2~0 .lut_mask = 16'h5170;
defparam \BHex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N16
fiftyfivenm_lcell_comb \BHex0|WideOr1~0 (
// Equation(s):
// \BHex0|WideOr1~0_combout  = (\REG_B|Data_Out [1] & (!\REG_B|Data_Out [3] & ((\REG_B|Data_Out [0]) # (!\REG_B|Data_Out [2])))) # (!\REG_B|Data_Out [1] & (\REG_B|Data_Out [0] & (\REG_B|Data_Out [3] $ (!\REG_B|Data_Out [2]))))

	.dataa(\REG_B|Data_Out [3]),
	.datab(\REG_B|Data_Out [1]),
	.datac(\REG_B|Data_Out [0]),
	.datad(\REG_B|Data_Out [2]),
	.cin(gnd),
	.combout(\BHex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr1~0 .lut_mask = 16'h6054;
defparam \BHex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N14
fiftyfivenm_lcell_comb \BHex0|WideOr0~0 (
// Equation(s):
// \BHex0|WideOr0~0_combout  = (\REG_B|Data_Out [0] & ((\REG_B|Data_Out [3]) # (\REG_B|Data_Out [2] $ (\REG_B|Data_Out [1])))) # (!\REG_B|Data_Out [0] & ((\REG_B|Data_Out [1]) # (\REG_B|Data_Out [2] $ (\REG_B|Data_Out [3]))))

	.dataa(\REG_B|Data_Out [2]),
	.datab(\REG_B|Data_Out [1]),
	.datac(\REG_B|Data_Out [0]),
	.datad(\REG_B|Data_Out [3]),
	.cin(gnd),
	.combout(\BHex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex0|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \BHex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N20
fiftyfivenm_lcell_comb \BHex1|WideOr6~0 (
// Equation(s):
// \BHex1|WideOr6~0_combout  = (\REG_B|Data_Out [7] & (\REG_B|Data_Out [4] & (\REG_B|Data_Out [6] $ (\REG_B|Data_Out [5])))) # (!\REG_B|Data_Out [7] & (!\REG_B|Data_Out [5] & (\REG_B|Data_Out [4] $ (\REG_B|Data_Out [6]))))

	.dataa(\REG_B|Data_Out [7]),
	.datab(\REG_B|Data_Out [4]),
	.datac(\REG_B|Data_Out [6]),
	.datad(\REG_B|Data_Out [5]),
	.cin(gnd),
	.combout(\BHex1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr6~0 .lut_mask = 16'h0894;
defparam \BHex1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N26
fiftyfivenm_lcell_comb \BHex1|WideOr5~0 (
// Equation(s):
// \BHex1|WideOr5~0_combout  = (\REG_B|Data_Out [7] & ((\REG_B|Data_Out [4] & ((\REG_B|Data_Out [5]))) # (!\REG_B|Data_Out [4] & (\REG_B|Data_Out [6])))) # (!\REG_B|Data_Out [7] & (\REG_B|Data_Out [6] & (\REG_B|Data_Out [4] $ (\REG_B|Data_Out [5]))))

	.dataa(\REG_B|Data_Out [7]),
	.datab(\REG_B|Data_Out [4]),
	.datac(\REG_B|Data_Out [6]),
	.datad(\REG_B|Data_Out [5]),
	.cin(gnd),
	.combout(\BHex1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr5~0 .lut_mask = 16'hB860;
defparam \BHex1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N12
fiftyfivenm_lcell_comb \BHex1|WideOr4~0 (
// Equation(s):
// \BHex1|WideOr4~0_combout  = (\REG_B|Data_Out [7] & (\REG_B|Data_Out [6] & ((\REG_B|Data_Out [5]) # (!\REG_B|Data_Out [4])))) # (!\REG_B|Data_Out [7] & (!\REG_B|Data_Out [4] & (!\REG_B|Data_Out [6] & \REG_B|Data_Out [5])))

	.dataa(\REG_B|Data_Out [7]),
	.datab(\REG_B|Data_Out [4]),
	.datac(\REG_B|Data_Out [6]),
	.datad(\REG_B|Data_Out [5]),
	.cin(gnd),
	.combout(\BHex1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr4~0 .lut_mask = 16'hA120;
defparam \BHex1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N22
fiftyfivenm_lcell_comb \BHex1|WideOr3~0 (
// Equation(s):
// \BHex1|WideOr3~0_combout  = (\REG_B|Data_Out [5] & ((\REG_B|Data_Out [6] & ((\REG_B|Data_Out [4]))) # (!\REG_B|Data_Out [6] & (\REG_B|Data_Out [7] & !\REG_B|Data_Out [4])))) # (!\REG_B|Data_Out [5] & (!\REG_B|Data_Out [7] & (\REG_B|Data_Out [6] $ 
// (\REG_B|Data_Out [4]))))

	.dataa(\REG_B|Data_Out [7]),
	.datab(\REG_B|Data_Out [6]),
	.datac(\REG_B|Data_Out [4]),
	.datad(\REG_B|Data_Out [5]),
	.cin(gnd),
	.combout(\BHex1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr3~0 .lut_mask = 16'hC214;
defparam \BHex1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N10
fiftyfivenm_lcell_comb \BHex1|WideOr2~0 (
// Equation(s):
// \BHex1|WideOr2~0_combout  = (\REG_B|Data_Out [5] & (!\REG_B|Data_Out [7] & (\REG_B|Data_Out [4]))) # (!\REG_B|Data_Out [5] & ((\REG_B|Data_Out [6] & (!\REG_B|Data_Out [7])) # (!\REG_B|Data_Out [6] & ((\REG_B|Data_Out [4])))))

	.dataa(\REG_B|Data_Out [7]),
	.datab(\REG_B|Data_Out [4]),
	.datac(\REG_B|Data_Out [6]),
	.datad(\REG_B|Data_Out [5]),
	.cin(gnd),
	.combout(\BHex1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr2~0 .lut_mask = 16'h445C;
defparam \BHex1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N4
fiftyfivenm_lcell_comb \BHex1|WideOr1~0 (
// Equation(s):
// \BHex1|WideOr1~0_combout  = (\REG_B|Data_Out [4] & (\REG_B|Data_Out [7] $ (((\REG_B|Data_Out [5]) # (!\REG_B|Data_Out [6]))))) # (!\REG_B|Data_Out [4] & (!\REG_B|Data_Out [7] & (!\REG_B|Data_Out [6] & \REG_B|Data_Out [5])))

	.dataa(\REG_B|Data_Out [7]),
	.datab(\REG_B|Data_Out [4]),
	.datac(\REG_B|Data_Out [6]),
	.datad(\REG_B|Data_Out [5]),
	.cin(gnd),
	.combout(\BHex1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr1~0 .lut_mask = 16'h4584;
defparam \BHex1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N14
fiftyfivenm_lcell_comb \BHex1|WideOr0~0 (
// Equation(s):
// \BHex1|WideOr0~0_combout  = (\REG_B|Data_Out [4] & ((\REG_B|Data_Out [7]) # (\REG_B|Data_Out [6] $ (\REG_B|Data_Out [5])))) # (!\REG_B|Data_Out [4] & ((\REG_B|Data_Out [5]) # (\REG_B|Data_Out [7] $ (\REG_B|Data_Out [6]))))

	.dataa(\REG_B|Data_Out [7]),
	.datab(\REG_B|Data_Out [4]),
	.datac(\REG_B|Data_Out [6]),
	.datad(\REG_B|Data_Out [5]),
	.cin(gnd),
	.combout(\BHex1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BHex1|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \BHex1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N0
fiftyfivenm_lcell_comb \AHex0|WideOr6~0 (
// Equation(s):
// \AHex0|WideOr6~0_combout  = (\REG_A|Data_Out [2] & (!\REG_A|Data_Out [1] & (\REG_A|Data_Out [0] $ (!\REG_A|Data_Out [3])))) # (!\REG_A|Data_Out [2] & (\REG_A|Data_Out [0] & (\REG_A|Data_Out [1] $ (!\REG_A|Data_Out [3]))))

	.dataa(\REG_A|Data_Out [2]),
	.datab(\REG_A|Data_Out [1]),
	.datac(\REG_A|Data_Out [0]),
	.datad(\REG_A|Data_Out [3]),
	.cin(gnd),
	.combout(\AHex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr6~0 .lut_mask = 16'h6012;
defparam \AHex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N2
fiftyfivenm_lcell_comb \AHex0|WideOr5~0 (
// Equation(s):
// \AHex0|WideOr5~0_combout  = (\REG_A|Data_Out [1] & ((\REG_A|Data_Out [0] & (\REG_A|Data_Out [3])) # (!\REG_A|Data_Out [0] & ((\REG_A|Data_Out [2]))))) # (!\REG_A|Data_Out [1] & (\REG_A|Data_Out [2] & (\REG_A|Data_Out [0] $ (\REG_A|Data_Out [3]))))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [0]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [2]),
	.cin(gnd),
	.combout(\AHex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr5~0 .lut_mask = 16'hB680;
defparam \AHex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
fiftyfivenm_lcell_comb \AHex0|WideOr4~0 (
// Equation(s):
// \AHex0|WideOr4~0_combout  = (\REG_A|Data_Out [3] & (\REG_A|Data_Out [2] & ((\REG_A|Data_Out [1]) # (!\REG_A|Data_Out [0])))) # (!\REG_A|Data_Out [3] & (\REG_A|Data_Out [1] & (!\REG_A|Data_Out [0] & !\REG_A|Data_Out [2])))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [0]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [2]),
	.cin(gnd),
	.combout(\AHex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr4~0 .lut_mask = 16'hB002;
defparam \AHex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N8
fiftyfivenm_lcell_comb \AHex0|WideOr3~0 (
// Equation(s):
// \AHex0|WideOr3~0_combout  = (\REG_A|Data_Out [1] & ((\REG_A|Data_Out [2] & ((\REG_A|Data_Out [0]))) # (!\REG_A|Data_Out [2] & (\REG_A|Data_Out [3] & !\REG_A|Data_Out [0])))) # (!\REG_A|Data_Out [1] & (!\REG_A|Data_Out [3] & (\REG_A|Data_Out [2] $ 
// (\REG_A|Data_Out [0]))))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [2]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\AHex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr3~0 .lut_mask = 16'h8924;
defparam \AHex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N26
fiftyfivenm_lcell_comb \AHex0|WideOr2~0 (
// Equation(s):
// \AHex0|WideOr2~0_combout  = (\REG_A|Data_Out [1] & (((!\REG_A|Data_Out [3] & \REG_A|Data_Out [0])))) # (!\REG_A|Data_Out [1] & ((\REG_A|Data_Out [2] & (!\REG_A|Data_Out [3])) # (!\REG_A|Data_Out [2] & ((\REG_A|Data_Out [0])))))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [2]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\AHex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr2~0 .lut_mask = 16'h1F04;
defparam \AHex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N6
fiftyfivenm_lcell_comb \AHex0|WideOr1~0 (
// Equation(s):
// \AHex0|WideOr1~0_combout  = (\REG_A|Data_Out [2] & (\REG_A|Data_Out [0] & (\REG_A|Data_Out [1] $ (\REG_A|Data_Out [3])))) # (!\REG_A|Data_Out [2] & (!\REG_A|Data_Out [3] & ((\REG_A|Data_Out [1]) # (\REG_A|Data_Out [0]))))

	.dataa(\REG_A|Data_Out [2]),
	.datab(\REG_A|Data_Out [1]),
	.datac(\REG_A|Data_Out [0]),
	.datad(\REG_A|Data_Out [3]),
	.cin(gnd),
	.combout(\AHex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr1~0 .lut_mask = 16'h20D4;
defparam \AHex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N24
fiftyfivenm_lcell_comb \AHex0|WideOr0~0 (
// Equation(s):
// \AHex0|WideOr0~0_combout  = (\REG_A|Data_Out [0] & ((\REG_A|Data_Out [3]) # (\REG_A|Data_Out [1] $ (\REG_A|Data_Out [2])))) # (!\REG_A|Data_Out [0] & ((\REG_A|Data_Out [1]) # (\REG_A|Data_Out [2] $ (\REG_A|Data_Out [3]))))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [2]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\AHex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex0|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \AHex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N12
fiftyfivenm_lcell_comb \AHex1|WideOr6~0 (
// Equation(s):
// \AHex1|WideOr6~0_combout  = (\REG_A|Data_Out [6] & (!\REG_A|Data_Out [5] & (\REG_A|Data_Out [4] $ (!\REG_A|Data_Out [7])))) # (!\REG_A|Data_Out [6] & (\REG_A|Data_Out [4] & (\REG_A|Data_Out [5] $ (!\REG_A|Data_Out [7]))))

	.dataa(\REG_A|Data_Out [6]),
	.datab(\REG_A|Data_Out [5]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr6~0 .lut_mask = 16'h6012;
defparam \AHex1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N6
fiftyfivenm_lcell_comb \AHex1|WideOr5~0 (
// Equation(s):
// \AHex1|WideOr5~0_combout  = (\REG_A|Data_Out [5] & ((\REG_A|Data_Out [4] & ((\REG_A|Data_Out [7]))) # (!\REG_A|Data_Out [4] & (\REG_A|Data_Out [6])))) # (!\REG_A|Data_Out [5] & (\REG_A|Data_Out [6] & (\REG_A|Data_Out [4] $ (\REG_A|Data_Out [7]))))

	.dataa(\REG_A|Data_Out [6]),
	.datab(\REG_A|Data_Out [5]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr5~0 .lut_mask = 16'hCA28;
defparam \AHex1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N0
fiftyfivenm_lcell_comb \AHex1|WideOr4~0 (
// Equation(s):
// \AHex1|WideOr4~0_combout  = (\REG_A|Data_Out [6] & (\REG_A|Data_Out [7] & ((\REG_A|Data_Out [5]) # (!\REG_A|Data_Out [4])))) # (!\REG_A|Data_Out [6] & (\REG_A|Data_Out [5] & (!\REG_A|Data_Out [4] & !\REG_A|Data_Out [7])))

	.dataa(\REG_A|Data_Out [6]),
	.datab(\REG_A|Data_Out [5]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr4~0 .lut_mask = 16'h8A04;
defparam \AHex1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N30
fiftyfivenm_lcell_comb \AHex1|WideOr3~0 (
// Equation(s):
// \AHex1|WideOr3~0_combout  = (\REG_A|Data_Out [5] & ((\REG_A|Data_Out [6] & (\REG_A|Data_Out [4])) # (!\REG_A|Data_Out [6] & (!\REG_A|Data_Out [4] & \REG_A|Data_Out [7])))) # (!\REG_A|Data_Out [5] & (!\REG_A|Data_Out [7] & (\REG_A|Data_Out [6] $ 
// (\REG_A|Data_Out [4]))))

	.dataa(\REG_A|Data_Out [6]),
	.datab(\REG_A|Data_Out [5]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr3~0 .lut_mask = 16'h8492;
defparam \AHex1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N16
fiftyfivenm_lcell_comb \AHex1|WideOr2~0 (
// Equation(s):
// \AHex1|WideOr2~0_combout  = (\REG_A|Data_Out [5] & (((\REG_A|Data_Out [4] & !\REG_A|Data_Out [7])))) # (!\REG_A|Data_Out [5] & ((\REG_A|Data_Out [6] & ((!\REG_A|Data_Out [7]))) # (!\REG_A|Data_Out [6] & (\REG_A|Data_Out [4]))))

	.dataa(\REG_A|Data_Out [6]),
	.datab(\REG_A|Data_Out [5]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr2~0 .lut_mask = 16'h10F2;
defparam \AHex1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N10
fiftyfivenm_lcell_comb \AHex1|WideOr1~0 (
// Equation(s):
// \AHex1|WideOr1~0_combout  = (\REG_A|Data_Out [6] & (\REG_A|Data_Out [4] & (\REG_A|Data_Out [5] $ (\REG_A|Data_Out [7])))) # (!\REG_A|Data_Out [6] & (!\REG_A|Data_Out [7] & ((\REG_A|Data_Out [5]) # (\REG_A|Data_Out [4]))))

	.dataa(\REG_A|Data_Out [6]),
	.datab(\REG_A|Data_Out [5]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr1~0 .lut_mask = 16'h20D4;
defparam \AHex1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N28
fiftyfivenm_lcell_comb \AHex1|WideOr0~0 (
// Equation(s):
// \AHex1|WideOr0~0_combout  = (\REG_A|Data_Out [4] & ((\REG_A|Data_Out [7]) # (\REG_A|Data_Out [6] $ (\REG_A|Data_Out [5])))) # (!\REG_A|Data_Out [4] & ((\REG_A|Data_Out [5]) # (\REG_A|Data_Out [6] $ (\REG_A|Data_Out [7]))))

	.dataa(\REG_A|Data_Out [6]),
	.datab(\REG_A|Data_Out [5]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\AHex1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHex1|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \AHex1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign Xval = \Xval~output_o ;

assign Add = \Add~output_o ;

assign Sub = \Sub~output_o ;

assign Shift = \Shift~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
