(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2022-10-06T23:10:58Z")
 (DESIGN "RPI_PSOC5_CARD_TEST_STATION")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "RPI_PSOC5_CARD_TEST_STATION")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb SCL0\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL0\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA0\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA0\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ord_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_EEPROM\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C1\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C1\:bI2C_UDB\:Shifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\).pad_out LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:Net_643_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:Shifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:bus_busy_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:clk_eq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:clkgen_tc2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:lost_arb_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_reset\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:m_state_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:scl_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:scl_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:sda_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:sda_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:sda_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:bI2C_UDB\:status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\I2C1\:sda_x_wire\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 LED\(0\).pin_input (7.830:7.830:7.830))
    (INTERCONNECT \\USBUART\:USB\\.sof_int \\USBUART\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT SCL0\(0\).pad_out SCL0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL1\(0\).pad_out SCL1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA0\(0\).pad_out SDA0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA1\(0\).pad_out SDA1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL1\(0\).fb SCL1\(0\)_SYNC.in (5.522:5.522:5.522))
    (INTERCONNECT SCL1\(0\)_SYNC.out \\I2C1\:bI2C_UDB\:clk_eq_reg\\.main_1 (2.235:2.235:2.235))
    (INTERCONNECT SCL1\(0\)_SYNC.out \\I2C1\:bI2C_UDB\:scl_in_reg\\.main_0 (2.235:2.235:2.235))
    (INTERCONNECT SDA1\(0\).fb SDA1\(0\)_SYNC.in (7.349:7.349:7.349))
    (INTERCONNECT SDA1\(0\)_SYNC.out \\I2C1\:bI2C_UDB\:sda_in_reg\\.main_0 (2.785:2.785:2.785))
    (INTERCONNECT SDA1\(0\)_SYNC.out \\I2C1\:bI2C_UDB\:status_1\\.main_8 (2.817:2.817:2.817))
    (INTERCONNECT \\I2C1\:Net_643_3\\.q SCL1\(0\).pin_input (5.960:5.960:5.960))
    (INTERCONNECT \\I2C1\:Net_643_3\\.q \\I2C1\:bI2C_UDB\:clk_eq_reg\\.main_0 (3.736:3.736:3.736))
    (INTERCONNECT \\I2C1\:Net_643_3\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_8 (3.712:3.712:3.712))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:StsReg\\.interrupt \\I2C1\:I2C_IRQ\\.interrupt (6.751:6.751:6.751))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:bus_busy_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_6 (2.313:2.313:2.313))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clk_eq_reg\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_6 (2.233:2.233:2.233))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.cl1_comb \\I2C1\:Net_643_3\\.main_0 (2.252:2.252:2.252))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:Net_643_3\\.main_7 (2.989:2.989:2.989))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:clkgen_tc2_reg\\.main_1 (9.056:9.056:9.056))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_7 (3.475:3.475:3.475))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_6 (9.497:9.497:9.497))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_7 (7.403:7.403:7.403))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_10 (7.727:7.727:7.727))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_7 (6.053:6.053:6.053))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_4 (6.043:6.043:6.043))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_10 (7.463:7.463:7.463))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_10 (9.497:9.497:9.497))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_10 (10.849:10.849:10.849))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_7 (9.056:9.056:9.056))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:clkgen_tc2_reg\\.q \\I2C1\:sda_x_wire\\.main_10 (2.923:2.923:2.923))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.main_0 (2.226:2.226:2.226))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C1\:bI2C_UDB\:cs_addr_clkgen_1\\.main_0 (2.226:2.226:2.226))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C1\:bI2C_UDB\:cs_addr_shifter_0\\.main_0 (2.226:2.226:2.226))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cnt_reset\\.q \\I2C1\:Net_643_3\\.main_8 (2.706:2.706:2.706))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cnt_reset\\.q \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.main_2 (2.702:2.702:2.702))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cnt_reset\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_1\\.main_1 (2.702:2.702:2.702))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cnt_reset\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_0\\.main_3 (2.702:2.702:2.702))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_1 \\I2C1\:bI2C_UDB\:m_reset\\.main_0 (2.930:2.930:2.930))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2C1\:bI2C_UDB\:m_state_3\\.main_2 (3.057:3.057:3.057))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_2 (3.037:3.037:3.037))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_3 (3.120:3.120:3.120))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_2 (3.108:3.108:3.108))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C1\:bI2C_UDB\:m_state_4\\.main_0 (4.044:4.044:4.044))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C1\:sda_x_wire\\.main_1 (2.978:2.978:2.978))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_2 (2.624:2.624:2.624))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_1 (2.611:2.611:2.611))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C1\:bI2C_UDB\:m_state_3\\.main_1 (5.957:5.957:5.957))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_1 (4.576:4.576:4.576))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_1 (2.954:2.954:2.954))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_0 (2.943:2.943:2.943))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C1\:bI2C_UDB\:m_state_3\\.main_0 (3.722:3.722:3.722))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_0 (3.708:3.708:3.708))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_7 \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.q \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_0 (2.232:2.232:2.232))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_clkgen_1\\.q \\I2C1\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_1 (2.237:2.237:2.237))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_shifter_0\\.q \\I2C1\:bI2C_UDB\:Shifter\:u0\\.cs_addr_0 (3.605:3.605:3.605))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C1\:bI2C_UDB\:Shifter\:u0\\.cs_addr_1 (3.084:3.084:3.084))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C1\:bI2C_UDB\:lost_arb_reg\\.main_0 (3.100:3.100:3.100))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_1 (4.027:4.027:4.027))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_1 (4.916:4.916:4.916))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:bI2C_UDB\:lost_arb_reg\\.main_2 (2.899:2.899:2.899))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_11 (2.899:2.899:2.899))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_11 (2.894:2.894:2.894))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_11 (3.969:3.969:3.969))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_11 (3.955:3.955:3.955))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:lost_arb_reg\\.q \\I2C1\:sda_x_wire\\.main_9 (2.899:2.899:2.899))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:Net_643_3\\.main_6 (3.823:3.823:3.823))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_5 (2.763:2.763:2.763))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:clkgen_tc1_reg\\.main_1 (3.812:3.812:3.812))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:clkgen_tc2_reg\\.main_0 (6.892:6.892:6.892))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:lost_arb_reg\\.main_1 (6.644:6.644:6.644))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_6 (7.097:7.097:7.097))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_9 (5.283:5.283:5.283))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_6 (7.088:7.088:7.088))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_9 (5.587:5.587:5.587))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_9 (7.684:7.684:7.684))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_5 (2.777:2.777:2.777))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_9 (7.121:7.121:7.121))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_6 (7.097:7.097:7.097))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_6 (6.892:6.892:6.892))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_6 (6.892:6.892:6.892))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_7 (3.664:3.664:3.664))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_reset\\.q \\I2C1\:sda_x_wire\\.main_8 (6.644:6.644:6.644))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:Net_643_3\\.main_5 (4.287:4.287:4.287))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_4 (4.009:4.009:4.009))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_5 (4.287:4.287:4.287))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_5 (5.757:5.757:5.757))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_5 (3.275:3.275:3.275))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_8 (4.497:4.497:4.497))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_5 (3.401:3.401:3.401))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_8 (4.517:4.517:4.517))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_8 (5.757:5.757:5.757))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_4 (3.399:3.399:3.399))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_8 (5.737:5.737:5.737))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_5 (5.739:5.739:5.739))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_5 (5.739:5.739:5.739))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_6 (4.009:4.009:4.009))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:bI2C_UDB\:status_4\\.main_4 (5.737:5.737:5.737))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0\\.q \\I2C1\:sda_x_wire\\.main_7 (4.499:4.499:4.499))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_0_split\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_8 (2.920:2.920:2.920))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:Net_643_3\\.main_4 (6.267:6.267:6.267))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_3 (5.748:5.748:5.748))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_4 (6.267:6.267:6.267))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_4 (8.376:8.376:8.376))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_4 (3.418:3.418:3.418))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_7 (5.817:5.817:5.817))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_4 (3.980:3.980:3.980))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_7 (5.618:5.618:5.618))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_7 (8.376:8.376:8.376))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_3 (3.967:3.967:3.967))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_7 (8.927:8.927:8.927))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_5 (3.418:3.418:3.418))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_4 (8.940:8.940:8.940))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_4 (8.940:8.940:8.940))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_5 (5.748:5.748:5.748))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:bI2C_UDB\:status_4\\.main_3 (8.927:8.927:8.927))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_1\\.q \\I2C1\:sda_x_wire\\.main_6 (6.362:6.362:6.362))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:Net_643_3\\.main_3 (6.218:6.218:6.218))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_2 (5.690:5.690:5.690))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_3 (6.218:6.218:6.218))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_3 (6.398:6.398:6.398))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_3 (4.881:4.881:4.881))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_6 (4.818:4.818:4.818))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_3 (4.906:4.906:4.906))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_2 (3.917:3.917:3.917))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_6 (6.995:6.995:6.995))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_6 (6.398:6.398:6.398))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_2 (3.917:3.917:3.917))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_6 (6.791:6.791:6.791))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_4 (4.881:4.881:4.881))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_3 (7.347:7.347:7.347))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_3 (7.347:7.347:7.347))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_4 (5.690:5.690:5.690))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:bI2C_UDB\:status_4\\.main_2 (6.791:6.791:6.791))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2\\.q \\I2C1\:sda_x_wire\\.main_5 (5.888:5.888:5.888))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_2_split\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_5 (2.938:2.938:2.938))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:Net_643_3\\.main_2 (8.706:8.706:8.706))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_1 (7.792:7.792:7.792))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_2 (8.706:8.706:8.706))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_0\\.main_2 (8.163:8.163:8.163))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_2 (4.138:4.138:4.138))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_2 (7.213:7.213:7.213))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_5 (7.910:7.910:7.910))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_2 (6.232:6.232:6.232))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_1 (7.213:7.213:7.213))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_5 (7.889:7.889:7.889))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_5 (4.138:4.138:4.138))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_5 (3.609:3.609:3.609))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_3 (7.213:7.213:7.213))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_2 (3.580:3.580:3.580))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_2 (3.580:3.580:3.580))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_3 (7.792:7.792:7.792))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:bI2C_UDB\:status_4\\.main_1 (3.609:3.609:3.609))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_3\\.q \\I2C1\:sda_x_wire\\.main_4 (6.109:6.109:6.109))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:Net_643_3\\.main_1 (8.013:8.013:8.013))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_0 (7.358:7.358:7.358))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_1 (8.013:8.013:8.013))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_0\\.main_1 (8.024:8.024:8.024))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_1 (7.582:7.582:7.582))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_0\\.main_1 (5.644:5.644:5.644))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_0_split\\.main_4 (6.184:6.184:6.184))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_1\\.main_1 (3.737:3.737:3.737))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_2\\.main_0 (4.843:4.843:4.843))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_4 (6.636:6.636:6.636))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_3\\.main_4 (7.582:7.582:7.582))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_1 (4.843:4.843:4.843))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_4 (7.572:7.572:7.572))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_2 (5.644:5.644:5.644))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_1 (7.570:7.570:7.570))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_1 (7.570:7.570:7.570))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_2 (7.358:7.358:7.358))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:bI2C_UDB\:status_4\\.main_0 (7.572:7.572:7.572))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4\\.q \\I2C1\:sda_x_wire\\.main_3 (7.192:7.192:7.192))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:m_state_4_split\\.q \\I2C1\:bI2C_UDB\:m_state_4\\.main_6 (3.679:3.679:3.679))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_2 (2.286:2.286:2.286))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2C1\:bI2C_UDB\:status_5\\.main_2 (2.286:2.286:2.286))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_1 (4.370:4.370:4.370))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_6 (3.066:3.066:3.066))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C1\:bI2C_UDB\:scl_in_last2_reg\\.main_0 (4.370:4.370:4.370))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C1\:bI2C_UDB\:status_5\\.main_1 (4.370:4.370:4.370))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_0 (3.586:3.586:3.586))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_reg\\.q \\I2C1\:bI2C_UDB\:cnt_reset\\.main_5 (2.673:2.673:2.673))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_reg\\.q \\I2C1\:bI2C_UDB\:scl_in_last_reg\\.main_0 (2.679:2.679:2.679))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:scl_in_reg\\.q \\I2C1\:bI2C_UDB\:status_5\\.main_0 (3.586:3.586:3.586))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2C1\:bI2C_UDB\:status_5\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C1\:bI2C_UDB\:bus_busy_reg\\.main_3 (2.314:2.314:2.314))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C1\:bI2C_UDB\:sda_in_last2_reg\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C1\:bI2C_UDB\:status_5\\.main_3 (2.314:2.314:2.314))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_reg\\.q \\I2C1\:bI2C_UDB\:Shifter\:u0\\.route_si (2.912:2.912:2.912))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:sda_in_reg\\.q \\I2C1\:bI2C_UDB\:sda_in_last_reg\\.main_0 (3.844:3.844:3.844))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.so_comb \\I2C1\:sda_x_wire\\.main_2 (2.304:2.304:2.304))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_0\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_0 (6.793:6.793:6.793))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_0\\.q \\I2C1\:bI2C_UDB\:status_0\\.main_0 (2.609:2.609:2.609))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_1\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_1 (2.803:2.803:2.803))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_1\\.q \\I2C1\:bI2C_UDB\:status_1\\.main_0 (2.806:2.806:2.806))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_2\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_2 (4.214:4.214:4.214))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_2\\.q \\I2C1\:bI2C_UDB\:status_2\\.main_0 (3.640:3.640:3.640))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_3\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_3 (4.818:4.818:4.818))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_3\\.q \\I2C1\:bI2C_UDB\:status_3\\.main_0 (2.520:2.520:2.520))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_4\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_4 (2.318:2.318:2.318))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:status_5\\.q \\I2C1\:bI2C_UDB\:StsReg\\.status_5 (3.687:3.687:3.687))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:cs_addr_clkgen_0\\.main_0 (4.625:4.625:4.625))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:cs_addr_shifter_1\\.main_0 (4.318:4.318:4.318))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:m_state_0\\.main_0 (3.736:3.736:3.736))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:m_state_1\\.main_0 (3.724:3.724:3.724))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:m_state_2_split\\.main_3 (2.632:2.632:2.632))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:m_state_3\\.main_3 (4.318:4.318:4.318))
    (INTERCONNECT \\I2C1\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C1\:bI2C_UDB\:m_state_4_split\\.main_3 (4.872:4.872:4.872))
    (INTERCONNECT \\I2C1\:sda_x_wire\\.q SDA1\(0\).pin_input (6.990:6.990:6.990))
    (INTERCONNECT \\I2C1\:sda_x_wire\\.q \\I2C1\:sda_x_wire\\.main_0 (3.822:3.822:3.822))
    (INTERCONNECT SCL0\(0\).fb SCL0\(0\)_SYNC.in (11.139:11.139:11.139))
    (INTERCONNECT SCL0\(0\).fb \\I2C_EEPROM\:I2C_FF\\.scl_in (8.311:8.311:8.311))
    (INTERCONNECT SDA0\(0\).fb SDA0\(0\)_SYNC.in (9.838:9.838:9.838))
    (INTERCONNECT SDA0\(0\).fb \\I2C_EEPROM\:I2C_FF\\.sda_in (6.029:6.029:6.029))
    (INTERCONNECT \\I2C_EEPROM\:I2C_FF\\.scl_out SCL0\(0\).pin_input (2.900:2.900:2.900))
    (INTERCONNECT \\I2C_EEPROM\:I2C_FF\\.interrupt \\I2C_EEPROM\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2C_EEPROM\:I2C_FF\\.sda_out SDA0\(0\).pin_input (2.901:2.901:2.901))
    (INTERCONNECT \\USBUART\:Dp\\.interrupt \\USBUART\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.usb_int \\USBUART\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.arb_int \\USBUART\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ord_int \\USBUART\:ord_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_0 \\USBUART\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_1 \\USBUART\:ep_1\\.interrupt (9.092:9.092:9.092))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_2 \\USBUART\:ep_2\\.interrupt (9.133:9.133:9.133))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_3 \\USBUART\:ep_3\\.interrupt (8.437:8.437:8.437))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C_EEPROM\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT SDA0\(0\).pad_out SDA0\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA0\(0\)_PAD SDA0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL0\(0\).pad_out SCL0\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL0\(0\)_PAD SCL0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_12\(0\)_PAD IO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_10\(0\)_PAD IO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_8\(0\)_PAD IO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_13\(0\)_PAD IO_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_6\(0\)_PAD IO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_16\(0\)_PAD IO_16\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_2\(0\)_PAD IO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_14\(0\)_PAD IO_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_5\(0\)_PAD IO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_19\(0\)_PAD IO_19\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_20\(0\)_PAD IO_20\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_26\(0\)_PAD IO_26\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_21\(0\)_PAD IO_21\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_22\(0\)_PAD IO_22\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_18\(0\)_PAD IO_18\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_27\(0\)_PAD IO_27\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_17\(0\)_PAD IO_17\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_23\(0\)_PAD IO_23\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_24\(0\)_PAD IO_24\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_7\(0\)_PAD IO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_15\(0\)_PAD IO_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_4\(0\)_PAD IO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_25\(0\)_PAD IO_25\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_3\(0\)_PAD IO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\).pad_out LED\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA1\(0\).pad_out SDA1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA1\(0\)_PAD SDA1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL1\(0\).pad_out SCL1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL1\(0\)_PAD SCL1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_11\(0\)_PAD IO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IO_9\(0\)_PAD IO_9\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
