
---------- Begin Simulation Statistics ----------
final_tick                               190184173361500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  14042                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827492                       # Number of bytes of host memory used
host_op_rate                                    24663                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   712.16                       # Real time elapsed on the host
host_tick_rate                               47235313                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033639                       # Number of seconds simulated
sim_ticks                                 33639092750                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1036936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2076222                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3088534                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       175755                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4236669                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1899159                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3088534                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1189375                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4295956                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           32502                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       118031                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15710627                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9250850                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       175779                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1354759                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6707854                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     66236720                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.265174                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.247009                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     61999610     93.60%     93.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1103079      1.67%     95.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       428606      0.65%     95.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       973928      1.47%     97.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       159696      0.24%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       131102      0.20%     97.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        51798      0.08%     97.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        34142      0.05%     97.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1354759      2.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     66236720                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.727816                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.727816                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      62267632                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26604190                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1241806                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1985541                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         176271                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1602386                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4614352                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1390601                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              387888                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9872                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4295956                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            904104                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              66094513                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         34151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16821346                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          214                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          352542                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.063854                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1002622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1931661                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.250027                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     67273643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.434883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.657747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         62235860     92.51%     92.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           302224      0.45%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           314194      0.47%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           337332      0.50%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552020      0.82%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           818712      1.22%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           235080      0.35%     96.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           224308      0.33%     96.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2253913      3.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     67273643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       223981                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3108221                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.508940                       # Inst execution rate
system.switch_cpus.iew.exec_refs             17513225                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             387877                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19891224                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5126133                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27939                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       584001                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24264682                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      17125348                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       382615                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34240572                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         260963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10222824                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         176271                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10690895                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1237014                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        44602                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          406                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          849                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1202130                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       317530                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          849                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       181990                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        41991                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          22071596                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21364534                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.710742                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15687203                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.317555                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21421352                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         52716244                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17806257                       # number of integer regfile writes
system.switch_cpus.ipc                       0.148637                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.148637                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99658      0.29%      0.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16907446     48.83%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          534      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     17205074     49.69%     98.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       410475      1.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       34623187                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2529632                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.073062                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           87752      3.47%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2424436     95.84%     99.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17444      0.69%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37053161                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    139191239                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21364534                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30965610                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24264682                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          34623187                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6700356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       141590                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     10029981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     67273643                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.514662                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.358885                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     55691266     82.78%     82.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3657733      5.44%     88.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1774316      2.64%     90.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1373791      2.04%     92.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2323684      3.45%     96.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1230134      1.83%     98.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       857392      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       216925      0.32%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       148402      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     67273643                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.514627                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              904158                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    57                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       207634                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       179162                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5126133                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       584001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        24214595                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 67278163                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        34969413                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614520                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9295754                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1794318                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       24599457                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        143612                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67995665                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25700402                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32341405                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2824260                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          58719                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         176271                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      27507595                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9726725                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34748657                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1779                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2096                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9372145                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2088                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             89154038                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49591132                       # The number of ROB writes
system.switch_cpus.timesIdled                      46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417457                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       929850                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2836004                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         929850                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1035389                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46189                       # Transaction distribution
system.membus.trans_dist::CleanEvict           990747                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3894                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3894                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1035392                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3115505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3115505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3115505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     69470208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     69470208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                69470208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1039286                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1039286    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1039286                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2425126500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5825755250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  33639092750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       223922                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2274113                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7964                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7964                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410521                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4254423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4254547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    102157696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              102161664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1080578                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2956096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2499125                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.372070                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.483357                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1569275     62.79%     62.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 929850     37.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2499125                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1595733500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127718500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       379261                       # number of demand (read+write) hits
system.l2.demand_hits::total                   379261                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       379261                       # number of overall hits
system.l2.overall_hits::total                  379261                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1039222                       # number of demand (read+write) misses
system.l2.demand_misses::total                1039286                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1039222                       # number of overall misses
system.l2.overall_misses::total               1039286                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5516500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 105368766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     105374282500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5516500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 105368766000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    105374282500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418483                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418547                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418483                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418547                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.732629                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.732641                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.732629                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.732641                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90434.426230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101391.970147                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101391.034325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90434.426230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101391.970147                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101391.034325                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46189                       # number of writebacks
system.l2.writebacks::total                     46189                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1039222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1039283                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1039222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1039283                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4906500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  94976576000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  94981482500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4906500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  94976576000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  94981482500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.732629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.732639                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.732629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.732639                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80434.426230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91391.999015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91391.355867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80434.426230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91391.999015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91391.355867                       # average overall mshr miss latency
system.l2.replacements                        1080578                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       177733                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           177733                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       177733                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       177733                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       886208                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        886208                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4070                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3894                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3894                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    332051000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     332051000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.488950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.488950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85272.470467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85272.470467                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3894                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3894                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    293111000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    293111000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.488950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.488950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75272.470467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75272.470467                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5516500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5516500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90434.426230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88975.806452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4906500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4906500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80434.426230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80434.426230                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       375191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            375191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1035328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1035330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 105036715000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 105036715000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.734005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.734005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101452.597631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101452.401650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1035328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1035328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  94683465000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  94683465000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.734005                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.734004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91452.626607                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91452.626607                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.082665                       # Cycle average of tags in use
system.l2.tags.total_refs                     1735477                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1080578                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.606064                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     136.250395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.768246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.043830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1909.019630                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.066529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.932138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999064                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          329                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12426642                       # Number of tag accesses
system.l2.tags.data_accesses                 12426642                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     66510144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66514240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2956096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2956096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1039221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1039285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46189                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46189                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       116055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1977168186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1977289949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       116055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           117958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87876805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87876805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87876805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       116055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1977168186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2065166755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1037575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023236372250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2863                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2863                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2004023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1039283                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46189                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1039283                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46189                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1647                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   140                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             67747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             66656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             63307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             64584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             65265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             63335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             63867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             64966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            63956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            63178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            68366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2890                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32589682250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5188180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             52045357250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31407.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50157.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    75358                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16510                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  7.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1039283                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46189                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  225217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  427021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  323430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   61963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       991779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     69.928288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.482208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    29.927110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       929405     93.71%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        55848      5.63%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4662      0.47%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1182      0.12%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          390      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          148      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           60      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           48      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       991779                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     361.281523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.968989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8383.936742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2862     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::442368-458751            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2863                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.076493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.071391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.425534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2761     96.44%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      0.73%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               50      1.75%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.91%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2863                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66408704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  105408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2945728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66514112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2956096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1974.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        87.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1977.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33639023500                       # Total gap between requests
system.mem_ctrls.avgGap                      30990.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     66404800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2945728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 116055.448611942717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1974036591.697319030762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 87568592.348555535078                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1039222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46189                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2396750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  52042960500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 690714774500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39290.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50078.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14954096.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     8.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3545181360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1884282015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3710400960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          121610340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2655244800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15169333050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        143176320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27229228845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        809.451939                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    248868750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1123200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32267012750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3536227800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1879519290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3698312940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          118650600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2655244800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15166003680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        146014560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27199973670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        808.582261                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    255990750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1123200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32259890750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    33639081500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       903977                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           903988                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       903977                       # number of overall hits
system.cpu.icache.overall_hits::total          903988                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          127                       # number of overall misses
system.cpu.icache.overall_misses::total           128                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9958500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9958500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9958500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9958500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       904104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       904116                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       904104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       904116                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000140                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000140                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78413.385827                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77800.781250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78413.385827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77800.781250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           66                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5608000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5608000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91934.426230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91934.426230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91934.426230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91934.426230                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       903977                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          903988                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           128                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9958500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9958500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       904104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       904116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000140                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78413.385827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77800.781250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5608000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5608000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91934.426230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91934.426230                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007258                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000177                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007082                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1808294                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1808294                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1808109                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1808109                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1808109                       # number of overall hits
system.cpu.dcache.overall_hits::total         1808109                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2910087                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2910089                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2910087                       # number of overall misses
system.cpu.dcache.overall_misses::total       2910089                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 211503606539                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211503606539                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 211503606539                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211503606539                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4718196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4718198                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4718196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4718198                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.616780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.616780                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.616780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.616780                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72679.478840                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72679.428890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72679.478840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72679.428890                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     47843462                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1248355                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.325206                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           71                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       177733                       # number of writebacks
system.cpu.dcache.writebacks::total            177733                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1491604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1491604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1491604                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1491604                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418483                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418483                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 111575042076                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 111575042076                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 111575042076                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 111575042076                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.300641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.300641                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.300641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.300641                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78658.004415                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78658.004415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78658.004415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78658.004415                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417457                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1549656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1549656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2902069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2902071                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 211106436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 211106436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4451725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4451727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.651898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.651898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 72743.424088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72743.373956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1491439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1491439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 111188320500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 111188320500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.316873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.316873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78821.746666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78821.746666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    397170539                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    397170539                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030090                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030090                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49534.863931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49534.863931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    386721576                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    386721576                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49245.075258                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49245.075258                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190184173361500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.181025                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3225080                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417457                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.275258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.181025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          578                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10854877                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10854877                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190287478904000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  19692                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827624                       # Number of bytes of host memory used
host_op_rate                                    34959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2031.24                       # Real time elapsed on the host
host_tick_rate                               50858309                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.103306                       # Number of seconds simulated
sim_ticks                                103305542500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3663010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7326042                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5278632                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       108610                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9591756                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4636036                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5278632                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       642596                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9615224                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           14057                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        60354                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45795935                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26364120                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       108610                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4532487                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4512707                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445404                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    205915508                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.259550                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.258097                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    193871435     94.15%     94.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2538998      1.23%     95.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1405864      0.68%     96.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2993959      1.45%     97.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       168973      0.08%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       281956      0.14%     97.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        85619      0.04%     97.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        36217      0.02%     97.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4532487      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    205915508                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428657                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661127     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445404                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.887036                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.887036                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     196654735                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59299052                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2291846                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2475418                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         108651                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5080435                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13188754                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5119093                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              210909                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6351                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9615224                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            483483                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             205963413                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34649081                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          217302                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.046538                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       539021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4650093                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.167702                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    206611085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.297437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.369217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        195747331     94.74%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           687235      0.33%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           690503      0.33%     95.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           687942      0.33%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1167643      0.57%     96.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2312454      1.12%     97.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           482120      0.23%     97.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           490793      0.24%     97.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4345064      2.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    206611085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       132201                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8760508                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.521582                       # Inst execution rate
system.switch_cpus.iew.exec_refs             64841261                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             210906                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        43696391                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13507898                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16611                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       314837                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57947286                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      64630355                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       208211                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     107764641                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         805435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      38719720                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         108651                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      40209436                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      5002181                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23552                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       879208                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       174327                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       107395                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24806                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55853599                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55971949                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.741420                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41410972                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.270905                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56000482                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        174756218                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46955458                       # number of integer regfile writes
system.switch_cpus.ipc                       0.145200                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.145200                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        65730      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      43003383     39.83%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          299      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     39.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     64679128     59.90%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       224312      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      107972852                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             9994645                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.092566                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           52089      0.52%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9931604     99.37%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10952      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      117901767                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    432725155                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55971949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62449219                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57947286                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         107972852                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4501859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       173721                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      7024956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    206611085                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.522590                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.347347                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    170059748     82.31%     82.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11675619      5.65%     87.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5361217      2.59%     90.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3899597      1.89%     92.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8357664      4.05%     96.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4015066      1.94%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2595478      1.26%     99.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       376414      0.18%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       270282      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    206611085                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.522590                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              483483                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        60456                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        77639                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13507898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       314837                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        82715726                       # number of misc regfile reads
system.switch_cpus.numCycles                206611085                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        91726304                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303542                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       34002418                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3822822                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       96768985                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        208156                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     157051341                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58717365                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76771127                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5468167                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          47948                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         108651                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     105484265                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6467570                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76192658                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          876                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1075                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30691634                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1071                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            259341132                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116616239                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5154462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3247612                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10308924                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3247612                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 103305542500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3662036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22621                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3640389                       # Transaction distribution
system.membus.trans_dist::ReadExReq               997                       # Transaction distribution
system.membus.trans_dist::ReadExResp              997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3662035                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10989075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10989075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10989075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    235881856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    235881856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               235881856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3663032                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3663032    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3663032                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7852948500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20612709250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 103305542500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 103305542500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 103305542500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 103305542500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5151530                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       294663                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8543369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2932                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5151530                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15463386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15463386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    347296256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              347296256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3683570                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1447744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8838032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.367459                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.482113                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5590420     63.25%     63.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3247612     36.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8838032                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5426504000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7731693000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 103305542500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1491429                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1491429                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1491429                       # number of overall hits
system.l2.overall_hits::total                 1491429                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3663033                       # number of demand (read+write) misses
system.l2.demand_misses::total                3663033                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3663033                       # number of overall misses
system.l2.overall_misses::total               3663033                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 372864884000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     372864884000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 372864884000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    372864884000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5154462                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5154462                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5154462                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5154462                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.710653                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.710653                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.710653                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.710653                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101791.298085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101791.298085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101791.298085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101791.298085                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               22621                       # number of writebacks
system.l2.writebacks::total                     22621                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3663033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3663033                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3663033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3663033                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 336234554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 336234554000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 336234554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 336234554000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.710653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.710653                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.710653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.710653                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91791.298085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91791.298085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91791.298085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91791.298085                       # average overall mshr miss latency
system.l2.replacements                        3683570                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       272042                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           272042                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       272042                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       272042                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3227053                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3227053                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1935                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1935                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 997                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     93829000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      93829000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.340041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.340041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 94111.334002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94111.334002                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     83859000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     83859000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.340041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.340041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84111.334002                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84111.334002                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1489494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1489494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3662036                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3662036                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 372771055000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 372771055000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5151530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5151530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.710864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.710864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101793.388978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101793.388978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3662036                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3662036                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 336150695000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 336150695000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.710864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.710864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91793.388978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91793.388978                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 103305542500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     7296187                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3685618                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.979637                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.415637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2010.584363                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.981731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44919266                       # Number of tag accesses
system.l2.tags.data_accesses                 44919266                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 103305542500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    234433984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          234433984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1447744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1447744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3663031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3663031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        22621                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22621                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2269326295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2269326295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14014195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14014195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14014195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2269326295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2283340490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     22463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3656531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.070547448750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6973051                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              21081                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3663032                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22621                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3663032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22621                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6501                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   158                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            236471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            227279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            224853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            223803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            226757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            221619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            226993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            223750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            230947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            228104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           226739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           229251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           228021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           228884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           233133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           239925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1381                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 116515934250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18282645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            185075853000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31865.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50615.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   129891                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7722                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3663032                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22621                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  637160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1567213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1225905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  226253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3541391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.486941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.623361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    15.387968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3422852     96.65%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115574      3.26%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2177      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          498      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          138      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           79      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           31      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3541391                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2537.052217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.119532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  21672.703699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         1367     97.78%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            9      0.64%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            7      0.50%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            4      0.29%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-81919            1      0.07%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-98303            2      0.14%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-131071            2      0.14%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-163839            1      0.07%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-245759            1      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            2      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::409600-425983            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.065093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.059851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.440502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1360     97.28%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.57%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14      1.00%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.93%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1398                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              234017856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  416064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1437376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               234434048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1447744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2265.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2269.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  103305540000                       # Total gap between requests
system.mem_ctrls.avgGap                      28029.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    234017856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1437376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2265298166.359273433685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 13913832.358026675880                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3663032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        22621                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 185075853000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2448197785250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50525.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 108226770.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     3.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12753917820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6778894650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13173335700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           60082200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8155043520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      46790407380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        266956800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87978638070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        851.635217                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    317024250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3449465250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  99539053000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12531506820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6660684195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12934288500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           57153780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8155043520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      46786537650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        270222240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87395436705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        845.989814                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    325478000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3449448500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  99530616000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   136944624000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190287478904000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1387460                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1387471                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1387460                       # number of overall hits
system.cpu.icache.overall_hits::total         1387471                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          127                       # number of overall misses
system.cpu.icache.overall_misses::total           128                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9958500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9958500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9958500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9958500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1387587                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1387599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1387587                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1387599                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000092                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000092                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78413.385827                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77800.781250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78413.385827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77800.781250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           66                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5608000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5608000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91934.426230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91934.426230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91934.426230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91934.426230                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1387460                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1387471                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           128                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9958500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9958500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1387587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1387599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78413.385827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77800.781250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5608000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5608000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91934.426230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91934.426230                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190287478904000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.040914                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1387533                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22379.564516                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.040194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000080                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2775260                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2775260                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190287478904000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190287478904000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190287478904000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190287478904000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190287478904000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190287478904000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190287478904000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4630081                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4630081                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4630081                       # number of overall hits
system.cpu.dcache.overall_hits::total         4630081                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13234111                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13234113                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13234111                       # number of overall misses
system.cpu.dcache.overall_misses::total      13234113                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 953909511910                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 953909511910                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 953909511910                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 953909511910                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17864192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17864194                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17864192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17864194                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.740818                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.740818                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.740818                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.740818                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72079.606398                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72079.595505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72079.606398                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72079.595505                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    234758442                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6288059                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.334008                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           71                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       449775                       # number of writebacks
system.cpu.dcache.writebacks::total            449775                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6661166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6661166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6661166                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6661166                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6572945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6572945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6572945                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6572945                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 508048955493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 508048955493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 508048955493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 508048955493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.367940                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.367940                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.367940                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.367940                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77293.961153                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77293.961153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77293.961153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77293.961153                       # average overall mshr miss latency
system.cpu.dcache.replacements                6571919                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4234104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4234104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13223107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13223109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 953389357500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 953389357500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17457211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17457213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.757458                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.757458                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 72100.252800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72100.241895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6660905                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6660905                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6562202                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6562202                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 507543571500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 507543571500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.375902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.375902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77343.484931                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77343.484931                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    520154410                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    520154410                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027038                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027038                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47269.575609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47269.575609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10743                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10743                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    505383993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    505383993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 47043.097180                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47043.097180                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190287478904000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.736848                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11203024                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6572943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.704415                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.736848                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          571                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42301331                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42301331                       # Number of data accesses

---------- End Simulation Statistics   ----------
