# Generated by Yosys 0.14+67 (git sha1 e768f7552, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model top
.inputs a
.outputs b
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=a O=b
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.end
