Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Mar 28 16:37:49 2019
| Host         : vhdl-2018 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file fsm_global_timing_summary_routed.rpt -rpx fsm_global_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm_global
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: CONT/SAMP/sc_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 290 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.273        0.000                      0                  770        0.081        0.000                      0                  770        3.000        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_fpga                      {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator    {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator      {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator_1  {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_100MHz_clk_generator          2.273        0.000                      0                  752        0.155        0.000                      0                  752        4.500        0.000                       0                   275  
  clk_50MHz_clk_generator           7.221        0.000                      0                   16        0.215        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100MHz_clk_generator_1        2.274        0.000                      0                  752        0.155        0.000                      0                  752        4.500        0.000                       0                   275  
  clk_50MHz_clk_generator_1         7.222        0.000                      0                   16        0.215        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_generator     clk_100MHz_clk_generator          4.954        0.000                      0                    8        0.131        0.000                      0                    8  
clk_100MHz_clk_generator_1  clk_100MHz_clk_generator          2.273        0.000                      0                  752        0.081        0.000                      0                  752  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator          4.954        0.000                      0                    8        0.131        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator           7.397        0.000                      0                    1        0.200        0.000                      0                    1  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator           7.397        0.000                      0                    1        0.200        0.000                      0                    1  
clk_50MHz_clk_generator_1   clk_50MHz_clk_generator           7.221        0.000                      0                   16        0.140        0.000                      0                   16  
clk_100MHz_clk_generator    clk_100MHz_clk_generator_1        2.273        0.000                      0                  752        0.081        0.000                      0                  752  
clk_50MHz_clk_generator     clk_100MHz_clk_generator_1        4.954        0.000                      0                    8        0.131        0.000                      0                    8  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator_1        4.954        0.000                      0                    8        0.131        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator_1         7.397        0.000                      0                    1        0.200        0.000                      0                    1  
clk_50MHz_clk_generator     clk_50MHz_clk_generator_1         7.221        0.000                      0                   16        0.140        0.000                      0                   16  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator_1         7.398        0.000                      0                    1        0.201        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 3.797ns (49.716%)  route 3.840ns (50.284%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.800 r  CONT/sum_result_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.626     6.426    CONT/sum_result_next1[14]
    SLICE_X61Y92         LUT4 (Prop_lut4_I0_O)        0.303     6.729 r  CONT/sum_result[14]_i_1/O
                         net (fo=1, routed)           0.000     6.729    CONT/sum_result_next0[14]
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[14]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X61Y92         FDCE (Setup_fdce_C_D)        0.029     9.002    CONT/sum_result_reg[14]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 3.695ns (49.541%)  route 3.763ns (50.459%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.694 f  CONT/sum_result_reg[15]_i_3/CO[2]
                         net (fo=1, routed)           0.549     6.243    CONT/sum_result_reg[15]_i_3_n_1
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.307     6.550 r  CONT/sum_result[15]_i_2/O
                         net (fo=1, routed)           0.000     6.550    CONT/sum_result_next0[30]
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[15]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X61Y92         FDCE (Setup_fdce_C_D)        0.075     9.048    CONT/sum_result_reg[15]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 3.683ns (49.588%)  route 3.744ns (50.412%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.686 r  CONT/sum_result_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.530     6.216    CONT/sum_result_next1[10]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.303     6.519 r  CONT/sum_result[10]_i_1/O
                         net (fo=1, routed)           0.000     6.519    CONT/sum_result_next0[10]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[10]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/sum_result_reg[10]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 3.665ns (50.004%)  route 3.664ns (49.996%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.665 r  CONT/sum_result_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.450     6.115    CONT/sum_result_next1[12]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.306     6.421 r  CONT/sum_result[12]_i_1/O
                         net (fo=1, routed)           0.000     6.421    CONT/sum_result_next0[12]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[12]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.081     9.054    CONT/sum_result_reg[12]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 3.569ns (48.862%)  route 3.735ns (51.138%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.572 r  CONT/sum_result_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.521     6.093    CONT/sum_result_next1[6]
    SLICE_X60Y89         LUT5 (Prop_lut5_I0_O)        0.303     6.396 r  CONT/sum_result[6]_i_1/O
                         net (fo=1, routed)           0.000     6.396    CONT/sum_result_next0[6]
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y89         FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/sum_result_reg[6]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 3.587ns (49.461%)  route 3.665ns (50.539%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.591 r  CONT/sum_result_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.450     6.041    CONT/sum_result_next1[11]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.302     6.343 r  CONT/sum_result[11]_i_1/O
                         net (fo=1, routed)           0.000     6.343    CONT/sum_result_next0[11]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[11]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.077     9.050    CONT/sum_result_reg[11]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 3.681ns (50.777%)  route 3.568ns (49.223%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.688 r  CONT/sum_result_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.354     6.042    CONT/sum_result_next1[13]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.299     6.341 r  CONT/sum_result[13]_i_1/O
                         net (fo=1, routed)           0.000     6.341    CONT/sum_result_next0[13]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[13]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.079     9.052    CONT/sum_result_reg[13]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 3.551ns (49.214%)  route 3.664ns (50.786%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.551 r  CONT/sum_result_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.450     6.001    CONT/sum_result_next1[8]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.306     6.307 r  CONT/sum_result[8]_i_1/O
                         net (fo=1, routed)           0.000     6.307    CONT/sum_result_next0[8]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[8]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.081     9.053    CONT/sum_result_reg[8]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 3.253ns (45.779%)  route 3.853ns (54.221%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.256 r  CONT/sum_result_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.638     5.894    CONT/sum_result_next1[2]
    SLICE_X61Y87         LUT5 (Prop_lut5_I0_O)        0.303     6.197 r  CONT/sum_result[2]_i_1/O
                         net (fo=1, routed)           0.000     6.197    CONT/sum_result_next0[2]
    SLICE_X61Y87         FDCE                                         r  CONT/sum_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.505     8.485    CONT/clk_100MHz
    SLICE_X61Y87         FDCE                                         r  CONT/sum_result_reg[2]/C
                         clock pessimism              0.559     9.044    
                         clock uncertainty           -0.074     8.970    
    SLICE_X61Y87         FDCE (Setup_fdce_C_D)        0.029     8.999    CONT/sum_result_reg[2]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 3.567ns (49.991%)  route 3.568ns (50.009%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.574 r  CONT/sum_result_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.354     5.928    CONT/sum_result_next1[9]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.299     6.227 r  CONT/sum_result[9]_i_1/O
                         net (fo=1, routed)           0.000     6.227    CONT/sum_result_next0[9]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[9]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/sum_result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  2.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 CONT/address_buf2_read_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X59Y95         FDRE                                         r  CONT/address_buf2_read_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CONT/address_buf2_read_reg[12]/Q
                         net (fo=2, routed)           0.103    -0.354    CONT/address_buf2_read_reg[12]
    SLICE_X58Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.309 r  CONT/address[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    CONT/address_next[12]
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[12]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.121    -0.464    CONT/address_reg[12]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CONT/address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.164ns (24.937%)  route 0.494ns (75.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X58Y94         FDCE                                         r  CONT/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  CONT/address_reg[7]/Q
                         net (fo=16, routed)          0.494     0.059    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.875    -0.798    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.106    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CONT/address_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.164ns (24.922%)  route 0.494ns (75.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  CONT/address_reg[13]/Q
                         net (fo=18, routed)          0.494     0.060    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.875    -0.798    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.106    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CONT/storaged_buf2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.330%)  route 0.117ns (38.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.567    -0.597    CONT/clk_100MHz
    SLICE_X63Y91         FDRE                                         r  CONT/storaged_buf2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CONT/storaged_buf2_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.339    CONT/storaged_buf2_reg_n_0_[15]
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    CONT/output_sample_next[15]
    SLICE_X62Y92         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.838    -0.835    CONT/clk_100MHz
    SLICE_X62Y92         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X62Y92         FDCE (Hold_fdce_C_D)         0.121    -0.460    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CONT/sum_result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.040%)  route 0.098ns (31.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.564    -0.600    CONT/clk_100MHz
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  CONT/sum_result_reg[6]/Q
                         net (fo=1, routed)           0.098    -0.338    CONT/sum_result[6]
    SLICE_X58Y89         LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    CONT/output_sample_next[6]
    SLICE_X58Y89         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.835    -0.838    CONT/clk_100MHz
    SLICE_X58Y89         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.121    -0.463    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CONT/address_buf2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.038%)  route 0.107ns (33.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X60Y96         FDRE                                         r  CONT/address_buf2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/address_buf2_reg[13]/Q
                         net (fo=2, routed)           0.107    -0.327    CONT/address_buf2_reg[13]
    SLICE_X58Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  CONT/address[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    CONT/address_next[13]
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.121    -0.461    CONT/address_reg[13]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CONT/counter_buf2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/counter_buf2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.908%)  route 0.101ns (35.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.564    -0.600    CONT/clk_100MHz
    SLICE_X52Y93         FDCE                                         r  CONT/counter_buf2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  CONT/counter_buf2_reg[3]/Q
                         net (fo=6, routed)           0.101    -0.359    CONT/counter_buf2[3]
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.314 r  CONT/counter_buf2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    CONT/counter_buf2[4]_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  CONT/counter_buf2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X53Y93         FDCE                                         r  CONT/counter_buf2_reg[4]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.091    -0.496    CONT/counter_buf2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CONT/counter_buf2_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/counter_buf2_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X55Y89         FDCE                                         r  CONT/counter_buf2_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/counter_buf2_r_reg[2]/Q
                         net (fo=6, routed)           0.133    -0.329    CONT/counter_buf2_r[2]
    SLICE_X54Y89         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  CONT/counter_buf2_r[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    CONT/counter_buf2_r_next[4]
    SLICE_X54Y89         FDCE                                         r  CONT/counter_buf2_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.832    -0.841    CONT/clk_100MHz
    SLICE_X54Y89         FDCE                                         r  CONT/counter_buf2_r_reg[4]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X54Y89         FDCE (Hold_fdce_C_D)         0.120    -0.469    CONT/counter_buf2_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CONT/address_buf2_read_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.349%)  route 0.108ns (36.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X59Y94         FDRE                                         r  CONT/address_buf2_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CONT/address_buf2_read_reg[10]/Q
                         net (fo=2, routed)           0.108    -0.350    CONT/address_buf2_read_reg[10]
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  CONT/address[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    CONT/address_next[10]
    SLICE_X61Y95         FDCE                                         r  CONT/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X61Y95         FDCE                                         r  CONT/address_reg[10]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X61Y95         FDCE (Hold_fdce_C_D)         0.091    -0.491    CONT/address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.110    -0.347    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.302 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    CONT/output_sample_next[5]
    SLICE_X64Y89         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.838    -0.835    CONT/clk_100MHz
    SLICE_X64Y89         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X64Y89         FDCE (Hold_fdce_C_D)         0.092    -0.493    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y89     CONT/output_sample_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y90     CONT/output_sample_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y92     CONT/output_sample_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y92     CONT/output_sample_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y86     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y86     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y86     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y86     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y91     CONT/FSM_sequential_buf_fsm_r_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y91     CONT/FSM_sequential_buf_fsm_r_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y91     CONT/FSM_sequential_buf_fsm_r_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y88     CONT/output_sample_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y88     CONT/output_sample_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     CONT/sum_result_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     CONT/sum_result_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     CONT/sum_result_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     CONT/sum_result_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     CONT/sum_result_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.766ns (28.785%)  route 1.895ns (71.215%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.691     1.704    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.828    CONT/SAMP/plusOp[6]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.077     9.049    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.766ns (28.894%)  route 1.885ns (71.106%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.681     1.694    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.124     1.818 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.818    CONT/SAMP/plusOp[8]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.081     9.053    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.792ns (29.474%)  route 1.895ns (70.526%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.691     1.704    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT3 (Prop_lut3_I1_O)        0.150     1.854 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.854    CONT/SAMP/plusOp[7]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.118     9.090    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.794ns (29.637%)  route 1.885ns (70.363%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.681     1.694    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT5 (Prop_lut5_I2_O)        0.152     1.846 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.846    CONT/SAMP/plusOp[9]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.118     9.090    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.779ns (29.923%)  route 1.824ns (70.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.985     1.693    CONT/SAMP/p_0_in
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)       -0.081     8.971    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.779ns (29.856%)  route 1.830ns (70.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.991     1.699    CONT/SAMP/p_0_in
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)       -0.067     8.985    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.779ns (33.161%)  route 1.570ns (66.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.731     1.439    CONT/SAMP/p_0_in
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.520     8.500    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.480     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X34Y99         FDCE (Setup_fdce_C_D)       -0.031     8.875    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.642ns (30.844%)  route 1.439ns (69.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.439     1.124    CONT/SAMP/mc_reg_0
    SLICE_X14Y106        LUT2 (Prop_lut2_I1_O)        0.124     1.248 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.248    CONT/SAMP/plusOp[1]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y106        FDCE (Setup_fdce_C_D)        0.077     9.049    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.664ns (31.567%)  route 1.439ns (68.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.439     1.124    CONT/SAMP/mc_reg_0
    SLICE_X14Y106        LUT3 (Prop_lut3_I2_O)        0.146     1.270 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.270    CONT/SAMP/plusOp[2]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y106        FDCE (Setup_fdce_C_D)        0.118     9.090    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.642ns (35.100%)  route 1.187ns (64.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.187     0.872    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.996 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.996    CONT/SAMP/plusOp[5]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  8.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.429%)  route 0.143ns (40.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.143    -0.288    CONT/SAMP/sc_next
    SLICE_X14Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    CONT/SAMP/plusOp[5]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.121    -0.458    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.043    -0.214 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[7]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.131    -0.464    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT5 (Prop_lut5_I3_O)        0.043    -0.214 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[9]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.131    -0.464    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[8]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.121    -0.474    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT3 (Prop_lut3_I1_O)        0.043    -0.202 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[2]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.131    -0.464    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT5 (Prop_lut5_I2_O)        0.043    -0.202 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[4]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.131    -0.464    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.212 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[6]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.120    -0.475    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT4 (Prop_lut4_I2_O)        0.045    -0.200 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[3]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.121    -0.474    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.200 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[1]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.120    -0.475    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.357%)  route 0.190ns (47.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.190    -0.214    CONT/SAMP/mc_reg_0
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.045    -0.169 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.169    CONT/SAMP/mc_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.806    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.238    -0.568    
    SLICE_X6Y107         FDCE (Hold_fdce_C_D)         0.120    -0.448    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y106    CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y106    CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y106    CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y106    CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y105    CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y105    CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y105    CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y105    CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X55Y86     CONT/SAMP/init_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y102    CONT/SAMP/sc_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 3.797ns (49.716%)  route 3.840ns (50.284%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.800 r  CONT/sum_result_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.626     6.426    CONT/sum_result_next1[14]
    SLICE_X61Y92         LUT4 (Prop_lut4_I0_O)        0.303     6.729 r  CONT/sum_result[14]_i_1/O
                         net (fo=1, routed)           0.000     6.729    CONT/sum_result_next0[14]
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[14]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.974    
    SLICE_X61Y92         FDCE (Setup_fdce_C_D)        0.029     9.003    CONT/sum_result_reg[14]
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 3.695ns (49.541%)  route 3.763ns (50.459%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.694 f  CONT/sum_result_reg[15]_i_3/CO[2]
                         net (fo=1, routed)           0.549     6.243    CONT/sum_result_reg[15]_i_3_n_1
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.307     6.550 r  CONT/sum_result[15]_i_2/O
                         net (fo=1, routed)           0.000     6.550    CONT/sum_result_next0[30]
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[15]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.974    
    SLICE_X61Y92         FDCE (Setup_fdce_C_D)        0.075     9.049    CONT/sum_result_reg[15]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 3.683ns (49.588%)  route 3.744ns (50.412%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.686 r  CONT/sum_result_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.530     6.216    CONT/sum_result_next1[10]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.303     6.519 r  CONT/sum_result[10]_i_1/O
                         net (fo=1, routed)           0.000     6.519    CONT/sum_result_next0[10]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[10]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.079     9.052    CONT/sum_result_reg[10]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 3.665ns (50.004%)  route 3.664ns (49.996%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.665 r  CONT/sum_result_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.450     6.115    CONT/sum_result_next1[12]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.306     6.421 r  CONT/sum_result[12]_i_1/O
                         net (fo=1, routed)           0.000     6.421    CONT/sum_result_next0[12]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[12]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.974    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.081     9.055    CONT/sum_result_reg[12]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 3.569ns (48.862%)  route 3.735ns (51.138%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.572 r  CONT/sum_result_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.521     6.093    CONT/sum_result_next1[6]
    SLICE_X60Y89         LUT5 (Prop_lut5_I0_O)        0.303     6.396 r  CONT/sum_result[6]_i_1/O
                         net (fo=1, routed)           0.000     6.396    CONT/sum_result_next0[6]
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y89         FDCE (Setup_fdce_C_D)        0.079     9.052    CONT/sum_result_reg[6]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 3.587ns (49.461%)  route 3.665ns (50.539%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.591 r  CONT/sum_result_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.450     6.041    CONT/sum_result_next1[11]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.302     6.343 r  CONT/sum_result[11]_i_1/O
                         net (fo=1, routed)           0.000     6.343    CONT/sum_result_next0[11]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[11]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.974    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.077     9.051    CONT/sum_result_reg[11]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 3.681ns (50.777%)  route 3.568ns (49.223%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.688 r  CONT/sum_result_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.354     6.042    CONT/sum_result_next1[13]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.299     6.341 r  CONT/sum_result[13]_i_1/O
                         net (fo=1, routed)           0.000     6.341    CONT/sum_result_next0[13]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[13]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.974    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.079     9.053    CONT/sum_result_reg[13]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 3.551ns (49.214%)  route 3.664ns (50.786%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.551 r  CONT/sum_result_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.450     6.001    CONT/sum_result_next1[8]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.306     6.307 r  CONT/sum_result[8]_i_1/O
                         net (fo=1, routed)           0.000     6.307    CONT/sum_result_next0[8]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[8]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.081     9.054    CONT/sum_result_reg[8]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 3.253ns (45.779%)  route 3.853ns (54.221%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.256 r  CONT/sum_result_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.638     5.894    CONT/sum_result_next1[2]
    SLICE_X61Y87         LUT5 (Prop_lut5_I0_O)        0.303     6.197 r  CONT/sum_result[2]_i_1/O
                         net (fo=1, routed)           0.000     6.197    CONT/sum_result_next0[2]
    SLICE_X61Y87         FDCE                                         r  CONT/sum_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.505     8.485    CONT/clk_100MHz
    SLICE_X61Y87         FDCE                                         r  CONT/sum_result_reg[2]/C
                         clock pessimism              0.559     9.044    
                         clock uncertainty           -0.074     8.971    
    SLICE_X61Y87         FDCE (Setup_fdce_C_D)        0.029     9.000    CONT/sum_result_reg[2]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 3.567ns (49.991%)  route 3.568ns (50.009%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.574 r  CONT/sum_result_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.354     5.928    CONT/sum_result_next1[9]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.299     6.227 r  CONT/sum_result[9]_i_1/O
                         net (fo=1, routed)           0.000     6.227    CONT/sum_result_next0[9]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[9]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.079     9.052    CONT/sum_result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  2.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 CONT/address_buf2_read_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X59Y95         FDRE                                         r  CONT/address_buf2_read_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CONT/address_buf2_read_reg[12]/Q
                         net (fo=2, routed)           0.103    -0.354    CONT/address_buf2_read_reg[12]
    SLICE_X58Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.309 r  CONT/address[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    CONT/address_next[12]
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[12]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.121    -0.464    CONT/address_reg[12]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CONT/address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.164ns (24.937%)  route 0.494ns (75.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X58Y94         FDCE                                         r  CONT/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  CONT/address_reg[7]/Q
                         net (fo=16, routed)          0.494     0.059    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.875    -0.798    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.106    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CONT/address_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.164ns (24.922%)  route 0.494ns (75.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  CONT/address_reg[13]/Q
                         net (fo=18, routed)          0.494     0.060    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.875    -0.798    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.106    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CONT/storaged_buf2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.330%)  route 0.117ns (38.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.567    -0.597    CONT/clk_100MHz
    SLICE_X63Y91         FDRE                                         r  CONT/storaged_buf2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CONT/storaged_buf2_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.339    CONT/storaged_buf2_reg_n_0_[15]
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    CONT/output_sample_next[15]
    SLICE_X62Y92         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.838    -0.835    CONT/clk_100MHz
    SLICE_X62Y92         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X62Y92         FDCE (Hold_fdce_C_D)         0.121    -0.460    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CONT/sum_result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.040%)  route 0.098ns (31.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.564    -0.600    CONT/clk_100MHz
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  CONT/sum_result_reg[6]/Q
                         net (fo=1, routed)           0.098    -0.338    CONT/sum_result[6]
    SLICE_X58Y89         LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    CONT/output_sample_next[6]
    SLICE_X58Y89         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.835    -0.838    CONT/clk_100MHz
    SLICE_X58Y89         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.121    -0.463    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CONT/address_buf2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.038%)  route 0.107ns (33.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X60Y96         FDRE                                         r  CONT/address_buf2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/address_buf2_reg[13]/Q
                         net (fo=2, routed)           0.107    -0.327    CONT/address_buf2_reg[13]
    SLICE_X58Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  CONT/address[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    CONT/address_next[13]
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.121    -0.461    CONT/address_reg[13]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CONT/counter_buf2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/counter_buf2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.908%)  route 0.101ns (35.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.564    -0.600    CONT/clk_100MHz
    SLICE_X52Y93         FDCE                                         r  CONT/counter_buf2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  CONT/counter_buf2_reg[3]/Q
                         net (fo=6, routed)           0.101    -0.359    CONT/counter_buf2[3]
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.314 r  CONT/counter_buf2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    CONT/counter_buf2[4]_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  CONT/counter_buf2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X53Y93         FDCE                                         r  CONT/counter_buf2_reg[4]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.091    -0.496    CONT/counter_buf2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CONT/counter_buf2_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/counter_buf2_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X55Y89         FDCE                                         r  CONT/counter_buf2_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/counter_buf2_r_reg[2]/Q
                         net (fo=6, routed)           0.133    -0.329    CONT/counter_buf2_r[2]
    SLICE_X54Y89         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  CONT/counter_buf2_r[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    CONT/counter_buf2_r_next[4]
    SLICE_X54Y89         FDCE                                         r  CONT/counter_buf2_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.832    -0.841    CONT/clk_100MHz
    SLICE_X54Y89         FDCE                                         r  CONT/counter_buf2_r_reg[4]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X54Y89         FDCE (Hold_fdce_C_D)         0.120    -0.469    CONT/counter_buf2_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CONT/address_buf2_read_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.349%)  route 0.108ns (36.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X59Y94         FDRE                                         r  CONT/address_buf2_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CONT/address_buf2_read_reg[10]/Q
                         net (fo=2, routed)           0.108    -0.350    CONT/address_buf2_read_reg[10]
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  CONT/address[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    CONT/address_next[10]
    SLICE_X61Y95         FDCE                                         r  CONT/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X61Y95         FDCE                                         r  CONT/address_reg[10]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X61Y95         FDCE (Hold_fdce_C_D)         0.091    -0.491    CONT/address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.110    -0.347    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.302 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    CONT/output_sample_next[5]
    SLICE_X64Y89         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.838    -0.835    CONT/clk_100MHz
    SLICE_X64Y89         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X64Y89         FDCE (Hold_fdce_C_D)         0.092    -0.493    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y89     CONT/output_sample_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y90     CONT/output_sample_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y92     CONT/output_sample_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y92     CONT/output_sample_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y86     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y86     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y86     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y86     CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76     CONT/MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y91     CONT/FSM_sequential_buf_fsm_r_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y91     CONT/FSM_sequential_buf_fsm_r_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y91     CONT/FSM_sequential_buf_fsm_r_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y88     CONT/output_sample_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y88     CONT/output_sample_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     CONT/sum_result_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     CONT/sum_result_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     CONT/sum_result_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     CONT/sum_result_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     CONT/sum_result_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.766ns (28.785%)  route 1.895ns (71.215%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.691     1.704    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.828    CONT/SAMP/plusOp[6]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.077     9.050    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.766ns (28.894%)  route 1.885ns (71.106%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.681     1.694    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.124     1.818 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.818    CONT/SAMP/plusOp[8]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.081     9.054    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.792ns (29.474%)  route 1.895ns (70.526%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.691     1.704    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT3 (Prop_lut3_I1_O)        0.150     1.854 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.854    CONT/SAMP/plusOp[7]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.118     9.091    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.794ns (29.637%)  route 1.885ns (70.363%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.681     1.694    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT5 (Prop_lut5_I2_O)        0.152     1.846 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.846    CONT/SAMP/plusOp[9]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.118     9.091    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.779ns (29.923%)  route 1.824ns (70.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.985     1.693    CONT/SAMP/p_0_in
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)       -0.081     8.972    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.287ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.779ns (29.856%)  route 1.830ns (70.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.991     1.699    CONT/SAMP/p_0_in
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)       -0.067     8.986    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  7.287    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.779ns (33.161%)  route 1.570ns (66.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.731     1.439    CONT/SAMP/p_0_in
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.520     8.500    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.480     8.980    
                         clock uncertainty           -0.074     8.907    
    SLICE_X34Y99         FDCE (Setup_fdce_C_D)       -0.031     8.876    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.802ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.642ns (30.844%)  route 1.439ns (69.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.439     1.124    CONT/SAMP/mc_reg_0
    SLICE_X14Y106        LUT2 (Prop_lut2_I1_O)        0.124     1.248 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.248    CONT/SAMP/plusOp[1]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X14Y106        FDCE (Setup_fdce_C_D)        0.077     9.050    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  7.802    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.664ns (31.567%)  route 1.439ns (68.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.439     1.124    CONT/SAMP/mc_reg_0
    SLICE_X14Y106        LUT3 (Prop_lut3_I2_O)        0.146     1.270 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.270    CONT/SAMP/plusOp[2]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X14Y106        FDCE (Setup_fdce_C_D)        0.118     9.091    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.642ns (35.100%)  route 1.187ns (64.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.187     0.872    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.996 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.996    CONT/SAMP/plusOp[5]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.079     9.052    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  8.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.429%)  route 0.143ns (40.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.143    -0.288    CONT/SAMP/sc_next
    SLICE_X14Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    CONT/SAMP/plusOp[5]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.121    -0.458    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.043    -0.214 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[7]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.131    -0.464    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT5 (Prop_lut5_I3_O)        0.043    -0.214 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[9]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.131    -0.464    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[8]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.121    -0.474    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT3 (Prop_lut3_I1_O)        0.043    -0.202 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[2]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.131    -0.464    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT5 (Prop_lut5_I2_O)        0.043    -0.202 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[4]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.131    -0.464    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.212 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[6]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.120    -0.475    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT4 (Prop_lut4_I2_O)        0.045    -0.200 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[3]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.121    -0.474    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.200 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[1]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.120    -0.475    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.357%)  route 0.190ns (47.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.190    -0.214    CONT/SAMP/mc_reg_0
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.045    -0.169 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.169    CONT/SAMP/mc_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.806    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.238    -0.568    
    SLICE_X6Y107         FDCE (Hold_fdce_C_D)         0.120    -0.448    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y106    CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y106    CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y106    CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y106    CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y105    CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y105    CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y105    CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y105    CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X55Y86     CONT/SAMP/init_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106    CONT/SAMP/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y105    CONT/SAMP/count_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y102    CONT/SAMP/sc_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator_1
  To Clock:  clkfbout_clk_generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.890ns (19.353%)  route 3.709ns (80.647%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.647     3.197    CONT/memo_fsm_state_next
    SLICE_X57Y91         LUT5 (Prop_lut5_I3_O)        0.124     3.321 r  CONT/memo_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.379     3.700    CONT/memo_fsm_state[2]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.194     8.685    
    SLICE_X56Y91         FDCE (Setup_fdce_C_D)       -0.031     8.654    CONT/memo_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.090%)  route 3.139ns (77.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.457     3.006    CONT/memo_fsm_state_next
    SLICE_X56Y91         LUT6 (Prop_lut6_I4_O)        0.124     3.130 r  CONT/memo_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.130    CONT/memo_fsm_state[1]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.194     8.685    
    SLICE_X56Y91         FDCE (Setup_fdce_C_D)        0.079     8.764    CONT/memo_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.890ns (22.255%)  route 3.109ns (77.745%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.427     2.976    CONT/memo_fsm_state_next
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.100 r  CONT/memo_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.100    CONT/memo_fsm_state[0]_i_1_n_0
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.878    
                         clock uncertainty           -0.194     8.684    
    SLICE_X56Y90         FDCE (Setup_fdce_C_D)        0.077     8.761    CONT/memo_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.699%)  route 2.335ns (75.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.992     1.601    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     1.725 r  CONT/SAMP/control[0]_i_2/O
                         net (fo=1, routed)           0.343     2.068    CONT/SAMP/control[0]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.192 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.192    CONT/SAMP/control_next[0]
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.503     8.483    CONT/SAMP/clk_100MHz
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.878    
                         clock uncertainty           -0.194     8.684    
    SLICE_X57Y90         FDCE (Setup_fdce_C_D)        0.029     8.713    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.642ns (25.716%)  route 1.855ns (74.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.855     1.474    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.598 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.598    CONT/SAMP/init_next_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.499     8.479    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.874    
                         clock uncertainty           -0.194     8.680    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.077     8.757    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.642ns (28.152%)  route 1.638ns (71.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.638     1.247    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I3_O)        0.124     1.371 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.371    CONT/SAMP/control_next[1]
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/SAMP/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X55Y90         FDCE (Setup_fdce_C_D)        0.029     8.712    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.642ns (27.810%)  route 1.666ns (72.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.666     1.275    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I1_O)        0.124     1.399 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     1.399    CONT/SAMP/control_next[2]
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/SAMP/clk_100MHz
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X54Y90         FDCE (Setup_fdce_C_D)        0.077     8.760    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.642ns (31.632%)  route 1.388ns (68.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.388     1.007    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.131 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.131    CONT/enable_shift_next
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X55Y90         FDCE (Setup_fdce_C_D)        0.031     8.714    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.764%)  route 0.518ns (71.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.518     0.088    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.133 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.133    CONT/enable_shift_next
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.089    
    SLICE_X55Y90         FDCE (Hold_fdce_C_D)         0.092     0.003    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.544%)  route 0.609ns (74.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.609     0.180    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I2_O)        0.045     0.225 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.225    CONT/SAMP/control_next[2]
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/SAMP/clk_100MHz
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.089    
    SLICE_X54Y90         FDCE (Hold_fdce_C_D)         0.120     0.031    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.796%)  route 0.601ns (74.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.601     0.172    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I2_O)        0.045     0.217 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.217    CONT/SAMP/control_next[1]
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/SAMP/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.089    
    SLICE_X55Y90         FDCE (Hold_fdce_C_D)         0.091     0.002    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.254ns (30.284%)  route 0.585ns (69.716%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.474     0.044    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.089 r  CONT/SAMP/control[0]_i_2/O
                         net (fo=1, routed)           0.111     0.200    CONT/SAMP/control[0]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.245 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.245    CONT/SAMP/control_next[0]
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/SAMP/clk_100MHz
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X57Y90         FDCE (Hold_fdce_C_D)         0.091     0.003    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.209ns (22.340%)  route 0.727ns (77.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.727     0.297    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.342 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.342    CONT/SAMP/init_next_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.829    -0.844    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.194    -0.093    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.120     0.027    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.299ns (21.086%)  route 1.119ns (78.914%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.153     0.780    CONT/memo_fsm_state_next
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.825 r  CONT/memo_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.825    CONT/memo_fsm_state[0]_i_1_n_0
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.120     0.032    CONT/memo_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.299ns (20.722%)  route 1.144ns (79.278%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.178     0.805    CONT/memo_fsm_state_next
    SLICE_X56Y91         LUT6 (Prop_lut6_I4_O)        0.045     0.850 r  CONT/memo_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.850    CONT/memo_fsm_state[1]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y91         FDCE (Hold_fdce_C_D)         0.121     0.033    CONT/memo_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.299ns (18.357%)  route 1.330ns (81.643%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.247     0.874    CONT/memo_fsm_state_next
    SLICE_X57Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.919 r  CONT/memo_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.116     1.036    CONT/memo_fsm_state[2]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y91         FDCE (Hold_fdce_C_D)         0.059    -0.029    CONT/memo_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  1.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 3.797ns (49.716%)  route 3.840ns (50.284%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.800 r  CONT/sum_result_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.626     6.426    CONT/sum_result_next1[14]
    SLICE_X61Y92         LUT4 (Prop_lut4_I0_O)        0.303     6.729 r  CONT/sum_result[14]_i_1/O
                         net (fo=1, routed)           0.000     6.729    CONT/sum_result_next0[14]
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[14]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X61Y92         FDCE (Setup_fdce_C_D)        0.029     9.002    CONT/sum_result_reg[14]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 3.695ns (49.541%)  route 3.763ns (50.459%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.694 f  CONT/sum_result_reg[15]_i_3/CO[2]
                         net (fo=1, routed)           0.549     6.243    CONT/sum_result_reg[15]_i_3_n_1
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.307     6.550 r  CONT/sum_result[15]_i_2/O
                         net (fo=1, routed)           0.000     6.550    CONT/sum_result_next0[30]
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[15]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X61Y92         FDCE (Setup_fdce_C_D)        0.075     9.048    CONT/sum_result_reg[15]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 3.683ns (49.588%)  route 3.744ns (50.412%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.686 r  CONT/sum_result_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.530     6.216    CONT/sum_result_next1[10]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.303     6.519 r  CONT/sum_result[10]_i_1/O
                         net (fo=1, routed)           0.000     6.519    CONT/sum_result_next0[10]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[10]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/sum_result_reg[10]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 3.665ns (50.004%)  route 3.664ns (49.996%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.665 r  CONT/sum_result_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.450     6.115    CONT/sum_result_next1[12]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.306     6.421 r  CONT/sum_result[12]_i_1/O
                         net (fo=1, routed)           0.000     6.421    CONT/sum_result_next0[12]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[12]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.081     9.054    CONT/sum_result_reg[12]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 3.569ns (48.862%)  route 3.735ns (51.138%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.572 r  CONT/sum_result_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.521     6.093    CONT/sum_result_next1[6]
    SLICE_X60Y89         LUT5 (Prop_lut5_I0_O)        0.303     6.396 r  CONT/sum_result[6]_i_1/O
                         net (fo=1, routed)           0.000     6.396    CONT/sum_result_next0[6]
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y89         FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/sum_result_reg[6]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 3.587ns (49.461%)  route 3.665ns (50.539%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.591 r  CONT/sum_result_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.450     6.041    CONT/sum_result_next1[11]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.302     6.343 r  CONT/sum_result[11]_i_1/O
                         net (fo=1, routed)           0.000     6.343    CONT/sum_result_next0[11]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[11]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.077     9.050    CONT/sum_result_reg[11]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 3.681ns (50.777%)  route 3.568ns (49.223%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.688 r  CONT/sum_result_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.354     6.042    CONT/sum_result_next1[13]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.299     6.341 r  CONT/sum_result[13]_i_1/O
                         net (fo=1, routed)           0.000     6.341    CONT/sum_result_next0[13]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[13]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.079     9.052    CONT/sum_result_reg[13]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 3.551ns (49.214%)  route 3.664ns (50.786%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.551 r  CONT/sum_result_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.450     6.001    CONT/sum_result_next1[8]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.306     6.307 r  CONT/sum_result[8]_i_1/O
                         net (fo=1, routed)           0.000     6.307    CONT/sum_result_next0[8]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[8]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.081     9.053    CONT/sum_result_reg[8]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 3.253ns (45.779%)  route 3.853ns (54.221%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.256 r  CONT/sum_result_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.638     5.894    CONT/sum_result_next1[2]
    SLICE_X61Y87         LUT5 (Prop_lut5_I0_O)        0.303     6.197 r  CONT/sum_result[2]_i_1/O
                         net (fo=1, routed)           0.000     6.197    CONT/sum_result_next0[2]
    SLICE_X61Y87         FDCE                                         r  CONT/sum_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.505     8.485    CONT/clk_100MHz
    SLICE_X61Y87         FDCE                                         r  CONT/sum_result_reg[2]/C
                         clock pessimism              0.559     9.044    
                         clock uncertainty           -0.074     8.970    
    SLICE_X61Y87         FDCE (Setup_fdce_C_D)        0.029     8.999    CONT/sum_result_reg[2]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 3.567ns (49.991%)  route 3.568ns (50.009%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.574 r  CONT/sum_result_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.354     5.928    CONT/sum_result_next1[9]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.299     6.227 r  CONT/sum_result[9]_i_1/O
                         net (fo=1, routed)           0.000     6.227    CONT/sum_result_next0[9]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[9]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/sum_result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  2.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CONT/address_buf2_read_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X59Y95         FDRE                                         r  CONT/address_buf2_read_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CONT/address_buf2_read_reg[12]/Q
                         net (fo=2, routed)           0.103    -0.354    CONT/address_buf2_read_reg[12]
    SLICE_X58Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.309 r  CONT/address[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    CONT/address_next[12]
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[12]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.121    -0.390    CONT/address_reg[12]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CONT/address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.164ns (24.937%)  route 0.494ns (75.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X58Y94         FDCE                                         r  CONT/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  CONT/address_reg[7]/Q
                         net (fo=16, routed)          0.494     0.059    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.875    -0.798    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.074    -0.214    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.031    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CONT/address_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.164ns (24.922%)  route 0.494ns (75.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  CONT/address_reg[13]/Q
                         net (fo=18, routed)          0.494     0.060    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.875    -0.798    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.074    -0.214    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.031    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 CONT/storaged_buf2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.330%)  route 0.117ns (38.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.567    -0.597    CONT/clk_100MHz
    SLICE_X63Y91         FDRE                                         r  CONT/storaged_buf2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CONT/storaged_buf2_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.339    CONT/storaged_buf2_reg_n_0_[15]
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    CONT/output_sample_next[15]
    SLICE_X62Y92         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.838    -0.835    CONT/clk_100MHz
    SLICE_X62Y92         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X62Y92         FDCE (Hold_fdce_C_D)         0.121    -0.386    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 CONT/sum_result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.040%)  route 0.098ns (31.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.564    -0.600    CONT/clk_100MHz
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  CONT/sum_result_reg[6]/Q
                         net (fo=1, routed)           0.098    -0.338    CONT/sum_result[6]
    SLICE_X58Y89         LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    CONT/output_sample_next[6]
    SLICE_X58Y89         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.835    -0.838    CONT/clk_100MHz
    SLICE_X58Y89         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.121    -0.389    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 CONT/address_buf2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.038%)  route 0.107ns (33.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X60Y96         FDRE                                         r  CONT/address_buf2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/address_buf2_reg[13]/Q
                         net (fo=2, routed)           0.107    -0.327    CONT/address_buf2_reg[13]
    SLICE_X58Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  CONT/address[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    CONT/address_next[13]
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.121    -0.387    CONT/address_reg[13]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CONT/counter_buf2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/counter_buf2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.908%)  route 0.101ns (35.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.564    -0.600    CONT/clk_100MHz
    SLICE_X52Y93         FDCE                                         r  CONT/counter_buf2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  CONT/counter_buf2_reg[3]/Q
                         net (fo=6, routed)           0.101    -0.359    CONT/counter_buf2[3]
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.314 r  CONT/counter_buf2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    CONT/counter_buf2[4]_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  CONT/counter_buf2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X53Y93         FDCE                                         r  CONT/counter_buf2_reg[4]/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.091    -0.422    CONT/counter_buf2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 CONT/counter_buf2_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/counter_buf2_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X55Y89         FDCE                                         r  CONT/counter_buf2_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/counter_buf2_r_reg[2]/Q
                         net (fo=6, routed)           0.133    -0.329    CONT/counter_buf2_r[2]
    SLICE_X54Y89         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  CONT/counter_buf2_r[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    CONT/counter_buf2_r_next[4]
    SLICE_X54Y89         FDCE                                         r  CONT/counter_buf2_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.832    -0.841    CONT/clk_100MHz
    SLICE_X54Y89         FDCE                                         r  CONT/counter_buf2_r_reg[4]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X54Y89         FDCE (Hold_fdce_C_D)         0.120    -0.395    CONT/counter_buf2_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CONT/address_buf2_read_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.349%)  route 0.108ns (36.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X59Y94         FDRE                                         r  CONT/address_buf2_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CONT/address_buf2_read_reg[10]/Q
                         net (fo=2, routed)           0.108    -0.350    CONT/address_buf2_read_reg[10]
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  CONT/address[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    CONT/address_next[10]
    SLICE_X61Y95         FDCE                                         r  CONT/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X61Y95         FDCE                                         r  CONT/address_reg[10]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X61Y95         FDCE (Hold_fdce_C_D)         0.091    -0.417    CONT/address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.110    -0.347    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.302 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    CONT/output_sample_next[5]
    SLICE_X64Y89         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.838    -0.835    CONT/clk_100MHz
    SLICE_X64Y89         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X64Y89         FDCE (Hold_fdce_C_D)         0.092    -0.419    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.890ns (19.353%)  route 3.709ns (80.647%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.647     3.197    CONT/memo_fsm_state_next
    SLICE_X57Y91         LUT5 (Prop_lut5_I3_O)        0.124     3.321 r  CONT/memo_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.379     3.700    CONT/memo_fsm_state[2]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.194     8.685    
    SLICE_X56Y91         FDCE (Setup_fdce_C_D)       -0.031     8.654    CONT/memo_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.090%)  route 3.139ns (77.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.457     3.006    CONT/memo_fsm_state_next
    SLICE_X56Y91         LUT6 (Prop_lut6_I4_O)        0.124     3.130 r  CONT/memo_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.130    CONT/memo_fsm_state[1]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.194     8.685    
    SLICE_X56Y91         FDCE (Setup_fdce_C_D)        0.079     8.764    CONT/memo_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.890ns (22.255%)  route 3.109ns (77.745%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.427     2.976    CONT/memo_fsm_state_next
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.100 r  CONT/memo_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.100    CONT/memo_fsm_state[0]_i_1_n_0
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.878    
                         clock uncertainty           -0.194     8.684    
    SLICE_X56Y90         FDCE (Setup_fdce_C_D)        0.077     8.761    CONT/memo_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.699%)  route 2.335ns (75.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.992     1.601    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     1.725 r  CONT/SAMP/control[0]_i_2/O
                         net (fo=1, routed)           0.343     2.068    CONT/SAMP/control[0]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.192 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.192    CONT/SAMP/control_next[0]
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.503     8.483    CONT/SAMP/clk_100MHz
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.878    
                         clock uncertainty           -0.194     8.684    
    SLICE_X57Y90         FDCE (Setup_fdce_C_D)        0.029     8.713    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.642ns (25.716%)  route 1.855ns (74.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.855     1.474    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.598 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.598    CONT/SAMP/init_next_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.499     8.479    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.874    
                         clock uncertainty           -0.194     8.680    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.077     8.757    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.642ns (28.152%)  route 1.638ns (71.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.638     1.247    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I3_O)        0.124     1.371 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.371    CONT/SAMP/control_next[1]
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/SAMP/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X55Y90         FDCE (Setup_fdce_C_D)        0.029     8.712    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.642ns (27.810%)  route 1.666ns (72.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.666     1.275    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I1_O)        0.124     1.399 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     1.399    CONT/SAMP/control_next[2]
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/SAMP/clk_100MHz
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X54Y90         FDCE (Setup_fdce_C_D)        0.077     8.760    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.642ns (31.632%)  route 1.388ns (68.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.388     1.007    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.131 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.131    CONT/enable_shift_next
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X55Y90         FDCE (Setup_fdce_C_D)        0.031     8.714    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.764%)  route 0.518ns (71.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.518     0.088    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.133 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.133    CONT/enable_shift_next
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.089    
    SLICE_X55Y90         FDCE (Hold_fdce_C_D)         0.092     0.003    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.544%)  route 0.609ns (74.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.609     0.180    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I2_O)        0.045     0.225 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.225    CONT/SAMP/control_next[2]
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/SAMP/clk_100MHz
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.089    
    SLICE_X54Y90         FDCE (Hold_fdce_C_D)         0.120     0.031    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.796%)  route 0.601ns (74.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.601     0.172    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I2_O)        0.045     0.217 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.217    CONT/SAMP/control_next[1]
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/SAMP/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.089    
    SLICE_X55Y90         FDCE (Hold_fdce_C_D)         0.091     0.002    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.254ns (30.284%)  route 0.585ns (69.716%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.474     0.044    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.089 r  CONT/SAMP/control[0]_i_2/O
                         net (fo=1, routed)           0.111     0.200    CONT/SAMP/control[0]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.245 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.245    CONT/SAMP/control_next[0]
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/SAMP/clk_100MHz
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X57Y90         FDCE (Hold_fdce_C_D)         0.091     0.003    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.209ns (22.340%)  route 0.727ns (77.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.727     0.297    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.342 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.342    CONT/SAMP/init_next_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.829    -0.844    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.194    -0.093    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.120     0.027    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.299ns (21.086%)  route 1.119ns (78.914%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.153     0.780    CONT/memo_fsm_state_next
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.825 r  CONT/memo_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.825    CONT/memo_fsm_state[0]_i_1_n_0
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.120     0.032    CONT/memo_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.299ns (20.722%)  route 1.144ns (79.278%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.178     0.805    CONT/memo_fsm_state_next
    SLICE_X56Y91         LUT6 (Prop_lut6_I4_O)        0.045     0.850 r  CONT/memo_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.850    CONT/memo_fsm_state[1]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y91         FDCE (Hold_fdce_C_D)         0.121     0.033    CONT/memo_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.299ns (18.357%)  route 1.330ns (81.643%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.247     0.874    CONT/memo_fsm_state_next
    SLICE_X57Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.919 r  CONT/memo_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.116     1.036    CONT/memo_fsm_state[2]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y91         FDCE (Hold_fdce_C_D)         0.059    -0.029    CONT/memo_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  1.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.518ns (24.261%)  route 1.617ns (75.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.620    -0.920    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.617     1.215    CONT/SAMP/init_next
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.499     8.479    CONT/SAMP/CLK
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.874    
                         clock uncertainty           -0.194     8.680    
    SLICE_X55Y86         FDPE (Setup_fdpe_C_D)       -0.067     8.613    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  7.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.164ns (20.996%)  route 0.617ns (79.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.560    -0.604    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.617     0.177    CONT/SAMP/init_next
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.829    -0.844    CONT/SAMP/CLK
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.194    -0.093    
    SLICE_X55Y86         FDPE (Hold_fdpe_C_D)         0.070    -0.023    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.518ns (24.261%)  route 1.617ns (75.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.620    -0.920    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.617     1.215    CONT/SAMP/init_next
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.499     8.479    CONT/SAMP/CLK
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.874    
                         clock uncertainty           -0.194     8.680    
    SLICE_X55Y86         FDPE (Setup_fdpe_C_D)       -0.067     8.613    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  7.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.164ns (20.996%)  route 0.617ns (79.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.560    -0.604    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.617     0.177    CONT/SAMP/init_next
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.829    -0.844    CONT/SAMP/CLK
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.194    -0.093    
    SLICE_X55Y86         FDPE (Hold_fdpe_C_D)         0.070    -0.023    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.766ns (28.785%)  route 1.895ns (71.215%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.691     1.704    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.828    CONT/SAMP/plusOp[6]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.077     9.049    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.766ns (28.894%)  route 1.885ns (71.106%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.681     1.694    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.124     1.818 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.818    CONT/SAMP/plusOp[8]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.081     9.053    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.792ns (29.474%)  route 1.895ns (70.526%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.691     1.704    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT3 (Prop_lut3_I1_O)        0.150     1.854 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.854    CONT/SAMP/plusOp[7]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.118     9.090    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.794ns (29.637%)  route 1.885ns (70.363%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.681     1.694    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT5 (Prop_lut5_I2_O)        0.152     1.846 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.846    CONT/SAMP/plusOp[9]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.118     9.090    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.779ns (29.923%)  route 1.824ns (70.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.985     1.693    CONT/SAMP/p_0_in
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)       -0.081     8.971    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.779ns (29.856%)  route 1.830ns (70.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.991     1.699    CONT/SAMP/p_0_in
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)       -0.067     8.985    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.779ns (33.161%)  route 1.570ns (66.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.731     1.439    CONT/SAMP/p_0_in
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.520     8.500    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.480     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X34Y99         FDCE (Setup_fdce_C_D)       -0.031     8.875    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.642ns (30.844%)  route 1.439ns (69.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.439     1.124    CONT/SAMP/mc_reg_0
    SLICE_X14Y106        LUT2 (Prop_lut2_I1_O)        0.124     1.248 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.248    CONT/SAMP/plusOp[1]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y106        FDCE (Setup_fdce_C_D)        0.077     9.049    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.664ns (31.567%)  route 1.439ns (68.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.439     1.124    CONT/SAMP/mc_reg_0
    SLICE_X14Y106        LUT3 (Prop_lut3_I2_O)        0.146     1.270 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.270    CONT/SAMP/plusOp[2]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y106        FDCE (Setup_fdce_C_D)        0.118     9.090    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.642ns (35.100%)  route 1.187ns (64.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.187     0.872    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.996 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.996    CONT/SAMP/plusOp[5]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  8.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.429%)  route 0.143ns (40.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.143    -0.288    CONT/SAMP/sc_next
    SLICE_X14Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    CONT/SAMP/plusOp[5]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.121    -0.384    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.043    -0.214 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[7]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.131    -0.390    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT5 (Prop_lut5_I3_O)        0.043    -0.214 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[9]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.131    -0.390    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[8]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.121    -0.400    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT3 (Prop_lut3_I1_O)        0.043    -0.202 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[2]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.131    -0.390    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT5 (Prop_lut5_I2_O)        0.043    -0.202 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[4]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.131    -0.390    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.212 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[6]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.120    -0.401    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT4 (Prop_lut4_I2_O)        0.045    -0.200 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[3]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.121    -0.400    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.200 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[1]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.120    -0.401    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.357%)  route 0.190ns (47.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.190    -0.214    CONT/SAMP/mc_reg_0
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.045    -0.169 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.169    CONT/SAMP/mc_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.806    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X6Y107         FDCE (Hold_fdce_C_D)         0.120    -0.374    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        2.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 3.797ns (49.716%)  route 3.840ns (50.284%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.800 r  CONT/sum_result_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.626     6.426    CONT/sum_result_next1[14]
    SLICE_X61Y92         LUT4 (Prop_lut4_I0_O)        0.303     6.729 r  CONT/sum_result[14]_i_1/O
                         net (fo=1, routed)           0.000     6.729    CONT/sum_result_next0[14]
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[14]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X61Y92         FDCE (Setup_fdce_C_D)        0.029     9.002    CONT/sum_result_reg[14]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 3.695ns (49.541%)  route 3.763ns (50.459%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.694 f  CONT/sum_result_reg[15]_i_3/CO[2]
                         net (fo=1, routed)           0.549     6.243    CONT/sum_result_reg[15]_i_3_n_1
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.307     6.550 r  CONT/sum_result[15]_i_2/O
                         net (fo=1, routed)           0.000     6.550    CONT/sum_result_next0[30]
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X61Y92         FDCE                                         r  CONT/sum_result_reg[15]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X61Y92         FDCE (Setup_fdce_C_D)        0.075     9.048    CONT/sum_result_reg[15]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 3.683ns (49.588%)  route 3.744ns (50.412%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.686 r  CONT/sum_result_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.530     6.216    CONT/sum_result_next1[10]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.303     6.519 r  CONT/sum_result[10]_i_1/O
                         net (fo=1, routed)           0.000     6.519    CONT/sum_result_next0[10]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[10]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/sum_result_reg[10]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 3.665ns (50.004%)  route 3.664ns (49.996%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.665 r  CONT/sum_result_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.450     6.115    CONT/sum_result_next1[12]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.306     6.421 r  CONT/sum_result[12]_i_1/O
                         net (fo=1, routed)           0.000     6.421    CONT/sum_result_next0[12]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[12]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.081     9.054    CONT/sum_result_reg[12]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 3.569ns (48.862%)  route 3.735ns (51.138%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.572 r  CONT/sum_result_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.521     6.093    CONT/sum_result_next1[6]
    SLICE_X60Y89         LUT5 (Prop_lut5_I0_O)        0.303     6.396 r  CONT/sum_result[6]_i_1/O
                         net (fo=1, routed)           0.000     6.396    CONT/sum_result_next0[6]
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y89         FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/sum_result_reg[6]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 3.587ns (49.461%)  route 3.665ns (50.539%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.591 r  CONT/sum_result_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.450     6.041    CONT/sum_result_next1[11]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.302     6.343 r  CONT/sum_result[11]_i_1/O
                         net (fo=1, routed)           0.000     6.343    CONT/sum_result_next0[11]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[11]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.077     9.050    CONT/sum_result_reg[11]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 3.681ns (50.777%)  route 3.568ns (49.223%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  CONT/sum_result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.466    CONT/sum_result_reg[12]_i_2_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.688 r  CONT/sum_result_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.354     6.042    CONT/sum_result_next1[13]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.299     6.341 r  CONT/sum_result[13]_i_1/O
                         net (fo=1, routed)           0.000     6.341    CONT/sum_result_next0[13]
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.508     8.488    CONT/clk_100MHz
    SLICE_X60Y91         FDCE                                         r  CONT/sum_result_reg[13]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)        0.079     9.052    CONT/sum_result_reg[13]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 3.551ns (49.214%)  route 3.664ns (50.786%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.551 r  CONT/sum_result_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.450     6.001    CONT/sum_result_next1[8]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.306     6.307 r  CONT/sum_result[8]_i_1/O
                         net (fo=1, routed)           0.000     6.307    CONT/sum_result_next0[8]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[8]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.081     9.053    CONT/sum_result_reg[8]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 3.253ns (45.779%)  route 3.853ns (54.221%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.256 r  CONT/sum_result_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.638     5.894    CONT/sum_result_next1[2]
    SLICE_X61Y87         LUT5 (Prop_lut5_I0_O)        0.303     6.197 r  CONT/sum_result[2]_i_1/O
                         net (fo=1, routed)           0.000     6.197    CONT/sum_result_next0[2]
    SLICE_X61Y87         FDCE                                         r  CONT/sum_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.505     8.485    CONT/clk_100MHz
    SLICE_X61Y87         FDCE                                         r  CONT/sum_result_reg[2]/C
                         clock pessimism              0.559     9.044    
                         clock uncertainty           -0.074     8.970    
    SLICE_X61Y87         FDCE (Setup_fdce_C_D)        0.029     8.999    CONT/sum_result_reg[2]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/sum_result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 3.567ns (49.991%)  route 3.568ns (50.009%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.631    -0.909    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.453 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.826     0.373    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.497 r  CONT/sum_result_next3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.497    CONT/sum_result_next3_carry__0_i_3_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.030 r  CONT/sum_result_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    CONT/sum_result_next3_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.147 r  CONT/sum_result_next3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.147    CONT/sum_result_next3_carry__1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.462 f  CONT/sum_result_next3_carry__2/O[3]
                         net (fo=19, routed)          1.102     2.564    CONT/sum_result_next3_carry__2_n_4
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.307     2.871 r  CONT/sum_result_next4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.871    CONT/sum_result_next4_carry__0_i_5_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.247 r  CONT/sum_result_next4_carry__0/CO[3]
                         net (fo=30, routed)          0.812     4.060    CONT/sum_result_next4
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  CONT/sum_result[4]_i_3/O
                         net (fo=1, routed)           0.474     4.658    CONT/sum_result[4]_i_3_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.238 r  CONT/sum_result_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.238    CONT/sum_result_reg[4]_i_2_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  CONT/sum_result_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.352    CONT/sum_result_reg[8]_i_2_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.574 r  CONT/sum_result_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.354     5.928    CONT/sum_result_next1[9]
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.299     6.227 r  CONT/sum_result[9]_i_1/O
                         net (fo=1, routed)           0.000     6.227    CONT/sum_result_next0[9]
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.507     8.487    CONT/clk_100MHz
    SLICE_X60Y90         FDCE                                         r  CONT/sum_result_reg[9]/C
                         clock pessimism              0.559     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/sum_result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  2.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CONT/address_buf2_read_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X59Y95         FDRE                                         r  CONT/address_buf2_read_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CONT/address_buf2_read_reg[12]/Q
                         net (fo=2, routed)           0.103    -0.354    CONT/address_buf2_read_reg[12]
    SLICE_X58Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.309 r  CONT/address[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    CONT/address_next[12]
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[12]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.121    -0.390    CONT/address_reg[12]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CONT/address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.164ns (24.937%)  route 0.494ns (75.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X58Y94         FDCE                                         r  CONT/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  CONT/address_reg[7]/Q
                         net (fo=16, routed)          0.494     0.059    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.875    -0.798    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.074    -0.214    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.031    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CONT/address_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.164ns (24.922%)  route 0.494ns (75.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  CONT/address_reg[13]/Q
                         net (fo=18, routed)          0.494     0.060    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.875    -0.798    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.074    -0.214    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.031    CONT/MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 CONT/storaged_buf2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.330%)  route 0.117ns (38.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.567    -0.597    CONT/clk_100MHz
    SLICE_X63Y91         FDRE                                         r  CONT/storaged_buf2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CONT/storaged_buf2_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.339    CONT/storaged_buf2_reg_n_0_[15]
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    CONT/output_sample_next[15]
    SLICE_X62Y92         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.838    -0.835    CONT/clk_100MHz
    SLICE_X62Y92         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X62Y92         FDCE (Hold_fdce_C_D)         0.121    -0.386    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 CONT/sum_result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.040%)  route 0.098ns (31.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.564    -0.600    CONT/clk_100MHz
    SLICE_X60Y89         FDCE                                         r  CONT/sum_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  CONT/sum_result_reg[6]/Q
                         net (fo=1, routed)           0.098    -0.338    CONT/sum_result[6]
    SLICE_X58Y89         LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    CONT/output_sample_next[6]
    SLICE_X58Y89         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.835    -0.838    CONT/clk_100MHz
    SLICE_X58Y89         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.121    -0.389    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 CONT/address_buf2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.038%)  route 0.107ns (33.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X60Y96         FDRE                                         r  CONT/address_buf2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CONT/address_buf2_reg[13]/Q
                         net (fo=2, routed)           0.107    -0.327    CONT/address_buf2_reg[13]
    SLICE_X58Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  CONT/address[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    CONT/address_next[13]
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X58Y95         FDCE                                         r  CONT/address_reg[13]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.121    -0.387    CONT/address_reg[13]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CONT/counter_buf2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/counter_buf2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.908%)  route 0.101ns (35.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.564    -0.600    CONT/clk_100MHz
    SLICE_X52Y93         FDCE                                         r  CONT/counter_buf2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  CONT/counter_buf2_reg[3]/Q
                         net (fo=6, routed)           0.101    -0.359    CONT/counter_buf2[3]
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.314 r  CONT/counter_buf2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    CONT/counter_buf2[4]_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  CONT/counter_buf2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X53Y93         FDCE                                         r  CONT/counter_buf2_reg[4]/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.091    -0.422    CONT/counter_buf2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 CONT/counter_buf2_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/counter_buf2_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.562    -0.602    CONT/clk_100MHz
    SLICE_X55Y89         FDCE                                         r  CONT/counter_buf2_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/counter_buf2_r_reg[2]/Q
                         net (fo=6, routed)           0.133    -0.329    CONT/counter_buf2_r[2]
    SLICE_X54Y89         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  CONT/counter_buf2_r[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    CONT/counter_buf2_r_next[4]
    SLICE_X54Y89         FDCE                                         r  CONT/counter_buf2_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.832    -0.841    CONT/clk_100MHz
    SLICE_X54Y89         FDCE                                         r  CONT/counter_buf2_r_reg[4]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X54Y89         FDCE (Hold_fdce_C_D)         0.120    -0.395    CONT/counter_buf2_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CONT/address_buf2_read_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.349%)  route 0.108ns (36.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X59Y94         FDRE                                         r  CONT/address_buf2_read_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CONT/address_buf2_read_reg[10]/Q
                         net (fo=2, routed)           0.108    -0.350    CONT/address_buf2_read_reg[10]
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  CONT/address[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    CONT/address_next[10]
    SLICE_X61Y95         FDCE                                         r  CONT/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X61Y95         FDCE                                         r  CONT/address_reg[10]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X61Y95         FDCE (Hold_fdce_C_D)         0.091    -0.417    CONT/address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CONT/storaged_buf1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.566    -0.598    CONT/clk_100MHz
    SLICE_X65Y89         FDCE                                         r  CONT/storaged_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  CONT/storaged_buf1_reg[5]/Q
                         net (fo=3, routed)           0.110    -0.347    CONT/storaged_buf1_reg_n_0_[5]
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.302 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    CONT/output_sample_next[5]
    SLICE_X64Y89         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.838    -0.835    CONT/clk_100MHz
    SLICE_X64Y89         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X64Y89         FDCE (Hold_fdce_C_D)         0.092    -0.419    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.890ns (19.353%)  route 3.709ns (80.647%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.647     3.197    CONT/memo_fsm_state_next
    SLICE_X57Y91         LUT5 (Prop_lut5_I3_O)        0.124     3.321 r  CONT/memo_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.379     3.700    CONT/memo_fsm_state[2]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.194     8.685    
    SLICE_X56Y91         FDCE (Setup_fdce_C_D)       -0.031     8.654    CONT/memo_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.090%)  route 3.139ns (77.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.457     3.006    CONT/memo_fsm_state_next
    SLICE_X56Y91         LUT6 (Prop_lut6_I4_O)        0.124     3.130 r  CONT/memo_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.130    CONT/memo_fsm_state[1]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.194     8.685    
    SLICE_X56Y91         FDCE (Setup_fdce_C_D)        0.079     8.764    CONT/memo_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.890ns (22.255%)  route 3.109ns (77.745%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.427     2.976    CONT/memo_fsm_state_next
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.100 r  CONT/memo_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.100    CONT/memo_fsm_state[0]_i_1_n_0
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.878    
                         clock uncertainty           -0.194     8.684    
    SLICE_X56Y90         FDCE (Setup_fdce_C_D)        0.077     8.761    CONT/memo_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.699%)  route 2.335ns (75.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.992     1.601    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     1.725 r  CONT/SAMP/control[0]_i_2/O
                         net (fo=1, routed)           0.343     2.068    CONT/SAMP/control[0]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.192 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.192    CONT/SAMP/control_next[0]
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.503     8.483    CONT/SAMP/clk_100MHz
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.878    
                         clock uncertainty           -0.194     8.684    
    SLICE_X57Y90         FDCE (Setup_fdce_C_D)        0.029     8.713    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.642ns (25.716%)  route 1.855ns (74.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.855     1.474    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.598 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.598    CONT/SAMP/init_next_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.499     8.479    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.874    
                         clock uncertainty           -0.194     8.680    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.077     8.757    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.642ns (28.152%)  route 1.638ns (71.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.638     1.247    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I3_O)        0.124     1.371 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.371    CONT/SAMP/control_next[1]
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/SAMP/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X55Y90         FDCE (Setup_fdce_C_D)        0.029     8.712    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.642ns (27.810%)  route 1.666ns (72.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.666     1.275    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I1_O)        0.124     1.399 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     1.399    CONT/SAMP/control_next[2]
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/SAMP/clk_100MHz
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X54Y90         FDCE (Setup_fdce_C_D)        0.077     8.760    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.642ns (31.632%)  route 1.388ns (68.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.388     1.007    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.131 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.131    CONT/enable_shift_next
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X55Y90         FDCE (Setup_fdce_C_D)        0.031     8.714    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.764%)  route 0.518ns (71.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.518     0.088    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.133 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.133    CONT/enable_shift_next
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.089    
    SLICE_X55Y90         FDCE (Hold_fdce_C_D)         0.092     0.003    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.544%)  route 0.609ns (74.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.609     0.180    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I2_O)        0.045     0.225 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.225    CONT/SAMP/control_next[2]
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/SAMP/clk_100MHz
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.089    
    SLICE_X54Y90         FDCE (Hold_fdce_C_D)         0.120     0.031    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.796%)  route 0.601ns (74.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.601     0.172    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I2_O)        0.045     0.217 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.217    CONT/SAMP/control_next[1]
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/SAMP/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.089    
    SLICE_X55Y90         FDCE (Hold_fdce_C_D)         0.091     0.002    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.254ns (30.284%)  route 0.585ns (69.716%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.474     0.044    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.089 r  CONT/SAMP/control[0]_i_2/O
                         net (fo=1, routed)           0.111     0.200    CONT/SAMP/control[0]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.245 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.245    CONT/SAMP/control_next[0]
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/SAMP/clk_100MHz
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X57Y90         FDCE (Hold_fdce_C_D)         0.091     0.003    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.209ns (22.340%)  route 0.727ns (77.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.727     0.297    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.342 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.342    CONT/SAMP/init_next_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.829    -0.844    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.194    -0.093    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.120     0.027    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.299ns (21.086%)  route 1.119ns (78.914%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.153     0.780    CONT/memo_fsm_state_next
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.825 r  CONT/memo_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.825    CONT/memo_fsm_state[0]_i_1_n_0
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.120     0.032    CONT/memo_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.299ns (20.722%)  route 1.144ns (79.278%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.178     0.805    CONT/memo_fsm_state_next
    SLICE_X56Y91         LUT6 (Prop_lut6_I4_O)        0.045     0.850 r  CONT/memo_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.850    CONT/memo_fsm_state[1]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y91         FDCE (Hold_fdce_C_D)         0.121     0.033    CONT/memo_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.299ns (18.357%)  route 1.330ns (81.643%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.247     0.874    CONT/memo_fsm_state_next
    SLICE_X57Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.919 r  CONT/memo_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.116     1.036    CONT/memo_fsm_state[2]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X56Y91         FDCE (Hold_fdce_C_D)         0.059    -0.029    CONT/memo_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  1.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.890ns (19.353%)  route 3.709ns (80.647%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.647     3.197    CONT/memo_fsm_state_next
    SLICE_X57Y91         LUT5 (Prop_lut5_I3_O)        0.124     3.321 r  CONT/memo_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.379     3.700    CONT/memo_fsm_state[2]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.194     8.685    
    SLICE_X56Y91         FDCE (Setup_fdce_C_D)       -0.031     8.654    CONT/memo_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.090%)  route 3.139ns (77.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.457     3.006    CONT/memo_fsm_state_next
    SLICE_X56Y91         LUT6 (Prop_lut6_I4_O)        0.124     3.130 r  CONT/memo_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.130    CONT/memo_fsm_state[1]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.504     8.484    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.194     8.685    
    SLICE_X56Y91         FDCE (Setup_fdce_C_D)        0.079     8.764    CONT/memo_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.890ns (22.255%)  route 3.109ns (77.745%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.871     1.490    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.614 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.811     2.425    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.427     2.976    CONT/memo_fsm_state_next
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.100 r  CONT/memo_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.100    CONT/memo_fsm_state[0]_i_1_n_0
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.503     8.483    CONT/clk_100MHz
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.878    
                         clock uncertainty           -0.194     8.684    
    SLICE_X56Y90         FDCE (Setup_fdce_C_D)        0.077     8.761    CONT/memo_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.699%)  route 2.335ns (75.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.992     1.601    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     1.725 r  CONT/SAMP/control[0]_i_2/O
                         net (fo=1, routed)           0.343     2.068    CONT/SAMP/control[0]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.192 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     2.192    CONT/SAMP/control_next[0]
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.503     8.483    CONT/SAMP/clk_100MHz
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.878    
                         clock uncertainty           -0.194     8.684    
    SLICE_X57Y90         FDCE (Setup_fdce_C_D)        0.029     8.713    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.642ns (25.716%)  route 1.855ns (74.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.855     1.474    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.598 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.598    CONT/SAMP/init_next_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.499     8.479    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.874    
                         clock uncertainty           -0.194     8.680    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.077     8.757    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.642ns (28.152%)  route 1.638ns (71.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.638     1.247    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I3_O)        0.124     1.371 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.371    CONT/SAMP/control_next[1]
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/SAMP/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X55Y90         FDCE (Setup_fdce_C_D)        0.029     8.712    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.642ns (27.810%)  route 1.666ns (72.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    CONT/SAMP/CLK
    SLICE_X14Y102        FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.666     1.275    CONT/SAMP/frame_num_reg[4]_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I1_O)        0.124     1.399 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     1.399    CONT/SAMP/control_next[2]
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/SAMP/clk_100MHz
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X54Y90         FDCE (Setup_fdce_C_D)        0.077     8.760    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.642ns (31.632%)  route 1.388ns (68.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.641    -0.899    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.381 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.388     1.007    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.131 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.131    CONT/enable_shift_next
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.502     8.482    CONT/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X55Y90         FDCE (Setup_fdce_C_D)        0.031     8.714    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.764%)  route 0.518ns (71.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.518     0.088    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.133 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.133    CONT/enable_shift_next
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.090    
    SLICE_X55Y90         FDCE (Hold_fdce_C_D)         0.092     0.002    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.544%)  route 0.609ns (74.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.609     0.180    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I2_O)        0.045     0.225 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.225    CONT/SAMP/control_next[2]
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/SAMP/clk_100MHz
    SLICE_X54Y90         FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.090    
    SLICE_X54Y90         FDCE (Hold_fdce_C_D)         0.120     0.030    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.796%)  route 0.601ns (74.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.601     0.172    CONT/SAMP/control_reg[1]_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I2_O)        0.045     0.217 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.217    CONT/SAMP/control_next[1]
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.833    -0.840    CONT/SAMP/clk_100MHz
    SLICE_X55Y90         FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.194    -0.090    
    SLICE_X55Y90         FDCE (Hold_fdce_C_D)         0.091     0.001    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.254ns (30.284%)  route 0.585ns (69.716%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.474     0.044    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.089 r  CONT/SAMP/control[0]_i_2/O
                         net (fo=1, routed)           0.111     0.200    CONT/SAMP/control[0]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.245 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.245    CONT/SAMP/control_next[0]
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/SAMP/clk_100MHz
    SLICE_X57Y90         FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.089    
    SLICE_X57Y90         FDCE (Hold_fdce_C_D)         0.091     0.002    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.209ns (22.340%)  route 0.727ns (77.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.727     0.297    CONT/SAMP/control_reg[1]_0
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.342 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.342    CONT/SAMP/init_next_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.829    -0.844    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.194    -0.094    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.120     0.026    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.299ns (21.086%)  route 1.119ns (78.914%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.153     0.780    CONT/memo_fsm_state_next
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.825 r  CONT/memo_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.825    CONT/memo_fsm_state[0]_i_1_n_0
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y90         FDCE                                         r  CONT/memo_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.089    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.120     0.031    CONT/memo_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.299ns (20.722%)  route 1.144ns (79.278%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.178     0.805    CONT/memo_fsm_state_next
    SLICE_X56Y91         LUT6 (Prop_lut6_I4_O)        0.045     0.850 r  CONT/memo_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.850    CONT/memo_fsm_state[1]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.089    
    SLICE_X56Y91         FDCE (Hold_fdce_C_D)         0.121     0.032    CONT/memo_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/memo_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.299ns (18.357%)  route 1.330ns (81.643%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.571    -0.593    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.688     0.259    CONT/SAMP/control_reg[1]_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  CONT/SAMP/memo_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.278     0.582    CONT/SAMP/memo_fsm_state[2]_i_7_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  CONT/SAMP/memo_fsm_state[2]_i_4/O
                         net (fo=3, routed)           0.247     0.874    CONT/memo_fsm_state_next
    SLICE_X57Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.919 r  CONT/memo_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.116     1.036    CONT/memo_fsm_state[2]_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.834    -0.839    CONT/clk_100MHz
    SLICE_X56Y91         FDCE                                         r  CONT/memo_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.089    
    SLICE_X56Y91         FDCE (Hold_fdce_C_D)         0.059    -0.030    CONT/memo_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  1.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.518ns (24.261%)  route 1.617ns (75.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.620    -0.920    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.617     1.215    CONT/SAMP/init_next
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.499     8.479    CONT/SAMP/CLK
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.874    
                         clock uncertainty           -0.194     8.680    
    SLICE_X55Y86         FDPE (Setup_fdpe_C_D)       -0.067     8.613    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  7.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.164ns (20.996%)  route 0.617ns (79.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.560    -0.604    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.617     0.177    CONT/SAMP/init_next
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.829    -0.844    CONT/SAMP/CLK
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.194    -0.093    
    SLICE_X55Y86         FDPE (Hold_fdpe_C_D)         0.070    -0.023    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.766ns (28.785%)  route 1.895ns (71.215%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.691     1.704    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.828    CONT/SAMP/plusOp[6]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.077     9.049    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.766ns (28.894%)  route 1.885ns (71.106%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.681     1.694    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT4 (Prop_lut4_I2_O)        0.124     1.818 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.818    CONT/SAMP/plusOp[8]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.081     9.053    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.792ns (29.474%)  route 1.895ns (70.526%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.691     1.704    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT3 (Prop_lut3_I1_O)        0.150     1.854 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.854    CONT/SAMP/plusOp[7]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.118     9.090    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.794ns (29.637%)  route 1.885ns (70.363%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.204     0.889    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.013 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.681     1.694    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X14Y105        LUT5 (Prop_lut5_I2_O)        0.152     1.846 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.846    CONT/SAMP/plusOp[9]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.118     9.090    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.779ns (29.923%)  route 1.824ns (70.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.985     1.693    CONT/SAMP/p_0_in
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)       -0.081     8.971    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.779ns (29.856%)  route 1.830ns (70.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.991     1.699    CONT/SAMP/p_0_in
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/CLK
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.074     9.052    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)       -0.067     8.985    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.779ns (33.161%)  route 1.570ns (66.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.630    -0.910    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.432 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.840     0.408    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X14Y104        LUT1 (Prop_lut1_I0_O)        0.301     0.709 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.731     1.439    CONT/SAMP/p_0_in
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.520     8.500    CONT/SAMP/CLK
    SLICE_X34Y99         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.480     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X34Y99         FDCE (Setup_fdce_C_D)       -0.031     8.875    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.642ns (30.844%)  route 1.439ns (69.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.439     1.124    CONT/SAMP/mc_reg_0
    SLICE_X14Y106        LUT2 (Prop_lut2_I1_O)        0.124     1.248 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.248    CONT/SAMP/plusOp[1]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y106        FDCE (Setup_fdce_C_D)        0.077     9.049    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.664ns (31.567%)  route 1.439ns (68.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.439     1.124    CONT/SAMP/mc_reg_0
    SLICE_X14Y106        LUT3 (Prop_lut3_I2_O)        0.146     1.270 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.270    CONT/SAMP/plusOp[2]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y106        FDCE (Setup_fdce_C_D)        0.118     9.090    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.642ns (35.100%)  route 1.187ns (64.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           1.187     0.872    CONT/SAMP/mc_reg_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.996 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.996    CONT/SAMP/plusOp[5]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.508     8.487    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.079     9.051    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  8.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.429%)  route 0.143ns (40.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.143    -0.288    CONT/SAMP/sc_next
    SLICE_X14Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    CONT/SAMP/plusOp[5]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.121    -0.384    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.043    -0.214 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[7]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.131    -0.390    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT5 (Prop_lut5_I3_O)        0.043    -0.214 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[9]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.131    -0.390    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[8]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.121    -0.400    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT3 (Prop_lut3_I1_O)        0.043    -0.202 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[2]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.131    -0.390    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT5 (Prop_lut5_I2_O)        0.043    -0.202 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    CONT/SAMP/plusOp[4]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.131    -0.390    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.212 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[6]
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y105        FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y105        FDCE (Hold_fdce_C_D)         0.120    -0.401    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT4 (Prop_lut4_I2_O)        0.045    -0.200 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[3]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.121    -0.400    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.569    -0.595    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.245    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X14Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.200 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    CONT/SAMP/plusOp[1]
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.840    -0.833    CONT/SAMP/CLK
    SLICE_X14Y106        FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.120    -0.401    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/mc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.357%)  route 0.190ns (47.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.190    -0.214    CONT/SAMP/mc_reg_0
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.045    -0.169 r  CONT/SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.169    CONT/SAMP/mc_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.806    CONT/SAMP/CLK
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X6Y107         FDCE (Hold_fdce_C_D)         0.120    -0.374    CONT/SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.518ns (24.261%)  route 1.617ns (75.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         1.620    -0.920    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.617     1.215    CONT/SAMP/init_next
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.499     8.479    CONT/SAMP/CLK
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.874    
                         clock uncertainty           -0.194     8.680    
    SLICE_X55Y86         FDPE (Setup_fdpe_C_D)       -0.067     8.613    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  7.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.164ns (20.996%)  route 0.617ns (79.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=273, routed)         0.560    -0.604    CONT/SAMP/clk_100MHz
    SLICE_X54Y86         FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.617     0.177    CONT/SAMP/init_next
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.829    -0.844    CONT/SAMP/CLK
    SLICE_X55Y86         FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.194    -0.094    
    SLICE_X55Y86         FDPE (Hold_fdpe_C_D)         0.070    -0.024    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.201    





