// Seed: 2840631098
module module_0 (
    output tri1 id_0,
    input  wor  id_1
);
  tri id_3, id_4, id_5, id_6 = id_6, id_7, id_8, id_9, id_10;
  always id_7 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output wire id_2,
    input supply0 id_3,
    input wand id_4,
    output tri0 id_5,
    input wor id_6,
    input logic id_7,
    input supply0 id_8,
    id_10
);
  wire id_11;
  final @(posedge id_7.id_10) id_12;
  supply1 id_13 = id_6;
  module_0 modCall_1 (
      id_0,
      id_4
  );
  assign modCall_1.type_12 = 0;
endmodule
