

#include "bl702.h"
#include <bl_emac.h>
#include "bl702_glb.h"
#include <blog.h>

#include <aos/kernel.h>
#include <aos/yloop.h>

#define PHY_MAX_RETRY      (0x3F0)

/****************************************************************************//**
 * @brief  Set MAC Address
 *
 * @param  macAddr[6]: MAC address buffer array
 *
 * @return None
 *
*******************************************************************************/
static void emac_set_mac(uint8_t mac[6])
{
    BL_WR_REG(EMAC_BASE, EMAC_MAC_ADDR1,(mac[0]<<8)|mac[1]);
    BL_WR_REG(EMAC_BASE, EMAC_MAC_ADDR0,(mac[2]<<24)|(mac[3]<<16)|(mac[4]<<8)|(mac[5]<<0));
}

/****************************************************************************//**
 * @brief  Read PHY register
 *
 * @param  phyReg: PHY register
 * @param  regValue: PHY register value pointer
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_phy_read(uint16_t phyReg, uint16_t *regValue)
{
    uint32_t tmpVal;
    
    /* Set Register Address */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MIIADDRESS);
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal,EMAC_RGAD,phyReg);
    BL_WR_REG(EMAC_BASE, EMAC_MIIADDRESS,tmpVal);
    
    /* Trigger read */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MIICOMMAND);    
    tmpVal = BL_SET_REG_BIT(tmpVal,EMAC_RSTAT);
    BL_WR_REG(EMAC_BASE, EMAC_MIICOMMAND,tmpVal);
    
    BL_DRV_DUMMY;
    
    do{
        tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MIISTATUS);
        BL702_Delay_US(16);
    }while(BL_IS_REG_BIT_SET(tmpVal, EMAC_MIIM_BUSY));
        
    
    *regValue=BL_RD_REG(EMAC_BASE, EMAC_MIIRX_DATA);
   
    return SUCCESS;
}

/****************************************************************************//**
 * @brief  Write PHY register
 *
 * @param  phyReg: PHY register
 * @param  regValue: PHY register value
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_phy_write(uint16_t phyReg, uint16_t regValue)
{
    uint32_t tmpVal;
    
    /* Set Register Address */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MIIADDRESS);
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal,EMAC_RGAD,phyReg);
    BL_WR_REG(EMAC_BASE, EMAC_MIIADDRESS,tmpVal);
    
    /* Set Write data */
    BL_WR_REG(EMAC_BASE, EMAC_MIITX_DATA,regValue);
    
    /* Trigger write */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MIICOMMAND);    
    tmpVal = BL_SET_REG_BIT(tmpVal,EMAC_WCTRLDATA);
    BL_WR_REG(EMAC_BASE, EMAC_MIICOMMAND,tmpVal);
    
    BL_DRV_DUMMY;
    
    do{
        tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MIISTATUS); 
    }while(BL_IS_REG_BIT_SET(tmpVal, EMAC_MIIM_BUSY));
        
    
    return SUCCESS;
}

uint16_t bl_eth_smi_read(uint32_t num)
{
    uint32_t regval = 0;

    if (0 != emac_phy_read(num, &regval)) {
        log_info("read error.\r\n");
    }

    return regval;
}

void phy_lan8720_dump_registers(void)
{
    log_info("LAN8720 Registers:\r\n");
    log_info("BCR    0x%04x\r\n", bl_eth_smi_read(0x0));
    log_info("BSR    0x%04x\r\n", bl_eth_smi_read(0x1));
    log_info("PHY1   0x%04x\r\n", bl_eth_smi_read(0x2));
    log_info("PHY2   0x%04x\r\n", bl_eth_smi_read(0x3));
    log_info("ANAR   0x%04x\r\n", bl_eth_smi_read(0x4));
    log_info("ANLPAR 0x%04x\r\n", bl_eth_smi_read(0x5));
    log_info("ANER   0x%04x\r\n", bl_eth_smi_read(0x6));
    log_info("MCSR   0x%04x\r\n", bl_eth_smi_read(0x17));
    log_info("SM     0x%04x\r\n", bl_eth_smi_read(0x18));
    log_info("SECR   0x%04x\r\n", bl_eth_smi_read(0x26));
    log_info("CSIR   0x%04x\r\n", bl_eth_smi_read(0x27));
    log_info("ISR    0x%04x\r\n", bl_eth_smi_read(0x29));
    log_info("IMR    0x%04x\r\n", bl_eth_smi_read(0x30));
    log_info("PSCSR  0x%04x\r\n", bl_eth_smi_read(0x31));
}

int emac_phy_reset(void)
{
    int timeout = 100;
    uint16_t regval = PHY_RESET;

    log_info("emac_phy_reset start\r\n");
    phy_lan8720_dump_registers();
    if(emac_phy_write(PHY_BCR, PHY_RESET) != SUCCESS){
        return ERROR;
    }
    timeout = 10;
    for (; timeout; timeout --) {
        aos_msleep(100);
        if (SUCCESS != emac_phy_read(PHY_BCR, &regval)) {
            log_info("PHY_BCR = 0x%04x\r\n", regval);
            return ERROR;
        }
        if (!(regval & PHY_RESET)) {
            return SUCCESS;
        }
    }
    log_info("emac_phy_reset end time = %d\r\n", timeout);

    return TIMEOUT;
}

int emac_phy_autonegotiate(ETHPHY_CFG_Type *cfg)
{
    uint16_t regval = 0;
    uint16_t advertise = 0;
    uint16_t lpa = 0;
    uint32_t timeout = 200;//PHY_MAX_RETRY;

    if (SUCCESS != emac_phy_read(PHY_PHYID1, &regval)) {
        return ERROR;
    }

    if (SUCCESS != emac_phy_read(PHY_PHYID2, &regval)) {
        return ERROR;
    }

    if (SUCCESS != emac_phy_read(PHY_BCR, &regval)) {
        return ERROR;
    }

    regval &= ~PHY_AUTONEGOTIATION;
    regval &= ~(PHY_LOOPBACK | PHY_POWERDOWN);
    regval |= PHY_ISOLATE;
    if(emac_phy_write(PHY_BCR, regval) != SUCCESS){
        return ERROR;
    }

    /* set advertisement mode */
    advertise = PHY_ADVERTISE_100BASETXFULL | PHY_ADVERTISE_100BASETXHALF |
             PHY_ADVERTISE_10BASETXFULL | PHY_ADVERTISE_10BASETXHALF |
             PHY_ADVERTISE_8023;
    if(emac_phy_write(PHY_ADVERTISE, advertise) != SUCCESS){
        log_warn("PHY_ADVERTISE error.\r\n");
        return ERROR;
    }

    aos_msleep(16);
    if (SUCCESS != emac_phy_read(PHY_BCR, &regval)) {
        log_warn("PHY_BCR read error.\r\n");
        return ERROR;
    }

    aos_msleep(16);
    regval |= (PHY_FULLDUPLEX_100M | PHY_AUTONEGOTIATION);
    if(emac_phy_write(PHY_BCR, regval) != SUCCESS){
        log_warn("PHY_BCR write 100M|auto error.\r\n");
        return ERROR;
    }

    aos_msleep(16);
    regval |= PHY_RESTART_AUTONEGOTIATION;
    regval &= ~PHY_ISOLATE;
    if(emac_phy_write(PHY_BCR, regval) != SUCCESS){
        log_warn("PHY_BCR write auto error.\r\n");
        return ERROR;
    }

    timeout = 200;
    while(1) {
        if (SUCCESS != emac_phy_read(PHY_BSR, &regval)) {
            log_warn("read PHY_BSR error.\r\n");
            return ERROR;
        }

        if (regval & PHY_AUTONEGO_COMPLETE) {
            /* complete */
            break;
        }

        aos_msleep(10);
        timeout--;
        if (timeout == 0) {
            log_warn("PHY_BSR timeout ?\r\n");
            return TIMEOUT;
        }
    }
    log_info("phy bsr read time = %d ms\r\n",(200 - timeout)*10);

#if 0
    aos_msleep(5000);
    if (SUCCESS != emac_phy_read(PHY_LPA, &lpa)) {
        return ERROR;
    }
#else
    timeout = 500;
    while (0 != emac_phy_read(PHY_LPA, &lpa)) {
        aos_msleep(10);
        timeout--;
        if (timeout == 0) {
            log_warn("PHY_LPA timeout ?\r\n");
            return TIMEOUT;
        }
    }
    log_info("phy lpa read time = %d ms\r\n",(500 - timeout)*10);
#endif


    if (((advertise & lpa) & PHY_ADVERTISE_100BASETXFULL) != 0)
    {
        /* 100BaseTX and Full Duplex */
        cfg->duplex = EMAC_MODE_FULLDUPLEX;
        cfg->speed = EMAC_SPEED_100M;
    }
    else if (((advertise & lpa) & PHY_ADVERTISE_10BASETXFULL) != 0)
    {
        /* 10BaseT and Full Duplex */
        cfg->duplex = EMAC_MODE_FULLDUPLEX;
        cfg->speed = EMAC_SPEED_10M;
    }
    else if (((advertise & lpa) & PHY_ADVERTISE_100BASETXHALF) != 0)
    {
        /* 100BaseTX and half Duplex */
        cfg->duplex = EMAC_MODE_HALFDUPLEX;
        cfg->speed = EMAC_SPEED_100M;
    }
    else if (((advertise & lpa) & PHY_ADVERTISE_10BASETXHALF) != 0)
    {
        /* 10BaseT and half Duplex */
        cfg->duplex = EMAC_MODE_HALFDUPLEX;
        cfg->speed = EMAC_SPEED_10M;
    }

    return SUCCESS;
}

int emac_phy_linkup(ETHPHY_CFG_Type *cfg)
{
    uint16_t phy_bsr = 0;
    uint16_t phy_sr = 0;

    aos_msleep(16);
    if (SUCCESS != emac_phy_read(PHY_BSR, &phy_bsr)) {
        return ERROR;
    }

    aos_msleep(16);
    if (!(PHY_LINKED_STATUS & phy_bsr)) {
        return ERROR;
    }

    aos_msleep(16);
    if (SUCCESS != emac_phy_read(PHY_SR, &phy_sr)) {
        return ERROR;
    }

    if ((phy_bsr & PHY_BSR_100BASETXFULL) && PHY_SR_SPEED_MODE_COMPARE(phy_sr, PHY_SR_SPEED_100BASETXFULL)) {
        /* 100BaseTX and Full Duplex */
        cfg->duplex = EMAC_MODE_FULLDUPLEX;
        cfg->speed = EMAC_SPEED_100M;
    } else if ((phy_bsr & PHY_BSR_10BASETXFULL) && PHY_SR_SPEED_MODE_COMPARE(phy_sr, PHY_SR_SPEED_10BASETXFULL)) {
        /* 10BaseT and Full Duplex */
        cfg->duplex = EMAC_MODE_FULLDUPLEX;
        cfg->speed = EMAC_SPEED_10M;
    } else if ((phy_bsr & PHY_BSR_100BASETXHALF) && PHY_SR_SPEED_MODE_COMPARE(phy_sr, PHY_SR_SPEED_100BASETXHALF)) {
        /* 100BaseTX and half Duplex */
        cfg->duplex = EMAC_MODE_HALFDUPLEX;
        cfg->speed = EMAC_SPEED_100M;
    } else if ((phy_bsr & PHY_BSR_10BASETXHALF) && PHY_SR_SPEED_MODE_COMPARE(phy_sr, PHY_SR_SPEED_10BASETXHALF)) {
        /* 10BaseT and half Duplex */
        cfg->duplex = EMAC_MODE_HALFDUPLEX;
        cfg->speed = EMAC_SPEED_10M;
    } else {
        /* 10BaseT and half Duplex */
        cfg->duplex = -1;
        cfg->speed = -1;
        return ERROR;
    }

#if 0
    if (SUCCESS != emac_phy_read(PHY_BCR, &phy_bsr)) {
        return ERROR;
    }

    /* enter test mode: near-end loopback */
    aos_msleep(16);
    phy_bsr |= PHY_LOOPBACK;
    if(emac_phy_write(PHY_BCR, phy_bsr) != SUCCESS){
        return ERROR;
    }

    if (SUCCESS != emac_phy_read(PHY_BCR, &phy_bsr)) {
        return ERROR;
    }
#endif

#if 0
    if (SUCCESS != emac_phy_read(17, &phy_bsr)) {
        return ERROR;
    }

    /* enter test mode: far loopback */
    aos_msleep(16);
    phy_bsr |= (1 << 9); /* mode control/status register, FARLOOPBACK bit */
    if(emac_phy_write(17, phy_bsr) != SUCCESS){
        return ERROR;
    }
#endif

    return SUCCESS;
}

/*@} end of group EMAC_Private_Functions */

/** @defgroup  EMAC_Public_Functions
 *  @{
 */

/****************************************************************************//**
 * @brief  Initialize EMAC module
 *
 * @param  cfg: EMAC configuration pointer
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_init(EMAC_CFG_Type *cfg)
{
    uint32_t tmpVal;
    
    /* Disable clock gate */
    GLB_AHB_Slave1_Clock_Gate(DISABLE,BL_AHB_SLAVE1_EMAC);
    
    /* Set MAC config */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MODE);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_RMII_EN,1);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_RECSMALL,cfg->recvSmallFrame);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_PAD,cfg->padEnable);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_HUGEN,cfg->recvHugeFrame);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_CRCEN,cfg->crcEnable);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_NOPRE,cfg->noPreamble);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_BRO,cfg->recvBroadCast);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_PRO,ENABLE);
    //tmpVal |= (1 << 7); /* local loopback in emac */
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_IFG,cfg->interFrameGapCheck);
    BL_WR_REG(EMAC_BASE, EMAC_MODE,tmpVal);
    
    /* Set inter frame gap value */
    BL_WR_REG(EMAC_BASE, EMAC_IPGT,cfg->interFrameGapValue);
    
    /* Set MII interface */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MIIMODE);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_MIINOPRE,cfg->miiNoPreamble);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_CLKDIV,cfg->miiClkDiv);
    BL_WR_REG(EMAC_BASE, EMAC_MIIMODE,tmpVal);
    
    /* Set collision */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_COLLCONFIG);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_MAXRET,cfg->maxTxRetry);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_COLLVALID,cfg->collisionValid);
    BL_WR_REG(EMAC_BASE, EMAC_COLLCONFIG,tmpVal);
    
    /* Set frame length */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_PACKETLEN);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_MINFL,cfg->minFrameLen);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_MAXFL,cfg->maxFrameLen);
    BL_WR_REG(EMAC_BASE, EMAC_PACKETLEN,tmpVal);
    
    emac_set_mac(cfg->macAddr);

#ifndef BFLB_USE_HAL_DRIVER
    //Interrupt_Handler_Register(EMAC_IRQn,EMAC_IRQHandler);
#endif
    return SUCCESS;
}

/****************************************************************************//**
 * @brief  Initialize EMAC PHY module
 *
 * @param  cfg: EMAC PHY configuration pointer
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_phyinit(ETHPHY_CFG_Type *cfg)
{
    uint32_t tmpVal;
    uint16_t phyReg;
    
    /* Set Phy Address */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MIIADDRESS);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_FIAD,cfg->phyAddress);
    BL_WR_REG(EMAC_BASE, EMAC_MIIADDRESS,tmpVal);

    if (SUCCESS != emac_phy_reset()) {
        return ERROR;
    }

    if(cfg->autoNegotiation){
/*
        uint32_t cnt=0;
        do{
            if(emac_phy_read(PHY_BSR, &phyReg) != SUCCESS){
                return ERROR;
            }
            cnt++;
            if(cnt>PHY_LINK_TO){
                return ERROR;
            }
        }while((phyReg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS);
*/
        if(SUCCESS!=emac_phy_autonegotiate(cfg)){
            return ERROR;
        }
    }else{
        if(emac_phy_read(PHY_BCR, &phyReg) != SUCCESS){
            return ERROR;
        }
        phyReg&=(~PHY_FULLDUPLEX_100M);
        if(cfg->speed == EMAC_SPEED_10M){
            if(cfg->duplex==EMAC_MODE_FULLDUPLEX){
                phyReg|=PHY_FULLDUPLEX_10M;
            }else{
                phyReg|=PHY_HALFDUPLEX_10M;
            }
        }else{
            if(cfg->duplex==EMAC_MODE_FULLDUPLEX){
                phyReg|=PHY_FULLDUPLEX_100M;
            }else{
                phyReg|=PHY_HALFDUPLEX_100M;
            }
        }
        if((emac_phy_write(PHY_BCR, phyReg)) != SUCCESS){
            return ERROR;
        }
    }
    
    /* Set MAC duplex config */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MODE);
    tmpVal=BL_SET_REG_BITS_VAL(tmpVal,EMAC_FULLD,cfg->duplex);
    BL_WR_REG(EMAC_BASE, EMAC_MODE,tmpVal);

    emac_phy_linkup(cfg);
    return SUCCESS;
}

/****************************************************************************//**
 * @brief  DeInitialize EMAC module
 *
 * @param  None
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_deinit(void)
{
    emac_disable();
    
    return SUCCESS;
}

/****************************************************************************//**
 * @brief  Initialize EMAC TX RX MDA buffer
 *
 * @param  handle: EMAC handle pointer
 * @param  txBuff: TX buffer
 * @param  txBuffCount: TX buffer count
 * @param  rxBuff: RX buffer
 * @param  rxBuffCount: RX buffer count
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_dmadesclistinit(EMAC_Handle_Type *handle,uint8_t *txBuff, uint32_t txBuffCount,uint8_t *rxBuff, uint32_t rxBuffCount)
{
    uint32_t i = 0;

    /* Set the Ethernet handler env */
    handle->bd = (EMAC_BD_Desc_Type *)(EMAC_BASE+EMAC_DMA_DESC_OFFSET);
    handle->txIndexEMAC = 0;
    handle->txIndexCPU  = 0;
    handle->txBuffLimit = txBuffCount - 1;
    /* The receive descriptors' address starts right after the last transmit BD. */
    handle->rxIndexEMAC = txBuffCount;
    handle->rxIndexCPU  = txBuffCount;
    handle->rxBuffLimit = txBuffCount + rxBuffCount - 1;

    /* Fill each DMARxDesc descriptor with the right values */
    for(i=0; i < txBuffCount; i++){
        /* Get the pointer on the ith member of the Tx Desc list */
        handle->bd[i].Buffer= (NULL == txBuff) ? 0 : (uint32_t)(txBuff+(ETH_MAX_PACKET_SIZE*i));
        handle->bd[i].C_S_L = 0;
    }
    /* For the last TX DMA Descriptor, it should be wrap back */
    handle->bd[handle->txBuffLimit].C_S_L |= EMAC_BD_FIELD_MSK(TX_WR);

    for(i = txBuffCount; i < (txBuffCount + rxBuffCount); i++){
        /* Get the pointer on the ith member of the Rx Desc list */
        handle->bd[i].Buffer= ( NULL == rxBuff) ? 0 : (uint32_t)(rxBuff+(ETH_MAX_PACKET_SIZE*(i-txBuffCount)));
        handle->bd[i].C_S_L = (ETH_MAX_PACKET_SIZE << 16) |
                               EMAC_BD_FIELD_MSK(RX_IRQ) |
                               EMAC_BD_FIELD_MSK(RX_E);
    }
    /* For the last RX DMA Descriptor, it should be wrap back */
    handle->bd[handle->rxBuffLimit].C_S_L |= EMAC_BD_FIELD_MSK(RX_WR);
    
    /* For the TX DMA Descriptor, it will wrap to 0 according to EMAC_TX_BD_NUM*/
    BL_WR_REG(EMAC_BASE, EMAC_TX_BD_NUM,txBuffCount);
    
    return SUCCESS;
}

/****************************************************************************//**
 * @brief  Get TX MDA buffer descripter for data to send
 *
 * @param  handle: EMAC handle pointer
 * @param  txDMADesc: TX DMA descriptor pointer
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_dmatxdescget(EMAC_Handle_Type *handle,EMAC_BD_Desc_Type **txDMADesc)
{
    return SUCCESS;
}

/****************************************************************************//**
 * @brief  Start TX
 *
 * @param  handle: EMAC handle pointer
 * @param  txDMADesc: TX DMA descriptor pointer
 * @param  len: len
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_starttx(EMAC_Handle_Type *handle,EMAC_BD_Desc_Type *txDMADesc, uint32_t len)
{
    return SUCCESS;
}

/****************************************************************************//**
 * @brief  Enable EMAC module
 *
 * @param  None
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_enable(void)
{
    uint32_t tmpVal;
    
    /* Enable EMAC */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MODE);
    tmpVal=BL_SET_REG_BIT(tmpVal,EMAC_TXEN);
    tmpVal=BL_SET_REG_BIT(tmpVal,EMAC_RXEN);
    BL_WR_REG(EMAC_BASE, EMAC_MODE,tmpVal);
    
    return SUCCESS;
}

/****************************************************************************//**
 * @brief  emac_enable_tx
 *
 * @param  None
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_enable_tx(void)
{
    uint32_t tmpVal;

    /* Enable EMAC */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MODE);
    tmpVal=BL_SET_REG_BIT(tmpVal,EMAC_TXEN);
    BL_WR_REG(EMAC_BASE, EMAC_MODE,tmpVal);

    return SUCCESS;
}

/****************************************************************************//**
 * @brief  emac_disable_tx
 *
 * @param  None
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_disable_tx(void)
{
    uint32_t tmpVal;

    /* Enable EMAC */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MODE);
    tmpVal=BL_CLR_REG_BIT(tmpVal,EMAC_TXEN);
    BL_WR_REG(EMAC_BASE, EMAC_MODE,tmpVal);

    return SUCCESS;
}

/****************************************************************************//**
 * @brief  Disable EMAC module
 *
 * @param  None
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_disable(void)
{
    uint32_t tmpVal;
    
    /* Enable EMAC */
    tmpVal=BL_RD_REG(EMAC_BASE, EMAC_MODE);
    tmpVal=BL_CLR_REG_BIT(tmpVal,EMAC_TXEN);
    tmpVal=BL_CLR_REG_BIT(tmpVal,EMAC_RXEN);
    BL_WR_REG(EMAC_BASE, EMAC_MODE,tmpVal);
    
    return SUCCESS;
}

/****************************************************************************//**
 * @brief  EMAC mask or unmask certain or all interrupt
 *
 * @param  intType: EMAC interrupt type
 * @param  intMask: EMAC interrupt mask value( MASK:disbale interrupt,UNMASK:enable interrupt )
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_intmask(EMAC_INT_Type intType,BL_Mask_Type intMask)
{
    uint32_t tmpVal;

    /* Check the parameters */
    CHECK_PARAM(IS_BL_MASK_TYPE(intMask));

    tmpVal = BL_RD_REG(EMAC_BASE,EMAC_INT_MASK);

    /* Mask or unmask certain or all interrupt */    
    if(MASK == intMask){
        tmpVal |= intType;
    }else{
        tmpVal &= (~intType);
    }
    
    /* Write back */
    BL_WR_REG(EMAC_BASE,EMAC_INT_MASK,tmpVal);
    
    return SUCCESS;
}

/****************************************************************************//**
 * @brief  Get EMAC interrupt status
 *
 * @param  intType: EMAC interrupt type
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_getintstatus(EMAC_INT_Type intType)
{
    uint32_t tmpVal;

    /* Check the parameters */
    CHECK_PARAM(IS_EMAC_INT_TYPE(intType));
    
    tmpVal = BL_RD_REG(EMAC_BASE,EMAC_INT_SOURCE);
    
    return (tmpVal & intType) ? SET : RESET;
    
}

/****************************************************************************//**
 * @brief  Clear EMAC interrupt
 *
 * @param  intType: EMAC interrupt type
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_clrintstatus(EMAC_INT_Type intType)
{
    uint32_t tmpVal;

    /* Check the parameters */
    CHECK_PARAM(IS_EMAC_INT_TYPE(intType));

    tmpVal = BL_RD_REG(EMAC_BASE,EMAC_INT_SOURCE);

    BL_WR_REG(EMAC_BASE,EMAC_INT_SOURCE,tmpVal | intType);

    return SUCCESS;
}

/****************************************************************************//**
 * @brief  Request to pause TX
 *
 * @param  timeCount: Pause time count
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_txpausereq(uint16_t timeCount)
{    
    BL_WR_REG(EMAC_BASE,EMAC_TXCTRL,(1<<16)|timeCount);
    
    return SUCCESS;
}

/****************************************************************************//**
 * @brief  Set hash value
 *
 * @param  hash0: Hash value one
 * @param  hash1: Hash value two
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
int emac_sethash(uint32_t hash0,uint32_t hash1)
{    
    BL_WR_REG(EMAC_BASE,EMAC_HASH0_ADDR,hash0);
    
    BL_WR_REG(EMAC_BASE,EMAC_HASH1_ADDR,hash1);
    
    return SUCCESS;
}


/*@} end of group EMAC_Public_Functions */

/*@} end of group EMAC */

/*@} end of group BL702_Peripheral_Driver */
