# CPU-Design
This project contains the design of the 5-stages pipelined CPU based on MIPS instruction set architecture, written in Verilog HDL
