# Tiny Tapeout project information
project:
  title:        "Dual-Mode ALU (8-bit/4-bit)"      # Project title
  author:       "Your Name"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Configurable precision ALU: 8-bit mode or dual parallel 4-bit operations with shared resources"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)
  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_dual_mode_alu"
  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "B0 - Second operand bit 0"
  ui[1]: "B1 - Second operand bit 1"
  ui[2]: "B2 - Second operand bit 2"
  ui[3]: "B3 - Second operand bit 3"
  ui[4]: "OP0 - ALU operation bit 0"
  ui[5]: "OP1 - ALU operation bit 1"
  ui[6]: "OP2 - ALU operation bit 2"
  ui[7]: "MODE - Mode select (0=8bit, 1=dual4bit)"
  # Outputs
  uo[0]: "R0 - Result bit 0"
  uo[1]: "R1 - Result bit 1"
  uo[2]: "R2 - Result bit 2"
  uo[3]: "R3 - Result bit 3"
  uo[4]: "R4 - Result bit 4"
  uo[5]: "R5 - Result bit 5"
  uo[6]: "R6 - Result bit 6"
  uo[7]: "R7 - Result bit 7"
  # Bidirectional pins
  uio[0]: "A0 - First operand bit 0 (input)"
  uio[1]: "A1 - First operand bit 1 (input)"
  uio[2]: "A2 - First operand bit 2 (input)"
  uio[3]: "A3 - First operand bit 3 (input)"
  uio[4]: "A4 - First operand bit 4 (input)"
  uio[5]: "A5 - First operand bit 5 (input)"
  uio[6]: "A6 - First operand bit 6 (input)"
  uio[7]: "A7 - First operand bit 7 (input)"
# Do not change!
yaml_version: 6
