TimeQuest Timing Analyzer report for top
Sun Dec 08 02:37:11 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[0]'
 12. Slow Model Hold: 'KEY[0]'
 13. Slow Model Recovery: 'KEY[0]'
 14. Slow Model Removal: 'KEY[0]'
 15. Slow Model Minimum Pulse Width: 'KEY[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'KEY[0]'
 24. Fast Model Hold: 'KEY[0]'
 25. Fast Model Recovery: 'KEY[0]'
 26. Fast Model Removal: 'KEY[0]'
 27. Fast Model Minimum Pulse Width: 'KEY[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Setup Transfers
 34. Hold Transfers
 35. Recovery Transfers
 36. Removal Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[0]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 57.09 MHz ; 57.09 MHz       ; KEY[0]     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+--------+---------+---------------+
; Clock  ; Slack   ; End Point TNS ;
+--------+---------+---------------+
; KEY[0] ; -16.516 ; -14925.115    ;
+--------+---------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 0.445 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Slow Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[0] ; -2.891 ; -566.636      ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 3.251 ; 0.000         ;
+--------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[0] ; -2.064 ; -6422.233            ;
+--------+--------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[0]'                                                                                                                                                                                                                                                                                                                              ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.516 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.555     ;
; -16.371 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.410     ;
; -16.140 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.179     ;
; -16.111 ; riscv_core:rv32i|register:EX_MEM|out[38]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.150     ;
; -16.097 ; riscv_core:rv32i|register:ID_EX|out[39]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 17.134     ;
; -16.087 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 17.125     ;
; -16.082 ; riscv_core:rv32i|register:EX_MEM|out[142]                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.121     ;
; -16.081 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.120     ;
; -16.065 ; riscv_core:rv32i|register:MEM_WB|out[96]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 17.103     ;
; -16.011 ; riscv_core:rv32i|register:ID_EX|out[37]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.050     ;
; -15.933 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.975     ;
; -15.932 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.974     ;
; -15.923 ; riscv_core:rv32i|register:MEM_WB|out[97]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.962     ;
; -15.901 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.943     ;
; -15.901 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.943     ;
; -15.897 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 16.935     ;
; -15.882 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.924     ;
; -15.870 ; riscv_core:rv32i|register:ID_EX|out[45]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 16.908     ;
; -15.867 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 16.905     ;
; -15.831 ; riscv_core:rv32i|register:MEM_WB|out[98]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 16.869     ;
; -15.813 ; riscv_core:rv32i|register:ID_EX|out[44]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 16.851     ;
; -15.808 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                               ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~portb_address_reg0                                 ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.092      ; 16.860     ;
; -15.794 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.835     ;
; -15.781 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~portb_address_reg0                                 ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.092      ; 16.833     ;
; -15.746 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.012     ; 16.772     ;
; -15.745 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.012     ; 16.771     ;
; -15.731 ; riscv_core:rv32i|register:EX_MEM|out[153]                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.770     ;
; -15.727 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.769     ;
; -15.726 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.768     ;
; -15.724 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.766     ;
; -15.723 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.765     ;
; -15.714 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.756     ;
; -15.707 ; riscv_core:rv32i|register:ID_EX|out[39]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.747     ;
; -15.706 ; riscv_core:rv32i|register:ID_EX|out[39]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.746     ;
; -15.698 ; riscv_core:rv32i|register:EX_MEM|out[38]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.740     ;
; -15.697 ; riscv_core:rv32i|register:EX_MEM|out[38]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.739     ;
; -15.695 ; riscv_core:rv32i|register:ID_EX|out[40]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.734     ;
; -15.695 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.737     ;
; -15.695 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.737     ;
; -15.692 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.734     ;
; -15.692 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.734     ;
; -15.689 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.730     ;
; -15.688 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.729     ;
; -15.684 ; riscv_core:rv32i|register:ID_EX|out[42]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.723     ;
; -15.676 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.718     ;
; -15.675 ; riscv_core:rv32i|register:ID_EX|out[39]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.715     ;
; -15.675 ; riscv_core:rv32i|register:ID_EX|out[39]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.715     ;
; -15.673 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.715     ;
; -15.671 ; riscv_core:rv32i|register:EX_MEM|out[142]                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.713     ;
; -15.670 ; riscv_core:rv32i|register:EX_MEM|out[142]                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.712     ;
; -15.667 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 16.593     ;
; -15.667 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 16.593     ;
; -15.667 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 16.593     ;
; -15.667 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 16.593     ;
; -15.667 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 16.593     ;
; -15.666 ; riscv_core:rv32i|register:EX_MEM|out[38]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.708     ;
; -15.666 ; riscv_core:rv32i|register:EX_MEM|out[38]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.708     ;
; -15.657 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.698     ;
; -15.657 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.698     ;
; -15.656 ; riscv_core:rv32i|register:ID_EX|out[39]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.696     ;
; -15.647 ; riscv_core:rv32i|register:EX_MEM|out[38]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.689     ;
; -15.639 ; riscv_core:rv32i|register:EX_MEM|out[142]                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.681     ;
; -15.639 ; riscv_core:rv32i|register:EX_MEM|out[142]                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.681     ;
; -15.638 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.679     ;
; -15.629 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.005      ; 16.672     ;
; -15.623 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.005      ; 16.666     ;
; -15.621 ; riscv_core:rv32i|register:ID_EX|out[37]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.663     ;
; -15.620 ; riscv_core:rv32i|register:ID_EX|out[37]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.662     ;
; -15.620 ; riscv_core:rv32i|register:EX_MEM|out[142]                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.662     ;
; -15.589 ; riscv_core:rv32i|register:ID_EX|out[37]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.631     ;
; -15.589 ; riscv_core:rv32i|register:ID_EX|out[37]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.631     ;
; -15.588 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.629     ;
; -15.585 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.626     ;
; -15.579 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.620     ;
; -15.577 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.619     ;
; -15.576 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.618     ;
; -15.570 ; riscv_core:rv32i|register:ID_EX|out[37]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.612     ;
; -15.568 ; riscv_core:rv32i|register:ID_EX|out[39]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.607     ;
; -15.559 ; riscv_core:rv32i|register:EX_MEM|out[38]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.600     ;
; -15.550 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.590     ;
; -15.545 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.587     ;
; -15.545 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.587     ;
; -15.540 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.012     ; 16.566     ;
; -15.539 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.012     ; 16.565     ;
; -15.537 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.012     ; 16.563     ;
; -15.536 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.012     ; 16.562     ;
; -15.532 ; riscv_core:rv32i|register:EX_MEM|out[142]                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.573     ;
; -15.526 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.568     ;
; -15.520 ; riscv_core:rv32i|register:ID_EX|out[39]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 16.544     ;
; -15.519 ; riscv_core:rv32i|register:ID_EX|out[39]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 16.543     ;
; -15.511 ; riscv_core:rv32i|register:EX_MEM|out[38]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.012     ; 16.537     ;
; -15.510 ; riscv_core:rv32i|register:EX_MEM|out[38]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.012     ; 16.536     ;
; -15.502 ; riscv_core:rv32i|register:MEM_WB|out[96]                                                                              ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~portb_address_reg0                                 ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.091      ; 16.553     ;
; -15.502 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 16.527     ;
; -15.501 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 16.526     ;
; -15.499 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.540     ;
; -15.498 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 16.539     ;
; -15.494 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 16.536     ;
; -15.490 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[13] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.534     ;
; -15.484 ; riscv_core:rv32i|register:EX_MEM|out[142]                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.012     ; 16.510     ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_2                                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_3                                                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.897      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_add_adder|add_sub_6ce:auto_generated|pipeline_dffe[1]                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|exp_add_p1[1]                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|register:ID_EX|out[20]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[20]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_dffe4[19]                                                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_out_dffe5[19]                                                                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|register:ID_EX|out[12]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[12]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|register:ID_EX|out[2]                                                                                                                                                                                                                                               ; riscv_core:rv32i|register:EX_MEM|out[2]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff12[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff13[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; riscv_core:rv32i|register:ID_EX|out[5]                                                                                                                                                                                                                                               ; riscv_core:rv32i|register:EX_MEM|out[5]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[3]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[3]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; riscv_core:rv32i|register:EX_MEM|out[4]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:MEM_WB|out[4]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[0]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|register:ID_EX|out[14]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[14]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|register:IF_ID|out[94]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[113]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; riscv_core:rv32i|register:IF_ID|out[82]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[101]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[0]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[0]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|register:IF_ID|out[93]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[112]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff10[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff11[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; riscv_core:rv32i|register:IF_ID|out[68]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[87]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff6[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff9[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff10[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_3                                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_4                                                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe3                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe4                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; riscv_core:rv32i|register:IF_ID|out[74]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[93]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff8[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff9[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe21                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe31                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe31                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe3                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[7]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[7]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|register:IF_ID|out[67]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[86]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|register:ID_EX|out[13]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[13]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|register:ID_EX|out[15]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[15]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|register:IF_ID|out[95]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[114]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|register:EX_MEM|out[31]                                                                                                                                                                                                                                             ; riscv_core:rv32i|register:MEM_WB|out[31]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; riscv_core:rv32i|register:IF_ID|out[71]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[90]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|register:IF_ID|out[69]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[88]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff7[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff8[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[1]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[1]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[8]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[8]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|register:IF_ID|out[89]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[108]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff8[0]                                                                                                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff11[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff12[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe2                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe21                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe21                                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe31                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                            ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[17]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[19]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|register:IF_ID|out[64]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[83]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|register:ID_EX|out[28]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[28]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|register:ID_EX|out[30]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[30]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe31                                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe3                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff9[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff10[0]                                                                                                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe21                                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe31                                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[3]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[3]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|register:IF_ID|out[15]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[15]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg1                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg2                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|man_round_p2[18]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|man_result_ff[18]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; riscv_core:rv32i|register:pc|out[21]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[85]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff5[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff6[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[1]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff11c[1]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|man_round_p2[21]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|man_result_ff[21]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe3                                                                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe4                                                                                                                                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|added_power2_reg[4]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|max_shift_reg                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[7]                                                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[9]                                                                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; riscv_core:rv32i|register:IF_ID|out[16]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[16]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[12]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[5]                                                                                                                                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; riscv_core:rv32i|register:IF_ID|out[90]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[109]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[22]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[15]                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe2                                                                                                                                       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe21                                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[4]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[4]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[14]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[16]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|register:pc|out[17]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[81]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27]                  ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|integer_rounded_reg[4]                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe31                                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe3                                                                                                                                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe3                                                                                                                                       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe4                                                                                                                                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; riscv_core:rv32i|register:pc|out[9]                                                                                                                                                                                                                                                  ; riscv_core:rv32i|register:IF_ID|out[73]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; riscv_core:rv32i|register:pc|out[6]                                                                                                                                                                                                                                                  ; riscv_core:rv32i|register:IF_ID|out[70]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[1]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[3]                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; riscv_core:rv32i|register:pc|out[29]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[93]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[2]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[2]                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; riscv_core:rv32i|register:pc|out[23]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[87]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.914      ;
; 0.630 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[9]                                                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[11]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg4                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff3[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d                     ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[15]                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; riscv_core:rv32i|register:pc|out[24]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[88]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; riscv_core:rv32i|register:EX_MEM|out[47]                                                                                                                                                                                                                                             ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[29]                                                                                                                                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d                     ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[47]                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[23]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[16]                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.919      ;
; 0.641 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or2_reg1                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or_reg2                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.927      ;
; 0.641 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|mantissa_input_reg[22]                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[29]                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.927      ;
; 0.643 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[3]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[3]                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.929      ;
; 0.644 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[1]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[1]                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.930      ;
; 0.644 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[3]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[11]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.930      ;
; 0.649 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or_reg3                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|man_or_reg4                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.935      ;
; 0.649 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or_reg3                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|integer_rounded_reg[0]                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.935      ;
; 0.650 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[4]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[4]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.936      ;
; 0.664 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[14]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|mantissa_input_reg[14]                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.950      ;
; 0.666 ; riscv_core:rv32i|register:EX_MEM|out[33]                                                                                                                                                                                                                                             ; riscv_core:rv32i|register:MEM_WB|out[73]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.952      ;
; 0.667 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[14]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[14]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.953      ;
; 0.667 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[14]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[15]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.953      ;
; 0.680 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_leading_zeros_dffe31[2]                                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[10]                                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.966      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'KEY[0]'                                                                                                                                       ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[122] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 3.927      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[129] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 3.928      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[119] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 3.929      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[33]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.005      ; 3.934      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[34]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.005      ; 3.934      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[36]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.005      ; 3.934      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[32]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 3.926      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[118] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 3.933      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[130] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 3.928      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[45]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 3.932      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[44]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 3.932      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[42]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 3.931      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[43]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 3.931      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[46]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 3.932      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[37]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 3.931      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[38]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 3.931      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[41]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 3.931      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[40]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 3.931      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[39]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 3.933      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[132] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 3.931      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[80]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 3.926      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[117] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 3.927      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[49]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[48]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[123] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 3.929      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[47]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 3.927      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[79]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.925      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[127] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 3.929      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[53]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.005      ; 3.934      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[121] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 3.928      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[50]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 3.919      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[125] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 3.929      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[65]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[84]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.911      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[54]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.005      ; 3.934      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[68]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 3.913      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[87]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 3.913      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[57]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.925      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[4]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 3.921      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[4]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.912      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[124] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 3.928      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[55]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.005      ; 3.934      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[62]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.925      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[71]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 3.919      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[90]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 3.919      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[60]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 3.928      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[7]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 3.919      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[7]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 3.928      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[58]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 3.928      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[70]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 3.921      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[89]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[59]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.925      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[6]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[6]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 3.919      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[69]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 3.913      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[88]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 3.913      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[5]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 3.919      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[5]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 3.906      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[52]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.005      ; 3.934      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[75]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.925      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[72]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 3.919      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[91]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 3.919      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[61]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 3.928      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[8]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[8]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 3.915      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[51]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.004      ; 3.933      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[134] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 3.929      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[66]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[65]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[76]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[95]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.911      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[77]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.912      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[96]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.911      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[67]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[78]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[97]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[68]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[79]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[98]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[69]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[82]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[101] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[71]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 3.926      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[72]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.925      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[83]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.912      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[102] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 3.913      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[73]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.925      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[74]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.925      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[85]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.912      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[104] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[86]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[105] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[22]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.911      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[22]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[74]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 3.919      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[93]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 3.919      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[63]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 3.924      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[10]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[10]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.920      ;
; -2.891 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[56]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 3.925      ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'KEY[0]'                                                                                                                                       ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[122] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 3.535      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[129] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.536      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[119] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 3.537      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[33]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.005      ; 3.542      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[34]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.005      ; 3.542      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[36]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.005      ; 3.542      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[32]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 3.534      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[118] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 3.541      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[130] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.536      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[45]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.003      ; 3.540      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[44]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.003      ; 3.540      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[42]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 3.539      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[43]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 3.539      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[46]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.003      ; 3.540      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[37]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 3.539      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[38]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 3.539      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[41]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 3.539      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[40]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 3.539      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[39]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 3.541      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[132] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 3.539      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[80]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 3.534      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[117] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 3.535      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[49]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[48]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[123] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 3.537      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[47]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 3.535      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[79]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 3.533      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[127] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 3.537      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[53]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.005      ; 3.542      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[121] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.536      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[50]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 3.527      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[125] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 3.537      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[65]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[84]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.018     ; 3.519      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[54]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.005      ; 3.542      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[68]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 3.521      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[87]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 3.521      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[57]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 3.533      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[4]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 3.529      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[4]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 3.520      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[124] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.536      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[55]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.005      ; 3.542      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[62]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 3.533      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[71]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 3.527      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[90]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 3.527      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[60]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.536      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[7]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 3.527      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[7]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.536      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[58]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.536      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[70]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 3.529      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[89]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[59]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 3.533      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[6]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[6]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 3.527      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[69]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 3.521      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[88]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 3.521      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[5]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 3.527      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[5]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.023     ; 3.514      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[52]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.005      ; 3.542      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[75]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 3.533      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[72]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 3.527      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[91]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 3.527      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[61]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.536      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[8]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[8]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.014     ; 3.523      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[51]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 3.541      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[134] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 3.537      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[66]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[65]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[76]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[95]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.018     ; 3.519      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[77]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 3.520      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[96]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.018     ; 3.519      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[67]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[78]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[97]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[68]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[79]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[98]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[69]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[82]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[101] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[71]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 3.534      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[72]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 3.533      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[83]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 3.520      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[102] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 3.521      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[73]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 3.533      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[74]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 3.533      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[85]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 3.520      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[104] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[86]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[105] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[22]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.018     ; 3.519      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[22]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[74]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 3.527      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[93]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 3.527      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[63]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.532      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[10]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[10]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.528      ;
; 3.251 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[56]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 3.533      ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg7 ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 12.209 ; 12.209 ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 11.976 ; 11.976 ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 11.763 ; 11.763 ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 12.209 ; 12.209 ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 11.997 ; 11.997 ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 12.034 ; 12.034 ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 11.993 ; 11.993 ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 11.687 ; 11.687 ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 11.965 ; 11.965 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 11.867 ; 11.867 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 11.965 ; 11.965 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 11.649 ; 11.649 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 11.619 ; 11.619 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 11.638 ; 11.638 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 11.652 ; 11.652 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 11.638 ; 11.638 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 13.919 ; 13.919 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 13.653 ; 13.653 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 12.233 ; 12.233 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 12.204 ; 12.204 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 12.222 ; 12.222 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 13.919 ; 13.919 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 12.223 ; 12.223 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 11.956 ; 11.956 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 13.069 ; 13.069 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 12.090 ; 12.090 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 13.020 ; 13.020 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 13.036 ; 13.036 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 13.069 ; 13.069 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 12.710 ; 12.710 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 12.824 ; 12.824 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 13.062 ; 13.062 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 8.193  ; 8.193  ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 8.487  ; 8.487  ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 8.276  ; 8.276  ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 8.808  ; 8.808  ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 8.509  ; 8.509  ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 8.545  ; 8.545  ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 8.502  ; 8.502  ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 8.193  ; 8.193  ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 9.915  ; 9.915  ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 10.163 ; 10.163 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 10.261 ; 10.261 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 9.945  ; 9.945  ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 9.915  ; 9.915  ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 9.934  ; 9.934  ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 9.948  ; 9.948  ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 9.934  ; 9.934  ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 8.278  ; 8.278  ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 9.984  ; 9.984  ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 8.548  ; 8.548  ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 8.540  ; 8.540  ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 8.541  ; 8.541  ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 10.235 ; 10.235 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 8.552  ; 8.552  ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 8.278  ; 8.278  ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 9.318  ; 9.318  ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 9.318  ; 9.318  ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 9.702  ; 9.702  ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 9.718  ; 9.718  ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 9.751  ; 9.751  ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 9.423  ; 9.423  ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 9.507  ; 9.507  ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 9.743  ; 9.743  ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[0] ; -5.876 ; -4411.377     ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 0.215 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[0] ; -1.099 ; -215.404      ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 1.848 ; 0.000         ;
+--------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[0] ; -1.880 ; -5357.434            ;
+--------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[0]'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.876 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~portb_address_reg0                                 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 6.857      ;
; -5.876 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~portb_address_reg0                                 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 6.857      ;
; -5.876 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~portb_address_reg0                                 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 6.857      ;
; -5.876 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~portb_address_reg0                                 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 6.857      ;
; -5.876 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~portb_address_reg0                                 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 6.857      ;
; -5.831 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.795      ;
; -5.831 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.795      ;
; -5.831 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.795      ;
; -5.831 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.795      ;
; -5.831 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.795      ;
; -5.779 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.065     ; 6.746      ;
; -5.779 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.065     ; 6.746      ;
; -5.779 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.065     ; 6.746      ;
; -5.779 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.065     ; 6.746      ;
; -5.779 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.065     ; 6.746      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg0                                  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 6.715      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg0                                  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 6.715      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg0                                  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 6.715      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg0                                  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 6.715      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg0                                  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 6.715      ;
; -5.689 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.655      ;
; -5.689 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.655      ;
; -5.689 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.655      ;
; -5.689 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.655      ;
; -5.689 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.655      ;
; -5.688 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.654      ;
; -5.688 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.654      ;
; -5.688 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.654      ;
; -5.688 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.654      ;
; -5.688 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.654      ;
; -5.688 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.654      ;
; -5.688 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.654      ;
; -5.688 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.654      ;
; -5.688 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.654      ;
; -5.688 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.654      ;
; -5.687 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.653      ;
; -5.687 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.653      ;
; -5.687 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.653      ;
; -5.687 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.653      ;
; -5.687 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.653      ;
; -5.685 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.061     ; 6.656      ;
; -5.685 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.061     ; 6.656      ;
; -5.685 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.061     ; 6.656      ;
; -5.685 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.061     ; 6.656      ;
; -5.685 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.061     ; 6.656      ;
; -5.677 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.643      ;
; -5.677 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.643      ;
; -5.677 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.643      ;
; -5.677 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.643      ;
; -5.677 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.643      ;
; -5.669 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.065     ; 6.636      ;
; -5.669 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.065     ; 6.636      ;
; -5.669 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.065     ; 6.636      ;
; -5.669 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.065     ; 6.636      ;
; -5.669 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.065     ; 6.636      ;
; -5.662 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.080     ; 6.614      ;
; -5.662 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.080     ; 6.614      ;
; -5.662 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.080     ; 6.614      ;
; -5.662 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.080     ; 6.614      ;
; -5.662 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.080     ; 6.614      ;
; -5.661 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.080     ; 6.613      ;
; -5.661 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.080     ; 6.613      ;
; -5.661 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.080     ; 6.613      ;
; -5.661 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.080     ; 6.613      ;
; -5.661 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.080     ; 6.613      ;
; -5.660 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.626      ;
; -5.660 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.626      ;
; -5.660 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.626      ;
; -5.660 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.626      ;
; -5.660 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.066     ; 6.626      ;
; -5.647 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.067     ; 6.612      ;
; -5.647 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.067     ; 6.612      ;
; -5.647 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.067     ; 6.612      ;
; -5.647 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.067     ; 6.612      ;
; -5.647 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[16] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.067     ; 6.612      ;
; -5.632 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.056     ; 6.608      ;
; -5.632 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.056     ; 6.608      ;
; -5.632 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.056     ; 6.608      ;
; -5.632 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.056     ; 6.608      ;
; -5.632 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.056     ; 6.608      ;
; -5.623 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|register:EX_MEM|out[101]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.587      ;
; -5.623 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|register:EX_MEM|out[101]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.587      ;
; -5.623 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|register:EX_MEM|out[101]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.587      ;
; -5.623 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|register:EX_MEM|out[101]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.587      ;
; -5.623 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|register:EX_MEM|out[101]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.587      ;
; -5.616 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.067     ; 6.581      ;
; -5.616 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.067     ; 6.581      ;
; -5.616 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.067     ; 6.581      ;
; -5.616 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.067     ; 6.581      ;
; -5.616 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.067     ; 6.581      ;
; -5.614 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 6.588      ;
; -5.614 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 6.588      ;
; -5.614 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 6.588      ;
; -5.614 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 6.588      ;
; -5.614 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                       ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.058     ; 6.588      ;
; -5.602 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|register:EX_MEM|out[73]                                                                                                        ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.070     ; 6.564      ;
; -5.602 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|register:EX_MEM|out[73]                                                                                                        ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.070     ; 6.564      ;
; -5.602 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|register:EX_MEM|out[73]                                                                                                        ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.070     ; 6.564      ;
; -5.602 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|register:EX_MEM|out[73]                                                                                                        ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.070     ; 6.564      ;
; -5.602 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|register:EX_MEM|out[73]                                                                                                        ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.070     ; 6.564      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_2                                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_3                                                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|lpm_add_sub:exp_add_adder|add_sub_6ce:auto_generated|pipeline_dffe[1]                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|exp_add_p1[1]                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_dffe4[19]                                                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_out_dffe5[19]                                                                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; riscv_core:rv32i|register:ID_EX|out[12]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[12]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff12[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff13[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; riscv_core:rv32i|register:ID_EX|out[5]                                                                                                                                                                                                                                               ; riscv_core:rv32i|register:EX_MEM|out[5]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[3]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[3]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|register:ID_EX|out[20]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[20]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|register:ID_EX|out[2]                                                                                                                                                                                                                                               ; riscv_core:rv32i|register:EX_MEM|out[2]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|register:IF_ID|out[94]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[113]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff9[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff10[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; riscv_core:rv32i|register:EX_MEM|out[4]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:MEM_WB|out[4]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe21                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe31                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[0]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[7]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[7]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:ID_EX|out[13]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[13]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:ID_EX|out[14]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[14]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff6[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:IF_ID|out[95]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[114]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[68]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[87]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[82]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[101]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:pc|out[21]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[85]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[74]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[93]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg1                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg2                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff8[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff9[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe31                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe3                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[0]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[0]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[8]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[8]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|man_round_p2[18]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|man_result_ff[18]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|man_round_p2[21]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component|man_result_ff[21]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[67]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[86]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:ID_EX|out[15]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[15]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[93]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[112]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff10[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff11[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_3                                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_4                                                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe3                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe4                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:EX_MEM|out[31]                                                                                                                                                                                                                                             ; riscv_core:rv32i|register:MEM_WB|out[31]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; riscv_core:rv32i|register:IF_ID|out[71]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[90]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:IF_ID|out[69]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[88]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff7[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff8[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[1]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[1]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[7]                                                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[9]                                                                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[17]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff17c[19]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:pc|out[17]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[81]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:IF_ID|out[89]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[108]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:ID_EX|out[28]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[28]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[22]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[15]                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff8[0]                                                                                                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff11[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff12[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe2                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe21                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe21                                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe31                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff9[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff10[0]                                                                                                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27]                  ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|integer_rounded_reg[4]                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe21                                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe31                                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[3]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[3]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[12]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[5]                                                                                                                                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|register:IF_ID|out[64]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[83]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|register:ID_EX|out[30]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[30]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe31                                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe3                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; riscv_core:rv32i|register:pc|out[6]                                                                                                                                                                                                                                                  ; riscv_core:rv32i|register:IF_ID|out[70]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff5[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff6[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|added_power2_reg[4]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|max_shift_reg                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[1]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[3]                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|register:pc|out[9]                                                                                                                                                                                                                                                  ; riscv_core:rv32i|register:IF_ID|out[73]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[2]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[2]                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe3                                                                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe4                                                                                                                                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe2                                                                                                                                       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe21                                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[4]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[4]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[14]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff15c[16]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|register:IF_ID|out[16]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[16]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|register:IF_ID|out[90]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[109]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|register:IF_ID|out[15]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[15]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|register:pc|out[29]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[93]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[9]                                                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[11]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d                     ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[15]                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d                     ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[47]                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe3                                                                                                                                       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe4                                                                                                                                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|register:pc|out[23]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[87]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|register:pc|out[24]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[88]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe31                                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe3                                                                                                                                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[23]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[16]                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg4                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff3[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.400      ;
; 0.251 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[3]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[3]                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[1]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[1]                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[3]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[11]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or2_reg1                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or_reg2                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|mantissa_input_reg[22]                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[29]                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or_reg3                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|man_or_reg4                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or_reg3                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|integer_rounded_reg[0]                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.408      ;
; 0.258 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                            ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[4]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[4]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.410      ;
; 0.261 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[14]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|mantissa_input_reg[14]                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[1]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff11c[1]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[14]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[14]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.415      ;
; 0.263 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[14]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[15]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.415      ;
; 0.265 ; riscv_core:rv32i|register:EX_MEM|out[33]                                                                                                                                                                                                                                             ; riscv_core:rv32i|register:MEM_WB|out[73]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.417      ;
; 0.266 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT1                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.309      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'KEY[0]'                                                                                                                                       ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[122] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 2.127      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[129] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.129      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[119] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.129      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[33]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 2.133      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[34]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 2.133      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[36]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 2.133      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[32]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 2.126      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[118] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 2.132      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[130] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.129      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[45]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 2.131      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[44]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 2.131      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[42]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 2.130      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[43]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 2.130      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[46]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 2.131      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[37]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 2.130      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[38]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 2.130      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[41]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 2.130      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[40]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 2.130      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[39]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 2.132      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[132] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 2.130      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[80]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 2.126      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[117] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 2.127      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[49]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[48]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[123] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.129      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[47]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 2.127      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[79]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[127] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.129      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[53]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 2.133      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[121] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.129      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[50]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[125] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.129      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[65]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[84]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.115      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[54]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 2.133      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[68]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.117      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[87]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.117      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[57]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[4]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 2.122      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[4]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.115      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[124] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.129      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[55]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 2.133      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[62]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[71]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 2.120      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[90]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 2.120      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[60]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 2.128      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[7]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 2.120      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[7]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.129      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[58]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 2.128      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[70]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 2.122      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[89]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[59]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[6]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[6]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[69]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.117      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[88]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.117      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[5]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 2.120      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[5]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 2.109      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[52]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 2.133      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[75]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[72]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 2.120      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[91]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 2.120      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[61]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 2.128      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[8]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[8]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.116      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[51]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 2.132      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[134] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 2.129      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[66]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[65]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[76]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[95]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.115      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[77]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.115      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[96]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.115      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[67]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[78]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[97]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[68]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[79]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[98]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[69]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[82]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[101] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[71]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 2.126      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[72]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[83]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.115      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[102] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.116      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[73]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[74]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[85]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.115      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[104] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[86]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[105] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[22]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.115      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[22]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[74]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 2.120      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[93]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 2.120      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[63]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[10]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[10]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.010     ; 2.121      ;
; -1.099 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[56]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 2.125      ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'KEY[0]'                                                                                                                                       ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[122] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 1.996      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[129] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.998      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[119] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.998      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[33]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 2.002      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[34]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 2.002      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[36]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 2.002      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[32]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 1.995      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[118] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.001      ; 2.001      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[130] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.998      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[45]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.000      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[44]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.000      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[42]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 1.999      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[43]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 1.999      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[46]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.000      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[37]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 1.999      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[38]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 1.999      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[41]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 1.999      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[40]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 1.999      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[39]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.001      ; 2.001      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[132] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 1.999      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[80]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 1.995      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[117] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 1.996      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[49]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[48]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[123] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.998      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[47]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 1.996      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[79]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[127] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.998      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[53]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 2.002      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[121] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.998      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[50]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[125] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.998      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[65]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[84]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 1.984      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[54]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 2.002      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[68]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.014     ; 1.986      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[87]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.014     ; 1.986      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[57]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[4]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 1.991      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[4]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 1.984      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[124] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.998      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[55]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 2.002      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[62]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[71]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 1.989      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[90]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 1.989      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[60]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 1.997      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[7]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 1.989      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[7]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.998      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[58]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 1.997      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[70]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 1.991      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[89]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[59]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[6]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[6]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[69]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.014     ; 1.986      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[88]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.014     ; 1.986      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[5]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 1.989      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[5]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.022     ; 1.978      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[52]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 2.002      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[75]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[72]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 1.989      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[91]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 1.989      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[61]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 1.997      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[8]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[8]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.015     ; 1.985      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[51]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.001      ; 2.001      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[134] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.998      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[66]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[65]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[76]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[95]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 1.984      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[77]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 1.984      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[96]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 1.984      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[67]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[78]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[97]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[68]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[79]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[98]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[69]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[82]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[101] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[71]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 1.995      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[72]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[83]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 1.984      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[102] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.015     ; 1.985      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[73]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[74]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[85]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 1.984      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[104] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[86]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[105] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[22]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.016     ; 1.984      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[22]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[74]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 1.989      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[93]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 1.989      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[63]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[10]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[10]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.990      ;
; 1.848 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[56]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.994      ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 5.812 ; 5.812 ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 5.681 ; 5.681 ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 5.624 ; 5.624 ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 5.812 ; 5.812 ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 5.678 ; 5.678 ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 5.723 ; 5.723 ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 5.687 ; 5.687 ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 5.558 ; 5.558 ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 5.707 ; 5.707 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 5.707 ; 5.707 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 5.662 ; 5.662 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 5.555 ; 5.555 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 5.518 ; 5.518 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 5.544 ; 5.544 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 5.548 ; 5.548 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 5.543 ; 5.543 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 6.702 ; 6.702 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 6.462 ; 6.462 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 5.865 ; 5.865 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 5.854 ; 5.854 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 5.857 ; 5.857 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 6.702 ; 6.702 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 5.860 ; 5.860 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 5.772 ; 5.772 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 6.176 ; 6.176 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 5.743 ; 5.743 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 6.140 ; 6.140 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 6.159 ; 6.159 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 6.176 ; 6.176 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 6.035 ; 6.035 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 6.086 ; 6.086 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 6.162 ; 6.162 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 4.276 ; 4.276 ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 4.391 ; 4.391 ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 4.343 ; 4.343 ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 4.533 ; 4.533 ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 4.403 ; 4.403 ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 4.438 ; 4.438 ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 4.399 ; 4.399 ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 4.276 ; 4.276 ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 4.906 ; 4.906 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 5.083 ; 5.083 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 5.042 ; 5.042 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 4.938 ; 4.938 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 4.906 ; 4.906 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 4.922 ; 4.922 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 4.924 ; 4.924 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 4.923 ; 4.923 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 4.337 ; 4.337 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 5.036 ; 5.036 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 4.418 ; 4.418 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 4.427 ; 4.427 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 4.415 ; 4.415 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 5.260 ; 5.260 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 4.431 ; 4.431 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 4.337 ; 4.337 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 4.694 ; 4.694 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 4.694 ; 4.694 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 4.911 ; 4.911 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 4.923 ; 4.923 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 4.947 ; 4.947 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 4.806 ; 4.806 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 4.857 ; 4.857 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 4.933 ; 4.933 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -16.516    ; 0.215 ; -2.891   ; 1.848   ; -2.064              ;
;  KEY[0]          ; -16.516    ; 0.215 ; -2.891   ; 1.848   ; -2.064              ;
; Design-wide TNS  ; -14925.115 ; 0.0   ; -566.636 ; 0.0     ; -6422.233           ;
;  KEY[0]          ; -14925.115 ; 0.000 ; -566.636 ; 0.000   ; -6422.233           ;
+------------------+------------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 12.209 ; 12.209 ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 11.976 ; 11.976 ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 11.763 ; 11.763 ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 12.209 ; 12.209 ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 11.997 ; 11.997 ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 12.034 ; 12.034 ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 11.993 ; 11.993 ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 11.687 ; 11.687 ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 11.965 ; 11.965 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 11.867 ; 11.867 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 11.965 ; 11.965 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 11.649 ; 11.649 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 11.619 ; 11.619 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 11.638 ; 11.638 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 11.652 ; 11.652 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 11.638 ; 11.638 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 13.919 ; 13.919 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 13.653 ; 13.653 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 12.233 ; 12.233 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 12.204 ; 12.204 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 12.222 ; 12.222 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 13.919 ; 13.919 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 12.223 ; 12.223 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 11.956 ; 11.956 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 13.069 ; 13.069 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 12.090 ; 12.090 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 13.020 ; 13.020 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 13.036 ; 13.036 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 13.069 ; 13.069 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 12.710 ; 12.710 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 12.824 ; 12.824 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 13.062 ; 13.062 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 4.276 ; 4.276 ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 4.391 ; 4.391 ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 4.343 ; 4.343 ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 4.533 ; 4.533 ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 4.403 ; 4.403 ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 4.438 ; 4.438 ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 4.399 ; 4.399 ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 4.276 ; 4.276 ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 4.906 ; 4.906 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 5.083 ; 5.083 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 5.042 ; 5.042 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 4.938 ; 4.938 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 4.906 ; 4.906 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 4.922 ; 4.922 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 4.924 ; 4.924 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 4.923 ; 4.923 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 4.337 ; 4.337 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 5.036 ; 5.036 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 4.418 ; 4.418 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 4.427 ; 4.427 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 4.415 ; 4.415 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 5.260 ; 5.260 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 4.431 ; 4.431 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 4.337 ; 4.337 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 4.694 ; 4.694 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 4.694 ; 4.694 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 4.911 ; 4.911 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 4.923 ; 4.923 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 4.947 ; 4.947 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 4.806 ; 4.806 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 4.857 ; 4.857 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 4.933 ; 4.933 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 37169485 ; 0        ; 1852     ; 128      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 37169485 ; 0        ; 1852     ; 128      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 588      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 588      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 516   ; 516  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 504   ; 504  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 08 02:37:08 2019
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.516
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.516    -14925.115 KEY[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 KEY[0] 
Info (332146): Worst-case recovery slack is -2.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.891      -566.636 KEY[0] 
Info (332146): Worst-case removal slack is 3.251
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.251         0.000 KEY[0] 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -6422.233 KEY[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.876
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.876     -4411.377 KEY[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 KEY[0] 
Info (332146): Worst-case recovery slack is -1.099
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.099      -215.404 KEY[0] 
Info (332146): Worst-case removal slack is 1.848
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.848         0.000 KEY[0] 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -5357.434 KEY[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4613 megabytes
    Info: Processing ended: Sun Dec 08 02:37:11 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


