// Seed: 1631969153
module module_0;
  integer id_1;
  assign id_1 = 1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  logic [7:0] id_2;
  id_3 :
  assert property (@(1 or 1) id_1)
  else if (id_3) begin
    id_1 <= #1 1;
  end
  wire id_4;
  assign id_2[1] = id_3;
  always #1;
  wand id_5 = 1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0();
endmodule
module module_2 (
    input wire id_0
);
  module_0();
endmodule
