
Radio_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed6c  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000068c  0800f020  0800f020  00010020  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f6ac  0800f6ac  000106ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f6b4  0800f6b4  000106b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f6b8  0800f6b8  000106b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  0800f6bc  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004cb0  240001dc  0800f898  000111dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004e8c  0800f898  00011e8c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000111dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002df8b  00000000  00000000  0001120a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000056c2  00000000  00000000  0003f195  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001d38  00000000  00000000  00044858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000016a5  00000000  00000000  00046590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037a74  00000000  00000000  00047c35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00029076  00000000  00000000  0007f6a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015137a  00000000  00000000  000a871f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f9a99  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008f1c  00000000  00000000  001f9adc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008b  00000000  00000000  002029f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001dc 	.word	0x240001dc
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800f004 	.word	0x0800f004

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001e0 	.word	0x240001e0
 80002ec:	0800f004 	.word	0x0800f004

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <strlen>:
 8000390:	4603      	mov	r3, r0
 8000392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000396:	2a00      	cmp	r2, #0
 8000398:	d1fb      	bne.n	8000392 <strlen+0x2>
 800039a:	1a18      	subs	r0, r3, r0
 800039c:	3801      	subs	r0, #1
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	@ 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_uldivmod>:
 8000718:	b953      	cbnz	r3, 8000730 <__aeabi_uldivmod+0x18>
 800071a:	b94a      	cbnz	r2, 8000730 <__aeabi_uldivmod+0x18>
 800071c:	2900      	cmp	r1, #0
 800071e:	bf08      	it	eq
 8000720:	2800      	cmpeq	r0, #0
 8000722:	bf1c      	itt	ne
 8000724:	f04f 31ff 	movne.w	r1, #4294967295
 8000728:	f04f 30ff 	movne.w	r0, #4294967295
 800072c:	f000 b9a2 	b.w	8000a74 <__aeabi_idiv0>
 8000730:	f1ad 0c08 	sub.w	ip, sp, #8
 8000734:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000738:	f000 f83e 	bl	80007b8 <__udivmoddi4>
 800073c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000740:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000744:	b004      	add	sp, #16
 8000746:	4770      	bx	lr

08000748 <__aeabi_d2lz>:
 8000748:	b508      	push	{r3, lr}
 800074a:	4602      	mov	r2, r0
 800074c:	460b      	mov	r3, r1
 800074e:	ec43 2b17 	vmov	d7, r2, r3
 8000752:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800075a:	d403      	bmi.n	8000764 <__aeabi_d2lz+0x1c>
 800075c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000760:	f000 b80a 	b.w	8000778 <__aeabi_d2ulz>
 8000764:	eeb1 7b47 	vneg.f64	d7, d7
 8000768:	ec51 0b17 	vmov	r0, r1, d7
 800076c:	f000 f804 	bl	8000778 <__aeabi_d2ulz>
 8000770:	4240      	negs	r0, r0
 8000772:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000776:	bd08      	pop	{r3, pc}

08000778 <__aeabi_d2ulz>:
 8000778:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007a8 <__aeabi_d2ulz+0x30>
 800077c:	ec41 0b17 	vmov	d7, r0, r1
 8000780:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007b0 <__aeabi_d2ulz+0x38>
 8000784:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000788:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800078c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000790:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000794:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000798:	ee16 1a10 	vmov	r1, s12
 800079c:	ee17 0a90 	vmov	r0, s15
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	f3af 8000 	nop.w
 80007a8:	00000000 	.word	0x00000000
 80007ac:	3df00000 	.word	0x3df00000
 80007b0:	00000000 	.word	0x00000000
 80007b4:	41f00000 	.word	0x41f00000

080007b8 <__udivmoddi4>:
 80007b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007bc:	9d08      	ldr	r5, [sp, #32]
 80007be:	460c      	mov	r4, r1
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d14e      	bne.n	8000862 <__udivmoddi4+0xaa>
 80007c4:	4694      	mov	ip, r2
 80007c6:	458c      	cmp	ip, r1
 80007c8:	4686      	mov	lr, r0
 80007ca:	fab2 f282 	clz	r2, r2
 80007ce:	d962      	bls.n	8000896 <__udivmoddi4+0xde>
 80007d0:	b14a      	cbz	r2, 80007e6 <__udivmoddi4+0x2e>
 80007d2:	f1c2 0320 	rsb	r3, r2, #32
 80007d6:	4091      	lsls	r1, r2
 80007d8:	fa20 f303 	lsr.w	r3, r0, r3
 80007dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80007e0:	4319      	orrs	r1, r3
 80007e2:	fa00 fe02 	lsl.w	lr, r0, r2
 80007e6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007ea:	fa1f f68c 	uxth.w	r6, ip
 80007ee:	fbb1 f4f7 	udiv	r4, r1, r7
 80007f2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80007f6:	fb07 1114 	mls	r1, r7, r4, r1
 80007fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007fe:	fb04 f106 	mul.w	r1, r4, r6
 8000802:	4299      	cmp	r1, r3
 8000804:	d90a      	bls.n	800081c <__udivmoddi4+0x64>
 8000806:	eb1c 0303 	adds.w	r3, ip, r3
 800080a:	f104 30ff 	add.w	r0, r4, #4294967295
 800080e:	f080 8112 	bcs.w	8000a36 <__udivmoddi4+0x27e>
 8000812:	4299      	cmp	r1, r3
 8000814:	f240 810f 	bls.w	8000a36 <__udivmoddi4+0x27e>
 8000818:	3c02      	subs	r4, #2
 800081a:	4463      	add	r3, ip
 800081c:	1a59      	subs	r1, r3, r1
 800081e:	fa1f f38e 	uxth.w	r3, lr
 8000822:	fbb1 f0f7 	udiv	r0, r1, r7
 8000826:	fb07 1110 	mls	r1, r7, r0, r1
 800082a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800082e:	fb00 f606 	mul.w	r6, r0, r6
 8000832:	429e      	cmp	r6, r3
 8000834:	d90a      	bls.n	800084c <__udivmoddi4+0x94>
 8000836:	eb1c 0303 	adds.w	r3, ip, r3
 800083a:	f100 31ff 	add.w	r1, r0, #4294967295
 800083e:	f080 80fc 	bcs.w	8000a3a <__udivmoddi4+0x282>
 8000842:	429e      	cmp	r6, r3
 8000844:	f240 80f9 	bls.w	8000a3a <__udivmoddi4+0x282>
 8000848:	4463      	add	r3, ip
 800084a:	3802      	subs	r0, #2
 800084c:	1b9b      	subs	r3, r3, r6
 800084e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000852:	2100      	movs	r1, #0
 8000854:	b11d      	cbz	r5, 800085e <__udivmoddi4+0xa6>
 8000856:	40d3      	lsrs	r3, r2
 8000858:	2200      	movs	r2, #0
 800085a:	e9c5 3200 	strd	r3, r2, [r5]
 800085e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000862:	428b      	cmp	r3, r1
 8000864:	d905      	bls.n	8000872 <__udivmoddi4+0xba>
 8000866:	b10d      	cbz	r5, 800086c <__udivmoddi4+0xb4>
 8000868:	e9c5 0100 	strd	r0, r1, [r5]
 800086c:	2100      	movs	r1, #0
 800086e:	4608      	mov	r0, r1
 8000870:	e7f5      	b.n	800085e <__udivmoddi4+0xa6>
 8000872:	fab3 f183 	clz	r1, r3
 8000876:	2900      	cmp	r1, #0
 8000878:	d146      	bne.n	8000908 <__udivmoddi4+0x150>
 800087a:	42a3      	cmp	r3, r4
 800087c:	d302      	bcc.n	8000884 <__udivmoddi4+0xcc>
 800087e:	4290      	cmp	r0, r2
 8000880:	f0c0 80f0 	bcc.w	8000a64 <__udivmoddi4+0x2ac>
 8000884:	1a86      	subs	r6, r0, r2
 8000886:	eb64 0303 	sbc.w	r3, r4, r3
 800088a:	2001      	movs	r0, #1
 800088c:	2d00      	cmp	r5, #0
 800088e:	d0e6      	beq.n	800085e <__udivmoddi4+0xa6>
 8000890:	e9c5 6300 	strd	r6, r3, [r5]
 8000894:	e7e3      	b.n	800085e <__udivmoddi4+0xa6>
 8000896:	2a00      	cmp	r2, #0
 8000898:	f040 8090 	bne.w	80009bc <__udivmoddi4+0x204>
 800089c:	eba1 040c 	sub.w	r4, r1, ip
 80008a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008a4:	fa1f f78c 	uxth.w	r7, ip
 80008a8:	2101      	movs	r1, #1
 80008aa:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008b2:	fb08 4416 	mls	r4, r8, r6, r4
 80008b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008ba:	fb07 f006 	mul.w	r0, r7, r6
 80008be:	4298      	cmp	r0, r3
 80008c0:	d908      	bls.n	80008d4 <__udivmoddi4+0x11c>
 80008c2:	eb1c 0303 	adds.w	r3, ip, r3
 80008c6:	f106 34ff 	add.w	r4, r6, #4294967295
 80008ca:	d202      	bcs.n	80008d2 <__udivmoddi4+0x11a>
 80008cc:	4298      	cmp	r0, r3
 80008ce:	f200 80cd 	bhi.w	8000a6c <__udivmoddi4+0x2b4>
 80008d2:	4626      	mov	r6, r4
 80008d4:	1a1c      	subs	r4, r3, r0
 80008d6:	fa1f f38e 	uxth.w	r3, lr
 80008da:	fbb4 f0f8 	udiv	r0, r4, r8
 80008de:	fb08 4410 	mls	r4, r8, r0, r4
 80008e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008e6:	fb00 f707 	mul.w	r7, r0, r7
 80008ea:	429f      	cmp	r7, r3
 80008ec:	d908      	bls.n	8000900 <__udivmoddi4+0x148>
 80008ee:	eb1c 0303 	adds.w	r3, ip, r3
 80008f2:	f100 34ff 	add.w	r4, r0, #4294967295
 80008f6:	d202      	bcs.n	80008fe <__udivmoddi4+0x146>
 80008f8:	429f      	cmp	r7, r3
 80008fa:	f200 80b0 	bhi.w	8000a5e <__udivmoddi4+0x2a6>
 80008fe:	4620      	mov	r0, r4
 8000900:	1bdb      	subs	r3, r3, r7
 8000902:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000906:	e7a5      	b.n	8000854 <__udivmoddi4+0x9c>
 8000908:	f1c1 0620 	rsb	r6, r1, #32
 800090c:	408b      	lsls	r3, r1
 800090e:	fa22 f706 	lsr.w	r7, r2, r6
 8000912:	431f      	orrs	r7, r3
 8000914:	fa20 fc06 	lsr.w	ip, r0, r6
 8000918:	fa04 f301 	lsl.w	r3, r4, r1
 800091c:	ea43 030c 	orr.w	r3, r3, ip
 8000920:	40f4      	lsrs	r4, r6
 8000922:	fa00 f801 	lsl.w	r8, r0, r1
 8000926:	0c38      	lsrs	r0, r7, #16
 8000928:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800092c:	fbb4 fef0 	udiv	lr, r4, r0
 8000930:	fa1f fc87 	uxth.w	ip, r7
 8000934:	fb00 441e 	mls	r4, r0, lr, r4
 8000938:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800093c:	fb0e f90c 	mul.w	r9, lr, ip
 8000940:	45a1      	cmp	r9, r4
 8000942:	fa02 f201 	lsl.w	r2, r2, r1
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x1a6>
 8000948:	193c      	adds	r4, r7, r4
 800094a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800094e:	f080 8084 	bcs.w	8000a5a <__udivmoddi4+0x2a2>
 8000952:	45a1      	cmp	r9, r4
 8000954:	f240 8081 	bls.w	8000a5a <__udivmoddi4+0x2a2>
 8000958:	f1ae 0e02 	sub.w	lr, lr, #2
 800095c:	443c      	add	r4, r7
 800095e:	eba4 0409 	sub.w	r4, r4, r9
 8000962:	fa1f f983 	uxth.w	r9, r3
 8000966:	fbb4 f3f0 	udiv	r3, r4, r0
 800096a:	fb00 4413 	mls	r4, r0, r3, r4
 800096e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000972:	fb03 fc0c 	mul.w	ip, r3, ip
 8000976:	45a4      	cmp	ip, r4
 8000978:	d907      	bls.n	800098a <__udivmoddi4+0x1d2>
 800097a:	193c      	adds	r4, r7, r4
 800097c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000980:	d267      	bcs.n	8000a52 <__udivmoddi4+0x29a>
 8000982:	45a4      	cmp	ip, r4
 8000984:	d965      	bls.n	8000a52 <__udivmoddi4+0x29a>
 8000986:	3b02      	subs	r3, #2
 8000988:	443c      	add	r4, r7
 800098a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800098e:	fba0 9302 	umull	r9, r3, r0, r2
 8000992:	eba4 040c 	sub.w	r4, r4, ip
 8000996:	429c      	cmp	r4, r3
 8000998:	46ce      	mov	lr, r9
 800099a:	469c      	mov	ip, r3
 800099c:	d351      	bcc.n	8000a42 <__udivmoddi4+0x28a>
 800099e:	d04e      	beq.n	8000a3e <__udivmoddi4+0x286>
 80009a0:	b155      	cbz	r5, 80009b8 <__udivmoddi4+0x200>
 80009a2:	ebb8 030e 	subs.w	r3, r8, lr
 80009a6:	eb64 040c 	sbc.w	r4, r4, ip
 80009aa:	fa04 f606 	lsl.w	r6, r4, r6
 80009ae:	40cb      	lsrs	r3, r1
 80009b0:	431e      	orrs	r6, r3
 80009b2:	40cc      	lsrs	r4, r1
 80009b4:	e9c5 6400 	strd	r6, r4, [r5]
 80009b8:	2100      	movs	r1, #0
 80009ba:	e750      	b.n	800085e <__udivmoddi4+0xa6>
 80009bc:	f1c2 0320 	rsb	r3, r2, #32
 80009c0:	fa20 f103 	lsr.w	r1, r0, r3
 80009c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009c8:	fa24 f303 	lsr.w	r3, r4, r3
 80009cc:	4094      	lsls	r4, r2
 80009ce:	430c      	orrs	r4, r1
 80009d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009d4:	fa00 fe02 	lsl.w	lr, r0, r2
 80009d8:	fa1f f78c 	uxth.w	r7, ip
 80009dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80009e0:	fb08 3110 	mls	r1, r8, r0, r3
 80009e4:	0c23      	lsrs	r3, r4, #16
 80009e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009ea:	fb00 f107 	mul.w	r1, r0, r7
 80009ee:	4299      	cmp	r1, r3
 80009f0:	d908      	bls.n	8000a04 <__udivmoddi4+0x24c>
 80009f2:	eb1c 0303 	adds.w	r3, ip, r3
 80009f6:	f100 36ff 	add.w	r6, r0, #4294967295
 80009fa:	d22c      	bcs.n	8000a56 <__udivmoddi4+0x29e>
 80009fc:	4299      	cmp	r1, r3
 80009fe:	d92a      	bls.n	8000a56 <__udivmoddi4+0x29e>
 8000a00:	3802      	subs	r0, #2
 8000a02:	4463      	add	r3, ip
 8000a04:	1a5b      	subs	r3, r3, r1
 8000a06:	b2a4      	uxth	r4, r4
 8000a08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a14:	fb01 f307 	mul.w	r3, r1, r7
 8000a18:	42a3      	cmp	r3, r4
 8000a1a:	d908      	bls.n	8000a2e <__udivmoddi4+0x276>
 8000a1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a24:	d213      	bcs.n	8000a4e <__udivmoddi4+0x296>
 8000a26:	42a3      	cmp	r3, r4
 8000a28:	d911      	bls.n	8000a4e <__udivmoddi4+0x296>
 8000a2a:	3902      	subs	r1, #2
 8000a2c:	4464      	add	r4, ip
 8000a2e:	1ae4      	subs	r4, r4, r3
 8000a30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a34:	e739      	b.n	80008aa <__udivmoddi4+0xf2>
 8000a36:	4604      	mov	r4, r0
 8000a38:	e6f0      	b.n	800081c <__udivmoddi4+0x64>
 8000a3a:	4608      	mov	r0, r1
 8000a3c:	e706      	b.n	800084c <__udivmoddi4+0x94>
 8000a3e:	45c8      	cmp	r8, r9
 8000a40:	d2ae      	bcs.n	80009a0 <__udivmoddi4+0x1e8>
 8000a42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a4a:	3801      	subs	r0, #1
 8000a4c:	e7a8      	b.n	80009a0 <__udivmoddi4+0x1e8>
 8000a4e:	4631      	mov	r1, r6
 8000a50:	e7ed      	b.n	8000a2e <__udivmoddi4+0x276>
 8000a52:	4603      	mov	r3, r0
 8000a54:	e799      	b.n	800098a <__udivmoddi4+0x1d2>
 8000a56:	4630      	mov	r0, r6
 8000a58:	e7d4      	b.n	8000a04 <__udivmoddi4+0x24c>
 8000a5a:	46d6      	mov	lr, sl
 8000a5c:	e77f      	b.n	800095e <__udivmoddi4+0x1a6>
 8000a5e:	4463      	add	r3, ip
 8000a60:	3802      	subs	r0, #2
 8000a62:	e74d      	b.n	8000900 <__udivmoddi4+0x148>
 8000a64:	4606      	mov	r6, r0
 8000a66:	4623      	mov	r3, r4
 8000a68:	4608      	mov	r0, r1
 8000a6a:	e70f      	b.n	800088c <__udivmoddi4+0xd4>
 8000a6c:	3e02      	subs	r6, #2
 8000a6e:	4463      	add	r3, ip
 8000a70:	e730      	b.n	80008d4 <__udivmoddi4+0x11c>
 8000a72:	bf00      	nop

08000a74 <__aeabi_idiv0>:
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <PreSleepProcessing>:

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000a80:	bf00      	nop
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000a94:	bf00      	nop
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr

08000aa0 <_Z16MX_FREERTOS_Initv>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000aa4:	4a04      	ldr	r2, [pc, #16]	@ (8000ab8 <_Z16MX_FREERTOS_Initv+0x18>)
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4804      	ldr	r0, [pc, #16]	@ (8000abc <_Z16MX_FREERTOS_Initv+0x1c>)
 8000aaa:	f006 fc9f 	bl	80073ec <osThreadNew>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	4a03      	ldr	r2, [pc, #12]	@ (8000ac0 <_Z16MX_FREERTOS_Initv+0x20>)
 8000ab2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	0800f210 	.word	0x0800f210
 8000abc:	08000ac5 	.word	0x08000ac5
 8000ac0:	240001f8 	.word	0x240001f8

08000ac4 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000acc:	2001      	movs	r0, #1
 8000ace:	f006 fd1f 	bl	8007510 <osDelay>
 8000ad2:	e7fb      	b.n	8000acc <_Z16StartDefaultTaskPv+0x8>

08000ad4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b088      	sub	sp, #32
 8000ad8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ada:	f107 030c 	add.w	r3, r7, #12
 8000ade:	2200      	movs	r2, #0
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	605a      	str	r2, [r3, #4]
 8000ae4:	609a      	str	r2, [r3, #8]
 8000ae6:	60da      	str	r2, [r3, #12]
 8000ae8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aea:	4b1b      	ldr	r3, [pc, #108]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000aec:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000af0:	4a19      	ldr	r2, [pc, #100]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000af2:	f043 0302 	orr.w	r3, r3, #2
 8000af6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000afa:	4b17      	ldr	r3, [pc, #92]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000afc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b00:	f003 0302 	and.w	r3, r3, #2
 8000b04:	60bb      	str	r3, [r7, #8]
 8000b06:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b08:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000b0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b0e:	4a12      	ldr	r2, [pc, #72]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000b10:	f043 0301 	orr.w	r3, r3, #1
 8000b14:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000b18:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000b1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = esp32i2cInterruptReqest_Pin;
 8000b26:	2320      	movs	r3, #32
 8000b28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b2a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(esp32i2cInterruptReqest_GPIO_Port, &GPIO_InitStruct);
 8000b34:	f107 030c 	add.w	r3, r7, #12
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4808      	ldr	r0, [pc, #32]	@ (8000b5c <MX_GPIO_Init+0x88>)
 8000b3c:	f000 fffa 	bl	8001b34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2105      	movs	r1, #5
 8000b44:	2017      	movs	r0, #23
 8000b46:	f000 ffcd 	bl	8001ae4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b4a:	2017      	movs	r0, #23
 8000b4c:	f000 ffe4 	bl	8001b18 <HAL_NVIC_EnableIRQ>

}
 8000b50:	bf00      	nop
 8000b52:	3720      	adds	r7, #32
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	58024400 	.word	0x58024400
 8000b5c:	58020400 	.word	0x58020400

08000b60 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b64:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b66:	4a1c      	ldr	r2, [pc, #112]	@ (8000bd8 <MX_I2C1_Init+0x78>)
 8000b68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B0CCFF;
 8000b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000bdc <MX_I2C1_Init+0x7c>)
 8000b6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b70:	4b18      	ldr	r3, [pc, #96]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b76:	4b17      	ldr	r3, [pc, #92]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b7c:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b82:	4b14      	ldr	r3, [pc, #80]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b88:	4b12      	ldr	r3, [pc, #72]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b8e:	4b11      	ldr	r3, [pc, #68]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8000b94:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b96:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000b9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b9c:	480d      	ldr	r0, [pc, #52]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b9e:	f001 fa9d 	bl	80020dc <HAL_I2C_Init>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ba8:	f000 faa2 	bl	80010f0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bac:	2100      	movs	r1, #0
 8000bae:	4809      	ldr	r0, [pc, #36]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000bb0:	f001 ffa0 	bl	8002af4 <HAL_I2CEx_ConfigAnalogFilter>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000bba:	f000 fa99 	bl	80010f0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	4804      	ldr	r0, [pc, #16]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000bc2:	f001 ffe2 	bl	8002b8a <HAL_I2CEx_ConfigDigitalFilter>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000bcc:	f000 fa90 	bl	80010f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	240001fc 	.word	0x240001fc
 8000bd8:	40005400 	.word	0x40005400
 8000bdc:	20b0ccff 	.word	0x20b0ccff

08000be0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b0ba      	sub	sp, #232	@ 0xe8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bf8:	f107 0310 	add.w	r3, r7, #16
 8000bfc:	22c0      	movs	r2, #192	@ 0xc0
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f00b f811 	bl	800bc28 <memset>
  if(i2cHandle->Instance==I2C1)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a27      	ldr	r2, [pc, #156]	@ (8000ca8 <HAL_I2C_MspInit+0xc8>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d146      	bne.n	8000c9e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c10:	f04f 0208 	mov.w	r2, #8
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c22:	f107 0310 	add.w	r3, r7, #16
 8000c26:	4618      	mov	r0, r3
 8000c28:	f003 f836 	bl	8003c98 <HAL_RCCEx_PeriphCLKConfig>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000c32:	f000 fa5d 	bl	80010f0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c36:	4b1d      	ldr	r3, [pc, #116]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c38:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c3e:	f043 0302 	orr.w	r3, r3, #2
 8000c42:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c46:	4b19      	ldr	r3, [pc, #100]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c48:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c4c:	f003 0302 	and.w	r3, r3, #2
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c54:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c58:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c5c:	2312      	movs	r3, #18
 8000c5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	2300      	movs	r3, #0
 8000c64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c6e:	2304      	movs	r3, #4
 8000c70:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c74:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c78:	4619      	mov	r1, r3
 8000c7a:	480d      	ldr	r0, [pc, #52]	@ (8000cb0 <HAL_I2C_MspInit+0xd0>)
 8000c7c:	f000 ff5a 	bl	8001b34 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c80:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c82:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000c86:	4a09      	ldr	r2, [pc, #36]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c8c:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c92:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000c96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c9a:	60bb      	str	r3, [r7, #8]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c9e:	bf00      	nop
 8000ca0:	37e8      	adds	r7, #232	@ 0xe8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40005400 	.word	0x40005400
 8000cac:	58024400 	.word	0x58024400
 8000cb0:	58020400 	.word	0x58020400

08000cb4 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a0c      	ldr	r2, [pc, #48]	@ (8000cf4 <HAL_I2C_MspDeInit+0x40>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d111      	bne.n	8000cea <HAL_I2C_MspDeInit+0x36>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf8 <HAL_I2C_MspDeInit+0x44>)
 8000cc8:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <HAL_I2C_MspDeInit+0x44>)
 8000cce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000cd2:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8000cd6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cda:	4808      	ldr	r0, [pc, #32]	@ (8000cfc <HAL_I2C_MspDeInit+0x48>)
 8000cdc:	f001 f8da 	bl	8001e94 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8000ce0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ce4:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <HAL_I2C_MspDeInit+0x48>)
 8000ce6:	f001 f8d5 	bl	8001e94 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40005400 	.word	0x40005400
 8000cf8:	58024400 	.word	0x58024400
 8000cfc:	58020400 	.word	0x58020400

08000d00 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef>:
 *      Author: dbank
 */

#include <i2cEngine.h>

i2cMaster::i2cMaster(I2C_HandleTypeDef *hi2c1) {
 8000d00:	b590      	push	{r4, r7, lr}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	6039      	str	r1, [r7, #0]
 8000d0a:	4a2c      	ldr	r2, [pc, #176]	@ (8000dbc <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xbc>)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	4a2b      	ldr	r2, [pc, #172]	@ (8000dc0 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc0>)
 8000d14:	60da      	str	r2, [r3, #12]
	// TODO Auto-generated constructor stub
	this->p_hi2c1 =hi2c1;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	683a      	ldr	r2, [r7, #0]
 8000d1a:	609a      	str	r2, [r3, #8]
	this->pReceiveQueueObject = NULL;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2200      	movs	r2, #0
 8000d20:	605a      	str	r2, [r3, #4]
	configASSERT(this->pReceiveQueueObject = new i2cQueue4DynamicData(DEFAULT_RECEIVE_QUEUE_SIZE));
 8000d22:	2004      	movs	r0, #4
 8000d24:	f009 fe00 	bl	800a928 <_Znwj>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	461c      	mov	r4, r3
 8000d2c:	2119      	movs	r1, #25
 8000d2e:	4620      	mov	r0, r4
 8000d30:	f000 f8d2 	bl	8000ed8 <_ZN20i2cQueue4DynamicDataC1Em>
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	605c      	str	r4, [r3, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	bf0c      	ite	eq
 8000d40:	2301      	moveq	r3, #1
 8000d42:	2300      	movne	r3, #0
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d00b      	beq.n	8000d62 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x62>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d4e:	f383 8811 	msr	BASEPRI, r3
 8000d52:	f3bf 8f6f 	isb	sy
 8000d56:	f3bf 8f4f 	dsb	sy
 8000d5a:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000d5c:	bf00      	nop
 8000d5e:	bf00      	nop
 8000d60:	e7fd      	b.n	8000d5e <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x5e>

//	this->esp32InterruptCounterOverflow =pdFALSE;		//reset interrupt counter overflow indicator
	assert(this->handle_i2cBinarySemaphore = xSemaphoreCreateBinary());
 8000d62:	2203      	movs	r2, #3
 8000d64:	2100      	movs	r1, #0
 8000d66:	2001      	movs	r0, #1
 8000d68:	f006 fdbd 	bl	80078e6 <xQueueGenericCreate>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	611a      	str	r2, [r3, #16]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	691b      	ldr	r3, [r3, #16]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d105      	bne.n	8000d86 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x86>
 8000d7a:	4b12      	ldr	r3, [pc, #72]	@ (8000dc4 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc4>)
 8000d7c:	4a12      	ldr	r2, [pc, #72]	@ (8000dc8 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc8>)
 8000d7e:	2111      	movs	r1, #17
 8000d80:	4812      	ldr	r0, [pc, #72]	@ (8000dcc <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xcc>)
 8000d82:	f009 fdf7 	bl	800a974 <__assert_func>
	this->i2cSemaphoreGive();
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f000 f834 	bl	8000df4 <_ZN9i2cMaster16i2cSemaphoreGiveEv>
	this->i2cSemaphoreTake();
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f000 f821 	bl	8000dd4 <_ZN9i2cMaster16i2cSemaphoreTakeEv>
	HAL_I2C_DeInit(p_hi2c1);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	689b      	ldr	r3, [r3, #8]
 8000d96:	4618      	mov	r0, r3
 8000d98:	f001 fa3c 	bl	8002214 <HAL_I2C_DeInit>
	MX_I2C1_Init();
 8000d9c:	f7ff fee0 	bl	8000b60 <MX_I2C1_Init>
	//vTaskDelay(pdMS_TO_TICKS(1000));
	printf("%s bus had been initialized.\r\n",this->TAG);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	4619      	mov	r1, r3
 8000da6:	480a      	ldr	r0, [pc, #40]	@ (8000dd0 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xd0>)
 8000da8:	f00a fdd6 	bl	800b958 <iprintf>
	this->i2cSemaphoreGive();
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f000 f821 	bl	8000df4 <_ZN9i2cMaster16i2cSemaphoreGiveEv>
}
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4618      	mov	r0, r3
 8000db6:	3714      	adds	r7, #20
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd90      	pop	{r4, r7, pc}
 8000dbc:	0800f23c 	.word	0x0800f23c
 8000dc0:	0800f02c 	.word	0x0800f02c
 8000dc4:	0800f03c 	.word	0x0800f03c
 8000dc8:	0800f078 	.word	0x0800f078
 8000dcc:	0800f0a4 	.word	0x0800f0a4
 8000dd0:	0800f0c0 	.word	0x0800f0c0

08000dd4 <_ZN9i2cMaster16i2cSemaphoreTakeEv>:
BaseType_t i2cMaster::getEsp32InterruptCounterOverflow(void){
	return this->esp32InterruptCounterOverflow;
}
*/

BaseType_t i2cMaster::i2cSemaphoreTake(void){
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
	return xSemaphoreTake(this->handle_i2cBinarySemaphore, portMAX_DELAY);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	691b      	ldr	r3, [r3, #16]
 8000de0:	f04f 31ff 	mov.w	r1, #4294967295
 8000de4:	4618      	mov	r0, r3
 8000de6:	f007 f923 	bl	8008030 <xQueueSemaphoreTake>
 8000dea:	4603      	mov	r3, r0
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <_ZN9i2cMaster16i2cSemaphoreGiveEv>:

BaseType_t i2cMaster::i2cSemaphoreGive(void){
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
	return xSemaphoreGive(this->handle_i2cBinarySemaphore);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6918      	ldr	r0, [r3, #16]
 8000e00:	2300      	movs	r3, #0
 8000e02:	2200      	movs	r2, #0
 8000e04:	2100      	movs	r1, #0
 8000e06:	f006 fe01 	bl	8007a0c <xQueueGenericSend>
 8000e0a:	4603      	mov	r3, r0
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3708      	adds	r7, #8
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <_ZN9i2cMaster4pingEt>:

HAL_StatusTypeDef i2cMaster::ping(uint16_t DevAddress_7bit){
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef retVal;
	this->i2cSemaphoreTake();
 8000e20:	6878      	ldr	r0, [r7, #4]
 8000e22:	f7ff ffd7 	bl	8000dd4 <_ZN9i2cMaster16i2cSemaphoreTakeEv>
	retVal = HAL_I2C_IsDeviceReady(this->p_hi2c1, DevAddress_7bit, 100, 1000);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6898      	ldr	r0, [r3, #8]
 8000e2a:	8879      	ldrh	r1, [r7, #2]
 8000e2c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e30:	2264      	movs	r2, #100	@ 0x64
 8000e32:	f001 fb15 	bl	8002460 <HAL_I2C_IsDeviceReady>
 8000e36:	4603      	mov	r3, r0
 8000e38:	73fb      	strb	r3, [r7, #15]
	this->i2cSemaphoreGive();
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f7ff ffda 	bl	8000df4 <_ZN9i2cMaster16i2cSemaphoreGiveEv>
	if(retVal==HAL_OK){
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d106      	bne.n	8000e54 <_ZN9i2cMaster4pingEt+0x40>
			printf("%s i2c slave avaliable on address: 0x%x (7bit).\r\n", this->TAG, DevAddress_7bit);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	887a      	ldrh	r2, [r7, #2]
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4804      	ldr	r0, [pc, #16]	@ (8000e60 <_ZN9i2cMaster4pingEt+0x4c>)
 8000e50:	f00a fd82 	bl	800b958 <iprintf>
	}
	return retVal;
 8000e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	0800f0e0 	.word	0x0800f0e0

08000e64 <_ZN9i2cMasterD1Ev>:

i2cMaster::~i2cMaster() {
 8000e64:	b590      	push	{r4, r7, lr}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	4a11      	ldr	r2, [pc, #68]	@ (8000eb4 <_ZN9i2cMasterD1Ev+0x50>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	this->i2cSemaphoreTake();
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f7ff ffae 	bl	8000dd4 <_ZN9i2cMaster16i2cSemaphoreTakeEv>
	HAL_I2C_DeInit(this->p_hi2c1);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	689b      	ldr	r3, [r3, #8]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f001 f9c9 	bl	8002214 <HAL_I2C_DeInit>
	this->p_hi2c1 = NULL;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2200      	movs	r2, #0
 8000e86:	609a      	str	r2, [r3, #8]
	delete this->pReceiveQueueObject;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	685c      	ldr	r4, [r3, #4]
 8000e8c:	2c00      	cmp	r4, #0
 8000e8e:	d006      	beq.n	8000e9e <_ZN9i2cMasterD1Ev+0x3a>
 8000e90:	4620      	mov	r0, r4
 8000e92:	f000 f84b 	bl	8000f2c <_ZN20i2cQueue4DynamicDataD1Ev>
 8000e96:	2104      	movs	r1, #4
 8000e98:	4620      	mov	r0, r4
 8000e9a:	f009 fd41 	bl	800a920 <_ZdlPvj>
	vSemaphoreDelete(this->handle_i2cBinarySemaphore);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	691b      	ldr	r3, [r3, #16]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f007 f9f3 	bl	800828e <vQueueDelete>
}
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd90      	pop	{r4, r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	0800f23c 	.word	0x0800f23c

08000eb8 <_ZN9i2cMasterD0Ev>:
i2cMaster::~i2cMaster() {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
}
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f7ff ffcf 	bl	8000e64 <_ZN9i2cMasterD1Ev>
 8000ec6:	2114      	movs	r1, #20
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f009 fd29 	bl	800a920 <_ZdlPvj>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <_ZN20i2cQueue4DynamicDataC1Em>:
#include "i2c_slave_master_queueClass.h"


i2cQueue4DynamicData::i2cQueue4DynamicData(UBaseType_t uxQueueLength)
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	6039      	str	r1, [r7, #0]
{
	this->handler_transmitQueue = NULL;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
	configASSERT(this->handler_transmitQueue = xQueueCreate(uxQueueLength, sizeof(i2cFrame_transmitQueue)));
 8000ee8:	2200      	movs	r2, #0
 8000eea:	210c      	movs	r1, #12
 8000eec:	6838      	ldr	r0, [r7, #0]
 8000eee:	f006 fcfa 	bl	80078e6 <xQueueGenericCreate>
 8000ef2:	4602      	mov	r2, r0
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	bf0c      	ite	eq
 8000f00:	2301      	moveq	r3, #1
 8000f02:	2300      	movne	r3, #0
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d00b      	beq.n	8000f22 <_ZN20i2cQueue4DynamicDataC1Em+0x4a>
	__asm volatile
 8000f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f0e:	f383 8811 	msr	BASEPRI, r3
 8000f12:	f3bf 8f6f 	isb	sy
 8000f16:	f3bf 8f4f 	dsb	sy
 8000f1a:	60fb      	str	r3, [r7, #12]
}
 8000f1c:	bf00      	nop
 8000f1e:	bf00      	nop
 8000f20:	e7fd      	b.n	8000f1e <_ZN20i2cQueue4DynamicDataC1Em+0x46>
}
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4618      	mov	r0, r3
 8000f26:	3710      	adds	r7, #16
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <_ZN20i2cQueue4DynamicDataD1Ev>:


i2cQueue4DynamicData::~i2cQueue4DynamicData(void)
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
{
	i2cFrame_transmitQueue tempItemToDestrouQueue;
	BaseType_t tempQueueRetVal;
	do
	{
		tempQueueRetVal = xQueueReceive(this->handler_transmitQueue, &tempItemToDestrouQueue, pdMS_TO_TICKS(1));
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f107 0108 	add.w	r1, r7, #8
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f006 ff94 	bl	8007e6c <xQueueReceive>
 8000f44:	6178      	str	r0, [r7, #20]
		if (tempQueueRetVal == pdPASS)
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d105      	bne.n	8000f58 <_ZN20i2cQueue4DynamicDataD1Ev+0x2c>
		{
			this->QueueDeleteDataFromPointer(tempItemToDestrouQueue);
 8000f4c:	f107 0308 	add.w	r3, r7, #8
 8000f50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f000 f80d 	bl	8000f72 <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>
		}			
	} while (tempQueueRetVal == pdPASS);
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d0ea      	beq.n	8000f34 <_ZN20i2cQueue4DynamicDataD1Ev+0x8>
	vQueueDelete(this->handler_transmitQueue);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f007 f993 	bl	800828e <vQueueDelete>
}
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3718      	adds	r7, #24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>:

void i2cQueue4DynamicData::QueueDeleteDataFromPointer(i2cFrame_transmitQueue structWithPointer)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b084      	sub	sp, #16
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	60f8      	str	r0, [r7, #12]
 8000f7a:	4638      	mov	r0, r7
 8000f7c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	delete[] static_cast<char*>(structWithPointer.pData);	
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d003      	beq.n	8000f8e <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue+0x1c>
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f009 fccb 	bl	800a924 <_ZdaPv>
}
 8000f8e:	bf00      	nop
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f9a:	f000 fc8f 	bl	80018bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f9e:	f000 f811 	bl	8000fc4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa2:	f7ff fd97 	bl	8000ad4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000fa6:	f000 fba9 	bl	80016fc <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000faa:	f7ff fdd9 	bl	8000b60 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  initTaskFunctions();
 8000fae:	f000 fb03 	bl	80015b8 <_Z17initTaskFunctionsv>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000fb2:	f006 f9d1 	bl	8007358 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000fb6:	f7ff fd73 	bl	8000aa0 <_Z16MX_FREERTOS_Initv>

  /* Start scheduler */
  osKernelStart();
 8000fba:	f006 f9f1 	bl	80073a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fbe:	bf00      	nop
 8000fc0:	e7fd      	b.n	8000fbe <main+0x28>
	...

08000fc4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b09c      	sub	sp, #112	@ 0x70
 8000fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fce:	224c      	movs	r2, #76	@ 0x4c
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f00a fe28 	bl	800bc28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd8:	1d3b      	adds	r3, r7, #4
 8000fda:	2220      	movs	r2, #32
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f00a fe22 	bl	800bc28 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000fe4:	4b37      	ldr	r3, [pc, #220]	@ (80010c4 <_Z18SystemClock_Configv+0x100>)
 8000fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8000fea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000fee:	2002      	movs	r0, #2
 8000ff0:	f001 fe18 	bl	8002c24 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	603b      	str	r3, [r7, #0]
 8000ff8:	4b33      	ldr	r3, [pc, #204]	@ (80010c8 <_Z18SystemClock_Configv+0x104>)
 8000ffa:	699b      	ldr	r3, [r3, #24]
 8000ffc:	4a32      	ldr	r2, [pc, #200]	@ (80010c8 <_Z18SystemClock_Configv+0x104>)
 8000ffe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001002:	6193      	str	r3, [r2, #24]
 8001004:	4b30      	ldr	r3, [pc, #192]	@ (80010c8 <_Z18SystemClock_Configv+0x104>)
 8001006:	699b      	ldr	r3, [r3, #24]
 8001008:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800100c:	603b      	str	r3, [r7, #0]
 800100e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001010:	bf00      	nop
 8001012:	4b2d      	ldr	r3, [pc, #180]	@ (80010c8 <_Z18SystemClock_Configv+0x104>)
 8001014:	699b      	ldr	r3, [r3, #24]
 8001016:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800101a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800101e:	bf14      	ite	ne
 8001020:	2301      	movne	r3, #1
 8001022:	2300      	moveq	r3, #0
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2b00      	cmp	r3, #0
 8001028:	d1f3      	bne.n	8001012 <_Z18SystemClock_Configv+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800102a:	2302      	movs	r3, #2
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800102e:	2301      	movs	r3, #1
 8001030:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001032:	2340      	movs	r3, #64	@ 0x40
 8001034:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001036:	2302      	movs	r3, #2
 8001038:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800103a:	2300      	movs	r3, #0
 800103c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800103e:	2304      	movs	r3, #4
 8001040:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 8001042:	2323      	movs	r3, #35	@ 0x23
 8001044:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001046:	2302      	movs	r3, #2
 8001048:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800104a:	2302      	movs	r3, #2
 800104c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800104e:	2302      	movs	r3, #2
 8001050:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001052:	230c      	movs	r3, #12
 8001054:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001056:	2300      	movs	r3, #0
 8001058:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001062:	4618      	mov	r0, r3
 8001064:	f001 fe18 	bl	8002c98 <HAL_RCC_OscConfig>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	bf14      	ite	ne
 800106e:	2301      	movne	r3, #1
 8001070:	2300      	moveq	r3, #0
 8001072:	b2db      	uxtb	r3, r3
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 8001078:	f000 f83a 	bl	80010f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800107c:	233f      	movs	r3, #63	@ 0x3f
 800107e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001080:	2303      	movs	r3, #3
 8001082:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001084:	2300      	movs	r3, #0
 8001086:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001088:	2300      	movs	r3, #0
 800108a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800108c:	2340      	movs	r3, #64	@ 0x40
 800108e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001090:	2340      	movs	r3, #64	@ 0x40
 8001092:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001094:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001098:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800109a:	2340      	movs	r3, #64	@ 0x40
 800109c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	2106      	movs	r1, #6
 80010a2:	4618      	mov	r0, r3
 80010a4:	f002 fa2a 	bl	80034fc <HAL_RCC_ClockConfig>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	bf14      	ite	ne
 80010ae:	2301      	movne	r3, #1
 80010b0:	2300      	moveq	r3, #0
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <_Z18SystemClock_Configv+0xf8>
  {
    Error_Handler();
 80010b8:	f000 f81a 	bl	80010f0 <Error_Handler>
  }
}
 80010bc:	bf00      	nop
 80010be:	3770      	adds	r7, #112	@ 0x70
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	58024400 	.word	0x58024400
 80010c8:	58024800 	.word	0x58024800

080010cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a04      	ldr	r2, [pc, #16]	@ (80010ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d101      	bne.n	80010e2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80010de:	f000 fc29 	bl	8001934 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40010000 	.word	0x40010000

080010f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010f4:	b672      	cpsid	i
}
 80010f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <Error_Handler+0x8>

080010fc <__io_putchar>:

#include <printfRedirect.h>


//printf to uart redirection
void __io_putchar(uint8_t ch) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, &ch, 1, 0xffff);
 8001106:	1df9      	adds	r1, r7, #7
 8001108:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800110c:	2201      	movs	r2, #1
 800110e:	4803      	ldr	r0, [pc, #12]	@ (800111c <__io_putchar+0x20>)
 8001110:	f004 fec0 	bl	8005e94 <HAL_UART_Transmit>
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	240002b0 	.word	0x240002b0

08001120 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001126:	4b0c      	ldr	r3, [pc, #48]	@ (8001158 <HAL_MspInit+0x38>)
 8001128:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800112c:	4a0a      	ldr	r2, [pc, #40]	@ (8001158 <HAL_MspInit+0x38>)
 800112e:	f043 0302 	orr.w	r3, r3, #2
 8001132:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001136:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <HAL_MspInit+0x38>)
 8001138:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001144:	2200      	movs	r2, #0
 8001146:	210f      	movs	r1, #15
 8001148:	f06f 0001 	mvn.w	r0, #1
 800114c:	f000 fcca 	bl	8001ae4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	58024400 	.word	0x58024400

0800115c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08e      	sub	sp, #56	@ 0x38
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b0f      	cmp	r3, #15
 8001168:	d844      	bhi.n	80011f4 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 800116a:	2200      	movs	r2, #0
 800116c:	6879      	ldr	r1, [r7, #4]
 800116e:	2019      	movs	r0, #25
 8001170:	f000 fcb8 	bl	8001ae4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001174:	2019      	movs	r0, #25
 8001176:	f000 fccf 	bl	8001b18 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800117a:	4a24      	ldr	r2, [pc, #144]	@ (800120c <HAL_InitTick+0xb0>)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001180:	4b23      	ldr	r3, [pc, #140]	@ (8001210 <HAL_InitTick+0xb4>)
 8001182:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001186:	4a22      	ldr	r2, [pc, #136]	@ (8001210 <HAL_InitTick+0xb4>)
 8001188:	f043 0301 	orr.w	r3, r3, #1
 800118c:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8001190:	4b1f      	ldr	r3, [pc, #124]	@ (8001210 <HAL_InitTick+0xb4>)
 8001192:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	60bb      	str	r3, [r7, #8]
 800119c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800119e:	f107 020c 	add.w	r2, r7, #12
 80011a2:	f107 0310 	add.w	r3, r7, #16
 80011a6:	4611      	mov	r1, r2
 80011a8:	4618      	mov	r0, r3
 80011aa:	f002 fd33 	bl	8003c14 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80011ae:	f002 fd1b 	bl	8003be8 <HAL_RCC_GetPCLK2Freq>
 80011b2:	4603      	mov	r3, r0
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011ba:	4a16      	ldr	r2, [pc, #88]	@ (8001214 <HAL_InitTick+0xb8>)
 80011bc:	fba2 2303 	umull	r2, r3, r2, r3
 80011c0:	0c9b      	lsrs	r3, r3, #18
 80011c2:	3b01      	subs	r3, #1
 80011c4:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80011c6:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <HAL_InitTick+0xbc>)
 80011c8:	4a14      	ldr	r2, [pc, #80]	@ (800121c <HAL_InitTick+0xc0>)
 80011ca:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80011cc:	4b12      	ldr	r3, [pc, #72]	@ (8001218 <HAL_InitTick+0xbc>)
 80011ce:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011d2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80011d4:	4a10      	ldr	r2, [pc, #64]	@ (8001218 <HAL_InitTick+0xbc>)
 80011d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011d8:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80011da:	4b0f      	ldr	r3, [pc, #60]	@ (8001218 <HAL_InitTick+0xbc>)
 80011dc:	2200      	movs	r2, #0
 80011de:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001218 <HAL_InitTick+0xbc>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80011e6:	480c      	ldr	r0, [pc, #48]	@ (8001218 <HAL_InitTick+0xbc>)
 80011e8:	f004 fb36 	bl	8005858 <HAL_TIM_Base_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d107      	bne.n	8001202 <HAL_InitTick+0xa6>
 80011f2:	e001      	b.n	80011f8 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80011f4:	2301      	movs	r3, #1
 80011f6:	e005      	b.n	8001204 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80011f8:	4807      	ldr	r0, [pc, #28]	@ (8001218 <HAL_InitTick+0xbc>)
 80011fa:	f004 fb8f 	bl	800591c <HAL_TIM_Base_Start_IT>
 80011fe:	4603      	mov	r3, r0
 8001200:	e000      	b.n	8001204 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
}
 8001204:	4618      	mov	r0, r3
 8001206:	3738      	adds	r7, #56	@ 0x38
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	24000008 	.word	0x24000008
 8001210:	58024400 	.word	0x58024400
 8001214:	431bde83 	.word	0x431bde83
 8001218:	24000250 	.word	0x24000250
 800121c:	40010000 	.word	0x40010000

08001220 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001224:	bf00      	nop
 8001226:	e7fd      	b.n	8001224 <NMI_Handler+0x4>

08001228 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800122c:	bf00      	nop
 800122e:	e7fd      	b.n	800122c <HardFault_Handler+0x4>

08001230 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <MemManage_Handler+0x4>

08001238 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <BusFault_Handler+0x4>

08001240 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001244:	bf00      	nop
 8001246:	e7fd      	b.n	8001244 <UsageFault_Handler+0x4>

08001248 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(esp32i2cInterruptReqest_Pin);
 800125a:	2020      	movs	r0, #32
 800125c:	f000 ff24 	bl	80020a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}

08001264 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001268:	4802      	ldr	r0, [pc, #8]	@ (8001274 <TIM1_UP_IRQHandler+0x10>)
 800126a:	f004 fbcf 	bl	8005a0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	24000250 	.word	0x24000250

08001278 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return 1;
 800127c:	2301      	movs	r3, #1
}
 800127e:	4618      	mov	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <_kill>:

int _kill(int pid, int sig)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001292:	f00a fdc5 	bl	800be20 <__errno>
 8001296:	4603      	mov	r3, r0
 8001298:	2216      	movs	r2, #22
 800129a:	601a      	str	r2, [r3, #0]
  return -1;
 800129c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <_exit>:

void _exit (int status)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012b0:	f04f 31ff 	mov.w	r1, #4294967295
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f7ff ffe7 	bl	8001288 <_kill>
 while (1) {}    /* Make sure we hang here */
 80012ba:	bf00      	nop
 80012bc:	e7fd      	b.n	80012ba <_exit+0x12>

080012be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b086      	sub	sp, #24
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	60f8      	str	r0, [r7, #12]
 80012c6:	60b9      	str	r1, [r7, #8]
 80012c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ca:	2300      	movs	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]
 80012ce:	e00a      	b.n	80012e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012d0:	f3af 8000 	nop.w
 80012d4:	4601      	mov	r1, r0
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	1c5a      	adds	r2, r3, #1
 80012da:	60ba      	str	r2, [r7, #8]
 80012dc:	b2ca      	uxtb	r2, r1
 80012de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	3301      	adds	r3, #1
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	697a      	ldr	r2, [r7, #20]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	dbf0      	blt.n	80012d0 <_read+0x12>
  }

  return len;
 80012ee:	687b      	ldr	r3, [r7, #4]
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b086      	sub	sp, #24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001304:	2300      	movs	r3, #0
 8001306:	617b      	str	r3, [r7, #20]
 8001308:	e009      	b.n	800131e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	1c5a      	adds	r2, r3, #1
 800130e:	60ba      	str	r2, [r7, #8]
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff fef2 	bl	80010fc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	3301      	adds	r3, #1
 800131c:	617b      	str	r3, [r7, #20]
 800131e:	697a      	ldr	r2, [r7, #20]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	429a      	cmp	r2, r3
 8001324:	dbf1      	blt.n	800130a <_write+0x12>
  }
  return len;
 8001326:	687b      	ldr	r3, [r7, #4]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3718      	adds	r7, #24
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <_close>:

int _close(int file)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001338:	f04f 33ff 	mov.w	r3, #4294967295
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001358:	605a      	str	r2, [r3, #4]
  return 0;
 800135a:	2300      	movs	r3, #0
}
 800135c:	4618      	mov	r0, r3
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <_isatty>:

int _isatty(int file)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001370:	2301      	movs	r3, #1
}
 8001372:	4618      	mov	r0, r3
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800137e:	b480      	push	{r7}
 8001380:	b085      	sub	sp, #20
 8001382:	af00      	add	r7, sp, #0
 8001384:	60f8      	str	r0, [r7, #12]
 8001386:	60b9      	str	r1, [r7, #8]
 8001388:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800138a:	2300      	movs	r3, #0
}
 800138c:	4618      	mov	r0, r3
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013a0:	4a14      	ldr	r2, [pc, #80]	@ (80013f4 <_sbrk+0x5c>)
 80013a2:	4b15      	ldr	r3, [pc, #84]	@ (80013f8 <_sbrk+0x60>)
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013ac:	4b13      	ldr	r3, [pc, #76]	@ (80013fc <_sbrk+0x64>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d102      	bne.n	80013ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013b4:	4b11      	ldr	r3, [pc, #68]	@ (80013fc <_sbrk+0x64>)
 80013b6:	4a12      	ldr	r2, [pc, #72]	@ (8001400 <_sbrk+0x68>)
 80013b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ba:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <_sbrk+0x64>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	693a      	ldr	r2, [r7, #16]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d207      	bcs.n	80013d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013c8:	f00a fd2a 	bl	800be20 <__errno>
 80013cc:	4603      	mov	r3, r0
 80013ce:	220c      	movs	r2, #12
 80013d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013d2:	f04f 33ff 	mov.w	r3, #4294967295
 80013d6:	e009      	b.n	80013ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013d8:	4b08      	ldr	r3, [pc, #32]	@ (80013fc <_sbrk+0x64>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013de:	4b07      	ldr	r3, [pc, #28]	@ (80013fc <_sbrk+0x64>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4413      	add	r3, r2
 80013e6:	4a05      	ldr	r2, [pc, #20]	@ (80013fc <_sbrk+0x64>)
 80013e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ea:	68fb      	ldr	r3, [r7, #12]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3718      	adds	r7, #24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	24100000 	.word	0x24100000
 80013f8:	00000400 	.word	0x00000400
 80013fc:	2400029c 	.word	0x2400029c
 8001400:	24004e90 	.word	0x24004e90

08001404 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001408:	4b32      	ldr	r3, [pc, #200]	@ (80014d4 <SystemInit+0xd0>)
 800140a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800140e:	4a31      	ldr	r2, [pc, #196]	@ (80014d4 <SystemInit+0xd0>)
 8001410:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001414:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001418:	4b2f      	ldr	r3, [pc, #188]	@ (80014d8 <SystemInit+0xd4>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 030f 	and.w	r3, r3, #15
 8001420:	2b02      	cmp	r3, #2
 8001422:	d807      	bhi.n	8001434 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001424:	4b2c      	ldr	r3, [pc, #176]	@ (80014d8 <SystemInit+0xd4>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f023 030f 	bic.w	r3, r3, #15
 800142c:	4a2a      	ldr	r2, [pc, #168]	@ (80014d8 <SystemInit+0xd4>)
 800142e:	f043 0303 	orr.w	r3, r3, #3
 8001432:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001434:	4b29      	ldr	r3, [pc, #164]	@ (80014dc <SystemInit+0xd8>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a28      	ldr	r2, [pc, #160]	@ (80014dc <SystemInit+0xd8>)
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001440:	4b26      	ldr	r3, [pc, #152]	@ (80014dc <SystemInit+0xd8>)
 8001442:	2200      	movs	r2, #0
 8001444:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001446:	4b25      	ldr	r3, [pc, #148]	@ (80014dc <SystemInit+0xd8>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	4924      	ldr	r1, [pc, #144]	@ (80014dc <SystemInit+0xd8>)
 800144c:	4b24      	ldr	r3, [pc, #144]	@ (80014e0 <SystemInit+0xdc>)
 800144e:	4013      	ands	r3, r2
 8001450:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001452:	4b21      	ldr	r3, [pc, #132]	@ (80014d8 <SystemInit+0xd4>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 030c 	and.w	r3, r3, #12
 800145a:	2b00      	cmp	r3, #0
 800145c:	d007      	beq.n	800146e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800145e:	4b1e      	ldr	r3, [pc, #120]	@ (80014d8 <SystemInit+0xd4>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f023 030f 	bic.w	r3, r3, #15
 8001466:	4a1c      	ldr	r2, [pc, #112]	@ (80014d8 <SystemInit+0xd4>)
 8001468:	f043 0303 	orr.w	r3, r3, #3
 800146c:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 800146e:	4b1b      	ldr	r3, [pc, #108]	@ (80014dc <SystemInit+0xd8>)
 8001470:	2200      	movs	r2, #0
 8001472:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001474:	4b19      	ldr	r3, [pc, #100]	@ (80014dc <SystemInit+0xd8>)
 8001476:	2200      	movs	r2, #0
 8001478:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 800147a:	4b18      	ldr	r3, [pc, #96]	@ (80014dc <SystemInit+0xd8>)
 800147c:	2200      	movs	r2, #0
 800147e:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001480:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <SystemInit+0xd8>)
 8001482:	4a18      	ldr	r2, [pc, #96]	@ (80014e4 <SystemInit+0xe0>)
 8001484:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001486:	4b15      	ldr	r3, [pc, #84]	@ (80014dc <SystemInit+0xd8>)
 8001488:	4a17      	ldr	r2, [pc, #92]	@ (80014e8 <SystemInit+0xe4>)
 800148a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800148c:	4b13      	ldr	r3, [pc, #76]	@ (80014dc <SystemInit+0xd8>)
 800148e:	4a17      	ldr	r2, [pc, #92]	@ (80014ec <SystemInit+0xe8>)
 8001490:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001492:	4b12      	ldr	r3, [pc, #72]	@ (80014dc <SystemInit+0xd8>)
 8001494:	2200      	movs	r2, #0
 8001496:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001498:	4b10      	ldr	r3, [pc, #64]	@ (80014dc <SystemInit+0xd8>)
 800149a:	4a14      	ldr	r2, [pc, #80]	@ (80014ec <SystemInit+0xe8>)
 800149c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800149e:	4b0f      	ldr	r3, [pc, #60]	@ (80014dc <SystemInit+0xd8>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80014a4:	4b0d      	ldr	r3, [pc, #52]	@ (80014dc <SystemInit+0xd8>)
 80014a6:	4a11      	ldr	r2, [pc, #68]	@ (80014ec <SystemInit+0xe8>)
 80014a8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80014aa:	4b0c      	ldr	r3, [pc, #48]	@ (80014dc <SystemInit+0xd8>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014b0:	4b0a      	ldr	r3, [pc, #40]	@ (80014dc <SystemInit+0xd8>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a09      	ldr	r2, [pc, #36]	@ (80014dc <SystemInit+0xd8>)
 80014b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80014bc:	4b07      	ldr	r3, [pc, #28]	@ (80014dc <SystemInit+0xd8>)
 80014be:	2200      	movs	r2, #0
 80014c0:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <SystemInit+0xec>)
 80014c4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80014c8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80014ca:	bf00      	nop
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	e000ed00 	.word	0xe000ed00
 80014d8:	52002000 	.word	0x52002000
 80014dc:	58024400 	.word	0x58024400
 80014e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80014e4:	02020200 	.word	0x02020200
 80014e8:	01ff0000 	.word	0x01ff0000
 80014ec:	01010280 	.word	0x01010280
 80014f0:	52004000 	.word	0x52004000

080014f4 <_ZL29esp32IntrrruptRequestCallbackPv>:
static BaseType_t esp32InrerruptRequest_CountingSemaphoreOverflow=pdFALSE;	//zmienna informująca o tym, że nastąpiło przepełnienie "esp32IntrrruptRequest_CountingSemaphore", aka. zbyt wiele oczekujących komunikatów, co może wskazywać na błąd.

static i2cMaster* pi2cMaster;  //wsyaźnik do obiektu służącego do komunikacji stm32 po i2c jako master


static void esp32IntrrruptRequestCallback(void *pNothing){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b08a      	sub	sp, #40	@ 0x28
 80014f8:	af02      	add	r7, sp, #8
 80014fa:	6078      	str	r0, [r7, #4]
	i2cFrame_transmitQueue tempI2CFrameReceivedFromESP32;
	tempI2CFrameReceivedFromESP32.slaveDevice7bitAddress = I2C_SLAVE_ADDRESS_ESP32;
 80014fc:	233c      	movs	r3, #60	@ 0x3c
 80014fe:	733b      	strb	r3, [r7, #12]
	while(1){
		if( uxSemaphoreGetCount(esp32IntrrruptRequest_CountingSemaphore)==ESP32_INTERRUPT_REQUEST_COUNTING_SEMAPHORE_MAX){		//sprawdza czy licznik esp32 interrupt request nie jest przepełniony
 8001500:	4b26      	ldr	r3, [pc, #152]	@ (800159c <_ZL29esp32IntrrruptRequestCallbackPv+0xa8>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4618      	mov	r0, r3
 8001506:	f006 fea3 	bl	8008250 <uxQueueMessagesWaiting>
 800150a:	4603      	mov	r3, r0
 800150c:	2b15      	cmp	r3, #21
 800150e:	bf0c      	ite	eq
 8001510:	2301      	moveq	r3, #1
 8001512:	2300      	movne	r3, #0
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d005      	beq.n	8001526 <_ZL29esp32IntrrruptRequestCallbackPv+0x32>
			esp32InrerruptRequest_CountingSemaphoreOverflow = pdTRUE;
 800151a:	4b21      	ldr	r3, [pc, #132]	@ (80015a0 <_ZL29esp32IntrrruptRequestCallbackPv+0xac>)
 800151c:	2201      	movs	r2, #1
 800151e:	601a      	str	r2, [r3, #0]
			printf("!!! ESP32 interrupt request counter overflowed   !!!\r\n");
 8001520:	4820      	ldr	r0, [pc, #128]	@ (80015a4 <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001522:	f00a fa81 	bl	800ba28 <puts>
		}
		if (xSemaphoreTake(esp32IntrrruptRequest_CountingSemaphore, portMAX_DELAY) == pdTRUE){		//czeka dopuki nie pojawi się esp32 interrupt request
 8001526:	4b1d      	ldr	r3, [pc, #116]	@ (800159c <_ZL29esp32IntrrruptRequestCallbackPv+0xa8>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f04f 31ff 	mov.w	r1, #4294967295
 800152e:	4618      	mov	r0, r3
 8001530:	f006 fd7e 	bl	8008030 <xQueueSemaphoreTake>
 8001534:	4603      	mov	r3, r0
 8001536:	2b01      	cmp	r3, #1
 8001538:	bf0c      	ite	eq
 800153a:	2301      	moveq	r3, #1
 800153c:	2300      	movne	r3, #0
 800153e:	b2db      	uxtb	r3, r3
 8001540:	2b00      	cmp	r3, #0
 8001542:	d0dd      	beq.n	8001500 <_ZL29esp32IntrrruptRequestCallbackPv+0xc>
			printf("High prior task \r\n");
 8001544:	4818      	ldr	r0, [pc, #96]	@ (80015a8 <_ZL29esp32IntrrruptRequestCallbackPv+0xb4>)
 8001546:	f00a fa6f 	bl	800ba28 <puts>
			//https://github.com/STMicroelectronics/STM32CubeF0/blob/4390ff6bfb693104cf97192f98c3dc9e3a7c296a/Projects/STM32F072B-Discovery/Examples/I2C/I2C_TwoBoards_ComDMA/Src/main.c



			//HAL_I2C_Master_Receive_DMA(&hi2c1, (uint16_t) I2C_SLAVE_ADDRESS<<1, (uint8_t*) &tempI2CFrameReceivedFromESP32.dataSize, sizeof(size_t));
			HAL_I2C_Master_Receive(&hi2c1, tempI2CFrameReceivedFromESP32.slaveDevice7bitAddress<<1, (uint8_t*) &tempI2CFrameReceivedFromESP32.dataSize, sizeof(size_t), 500);
 800154a:	7b3b      	ldrb	r3, [r7, #12]
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	b299      	uxth	r1, r3
 8001550:	f107 030c 	add.w	r3, r7, #12
 8001554:	1d1a      	adds	r2, r3, #4
 8001556:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800155a:	9300      	str	r3, [sp, #0]
 800155c:	2304      	movs	r3, #4
 800155e:	4813      	ldr	r0, [pc, #76]	@ (80015ac <_ZL29esp32IntrrruptRequestCallbackPv+0xb8>)
 8001560:	f000 fe88 	bl	8002274 <HAL_I2C_Master_Receive>
			char* pdymanicDataPointer = new char[tempI2CFrameReceivedFromESP32.dataSize];
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	4618      	mov	r0, r3
 8001568:	f009 f9ef 	bl	800a94a <_Znaj>
 800156c:	4603      	mov	r3, r0
 800156e:	61fb      	str	r3, [r7, #28]
			HAL_I2C_Master_Receive(&hi2c1, tempI2CFrameReceivedFromESP32.slaveDevice7bitAddress<<1, (uint8_t*) pdymanicDataPointer, sizeof(tempI2CFrameReceivedFromESP32.dataSize), 500);
 8001570:	7b3b      	ldrb	r3, [r7, #12]
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	b299      	uxth	r1, r3
 8001576:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800157a:	9300      	str	r3, [sp, #0]
 800157c:	2304      	movs	r3, #4
 800157e:	69fa      	ldr	r2, [r7, #28]
 8001580:	480a      	ldr	r0, [pc, #40]	@ (80015ac <_ZL29esp32IntrrruptRequestCallbackPv+0xb8>)
 8001582:	f000 fe77 	bl	8002274 <HAL_I2C_Master_Receive>
			printf("1 \r\n");
 8001586:	480a      	ldr	r0, [pc, #40]	@ (80015b0 <_ZL29esp32IntrrruptRequestCallbackPv+0xbc>)
 8001588:	f00a fa4e 	bl	800ba28 <puts>
			//HAL_I2C_Master_Receive_DMA(&hi2c1, I2C_SLAVE_ADDRESS<<1, (uint8_t*) pdymanicDataPointer, sizeof(tempI2CFrameReceivedFromESP32.dataSize));
			printf("2 \r\n");
 800158c:	4809      	ldr	r0, [pc, #36]	@ (80015b4 <_ZL29esp32IntrrruptRequestCallbackPv+0xc0>)
 800158e:	f00a fa4b 	bl	800ba28 <puts>

			tempI2CFrameReceivedFromESP32.pData = pdymanicDataPointer;
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	617b      	str	r3, [r7, #20]



			uintptr_t pdymanicDataPointer_byValue = (uintptr_t) pdymanicDataPointer;
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	61bb      	str	r3, [r7, #24]
			//pi2cMaster->pReceiveQueueObject->QueueSend(&pdymanicDataPointer_byValue);
			//#error Pociągnąć to dalej
		}
	};
 800159a:	e7b1      	b.n	8001500 <_ZL29esp32IntrrruptRequestCallbackPv+0xc>
 800159c:	240002a4 	.word	0x240002a4
 80015a0:	240002a8 	.word	0x240002a8
 80015a4:	0800f114 	.word	0x0800f114
 80015a8:	0800f14c 	.word	0x0800f14c
 80015ac:	240001fc 	.word	0x240001fc
 80015b0:	0800f160 	.word	0x0800f160
 80015b4:	0800f164 	.word	0x0800f164

080015b8 <_Z17initTaskFunctionsv>:
}


void initTaskFunctions(void){
 80015b8:	b590      	push	{r4, r7, lr}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af02      	add	r7, sp, #8
	printf("Radio main firmware version: %.2f\r\n", FW_VERSION);
 80015be:	a33c      	add	r3, pc, #240	@ (adr r3, 80016b0 <_Z17initTaskFunctionsv+0xf8>)
 80015c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c4:	4830      	ldr	r0, [pc, #192]	@ (8001688 <_Z17initTaskFunctionsv+0xd0>)
 80015c6:	f00a f9c7 	bl	800b958 <iprintf>
	configASSERT(esp32IntrrruptRequest_CountingSemaphore = xSemaphoreCreateCounting(ESP32_INTERRUPT_REQUEST_COUNTING_SEMAPHORE_MAX, 0));
 80015ca:	2100      	movs	r1, #0
 80015cc:	2015      	movs	r0, #21
 80015ce:	f006 f9e8 	bl	80079a2 <xQueueCreateCountingSemaphore>
 80015d2:	4603      	mov	r3, r0
 80015d4:	4a2d      	ldr	r2, [pc, #180]	@ (800168c <_Z17initTaskFunctionsv+0xd4>)
 80015d6:	6013      	str	r3, [r2, #0]
 80015d8:	4b2c      	ldr	r3, [pc, #176]	@ (800168c <_Z17initTaskFunctionsv+0xd4>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	bf0c      	ite	eq
 80015e0:	2301      	moveq	r3, #1
 80015e2:	2300      	movne	r3, #0
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d00b      	beq.n	8001602 <_Z17initTaskFunctionsv+0x4a>
	__asm volatile
 80015ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80015ee:	f383 8811 	msr	BASEPRI, r3
 80015f2:	f3bf 8f6f 	isb	sy
 80015f6:	f3bf 8f4f 	dsb	sy
 80015fa:	607b      	str	r3, [r7, #4]
}
 80015fc:	bf00      	nop
 80015fe:	bf00      	nop
 8001600:	e7fd      	b.n	80015fe <_Z17initTaskFunctionsv+0x46>

	//tworzy task callback na przerwanie od ESP32 informującę, że ESP32 ma jakieś dane do wysłania
	configASSERT(xTaskCreate(esp32IntrrruptRequestCallback, "esp32IntReq", 3*128, NULL, tskIDLE_PRIORITY+1, &taskHandle_esp32IntrrruptRequest));
 8001602:	4b23      	ldr	r3, [pc, #140]	@ (8001690 <_Z17initTaskFunctionsv+0xd8>)
 8001604:	9301      	str	r3, [sp, #4]
 8001606:	2301      	movs	r3, #1
 8001608:	9300      	str	r3, [sp, #0]
 800160a:	2300      	movs	r3, #0
 800160c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001610:	4920      	ldr	r1, [pc, #128]	@ (8001694 <_Z17initTaskFunctionsv+0xdc>)
 8001612:	4821      	ldr	r0, [pc, #132]	@ (8001698 <_Z17initTaskFunctionsv+0xe0>)
 8001614:	f007 f870 	bl	80086f8 <xTaskCreate>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	bf0c      	ite	eq
 800161e:	2301      	moveq	r3, #1
 8001620:	2300      	movne	r3, #0
 8001622:	b2db      	uxtb	r3, r3
 8001624:	2b00      	cmp	r3, #0
 8001626:	d00b      	beq.n	8001640 <_Z17initTaskFunctionsv+0x88>
	__asm volatile
 8001628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800162c:	f383 8811 	msr	BASEPRI, r3
 8001630:	f3bf 8f6f 	isb	sy
 8001634:	f3bf 8f4f 	dsb	sy
 8001638:	603b      	str	r3, [r7, #0]
}
 800163a:	bf00      	nop
 800163c:	bf00      	nop
 800163e:	e7fd      	b.n	800163c <_Z17initTaskFunctionsv+0x84>

	pi2cMaster = NULL;
 8001640:	4b16      	ldr	r3, [pc, #88]	@ (800169c <_Z17initTaskFunctionsv+0xe4>)
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
	assert(pi2cMaster = new i2cMaster(&hi2c1));
 8001646:	2014      	movs	r0, #20
 8001648:	f009 f96e 	bl	800a928 <_Znwj>
 800164c:	4603      	mov	r3, r0
 800164e:	461c      	mov	r4, r3
 8001650:	4913      	ldr	r1, [pc, #76]	@ (80016a0 <_Z17initTaskFunctionsv+0xe8>)
 8001652:	4620      	mov	r0, r4
 8001654:	f7ff fb54 	bl	8000d00 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef>
 8001658:	4b10      	ldr	r3, [pc, #64]	@ (800169c <_Z17initTaskFunctionsv+0xe4>)
 800165a:	601c      	str	r4, [r3, #0]
 800165c:	4b0f      	ldr	r3, [pc, #60]	@ (800169c <_Z17initTaskFunctionsv+0xe4>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d105      	bne.n	8001670 <_Z17initTaskFunctionsv+0xb8>
 8001664:	4b0f      	ldr	r3, [pc, #60]	@ (80016a4 <_Z17initTaskFunctionsv+0xec>)
 8001666:	4a10      	ldr	r2, [pc, #64]	@ (80016a8 <_Z17initTaskFunctionsv+0xf0>)
 8001668:	2149      	movs	r1, #73	@ 0x49
 800166a:	4810      	ldr	r0, [pc, #64]	@ (80016ac <_Z17initTaskFunctionsv+0xf4>)
 800166c:	f009 f982 	bl	800a974 <__assert_func>
	pi2cMaster->ping(I2C_SLAVE_ADDRESS_ESP32<<1);
 8001670:	4b0a      	ldr	r3, [pc, #40]	@ (800169c <_Z17initTaskFunctionsv+0xe4>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2178      	movs	r1, #120	@ 0x78
 8001676:	4618      	mov	r0, r3
 8001678:	f7ff fbcc 	bl	8000e14 <_ZN9i2cMaster4pingEt>
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	bd90      	pop	{r4, r7, pc}
 8001684:	f3af 8000 	nop.w
 8001688:	0800f168 	.word	0x0800f168
 800168c:	240002a4 	.word	0x240002a4
 8001690:	240002a0 	.word	0x240002a0
 8001694:	0800f18c 	.word	0x0800f18c
 8001698:	080014f5 	.word	0x080014f5
 800169c:	240002ac 	.word	0x240002ac
 80016a0:	240001fc 	.word	0x240001fc
 80016a4:	0800f198 	.word	0x0800f198
 80016a8:	0800f1bc 	.word	0x0800f1bc
 80016ac:	0800f1d8 	.word	0x0800f1d8
 80016b0:	9999999a 	.word	0x9999999a
 80016b4:	3fb99999 	.word	0x3fb99999

080016b8 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	80fb      	strh	r3, [r7, #6]
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
		xSemaphoreGiveFromISR(esp32IntrrruptRequest_CountingSemaphore, &xHigherPriorityTaskWoken);
 80016c6:	4b0b      	ldr	r3, [pc, #44]	@ (80016f4 <HAL_GPIO_EXTI_Callback+0x3c>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f107 020c 	add.w	r2, r7, #12
 80016ce:	4611      	mov	r1, r2
 80016d0:	4618      	mov	r0, r3
 80016d2:	f006 fb3b 	bl	8007d4c <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d007      	beq.n	80016ec <HAL_GPIO_EXTI_Callback+0x34>
 80016dc:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <HAL_GPIO_EXTI_Callback+0x40>)
 80016de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	f3bf 8f4f 	dsb	sy
 80016e8:	f3bf 8f6f 	isb	sy
}
 80016ec:	bf00      	nop
 80016ee:	3710      	adds	r7, #16
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	240002a4 	.word	0x240002a4
 80016f8:	e000ed04 	.word	0xe000ed04

080016fc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001700:	4b22      	ldr	r3, [pc, #136]	@ (800178c <MX_USART1_UART_Init+0x90>)
 8001702:	4a23      	ldr	r2, [pc, #140]	@ (8001790 <MX_USART1_UART_Init+0x94>)
 8001704:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001706:	4b21      	ldr	r3, [pc, #132]	@ (800178c <MX_USART1_UART_Init+0x90>)
 8001708:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800170c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800170e:	4b1f      	ldr	r3, [pc, #124]	@ (800178c <MX_USART1_UART_Init+0x90>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001714:	4b1d      	ldr	r3, [pc, #116]	@ (800178c <MX_USART1_UART_Init+0x90>)
 8001716:	2200      	movs	r2, #0
 8001718:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800171a:	4b1c      	ldr	r3, [pc, #112]	@ (800178c <MX_USART1_UART_Init+0x90>)
 800171c:	2200      	movs	r2, #0
 800171e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001720:	4b1a      	ldr	r3, [pc, #104]	@ (800178c <MX_USART1_UART_Init+0x90>)
 8001722:	220c      	movs	r2, #12
 8001724:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001726:	4b19      	ldr	r3, [pc, #100]	@ (800178c <MX_USART1_UART_Init+0x90>)
 8001728:	2200      	movs	r2, #0
 800172a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800172c:	4b17      	ldr	r3, [pc, #92]	@ (800178c <MX_USART1_UART_Init+0x90>)
 800172e:	2200      	movs	r2, #0
 8001730:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001732:	4b16      	ldr	r3, [pc, #88]	@ (800178c <MX_USART1_UART_Init+0x90>)
 8001734:	2200      	movs	r2, #0
 8001736:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001738:	4b14      	ldr	r3, [pc, #80]	@ (800178c <MX_USART1_UART_Init+0x90>)
 800173a:	2200      	movs	r2, #0
 800173c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800173e:	4b13      	ldr	r3, [pc, #76]	@ (800178c <MX_USART1_UART_Init+0x90>)
 8001740:	2200      	movs	r2, #0
 8001742:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001744:	4811      	ldr	r0, [pc, #68]	@ (800178c <MX_USART1_UART_Init+0x90>)
 8001746:	f004 fb55 	bl	8005df4 <HAL_UART_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001750:	f7ff fcce 	bl	80010f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001754:	2100      	movs	r1, #0
 8001756:	480d      	ldr	r0, [pc, #52]	@ (800178c <MX_USART1_UART_Init+0x90>)
 8001758:	f005 fcef 	bl	800713a <HAL_UARTEx_SetTxFifoThreshold>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001762:	f7ff fcc5 	bl	80010f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001766:	2100      	movs	r1, #0
 8001768:	4808      	ldr	r0, [pc, #32]	@ (800178c <MX_USART1_UART_Init+0x90>)
 800176a:	f005 fd24 	bl	80071b6 <HAL_UARTEx_SetRxFifoThreshold>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001774:	f7ff fcbc 	bl	80010f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001778:	4804      	ldr	r0, [pc, #16]	@ (800178c <MX_USART1_UART_Init+0x90>)
 800177a:	f005 fca5 	bl	80070c8 <HAL_UARTEx_DisableFifoMode>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001784:	f7ff fcb4 	bl	80010f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}
 800178c:	240002b0 	.word	0x240002b0
 8001790:	40011000 	.word	0x40011000

08001794 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b0ba      	sub	sp, #232	@ 0xe8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017ac:	f107 0310 	add.w	r3, r7, #16
 80017b0:	22c0      	movs	r2, #192	@ 0xc0
 80017b2:	2100      	movs	r1, #0
 80017b4:	4618      	mov	r0, r3
 80017b6:	f00a fa37 	bl	800bc28 <memset>
  if(uartHandle->Instance==USART1)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a27      	ldr	r2, [pc, #156]	@ (800185c <HAL_UART_MspInit+0xc8>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d146      	bne.n	8001852 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80017c4:	f04f 0201 	mov.w	r2, #1
 80017c8:	f04f 0300 	mov.w	r3, #0
 80017cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80017d0:	2300      	movs	r3, #0
 80017d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017d6:	f107 0310 	add.w	r3, r7, #16
 80017da:	4618      	mov	r0, r3
 80017dc:	f002 fa5c 	bl	8003c98 <HAL_RCCEx_PeriphCLKConfig>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80017e6:	f7ff fc83 	bl	80010f0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001860 <HAL_UART_MspInit+0xcc>)
 80017ec:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 80017f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001860 <HAL_UART_MspInit+0xcc>)
 80017f2:	f043 0310 	orr.w	r3, r3, #16
 80017f6:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 80017fa:	4b19      	ldr	r3, [pc, #100]	@ (8001860 <HAL_UART_MspInit+0xcc>)
 80017fc:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001800:	f003 0310 	and.w	r3, r3, #16
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001808:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <HAL_UART_MspInit+0xcc>)
 800180a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800180e:	4a14      	ldr	r2, [pc, #80]	@ (8001860 <HAL_UART_MspInit+0xcc>)
 8001810:	f043 0302 	orr.w	r3, r3, #2
 8001814:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001818:	4b11      	ldr	r3, [pc, #68]	@ (8001860 <HAL_UART_MspInit+0xcc>)
 800181a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = dbg_UART_TX_Pin|dbg_UART_RX_Pin;
 8001826:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800182a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800182e:	2302      	movs	r3, #2
 8001830:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183a:	2300      	movs	r3, #0
 800183c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001840:	2304      	movs	r3, #4
 8001842:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001846:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800184a:	4619      	mov	r1, r3
 800184c:	4805      	ldr	r0, [pc, #20]	@ (8001864 <HAL_UART_MspInit+0xd0>)
 800184e:	f000 f971 	bl	8001b34 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001852:	bf00      	nop
 8001854:	37e8      	adds	r7, #232	@ 0xe8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40011000 	.word	0x40011000
 8001860:	58024400 	.word	0x58024400
 8001864:	58020400 	.word	0x58020400

08001868 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001868:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800186c:	f7ff fdca 	bl	8001404 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001870:	480c      	ldr	r0, [pc, #48]	@ (80018a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001872:	490d      	ldr	r1, [pc, #52]	@ (80018a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001874:	4a0d      	ldr	r2, [pc, #52]	@ (80018ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001878:	e002      	b.n	8001880 <LoopCopyDataInit>

0800187a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800187a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800187c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800187e:	3304      	adds	r3, #4

08001880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001884:	d3f9      	bcc.n	800187a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001886:	4a0a      	ldr	r2, [pc, #40]	@ (80018b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001888:	4c0a      	ldr	r4, [pc, #40]	@ (80018b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800188a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800188c:	e001      	b.n	8001892 <LoopFillZerobss>

0800188e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800188e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001890:	3204      	adds	r2, #4

08001892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001894:	d3fb      	bcc.n	800188e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001896:	f00a fac9 	bl	800be2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800189a:	f7ff fb7c 	bl	8000f96 <main>
  bx  lr
 800189e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018a0:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80018a4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80018a8:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 80018ac:	0800f6bc 	.word	0x0800f6bc
  ldr r2, =_sbss
 80018b0:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 80018b4:	24004e8c 	.word	0x24004e8c

080018b8 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018b8:	e7fe      	b.n	80018b8 <ADC_IRQHandler>
	...

080018bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018c2:	2003      	movs	r0, #3
 80018c4:	f000 f903 	bl	8001ace <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80018c8:	f001 ffce 	bl	8003868 <HAL_RCC_GetSysClockFreq>
 80018cc:	4602      	mov	r2, r0
 80018ce:	4b15      	ldr	r3, [pc, #84]	@ (8001924 <HAL_Init+0x68>)
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	0a1b      	lsrs	r3, r3, #8
 80018d4:	f003 030f 	and.w	r3, r3, #15
 80018d8:	4913      	ldr	r1, [pc, #76]	@ (8001928 <HAL_Init+0x6c>)
 80018da:	5ccb      	ldrb	r3, [r1, r3]
 80018dc:	f003 031f 	and.w	r3, r3, #31
 80018e0:	fa22 f303 	lsr.w	r3, r2, r3
 80018e4:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80018e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001924 <HAL_Init+0x68>)
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	f003 030f 	and.w	r3, r3, #15
 80018ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001928 <HAL_Init+0x6c>)
 80018f0:	5cd3      	ldrb	r3, [r2, r3]
 80018f2:	f003 031f 	and.w	r3, r3, #31
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	fa22 f303 	lsr.w	r3, r2, r3
 80018fc:	4a0b      	ldr	r2, [pc, #44]	@ (800192c <HAL_Init+0x70>)
 80018fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001900:	4a0b      	ldr	r2, [pc, #44]	@ (8001930 <HAL_Init+0x74>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001906:	200f      	movs	r0, #15
 8001908:	f7ff fc28 	bl	800115c <HAL_InitTick>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e002      	b.n	800191c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001916:	f7ff fc03 	bl	8001120 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800191a:	2300      	movs	r3, #0
}
 800191c:	4618      	mov	r0, r3
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	58024400 	.word	0x58024400
 8001928:	0800f244 	.word	0x0800f244
 800192c:	24000004 	.word	0x24000004
 8001930:	24000000 	.word	0x24000000

08001934 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001938:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <HAL_IncTick+0x20>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	461a      	mov	r2, r3
 800193e:	4b06      	ldr	r3, [pc, #24]	@ (8001958 <HAL_IncTick+0x24>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4413      	add	r3, r2
 8001944:	4a04      	ldr	r2, [pc, #16]	@ (8001958 <HAL_IncTick+0x24>)
 8001946:	6013      	str	r3, [r2, #0]
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	2400000c 	.word	0x2400000c
 8001958:	24000344 	.word	0x24000344

0800195c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  return uwTick;
 8001960:	4b03      	ldr	r3, [pc, #12]	@ (8001970 <HAL_GetTick+0x14>)
 8001962:	681b      	ldr	r3, [r3, #0]
}
 8001964:	4618      	mov	r0, r3
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	24000344 	.word	0x24000344

08001974 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001984:	4b0b      	ldr	r3, [pc, #44]	@ (80019b4 <__NVIC_SetPriorityGrouping+0x40>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800198a:	68ba      	ldr	r2, [r7, #8]
 800198c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001990:	4013      	ands	r3, r2
 8001992:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800199c:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <__NVIC_SetPriorityGrouping+0x44>)
 800199e:	4313      	orrs	r3, r2
 80019a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019a2:	4a04      	ldr	r2, [pc, #16]	@ (80019b4 <__NVIC_SetPriorityGrouping+0x40>)
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	60d3      	str	r3, [r2, #12]
}
 80019a8:	bf00      	nop
 80019aa:	3714      	adds	r7, #20
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	e000ed00 	.word	0xe000ed00
 80019b8:	05fa0000 	.word	0x05fa0000

080019bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019c0:	4b04      	ldr	r3, [pc, #16]	@ (80019d4 <__NVIC_GetPriorityGrouping+0x18>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	0a1b      	lsrs	r3, r3, #8
 80019c6:	f003 0307 	and.w	r3, r3, #7
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	e000ed00 	.word	0xe000ed00

080019d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80019e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	db0b      	blt.n	8001a02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ea:	88fb      	ldrh	r3, [r7, #6]
 80019ec:	f003 021f 	and.w	r2, r3, #31
 80019f0:	4907      	ldr	r1, [pc, #28]	@ (8001a10 <__NVIC_EnableIRQ+0x38>)
 80019f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019f6:	095b      	lsrs	r3, r3, #5
 80019f8:	2001      	movs	r0, #1
 80019fa:	fa00 f202 	lsl.w	r2, r0, r2
 80019fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a02:	bf00      	nop
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	e000e100 	.word	0xe000e100

08001a14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	6039      	str	r1, [r7, #0]
 8001a1e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	db0a      	blt.n	8001a3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	b2da      	uxtb	r2, r3
 8001a2c:	490c      	ldr	r1, [pc, #48]	@ (8001a60 <__NVIC_SetPriority+0x4c>)
 8001a2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a32:	0112      	lsls	r2, r2, #4
 8001a34:	b2d2      	uxtb	r2, r2
 8001a36:	440b      	add	r3, r1
 8001a38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a3c:	e00a      	b.n	8001a54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	b2da      	uxtb	r2, r3
 8001a42:	4908      	ldr	r1, [pc, #32]	@ (8001a64 <__NVIC_SetPriority+0x50>)
 8001a44:	88fb      	ldrh	r3, [r7, #6]
 8001a46:	f003 030f 	and.w	r3, r3, #15
 8001a4a:	3b04      	subs	r3, #4
 8001a4c:	0112      	lsls	r2, r2, #4
 8001a4e:	b2d2      	uxtb	r2, r2
 8001a50:	440b      	add	r3, r1
 8001a52:	761a      	strb	r2, [r3, #24]
}
 8001a54:	bf00      	nop
 8001a56:	370c      	adds	r7, #12
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr
 8001a60:	e000e100 	.word	0xe000e100
 8001a64:	e000ed00 	.word	0xe000ed00

08001a68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b089      	sub	sp, #36	@ 0x24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	60b9      	str	r1, [r7, #8]
 8001a72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f003 0307 	and.w	r3, r3, #7
 8001a7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a7c:	69fb      	ldr	r3, [r7, #28]
 8001a7e:	f1c3 0307 	rsb	r3, r3, #7
 8001a82:	2b04      	cmp	r3, #4
 8001a84:	bf28      	it	cs
 8001a86:	2304      	movcs	r3, #4
 8001a88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	3304      	adds	r3, #4
 8001a8e:	2b06      	cmp	r3, #6
 8001a90:	d902      	bls.n	8001a98 <NVIC_EncodePriority+0x30>
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	3b03      	subs	r3, #3
 8001a96:	e000      	b.n	8001a9a <NVIC_EncodePriority+0x32>
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	43da      	mvns	r2, r3
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	401a      	ands	r2, r3
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ab0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aba:	43d9      	mvns	r1, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac0:	4313      	orrs	r3, r2
         );
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3724      	adds	r7, #36	@ 0x24
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b082      	sub	sp, #8
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff ff4c 	bl	8001974 <__NVIC_SetPriorityGrouping>
}
 8001adc:	bf00      	nop
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4603      	mov	r3, r0
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
 8001af0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001af2:	f7ff ff63 	bl	80019bc <__NVIC_GetPriorityGrouping>
 8001af6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	68b9      	ldr	r1, [r7, #8]
 8001afc:	6978      	ldr	r0, [r7, #20]
 8001afe:	f7ff ffb3 	bl	8001a68 <NVIC_EncodePriority>
 8001b02:	4602      	mov	r2, r0
 8001b04:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b08:	4611      	mov	r1, r2
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff ff82 	bl	8001a14 <__NVIC_SetPriority>
}
 8001b10:	bf00      	nop
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff ff56 	bl	80019d8 <__NVIC_EnableIRQ>
}
 8001b2c:	bf00      	nop
 8001b2e:	3708      	adds	r7, #8
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b089      	sub	sp, #36	@ 0x24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001b42:	4b89      	ldr	r3, [pc, #548]	@ (8001d68 <HAL_GPIO_Init+0x234>)
 8001b44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b46:	e194      	b.n	8001e72 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	fa01 f303 	lsl.w	r3, r1, r3
 8001b54:	4013      	ands	r3, r2
 8001b56:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f000 8186 	beq.w	8001e6c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f003 0303 	and.w	r3, r3, #3
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d005      	beq.n	8001b78 <HAL_GPIO_Init+0x44>
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f003 0303 	and.w	r3, r3, #3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d130      	bne.n	8001bda <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	2203      	movs	r2, #3
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	68da      	ldr	r2, [r3, #12]
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bae:	2201      	movs	r2, #1
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	091b      	lsrs	r3, r3, #4
 8001bc4:	f003 0201 	and.w	r2, r3, #1
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f003 0303 	and.w	r3, r3, #3
 8001be2:	2b03      	cmp	r3, #3
 8001be4:	d017      	beq.n	8001c16 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	68db      	ldr	r3, [r3, #12]
 8001bea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	2203      	movs	r2, #3
 8001bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f003 0303 	and.w	r3, r3, #3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d123      	bne.n	8001c6a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	08da      	lsrs	r2, r3, #3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	3208      	adds	r2, #8
 8001c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	220f      	movs	r2, #15
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	4013      	ands	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	691a      	ldr	r2, [r3, #16]
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	f003 0307 	and.w	r3, r3, #7
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	08da      	lsrs	r2, r3, #3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3208      	adds	r2, #8
 8001c64:	69b9      	ldr	r1, [r7, #24]
 8001c66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	2203      	movs	r2, #3
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f003 0203 	and.w	r2, r3, #3
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 80e0 	beq.w	8001e6c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cac:	4b2f      	ldr	r3, [pc, #188]	@ (8001d6c <HAL_GPIO_Init+0x238>)
 8001cae:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001cb2:	4a2e      	ldr	r2, [pc, #184]	@ (8001d6c <HAL_GPIO_Init+0x238>)
 8001cb4:	f043 0302 	orr.w	r3, r3, #2
 8001cb8:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001cbc:	4b2b      	ldr	r3, [pc, #172]	@ (8001d6c <HAL_GPIO_Init+0x238>)
 8001cbe:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cca:	4a29      	ldr	r2, [pc, #164]	@ (8001d70 <HAL_GPIO_Init+0x23c>)
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	089b      	lsrs	r3, r3, #2
 8001cd0:	3302      	adds	r3, #2
 8001cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	f003 0303 	and.w	r3, r3, #3
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	220f      	movs	r2, #15
 8001ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce6:	43db      	mvns	r3, r3
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	4013      	ands	r3, r2
 8001cec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a20      	ldr	r2, [pc, #128]	@ (8001d74 <HAL_GPIO_Init+0x240>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d052      	beq.n	8001d9c <HAL_GPIO_Init+0x268>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a1f      	ldr	r2, [pc, #124]	@ (8001d78 <HAL_GPIO_Init+0x244>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d031      	beq.n	8001d62 <HAL_GPIO_Init+0x22e>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a1e      	ldr	r2, [pc, #120]	@ (8001d7c <HAL_GPIO_Init+0x248>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d02b      	beq.n	8001d5e <HAL_GPIO_Init+0x22a>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a1d      	ldr	r2, [pc, #116]	@ (8001d80 <HAL_GPIO_Init+0x24c>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d025      	beq.n	8001d5a <HAL_GPIO_Init+0x226>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a1c      	ldr	r2, [pc, #112]	@ (8001d84 <HAL_GPIO_Init+0x250>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d01f      	beq.n	8001d56 <HAL_GPIO_Init+0x222>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a1b      	ldr	r2, [pc, #108]	@ (8001d88 <HAL_GPIO_Init+0x254>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d019      	beq.n	8001d52 <HAL_GPIO_Init+0x21e>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a1a      	ldr	r2, [pc, #104]	@ (8001d8c <HAL_GPIO_Init+0x258>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d013      	beq.n	8001d4e <HAL_GPIO_Init+0x21a>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a19      	ldr	r2, [pc, #100]	@ (8001d90 <HAL_GPIO_Init+0x25c>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d00d      	beq.n	8001d4a <HAL_GPIO_Init+0x216>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a18      	ldr	r2, [pc, #96]	@ (8001d94 <HAL_GPIO_Init+0x260>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d007      	beq.n	8001d46 <HAL_GPIO_Init+0x212>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a17      	ldr	r2, [pc, #92]	@ (8001d98 <HAL_GPIO_Init+0x264>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d101      	bne.n	8001d42 <HAL_GPIO_Init+0x20e>
 8001d3e:	2309      	movs	r3, #9
 8001d40:	e02d      	b.n	8001d9e <HAL_GPIO_Init+0x26a>
 8001d42:	230a      	movs	r3, #10
 8001d44:	e02b      	b.n	8001d9e <HAL_GPIO_Init+0x26a>
 8001d46:	2308      	movs	r3, #8
 8001d48:	e029      	b.n	8001d9e <HAL_GPIO_Init+0x26a>
 8001d4a:	2307      	movs	r3, #7
 8001d4c:	e027      	b.n	8001d9e <HAL_GPIO_Init+0x26a>
 8001d4e:	2306      	movs	r3, #6
 8001d50:	e025      	b.n	8001d9e <HAL_GPIO_Init+0x26a>
 8001d52:	2305      	movs	r3, #5
 8001d54:	e023      	b.n	8001d9e <HAL_GPIO_Init+0x26a>
 8001d56:	2304      	movs	r3, #4
 8001d58:	e021      	b.n	8001d9e <HAL_GPIO_Init+0x26a>
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e01f      	b.n	8001d9e <HAL_GPIO_Init+0x26a>
 8001d5e:	2302      	movs	r3, #2
 8001d60:	e01d      	b.n	8001d9e <HAL_GPIO_Init+0x26a>
 8001d62:	2301      	movs	r3, #1
 8001d64:	e01b      	b.n	8001d9e <HAL_GPIO_Init+0x26a>
 8001d66:	bf00      	nop
 8001d68:	58000080 	.word	0x58000080
 8001d6c:	58024400 	.word	0x58024400
 8001d70:	58000400 	.word	0x58000400
 8001d74:	58020000 	.word	0x58020000
 8001d78:	58020400 	.word	0x58020400
 8001d7c:	58020800 	.word	0x58020800
 8001d80:	58020c00 	.word	0x58020c00
 8001d84:	58021000 	.word	0x58021000
 8001d88:	58021400 	.word	0x58021400
 8001d8c:	58021800 	.word	0x58021800
 8001d90:	58021c00 	.word	0x58021c00
 8001d94:	58022000 	.word	0x58022000
 8001d98:	58022400 	.word	0x58022400
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	69fa      	ldr	r2, [r7, #28]
 8001da0:	f002 0203 	and.w	r2, r2, #3
 8001da4:	0092      	lsls	r2, r2, #2
 8001da6:	4093      	lsls	r3, r2
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001dae:	4938      	ldr	r1, [pc, #224]	@ (8001e90 <HAL_GPIO_Init+0x35c>)
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	089b      	lsrs	r3, r3, #2
 8001db4:	3302      	adds	r3, #2
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	43db      	mvns	r3, r3
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d003      	beq.n	8001de2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001de2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001dea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	43db      	mvns	r3, r3
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d003      	beq.n	8001e10 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001e10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	43db      	mvns	r3, r3
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4013      	ands	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d003      	beq.n	8001e3c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	43db      	mvns	r3, r3
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	4013      	ands	r3, r2
 8001e50:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	fa22 f303 	lsr.w	r3, r2, r3
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f47f ae63 	bne.w	8001b48 <HAL_GPIO_Init+0x14>
  }
}
 8001e82:	bf00      	nop
 8001e84:	bf00      	nop
 8001e86:	3724      	adds	r7, #36	@ 0x24
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	58000400 	.word	0x58000400

08001e94 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b087      	sub	sp, #28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001ea2:	4b75      	ldr	r3, [pc, #468]	@ (8002078 <HAL_GPIO_DeInit+0x1e4>)
 8001ea4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8001ea6:	e0d9      	b.n	800205c <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	f000 80cc 	beq.w	8002056 <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001ebe:	4a6f      	ldr	r2, [pc, #444]	@ (800207c <HAL_GPIO_DeInit+0x1e8>)
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	089b      	lsrs	r3, r3, #2
 8001ec4:	3302      	adds	r3, #2
 8001ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eca:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	220f      	movs	r2, #15
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	4013      	ands	r3, r2
 8001ede:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	4a67      	ldr	r2, [pc, #412]	@ (8002080 <HAL_GPIO_DeInit+0x1ec>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d037      	beq.n	8001f58 <HAL_GPIO_DeInit+0xc4>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	4a66      	ldr	r2, [pc, #408]	@ (8002084 <HAL_GPIO_DeInit+0x1f0>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d031      	beq.n	8001f54 <HAL_GPIO_DeInit+0xc0>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4a65      	ldr	r2, [pc, #404]	@ (8002088 <HAL_GPIO_DeInit+0x1f4>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d02b      	beq.n	8001f50 <HAL_GPIO_DeInit+0xbc>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4a64      	ldr	r2, [pc, #400]	@ (800208c <HAL_GPIO_DeInit+0x1f8>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d025      	beq.n	8001f4c <HAL_GPIO_DeInit+0xb8>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a63      	ldr	r2, [pc, #396]	@ (8002090 <HAL_GPIO_DeInit+0x1fc>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d01f      	beq.n	8001f48 <HAL_GPIO_DeInit+0xb4>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4a62      	ldr	r2, [pc, #392]	@ (8002094 <HAL_GPIO_DeInit+0x200>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d019      	beq.n	8001f44 <HAL_GPIO_DeInit+0xb0>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a61      	ldr	r2, [pc, #388]	@ (8002098 <HAL_GPIO_DeInit+0x204>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d013      	beq.n	8001f40 <HAL_GPIO_DeInit+0xac>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	4a60      	ldr	r2, [pc, #384]	@ (800209c <HAL_GPIO_DeInit+0x208>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d00d      	beq.n	8001f3c <HAL_GPIO_DeInit+0xa8>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a5f      	ldr	r2, [pc, #380]	@ (80020a0 <HAL_GPIO_DeInit+0x20c>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d007      	beq.n	8001f38 <HAL_GPIO_DeInit+0xa4>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a5e      	ldr	r2, [pc, #376]	@ (80020a4 <HAL_GPIO_DeInit+0x210>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d101      	bne.n	8001f34 <HAL_GPIO_DeInit+0xa0>
 8001f30:	2309      	movs	r3, #9
 8001f32:	e012      	b.n	8001f5a <HAL_GPIO_DeInit+0xc6>
 8001f34:	230a      	movs	r3, #10
 8001f36:	e010      	b.n	8001f5a <HAL_GPIO_DeInit+0xc6>
 8001f38:	2308      	movs	r3, #8
 8001f3a:	e00e      	b.n	8001f5a <HAL_GPIO_DeInit+0xc6>
 8001f3c:	2307      	movs	r3, #7
 8001f3e:	e00c      	b.n	8001f5a <HAL_GPIO_DeInit+0xc6>
 8001f40:	2306      	movs	r3, #6
 8001f42:	e00a      	b.n	8001f5a <HAL_GPIO_DeInit+0xc6>
 8001f44:	2305      	movs	r3, #5
 8001f46:	e008      	b.n	8001f5a <HAL_GPIO_DeInit+0xc6>
 8001f48:	2304      	movs	r3, #4
 8001f4a:	e006      	b.n	8001f5a <HAL_GPIO_DeInit+0xc6>
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e004      	b.n	8001f5a <HAL_GPIO_DeInit+0xc6>
 8001f50:	2302      	movs	r3, #2
 8001f52:	e002      	b.n	8001f5a <HAL_GPIO_DeInit+0xc6>
 8001f54:	2301      	movs	r3, #1
 8001f56:	e000      	b.n	8001f5a <HAL_GPIO_DeInit+0xc6>
 8001f58:	2300      	movs	r3, #0
 8001f5a:	697a      	ldr	r2, [r7, #20]
 8001f5c:	f002 0203 	and.w	r2, r2, #3
 8001f60:	0092      	lsls	r2, r2, #2
 8001f62:	4093      	lsls	r3, r2
 8001f64:	68ba      	ldr	r2, [r7, #8]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d136      	bne.n	8001fd8 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	401a      	ands	r2, r3
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	685a      	ldr	r2, [r3, #4]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	401a      	ands	r2, r3
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8001f86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f8a:	685a      	ldr	r2, [r3, #4]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f94:	4013      	ands	r3, r2
 8001f96:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8001f98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f003 0303 	and.w	r3, r3, #3
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	220f      	movs	r2, #15
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001fba:	4a30      	ldr	r2, [pc, #192]	@ (800207c <HAL_GPIO_DeInit+0x1e8>)
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	089b      	lsrs	r3, r3, #2
 8001fc0:	3302      	adds	r3, #2
 8001fc2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	43da      	mvns	r2, r3
 8001fca:	482c      	ldr	r0, [pc, #176]	@ (800207c <HAL_GPIO_DeInit+0x1e8>)
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	089b      	lsrs	r3, r3, #2
 8001fd0:	400a      	ands	r2, r1
 8001fd2:	3302      	adds	r3, #2
 8001fd4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	2103      	movs	r1, #3
 8001fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	08da      	lsrs	r2, r3, #3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3208      	adds	r2, #8
 8001ff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	220f      	movs	r2, #15
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43db      	mvns	r3, r3
 8002008:	697a      	ldr	r2, [r7, #20]
 800200a:	08d2      	lsrs	r2, r2, #3
 800200c:	4019      	ands	r1, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3208      	adds	r2, #8
 8002012:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	68da      	ldr	r2, [r3, #12]
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	2103      	movs	r1, #3
 8002020:	fa01 f303 	lsl.w	r3, r1, r3
 8002024:	43db      	mvns	r3, r3
 8002026:	401a      	ands	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	685a      	ldr	r2, [r3, #4]
 8002030:	2101      	movs	r1, #1
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	fa01 f303 	lsl.w	r3, r1, r3
 8002038:	43db      	mvns	r3, r3
 800203a:	401a      	ands	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	2103      	movs	r1, #3
 800204a:	fa01 f303 	lsl.w	r3, r1, r3
 800204e:	43db      	mvns	r3, r3
 8002050:	401a      	ands	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	609a      	str	r2, [r3, #8]
    }

    position++;
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	3301      	adds	r3, #1
 800205a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 800205c:	683a      	ldr	r2, [r7, #0]
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	fa22 f303 	lsr.w	r3, r2, r3
 8002064:	2b00      	cmp	r3, #0
 8002066:	f47f af1f 	bne.w	8001ea8 <HAL_GPIO_DeInit+0x14>
  }
}
 800206a:	bf00      	nop
 800206c:	bf00      	nop
 800206e:	371c      	adds	r7, #28
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	58000080 	.word	0x58000080
 800207c:	58000400 	.word	0x58000400
 8002080:	58020000 	.word	0x58020000
 8002084:	58020400 	.word	0x58020400
 8002088:	58020800 	.word	0x58020800
 800208c:	58020c00 	.word	0x58020c00
 8002090:	58021000 	.word	0x58021000
 8002094:	58021400 	.word	0x58021400
 8002098:	58021800 	.word	0x58021800
 800209c:	58021c00 	.word	0x58021c00
 80020a0:	58022000 	.word	0x58022000
 80020a4:	58022400 	.word	0x58022400

080020a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80020b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020b6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80020ba:	88fb      	ldrh	r3, [r7, #6]
 80020bc:	4013      	ands	r3, r2
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d008      	beq.n	80020d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020c6:	88fb      	ldrh	r3, [r7, #6]
 80020c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020cc:	88fb      	ldrh	r3, [r7, #6]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7ff faf2 	bl	80016b8 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80020d4:	bf00      	nop
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}

080020dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e08b      	b.n	8002206 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d106      	bne.n	8002108 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7fe fd6c 	bl	8000be0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2224      	movs	r2, #36	@ 0x24
 800210c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f022 0201 	bic.w	r2, r2, #1
 800211e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800212c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689a      	ldr	r2, [r3, #8]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800213c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d107      	bne.n	8002156 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	e006      	b.n	8002164 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689a      	ldr	r2, [r3, #8]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002162:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d108      	bne.n	800217e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800217a:	605a      	str	r2, [r3, #4]
 800217c:	e007      	b.n	800218e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800218c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	6859      	ldr	r1, [r3, #4]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	4b1d      	ldr	r3, [pc, #116]	@ (8002210 <HAL_I2C_Init+0x134>)
 800219a:	430b      	orrs	r3, r1
 800219c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68da      	ldr	r2, [r3, #12]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	691a      	ldr	r2, [r3, #16]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	430a      	orrs	r2, r1
 80021c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	69d9      	ldr	r1, [r3, #28]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a1a      	ldr	r2, [r3, #32]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	430a      	orrs	r2, r1
 80021d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f042 0201 	orr.w	r2, r2, #1
 80021e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2220      	movs	r2, #32
 80021f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	02008000 	.word	0x02008000

08002214 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d101      	bne.n	8002226 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e021      	b.n	800226a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2224      	movs	r2, #36	@ 0x24
 800222a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 0201 	bic.w	r2, r2, #1
 800223c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7fe fd38 	bl	8000cb4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
	...

08002274 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af02      	add	r7, sp, #8
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	607a      	str	r2, [r7, #4]
 800227e:	461a      	mov	r2, r3
 8002280:	460b      	mov	r3, r1
 8002282:	817b      	strh	r3, [r7, #10]
 8002284:	4613      	mov	r3, r2
 8002286:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800228e:	b2db      	uxtb	r3, r3
 8002290:	2b20      	cmp	r3, #32
 8002292:	f040 80db 	bne.w	800244c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800229c:	2b01      	cmp	r3, #1
 800229e:	d101      	bne.n	80022a4 <HAL_I2C_Master_Receive+0x30>
 80022a0:	2302      	movs	r3, #2
 80022a2:	e0d4      	b.n	800244e <HAL_I2C_Master_Receive+0x1da>
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80022ac:	f7ff fb56 	bl	800195c <HAL_GetTick>
 80022b0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	9300      	str	r3, [sp, #0]
 80022b6:	2319      	movs	r3, #25
 80022b8:	2201      	movs	r2, #1
 80022ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f000 f9de 	bl	8002680 <I2C_WaitOnFlagUntilTimeout>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e0bf      	b.n	800244e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2222      	movs	r2, #34	@ 0x22
 80022d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2210      	movs	r2, #16
 80022da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2200      	movs	r2, #0
 80022e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	893a      	ldrh	r2, [r7, #8]
 80022ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2200      	movs	r2, #0
 80022f4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	2bff      	cmp	r3, #255	@ 0xff
 80022fe:	d90e      	bls.n	800231e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	22ff      	movs	r2, #255	@ 0xff
 8002304:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800230a:	b2da      	uxtb	r2, r3
 800230c:	8979      	ldrh	r1, [r7, #10]
 800230e:	4b52      	ldr	r3, [pc, #328]	@ (8002458 <HAL_I2C_Master_Receive+0x1e4>)
 8002310:	9300      	str	r3, [sp, #0]
 8002312:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002316:	68f8      	ldr	r0, [r7, #12]
 8002318:	f000 fbba 	bl	8002a90 <I2C_TransferConfig>
 800231c:	e06d      	b.n	80023fa <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002322:	b29a      	uxth	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800232c:	b2da      	uxtb	r2, r3
 800232e:	8979      	ldrh	r1, [r7, #10]
 8002330:	4b49      	ldr	r3, [pc, #292]	@ (8002458 <HAL_I2C_Master_Receive+0x1e4>)
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f000 fba9 	bl	8002a90 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800233e:	e05c      	b.n	80023fa <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002340:	697a      	ldr	r2, [r7, #20]
 8002342:	6a39      	ldr	r1, [r7, #32]
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	f000 fa37 	bl	80027b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e07c      	b.n	800244e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002366:	1c5a      	adds	r2, r3, #1
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002370:	3b01      	subs	r3, #1
 8002372:	b29a      	uxth	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800237c:	b29b      	uxth	r3, r3
 800237e:	3b01      	subs	r3, #1
 8002380:	b29a      	uxth	r2, r3
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800238a:	b29b      	uxth	r3, r3
 800238c:	2b00      	cmp	r3, #0
 800238e:	d034      	beq.n	80023fa <HAL_I2C_Master_Receive+0x186>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002394:	2b00      	cmp	r3, #0
 8002396:	d130      	bne.n	80023fa <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	6a3b      	ldr	r3, [r7, #32]
 800239e:	2200      	movs	r2, #0
 80023a0:	2180      	movs	r1, #128	@ 0x80
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 f96c 	bl	8002680 <I2C_WaitOnFlagUntilTimeout>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e04d      	b.n	800244e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	2bff      	cmp	r3, #255	@ 0xff
 80023ba:	d90e      	bls.n	80023da <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	22ff      	movs	r2, #255	@ 0xff
 80023c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023c6:	b2da      	uxtb	r2, r3
 80023c8:	8979      	ldrh	r1, [r7, #10]
 80023ca:	2300      	movs	r3, #0
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023d2:	68f8      	ldr	r0, [r7, #12]
 80023d4:	f000 fb5c 	bl	8002a90 <I2C_TransferConfig>
 80023d8:	e00f      	b.n	80023fa <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023de:	b29a      	uxth	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e8:	b2da      	uxtb	r2, r3
 80023ea:	8979      	ldrh	r1, [r7, #10]
 80023ec:	2300      	movs	r3, #0
 80023ee:	9300      	str	r3, [sp, #0]
 80023f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f000 fb4b 	bl	8002a90 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023fe:	b29b      	uxth	r3, r3
 8002400:	2b00      	cmp	r3, #0
 8002402:	d19d      	bne.n	8002340 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002404:	697a      	ldr	r2, [r7, #20]
 8002406:	6a39      	ldr	r1, [r7, #32]
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f000 f992 	bl	8002732 <I2C_WaitOnSTOPFlagUntilTimeout>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e01a      	b.n	800244e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2220      	movs	r2, #32
 800241e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6859      	ldr	r1, [r3, #4]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	4b0c      	ldr	r3, [pc, #48]	@ (800245c <HAL_I2C_Master_Receive+0x1e8>)
 800242c:	400b      	ands	r3, r1
 800242e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2220      	movs	r2, #32
 8002434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	e000      	b.n	800244e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800244c:	2302      	movs	r3, #2
  }
}
 800244e:	4618      	mov	r0, r3
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	80002400 	.word	0x80002400
 800245c:	fe00e800 	.word	0xfe00e800

08002460 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08a      	sub	sp, #40	@ 0x28
 8002464:	af02      	add	r7, sp, #8
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	607a      	str	r2, [r7, #4]
 800246a:	603b      	str	r3, [r7, #0]
 800246c:	460b      	mov	r3, r1
 800246e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002470:	2300      	movs	r3, #0
 8002472:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b20      	cmp	r3, #32
 800247e:	f040 80d2 	bne.w	8002626 <HAL_I2C_IsDeviceReady+0x1c6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800248c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002490:	d101      	bne.n	8002496 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002492:	2302      	movs	r3, #2
 8002494:	e0c8      	b.n	8002628 <HAL_I2C_IsDeviceReady+0x1c8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800249c:	2b01      	cmp	r3, #1
 800249e:	d101      	bne.n	80024a4 <HAL_I2C_IsDeviceReady+0x44>
 80024a0:	2302      	movs	r3, #2
 80024a2:	e0c1      	b.n	8002628 <HAL_I2C_IsDeviceReady+0x1c8>
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2224      	movs	r2, #36	@ 0x24
 80024b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2200      	movs	r2, #0
 80024b8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d105      	bne.n	80024ce <HAL_I2C_IsDeviceReady+0x6e>
 80024c2:	897b      	ldrh	r3, [r7, #10]
 80024c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80024c8:	4b59      	ldr	r3, [pc, #356]	@ (8002630 <HAL_I2C_IsDeviceReady+0x1d0>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	e004      	b.n	80024d8 <HAL_I2C_IsDeviceReady+0x78>
 80024ce:	897b      	ldrh	r3, [r7, #10]
 80024d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80024d4:	4b57      	ldr	r3, [pc, #348]	@ (8002634 <HAL_I2C_IsDeviceReady+0x1d4>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	68fa      	ldr	r2, [r7, #12]
 80024da:	6812      	ldr	r2, [r2, #0]
 80024dc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80024de:	f7ff fa3d 	bl	800195c <HAL_GetTick>
 80024e2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	f003 0320 	and.w	r3, r3, #32
 80024ee:	2b20      	cmp	r3, #32
 80024f0:	bf0c      	ite	eq
 80024f2:	2301      	moveq	r3, #1
 80024f4:	2300      	movne	r3, #0
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	f003 0310 	and.w	r3, r3, #16
 8002504:	2b10      	cmp	r3, #16
 8002506:	bf0c      	ite	eq
 8002508:	2301      	moveq	r3, #1
 800250a:	2300      	movne	r3, #0
 800250c:	b2db      	uxtb	r3, r3
 800250e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002510:	e034      	b.n	800257c <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002518:	d01a      	beq.n	8002550 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800251a:	f7ff fa1f 	bl	800195c <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	429a      	cmp	r2, r3
 8002528:	d302      	bcc.n	8002530 <HAL_I2C_IsDeviceReady+0xd0>
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d10f      	bne.n	8002550 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2220      	movs	r2, #32
 8002534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800253c:	f043 0220 	orr.w	r2, r3, #32
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2200      	movs	r2, #0
 8002548:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e06b      	b.n	8002628 <HAL_I2C_IsDeviceReady+0x1c8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	f003 0320 	and.w	r3, r3, #32
 800255a:	2b20      	cmp	r3, #32
 800255c:	bf0c      	ite	eq
 800255e:	2301      	moveq	r3, #1
 8002560:	2300      	movne	r3, #0
 8002562:	b2db      	uxtb	r3, r3
 8002564:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	f003 0310 	and.w	r3, r3, #16
 8002570:	2b10      	cmp	r3, #16
 8002572:	bf0c      	ite	eq
 8002574:	2301      	moveq	r3, #1
 8002576:	2300      	movne	r3, #0
 8002578:	b2db      	uxtb	r3, r3
 800257a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800257c:	7ffb      	ldrb	r3, [r7, #31]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d102      	bne.n	8002588 <HAL_I2C_IsDeviceReady+0x128>
 8002582:	7fbb      	ldrb	r3, [r7, #30]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d0c4      	beq.n	8002512 <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	f003 0310 	and.w	r3, r3, #16
 8002592:	2b10      	cmp	r3, #16
 8002594:	d01a      	beq.n	80025cc <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	2200      	movs	r2, #0
 800259e:	2120      	movs	r1, #32
 80025a0:	68f8      	ldr	r0, [r7, #12]
 80025a2:	f000 f86d 	bl	8002680 <I2C_WaitOnFlagUntilTimeout>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e03b      	b.n	8002628 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2220      	movs	r2, #32
 80025b6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80025c8:	2300      	movs	r3, #0
 80025ca:	e02d      	b.n	8002628 <HAL_I2C_IsDeviceReady+0x1c8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	2200      	movs	r2, #0
 80025d4:	2120      	movs	r1, #32
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 f852 	bl	8002680 <I2C_WaitOnFlagUntilTimeout>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e020      	b.n	8002628 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2210      	movs	r2, #16
 80025ec:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2220      	movs	r2, #32
 80025f4:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	3301      	adds	r3, #1
 80025fa:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	429a      	cmp	r2, r3
 8002602:	f63f af5a 	bhi.w	80024ba <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2220      	movs	r2, #32
 800260a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002612:	f043 0220 	orr.w	r2, r3, #32
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e000      	b.n	8002628 <HAL_I2C_IsDeviceReady+0x1c8>
  }
  else
  {
    return HAL_BUSY;
 8002626:	2302      	movs	r3, #2
  }
}
 8002628:	4618      	mov	r0, r3
 800262a:	3720      	adds	r7, #32
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	02002000 	.word	0x02002000
 8002634:	02002800 	.word	0x02002800

08002638 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b02      	cmp	r3, #2
 800264c:	d103      	bne.n	8002656 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2200      	movs	r2, #0
 8002654:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	f003 0301 	and.w	r3, r3, #1
 8002660:	2b01      	cmp	r3, #1
 8002662:	d007      	beq.n	8002674 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	699a      	ldr	r2, [r3, #24]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f042 0201 	orr.w	r2, r2, #1
 8002672:	619a      	str	r2, [r3, #24]
  }
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	603b      	str	r3, [r7, #0]
 800268c:	4613      	mov	r3, r2
 800268e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002690:	e03b      	b.n	800270a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	6839      	ldr	r1, [r7, #0]
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 f91a 	bl	80028d0 <I2C_IsErrorOccurred>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e041      	b.n	800272a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ac:	d02d      	beq.n	800270a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026ae:	f7ff f955 	bl	800195c <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	683a      	ldr	r2, [r7, #0]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d302      	bcc.n	80026c4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d122      	bne.n	800270a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	699a      	ldr	r2, [r3, #24]
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	4013      	ands	r3, r2
 80026ce:	68ba      	ldr	r2, [r7, #8]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	bf0c      	ite	eq
 80026d4:	2301      	moveq	r3, #1
 80026d6:	2300      	movne	r3, #0
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	461a      	mov	r2, r3
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d113      	bne.n	800270a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e6:	f043 0220 	orr.w	r2, r3, #32
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2220      	movs	r2, #32
 80026f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e00f      	b.n	800272a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	699a      	ldr	r2, [r3, #24]
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	4013      	ands	r3, r2
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	429a      	cmp	r2, r3
 8002718:	bf0c      	ite	eq
 800271a:	2301      	moveq	r3, #1
 800271c:	2300      	movne	r3, #0
 800271e:	b2db      	uxtb	r3, r3
 8002720:	461a      	mov	r2, r3
 8002722:	79fb      	ldrb	r3, [r7, #7]
 8002724:	429a      	cmp	r2, r3
 8002726:	d0b4      	beq.n	8002692 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b084      	sub	sp, #16
 8002736:	af00      	add	r7, sp, #0
 8002738:	60f8      	str	r0, [r7, #12]
 800273a:	60b9      	str	r1, [r7, #8]
 800273c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800273e:	e02f      	b.n	80027a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	68b9      	ldr	r1, [r7, #8]
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f000 f8c3 	bl	80028d0 <I2C_IsErrorOccurred>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e02d      	b.n	80027b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002754:	f7ff f902 	bl	800195c <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	429a      	cmp	r2, r3
 8002762:	d302      	bcc.n	800276a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d11a      	bne.n	80027a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	f003 0320 	and.w	r3, r3, #32
 8002774:	2b20      	cmp	r3, #32
 8002776:	d013      	beq.n	80027a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277c:	f043 0220 	orr.w	r2, r3, #32
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2220      	movs	r2, #32
 8002788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e007      	b.n	80027b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	f003 0320 	and.w	r3, r3, #32
 80027aa:	2b20      	cmp	r3, #32
 80027ac:	d1c8      	bne.n	8002740 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3710      	adds	r7, #16
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027c4:	2300      	movs	r3, #0
 80027c6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80027c8:	e071      	b.n	80028ae <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	68b9      	ldr	r1, [r7, #8]
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 f87e 	bl	80028d0 <I2C_IsErrorOccurred>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	f003 0320 	and.w	r3, r3, #32
 80027e8:	2b20      	cmp	r3, #32
 80027ea:	d13b      	bne.n	8002864 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80027ec:	7dfb      	ldrb	r3, [r7, #23]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d138      	bne.n	8002864 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d105      	bne.n	800280c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002808:	2300      	movs	r3, #0
 800280a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	f003 0310 	and.w	r3, r3, #16
 8002816:	2b10      	cmp	r3, #16
 8002818:	d121      	bne.n	800285e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2210      	movs	r2, #16
 8002820:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2204      	movs	r2, #4
 8002826:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2220      	movs	r2, #32
 800282e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6859      	ldr	r1, [r3, #4]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	4b24      	ldr	r3, [pc, #144]	@ (80028cc <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800283c:	400b      	ands	r3, r1
 800283e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2220      	movs	r2, #32
 8002844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	75fb      	strb	r3, [r7, #23]
 800285c:	e002      	b.n	8002864 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2200      	movs	r2, #0
 8002862:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002864:	f7ff f87a 	bl	800195c <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	429a      	cmp	r2, r3
 8002872:	d302      	bcc.n	800287a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d119      	bne.n	80028ae <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800287a:	7dfb      	ldrb	r3, [r7, #23]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d116      	bne.n	80028ae <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	f003 0304 	and.w	r3, r3, #4
 800288a:	2b04      	cmp	r3, #4
 800288c:	d00f      	beq.n	80028ae <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002892:	f043 0220 	orr.w	r2, r3, #32
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2220      	movs	r2, #32
 800289e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	f003 0304 	and.w	r3, r3, #4
 80028b8:	2b04      	cmp	r3, #4
 80028ba:	d002      	beq.n	80028c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80028bc:	7dfb      	ldrb	r3, [r7, #23]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d083      	beq.n	80027ca <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80028c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3718      	adds	r7, #24
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	fe00e800 	.word	0xfe00e800

080028d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b08a      	sub	sp, #40	@ 0x28
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028dc:	2300      	movs	r3, #0
 80028de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80028ea:	2300      	movs	r3, #0
 80028ec:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	f003 0310 	and.w	r3, r3, #16
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d068      	beq.n	80029ce <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2210      	movs	r2, #16
 8002902:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002904:	e049      	b.n	800299a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800290c:	d045      	beq.n	800299a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800290e:	f7ff f825 	bl	800195c <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	429a      	cmp	r2, r3
 800291c:	d302      	bcc.n	8002924 <I2C_IsErrorOccurred+0x54>
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d13a      	bne.n	800299a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800292e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002936:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002942:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002946:	d121      	bne.n	800298c <I2C_IsErrorOccurred+0xbc>
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800294e:	d01d      	beq.n	800298c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002950:	7cfb      	ldrb	r3, [r7, #19]
 8002952:	2b20      	cmp	r3, #32
 8002954:	d01a      	beq.n	800298c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	685a      	ldr	r2, [r3, #4]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002964:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002966:	f7fe fff9 	bl	800195c <HAL_GetTick>
 800296a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800296c:	e00e      	b.n	800298c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800296e:	f7fe fff5 	bl	800195c <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b19      	cmp	r3, #25
 800297a:	d907      	bls.n	800298c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800297c:	6a3b      	ldr	r3, [r7, #32]
 800297e:	f043 0320 	orr.w	r3, r3, #32
 8002982:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800298a:	e006      	b.n	800299a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	f003 0320 	and.w	r3, r3, #32
 8002996:	2b20      	cmp	r3, #32
 8002998:	d1e9      	bne.n	800296e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	f003 0320 	and.w	r3, r3, #32
 80029a4:	2b20      	cmp	r3, #32
 80029a6:	d003      	beq.n	80029b0 <I2C_IsErrorOccurred+0xe0>
 80029a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0aa      	beq.n	8002906 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80029b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d103      	bne.n	80029c0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2220      	movs	r2, #32
 80029be:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	f043 0304 	orr.w	r3, r3, #4
 80029c6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d00b      	beq.n	80029f8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80029e0:	6a3b      	ldr	r3, [r7, #32]
 80029e2:	f043 0301 	orr.w	r3, r3, #1
 80029e6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00b      	beq.n	8002a1a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002a02:	6a3b      	ldr	r3, [r7, #32]
 8002a04:	f043 0308 	orr.w	r3, r3, #8
 8002a08:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a12:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d00b      	beq.n	8002a3c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002a24:	6a3b      	ldr	r3, [r7, #32]
 8002a26:	f043 0302 	orr.w	r3, r3, #2
 8002a2a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a34:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d01c      	beq.n	8002a7e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f7ff fdf7 	bl	8002638 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	6859      	ldr	r1, [r3, #4]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	4b0d      	ldr	r3, [pc, #52]	@ (8002a8c <I2C_IsErrorOccurred+0x1bc>)
 8002a56:	400b      	ands	r3, r1
 8002a58:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a5e:	6a3b      	ldr	r3, [r7, #32]
 8002a60:	431a      	orrs	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2220      	movs	r2, #32
 8002a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002a7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3728      	adds	r7, #40	@ 0x28
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	fe00e800 	.word	0xfe00e800

08002a90 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b087      	sub	sp, #28
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	607b      	str	r3, [r7, #4]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	817b      	strh	r3, [r7, #10]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002aa2:	897b      	ldrh	r3, [r7, #10]
 8002aa4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002aa8:	7a7b      	ldrb	r3, [r7, #9]
 8002aaa:	041b      	lsls	r3, r3, #16
 8002aac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ab0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ab6:	6a3b      	ldr	r3, [r7, #32]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002abe:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	6a3b      	ldr	r3, [r7, #32]
 8002ac8:	0d5b      	lsrs	r3, r3, #21
 8002aca:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002ace:	4b08      	ldr	r3, [pc, #32]	@ (8002af0 <I2C_TransferConfig+0x60>)
 8002ad0:	430b      	orrs	r3, r1
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	ea02 0103 	and.w	r1, r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	697a      	ldr	r2, [r7, #20]
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002ae2:	bf00      	nop
 8002ae4:	371c      	adds	r7, #28
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	03ff63ff 	.word	0x03ff63ff

08002af4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b20      	cmp	r3, #32
 8002b08:	d138      	bne.n	8002b7c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e032      	b.n	8002b7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2224      	movs	r2, #36	@ 0x24
 8002b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0201 	bic.w	r2, r2, #1
 8002b36:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002b46:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6819      	ldr	r1, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	430a      	orrs	r2, r1
 8002b56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f042 0201 	orr.w	r2, r2, #1
 8002b66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	e000      	b.n	8002b7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002b7c:	2302      	movs	r3, #2
  }
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b085      	sub	sp, #20
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
 8002b92:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b20      	cmp	r3, #32
 8002b9e:	d139      	bne.n	8002c14 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d101      	bne.n	8002bae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002baa:	2302      	movs	r3, #2
 8002bac:	e033      	b.n	8002c16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2224      	movs	r2, #36	@ 0x24
 8002bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 0201 	bic.w	r2, r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002bdc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	021b      	lsls	r3, r3, #8
 8002be2:	68fa      	ldr	r2, [r7, #12]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0201 	orr.w	r2, r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2220      	movs	r2, #32
 8002c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c10:	2300      	movs	r3, #0
 8002c12:	e000      	b.n	8002c16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002c14:	2302      	movs	r3, #2
  }
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3714      	adds	r7, #20
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
	...

08002c24 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002c2c:	4b19      	ldr	r3, [pc, #100]	@ (8002c94 <HAL_PWREx_ConfigSupply+0x70>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	f003 0304 	and.w	r3, r3, #4
 8002c34:	2b04      	cmp	r3, #4
 8002c36:	d00a      	beq.n	8002c4e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002c38:	4b16      	ldr	r3, [pc, #88]	@ (8002c94 <HAL_PWREx_ConfigSupply+0x70>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	f003 0307 	and.w	r3, r3, #7
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d001      	beq.n	8002c4a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e01f      	b.n	8002c8a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	e01d      	b.n	8002c8a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002c4e:	4b11      	ldr	r3, [pc, #68]	@ (8002c94 <HAL_PWREx_ConfigSupply+0x70>)
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	f023 0207 	bic.w	r2, r3, #7
 8002c56:	490f      	ldr	r1, [pc, #60]	@ (8002c94 <HAL_PWREx_ConfigSupply+0x70>)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002c5e:	f7fe fe7d 	bl	800195c <HAL_GetTick>
 8002c62:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002c64:	e009      	b.n	8002c7a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002c66:	f7fe fe79 	bl	800195c <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c74:	d901      	bls.n	8002c7a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e007      	b.n	8002c8a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002c7a:	4b06      	ldr	r3, [pc, #24]	@ (8002c94 <HAL_PWREx_ConfigSupply+0x70>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c86:	d1ee      	bne.n	8002c66 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	58024800 	.word	0x58024800

08002c98 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08c      	sub	sp, #48	@ 0x30
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d102      	bne.n	8002cac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	f000 bc1f 	b.w	80034ea <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 80b3 	beq.w	8002e20 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cba:	4b95      	ldr	r3, [pc, #596]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002cbc:	691b      	ldr	r3, [r3, #16]
 8002cbe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002cc4:	4b92      	ldr	r3, [pc, #584]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ccc:	2b10      	cmp	r3, #16
 8002cce:	d007      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x48>
 8002cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cd2:	2b18      	cmp	r3, #24
 8002cd4:	d112      	bne.n	8002cfc <HAL_RCC_OscConfig+0x64>
 8002cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cd8:	f003 0303 	and.w	r3, r3, #3
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d10d      	bne.n	8002cfc <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce0:	4b8b      	ldr	r3, [pc, #556]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f000 8098 	beq.w	8002e1e <HAL_RCC_OscConfig+0x186>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f040 8093 	bne.w	8002e1e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e3f6      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d04:	d106      	bne.n	8002d14 <HAL_RCC_OscConfig+0x7c>
 8002d06:	4b82      	ldr	r3, [pc, #520]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a81      	ldr	r2, [pc, #516]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	e058      	b.n	8002dc6 <HAL_RCC_OscConfig+0x12e>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d112      	bne.n	8002d42 <HAL_RCC_OscConfig+0xaa>
 8002d1c:	4b7c      	ldr	r3, [pc, #496]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a7b      	ldr	r2, [pc, #492]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d26:	6013      	str	r3, [r2, #0]
 8002d28:	4b79      	ldr	r3, [pc, #484]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a78      	ldr	r2, [pc, #480]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d2e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002d32:	6013      	str	r3, [r2, #0]
 8002d34:	4b76      	ldr	r3, [pc, #472]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a75      	ldr	r2, [pc, #468]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d3e:	6013      	str	r3, [r2, #0]
 8002d40:	e041      	b.n	8002dc6 <HAL_RCC_OscConfig+0x12e>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d4a:	d112      	bne.n	8002d72 <HAL_RCC_OscConfig+0xda>
 8002d4c:	4b70      	ldr	r3, [pc, #448]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a6f      	ldr	r2, [pc, #444]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d52:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d56:	6013      	str	r3, [r2, #0]
 8002d58:	4b6d      	ldr	r3, [pc, #436]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a6c      	ldr	r2, [pc, #432]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d5e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002d62:	6013      	str	r3, [r2, #0]
 8002d64:	4b6a      	ldr	r3, [pc, #424]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a69      	ldr	r2, [pc, #420]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d6e:	6013      	str	r3, [r2, #0]
 8002d70:	e029      	b.n	8002dc6 <HAL_RCC_OscConfig+0x12e>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002d7a:	d112      	bne.n	8002da2 <HAL_RCC_OscConfig+0x10a>
 8002d7c:	4b64      	ldr	r3, [pc, #400]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a63      	ldr	r2, [pc, #396]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d82:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d86:	6013      	str	r3, [r2, #0]
 8002d88:	4b61      	ldr	r3, [pc, #388]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a60      	ldr	r2, [pc, #384]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d92:	6013      	str	r3, [r2, #0]
 8002d94:	4b5e      	ldr	r3, [pc, #376]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a5d      	ldr	r2, [pc, #372]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002d9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d9e:	6013      	str	r3, [r2, #0]
 8002da0:	e011      	b.n	8002dc6 <HAL_RCC_OscConfig+0x12e>
 8002da2:	4b5b      	ldr	r3, [pc, #364]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a5a      	ldr	r2, [pc, #360]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002da8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dac:	6013      	str	r3, [r2, #0]
 8002dae:	4b58      	ldr	r3, [pc, #352]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a57      	ldr	r2, [pc, #348]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002db4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002db8:	6013      	str	r3, [r2, #0]
 8002dba:	4b55      	ldr	r3, [pc, #340]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a54      	ldr	r2, [pc, #336]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002dc0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002dc4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d013      	beq.n	8002df6 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dce:	f7fe fdc5 	bl	800195c <HAL_GetTick>
 8002dd2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002dd4:	e008      	b.n	8002de8 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dd6:	f7fe fdc1 	bl	800195c <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b64      	cmp	r3, #100	@ 0x64
 8002de2:	d901      	bls.n	8002de8 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e380      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002de8:	4b49      	ldr	r3, [pc, #292]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d0f0      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x13e>
 8002df4:	e014      	b.n	8002e20 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df6:	f7fe fdb1 	bl	800195c <HAL_GetTick>
 8002dfa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dfe:	f7fe fdad 	bl	800195c <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b64      	cmp	r3, #100	@ 0x64
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e36c      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e10:	4b3f      	ldr	r3, [pc, #252]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d1f0      	bne.n	8002dfe <HAL_RCC_OscConfig+0x166>
 8002e1c:	e000      	b.n	8002e20 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e1e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 808c 	beq.w	8002f46 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e2e:	4b38      	ldr	r3, [pc, #224]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e36:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e38:	4b35      	ldr	r3, [pc, #212]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3c:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002e3e:	6a3b      	ldr	r3, [r7, #32]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d007      	beq.n	8002e54 <HAL_RCC_OscConfig+0x1bc>
 8002e44:	6a3b      	ldr	r3, [r7, #32]
 8002e46:	2b18      	cmp	r3, #24
 8002e48:	d137      	bne.n	8002eba <HAL_RCC_OscConfig+0x222>
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	f003 0303 	and.w	r3, r3, #3
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d132      	bne.n	8002eba <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e54:	4b2e      	ldr	r3, [pc, #184]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0304 	and.w	r3, r3, #4
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d005      	beq.n	8002e6c <HAL_RCC_OscConfig+0x1d4>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d101      	bne.n	8002e6c <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e33e      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002e6c:	4b28      	ldr	r3, [pc, #160]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f023 0219 	bic.w	r2, r3, #25
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	4925      	ldr	r1, [pc, #148]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e7e:	f7fe fd6d 	bl	800195c <HAL_GetTick>
 8002e82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e84:	e008      	b.n	8002e98 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e86:	f7fe fd69 	bl	800195c <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e328      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e98:	4b1d      	ldr	r3, [pc, #116]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d0f0      	beq.n	8002e86 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	061b      	lsls	r3, r3, #24
 8002eb2:	4917      	ldr	r1, [pc, #92]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002eb8:	e045      	b.n	8002f46 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d028      	beq.n	8002f14 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002ec2:	4b13      	ldr	r3, [pc, #76]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f023 0219 	bic.w	r2, r3, #25
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	4910      	ldr	r1, [pc, #64]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed4:	f7fe fd42 	bl	800195c <HAL_GetTick>
 8002ed8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002eda:	e008      	b.n	8002eee <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002edc:	f7fe fd3e 	bl	800195c <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b02      	cmp	r3, #2
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e2fd      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002eee:	4b08      	ldr	r3, [pc, #32]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0304 	and.w	r3, r3, #4
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d0f0      	beq.n	8002edc <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002efa:	4b05      	ldr	r3, [pc, #20]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	691b      	ldr	r3, [r3, #16]
 8002f06:	061b      	lsls	r3, r3, #24
 8002f08:	4901      	ldr	r1, [pc, #4]	@ (8002f10 <HAL_RCC_OscConfig+0x278>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	604b      	str	r3, [r1, #4]
 8002f0e:	e01a      	b.n	8002f46 <HAL_RCC_OscConfig+0x2ae>
 8002f10:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f14:	4b97      	ldr	r3, [pc, #604]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a96      	ldr	r2, [pc, #600]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002f1a:	f023 0301 	bic.w	r3, r3, #1
 8002f1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f20:	f7fe fd1c 	bl	800195c <HAL_GetTick>
 8002f24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f28:	f7fe fd18 	bl	800195c <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e2d7      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f3a:	4b8e      	ldr	r3, [pc, #568]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0304 	and.w	r3, r3, #4
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1f0      	bne.n	8002f28 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0310 	and.w	r3, r3, #16
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d06a      	beq.n	8003028 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f52:	4b88      	ldr	r3, [pc, #544]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f5a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002f5c:	4b85      	ldr	r3, [pc, #532]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f60:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	2b08      	cmp	r3, #8
 8002f66:	d007      	beq.n	8002f78 <HAL_RCC_OscConfig+0x2e0>
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	2b18      	cmp	r3, #24
 8002f6c:	d11b      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x30e>
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	f003 0303 	and.w	r3, r3, #3
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d116      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002f78:	4b7e      	ldr	r3, [pc, #504]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d005      	beq.n	8002f90 <HAL_RCC_OscConfig+0x2f8>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	2b80      	cmp	r3, #128	@ 0x80
 8002f8a:	d001      	beq.n	8002f90 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e2ac      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f90:	4b78      	ldr	r3, [pc, #480]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
 8002f9c:	061b      	lsls	r3, r3, #24
 8002f9e:	4975      	ldr	r1, [pc, #468]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002fa4:	e040      	b.n	8003028 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d023      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002fae:	4b71      	ldr	r3, [pc, #452]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a70      	ldr	r2, [pc, #448]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002fb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fba:	f7fe fccf 	bl	800195c <HAL_GetTick>
 8002fbe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002fc0:	e008      	b.n	8002fd4 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002fc2:	f7fe fccb 	bl	800195c <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e28a      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002fd4:	4b67      	ldr	r3, [pc, #412]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d0f0      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002fe0:	4b64      	ldr	r3, [pc, #400]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	061b      	lsls	r3, r3, #24
 8002fee:	4961      	ldr	r1, [pc, #388]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	60cb      	str	r3, [r1, #12]
 8002ff4:	e018      	b.n	8003028 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002ff6:	4b5f      	ldr	r3, [pc, #380]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a5e      	ldr	r2, [pc, #376]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8002ffc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003000:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003002:	f7fe fcab 	bl	800195c <HAL_GetTick>
 8003006:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003008:	e008      	b.n	800301c <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800300a:	f7fe fca7 	bl	800195c <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e266      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800301c:	4b55      	ldr	r3, [pc, #340]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1f0      	bne.n	800300a <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0308 	and.w	r3, r3, #8
 8003030:	2b00      	cmp	r3, #0
 8003032:	d036      	beq.n	80030a2 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	695b      	ldr	r3, [r3, #20]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d019      	beq.n	8003070 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800303c:	4b4d      	ldr	r3, [pc, #308]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 800303e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003040:	4a4c      	ldr	r2, [pc, #304]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8003042:	f043 0301 	orr.w	r3, r3, #1
 8003046:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003048:	f7fe fc88 	bl	800195c <HAL_GetTick>
 800304c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003050:	f7fe fc84 	bl	800195c <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e243      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003062:	4b44      	ldr	r3, [pc, #272]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8003064:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d0f0      	beq.n	8003050 <HAL_RCC_OscConfig+0x3b8>
 800306e:	e018      	b.n	80030a2 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003070:	4b40      	ldr	r3, [pc, #256]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8003072:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003074:	4a3f      	ldr	r2, [pc, #252]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8003076:	f023 0301 	bic.w	r3, r3, #1
 800307a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800307c:	f7fe fc6e 	bl	800195c <HAL_GetTick>
 8003080:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003084:	f7fe fc6a 	bl	800195c <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e229      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003096:	4b37      	ldr	r3, [pc, #220]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8003098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1f0      	bne.n	8003084 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0320 	and.w	r3, r3, #32
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d036      	beq.n	800311c <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d019      	beq.n	80030ea <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80030b6:	4b2f      	ldr	r3, [pc, #188]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a2e      	ldr	r2, [pc, #184]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 80030bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80030c0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80030c2:	f7fe fc4b 	bl	800195c <HAL_GetTick>
 80030c6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80030c8:	e008      	b.n	80030dc <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030ca:	f7fe fc47 	bl	800195c <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d901      	bls.n	80030dc <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e206      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80030dc:	4b25      	ldr	r3, [pc, #148]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d0f0      	beq.n	80030ca <HAL_RCC_OscConfig+0x432>
 80030e8:	e018      	b.n	800311c <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80030ea:	4b22      	ldr	r3, [pc, #136]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a21      	ldr	r2, [pc, #132]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 80030f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80030f4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80030f6:	f7fe fc31 	bl	800195c <HAL_GetTick>
 80030fa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80030fc:	e008      	b.n	8003110 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030fe:	f7fe fc2d 	bl	800195c <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d901      	bls.n	8003110 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e1ec      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003110:	4b18      	ldr	r3, [pc, #96]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1f0      	bne.n	80030fe <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 80af 	beq.w	8003288 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800312a:	4b13      	ldr	r3, [pc, #76]	@ (8003178 <HAL_RCC_OscConfig+0x4e0>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a12      	ldr	r2, [pc, #72]	@ (8003178 <HAL_RCC_OscConfig+0x4e0>)
 8003130:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003134:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003136:	f7fe fc11 	bl	800195c <HAL_GetTick>
 800313a:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800313c:	e008      	b.n	8003150 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800313e:	f7fe fc0d 	bl	800195c <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	2b64      	cmp	r3, #100	@ 0x64
 800314a:	d901      	bls.n	8003150 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e1cc      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003150:	4b09      	ldr	r3, [pc, #36]	@ (8003178 <HAL_RCC_OscConfig+0x4e0>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003158:	2b00      	cmp	r3, #0
 800315a:	d0f0      	beq.n	800313e <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d10b      	bne.n	800317c <HAL_RCC_OscConfig+0x4e4>
 8003164:	4b03      	ldr	r3, [pc, #12]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 8003166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003168:	4a02      	ldr	r2, [pc, #8]	@ (8003174 <HAL_RCC_OscConfig+0x4dc>)
 800316a:	f043 0301 	orr.w	r3, r3, #1
 800316e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003170:	e05b      	b.n	800322a <HAL_RCC_OscConfig+0x592>
 8003172:	bf00      	nop
 8003174:	58024400 	.word	0x58024400
 8003178:	58024800 	.word	0x58024800
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d112      	bne.n	80031aa <HAL_RCC_OscConfig+0x512>
 8003184:	4b9d      	ldr	r3, [pc, #628]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003188:	4a9c      	ldr	r2, [pc, #624]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800318a:	f023 0301 	bic.w	r3, r3, #1
 800318e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003190:	4b9a      	ldr	r3, [pc, #616]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003192:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003194:	4a99      	ldr	r2, [pc, #612]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003196:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800319a:	6713      	str	r3, [r2, #112]	@ 0x70
 800319c:	4b97      	ldr	r3, [pc, #604]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800319e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a0:	4a96      	ldr	r2, [pc, #600]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031a2:	f023 0304 	bic.w	r3, r3, #4
 80031a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80031a8:	e03f      	b.n	800322a <HAL_RCC_OscConfig+0x592>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	2b05      	cmp	r3, #5
 80031b0:	d112      	bne.n	80031d8 <HAL_RCC_OscConfig+0x540>
 80031b2:	4b92      	ldr	r3, [pc, #584]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031b6:	4a91      	ldr	r2, [pc, #580]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031b8:	f043 0304 	orr.w	r3, r3, #4
 80031bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80031be:	4b8f      	ldr	r3, [pc, #572]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031c2:	4a8e      	ldr	r2, [pc, #568]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80031ca:	4b8c      	ldr	r3, [pc, #560]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ce:	4a8b      	ldr	r2, [pc, #556]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031d0:	f043 0301 	orr.w	r3, r3, #1
 80031d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80031d6:	e028      	b.n	800322a <HAL_RCC_OscConfig+0x592>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	2b85      	cmp	r3, #133	@ 0x85
 80031de:	d112      	bne.n	8003206 <HAL_RCC_OscConfig+0x56e>
 80031e0:	4b86      	ldr	r3, [pc, #536]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e4:	4a85      	ldr	r2, [pc, #532]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031e6:	f043 0304 	orr.w	r3, r3, #4
 80031ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80031ec:	4b83      	ldr	r3, [pc, #524]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f0:	4a82      	ldr	r2, [pc, #520]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80031f8:	4b80      	ldr	r3, [pc, #512]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031fc:	4a7f      	ldr	r2, [pc, #508]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80031fe:	f043 0301 	orr.w	r3, r3, #1
 8003202:	6713      	str	r3, [r2, #112]	@ 0x70
 8003204:	e011      	b.n	800322a <HAL_RCC_OscConfig+0x592>
 8003206:	4b7d      	ldr	r3, [pc, #500]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800320a:	4a7c      	ldr	r2, [pc, #496]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800320c:	f023 0301 	bic.w	r3, r3, #1
 8003210:	6713      	str	r3, [r2, #112]	@ 0x70
 8003212:	4b7a      	ldr	r3, [pc, #488]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003216:	4a79      	ldr	r2, [pc, #484]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003218:	f023 0304 	bic.w	r3, r3, #4
 800321c:	6713      	str	r3, [r2, #112]	@ 0x70
 800321e:	4b77      	ldr	r3, [pc, #476]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003222:	4a76      	ldr	r2, [pc, #472]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003224:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003228:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d015      	beq.n	800325e <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003232:	f7fe fb93 	bl	800195c <HAL_GetTick>
 8003236:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003238:	e00a      	b.n	8003250 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800323a:	f7fe fb8f 	bl	800195c <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003248:	4293      	cmp	r3, r2
 800324a:	d901      	bls.n	8003250 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e14c      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003250:	4b6a      	ldr	r3, [pc, #424]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003254:	f003 0302 	and.w	r3, r3, #2
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0ee      	beq.n	800323a <HAL_RCC_OscConfig+0x5a2>
 800325c:	e014      	b.n	8003288 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800325e:	f7fe fb7d 	bl	800195c <HAL_GetTick>
 8003262:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003264:	e00a      	b.n	800327c <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003266:	f7fe fb79 	bl	800195c <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003274:	4293      	cmp	r3, r2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e136      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800327c:	4b5f      	ldr	r3, [pc, #380]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800327e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1ee      	bne.n	8003266 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 812b 	beq.w	80034e8 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003292:	4b5a      	ldr	r3, [pc, #360]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800329a:	2b18      	cmp	r3, #24
 800329c:	f000 80bb 	beq.w	8003416 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	f040 8095 	bne.w	80033d4 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032aa:	4b54      	ldr	r3, [pc, #336]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a53      	ldr	r2, [pc, #332]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80032b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b6:	f7fe fb51 	bl	800195c <HAL_GetTick>
 80032ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80032bc:	e008      	b.n	80032d0 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032be:	f7fe fb4d 	bl	800195c <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d901      	bls.n	80032d0 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e10c      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80032d0:	4b4a      	ldr	r3, [pc, #296]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1f0      	bne.n	80032be <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032dc:	4b47      	ldr	r3, [pc, #284]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80032de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032e0:	4b47      	ldr	r3, [pc, #284]	@ (8003400 <HAL_RCC_OscConfig+0x768>)
 80032e2:	4013      	ands	r3, r2
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80032ec:	0112      	lsls	r2, r2, #4
 80032ee:	430a      	orrs	r2, r1
 80032f0:	4942      	ldr	r1, [pc, #264]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	628b      	str	r3, [r1, #40]	@ 0x28
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fa:	3b01      	subs	r3, #1
 80032fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003304:	3b01      	subs	r3, #1
 8003306:	025b      	lsls	r3, r3, #9
 8003308:	b29b      	uxth	r3, r3
 800330a:	431a      	orrs	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003310:	3b01      	subs	r3, #1
 8003312:	041b      	lsls	r3, r3, #16
 8003314:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003318:	431a      	orrs	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800331e:	3b01      	subs	r3, #1
 8003320:	061b      	lsls	r3, r3, #24
 8003322:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003326:	4935      	ldr	r1, [pc, #212]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003328:	4313      	orrs	r3, r2
 800332a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800332c:	4b33      	ldr	r3, [pc, #204]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800332e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003330:	4a32      	ldr	r2, [pc, #200]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003332:	f023 0301 	bic.w	r3, r3, #1
 8003336:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003338:	4b30      	ldr	r3, [pc, #192]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800333a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800333c:	4b31      	ldr	r3, [pc, #196]	@ (8003404 <HAL_RCC_OscConfig+0x76c>)
 800333e:	4013      	ands	r3, r2
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003344:	00d2      	lsls	r2, r2, #3
 8003346:	492d      	ldr	r1, [pc, #180]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003348:	4313      	orrs	r3, r2
 800334a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800334c:	4b2b      	ldr	r3, [pc, #172]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800334e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003350:	f023 020c 	bic.w	r2, r3, #12
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003358:	4928      	ldr	r1, [pc, #160]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800335a:	4313      	orrs	r3, r2
 800335c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800335e:	4b27      	ldr	r3, [pc, #156]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003362:	f023 0202 	bic.w	r2, r3, #2
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800336a:	4924      	ldr	r1, [pc, #144]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800336c:	4313      	orrs	r3, r2
 800336e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003370:	4b22      	ldr	r3, [pc, #136]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003374:	4a21      	ldr	r2, [pc, #132]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003376:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800337a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800337c:	4b1f      	ldr	r3, [pc, #124]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800337e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003380:	4a1e      	ldr	r2, [pc, #120]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003382:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003386:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003388:	4b1c      	ldr	r3, [pc, #112]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800338a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338c:	4a1b      	ldr	r2, [pc, #108]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800338e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003392:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003394:	4b19      	ldr	r3, [pc, #100]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 8003396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003398:	4a18      	ldr	r2, [pc, #96]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 800339a:	f043 0301 	orr.w	r3, r3, #1
 800339e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033a0:	4b16      	ldr	r3, [pc, #88]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a15      	ldr	r2, [pc, #84]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80033a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ac:	f7fe fad6 	bl	800195c <HAL_GetTick>
 80033b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033b4:	f7fe fad2 	bl	800195c <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e091      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033c6:	4b0d      	ldr	r3, [pc, #52]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0f0      	beq.n	80033b4 <HAL_RCC_OscConfig+0x71c>
 80033d2:	e089      	b.n	80034e8 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033d4:	4b09      	ldr	r3, [pc, #36]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a08      	ldr	r2, [pc, #32]	@ (80033fc <HAL_RCC_OscConfig+0x764>)
 80033da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e0:	f7fe fabc 	bl	800195c <HAL_GetTick>
 80033e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80033e6:	e00f      	b.n	8003408 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033e8:	f7fe fab8 	bl	800195c <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d908      	bls.n	8003408 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e077      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
 80033fa:	bf00      	nop
 80033fc:	58024400 	.word	0x58024400
 8003400:	fffffc0c 	.word	0xfffffc0c
 8003404:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003408:	4b3a      	ldr	r3, [pc, #232]	@ (80034f4 <HAL_RCC_OscConfig+0x85c>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1e9      	bne.n	80033e8 <HAL_RCC_OscConfig+0x750>
 8003414:	e068      	b.n	80034e8 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003416:	4b37      	ldr	r3, [pc, #220]	@ (80034f4 <HAL_RCC_OscConfig+0x85c>)
 8003418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800341c:	4b35      	ldr	r3, [pc, #212]	@ (80034f4 <HAL_RCC_OscConfig+0x85c>)
 800341e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003420:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003426:	2b01      	cmp	r3, #1
 8003428:	d031      	beq.n	800348e <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	f003 0203 	and.w	r2, r3, #3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003434:	429a      	cmp	r2, r3
 8003436:	d12a      	bne.n	800348e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	091b      	lsrs	r3, r3, #4
 800343c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003444:	429a      	cmp	r2, r3
 8003446:	d122      	bne.n	800348e <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003452:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003454:	429a      	cmp	r2, r3
 8003456:	d11a      	bne.n	800348e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	0a5b      	lsrs	r3, r3, #9
 800345c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003464:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003466:	429a      	cmp	r2, r3
 8003468:	d111      	bne.n	800348e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	0c1b      	lsrs	r3, r3, #16
 800346e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003476:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003478:	429a      	cmp	r2, r3
 800347a:	d108      	bne.n	800348e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	0e1b      	lsrs	r3, r3, #24
 8003480:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003488:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800348a:	429a      	cmp	r2, r3
 800348c:	d001      	beq.n	8003492 <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e02b      	b.n	80034ea <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003492:	4b18      	ldr	r3, [pc, #96]	@ (80034f4 <HAL_RCC_OscConfig+0x85c>)
 8003494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003496:	08db      	lsrs	r3, r3, #3
 8003498:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800349c:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d01f      	beq.n	80034e8 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80034a8:	4b12      	ldr	r3, [pc, #72]	@ (80034f4 <HAL_RCC_OscConfig+0x85c>)
 80034aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ac:	4a11      	ldr	r2, [pc, #68]	@ (80034f4 <HAL_RCC_OscConfig+0x85c>)
 80034ae:	f023 0301 	bic.w	r3, r3, #1
 80034b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034b4:	f7fe fa52 	bl	800195c <HAL_GetTick>
 80034b8:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80034ba:	bf00      	nop
 80034bc:	f7fe fa4e 	bl	800195c <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d0f9      	beq.n	80034bc <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80034c8:	4b0a      	ldr	r3, [pc, #40]	@ (80034f4 <HAL_RCC_OscConfig+0x85c>)
 80034ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034cc:	4b0a      	ldr	r3, [pc, #40]	@ (80034f8 <HAL_RCC_OscConfig+0x860>)
 80034ce:	4013      	ands	r3, r2
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80034d4:	00d2      	lsls	r2, r2, #3
 80034d6:	4907      	ldr	r1, [pc, #28]	@ (80034f4 <HAL_RCC_OscConfig+0x85c>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80034dc:	4b05      	ldr	r3, [pc, #20]	@ (80034f4 <HAL_RCC_OscConfig+0x85c>)
 80034de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e0:	4a04      	ldr	r2, [pc, #16]	@ (80034f4 <HAL_RCC_OscConfig+0x85c>)
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3730      	adds	r7, #48	@ 0x30
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	58024400 	.word	0x58024400
 80034f8:	ffff0007 	.word	0xffff0007

080034fc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b086      	sub	sp, #24
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d101      	bne.n	8003510 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e19c      	b.n	800384a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003510:	4b8a      	ldr	r3, [pc, #552]	@ (800373c <HAL_RCC_ClockConfig+0x240>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 030f 	and.w	r3, r3, #15
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	429a      	cmp	r2, r3
 800351c:	d910      	bls.n	8003540 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800351e:	4b87      	ldr	r3, [pc, #540]	@ (800373c <HAL_RCC_ClockConfig+0x240>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f023 020f 	bic.w	r2, r3, #15
 8003526:	4985      	ldr	r1, [pc, #532]	@ (800373c <HAL_RCC_ClockConfig+0x240>)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	4313      	orrs	r3, r2
 800352c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800352e:	4b83      	ldr	r3, [pc, #524]	@ (800373c <HAL_RCC_ClockConfig+0x240>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 030f 	and.w	r3, r3, #15
 8003536:	683a      	ldr	r2, [r7, #0]
 8003538:	429a      	cmp	r2, r3
 800353a:	d001      	beq.n	8003540 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e184      	b.n	800384a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0304 	and.w	r3, r3, #4
 8003548:	2b00      	cmp	r3, #0
 800354a:	d010      	beq.n	800356e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	691a      	ldr	r2, [r3, #16]
 8003550:	4b7b      	ldr	r3, [pc, #492]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003558:	429a      	cmp	r2, r3
 800355a:	d908      	bls.n	800356e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800355c:	4b78      	ldr	r3, [pc, #480]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 800355e:	699b      	ldr	r3, [r3, #24]
 8003560:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	4975      	ldr	r1, [pc, #468]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 800356a:	4313      	orrs	r3, r2
 800356c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0308 	and.w	r3, r3, #8
 8003576:	2b00      	cmp	r3, #0
 8003578:	d010      	beq.n	800359c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	695a      	ldr	r2, [r3, #20]
 800357e:	4b70      	ldr	r3, [pc, #448]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003586:	429a      	cmp	r2, r3
 8003588:	d908      	bls.n	800359c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800358a:	4b6d      	ldr	r3, [pc, #436]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	695b      	ldr	r3, [r3, #20]
 8003596:	496a      	ldr	r1, [pc, #424]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 8003598:	4313      	orrs	r3, r2
 800359a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0310 	and.w	r3, r3, #16
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d010      	beq.n	80035ca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	699a      	ldr	r2, [r3, #24]
 80035ac:	4b64      	ldr	r3, [pc, #400]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 80035ae:	69db      	ldr	r3, [r3, #28]
 80035b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d908      	bls.n	80035ca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80035b8:	4b61      	ldr	r3, [pc, #388]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 80035ba:	69db      	ldr	r3, [r3, #28]
 80035bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	699b      	ldr	r3, [r3, #24]
 80035c4:	495e      	ldr	r1, [pc, #376]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0320 	and.w	r3, r3, #32
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d010      	beq.n	80035f8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	69da      	ldr	r2, [r3, #28]
 80035da:	4b59      	ldr	r3, [pc, #356]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 80035dc:	6a1b      	ldr	r3, [r3, #32]
 80035de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d908      	bls.n	80035f8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80035e6:	4b56      	ldr	r3, [pc, #344]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 80035e8:	6a1b      	ldr	r3, [r3, #32]
 80035ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	4953      	ldr	r1, [pc, #332]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d010      	beq.n	8003626 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68da      	ldr	r2, [r3, #12]
 8003608:	4b4d      	ldr	r3, [pc, #308]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	f003 030f 	and.w	r3, r3, #15
 8003610:	429a      	cmp	r2, r3
 8003612:	d908      	bls.n	8003626 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003614:	4b4a      	ldr	r3, [pc, #296]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	f023 020f 	bic.w	r2, r3, #15
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	4947      	ldr	r1, [pc, #284]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 8003622:	4313      	orrs	r3, r2
 8003624:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b00      	cmp	r3, #0
 8003630:	d055      	beq.n	80036de <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003632:	4b43      	ldr	r3, [pc, #268]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	4940      	ldr	r1, [pc, #256]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 8003640:	4313      	orrs	r3, r2
 8003642:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	2b02      	cmp	r3, #2
 800364a:	d107      	bne.n	800365c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800364c:	4b3c      	ldr	r3, [pc, #240]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d121      	bne.n	800369c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e0f6      	b.n	800384a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	2b03      	cmp	r3, #3
 8003662:	d107      	bne.n	8003674 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003664:	4b36      	ldr	r3, [pc, #216]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d115      	bne.n	800369c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e0ea      	b.n	800384a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2b01      	cmp	r3, #1
 800367a:	d107      	bne.n	800368c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800367c:	4b30      	ldr	r3, [pc, #192]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003684:	2b00      	cmp	r3, #0
 8003686:	d109      	bne.n	800369c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e0de      	b.n	800384a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800368c:	4b2c      	ldr	r3, [pc, #176]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0304 	and.w	r3, r3, #4
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e0d6      	b.n	800384a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800369c:	4b28      	ldr	r3, [pc, #160]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	f023 0207 	bic.w	r2, r3, #7
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	4925      	ldr	r1, [pc, #148]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036ae:	f7fe f955 	bl	800195c <HAL_GetTick>
 80036b2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b4:	e00a      	b.n	80036cc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036b6:	f7fe f951 	bl	800195c <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d901      	bls.n	80036cc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e0be      	b.n	800384a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036cc:	4b1c      	ldr	r3, [pc, #112]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 80036ce:	691b      	ldr	r3, [r3, #16]
 80036d0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	00db      	lsls	r3, r3, #3
 80036da:	429a      	cmp	r2, r3
 80036dc:	d1eb      	bne.n	80036b6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d010      	beq.n	800370c <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	68da      	ldr	r2, [r3, #12]
 80036ee:	4b14      	ldr	r3, [pc, #80]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	f003 030f 	and.w	r3, r3, #15
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d208      	bcs.n	800370c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036fa:	4b11      	ldr	r3, [pc, #68]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	f023 020f 	bic.w	r2, r3, #15
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	490e      	ldr	r1, [pc, #56]	@ (8003740 <HAL_RCC_ClockConfig+0x244>)
 8003708:	4313      	orrs	r3, r2
 800370a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800370c:	4b0b      	ldr	r3, [pc, #44]	@ (800373c <HAL_RCC_ClockConfig+0x240>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 030f 	and.w	r3, r3, #15
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	429a      	cmp	r2, r3
 8003718:	d214      	bcs.n	8003744 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800371a:	4b08      	ldr	r3, [pc, #32]	@ (800373c <HAL_RCC_ClockConfig+0x240>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f023 020f 	bic.w	r2, r3, #15
 8003722:	4906      	ldr	r1, [pc, #24]	@ (800373c <HAL_RCC_ClockConfig+0x240>)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	4313      	orrs	r3, r2
 8003728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800372a:	4b04      	ldr	r3, [pc, #16]	@ (800373c <HAL_RCC_ClockConfig+0x240>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	683a      	ldr	r2, [r7, #0]
 8003734:	429a      	cmp	r2, r3
 8003736:	d005      	beq.n	8003744 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e086      	b.n	800384a <HAL_RCC_ClockConfig+0x34e>
 800373c:	52002000 	.word	0x52002000
 8003740:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d010      	beq.n	8003772 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	691a      	ldr	r2, [r3, #16]
 8003754:	4b3f      	ldr	r3, [pc, #252]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800375c:	429a      	cmp	r2, r3
 800375e:	d208      	bcs.n	8003772 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003760:	4b3c      	ldr	r3, [pc, #240]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	4939      	ldr	r1, [pc, #228]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 800376e:	4313      	orrs	r3, r2
 8003770:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0308 	and.w	r3, r3, #8
 800377a:	2b00      	cmp	r3, #0
 800377c:	d010      	beq.n	80037a0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	695a      	ldr	r2, [r3, #20]
 8003782:	4b34      	ldr	r3, [pc, #208]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800378a:	429a      	cmp	r2, r3
 800378c:	d208      	bcs.n	80037a0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800378e:	4b31      	ldr	r3, [pc, #196]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 8003790:	69db      	ldr	r3, [r3, #28]
 8003792:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	492e      	ldr	r1, [pc, #184]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 800379c:	4313      	orrs	r3, r2
 800379e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0310 	and.w	r3, r3, #16
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d010      	beq.n	80037ce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	699a      	ldr	r2, [r3, #24]
 80037b0:	4b28      	ldr	r3, [pc, #160]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 80037b2:	69db      	ldr	r3, [r3, #28]
 80037b4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d208      	bcs.n	80037ce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80037bc:	4b25      	ldr	r3, [pc, #148]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 80037be:	69db      	ldr	r3, [r3, #28]
 80037c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	4922      	ldr	r1, [pc, #136]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0320 	and.w	r3, r3, #32
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d010      	beq.n	80037fc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	69da      	ldr	r2, [r3, #28]
 80037de:	4b1d      	ldr	r3, [pc, #116]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d208      	bcs.n	80037fc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80037ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	4917      	ldr	r1, [pc, #92]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80037fc:	f000 f834 	bl	8003868 <HAL_RCC_GetSysClockFreq>
 8003800:	4602      	mov	r2, r0
 8003802:	4b14      	ldr	r3, [pc, #80]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	0a1b      	lsrs	r3, r3, #8
 8003808:	f003 030f 	and.w	r3, r3, #15
 800380c:	4912      	ldr	r1, [pc, #72]	@ (8003858 <HAL_RCC_ClockConfig+0x35c>)
 800380e:	5ccb      	ldrb	r3, [r1, r3]
 8003810:	f003 031f 	and.w	r3, r3, #31
 8003814:	fa22 f303 	lsr.w	r3, r2, r3
 8003818:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800381a:	4b0e      	ldr	r3, [pc, #56]	@ (8003854 <HAL_RCC_ClockConfig+0x358>)
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	4a0d      	ldr	r2, [pc, #52]	@ (8003858 <HAL_RCC_ClockConfig+0x35c>)
 8003824:	5cd3      	ldrb	r3, [r2, r3]
 8003826:	f003 031f 	and.w	r3, r3, #31
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	fa22 f303 	lsr.w	r3, r2, r3
 8003830:	4a0a      	ldr	r2, [pc, #40]	@ (800385c <HAL_RCC_ClockConfig+0x360>)
 8003832:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003834:	4a0a      	ldr	r2, [pc, #40]	@ (8003860 <HAL_RCC_ClockConfig+0x364>)
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800383a:	4b0a      	ldr	r3, [pc, #40]	@ (8003864 <HAL_RCC_ClockConfig+0x368>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f7fd fc8c 	bl	800115c <HAL_InitTick>
 8003844:	4603      	mov	r3, r0
 8003846:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003848:	7bfb      	ldrb	r3, [r7, #15]
}
 800384a:	4618      	mov	r0, r3
 800384c:	3718      	adds	r7, #24
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	58024400 	.word	0x58024400
 8003858:	0800f244 	.word	0x0800f244
 800385c:	24000004 	.word	0x24000004
 8003860:	24000000 	.word	0x24000000
 8003864:	24000008 	.word	0x24000008

08003868 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003868:	b480      	push	{r7}
 800386a:	b089      	sub	sp, #36	@ 0x24
 800386c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800386e:	4bb3      	ldr	r3, [pc, #716]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003876:	2b18      	cmp	r3, #24
 8003878:	f200 8155 	bhi.w	8003b26 <HAL_RCC_GetSysClockFreq+0x2be>
 800387c:	a201      	add	r2, pc, #4	@ (adr r2, 8003884 <HAL_RCC_GetSysClockFreq+0x1c>)
 800387e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003882:	bf00      	nop
 8003884:	080038e9 	.word	0x080038e9
 8003888:	08003b27 	.word	0x08003b27
 800388c:	08003b27 	.word	0x08003b27
 8003890:	08003b27 	.word	0x08003b27
 8003894:	08003b27 	.word	0x08003b27
 8003898:	08003b27 	.word	0x08003b27
 800389c:	08003b27 	.word	0x08003b27
 80038a0:	08003b27 	.word	0x08003b27
 80038a4:	0800390f 	.word	0x0800390f
 80038a8:	08003b27 	.word	0x08003b27
 80038ac:	08003b27 	.word	0x08003b27
 80038b0:	08003b27 	.word	0x08003b27
 80038b4:	08003b27 	.word	0x08003b27
 80038b8:	08003b27 	.word	0x08003b27
 80038bc:	08003b27 	.word	0x08003b27
 80038c0:	08003b27 	.word	0x08003b27
 80038c4:	08003915 	.word	0x08003915
 80038c8:	08003b27 	.word	0x08003b27
 80038cc:	08003b27 	.word	0x08003b27
 80038d0:	08003b27 	.word	0x08003b27
 80038d4:	08003b27 	.word	0x08003b27
 80038d8:	08003b27 	.word	0x08003b27
 80038dc:	08003b27 	.word	0x08003b27
 80038e0:	08003b27 	.word	0x08003b27
 80038e4:	0800391b 	.word	0x0800391b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80038e8:	4b94      	ldr	r3, [pc, #592]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0320 	and.w	r3, r3, #32
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d009      	beq.n	8003908 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80038f4:	4b91      	ldr	r3, [pc, #580]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	08db      	lsrs	r3, r3, #3
 80038fa:	f003 0303 	and.w	r3, r3, #3
 80038fe:	4a90      	ldr	r2, [pc, #576]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003900:	fa22 f303 	lsr.w	r3, r2, r3
 8003904:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003906:	e111      	b.n	8003b2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003908:	4b8d      	ldr	r3, [pc, #564]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800390a:	61bb      	str	r3, [r7, #24]
      break;
 800390c:	e10e      	b.n	8003b2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800390e:	4b8d      	ldr	r3, [pc, #564]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003910:	61bb      	str	r3, [r7, #24]
      break;
 8003912:	e10b      	b.n	8003b2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003914:	4b8c      	ldr	r3, [pc, #560]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003916:	61bb      	str	r3, [r7, #24]
      break;
 8003918:	e108      	b.n	8003b2c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800391a:	4b88      	ldr	r3, [pc, #544]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800391c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391e:	f003 0303 	and.w	r3, r3, #3
 8003922:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003924:	4b85      	ldr	r3, [pc, #532]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003928:	091b      	lsrs	r3, r3, #4
 800392a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800392e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003930:	4b82      	ldr	r3, [pc, #520]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003934:	f003 0301 	and.w	r3, r3, #1
 8003938:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800393a:	4b80      	ldr	r3, [pc, #512]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800393c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800393e:	08db      	lsrs	r3, r3, #3
 8003940:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	fb02 f303 	mul.w	r3, r2, r3
 800394a:	ee07 3a90 	vmov	s15, r3
 800394e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003952:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	2b00      	cmp	r3, #0
 800395a:	f000 80e1 	beq.w	8003b20 <HAL_RCC_GetSysClockFreq+0x2b8>
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	2b02      	cmp	r3, #2
 8003962:	f000 8083 	beq.w	8003a6c <HAL_RCC_GetSysClockFreq+0x204>
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	2b02      	cmp	r3, #2
 800396a:	f200 80a1 	bhi.w	8003ab0 <HAL_RCC_GetSysClockFreq+0x248>
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <HAL_RCC_GetSysClockFreq+0x114>
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d056      	beq.n	8003a28 <HAL_RCC_GetSysClockFreq+0x1c0>
 800397a:	e099      	b.n	8003ab0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800397c:	4b6f      	ldr	r3, [pc, #444]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0320 	and.w	r3, r3, #32
 8003984:	2b00      	cmp	r3, #0
 8003986:	d02d      	beq.n	80039e4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003988:	4b6c      	ldr	r3, [pc, #432]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	08db      	lsrs	r3, r3, #3
 800398e:	f003 0303 	and.w	r3, r3, #3
 8003992:	4a6b      	ldr	r2, [pc, #428]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003994:	fa22 f303 	lsr.w	r3, r2, r3
 8003998:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	ee07 3a90 	vmov	s15, r3
 80039a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	ee07 3a90 	vmov	s15, r3
 80039aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039b2:	4b62      	ldr	r3, [pc, #392]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ba:	ee07 3a90 	vmov	s15, r3
 80039be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80039c6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003b4c <HAL_RCC_GetSysClockFreq+0x2e4>
 80039ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039de:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80039e2:	e087      	b.n	8003af4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	ee07 3a90 	vmov	s15, r3
 80039ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003b50 <HAL_RCC_GetSysClockFreq+0x2e8>
 80039f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039f6:	4b51      	ldr	r3, [pc, #324]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039fe:	ee07 3a90 	vmov	s15, r3
 8003a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a06:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a0a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003b4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a22:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a26:	e065      	b.n	8003af4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	ee07 3a90 	vmov	s15, r3
 8003a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a32:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003b54 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003a36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a3a:	4b40      	ldr	r3, [pc, #256]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a42:	ee07 3a90 	vmov	s15, r3
 8003a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a4e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003b4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a6a:	e043      	b.n	8003af4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	ee07 3a90 	vmov	s15, r3
 8003a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a76:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003b58 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003a7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a7e:	4b2f      	ldr	r3, [pc, #188]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a86:	ee07 3a90 	vmov	s15, r3
 8003a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a92:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003b4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003aa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aaa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003aae:	e021      	b.n	8003af4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	ee07 3a90 	vmov	s15, r3
 8003ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003b54 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003abe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003aca:	ee07 3a90 	vmov	s15, r3
 8003ace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ad2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ad6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003b4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003af2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003af4:	4b11      	ldr	r3, [pc, #68]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af8:	0a5b      	lsrs	r3, r3, #9
 8003afa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003afe:	3301      	adds	r3, #1
 8003b00:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	ee07 3a90 	vmov	s15, r3
 8003b08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b18:	ee17 3a90 	vmov	r3, s15
 8003b1c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003b1e:	e005      	b.n	8003b2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003b20:	2300      	movs	r3, #0
 8003b22:	61bb      	str	r3, [r7, #24]
      break;
 8003b24:	e002      	b.n	8003b2c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003b26:	4b07      	ldr	r3, [pc, #28]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003b28:	61bb      	str	r3, [r7, #24]
      break;
 8003b2a:	bf00      	nop
  }

  return sysclockfreq;
 8003b2c:	69bb      	ldr	r3, [r7, #24]
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3724      	adds	r7, #36	@ 0x24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	58024400 	.word	0x58024400
 8003b40:	03d09000 	.word	0x03d09000
 8003b44:	003d0900 	.word	0x003d0900
 8003b48:	016e3600 	.word	0x016e3600
 8003b4c:	46000000 	.word	0x46000000
 8003b50:	4c742400 	.word	0x4c742400
 8003b54:	4a742400 	.word	0x4a742400
 8003b58:	4bb71b00 	.word	0x4bb71b00

08003b5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8003b62:	f7ff fe81 	bl	8003868 <HAL_RCC_GetSysClockFreq>
 8003b66:	4602      	mov	r2, r0
 8003b68:	4b10      	ldr	r3, [pc, #64]	@ (8003bac <HAL_RCC_GetHCLKFreq+0x50>)
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	0a1b      	lsrs	r3, r3, #8
 8003b6e:	f003 030f 	and.w	r3, r3, #15
 8003b72:	490f      	ldr	r1, [pc, #60]	@ (8003bb0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003b74:	5ccb      	ldrb	r3, [r1, r3]
 8003b76:	f003 031f 	and.w	r3, r3, #31
 8003b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b7e:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003b80:	4b0a      	ldr	r3, [pc, #40]	@ (8003bac <HAL_RCC_GetHCLKFreq+0x50>)
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	f003 030f 	and.w	r3, r3, #15
 8003b88:	4a09      	ldr	r2, [pc, #36]	@ (8003bb0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003b8a:	5cd3      	ldrb	r3, [r2, r3]
 8003b8c:	f003 031f 	and.w	r3, r3, #31
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	fa22 f303 	lsr.w	r3, r2, r3
 8003b96:	4a07      	ldr	r2, [pc, #28]	@ (8003bb4 <HAL_RCC_GetHCLKFreq+0x58>)
 8003b98:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003b9a:	4a07      	ldr	r2, [pc, #28]	@ (8003bb8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003ba0:	4b04      	ldr	r3, [pc, #16]	@ (8003bb4 <HAL_RCC_GetHCLKFreq+0x58>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	58024400 	.word	0x58024400
 8003bb0:	0800f244 	.word	0x0800f244
 8003bb4:	24000004 	.word	0x24000004
 8003bb8:	24000000 	.word	0x24000000

08003bbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8003bc0:	f7ff ffcc 	bl	8003b5c <HAL_RCC_GetHCLKFreq>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	4b06      	ldr	r3, [pc, #24]	@ (8003be0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bc8:	69db      	ldr	r3, [r3, #28]
 8003bca:	091b      	lsrs	r3, r3, #4
 8003bcc:	f003 0307 	and.w	r3, r3, #7
 8003bd0:	4904      	ldr	r1, [pc, #16]	@ (8003be4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bd2:	5ccb      	ldrb	r3, [r1, r3]
 8003bd4:	f003 031f 	and.w	r3, r3, #31
 8003bd8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	58024400 	.word	0x58024400
 8003be4:	0800f244 	.word	0x0800f244

08003be8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8003bec:	f7ff ffb6 	bl	8003b5c <HAL_RCC_GetHCLKFreq>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	4b06      	ldr	r3, [pc, #24]	@ (8003c0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bf4:	69db      	ldr	r3, [r3, #28]
 8003bf6:	0a1b      	lsrs	r3, r3, #8
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	4904      	ldr	r1, [pc, #16]	@ (8003c10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003bfe:	5ccb      	ldrb	r3, [r1, r3]
 8003c00:	f003 031f 	and.w	r3, r3, #31
 8003c04:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	58024400 	.word	0x58024400
 8003c10:	0800f244 	.word	0x0800f244

08003c14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	223f      	movs	r2, #63	@ 0x3f
 8003c22:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c24:	4b1a      	ldr	r3, [pc, #104]	@ (8003c90 <HAL_RCC_GetClockConfig+0x7c>)
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	f003 0207 	and.w	r2, r3, #7
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 8003c30:	4b17      	ldr	r3, [pc, #92]	@ (8003c90 <HAL_RCC_GetClockConfig+0x7c>)
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 8003c3c:	4b14      	ldr	r3, [pc, #80]	@ (8003c90 <HAL_RCC_GetClockConfig+0x7c>)
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	f003 020f 	and.w	r2, r3, #15
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 8003c48:	4b11      	ldr	r3, [pc, #68]	@ (8003c90 <HAL_RCC_GetClockConfig+0x7c>)
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 8003c54:	4b0e      	ldr	r3, [pc, #56]	@ (8003c90 <HAL_RCC_GetClockConfig+0x7c>)
 8003c56:	69db      	ldr	r3, [r3, #28]
 8003c58:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 8003c60:	4b0b      	ldr	r3, [pc, #44]	@ (8003c90 <HAL_RCC_GetClockConfig+0x7c>)
 8003c62:	69db      	ldr	r3, [r3, #28]
 8003c64:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 8003c6c:	4b08      	ldr	r3, [pc, #32]	@ (8003c90 <HAL_RCC_GetClockConfig+0x7c>)
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003c78:	4b06      	ldr	r3, [pc, #24]	@ (8003c94 <HAL_RCC_GetClockConfig+0x80>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 020f 	and.w	r2, r3, #15
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	601a      	str	r2, [r3, #0]
}
 8003c84:	bf00      	nop
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	58024400 	.word	0x58024400
 8003c94:	52002000 	.word	0x52002000

08003c98 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c9c:	b0c8      	sub	sp, #288	@ 0x120
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003caa:	2300      	movs	r3, #0
 8003cac:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003cb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003cbc:	2500      	movs	r5, #0
 8003cbe:	ea54 0305 	orrs.w	r3, r4, r5
 8003cc2:	d049      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003cc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003cc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003cce:	d02f      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003cd0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003cd4:	d828      	bhi.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003cd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003cda:	d01a      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003cdc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ce0:	d822      	bhi.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d003      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003ce6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cea:	d007      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003cec:	e01c      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cee:	4ba7      	ldr	r3, [pc, #668]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cf2:	4aa6      	ldr	r2, [pc, #664]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003cf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cf8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003cfa:	e01a      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003cfc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d00:	3308      	adds	r3, #8
 8003d02:	2102      	movs	r1, #2
 8003d04:	4618      	mov	r0, r3
 8003d06:	f001 fc43 	bl	8005590 <RCCEx_PLL2_Config>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003d10:	e00f      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d12:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d16:	3328      	adds	r3, #40	@ 0x28
 8003d18:	2102      	movs	r1, #2
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f001 fcea 	bl	80056f4 <RCCEx_PLL3_Config>
 8003d20:	4603      	mov	r3, r0
 8003d22:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003d26:	e004      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003d2e:	e000      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003d30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d32:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10a      	bne.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003d3a:	4b94      	ldr	r3, [pc, #592]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d3e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003d42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d48:	4a90      	ldr	r2, [pc, #576]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d4a:	430b      	orrs	r3, r1
 8003d4c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d4e:	e003      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d50:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003d54:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003d58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d60:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003d64:	f04f 0900 	mov.w	r9, #0
 8003d68:	ea58 0309 	orrs.w	r3, r8, r9
 8003d6c:	d047      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003d6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d74:	2b04      	cmp	r3, #4
 8003d76:	d82a      	bhi.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003d78:	a201      	add	r2, pc, #4	@ (adr r2, 8003d80 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d7e:	bf00      	nop
 8003d80:	08003d95 	.word	0x08003d95
 8003d84:	08003da3 	.word	0x08003da3
 8003d88:	08003db9 	.word	0x08003db9
 8003d8c:	08003dd7 	.word	0x08003dd7
 8003d90:	08003dd7 	.word	0x08003dd7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d94:	4b7d      	ldr	r3, [pc, #500]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d98:	4a7c      	ldr	r2, [pc, #496]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003da0:	e01a      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003da2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003da6:	3308      	adds	r3, #8
 8003da8:	2100      	movs	r1, #0
 8003daa:	4618      	mov	r0, r3
 8003dac:	f001 fbf0 	bl	8005590 <RCCEx_PLL2_Config>
 8003db0:	4603      	mov	r3, r0
 8003db2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003db6:	e00f      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003db8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003dbc:	3328      	adds	r3, #40	@ 0x28
 8003dbe:	2100      	movs	r1, #0
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f001 fc97 	bl	80056f4 <RCCEx_PLL3_Config>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003dcc:	e004      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003dd4:	e000      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003dd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dd8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d10a      	bne.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003de0:	4b6a      	ldr	r3, [pc, #424]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003de4:	f023 0107 	bic.w	r1, r3, #7
 8003de8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dee:	4a67      	ldr	r2, [pc, #412]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003df0:	430b      	orrs	r3, r1
 8003df2:	6513      	str	r3, [r2, #80]	@ 0x50
 8003df4:	e003      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003df6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003dfa:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8003dfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e06:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003e0a:	f04f 0b00 	mov.w	fp, #0
 8003e0e:	ea5a 030b 	orrs.w	r3, sl, fp
 8003e12:	d054      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8003e14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e1a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003e1e:	d036      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8003e20:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003e24:	d82f      	bhi.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003e26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e2a:	d032      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003e2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e30:	d829      	bhi.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003e32:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e34:	d02f      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8003e36:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e38:	d825      	bhi.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003e3a:	2b80      	cmp	r3, #128	@ 0x80
 8003e3c:	d018      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8003e3e:	2b80      	cmp	r3, #128	@ 0x80
 8003e40:	d821      	bhi.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d002      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8003e46:	2b40      	cmp	r3, #64	@ 0x40
 8003e48:	d007      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8003e4a:	e01c      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e4c:	4b4f      	ldr	r3, [pc, #316]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e50:	4a4e      	ldr	r2, [pc, #312]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003e58:	e01e      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e5e:	3308      	adds	r3, #8
 8003e60:	2100      	movs	r1, #0
 8003e62:	4618      	mov	r0, r3
 8003e64:	f001 fb94 	bl	8005590 <RCCEx_PLL2_Config>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003e6e:	e013      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e74:	3328      	adds	r3, #40	@ 0x28
 8003e76:	2100      	movs	r1, #0
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f001 fc3b 	bl	80056f4 <RCCEx_PLL3_Config>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003e84:	e008      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003e8c:	e004      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8003e8e:	bf00      	nop
 8003e90:	e002      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8003e92:	bf00      	nop
 8003e94:	e000      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8003e96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e98:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d10a      	bne.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8003ea0:	4b3a      	ldr	r3, [pc, #232]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003ea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ea4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003ea8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eae:	4a37      	ldr	r2, [pc, #220]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003eb0:	430b      	orrs	r3, r1
 8003eb2:	6513      	str	r3, [r2, #80]	@ 0x50
 8003eb4:	e003      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eb6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003eba:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8003ebe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003eca:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003ece:	2300      	movs	r3, #0
 8003ed0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003ed4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003ed8:	460b      	mov	r3, r1
 8003eda:	4313      	orrs	r3, r2
 8003edc:	d05c      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8003ede:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003ee8:	d03b      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003eea:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003eee:	d834      	bhi.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003ef0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ef4:	d037      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8003ef6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003efa:	d82e      	bhi.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003efc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003f00:	d033      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003f02:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003f06:	d828      	bhi.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003f08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f0c:	d01a      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8003f0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f12:	d822      	bhi.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d003      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8003f18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f1c:	d007      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x296>
 8003f1e:	e01c      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f20:	4b1a      	ldr	r3, [pc, #104]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f24:	4a19      	ldr	r2, [pc, #100]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003f2c:	e01e      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f32:	3308      	adds	r3, #8
 8003f34:	2100      	movs	r1, #0
 8003f36:	4618      	mov	r0, r3
 8003f38:	f001 fb2a 	bl	8005590 <RCCEx_PLL2_Config>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003f42:	e013      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f48:	3328      	adds	r3, #40	@ 0x28
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f001 fbd1 	bl	80056f4 <RCCEx_PLL3_Config>
 8003f52:	4603      	mov	r3, r0
 8003f54:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003f58:	e008      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003f60:	e004      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003f62:	bf00      	nop
 8003f64:	e002      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003f66:	bf00      	nop
 8003f68:	e000      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003f6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f6c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d10d      	bne.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8003f74:	4b05      	ldr	r3, [pc, #20]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f78:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8003f7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f82:	4a02      	ldr	r2, [pc, #8]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f84:	430b      	orrs	r3, r1
 8003f86:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f88:	e006      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8003f8a:	bf00      	nop
 8003f8c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f90:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f94:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003f98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003fa4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003fa8:	2300      	movs	r3, #0
 8003faa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003fae:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003fb2:	460b      	mov	r3, r1
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	d03a      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8003fb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fbe:	2b30      	cmp	r3, #48	@ 0x30
 8003fc0:	d01f      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8003fc2:	2b30      	cmp	r3, #48	@ 0x30
 8003fc4:	d819      	bhi.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x362>
 8003fc6:	2b20      	cmp	r3, #32
 8003fc8:	d00c      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8003fca:	2b20      	cmp	r3, #32
 8003fcc:	d815      	bhi.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x362>
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d019      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8003fd2:	2b10      	cmp	r3, #16
 8003fd4:	d111      	bne.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fd6:	4bae      	ldr	r3, [pc, #696]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fda:	4aad      	ldr	r2, [pc, #692]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003fdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fe0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003fe2:	e011      	b.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003fe4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003fe8:	3308      	adds	r3, #8
 8003fea:	2102      	movs	r1, #2
 8003fec:	4618      	mov	r0, r3
 8003fee:	f001 facf 	bl	8005590 <RCCEx_PLL2_Config>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003ff8:	e006      	b.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004000:	e002      	b.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8004002:	bf00      	nop
 8004004:	e000      	b.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8004006:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004008:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800400c:	2b00      	cmp	r3, #0
 800400e:	d10a      	bne.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004010:	4b9f      	ldr	r3, [pc, #636]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004014:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004018:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800401c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800401e:	4a9c      	ldr	r2, [pc, #624]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004020:	430b      	orrs	r3, r1
 8004022:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004024:	e003      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004026:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800402a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800402e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004036:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800403a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800403e:	2300      	movs	r3, #0
 8004040:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004044:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004048:	460b      	mov	r3, r1
 800404a:	4313      	orrs	r3, r2
 800404c:	d051      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800404e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004054:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004058:	d035      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800405a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800405e:	d82e      	bhi.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x426>
 8004060:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004064:	d031      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x432>
 8004066:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800406a:	d828      	bhi.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x426>
 800406c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004070:	d01a      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8004072:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004076:	d822      	bhi.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x426>
 8004078:	2b00      	cmp	r3, #0
 800407a:	d003      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 800407c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004080:	d007      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8004082:	e01c      	b.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004084:	4b82      	ldr	r3, [pc, #520]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004088:	4a81      	ldr	r2, [pc, #516]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800408a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800408e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004090:	e01c      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004092:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004096:	3308      	adds	r3, #8
 8004098:	2100      	movs	r1, #0
 800409a:	4618      	mov	r0, r3
 800409c:	f001 fa78 	bl	8005590 <RCCEx_PLL2_Config>
 80040a0:	4603      	mov	r3, r0
 80040a2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80040a6:	e011      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040ac:	3328      	adds	r3, #40	@ 0x28
 80040ae:	2100      	movs	r1, #0
 80040b0:	4618      	mov	r0, r3
 80040b2:	f001 fb1f 	bl	80056f4 <RCCEx_PLL3_Config>
 80040b6:	4603      	mov	r3, r0
 80040b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80040bc:	e006      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80040c4:	e002      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80040c6:	bf00      	nop
 80040c8:	e000      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80040ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040cc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d10a      	bne.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80040d4:	4b6e      	ldr	r3, [pc, #440]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80040d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040d8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80040dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040e2:	4a6b      	ldr	r2, [pc, #428]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80040e4:	430b      	orrs	r3, r1
 80040e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80040e8:	e003      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ea:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80040ee:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80040f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80040fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004102:	2300      	movs	r3, #0
 8004104:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004108:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800410c:	460b      	mov	r3, r1
 800410e:	4313      	orrs	r3, r2
 8004110:	d053      	beq.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004112:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004116:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004118:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800411c:	d033      	beq.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800411e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004122:	d82c      	bhi.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004124:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004128:	d02f      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 800412a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800412e:	d826      	bhi.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004130:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004134:	d02b      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004136:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800413a:	d820      	bhi.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800413c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004140:	d012      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004142:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004146:	d81a      	bhi.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004148:	2b00      	cmp	r3, #0
 800414a:	d022      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 800414c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004150:	d115      	bne.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004152:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004156:	3308      	adds	r3, #8
 8004158:	2101      	movs	r1, #1
 800415a:	4618      	mov	r0, r3
 800415c:	f001 fa18 	bl	8005590 <RCCEx_PLL2_Config>
 8004160:	4603      	mov	r3, r0
 8004162:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004166:	e015      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004168:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800416c:	3328      	adds	r3, #40	@ 0x28
 800416e:	2101      	movs	r1, #1
 8004170:	4618      	mov	r0, r3
 8004172:	f001 fabf 	bl	80056f4 <RCCEx_PLL3_Config>
 8004176:	4603      	mov	r3, r0
 8004178:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800417c:	e00a      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004184:	e006      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004186:	bf00      	nop
 8004188:	e004      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800418a:	bf00      	nop
 800418c:	e002      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800418e:	bf00      	nop
 8004190:	e000      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004192:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004194:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004198:	2b00      	cmp	r3, #0
 800419a:	d10a      	bne.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800419c:	4b3c      	ldr	r3, [pc, #240]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800419e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80041a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041aa:	4a39      	ldr	r2, [pc, #228]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041ac:	430b      	orrs	r3, r1
 80041ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80041b0:	e003      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041b2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80041b6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80041ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80041c6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80041ca:	2300      	movs	r3, #0
 80041cc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80041d0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80041d4:	460b      	mov	r3, r1
 80041d6:	4313      	orrs	r3, r2
 80041d8:	d060      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80041da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041de:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80041e2:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80041e6:	d039      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 80041e8:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80041ec:	d832      	bhi.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80041ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041f2:	d035      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80041f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041f8:	d82c      	bhi.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80041fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041fe:	d031      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004204:	d826      	bhi.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004206:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800420a:	d02d      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800420c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004210:	d820      	bhi.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004212:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004216:	d012      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004218:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800421c:	d81a      	bhi.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800421e:	2b00      	cmp	r3, #0
 8004220:	d024      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004222:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004226:	d115      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004228:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800422c:	3308      	adds	r3, #8
 800422e:	2101      	movs	r1, #1
 8004230:	4618      	mov	r0, r3
 8004232:	f001 f9ad 	bl	8005590 <RCCEx_PLL2_Config>
 8004236:	4603      	mov	r3, r0
 8004238:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800423c:	e017      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800423e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004242:	3328      	adds	r3, #40	@ 0x28
 8004244:	2101      	movs	r1, #1
 8004246:	4618      	mov	r0, r3
 8004248:	f001 fa54 	bl	80056f4 <RCCEx_PLL3_Config>
 800424c:	4603      	mov	r3, r0
 800424e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004252:	e00c      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800425a:	e008      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800425c:	bf00      	nop
 800425e:	e006      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004260:	bf00      	nop
 8004262:	e004      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004264:	bf00      	nop
 8004266:	e002      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004268:	bf00      	nop
 800426a:	e000      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800426c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800426e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004272:	2b00      	cmp	r3, #0
 8004274:	d10e      	bne.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004276:	4b06      	ldr	r3, [pc, #24]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800427a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800427e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004282:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004286:	4a02      	ldr	r2, [pc, #8]	@ (8004290 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004288:	430b      	orrs	r3, r1
 800428a:	6593      	str	r3, [r2, #88]	@ 0x58
 800428c:	e006      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800428e:	bf00      	nop
 8004290:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004294:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004298:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800429c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80042a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80042ac:	2300      	movs	r3, #0
 80042ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80042b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80042b6:	460b      	mov	r3, r1
 80042b8:	4313      	orrs	r3, r2
 80042ba:	d037      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80042bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042c6:	d00e      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80042c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042cc:	d816      	bhi.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x664>
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d018      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80042d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042d6:	d111      	bne.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042d8:	4bc4      	ldr	r3, [pc, #784]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80042da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042dc:	4ac3      	ldr	r2, [pc, #780]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80042de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80042e4:	e00f      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042ea:	3308      	adds	r3, #8
 80042ec:	2101      	movs	r1, #1
 80042ee:	4618      	mov	r0, r3
 80042f0:	f001 f94e 	bl	8005590 <RCCEx_PLL2_Config>
 80042f4:	4603      	mov	r3, r0
 80042f6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80042fa:	e004      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004302:	e000      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004304:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004306:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10a      	bne.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800430e:	4bb7      	ldr	r3, [pc, #732]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004310:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004312:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004316:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800431a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800431c:	4ab3      	ldr	r2, [pc, #716]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800431e:	430b      	orrs	r3, r1
 8004320:	6513      	str	r3, [r2, #80]	@ 0x50
 8004322:	e003      	b.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004324:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004328:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800432c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004334:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004338:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800433c:	2300      	movs	r3, #0
 800433e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004342:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004346:	460b      	mov	r3, r1
 8004348:	4313      	orrs	r3, r2
 800434a:	d039      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800434c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004350:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004352:	2b03      	cmp	r3, #3
 8004354:	d81c      	bhi.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8004356:	a201      	add	r2, pc, #4	@ (adr r2, 800435c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435c:	08004399 	.word	0x08004399
 8004360:	0800436d 	.word	0x0800436d
 8004364:	0800437b 	.word	0x0800437b
 8004368:	08004399 	.word	0x08004399
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800436c:	4b9f      	ldr	r3, [pc, #636]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800436e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004370:	4a9e      	ldr	r2, [pc, #632]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004372:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004376:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004378:	e00f      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800437a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800437e:	3308      	adds	r3, #8
 8004380:	2102      	movs	r1, #2
 8004382:	4618      	mov	r0, r3
 8004384:	f001 f904 	bl	8005590 <RCCEx_PLL2_Config>
 8004388:	4603      	mov	r3, r0
 800438a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 800438e:	e004      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004396:	e000      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800439a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10a      	bne.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80043a2:	4b92      	ldr	r3, [pc, #584]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043a6:	f023 0103 	bic.w	r1, r3, #3
 80043aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043b0:	4a8e      	ldr	r2, [pc, #568]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043b2:	430b      	orrs	r3, r1
 80043b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043b6:	e003      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043b8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80043bc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80043cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80043d0:	2300      	movs	r3, #0
 80043d2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80043d6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80043da:	460b      	mov	r3, r1
 80043dc:	4313      	orrs	r3, r2
 80043de:	f000 8099 	beq.w	8004514 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043e2:	4b83      	ldr	r3, [pc, #524]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a82      	ldr	r2, [pc, #520]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80043e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043ee:	f7fd fab5 	bl	800195c <HAL_GetTick>
 80043f2:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043f6:	e00b      	b.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043f8:	f7fd fab0 	bl	800195c <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	2b64      	cmp	r3, #100	@ 0x64
 8004406:	d903      	bls.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800440e:	e005      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004410:	4b77      	ldr	r3, [pc, #476]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0ed      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800441c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004420:	2b00      	cmp	r3, #0
 8004422:	d173      	bne.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004424:	4b71      	ldr	r3, [pc, #452]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004426:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004428:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800442c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004430:	4053      	eors	r3, r2
 8004432:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004436:	2b00      	cmp	r3, #0
 8004438:	d015      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800443a:	4b6c      	ldr	r3, [pc, #432]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800443c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800443e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004442:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004446:	4b69      	ldr	r3, [pc, #420]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800444a:	4a68      	ldr	r2, [pc, #416]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800444c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004450:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004452:	4b66      	ldr	r3, [pc, #408]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004454:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004456:	4a65      	ldr	r2, [pc, #404]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004458:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800445c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800445e:	4a63      	ldr	r2, [pc, #396]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004464:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004466:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800446a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800446e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004472:	d118      	bne.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004474:	f7fd fa72 	bl	800195c <HAL_GetTick>
 8004478:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800447c:	e00d      	b.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800447e:	f7fd fa6d 	bl	800195c <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8004488:	1ad2      	subs	r2, r2, r3
 800448a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800448e:	429a      	cmp	r2, r3
 8004490:	d903      	bls.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8004498:	e005      	b.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800449a:	4b54      	ldr	r3, [pc, #336]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800449c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800449e:	f003 0302 	and.w	r3, r3, #2
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d0eb      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80044a6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d129      	bne.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044be:	d10e      	bne.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x846>
 80044c0:	4b4a      	ldr	r3, [pc, #296]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80044c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044d0:	091a      	lsrs	r2, r3, #4
 80044d2:	4b48      	ldr	r3, [pc, #288]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80044d4:	4013      	ands	r3, r2
 80044d6:	4a45      	ldr	r2, [pc, #276]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044d8:	430b      	orrs	r3, r1
 80044da:	6113      	str	r3, [r2, #16]
 80044dc:	e005      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x852>
 80044de:	4b43      	ldr	r3, [pc, #268]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	4a42      	ldr	r2, [pc, #264]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80044e8:	6113      	str	r3, [r2, #16]
 80044ea:	4b40      	ldr	r3, [pc, #256]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044ec:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80044ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044fa:	4a3c      	ldr	r2, [pc, #240]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044fc:	430b      	orrs	r3, r1
 80044fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004500:	e008      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004502:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004506:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 800450a:	e003      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800450c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004510:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004514:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451c:	f002 0301 	and.w	r3, r2, #1
 8004520:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004524:	2300      	movs	r3, #0
 8004526:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800452a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800452e:	460b      	mov	r3, r1
 8004530:	4313      	orrs	r3, r2
 8004532:	f000 8090 	beq.w	8004656 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004536:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800453a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800453e:	2b28      	cmp	r3, #40	@ 0x28
 8004540:	d870      	bhi.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004542:	a201      	add	r2, pc, #4	@ (adr r2, 8004548 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8004544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004548:	0800462d 	.word	0x0800462d
 800454c:	08004625 	.word	0x08004625
 8004550:	08004625 	.word	0x08004625
 8004554:	08004625 	.word	0x08004625
 8004558:	08004625 	.word	0x08004625
 800455c:	08004625 	.word	0x08004625
 8004560:	08004625 	.word	0x08004625
 8004564:	08004625 	.word	0x08004625
 8004568:	080045f9 	.word	0x080045f9
 800456c:	08004625 	.word	0x08004625
 8004570:	08004625 	.word	0x08004625
 8004574:	08004625 	.word	0x08004625
 8004578:	08004625 	.word	0x08004625
 800457c:	08004625 	.word	0x08004625
 8004580:	08004625 	.word	0x08004625
 8004584:	08004625 	.word	0x08004625
 8004588:	0800460f 	.word	0x0800460f
 800458c:	08004625 	.word	0x08004625
 8004590:	08004625 	.word	0x08004625
 8004594:	08004625 	.word	0x08004625
 8004598:	08004625 	.word	0x08004625
 800459c:	08004625 	.word	0x08004625
 80045a0:	08004625 	.word	0x08004625
 80045a4:	08004625 	.word	0x08004625
 80045a8:	0800462d 	.word	0x0800462d
 80045ac:	08004625 	.word	0x08004625
 80045b0:	08004625 	.word	0x08004625
 80045b4:	08004625 	.word	0x08004625
 80045b8:	08004625 	.word	0x08004625
 80045bc:	08004625 	.word	0x08004625
 80045c0:	08004625 	.word	0x08004625
 80045c4:	08004625 	.word	0x08004625
 80045c8:	0800462d 	.word	0x0800462d
 80045cc:	08004625 	.word	0x08004625
 80045d0:	08004625 	.word	0x08004625
 80045d4:	08004625 	.word	0x08004625
 80045d8:	08004625 	.word	0x08004625
 80045dc:	08004625 	.word	0x08004625
 80045e0:	08004625 	.word	0x08004625
 80045e4:	08004625 	.word	0x08004625
 80045e8:	0800462d 	.word	0x0800462d
 80045ec:	58024400 	.word	0x58024400
 80045f0:	58024800 	.word	0x58024800
 80045f4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80045fc:	3308      	adds	r3, #8
 80045fe:	2101      	movs	r1, #1
 8004600:	4618      	mov	r0, r3
 8004602:	f000 ffc5 	bl	8005590 <RCCEx_PLL2_Config>
 8004606:	4603      	mov	r3, r0
 8004608:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800460c:	e00f      	b.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800460e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004612:	3328      	adds	r3, #40	@ 0x28
 8004614:	2101      	movs	r1, #1
 8004616:	4618      	mov	r0, r3
 8004618:	f001 f86c 	bl	80056f4 <RCCEx_PLL3_Config>
 800461c:	4603      	mov	r3, r0
 800461e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004622:	e004      	b.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800462a:	e000      	b.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800462c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800462e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004632:	2b00      	cmp	r3, #0
 8004634:	d10b      	bne.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004636:	4bc0      	ldr	r3, [pc, #768]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800463a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800463e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004642:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004646:	4abc      	ldr	r2, [pc, #752]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004648:	430b      	orrs	r3, r1
 800464a:	6553      	str	r3, [r2, #84]	@ 0x54
 800464c:	e003      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800464e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004652:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004656:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800465a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800465e:	f002 0302 	and.w	r3, r2, #2
 8004662:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004666:	2300      	movs	r3, #0
 8004668:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800466c:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004670:	460b      	mov	r3, r1
 8004672:	4313      	orrs	r3, r2
 8004674:	d043      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004676:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800467a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800467e:	2b05      	cmp	r3, #5
 8004680:	d824      	bhi.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8004682:	a201      	add	r2, pc, #4	@ (adr r2, 8004688 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8004684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004688:	080046d5 	.word	0x080046d5
 800468c:	080046a1 	.word	0x080046a1
 8004690:	080046b7 	.word	0x080046b7
 8004694:	080046d5 	.word	0x080046d5
 8004698:	080046d5 	.word	0x080046d5
 800469c:	080046d5 	.word	0x080046d5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046a4:	3308      	adds	r3, #8
 80046a6:	2101      	movs	r1, #1
 80046a8:	4618      	mov	r0, r3
 80046aa:	f000 ff71 	bl	8005590 <RCCEx_PLL2_Config>
 80046ae:	4603      	mov	r3, r0
 80046b0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80046b4:	e00f      	b.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046ba:	3328      	adds	r3, #40	@ 0x28
 80046bc:	2101      	movs	r1, #1
 80046be:	4618      	mov	r0, r3
 80046c0:	f001 f818 	bl	80056f4 <RCCEx_PLL3_Config>
 80046c4:	4603      	mov	r3, r0
 80046c6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80046ca:	e004      	b.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80046d2:	e000      	b.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 80046d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046d6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d10b      	bne.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80046de:	4b96      	ldr	r3, [pc, #600]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80046e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046e2:	f023 0107 	bic.w	r1, r3, #7
 80046e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046ee:	4a92      	ldr	r2, [pc, #584]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80046f0:	430b      	orrs	r3, r1
 80046f2:	6553      	str	r3, [r2, #84]	@ 0x54
 80046f4:	e003      	b.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80046fa:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004706:	f002 0304 	and.w	r3, r2, #4
 800470a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800470e:	2300      	movs	r3, #0
 8004710:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004714:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004718:	460b      	mov	r3, r1
 800471a:	4313      	orrs	r3, r2
 800471c:	d043      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800471e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004722:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004726:	2b05      	cmp	r3, #5
 8004728:	d824      	bhi.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800472a:	a201      	add	r2, pc, #4	@ (adr r2, 8004730 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 800472c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004730:	0800477d 	.word	0x0800477d
 8004734:	08004749 	.word	0x08004749
 8004738:	0800475f 	.word	0x0800475f
 800473c:	0800477d 	.word	0x0800477d
 8004740:	0800477d 	.word	0x0800477d
 8004744:	0800477d 	.word	0x0800477d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004748:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800474c:	3308      	adds	r3, #8
 800474e:	2101      	movs	r1, #1
 8004750:	4618      	mov	r0, r3
 8004752:	f000 ff1d 	bl	8005590 <RCCEx_PLL2_Config>
 8004756:	4603      	mov	r3, r0
 8004758:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800475c:	e00f      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800475e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004762:	3328      	adds	r3, #40	@ 0x28
 8004764:	2101      	movs	r1, #1
 8004766:	4618      	mov	r0, r3
 8004768:	f000 ffc4 	bl	80056f4 <RCCEx_PLL3_Config>
 800476c:	4603      	mov	r3, r0
 800476e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004772:	e004      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800477a:	e000      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 800477c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800477e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004782:	2b00      	cmp	r3, #0
 8004784:	d10b      	bne.n	800479e <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004786:	4b6c      	ldr	r3, [pc, #432]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800478a:	f023 0107 	bic.w	r1, r3, #7
 800478e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004792:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004796:	4a68      	ldr	r2, [pc, #416]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004798:	430b      	orrs	r3, r1
 800479a:	6593      	str	r3, [r2, #88]	@ 0x58
 800479c:	e003      	b.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800479e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80047a2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80047a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ae:	f002 0320 	and.w	r3, r2, #32
 80047b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80047b6:	2300      	movs	r3, #0
 80047b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80047bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80047c0:	460b      	mov	r3, r1
 80047c2:	4313      	orrs	r3, r2
 80047c4:	d055      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80047c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047d2:	d033      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80047d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047d8:	d82c      	bhi.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80047da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047de:	d02f      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80047e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047e4:	d826      	bhi.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80047e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80047ea:	d02b      	beq.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80047ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80047f0:	d820      	bhi.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80047f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047f6:	d012      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80047f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047fc:	d81a      	bhi.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d022      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8004802:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004806:	d115      	bne.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004808:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800480c:	3308      	adds	r3, #8
 800480e:	2100      	movs	r1, #0
 8004810:	4618      	mov	r0, r3
 8004812:	f000 febd 	bl	8005590 <RCCEx_PLL2_Config>
 8004816:	4603      	mov	r3, r0
 8004818:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800481c:	e015      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800481e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004822:	3328      	adds	r3, #40	@ 0x28
 8004824:	2102      	movs	r1, #2
 8004826:	4618      	mov	r0, r3
 8004828:	f000 ff64 	bl	80056f4 <RCCEx_PLL3_Config>
 800482c:	4603      	mov	r3, r0
 800482e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004832:	e00a      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800483a:	e006      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800483c:	bf00      	nop
 800483e:	e004      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004840:	bf00      	nop
 8004842:	e002      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004844:	bf00      	nop
 8004846:	e000      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004848:	bf00      	nop
    }

    if (ret == HAL_OK)
 800484a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800484e:	2b00      	cmp	r3, #0
 8004850:	d10b      	bne.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004852:	4b39      	ldr	r3, [pc, #228]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004856:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800485a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800485e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004862:	4a35      	ldr	r2, [pc, #212]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004864:	430b      	orrs	r3, r1
 8004866:	6553      	str	r3, [r2, #84]	@ 0x54
 8004868:	e003      	b.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800486a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800486e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004872:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800487a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800487e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004882:	2300      	movs	r3, #0
 8004884:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004888:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800488c:	460b      	mov	r3, r1
 800488e:	4313      	orrs	r3, r2
 8004890:	d058      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004892:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004896:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800489a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800489e:	d033      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80048a0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80048a4:	d82c      	bhi.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80048a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048aa:	d02f      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80048ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048b0:	d826      	bhi.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80048b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048b6:	d02b      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80048b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048bc:	d820      	bhi.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80048be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048c2:	d012      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0xc52>
 80048c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048c8:	d81a      	bhi.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d022      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 80048ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048d2:	d115      	bne.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048d8:	3308      	adds	r3, #8
 80048da:	2100      	movs	r1, #0
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 fe57 	bl	8005590 <RCCEx_PLL2_Config>
 80048e2:	4603      	mov	r3, r0
 80048e4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80048e8:	e015      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80048ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048ee:	3328      	adds	r3, #40	@ 0x28
 80048f0:	2102      	movs	r1, #2
 80048f2:	4618      	mov	r0, r3
 80048f4:	f000 fefe 	bl	80056f4 <RCCEx_PLL3_Config>
 80048f8:	4603      	mov	r3, r0
 80048fa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80048fe:	e00a      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004906:	e006      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004908:	bf00      	nop
 800490a:	e004      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800490c:	bf00      	nop
 800490e:	e002      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004910:	bf00      	nop
 8004912:	e000      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004914:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004916:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800491a:	2b00      	cmp	r3, #0
 800491c:	d10e      	bne.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800491e:	4b06      	ldr	r3, [pc, #24]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004922:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004926:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800492a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800492e:	4a02      	ldr	r2, [pc, #8]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004930:	430b      	orrs	r3, r1
 8004932:	6593      	str	r3, [r2, #88]	@ 0x58
 8004934:	e006      	b.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8004936:	bf00      	nop
 8004938:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800493c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004940:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004944:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800494c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004950:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004954:	2300      	movs	r3, #0
 8004956:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800495a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800495e:	460b      	mov	r3, r1
 8004960:	4313      	orrs	r3, r2
 8004962:	d055      	beq.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004964:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004968:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800496c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004970:	d033      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8004972:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004976:	d82c      	bhi.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004978:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800497c:	d02f      	beq.n	80049de <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800497e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004982:	d826      	bhi.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004984:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004988:	d02b      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800498a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800498e:	d820      	bhi.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004990:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004994:	d012      	beq.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8004996:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800499a:	d81a      	bhi.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800499c:	2b00      	cmp	r3, #0
 800499e:	d022      	beq.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80049a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049a4:	d115      	bne.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049aa:	3308      	adds	r3, #8
 80049ac:	2100      	movs	r1, #0
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 fdee 	bl	8005590 <RCCEx_PLL2_Config>
 80049b4:	4603      	mov	r3, r0
 80049b6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80049ba:	e015      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049c0:	3328      	adds	r3, #40	@ 0x28
 80049c2:	2102      	movs	r1, #2
 80049c4:	4618      	mov	r0, r3
 80049c6:	f000 fe95 	bl	80056f4 <RCCEx_PLL3_Config>
 80049ca:	4603      	mov	r3, r0
 80049cc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80049d0:	e00a      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80049d8:	e006      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80049da:	bf00      	nop
 80049dc:	e004      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80049de:	bf00      	nop
 80049e0:	e002      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80049e2:	bf00      	nop
 80049e4:	e000      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80049e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049e8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d10b      	bne.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80049f0:	4ba1      	ldr	r3, [pc, #644]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80049f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049f4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80049f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004a00:	4a9d      	ldr	r2, [pc, #628]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004a02:	430b      	orrs	r3, r1
 8004a04:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a06:	e003      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a08:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004a0c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004a10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a18:	f002 0308 	and.w	r3, r2, #8
 8004a1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a20:	2300      	movs	r3, #0
 8004a22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a26:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004a2a:	460b      	mov	r3, r1
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	d01e      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004a30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a3c:	d10c      	bne.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a42:	3328      	adds	r3, #40	@ 0x28
 8004a44:	2102      	movs	r1, #2
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 fe54 	bl	80056f4 <RCCEx_PLL3_Config>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d002      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004a58:	4b87      	ldr	r3, [pc, #540]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a5c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a60:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a68:	4a83      	ldr	r2, [pc, #524]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004a6a:	430b      	orrs	r3, r1
 8004a6c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a76:	f002 0310 	and.w	r3, r2, #16
 8004a7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a7e:	2300      	movs	r3, #0
 8004a80:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004a84:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004a88:	460b      	mov	r3, r1
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	d01e      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004a8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a92:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004a96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a9a:	d10c      	bne.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004aa0:	3328      	adds	r3, #40	@ 0x28
 8004aa2:	2102      	movs	r1, #2
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f000 fe25 	bl	80056f4 <RCCEx_PLL3_Config>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d002      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ab6:	4b70      	ldr	r3, [pc, #448]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004abe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ac2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004ac6:	4a6c      	ldr	r2, [pc, #432]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004ac8:	430b      	orrs	r3, r1
 8004aca:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004acc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004ad8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004adc:	2300      	movs	r3, #0
 8004ade:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ae2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	d03e      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004aec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004af0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004af4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004af8:	d022      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8004afa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004afe:	d81b      	bhi.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d003      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8004b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b08:	d00b      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8004b0a:	e015      	b.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b10:	3308      	adds	r3, #8
 8004b12:	2100      	movs	r1, #0
 8004b14:	4618      	mov	r0, r3
 8004b16:	f000 fd3b 	bl	8005590 <RCCEx_PLL2_Config>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004b20:	e00f      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b26:	3328      	adds	r3, #40	@ 0x28
 8004b28:	2102      	movs	r1, #2
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f000 fde2 	bl	80056f4 <RCCEx_PLL3_Config>
 8004b30:	4603      	mov	r3, r0
 8004b32:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004b36:	e004      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004b3e:	e000      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8004b40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b42:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10b      	bne.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b4a:	4b4b      	ldr	r3, [pc, #300]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b4e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004b52:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b56:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004b5a:	4a47      	ldr	r2, [pc, #284]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004b5c:	430b      	orrs	r3, r1
 8004b5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b60:	e003      	b.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b62:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004b66:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b72:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004b76:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b78:	2300      	movs	r3, #0
 8004b7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004b7c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004b80:	460b      	mov	r3, r1
 8004b82:	4313      	orrs	r3, r2
 8004b84:	d03b      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004b86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b92:	d01f      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8004b94:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b98:	d818      	bhi.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8004b9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b9e:	d003      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8004ba0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ba4:	d007      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8004ba6:	e011      	b.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ba8:	4b33      	ldr	r3, [pc, #204]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bac:	4a32      	ldr	r2, [pc, #200]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004bae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004bb4:	e00f      	b.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bba:	3328      	adds	r3, #40	@ 0x28
 8004bbc:	2101      	movs	r1, #1
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f000 fd98 	bl	80056f4 <RCCEx_PLL3_Config>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8004bca:	e004      	b.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004bd2:	e000      	b.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8004bd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bd6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10b      	bne.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004bde:	4b26      	ldr	r3, [pc, #152]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004be6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bee:	4a22      	ldr	r2, [pc, #136]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004bf0:	430b      	orrs	r3, r1
 8004bf2:	6553      	str	r3, [r2, #84]	@ 0x54
 8004bf4:	e003      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bf6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004bfa:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004bfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c06:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004c0a:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004c10:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004c14:	460b      	mov	r3, r1
 8004c16:	4313      	orrs	r3, r2
 8004c18:	d034      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004c1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d003      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8004c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c28:	d007      	beq.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8004c2a:	e011      	b.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c2c:	4b12      	ldr	r3, [pc, #72]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c30:	4a11      	ldr	r2, [pc, #68]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004c38:	e00e      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c3e:	3308      	adds	r3, #8
 8004c40:	2102      	movs	r1, #2
 8004c42:	4618      	mov	r0, r3
 8004c44:	f000 fca4 	bl	8005590 <RCCEx_PLL2_Config>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004c4e:	e003      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004c56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c58:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d10d      	bne.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004c60:	4b05      	ldr	r3, [pc, #20]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c64:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004c68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c6e:	4a02      	ldr	r2, [pc, #8]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c70:	430b      	orrs	r3, r1
 8004c72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c74:	e006      	b.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8004c76:	bf00      	nop
 8004c78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c7c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004c80:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004c84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c8c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004c90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c92:	2300      	movs	r3, #0
 8004c94:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c96:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	d00c      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004ca0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ca4:	3328      	adds	r3, #40	@ 0x28
 8004ca6:	2102      	movs	r1, #2
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f000 fd23 	bl	80056f4 <RCCEx_PLL3_Config>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d002      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004cba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004cc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8004cc8:	2300      	movs	r3, #0
 8004cca:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ccc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004cd0:	460b      	mov	r3, r1
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	d038      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004cd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ce2:	d018      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8004ce4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ce8:	d811      	bhi.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8004cea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cee:	d014      	beq.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8004cf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cf4:	d80b      	bhi.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d011      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8004cfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cfe:	d106      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d00:	4bc3      	ldr	r3, [pc, #780]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d04:	4ac2      	ldr	r2, [pc, #776]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004d06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004d0c:	e008      	b.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004d14:	e004      	b.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004d16:	bf00      	nop
 8004d18:	e002      	b.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004d1a:	bf00      	nop
 8004d1c:	e000      	b.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004d1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d20:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d10b      	bne.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d28:	4bb9      	ldr	r3, [pc, #740]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d2c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d38:	4ab5      	ldr	r2, [pc, #724]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004d3a:	430b      	orrs	r3, r1
 8004d3c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d3e:	e003      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d40:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004d44:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004d48:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d50:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004d54:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d56:	2300      	movs	r3, #0
 8004d58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d5a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004d5e:	460b      	mov	r3, r1
 8004d60:	4313      	orrs	r3, r2
 8004d62:	d009      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004d64:	4baa      	ldr	r3, [pc, #680]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004d66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d68:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004d6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d72:	4aa7      	ldr	r2, [pc, #668]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004d74:	430b      	orrs	r3, r1
 8004d76:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d78:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d80:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004d84:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d86:	2300      	movs	r3, #0
 8004d88:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d8a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004d8e:	460b      	mov	r3, r1
 8004d90:	4313      	orrs	r3, r2
 8004d92:	d009      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d94:	4b9e      	ldr	r3, [pc, #632]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004d96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d98:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004d9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004da2:	4a9b      	ldr	r2, [pc, #620]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004da4:	430b      	orrs	r3, r1
 8004da6:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8004da8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004db4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004db6:	2300      	movs	r3, #0
 8004db8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dba:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	d009      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8004dc4:	4b92      	ldr	r3, [pc, #584]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dc8:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8004dcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004dd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dd2:	4a8f      	ldr	r2, [pc, #572]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004dd4:	430b      	orrs	r3, r1
 8004dd6:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004dd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004de4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004de6:	2300      	movs	r3, #0
 8004de8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004dea:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004dee:	460b      	mov	r3, r1
 8004df0:	4313      	orrs	r3, r2
 8004df2:	d00e      	beq.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004df4:	4b86      	ldr	r3, [pc, #536]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	4a85      	ldr	r2, [pc, #532]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004dfa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004dfe:	6113      	str	r3, [r2, #16]
 8004e00:	4b83      	ldr	r3, [pc, #524]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e02:	6919      	ldr	r1, [r3, #16]
 8004e04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e08:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004e0c:	4a80      	ldr	r2, [pc, #512]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e0e:	430b      	orrs	r3, r1
 8004e10:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004e12:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e1a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e20:	2300      	movs	r3, #0
 8004e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e24:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004e28:	460b      	mov	r3, r1
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	d009      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004e2e:	4b78      	ldr	r3, [pc, #480]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e32:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004e36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e3c:	4a74      	ldr	r2, [pc, #464]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e3e:	430b      	orrs	r3, r1
 8004e40:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004e4e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e50:	2300      	movs	r3, #0
 8004e52:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e54:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004e58:	460b      	mov	r3, r1
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	d00a      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e5e:	4b6c      	ldr	r3, [pc, #432]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e62:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004e66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e6e:	4a68      	ldr	r2, [pc, #416]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e70:	430b      	orrs	r3, r1
 8004e72:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004e74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004e80:	f003 0301 	and.w	r3, r3, #1
 8004e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e86:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	d011      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e94:	3308      	adds	r3, #8
 8004e96:	2100      	movs	r1, #0
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f000 fb79 	bl	8005590 <RCCEx_PLL2_Config>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004ea4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d003      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004eb0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004eb4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	6239      	str	r1, [r7, #32]
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ec6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004eca:	460b      	mov	r3, r1
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	d011      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ed0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ed4:	3308      	adds	r3, #8
 8004ed6:	2101      	movs	r1, #1
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f000 fb59 	bl	8005590 <RCCEx_PLL2_Config>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004ee4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d003      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ef0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004ef4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efc:	2100      	movs	r1, #0
 8004efe:	61b9      	str	r1, [r7, #24]
 8004f00:	f003 0304 	and.w	r3, r3, #4
 8004f04:	61fb      	str	r3, [r7, #28]
 8004f06:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	d011      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f14:	3308      	adds	r3, #8
 8004f16:	2102      	movs	r1, #2
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f000 fb39 	bl	8005590 <RCCEx_PLL2_Config>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004f24:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d003      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f2c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f30:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004f34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	6139      	str	r1, [r7, #16]
 8004f40:	f003 0308 	and.w	r3, r3, #8
 8004f44:	617b      	str	r3, [r7, #20]
 8004f46:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004f4a:	460b      	mov	r3, r1
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	d011      	beq.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f54:	3328      	adds	r3, #40	@ 0x28
 8004f56:	2100      	movs	r1, #0
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f000 fbcb 	bl	80056f4 <RCCEx_PLL3_Config>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8004f64:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d003      	beq.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f6c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f70:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004f74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7c:	2100      	movs	r1, #0
 8004f7e:	60b9      	str	r1, [r7, #8]
 8004f80:	f003 0310 	and.w	r3, r3, #16
 8004f84:	60fb      	str	r3, [r7, #12]
 8004f86:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	d011      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f94:	3328      	adds	r3, #40	@ 0x28
 8004f96:	2101      	movs	r1, #1
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f000 fbab 	bl	80056f4 <RCCEx_PLL3_Config>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004fa4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d003      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004fb0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004fb4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	6039      	str	r1, [r7, #0]
 8004fc0:	f003 0320 	and.w	r3, r3, #32
 8004fc4:	607b      	str	r3, [r7, #4]
 8004fc6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004fca:	460b      	mov	r3, r1
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	d011      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004fd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004fd4:	3328      	adds	r3, #40	@ 0x28
 8004fd6:	2102      	movs	r1, #2
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f000 fb8b 	bl	80056f4 <RCCEx_PLL3_Config>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004fe4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d003      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ff0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 8004ff4:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	e000      	b.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
}
 8005002:	4618      	mov	r0, r3
 8005004:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8005008:	46bd      	mov	sp, r7
 800500a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800500e:	bf00      	nop
 8005010:	58024400 	.word	0x58024400

08005014 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8005018:	f7fe fda0 	bl	8003b5c <HAL_RCC_GetHCLKFreq>
 800501c:	4602      	mov	r2, r0
 800501e:	4b06      	ldr	r3, [pc, #24]	@ (8005038 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	091b      	lsrs	r3, r3, #4
 8005024:	f003 0307 	and.w	r3, r3, #7
 8005028:	4904      	ldr	r1, [pc, #16]	@ (800503c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800502a:	5ccb      	ldrb	r3, [r1, r3]
 800502c:	f003 031f 	and.w	r3, r3, #31
 8005030:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005034:	4618      	mov	r0, r3
 8005036:	bd80      	pop	{r7, pc}
 8005038:	58024400 	.word	0x58024400
 800503c:	0800f244 	.word	0x0800f244

08005040 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005040:	b480      	push	{r7}
 8005042:	b089      	sub	sp, #36	@ 0x24
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005048:	4ba1      	ldr	r3, [pc, #644]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800504a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800504c:	f003 0303 	and.w	r3, r3, #3
 8005050:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005052:	4b9f      	ldr	r3, [pc, #636]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005056:	0b1b      	lsrs	r3, r3, #12
 8005058:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800505c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800505e:	4b9c      	ldr	r3, [pc, #624]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005062:	091b      	lsrs	r3, r3, #4
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800506a:	4b99      	ldr	r3, [pc, #612]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800506c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800506e:	08db      	lsrs	r3, r3, #3
 8005070:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	fb02 f303 	mul.w	r3, r2, r3
 800507a:	ee07 3a90 	vmov	s15, r3
 800507e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005082:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	2b00      	cmp	r3, #0
 800508a:	f000 8111 	beq.w	80052b0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	2b02      	cmp	r3, #2
 8005092:	f000 8083 	beq.w	800519c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	2b02      	cmp	r3, #2
 800509a:	f200 80a1 	bhi.w	80051e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d056      	beq.n	8005158 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80050aa:	e099      	b.n	80051e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80050ac:	4b88      	ldr	r3, [pc, #544]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 0320 	and.w	r3, r3, #32
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d02d      	beq.n	8005114 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80050b8:	4b85      	ldr	r3, [pc, #532]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	08db      	lsrs	r3, r3, #3
 80050be:	f003 0303 	and.w	r3, r3, #3
 80050c2:	4a84      	ldr	r2, [pc, #528]	@ (80052d4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80050c4:	fa22 f303 	lsr.w	r3, r2, r3
 80050c8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	ee07 3a90 	vmov	s15, r3
 80050d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	ee07 3a90 	vmov	s15, r3
 80050da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050e2:	4b7b      	ldr	r3, [pc, #492]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050ea:	ee07 3a90 	vmov	s15, r3
 80050ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80050f6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80052d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80050fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005102:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005106:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800510a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800510e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005112:	e087      	b.n	8005224 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	ee07 3a90 	vmov	s15, r3
 800511a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800511e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80052dc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005122:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005126:	4b6a      	ldr	r3, [pc, #424]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800512e:	ee07 3a90 	vmov	s15, r3
 8005132:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005136:	ed97 6a03 	vldr	s12, [r7, #12]
 800513a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80052d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800513e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005142:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005146:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800514a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800514e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005152:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005156:	e065      	b.n	8005224 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	ee07 3a90 	vmov	s15, r3
 800515e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005162:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80052e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005166:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800516a:	4b59      	ldr	r3, [pc, #356]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800516c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800516e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005172:	ee07 3a90 	vmov	s15, r3
 8005176:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800517a:	ed97 6a03 	vldr	s12, [r7, #12]
 800517e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80052d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005182:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005186:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800518a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800518e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005192:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005196:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800519a:	e043      	b.n	8005224 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	ee07 3a90 	vmov	s15, r3
 80051a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051a6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80052e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80051aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051ae:	4b48      	ldr	r3, [pc, #288]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051b6:	ee07 3a90 	vmov	s15, r3
 80051ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051be:	ed97 6a03 	vldr	s12, [r7, #12]
 80051c2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80052d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80051c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051de:	e021      	b.n	8005224 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	ee07 3a90 	vmov	s15, r3
 80051e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80052e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80051ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051f2:	4b37      	ldr	r3, [pc, #220]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051fa:	ee07 3a90 	vmov	s15, r3
 80051fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005202:	ed97 6a03 	vldr	s12, [r7, #12]
 8005206:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80052d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800520a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800520e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005212:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005216:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800521a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800521e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005222:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005224:	4b2a      	ldr	r3, [pc, #168]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005228:	0a5b      	lsrs	r3, r3, #9
 800522a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800522e:	ee07 3a90 	vmov	s15, r3
 8005232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005236:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800523a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800523e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005242:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005246:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800524a:	ee17 2a90 	vmov	r2, s15
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005252:	4b1f      	ldr	r3, [pc, #124]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005256:	0c1b      	lsrs	r3, r3, #16
 8005258:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800525c:	ee07 3a90 	vmov	s15, r3
 8005260:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005264:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005268:	ee37 7a87 	vadd.f32	s14, s15, s14
 800526c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005270:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005274:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005278:	ee17 2a90 	vmov	r2, s15
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005280:	4b13      	ldr	r3, [pc, #76]	@ (80052d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005284:	0e1b      	lsrs	r3, r3, #24
 8005286:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800528a:	ee07 3a90 	vmov	s15, r3
 800528e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005292:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005296:	ee37 7a87 	vadd.f32	s14, s15, s14
 800529a:	edd7 6a07 	vldr	s13, [r7, #28]
 800529e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052a6:	ee17 2a90 	vmov	r2, s15
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80052ae:	e008      	b.n	80052c2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	609a      	str	r2, [r3, #8]
}
 80052c2:	bf00      	nop
 80052c4:	3724      	adds	r7, #36	@ 0x24
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	58024400 	.word	0x58024400
 80052d4:	03d09000 	.word	0x03d09000
 80052d8:	46000000 	.word	0x46000000
 80052dc:	4c742400 	.word	0x4c742400
 80052e0:	4a742400 	.word	0x4a742400
 80052e4:	4bb71b00 	.word	0x4bb71b00

080052e8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b089      	sub	sp, #36	@ 0x24
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80052f0:	4ba1      	ldr	r3, [pc, #644]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052f4:	f003 0303 	and.w	r3, r3, #3
 80052f8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80052fa:	4b9f      	ldr	r3, [pc, #636]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052fe:	0d1b      	lsrs	r3, r3, #20
 8005300:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005304:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005306:	4b9c      	ldr	r3, [pc, #624]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800530a:	0a1b      	lsrs	r3, r3, #8
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005312:	4b99      	ldr	r3, [pc, #612]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005316:	08db      	lsrs	r3, r3, #3
 8005318:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800531c:	693a      	ldr	r2, [r7, #16]
 800531e:	fb02 f303 	mul.w	r3, r2, r3
 8005322:	ee07 3a90 	vmov	s15, r3
 8005326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800532a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2b00      	cmp	r3, #0
 8005332:	f000 8111 	beq.w	8005558 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	2b02      	cmp	r3, #2
 800533a:	f000 8083 	beq.w	8005444 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	2b02      	cmp	r3, #2
 8005342:	f200 80a1 	bhi.w	8005488 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d003      	beq.n	8005354 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	2b01      	cmp	r3, #1
 8005350:	d056      	beq.n	8005400 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005352:	e099      	b.n	8005488 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005354:	4b88      	ldr	r3, [pc, #544]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0320 	and.w	r3, r3, #32
 800535c:	2b00      	cmp	r3, #0
 800535e:	d02d      	beq.n	80053bc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005360:	4b85      	ldr	r3, [pc, #532]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	08db      	lsrs	r3, r3, #3
 8005366:	f003 0303 	and.w	r3, r3, #3
 800536a:	4a84      	ldr	r2, [pc, #528]	@ (800557c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800536c:	fa22 f303 	lsr.w	r3, r2, r3
 8005370:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	ee07 3a90 	vmov	s15, r3
 8005378:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	ee07 3a90 	vmov	s15, r3
 8005382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800538a:	4b7b      	ldr	r3, [pc, #492]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800538c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005392:	ee07 3a90 	vmov	s15, r3
 8005396:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800539a:	ed97 6a03 	vldr	s12, [r7, #12]
 800539e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005580 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80053a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053b6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80053ba:	e087      	b.n	80054cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	ee07 3a90 	vmov	s15, r3
 80053c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053c6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005584 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80053ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053ce:	4b6a      	ldr	r3, [pc, #424]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053d6:	ee07 3a90 	vmov	s15, r3
 80053da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053de:	ed97 6a03 	vldr	s12, [r7, #12]
 80053e2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005580 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80053e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053fe:	e065      	b.n	80054cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	ee07 3a90 	vmov	s15, r3
 8005406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800540a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005588 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800540e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005412:	4b59      	ldr	r3, [pc, #356]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005416:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800541a:	ee07 3a90 	vmov	s15, r3
 800541e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005422:	ed97 6a03 	vldr	s12, [r7, #12]
 8005426:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005580 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800542a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800542e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005432:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005436:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800543a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800543e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005442:	e043      	b.n	80054cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	ee07 3a90 	vmov	s15, r3
 800544a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800544e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800558c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005452:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005456:	4b48      	ldr	r3, [pc, #288]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800545e:	ee07 3a90 	vmov	s15, r3
 8005462:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005466:	ed97 6a03 	vldr	s12, [r7, #12]
 800546a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005580 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800546e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005472:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005476:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800547a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800547e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005482:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005486:	e021      	b.n	80054cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	ee07 3a90 	vmov	s15, r3
 800548e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005492:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005588 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005496:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800549a:	4b37      	ldr	r3, [pc, #220]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800549c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800549e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a2:	ee07 3a90 	vmov	s15, r3
 80054a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80054ae:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005580 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80054b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054ca:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80054cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d0:	0a5b      	lsrs	r3, r3, #9
 80054d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054d6:	ee07 3a90 	vmov	s15, r3
 80054da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80054e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80054ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054f2:	ee17 2a90 	vmov	r2, s15
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80054fa:	4b1f      	ldr	r3, [pc, #124]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fe:	0c1b      	lsrs	r3, r3, #16
 8005500:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005504:	ee07 3a90 	vmov	s15, r3
 8005508:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800550c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005510:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005514:	edd7 6a07 	vldr	s13, [r7, #28]
 8005518:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800551c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005520:	ee17 2a90 	vmov	r2, s15
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005528:	4b13      	ldr	r3, [pc, #76]	@ (8005578 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800552a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552c:	0e1b      	lsrs	r3, r3, #24
 800552e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005532:	ee07 3a90 	vmov	s15, r3
 8005536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800553a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800553e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005542:	edd7 6a07 	vldr	s13, [r7, #28]
 8005546:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800554a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800554e:	ee17 2a90 	vmov	r2, s15
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005556:	e008      	b.n	800556a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	609a      	str	r2, [r3, #8]
}
 800556a:	bf00      	nop
 800556c:	3724      	adds	r7, #36	@ 0x24
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop
 8005578:	58024400 	.word	0x58024400
 800557c:	03d09000 	.word	0x03d09000
 8005580:	46000000 	.word	0x46000000
 8005584:	4c742400 	.word	0x4c742400
 8005588:	4a742400 	.word	0x4a742400
 800558c:	4bb71b00 	.word	0x4bb71b00

08005590 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b084      	sub	sp, #16
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800559a:	2300      	movs	r3, #0
 800559c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800559e:	4b53      	ldr	r3, [pc, #332]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 80055a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a2:	f003 0303 	and.w	r3, r3, #3
 80055a6:	2b03      	cmp	r3, #3
 80055a8:	d101      	bne.n	80055ae <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e099      	b.n	80056e2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80055ae:	4b4f      	ldr	r3, [pc, #316]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a4e      	ldr	r2, [pc, #312]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 80055b4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80055b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055ba:	f7fc f9cf 	bl	800195c <HAL_GetTick>
 80055be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80055c0:	e008      	b.n	80055d4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80055c2:	f7fc f9cb 	bl	800195c <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d901      	bls.n	80055d4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e086      	b.n	80056e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80055d4:	4b45      	ldr	r3, [pc, #276]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1f0      	bne.n	80055c2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80055e0:	4b42      	ldr	r3, [pc, #264]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 80055e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	031b      	lsls	r3, r3, #12
 80055ee:	493f      	ldr	r1, [pc, #252]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 80055f0:	4313      	orrs	r3, r2
 80055f2:	628b      	str	r3, [r1, #40]	@ 0x28
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	3b01      	subs	r3, #1
 8005604:	025b      	lsls	r3, r3, #9
 8005606:	b29b      	uxth	r3, r3
 8005608:	431a      	orrs	r2, r3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	3b01      	subs	r3, #1
 8005610:	041b      	lsls	r3, r3, #16
 8005612:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005616:	431a      	orrs	r2, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	3b01      	subs	r3, #1
 800561e:	061b      	lsls	r3, r3, #24
 8005620:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005624:	4931      	ldr	r1, [pc, #196]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 8005626:	4313      	orrs	r3, r2
 8005628:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800562a:	4b30      	ldr	r3, [pc, #192]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 800562c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800562e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	492d      	ldr	r1, [pc, #180]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 8005638:	4313      	orrs	r3, r2
 800563a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800563c:	4b2b      	ldr	r3, [pc, #172]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 800563e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005640:	f023 0220 	bic.w	r2, r3, #32
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	699b      	ldr	r3, [r3, #24]
 8005648:	4928      	ldr	r1, [pc, #160]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 800564a:	4313      	orrs	r3, r2
 800564c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800564e:	4b27      	ldr	r3, [pc, #156]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 8005650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005652:	4a26      	ldr	r2, [pc, #152]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 8005654:	f023 0310 	bic.w	r3, r3, #16
 8005658:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800565a:	4b24      	ldr	r3, [pc, #144]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 800565c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800565e:	4b24      	ldr	r3, [pc, #144]	@ (80056f0 <RCCEx_PLL2_Config+0x160>)
 8005660:	4013      	ands	r3, r2
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	69d2      	ldr	r2, [r2, #28]
 8005666:	00d2      	lsls	r2, r2, #3
 8005668:	4920      	ldr	r1, [pc, #128]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 800566a:	4313      	orrs	r3, r2
 800566c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800566e:	4b1f      	ldr	r3, [pc, #124]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 8005670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005672:	4a1e      	ldr	r2, [pc, #120]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 8005674:	f043 0310 	orr.w	r3, r3, #16
 8005678:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d106      	bne.n	800568e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005680:	4b1a      	ldr	r3, [pc, #104]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 8005682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005684:	4a19      	ldr	r2, [pc, #100]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 8005686:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800568a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800568c:	e00f      	b.n	80056ae <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b01      	cmp	r3, #1
 8005692:	d106      	bne.n	80056a2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005694:	4b15      	ldr	r3, [pc, #84]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 8005696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005698:	4a14      	ldr	r2, [pc, #80]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 800569a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800569e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80056a0:	e005      	b.n	80056ae <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80056a2:	4b12      	ldr	r3, [pc, #72]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 80056a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a6:	4a11      	ldr	r2, [pc, #68]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 80056a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80056ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80056ae:	4b0f      	ldr	r3, [pc, #60]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a0e      	ldr	r2, [pc, #56]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 80056b4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80056b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056ba:	f7fc f94f 	bl	800195c <HAL_GetTick>
 80056be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80056c0:	e008      	b.n	80056d4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80056c2:	f7fc f94b 	bl	800195c <HAL_GetTick>
 80056c6:	4602      	mov	r2, r0
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	1ad3      	subs	r3, r2, r3
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	d901      	bls.n	80056d4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80056d0:	2303      	movs	r3, #3
 80056d2:	e006      	b.n	80056e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80056d4:	4b05      	ldr	r3, [pc, #20]	@ (80056ec <RCCEx_PLL2_Config+0x15c>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d0f0      	beq.n	80056c2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80056e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3710      	adds	r7, #16
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	58024400 	.word	0x58024400
 80056f0:	ffff0007 	.word	0xffff0007

080056f4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056fe:	2300      	movs	r3, #0
 8005700:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005702:	4b53      	ldr	r3, [pc, #332]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 8005704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005706:	f003 0303 	and.w	r3, r3, #3
 800570a:	2b03      	cmp	r3, #3
 800570c:	d101      	bne.n	8005712 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e099      	b.n	8005846 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005712:	4b4f      	ldr	r3, [pc, #316]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a4e      	ldr	r2, [pc, #312]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 8005718:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800571c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800571e:	f7fc f91d 	bl	800195c <HAL_GetTick>
 8005722:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005724:	e008      	b.n	8005738 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005726:	f7fc f919 	bl	800195c <HAL_GetTick>
 800572a:	4602      	mov	r2, r0
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	2b02      	cmp	r3, #2
 8005732:	d901      	bls.n	8005738 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	e086      	b.n	8005846 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005738:	4b45      	ldr	r3, [pc, #276]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1f0      	bne.n	8005726 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005744:	4b42      	ldr	r3, [pc, #264]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 8005746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005748:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	051b      	lsls	r3, r3, #20
 8005752:	493f      	ldr	r1, [pc, #252]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 8005754:	4313      	orrs	r3, r2
 8005756:	628b      	str	r3, [r1, #40]	@ 0x28
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	3b01      	subs	r3, #1
 800575e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	3b01      	subs	r3, #1
 8005768:	025b      	lsls	r3, r3, #9
 800576a:	b29b      	uxth	r3, r3
 800576c:	431a      	orrs	r2, r3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	3b01      	subs	r3, #1
 8005774:	041b      	lsls	r3, r3, #16
 8005776:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800577a:	431a      	orrs	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	3b01      	subs	r3, #1
 8005782:	061b      	lsls	r3, r3, #24
 8005784:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005788:	4931      	ldr	r1, [pc, #196]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 800578a:	4313      	orrs	r3, r2
 800578c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800578e:	4b30      	ldr	r3, [pc, #192]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 8005790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005792:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	492d      	ldr	r1, [pc, #180]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 800579c:	4313      	orrs	r3, r2
 800579e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80057a0:	4b2b      	ldr	r3, [pc, #172]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	4928      	ldr	r1, [pc, #160]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057ae:	4313      	orrs	r3, r2
 80057b0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80057b2:	4b27      	ldr	r3, [pc, #156]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b6:	4a26      	ldr	r2, [pc, #152]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80057be:	4b24      	ldr	r3, [pc, #144]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057c2:	4b24      	ldr	r3, [pc, #144]	@ (8005854 <RCCEx_PLL3_Config+0x160>)
 80057c4:	4013      	ands	r3, r2
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	69d2      	ldr	r2, [r2, #28]
 80057ca:	00d2      	lsls	r2, r2, #3
 80057cc:	4920      	ldr	r1, [pc, #128]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057ce:	4313      	orrs	r3, r2
 80057d0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80057d2:	4b1f      	ldr	r3, [pc, #124]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d106      	bne.n	80057f2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80057e4:	4b1a      	ldr	r3, [pc, #104]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e8:	4a19      	ldr	r2, [pc, #100]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80057ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80057f0:	e00f      	b.n	8005812 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d106      	bne.n	8005806 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80057f8:	4b15      	ldr	r3, [pc, #84]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fc:	4a14      	ldr	r2, [pc, #80]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 80057fe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005802:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005804:	e005      	b.n	8005812 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005806:	4b12      	ldr	r3, [pc, #72]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 8005808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580a:	4a11      	ldr	r2, [pc, #68]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 800580c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005810:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005812:	4b0f      	ldr	r3, [pc, #60]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a0e      	ldr	r2, [pc, #56]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 8005818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800581c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800581e:	f7fc f89d 	bl	800195c <HAL_GetTick>
 8005822:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005824:	e008      	b.n	8005838 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005826:	f7fc f899 	bl	800195c <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	2b02      	cmp	r3, #2
 8005832:	d901      	bls.n	8005838 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e006      	b.n	8005846 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005838:	4b05      	ldr	r3, [pc, #20]	@ (8005850 <RCCEx_PLL3_Config+0x15c>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d0f0      	beq.n	8005826 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005844:	7bfb      	ldrb	r3, [r7, #15]
}
 8005846:	4618      	mov	r0, r3
 8005848:	3710      	adds	r7, #16
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop
 8005850:	58024400 	.word	0x58024400
 8005854:	ffff0007 	.word	0xffff0007

08005858 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d101      	bne.n	800586a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e049      	b.n	80058fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b00      	cmp	r3, #0
 8005874:	d106      	bne.n	8005884 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f841 	bl	8005906 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2202      	movs	r2, #2
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	3304      	adds	r3, #4
 8005894:	4619      	mov	r1, r3
 8005896:	4610      	mov	r0, r2
 8005898:	f000 f9e8 	bl	8005c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3708      	adds	r7, #8
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005906:	b480      	push	{r7}
 8005908:	b083      	sub	sp, #12
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800590e:	bf00      	nop
 8005910:	370c      	adds	r7, #12
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
	...

0800591c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800591c:	b480      	push	{r7}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b01      	cmp	r3, #1
 800592e:	d001      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e054      	b.n	80059de <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2202      	movs	r2, #2
 8005938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68da      	ldr	r2, [r3, #12]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f042 0201 	orr.w	r2, r2, #1
 800594a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a26      	ldr	r2, [pc, #152]	@ (80059ec <HAL_TIM_Base_Start_IT+0xd0>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d022      	beq.n	800599c <HAL_TIM_Base_Start_IT+0x80>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800595e:	d01d      	beq.n	800599c <HAL_TIM_Base_Start_IT+0x80>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a22      	ldr	r2, [pc, #136]	@ (80059f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d018      	beq.n	800599c <HAL_TIM_Base_Start_IT+0x80>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a21      	ldr	r2, [pc, #132]	@ (80059f4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d013      	beq.n	800599c <HAL_TIM_Base_Start_IT+0x80>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a1f      	ldr	r2, [pc, #124]	@ (80059f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d00e      	beq.n	800599c <HAL_TIM_Base_Start_IT+0x80>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a1e      	ldr	r2, [pc, #120]	@ (80059fc <HAL_TIM_Base_Start_IT+0xe0>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d009      	beq.n	800599c <HAL_TIM_Base_Start_IT+0x80>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a1c      	ldr	r2, [pc, #112]	@ (8005a00 <HAL_TIM_Base_Start_IT+0xe4>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d004      	beq.n	800599c <HAL_TIM_Base_Start_IT+0x80>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a1b      	ldr	r2, [pc, #108]	@ (8005a04 <HAL_TIM_Base_Start_IT+0xe8>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d115      	bne.n	80059c8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	689a      	ldr	r2, [r3, #8]
 80059a2:	4b19      	ldr	r3, [pc, #100]	@ (8005a08 <HAL_TIM_Base_Start_IT+0xec>)
 80059a4:	4013      	ands	r3, r2
 80059a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2b06      	cmp	r3, #6
 80059ac:	d015      	beq.n	80059da <HAL_TIM_Base_Start_IT+0xbe>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059b4:	d011      	beq.n	80059da <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f042 0201 	orr.w	r2, r2, #1
 80059c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059c6:	e008      	b.n	80059da <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f042 0201 	orr.w	r2, r2, #1
 80059d6:	601a      	str	r2, [r3, #0]
 80059d8:	e000      	b.n	80059dc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3714      	adds	r7, #20
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop
 80059ec:	40010000 	.word	0x40010000
 80059f0:	40000400 	.word	0x40000400
 80059f4:	40000800 	.word	0x40000800
 80059f8:	40000c00 	.word	0x40000c00
 80059fc:	40010400 	.word	0x40010400
 8005a00:	40001800 	.word	0x40001800
 8005a04:	40014000 	.word	0x40014000
 8005a08:	00010007 	.word	0x00010007

08005a0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	f003 0302 	and.w	r3, r3, #2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d020      	beq.n	8005a70 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f003 0302 	and.w	r3, r3, #2
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d01b      	beq.n	8005a70 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f06f 0202 	mvn.w	r2, #2
 8005a40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2201      	movs	r2, #1
 8005a46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	699b      	ldr	r3, [r3, #24]
 8005a4e:	f003 0303 	and.w	r3, r3, #3
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d003      	beq.n	8005a5e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 f8e9 	bl	8005c2e <HAL_TIM_IC_CaptureCallback>
 8005a5c:	e005      	b.n	8005a6a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 f8db 	bl	8005c1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f000 f8ec 	bl	8005c42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	f003 0304 	and.w	r3, r3, #4
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d020      	beq.n	8005abc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f003 0304 	and.w	r3, r3, #4
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d01b      	beq.n	8005abc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f06f 0204 	mvn.w	r2, #4
 8005a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2202      	movs	r2, #2
 8005a92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	699b      	ldr	r3, [r3, #24]
 8005a9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d003      	beq.n	8005aaa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 f8c3 	bl	8005c2e <HAL_TIM_IC_CaptureCallback>
 8005aa8:	e005      	b.n	8005ab6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 f8b5 	bl	8005c1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f000 f8c6 	bl	8005c42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	f003 0308 	and.w	r3, r3, #8
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d020      	beq.n	8005b08 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f003 0308 	and.w	r3, r3, #8
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d01b      	beq.n	8005b08 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f06f 0208 	mvn.w	r2, #8
 8005ad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2204      	movs	r2, #4
 8005ade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	69db      	ldr	r3, [r3, #28]
 8005ae6:	f003 0303 	and.w	r3, r3, #3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d003      	beq.n	8005af6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 f89d 	bl	8005c2e <HAL_TIM_IC_CaptureCallback>
 8005af4:	e005      	b.n	8005b02 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 f88f 	bl	8005c1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 f8a0 	bl	8005c42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	f003 0310 	and.w	r3, r3, #16
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d020      	beq.n	8005b54 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f003 0310 	and.w	r3, r3, #16
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d01b      	beq.n	8005b54 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f06f 0210 	mvn.w	r2, #16
 8005b24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2208      	movs	r2, #8
 8005b2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	69db      	ldr	r3, [r3, #28]
 8005b32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d003      	beq.n	8005b42 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 f877 	bl	8005c2e <HAL_TIM_IC_CaptureCallback>
 8005b40:	e005      	b.n	8005b4e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 f869 	bl	8005c1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 f87a 	bl	8005c42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	f003 0301 	and.w	r3, r3, #1
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00c      	beq.n	8005b78 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f003 0301 	and.w	r3, r3, #1
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d007      	beq.n	8005b78 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f06f 0201 	mvn.w	r2, #1
 8005b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f7fb faaa 	bl	80010cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d104      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d00c      	beq.n	8005ba6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d007      	beq.n	8005ba6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005b9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 f913 	bl	8005dcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00c      	beq.n	8005bca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d007      	beq.n	8005bca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005bc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f000 f90b 	bl	8005de0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00c      	beq.n	8005bee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d007      	beq.n	8005bee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 f834 	bl	8005c56 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	f003 0320 	and.w	r3, r3, #32
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00c      	beq.n	8005c12 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f003 0320 	and.w	r3, r3, #32
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d007      	beq.n	8005c12 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f06f 0220 	mvn.w	r2, #32
 8005c0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f8d3 	bl	8005db8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c12:	bf00      	nop
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	b083      	sub	sp, #12
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c22:	bf00      	nop
 8005c24:	370c      	adds	r7, #12
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr

08005c2e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c2e:	b480      	push	{r7}
 8005c30:	b083      	sub	sp, #12
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c36:	bf00      	nop
 8005c38:	370c      	adds	r7, #12
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr

08005c42 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c42:	b480      	push	{r7}
 8005c44:	b083      	sub	sp, #12
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c4a:	bf00      	nop
 8005c4c:	370c      	adds	r7, #12
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr

08005c56 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c56:	b480      	push	{r7}
 8005c58:	b083      	sub	sp, #12
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c5e:	bf00      	nop
 8005c60:	370c      	adds	r7, #12
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
	...

08005c6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	4a46      	ldr	r2, [pc, #280]	@ (8005d98 <TIM_Base_SetConfig+0x12c>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d013      	beq.n	8005cac <TIM_Base_SetConfig+0x40>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c8a:	d00f      	beq.n	8005cac <TIM_Base_SetConfig+0x40>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a43      	ldr	r2, [pc, #268]	@ (8005d9c <TIM_Base_SetConfig+0x130>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d00b      	beq.n	8005cac <TIM_Base_SetConfig+0x40>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a42      	ldr	r2, [pc, #264]	@ (8005da0 <TIM_Base_SetConfig+0x134>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d007      	beq.n	8005cac <TIM_Base_SetConfig+0x40>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a41      	ldr	r2, [pc, #260]	@ (8005da4 <TIM_Base_SetConfig+0x138>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d003      	beq.n	8005cac <TIM_Base_SetConfig+0x40>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a40      	ldr	r2, [pc, #256]	@ (8005da8 <TIM_Base_SetConfig+0x13c>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d108      	bne.n	8005cbe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4a35      	ldr	r2, [pc, #212]	@ (8005d98 <TIM_Base_SetConfig+0x12c>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d01f      	beq.n	8005d06 <TIM_Base_SetConfig+0x9a>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ccc:	d01b      	beq.n	8005d06 <TIM_Base_SetConfig+0x9a>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a32      	ldr	r2, [pc, #200]	@ (8005d9c <TIM_Base_SetConfig+0x130>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d017      	beq.n	8005d06 <TIM_Base_SetConfig+0x9a>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a31      	ldr	r2, [pc, #196]	@ (8005da0 <TIM_Base_SetConfig+0x134>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d013      	beq.n	8005d06 <TIM_Base_SetConfig+0x9a>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a30      	ldr	r2, [pc, #192]	@ (8005da4 <TIM_Base_SetConfig+0x138>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d00f      	beq.n	8005d06 <TIM_Base_SetConfig+0x9a>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a2f      	ldr	r2, [pc, #188]	@ (8005da8 <TIM_Base_SetConfig+0x13c>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d00b      	beq.n	8005d06 <TIM_Base_SetConfig+0x9a>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a2e      	ldr	r2, [pc, #184]	@ (8005dac <TIM_Base_SetConfig+0x140>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d007      	beq.n	8005d06 <TIM_Base_SetConfig+0x9a>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a2d      	ldr	r2, [pc, #180]	@ (8005db0 <TIM_Base_SetConfig+0x144>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d003      	beq.n	8005d06 <TIM_Base_SetConfig+0x9a>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a2c      	ldr	r2, [pc, #176]	@ (8005db4 <TIM_Base_SetConfig+0x148>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d108      	bne.n	8005d18 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	68fa      	ldr	r2, [r7, #12]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68fa      	ldr	r2, [r7, #12]
 8005d2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	689a      	ldr	r2, [r3, #8]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4a16      	ldr	r2, [pc, #88]	@ (8005d98 <TIM_Base_SetConfig+0x12c>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d00f      	beq.n	8005d64 <TIM_Base_SetConfig+0xf8>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a18      	ldr	r2, [pc, #96]	@ (8005da8 <TIM_Base_SetConfig+0x13c>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d00b      	beq.n	8005d64 <TIM_Base_SetConfig+0xf8>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a17      	ldr	r2, [pc, #92]	@ (8005dac <TIM_Base_SetConfig+0x140>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d007      	beq.n	8005d64 <TIM_Base_SetConfig+0xf8>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a16      	ldr	r2, [pc, #88]	@ (8005db0 <TIM_Base_SetConfig+0x144>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d003      	beq.n	8005d64 <TIM_Base_SetConfig+0xf8>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a15      	ldr	r2, [pc, #84]	@ (8005db4 <TIM_Base_SetConfig+0x148>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d103      	bne.n	8005d6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	691a      	ldr	r2, [r3, #16]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	f003 0301 	and.w	r3, r3, #1
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d105      	bne.n	8005d8a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	f023 0201 	bic.w	r2, r3, #1
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	611a      	str	r2, [r3, #16]
  }
}
 8005d8a:	bf00      	nop
 8005d8c:	3714      	adds	r7, #20
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	40010000 	.word	0x40010000
 8005d9c:	40000400 	.word	0x40000400
 8005da0:	40000800 	.word	0x40000800
 8005da4:	40000c00 	.word	0x40000c00
 8005da8:	40010400 	.word	0x40010400
 8005dac:	40014000 	.word	0x40014000
 8005db0:	40014400 	.word	0x40014400
 8005db4:	40014800 	.word	0x40014800

08005db8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e042      	b.n	8005e8c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d106      	bne.n	8005e1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f7fb fcbb 	bl	8001794 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2224      	movs	r2, #36	@ 0x24
 8005e22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f022 0201 	bic.w	r2, r2, #1
 8005e34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d002      	beq.n	8005e44 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 ff22 	bl	8006c88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 f8b3 	bl	8005fb0 <UART_SetConfig>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d101      	bne.n	8005e54 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e01b      	b.n	8005e8c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	685a      	ldr	r2, [r3, #4]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	689a      	ldr	r2, [r3, #8]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f042 0201 	orr.w	r2, r2, #1
 8005e82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 ffa1 	bl	8006dcc <UART_CheckIdleState>
 8005e8a:	4603      	mov	r3, r0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3708      	adds	r7, #8
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b08a      	sub	sp, #40	@ 0x28
 8005e98:	af02      	add	r7, sp, #8
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	603b      	str	r3, [r7, #0]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eaa:	2b20      	cmp	r3, #32
 8005eac:	d17b      	bne.n	8005fa6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <HAL_UART_Transmit+0x26>
 8005eb4:	88fb      	ldrh	r3, [r7, #6]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d101      	bne.n	8005ebe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e074      	b.n	8005fa8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2221      	movs	r2, #33	@ 0x21
 8005eca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ece:	f7fb fd45 	bl	800195c <HAL_GetTick>
 8005ed2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	88fa      	ldrh	r2, [r7, #6]
 8005ed8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	88fa      	ldrh	r2, [r7, #6]
 8005ee0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eec:	d108      	bne.n	8005f00 <HAL_UART_Transmit+0x6c>
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d104      	bne.n	8005f00 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	61bb      	str	r3, [r7, #24]
 8005efe:	e003      	b.n	8005f08 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f04:	2300      	movs	r3, #0
 8005f06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f08:	e030      	b.n	8005f6c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	9300      	str	r3, [sp, #0]
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2200      	movs	r2, #0
 8005f12:	2180      	movs	r1, #128	@ 0x80
 8005f14:	68f8      	ldr	r0, [r7, #12]
 8005f16:	f001 f803 	bl	8006f20 <UART_WaitOnFlagUntilTimeout>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d005      	beq.n	8005f2c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2220      	movs	r2, #32
 8005f24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e03d      	b.n	8005fa8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10b      	bne.n	8005f4a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	881b      	ldrh	r3, [r3, #0]
 8005f36:	461a      	mov	r2, r3
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f40:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	3302      	adds	r3, #2
 8005f46:	61bb      	str	r3, [r7, #24]
 8005f48:	e007      	b.n	8005f5a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	781a      	ldrb	r2, [r3, #0]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	3301      	adds	r3, #1
 8005f58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	3b01      	subs	r3, #1
 8005f64:	b29a      	uxth	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d1c8      	bne.n	8005f0a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	9300      	str	r3, [sp, #0]
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	2140      	movs	r1, #64	@ 0x40
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f000 ffcc 	bl	8006f20 <UART_WaitOnFlagUntilTimeout>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d005      	beq.n	8005f9a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2220      	movs	r2, #32
 8005f92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e006      	b.n	8005fa8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	e000      	b.n	8005fa8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005fa6:	2302      	movs	r3, #2
  }
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3720      	adds	r7, #32
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fb4:	b092      	sub	sp, #72	@ 0x48
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	689a      	ldr	r2, [r3, #8]
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	431a      	orrs	r2, r3
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	69db      	ldr	r3, [r3, #28]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	4bbe      	ldr	r3, [pc, #760]	@ (80062d8 <UART_SetConfig+0x328>)
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	6812      	ldr	r2, [r2, #0]
 8005fe6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005fe8:	430b      	orrs	r3, r1
 8005fea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	68da      	ldr	r2, [r3, #12]
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	430a      	orrs	r2, r1
 8006000:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	699b      	ldr	r3, [r3, #24]
 8006006:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4ab3      	ldr	r2, [pc, #716]	@ (80062dc <UART_SetConfig+0x32c>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d004      	beq.n	800601c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006018:	4313      	orrs	r3, r2
 800601a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	689a      	ldr	r2, [r3, #8]
 8006022:	4baf      	ldr	r3, [pc, #700]	@ (80062e0 <UART_SetConfig+0x330>)
 8006024:	4013      	ands	r3, r2
 8006026:	697a      	ldr	r2, [r7, #20]
 8006028:	6812      	ldr	r2, [r2, #0]
 800602a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800602c:	430b      	orrs	r3, r1
 800602e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006036:	f023 010f 	bic.w	r1, r3, #15
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	430a      	orrs	r2, r1
 8006044:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4aa6      	ldr	r2, [pc, #664]	@ (80062e4 <UART_SetConfig+0x334>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d177      	bne.n	8006140 <UART_SetConfig+0x190>
 8006050:	4ba5      	ldr	r3, [pc, #660]	@ (80062e8 <UART_SetConfig+0x338>)
 8006052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006054:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006058:	2b28      	cmp	r3, #40	@ 0x28
 800605a:	d86d      	bhi.n	8006138 <UART_SetConfig+0x188>
 800605c:	a201      	add	r2, pc, #4	@ (adr r2, 8006064 <UART_SetConfig+0xb4>)
 800605e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006062:	bf00      	nop
 8006064:	08006109 	.word	0x08006109
 8006068:	08006139 	.word	0x08006139
 800606c:	08006139 	.word	0x08006139
 8006070:	08006139 	.word	0x08006139
 8006074:	08006139 	.word	0x08006139
 8006078:	08006139 	.word	0x08006139
 800607c:	08006139 	.word	0x08006139
 8006080:	08006139 	.word	0x08006139
 8006084:	08006111 	.word	0x08006111
 8006088:	08006139 	.word	0x08006139
 800608c:	08006139 	.word	0x08006139
 8006090:	08006139 	.word	0x08006139
 8006094:	08006139 	.word	0x08006139
 8006098:	08006139 	.word	0x08006139
 800609c:	08006139 	.word	0x08006139
 80060a0:	08006139 	.word	0x08006139
 80060a4:	08006119 	.word	0x08006119
 80060a8:	08006139 	.word	0x08006139
 80060ac:	08006139 	.word	0x08006139
 80060b0:	08006139 	.word	0x08006139
 80060b4:	08006139 	.word	0x08006139
 80060b8:	08006139 	.word	0x08006139
 80060bc:	08006139 	.word	0x08006139
 80060c0:	08006139 	.word	0x08006139
 80060c4:	08006121 	.word	0x08006121
 80060c8:	08006139 	.word	0x08006139
 80060cc:	08006139 	.word	0x08006139
 80060d0:	08006139 	.word	0x08006139
 80060d4:	08006139 	.word	0x08006139
 80060d8:	08006139 	.word	0x08006139
 80060dc:	08006139 	.word	0x08006139
 80060e0:	08006139 	.word	0x08006139
 80060e4:	08006129 	.word	0x08006129
 80060e8:	08006139 	.word	0x08006139
 80060ec:	08006139 	.word	0x08006139
 80060f0:	08006139 	.word	0x08006139
 80060f4:	08006139 	.word	0x08006139
 80060f8:	08006139 	.word	0x08006139
 80060fc:	08006139 	.word	0x08006139
 8006100:	08006139 	.word	0x08006139
 8006104:	08006131 	.word	0x08006131
 8006108:	2301      	movs	r3, #1
 800610a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800610e:	e326      	b.n	800675e <UART_SetConfig+0x7ae>
 8006110:	2304      	movs	r3, #4
 8006112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006116:	e322      	b.n	800675e <UART_SetConfig+0x7ae>
 8006118:	2308      	movs	r3, #8
 800611a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800611e:	e31e      	b.n	800675e <UART_SetConfig+0x7ae>
 8006120:	2310      	movs	r3, #16
 8006122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006126:	e31a      	b.n	800675e <UART_SetConfig+0x7ae>
 8006128:	2320      	movs	r3, #32
 800612a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800612e:	e316      	b.n	800675e <UART_SetConfig+0x7ae>
 8006130:	2340      	movs	r3, #64	@ 0x40
 8006132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006136:	e312      	b.n	800675e <UART_SetConfig+0x7ae>
 8006138:	2380      	movs	r3, #128	@ 0x80
 800613a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800613e:	e30e      	b.n	800675e <UART_SetConfig+0x7ae>
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a69      	ldr	r2, [pc, #420]	@ (80062ec <UART_SetConfig+0x33c>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d130      	bne.n	80061ac <UART_SetConfig+0x1fc>
 800614a:	4b67      	ldr	r3, [pc, #412]	@ (80062e8 <UART_SetConfig+0x338>)
 800614c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800614e:	f003 0307 	and.w	r3, r3, #7
 8006152:	2b05      	cmp	r3, #5
 8006154:	d826      	bhi.n	80061a4 <UART_SetConfig+0x1f4>
 8006156:	a201      	add	r2, pc, #4	@ (adr r2, 800615c <UART_SetConfig+0x1ac>)
 8006158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800615c:	08006175 	.word	0x08006175
 8006160:	0800617d 	.word	0x0800617d
 8006164:	08006185 	.word	0x08006185
 8006168:	0800618d 	.word	0x0800618d
 800616c:	08006195 	.word	0x08006195
 8006170:	0800619d 	.word	0x0800619d
 8006174:	2300      	movs	r3, #0
 8006176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800617a:	e2f0      	b.n	800675e <UART_SetConfig+0x7ae>
 800617c:	2304      	movs	r3, #4
 800617e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006182:	e2ec      	b.n	800675e <UART_SetConfig+0x7ae>
 8006184:	2308      	movs	r3, #8
 8006186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800618a:	e2e8      	b.n	800675e <UART_SetConfig+0x7ae>
 800618c:	2310      	movs	r3, #16
 800618e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006192:	e2e4      	b.n	800675e <UART_SetConfig+0x7ae>
 8006194:	2320      	movs	r3, #32
 8006196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800619a:	e2e0      	b.n	800675e <UART_SetConfig+0x7ae>
 800619c:	2340      	movs	r3, #64	@ 0x40
 800619e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061a2:	e2dc      	b.n	800675e <UART_SetConfig+0x7ae>
 80061a4:	2380      	movs	r3, #128	@ 0x80
 80061a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061aa:	e2d8      	b.n	800675e <UART_SetConfig+0x7ae>
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a4f      	ldr	r2, [pc, #316]	@ (80062f0 <UART_SetConfig+0x340>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d130      	bne.n	8006218 <UART_SetConfig+0x268>
 80061b6:	4b4c      	ldr	r3, [pc, #304]	@ (80062e8 <UART_SetConfig+0x338>)
 80061b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ba:	f003 0307 	and.w	r3, r3, #7
 80061be:	2b05      	cmp	r3, #5
 80061c0:	d826      	bhi.n	8006210 <UART_SetConfig+0x260>
 80061c2:	a201      	add	r2, pc, #4	@ (adr r2, 80061c8 <UART_SetConfig+0x218>)
 80061c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c8:	080061e1 	.word	0x080061e1
 80061cc:	080061e9 	.word	0x080061e9
 80061d0:	080061f1 	.word	0x080061f1
 80061d4:	080061f9 	.word	0x080061f9
 80061d8:	08006201 	.word	0x08006201
 80061dc:	08006209 	.word	0x08006209
 80061e0:	2300      	movs	r3, #0
 80061e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061e6:	e2ba      	b.n	800675e <UART_SetConfig+0x7ae>
 80061e8:	2304      	movs	r3, #4
 80061ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ee:	e2b6      	b.n	800675e <UART_SetConfig+0x7ae>
 80061f0:	2308      	movs	r3, #8
 80061f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061f6:	e2b2      	b.n	800675e <UART_SetConfig+0x7ae>
 80061f8:	2310      	movs	r3, #16
 80061fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061fe:	e2ae      	b.n	800675e <UART_SetConfig+0x7ae>
 8006200:	2320      	movs	r3, #32
 8006202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006206:	e2aa      	b.n	800675e <UART_SetConfig+0x7ae>
 8006208:	2340      	movs	r3, #64	@ 0x40
 800620a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800620e:	e2a6      	b.n	800675e <UART_SetConfig+0x7ae>
 8006210:	2380      	movs	r3, #128	@ 0x80
 8006212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006216:	e2a2      	b.n	800675e <UART_SetConfig+0x7ae>
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a35      	ldr	r2, [pc, #212]	@ (80062f4 <UART_SetConfig+0x344>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d130      	bne.n	8006284 <UART_SetConfig+0x2d4>
 8006222:	4b31      	ldr	r3, [pc, #196]	@ (80062e8 <UART_SetConfig+0x338>)
 8006224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006226:	f003 0307 	and.w	r3, r3, #7
 800622a:	2b05      	cmp	r3, #5
 800622c:	d826      	bhi.n	800627c <UART_SetConfig+0x2cc>
 800622e:	a201      	add	r2, pc, #4	@ (adr r2, 8006234 <UART_SetConfig+0x284>)
 8006230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006234:	0800624d 	.word	0x0800624d
 8006238:	08006255 	.word	0x08006255
 800623c:	0800625d 	.word	0x0800625d
 8006240:	08006265 	.word	0x08006265
 8006244:	0800626d 	.word	0x0800626d
 8006248:	08006275 	.word	0x08006275
 800624c:	2300      	movs	r3, #0
 800624e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006252:	e284      	b.n	800675e <UART_SetConfig+0x7ae>
 8006254:	2304      	movs	r3, #4
 8006256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800625a:	e280      	b.n	800675e <UART_SetConfig+0x7ae>
 800625c:	2308      	movs	r3, #8
 800625e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006262:	e27c      	b.n	800675e <UART_SetConfig+0x7ae>
 8006264:	2310      	movs	r3, #16
 8006266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800626a:	e278      	b.n	800675e <UART_SetConfig+0x7ae>
 800626c:	2320      	movs	r3, #32
 800626e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006272:	e274      	b.n	800675e <UART_SetConfig+0x7ae>
 8006274:	2340      	movs	r3, #64	@ 0x40
 8006276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800627a:	e270      	b.n	800675e <UART_SetConfig+0x7ae>
 800627c:	2380      	movs	r3, #128	@ 0x80
 800627e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006282:	e26c      	b.n	800675e <UART_SetConfig+0x7ae>
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a1b      	ldr	r2, [pc, #108]	@ (80062f8 <UART_SetConfig+0x348>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d142      	bne.n	8006314 <UART_SetConfig+0x364>
 800628e:	4b16      	ldr	r3, [pc, #88]	@ (80062e8 <UART_SetConfig+0x338>)
 8006290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006292:	f003 0307 	and.w	r3, r3, #7
 8006296:	2b05      	cmp	r3, #5
 8006298:	d838      	bhi.n	800630c <UART_SetConfig+0x35c>
 800629a:	a201      	add	r2, pc, #4	@ (adr r2, 80062a0 <UART_SetConfig+0x2f0>)
 800629c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a0:	080062b9 	.word	0x080062b9
 80062a4:	080062c1 	.word	0x080062c1
 80062a8:	080062c9 	.word	0x080062c9
 80062ac:	080062d1 	.word	0x080062d1
 80062b0:	080062fd 	.word	0x080062fd
 80062b4:	08006305 	.word	0x08006305
 80062b8:	2300      	movs	r3, #0
 80062ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062be:	e24e      	b.n	800675e <UART_SetConfig+0x7ae>
 80062c0:	2304      	movs	r3, #4
 80062c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062c6:	e24a      	b.n	800675e <UART_SetConfig+0x7ae>
 80062c8:	2308      	movs	r3, #8
 80062ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ce:	e246      	b.n	800675e <UART_SetConfig+0x7ae>
 80062d0:	2310      	movs	r3, #16
 80062d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062d6:	e242      	b.n	800675e <UART_SetConfig+0x7ae>
 80062d8:	cfff69f3 	.word	0xcfff69f3
 80062dc:	58000c00 	.word	0x58000c00
 80062e0:	11fff4ff 	.word	0x11fff4ff
 80062e4:	40011000 	.word	0x40011000
 80062e8:	58024400 	.word	0x58024400
 80062ec:	40004400 	.word	0x40004400
 80062f0:	40004800 	.word	0x40004800
 80062f4:	40004c00 	.word	0x40004c00
 80062f8:	40005000 	.word	0x40005000
 80062fc:	2320      	movs	r3, #32
 80062fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006302:	e22c      	b.n	800675e <UART_SetConfig+0x7ae>
 8006304:	2340      	movs	r3, #64	@ 0x40
 8006306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800630a:	e228      	b.n	800675e <UART_SetConfig+0x7ae>
 800630c:	2380      	movs	r3, #128	@ 0x80
 800630e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006312:	e224      	b.n	800675e <UART_SetConfig+0x7ae>
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4ab1      	ldr	r2, [pc, #708]	@ (80065e0 <UART_SetConfig+0x630>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d176      	bne.n	800640c <UART_SetConfig+0x45c>
 800631e:	4bb1      	ldr	r3, [pc, #708]	@ (80065e4 <UART_SetConfig+0x634>)
 8006320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006322:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006326:	2b28      	cmp	r3, #40	@ 0x28
 8006328:	d86c      	bhi.n	8006404 <UART_SetConfig+0x454>
 800632a:	a201      	add	r2, pc, #4	@ (adr r2, 8006330 <UART_SetConfig+0x380>)
 800632c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006330:	080063d5 	.word	0x080063d5
 8006334:	08006405 	.word	0x08006405
 8006338:	08006405 	.word	0x08006405
 800633c:	08006405 	.word	0x08006405
 8006340:	08006405 	.word	0x08006405
 8006344:	08006405 	.word	0x08006405
 8006348:	08006405 	.word	0x08006405
 800634c:	08006405 	.word	0x08006405
 8006350:	080063dd 	.word	0x080063dd
 8006354:	08006405 	.word	0x08006405
 8006358:	08006405 	.word	0x08006405
 800635c:	08006405 	.word	0x08006405
 8006360:	08006405 	.word	0x08006405
 8006364:	08006405 	.word	0x08006405
 8006368:	08006405 	.word	0x08006405
 800636c:	08006405 	.word	0x08006405
 8006370:	080063e5 	.word	0x080063e5
 8006374:	08006405 	.word	0x08006405
 8006378:	08006405 	.word	0x08006405
 800637c:	08006405 	.word	0x08006405
 8006380:	08006405 	.word	0x08006405
 8006384:	08006405 	.word	0x08006405
 8006388:	08006405 	.word	0x08006405
 800638c:	08006405 	.word	0x08006405
 8006390:	080063ed 	.word	0x080063ed
 8006394:	08006405 	.word	0x08006405
 8006398:	08006405 	.word	0x08006405
 800639c:	08006405 	.word	0x08006405
 80063a0:	08006405 	.word	0x08006405
 80063a4:	08006405 	.word	0x08006405
 80063a8:	08006405 	.word	0x08006405
 80063ac:	08006405 	.word	0x08006405
 80063b0:	080063f5 	.word	0x080063f5
 80063b4:	08006405 	.word	0x08006405
 80063b8:	08006405 	.word	0x08006405
 80063bc:	08006405 	.word	0x08006405
 80063c0:	08006405 	.word	0x08006405
 80063c4:	08006405 	.word	0x08006405
 80063c8:	08006405 	.word	0x08006405
 80063cc:	08006405 	.word	0x08006405
 80063d0:	080063fd 	.word	0x080063fd
 80063d4:	2301      	movs	r3, #1
 80063d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063da:	e1c0      	b.n	800675e <UART_SetConfig+0x7ae>
 80063dc:	2304      	movs	r3, #4
 80063de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063e2:	e1bc      	b.n	800675e <UART_SetConfig+0x7ae>
 80063e4:	2308      	movs	r3, #8
 80063e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063ea:	e1b8      	b.n	800675e <UART_SetConfig+0x7ae>
 80063ec:	2310      	movs	r3, #16
 80063ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063f2:	e1b4      	b.n	800675e <UART_SetConfig+0x7ae>
 80063f4:	2320      	movs	r3, #32
 80063f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063fa:	e1b0      	b.n	800675e <UART_SetConfig+0x7ae>
 80063fc:	2340      	movs	r3, #64	@ 0x40
 80063fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006402:	e1ac      	b.n	800675e <UART_SetConfig+0x7ae>
 8006404:	2380      	movs	r3, #128	@ 0x80
 8006406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800640a:	e1a8      	b.n	800675e <UART_SetConfig+0x7ae>
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a75      	ldr	r2, [pc, #468]	@ (80065e8 <UART_SetConfig+0x638>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d130      	bne.n	8006478 <UART_SetConfig+0x4c8>
 8006416:	4b73      	ldr	r3, [pc, #460]	@ (80065e4 <UART_SetConfig+0x634>)
 8006418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800641a:	f003 0307 	and.w	r3, r3, #7
 800641e:	2b05      	cmp	r3, #5
 8006420:	d826      	bhi.n	8006470 <UART_SetConfig+0x4c0>
 8006422:	a201      	add	r2, pc, #4	@ (adr r2, 8006428 <UART_SetConfig+0x478>)
 8006424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006428:	08006441 	.word	0x08006441
 800642c:	08006449 	.word	0x08006449
 8006430:	08006451 	.word	0x08006451
 8006434:	08006459 	.word	0x08006459
 8006438:	08006461 	.word	0x08006461
 800643c:	08006469 	.word	0x08006469
 8006440:	2300      	movs	r3, #0
 8006442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006446:	e18a      	b.n	800675e <UART_SetConfig+0x7ae>
 8006448:	2304      	movs	r3, #4
 800644a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800644e:	e186      	b.n	800675e <UART_SetConfig+0x7ae>
 8006450:	2308      	movs	r3, #8
 8006452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006456:	e182      	b.n	800675e <UART_SetConfig+0x7ae>
 8006458:	2310      	movs	r3, #16
 800645a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800645e:	e17e      	b.n	800675e <UART_SetConfig+0x7ae>
 8006460:	2320      	movs	r3, #32
 8006462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006466:	e17a      	b.n	800675e <UART_SetConfig+0x7ae>
 8006468:	2340      	movs	r3, #64	@ 0x40
 800646a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800646e:	e176      	b.n	800675e <UART_SetConfig+0x7ae>
 8006470:	2380      	movs	r3, #128	@ 0x80
 8006472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006476:	e172      	b.n	800675e <UART_SetConfig+0x7ae>
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a5b      	ldr	r2, [pc, #364]	@ (80065ec <UART_SetConfig+0x63c>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d130      	bne.n	80064e4 <UART_SetConfig+0x534>
 8006482:	4b58      	ldr	r3, [pc, #352]	@ (80065e4 <UART_SetConfig+0x634>)
 8006484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006486:	f003 0307 	and.w	r3, r3, #7
 800648a:	2b05      	cmp	r3, #5
 800648c:	d826      	bhi.n	80064dc <UART_SetConfig+0x52c>
 800648e:	a201      	add	r2, pc, #4	@ (adr r2, 8006494 <UART_SetConfig+0x4e4>)
 8006490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006494:	080064ad 	.word	0x080064ad
 8006498:	080064b5 	.word	0x080064b5
 800649c:	080064bd 	.word	0x080064bd
 80064a0:	080064c5 	.word	0x080064c5
 80064a4:	080064cd 	.word	0x080064cd
 80064a8:	080064d5 	.word	0x080064d5
 80064ac:	2300      	movs	r3, #0
 80064ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064b2:	e154      	b.n	800675e <UART_SetConfig+0x7ae>
 80064b4:	2304      	movs	r3, #4
 80064b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ba:	e150      	b.n	800675e <UART_SetConfig+0x7ae>
 80064bc:	2308      	movs	r3, #8
 80064be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064c2:	e14c      	b.n	800675e <UART_SetConfig+0x7ae>
 80064c4:	2310      	movs	r3, #16
 80064c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ca:	e148      	b.n	800675e <UART_SetConfig+0x7ae>
 80064cc:	2320      	movs	r3, #32
 80064ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064d2:	e144      	b.n	800675e <UART_SetConfig+0x7ae>
 80064d4:	2340      	movs	r3, #64	@ 0x40
 80064d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064da:	e140      	b.n	800675e <UART_SetConfig+0x7ae>
 80064dc:	2380      	movs	r3, #128	@ 0x80
 80064de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064e2:	e13c      	b.n	800675e <UART_SetConfig+0x7ae>
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a41      	ldr	r2, [pc, #260]	@ (80065f0 <UART_SetConfig+0x640>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	f040 8082 	bne.w	80065f4 <UART_SetConfig+0x644>
 80064f0:	4b3c      	ldr	r3, [pc, #240]	@ (80065e4 <UART_SetConfig+0x634>)
 80064f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064f8:	2b28      	cmp	r3, #40	@ 0x28
 80064fa:	d86d      	bhi.n	80065d8 <UART_SetConfig+0x628>
 80064fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006504 <UART_SetConfig+0x554>)
 80064fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006502:	bf00      	nop
 8006504:	080065a9 	.word	0x080065a9
 8006508:	080065d9 	.word	0x080065d9
 800650c:	080065d9 	.word	0x080065d9
 8006510:	080065d9 	.word	0x080065d9
 8006514:	080065d9 	.word	0x080065d9
 8006518:	080065d9 	.word	0x080065d9
 800651c:	080065d9 	.word	0x080065d9
 8006520:	080065d9 	.word	0x080065d9
 8006524:	080065b1 	.word	0x080065b1
 8006528:	080065d9 	.word	0x080065d9
 800652c:	080065d9 	.word	0x080065d9
 8006530:	080065d9 	.word	0x080065d9
 8006534:	080065d9 	.word	0x080065d9
 8006538:	080065d9 	.word	0x080065d9
 800653c:	080065d9 	.word	0x080065d9
 8006540:	080065d9 	.word	0x080065d9
 8006544:	080065b9 	.word	0x080065b9
 8006548:	080065d9 	.word	0x080065d9
 800654c:	080065d9 	.word	0x080065d9
 8006550:	080065d9 	.word	0x080065d9
 8006554:	080065d9 	.word	0x080065d9
 8006558:	080065d9 	.word	0x080065d9
 800655c:	080065d9 	.word	0x080065d9
 8006560:	080065d9 	.word	0x080065d9
 8006564:	080065c1 	.word	0x080065c1
 8006568:	080065d9 	.word	0x080065d9
 800656c:	080065d9 	.word	0x080065d9
 8006570:	080065d9 	.word	0x080065d9
 8006574:	080065d9 	.word	0x080065d9
 8006578:	080065d9 	.word	0x080065d9
 800657c:	080065d9 	.word	0x080065d9
 8006580:	080065d9 	.word	0x080065d9
 8006584:	080065c9 	.word	0x080065c9
 8006588:	080065d9 	.word	0x080065d9
 800658c:	080065d9 	.word	0x080065d9
 8006590:	080065d9 	.word	0x080065d9
 8006594:	080065d9 	.word	0x080065d9
 8006598:	080065d9 	.word	0x080065d9
 800659c:	080065d9 	.word	0x080065d9
 80065a0:	080065d9 	.word	0x080065d9
 80065a4:	080065d1 	.word	0x080065d1
 80065a8:	2301      	movs	r3, #1
 80065aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ae:	e0d6      	b.n	800675e <UART_SetConfig+0x7ae>
 80065b0:	2304      	movs	r3, #4
 80065b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065b6:	e0d2      	b.n	800675e <UART_SetConfig+0x7ae>
 80065b8:	2308      	movs	r3, #8
 80065ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065be:	e0ce      	b.n	800675e <UART_SetConfig+0x7ae>
 80065c0:	2310      	movs	r3, #16
 80065c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065c6:	e0ca      	b.n	800675e <UART_SetConfig+0x7ae>
 80065c8:	2320      	movs	r3, #32
 80065ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ce:	e0c6      	b.n	800675e <UART_SetConfig+0x7ae>
 80065d0:	2340      	movs	r3, #64	@ 0x40
 80065d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065d6:	e0c2      	b.n	800675e <UART_SetConfig+0x7ae>
 80065d8:	2380      	movs	r3, #128	@ 0x80
 80065da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065de:	e0be      	b.n	800675e <UART_SetConfig+0x7ae>
 80065e0:	40011400 	.word	0x40011400
 80065e4:	58024400 	.word	0x58024400
 80065e8:	40007800 	.word	0x40007800
 80065ec:	40007c00 	.word	0x40007c00
 80065f0:	40011800 	.word	0x40011800
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4aad      	ldr	r2, [pc, #692]	@ (80068b0 <UART_SetConfig+0x900>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d176      	bne.n	80066ec <UART_SetConfig+0x73c>
 80065fe:	4bad      	ldr	r3, [pc, #692]	@ (80068b4 <UART_SetConfig+0x904>)
 8006600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006602:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006606:	2b28      	cmp	r3, #40	@ 0x28
 8006608:	d86c      	bhi.n	80066e4 <UART_SetConfig+0x734>
 800660a:	a201      	add	r2, pc, #4	@ (adr r2, 8006610 <UART_SetConfig+0x660>)
 800660c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006610:	080066b5 	.word	0x080066b5
 8006614:	080066e5 	.word	0x080066e5
 8006618:	080066e5 	.word	0x080066e5
 800661c:	080066e5 	.word	0x080066e5
 8006620:	080066e5 	.word	0x080066e5
 8006624:	080066e5 	.word	0x080066e5
 8006628:	080066e5 	.word	0x080066e5
 800662c:	080066e5 	.word	0x080066e5
 8006630:	080066bd 	.word	0x080066bd
 8006634:	080066e5 	.word	0x080066e5
 8006638:	080066e5 	.word	0x080066e5
 800663c:	080066e5 	.word	0x080066e5
 8006640:	080066e5 	.word	0x080066e5
 8006644:	080066e5 	.word	0x080066e5
 8006648:	080066e5 	.word	0x080066e5
 800664c:	080066e5 	.word	0x080066e5
 8006650:	080066c5 	.word	0x080066c5
 8006654:	080066e5 	.word	0x080066e5
 8006658:	080066e5 	.word	0x080066e5
 800665c:	080066e5 	.word	0x080066e5
 8006660:	080066e5 	.word	0x080066e5
 8006664:	080066e5 	.word	0x080066e5
 8006668:	080066e5 	.word	0x080066e5
 800666c:	080066e5 	.word	0x080066e5
 8006670:	080066cd 	.word	0x080066cd
 8006674:	080066e5 	.word	0x080066e5
 8006678:	080066e5 	.word	0x080066e5
 800667c:	080066e5 	.word	0x080066e5
 8006680:	080066e5 	.word	0x080066e5
 8006684:	080066e5 	.word	0x080066e5
 8006688:	080066e5 	.word	0x080066e5
 800668c:	080066e5 	.word	0x080066e5
 8006690:	080066d5 	.word	0x080066d5
 8006694:	080066e5 	.word	0x080066e5
 8006698:	080066e5 	.word	0x080066e5
 800669c:	080066e5 	.word	0x080066e5
 80066a0:	080066e5 	.word	0x080066e5
 80066a4:	080066e5 	.word	0x080066e5
 80066a8:	080066e5 	.word	0x080066e5
 80066ac:	080066e5 	.word	0x080066e5
 80066b0:	080066dd 	.word	0x080066dd
 80066b4:	2301      	movs	r3, #1
 80066b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066ba:	e050      	b.n	800675e <UART_SetConfig+0x7ae>
 80066bc:	2304      	movs	r3, #4
 80066be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066c2:	e04c      	b.n	800675e <UART_SetConfig+0x7ae>
 80066c4:	2308      	movs	r3, #8
 80066c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066ca:	e048      	b.n	800675e <UART_SetConfig+0x7ae>
 80066cc:	2310      	movs	r3, #16
 80066ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066d2:	e044      	b.n	800675e <UART_SetConfig+0x7ae>
 80066d4:	2320      	movs	r3, #32
 80066d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066da:	e040      	b.n	800675e <UART_SetConfig+0x7ae>
 80066dc:	2340      	movs	r3, #64	@ 0x40
 80066de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066e2:	e03c      	b.n	800675e <UART_SetConfig+0x7ae>
 80066e4:	2380      	movs	r3, #128	@ 0x80
 80066e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066ea:	e038      	b.n	800675e <UART_SetConfig+0x7ae>
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a71      	ldr	r2, [pc, #452]	@ (80068b8 <UART_SetConfig+0x908>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d130      	bne.n	8006758 <UART_SetConfig+0x7a8>
 80066f6:	4b6f      	ldr	r3, [pc, #444]	@ (80068b4 <UART_SetConfig+0x904>)
 80066f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066fa:	f003 0307 	and.w	r3, r3, #7
 80066fe:	2b05      	cmp	r3, #5
 8006700:	d826      	bhi.n	8006750 <UART_SetConfig+0x7a0>
 8006702:	a201      	add	r2, pc, #4	@ (adr r2, 8006708 <UART_SetConfig+0x758>)
 8006704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006708:	08006721 	.word	0x08006721
 800670c:	08006729 	.word	0x08006729
 8006710:	08006731 	.word	0x08006731
 8006714:	08006739 	.word	0x08006739
 8006718:	08006741 	.word	0x08006741
 800671c:	08006749 	.word	0x08006749
 8006720:	2302      	movs	r3, #2
 8006722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006726:	e01a      	b.n	800675e <UART_SetConfig+0x7ae>
 8006728:	2304      	movs	r3, #4
 800672a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800672e:	e016      	b.n	800675e <UART_SetConfig+0x7ae>
 8006730:	2308      	movs	r3, #8
 8006732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006736:	e012      	b.n	800675e <UART_SetConfig+0x7ae>
 8006738:	2310      	movs	r3, #16
 800673a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800673e:	e00e      	b.n	800675e <UART_SetConfig+0x7ae>
 8006740:	2320      	movs	r3, #32
 8006742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006746:	e00a      	b.n	800675e <UART_SetConfig+0x7ae>
 8006748:	2340      	movs	r3, #64	@ 0x40
 800674a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800674e:	e006      	b.n	800675e <UART_SetConfig+0x7ae>
 8006750:	2380      	movs	r3, #128	@ 0x80
 8006752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006756:	e002      	b.n	800675e <UART_SetConfig+0x7ae>
 8006758:	2380      	movs	r3, #128	@ 0x80
 800675a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a55      	ldr	r2, [pc, #340]	@ (80068b8 <UART_SetConfig+0x908>)
 8006764:	4293      	cmp	r3, r2
 8006766:	f040 80f8 	bne.w	800695a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800676a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800676e:	2b20      	cmp	r3, #32
 8006770:	dc46      	bgt.n	8006800 <UART_SetConfig+0x850>
 8006772:	2b02      	cmp	r3, #2
 8006774:	db75      	blt.n	8006862 <UART_SetConfig+0x8b2>
 8006776:	3b02      	subs	r3, #2
 8006778:	2b1e      	cmp	r3, #30
 800677a:	d872      	bhi.n	8006862 <UART_SetConfig+0x8b2>
 800677c:	a201      	add	r2, pc, #4	@ (adr r2, 8006784 <UART_SetConfig+0x7d4>)
 800677e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006782:	bf00      	nop
 8006784:	08006807 	.word	0x08006807
 8006788:	08006863 	.word	0x08006863
 800678c:	0800680f 	.word	0x0800680f
 8006790:	08006863 	.word	0x08006863
 8006794:	08006863 	.word	0x08006863
 8006798:	08006863 	.word	0x08006863
 800679c:	0800681f 	.word	0x0800681f
 80067a0:	08006863 	.word	0x08006863
 80067a4:	08006863 	.word	0x08006863
 80067a8:	08006863 	.word	0x08006863
 80067ac:	08006863 	.word	0x08006863
 80067b0:	08006863 	.word	0x08006863
 80067b4:	08006863 	.word	0x08006863
 80067b8:	08006863 	.word	0x08006863
 80067bc:	0800682f 	.word	0x0800682f
 80067c0:	08006863 	.word	0x08006863
 80067c4:	08006863 	.word	0x08006863
 80067c8:	08006863 	.word	0x08006863
 80067cc:	08006863 	.word	0x08006863
 80067d0:	08006863 	.word	0x08006863
 80067d4:	08006863 	.word	0x08006863
 80067d8:	08006863 	.word	0x08006863
 80067dc:	08006863 	.word	0x08006863
 80067e0:	08006863 	.word	0x08006863
 80067e4:	08006863 	.word	0x08006863
 80067e8:	08006863 	.word	0x08006863
 80067ec:	08006863 	.word	0x08006863
 80067f0:	08006863 	.word	0x08006863
 80067f4:	08006863 	.word	0x08006863
 80067f8:	08006863 	.word	0x08006863
 80067fc:	08006855 	.word	0x08006855
 8006800:	2b40      	cmp	r3, #64	@ 0x40
 8006802:	d02a      	beq.n	800685a <UART_SetConfig+0x8aa>
 8006804:	e02d      	b.n	8006862 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006806:	f7fe fc05 	bl	8005014 <HAL_RCCEx_GetD3PCLK1Freq>
 800680a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800680c:	e02f      	b.n	800686e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800680e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006812:	4618      	mov	r0, r3
 8006814:	f7fe fc14 	bl	8005040 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800681a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800681c:	e027      	b.n	800686e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800681e:	f107 0318 	add.w	r3, r7, #24
 8006822:	4618      	mov	r0, r3
 8006824:	f7fe fd60 	bl	80052e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800682c:	e01f      	b.n	800686e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800682e:	4b21      	ldr	r3, [pc, #132]	@ (80068b4 <UART_SetConfig+0x904>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0320 	and.w	r3, r3, #32
 8006836:	2b00      	cmp	r3, #0
 8006838:	d009      	beq.n	800684e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800683a:	4b1e      	ldr	r3, [pc, #120]	@ (80068b4 <UART_SetConfig+0x904>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	08db      	lsrs	r3, r3, #3
 8006840:	f003 0303 	and.w	r3, r3, #3
 8006844:	4a1d      	ldr	r2, [pc, #116]	@ (80068bc <UART_SetConfig+0x90c>)
 8006846:	fa22 f303 	lsr.w	r3, r2, r3
 800684a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800684c:	e00f      	b.n	800686e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800684e:	4b1b      	ldr	r3, [pc, #108]	@ (80068bc <UART_SetConfig+0x90c>)
 8006850:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006852:	e00c      	b.n	800686e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006854:	4b1a      	ldr	r3, [pc, #104]	@ (80068c0 <UART_SetConfig+0x910>)
 8006856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006858:	e009      	b.n	800686e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800685a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800685e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006860:	e005      	b.n	800686e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006862:	2300      	movs	r3, #0
 8006864:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800686c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800686e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006870:	2b00      	cmp	r3, #0
 8006872:	f000 81ee 	beq.w	8006c52 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800687a:	4a12      	ldr	r2, [pc, #72]	@ (80068c4 <UART_SetConfig+0x914>)
 800687c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006880:	461a      	mov	r2, r3
 8006882:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006884:	fbb3 f3f2 	udiv	r3, r3, r2
 8006888:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	685a      	ldr	r2, [r3, #4]
 800688e:	4613      	mov	r3, r2
 8006890:	005b      	lsls	r3, r3, #1
 8006892:	4413      	add	r3, r2
 8006894:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006896:	429a      	cmp	r2, r3
 8006898:	d305      	bcc.n	80068a6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80068a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d910      	bls.n	80068c8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80068ac:	e1d1      	b.n	8006c52 <UART_SetConfig+0xca2>
 80068ae:	bf00      	nop
 80068b0:	40011c00 	.word	0x40011c00
 80068b4:	58024400 	.word	0x58024400
 80068b8:	58000c00 	.word	0x58000c00
 80068bc:	03d09000 	.word	0x03d09000
 80068c0:	003d0900 	.word	0x003d0900
 80068c4:	0800f254 	.word	0x0800f254
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068ca:	2200      	movs	r2, #0
 80068cc:	60bb      	str	r3, [r7, #8]
 80068ce:	60fa      	str	r2, [r7, #12]
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d4:	4ac0      	ldr	r2, [pc, #768]	@ (8006bd8 <UART_SetConfig+0xc28>)
 80068d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068da:	b29b      	uxth	r3, r3
 80068dc:	2200      	movs	r2, #0
 80068de:	603b      	str	r3, [r7, #0]
 80068e0:	607a      	str	r2, [r7, #4]
 80068e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80068ea:	f7f9 ff15 	bl	8000718 <__aeabi_uldivmod>
 80068ee:	4602      	mov	r2, r0
 80068f0:	460b      	mov	r3, r1
 80068f2:	4610      	mov	r0, r2
 80068f4:	4619      	mov	r1, r3
 80068f6:	f04f 0200 	mov.w	r2, #0
 80068fa:	f04f 0300 	mov.w	r3, #0
 80068fe:	020b      	lsls	r3, r1, #8
 8006900:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006904:	0202      	lsls	r2, r0, #8
 8006906:	6979      	ldr	r1, [r7, #20]
 8006908:	6849      	ldr	r1, [r1, #4]
 800690a:	0849      	lsrs	r1, r1, #1
 800690c:	2000      	movs	r0, #0
 800690e:	460c      	mov	r4, r1
 8006910:	4605      	mov	r5, r0
 8006912:	eb12 0804 	adds.w	r8, r2, r4
 8006916:	eb43 0905 	adc.w	r9, r3, r5
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	469a      	mov	sl, r3
 8006922:	4693      	mov	fp, r2
 8006924:	4652      	mov	r2, sl
 8006926:	465b      	mov	r3, fp
 8006928:	4640      	mov	r0, r8
 800692a:	4649      	mov	r1, r9
 800692c:	f7f9 fef4 	bl	8000718 <__aeabi_uldivmod>
 8006930:	4602      	mov	r2, r0
 8006932:	460b      	mov	r3, r1
 8006934:	4613      	mov	r3, r2
 8006936:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800693a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800693e:	d308      	bcc.n	8006952 <UART_SetConfig+0x9a2>
 8006940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006942:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006946:	d204      	bcs.n	8006952 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800694e:	60da      	str	r2, [r3, #12]
 8006950:	e17f      	b.n	8006c52 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006958:	e17b      	b.n	8006c52 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	69db      	ldr	r3, [r3, #28]
 800695e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006962:	f040 80bd 	bne.w	8006ae0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8006966:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800696a:	2b20      	cmp	r3, #32
 800696c:	dc48      	bgt.n	8006a00 <UART_SetConfig+0xa50>
 800696e:	2b00      	cmp	r3, #0
 8006970:	db7b      	blt.n	8006a6a <UART_SetConfig+0xaba>
 8006972:	2b20      	cmp	r3, #32
 8006974:	d879      	bhi.n	8006a6a <UART_SetConfig+0xaba>
 8006976:	a201      	add	r2, pc, #4	@ (adr r2, 800697c <UART_SetConfig+0x9cc>)
 8006978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800697c:	08006a07 	.word	0x08006a07
 8006980:	08006a0f 	.word	0x08006a0f
 8006984:	08006a6b 	.word	0x08006a6b
 8006988:	08006a6b 	.word	0x08006a6b
 800698c:	08006a17 	.word	0x08006a17
 8006990:	08006a6b 	.word	0x08006a6b
 8006994:	08006a6b 	.word	0x08006a6b
 8006998:	08006a6b 	.word	0x08006a6b
 800699c:	08006a27 	.word	0x08006a27
 80069a0:	08006a6b 	.word	0x08006a6b
 80069a4:	08006a6b 	.word	0x08006a6b
 80069a8:	08006a6b 	.word	0x08006a6b
 80069ac:	08006a6b 	.word	0x08006a6b
 80069b0:	08006a6b 	.word	0x08006a6b
 80069b4:	08006a6b 	.word	0x08006a6b
 80069b8:	08006a6b 	.word	0x08006a6b
 80069bc:	08006a37 	.word	0x08006a37
 80069c0:	08006a6b 	.word	0x08006a6b
 80069c4:	08006a6b 	.word	0x08006a6b
 80069c8:	08006a6b 	.word	0x08006a6b
 80069cc:	08006a6b 	.word	0x08006a6b
 80069d0:	08006a6b 	.word	0x08006a6b
 80069d4:	08006a6b 	.word	0x08006a6b
 80069d8:	08006a6b 	.word	0x08006a6b
 80069dc:	08006a6b 	.word	0x08006a6b
 80069e0:	08006a6b 	.word	0x08006a6b
 80069e4:	08006a6b 	.word	0x08006a6b
 80069e8:	08006a6b 	.word	0x08006a6b
 80069ec:	08006a6b 	.word	0x08006a6b
 80069f0:	08006a6b 	.word	0x08006a6b
 80069f4:	08006a6b 	.word	0x08006a6b
 80069f8:	08006a6b 	.word	0x08006a6b
 80069fc:	08006a5d 	.word	0x08006a5d
 8006a00:	2b40      	cmp	r3, #64	@ 0x40
 8006a02:	d02e      	beq.n	8006a62 <UART_SetConfig+0xab2>
 8006a04:	e031      	b.n	8006a6a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a06:	f7fd f8d9 	bl	8003bbc <HAL_RCC_GetPCLK1Freq>
 8006a0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a0c:	e033      	b.n	8006a76 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a0e:	f7fd f8eb 	bl	8003be8 <HAL_RCC_GetPCLK2Freq>
 8006a12:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a14:	e02f      	b.n	8006a76 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f7fe fb10 	bl	8005040 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a24:	e027      	b.n	8006a76 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a26:	f107 0318 	add.w	r3, r7, #24
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7fe fc5c 	bl	80052e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006a30:	69fb      	ldr	r3, [r7, #28]
 8006a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a34:	e01f      	b.n	8006a76 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a36:	4b69      	ldr	r3, [pc, #420]	@ (8006bdc <UART_SetConfig+0xc2c>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f003 0320 	and.w	r3, r3, #32
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d009      	beq.n	8006a56 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006a42:	4b66      	ldr	r3, [pc, #408]	@ (8006bdc <UART_SetConfig+0xc2c>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	08db      	lsrs	r3, r3, #3
 8006a48:	f003 0303 	and.w	r3, r3, #3
 8006a4c:	4a64      	ldr	r2, [pc, #400]	@ (8006be0 <UART_SetConfig+0xc30>)
 8006a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006a54:	e00f      	b.n	8006a76 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8006a56:	4b62      	ldr	r3, [pc, #392]	@ (8006be0 <UART_SetConfig+0xc30>)
 8006a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a5a:	e00c      	b.n	8006a76 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006a5c:	4b61      	ldr	r3, [pc, #388]	@ (8006be4 <UART_SetConfig+0xc34>)
 8006a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a60:	e009      	b.n	8006a76 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a68:	e005      	b.n	8006a76 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006a74:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	f000 80ea 	beq.w	8006c52 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a82:	4a55      	ldr	r2, [pc, #340]	@ (8006bd8 <UART_SetConfig+0xc28>)
 8006a84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a88:	461a      	mov	r2, r3
 8006a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a90:	005a      	lsls	r2, r3, #1
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	085b      	lsrs	r3, r3, #1
 8006a98:	441a      	add	r2, r3
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aa2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa6:	2b0f      	cmp	r3, #15
 8006aa8:	d916      	bls.n	8006ad8 <UART_SetConfig+0xb28>
 8006aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ab0:	d212      	bcs.n	8006ad8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	f023 030f 	bic.w	r3, r3, #15
 8006aba:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006abe:	085b      	lsrs	r3, r3, #1
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	f003 0307 	and.w	r3, r3, #7
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006aca:	4313      	orrs	r3, r2
 8006acc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006ad4:	60da      	str	r2, [r3, #12]
 8006ad6:	e0bc      	b.n	8006c52 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006ade:	e0b8      	b.n	8006c52 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ae0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006ae4:	2b20      	cmp	r3, #32
 8006ae6:	dc4b      	bgt.n	8006b80 <UART_SetConfig+0xbd0>
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f2c0 8087 	blt.w	8006bfc <UART_SetConfig+0xc4c>
 8006aee:	2b20      	cmp	r3, #32
 8006af0:	f200 8084 	bhi.w	8006bfc <UART_SetConfig+0xc4c>
 8006af4:	a201      	add	r2, pc, #4	@ (adr r2, 8006afc <UART_SetConfig+0xb4c>)
 8006af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006afa:	bf00      	nop
 8006afc:	08006b87 	.word	0x08006b87
 8006b00:	08006b8f 	.word	0x08006b8f
 8006b04:	08006bfd 	.word	0x08006bfd
 8006b08:	08006bfd 	.word	0x08006bfd
 8006b0c:	08006b97 	.word	0x08006b97
 8006b10:	08006bfd 	.word	0x08006bfd
 8006b14:	08006bfd 	.word	0x08006bfd
 8006b18:	08006bfd 	.word	0x08006bfd
 8006b1c:	08006ba7 	.word	0x08006ba7
 8006b20:	08006bfd 	.word	0x08006bfd
 8006b24:	08006bfd 	.word	0x08006bfd
 8006b28:	08006bfd 	.word	0x08006bfd
 8006b2c:	08006bfd 	.word	0x08006bfd
 8006b30:	08006bfd 	.word	0x08006bfd
 8006b34:	08006bfd 	.word	0x08006bfd
 8006b38:	08006bfd 	.word	0x08006bfd
 8006b3c:	08006bb7 	.word	0x08006bb7
 8006b40:	08006bfd 	.word	0x08006bfd
 8006b44:	08006bfd 	.word	0x08006bfd
 8006b48:	08006bfd 	.word	0x08006bfd
 8006b4c:	08006bfd 	.word	0x08006bfd
 8006b50:	08006bfd 	.word	0x08006bfd
 8006b54:	08006bfd 	.word	0x08006bfd
 8006b58:	08006bfd 	.word	0x08006bfd
 8006b5c:	08006bfd 	.word	0x08006bfd
 8006b60:	08006bfd 	.word	0x08006bfd
 8006b64:	08006bfd 	.word	0x08006bfd
 8006b68:	08006bfd 	.word	0x08006bfd
 8006b6c:	08006bfd 	.word	0x08006bfd
 8006b70:	08006bfd 	.word	0x08006bfd
 8006b74:	08006bfd 	.word	0x08006bfd
 8006b78:	08006bfd 	.word	0x08006bfd
 8006b7c:	08006bef 	.word	0x08006bef
 8006b80:	2b40      	cmp	r3, #64	@ 0x40
 8006b82:	d037      	beq.n	8006bf4 <UART_SetConfig+0xc44>
 8006b84:	e03a      	b.n	8006bfc <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b86:	f7fd f819 	bl	8003bbc <HAL_RCC_GetPCLK1Freq>
 8006b8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006b8c:	e03c      	b.n	8006c08 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b8e:	f7fd f82b 	bl	8003be8 <HAL_RCC_GetPCLK2Freq>
 8006b92:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006b94:	e038      	b.n	8006c08 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7fe fa50 	bl	8005040 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ba4:	e030      	b.n	8006c08 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ba6:	f107 0318 	add.w	r3, r7, #24
 8006baa:	4618      	mov	r0, r3
 8006bac:	f7fe fb9c 	bl	80052e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bb4:	e028      	b.n	8006c08 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006bb6:	4b09      	ldr	r3, [pc, #36]	@ (8006bdc <UART_SetConfig+0xc2c>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f003 0320 	and.w	r3, r3, #32
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d012      	beq.n	8006be8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006bc2:	4b06      	ldr	r3, [pc, #24]	@ (8006bdc <UART_SetConfig+0xc2c>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	08db      	lsrs	r3, r3, #3
 8006bc8:	f003 0303 	and.w	r3, r3, #3
 8006bcc:	4a04      	ldr	r2, [pc, #16]	@ (8006be0 <UART_SetConfig+0xc30>)
 8006bce:	fa22 f303 	lsr.w	r3, r2, r3
 8006bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006bd4:	e018      	b.n	8006c08 <UART_SetConfig+0xc58>
 8006bd6:	bf00      	nop
 8006bd8:	0800f254 	.word	0x0800f254
 8006bdc:	58024400 	.word	0x58024400
 8006be0:	03d09000 	.word	0x03d09000
 8006be4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8006be8:	4b24      	ldr	r3, [pc, #144]	@ (8006c7c <UART_SetConfig+0xccc>)
 8006bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bec:	e00c      	b.n	8006c08 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006bee:	4b24      	ldr	r3, [pc, #144]	@ (8006c80 <UART_SetConfig+0xcd0>)
 8006bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bf2:	e009      	b.n	8006c08 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bf4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bfa:	e005      	b.n	8006c08 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006c06:	bf00      	nop
    }

    if (pclk != 0U)
 8006c08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d021      	beq.n	8006c52 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c12:	4a1c      	ldr	r2, [pc, #112]	@ (8006c84 <UART_SetConfig+0xcd4>)
 8006c14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c18:	461a      	mov	r2, r3
 8006c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c1c:	fbb3 f2f2 	udiv	r2, r3, r2
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	085b      	lsrs	r3, r3, #1
 8006c26:	441a      	add	r2, r3
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c30:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c34:	2b0f      	cmp	r3, #15
 8006c36:	d909      	bls.n	8006c4c <UART_SetConfig+0xc9c>
 8006c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c3e:	d205      	bcs.n	8006c4c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c42:	b29a      	uxth	r2, r3
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	60da      	str	r2, [r3, #12]
 8006c4a:	e002      	b.n	8006c52 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	2201      	movs	r2, #1
 8006c56:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	2200      	movs	r2, #0
 8006c66:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006c6e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3748      	adds	r7, #72	@ 0x48
 8006c76:	46bd      	mov	sp, r7
 8006c78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c7c:	03d09000 	.word	0x03d09000
 8006c80:	003d0900 	.word	0x003d0900
 8006c84:	0800f254 	.word	0x0800f254

08006c88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c94:	f003 0308 	and.w	r3, r3, #8
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d00a      	beq.n	8006cb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	430a      	orrs	r2, r1
 8006cb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb6:	f003 0301 	and.w	r3, r3, #1
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d00a      	beq.n	8006cd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	430a      	orrs	r2, r1
 8006cd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cd8:	f003 0302 	and.w	r3, r3, #2
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00a      	beq.n	8006cf6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	430a      	orrs	r2, r1
 8006cf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cfa:	f003 0304 	and.w	r3, r3, #4
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d00a      	beq.n	8006d18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	430a      	orrs	r2, r1
 8006d16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d1c:	f003 0310 	and.w	r3, r3, #16
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d00a      	beq.n	8006d3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	430a      	orrs	r2, r1
 8006d38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d3e:	f003 0320 	and.w	r3, r3, #32
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d00a      	beq.n	8006d5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	430a      	orrs	r2, r1
 8006d5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d01a      	beq.n	8006d9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	430a      	orrs	r2, r1
 8006d7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d86:	d10a      	bne.n	8006d9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	430a      	orrs	r2, r1
 8006d9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00a      	beq.n	8006dc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	430a      	orrs	r2, r1
 8006dbe:	605a      	str	r2, [r3, #4]
  }
}
 8006dc0:	bf00      	nop
 8006dc2:	370c      	adds	r7, #12
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b098      	sub	sp, #96	@ 0x60
 8006dd0:	af02      	add	r7, sp, #8
 8006dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ddc:	f7fa fdbe 	bl	800195c <HAL_GetTick>
 8006de0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f003 0308 	and.w	r3, r3, #8
 8006dec:	2b08      	cmp	r3, #8
 8006dee:	d12f      	bne.n	8006e50 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006df0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006df4:	9300      	str	r3, [sp, #0]
 8006df6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 f88e 	bl	8006f20 <UART_WaitOnFlagUntilTimeout>
 8006e04:	4603      	mov	r3, r0
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d022      	beq.n	8006e50 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e12:	e853 3f00 	ldrex	r3, [r3]
 8006e16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	461a      	mov	r2, r3
 8006e26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e28:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e2a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e30:	e841 2300 	strex	r3, r2, [r1]
 8006e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d1e6      	bne.n	8006e0a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2220      	movs	r2, #32
 8006e40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	e063      	b.n	8006f18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0304 	and.w	r3, r3, #4
 8006e5a:	2b04      	cmp	r3, #4
 8006e5c:	d149      	bne.n	8006ef2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e5e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e62:	9300      	str	r3, [sp, #0]
 8006e64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e66:	2200      	movs	r2, #0
 8006e68:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 f857 	bl	8006f20 <UART_WaitOnFlagUntilTimeout>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d03c      	beq.n	8006ef2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e80:	e853 3f00 	ldrex	r3, [r3]
 8006e84:	623b      	str	r3, [r7, #32]
   return(result);
 8006e86:	6a3b      	ldr	r3, [r7, #32]
 8006e88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	461a      	mov	r2, r3
 8006e94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e96:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e98:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e9e:	e841 2300 	strex	r3, r2, [r1]
 8006ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d1e6      	bne.n	8006e78 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	3308      	adds	r3, #8
 8006eb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	e853 3f00 	ldrex	r3, [r3]
 8006eb8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f023 0301 	bic.w	r3, r3, #1
 8006ec0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	3308      	adds	r3, #8
 8006ec8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006eca:	61fa      	str	r2, [r7, #28]
 8006ecc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ece:	69b9      	ldr	r1, [r7, #24]
 8006ed0:	69fa      	ldr	r2, [r7, #28]
 8006ed2:	e841 2300 	strex	r3, r2, [r1]
 8006ed6:	617b      	str	r3, [r7, #20]
   return(result);
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d1e5      	bne.n	8006eaa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2220      	movs	r2, #32
 8006ee2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006eee:	2303      	movs	r3, #3
 8006ef0:	e012      	b.n	8006f18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2220      	movs	r2, #32
 8006efe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f16:	2300      	movs	r3, #0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3758      	adds	r7, #88	@ 0x58
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	603b      	str	r3, [r7, #0]
 8006f2c:	4613      	mov	r3, r2
 8006f2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f30:	e04f      	b.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f32:	69bb      	ldr	r3, [r7, #24]
 8006f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f38:	d04b      	beq.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f3a:	f7fa fd0f 	bl	800195c <HAL_GetTick>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	1ad3      	subs	r3, r2, r3
 8006f44:	69ba      	ldr	r2, [r7, #24]
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d302      	bcc.n	8006f50 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f4a:	69bb      	ldr	r3, [r7, #24]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d101      	bne.n	8006f54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f50:	2303      	movs	r3, #3
 8006f52:	e04e      	b.n	8006ff2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0304 	and.w	r3, r3, #4
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d037      	beq.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	2b80      	cmp	r3, #128	@ 0x80
 8006f66:	d034      	beq.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	2b40      	cmp	r3, #64	@ 0x40
 8006f6c:	d031      	beq.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	69db      	ldr	r3, [r3, #28]
 8006f74:	f003 0308 	and.w	r3, r3, #8
 8006f78:	2b08      	cmp	r3, #8
 8006f7a:	d110      	bne.n	8006f9e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2208      	movs	r2, #8
 8006f82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f000 f839 	bl	8006ffc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2208      	movs	r2, #8
 8006f8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2200      	movs	r2, #0
 8006f96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	e029      	b.n	8006ff2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	69db      	ldr	r3, [r3, #28]
 8006fa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fa8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fac:	d111      	bne.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006fb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fb8:	68f8      	ldr	r0, [r7, #12]
 8006fba:	f000 f81f 	bl	8006ffc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2220      	movs	r2, #32
 8006fc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e00f      	b.n	8006ff2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	69da      	ldr	r2, [r3, #28]
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	4013      	ands	r3, r2
 8006fdc:	68ba      	ldr	r2, [r7, #8]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	bf0c      	ite	eq
 8006fe2:	2301      	moveq	r3, #1
 8006fe4:	2300      	movne	r3, #0
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	461a      	mov	r2, r3
 8006fea:	79fb      	ldrb	r3, [r7, #7]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d0a0      	beq.n	8006f32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ff0:	2300      	movs	r3, #0
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3710      	adds	r7, #16
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}
	...

08006ffc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b095      	sub	sp, #84	@ 0x54
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800700a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800700c:	e853 3f00 	ldrex	r3, [r3]
 8007010:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007014:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007018:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	461a      	mov	r2, r3
 8007020:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007022:	643b      	str	r3, [r7, #64]	@ 0x40
 8007024:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007026:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007028:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800702a:	e841 2300 	strex	r3, r2, [r1]
 800702e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007032:	2b00      	cmp	r3, #0
 8007034:	d1e6      	bne.n	8007004 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	3308      	adds	r3, #8
 800703c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703e:	6a3b      	ldr	r3, [r7, #32]
 8007040:	e853 3f00 	ldrex	r3, [r3]
 8007044:	61fb      	str	r3, [r7, #28]
   return(result);
 8007046:	69fa      	ldr	r2, [r7, #28]
 8007048:	4b1e      	ldr	r3, [pc, #120]	@ (80070c4 <UART_EndRxTransfer+0xc8>)
 800704a:	4013      	ands	r3, r2
 800704c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	3308      	adds	r3, #8
 8007054:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007056:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007058:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800705c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800705e:	e841 2300 	strex	r3, r2, [r1]
 8007062:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007066:	2b00      	cmp	r3, #0
 8007068:	d1e5      	bne.n	8007036 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800706e:	2b01      	cmp	r3, #1
 8007070:	d118      	bne.n	80070a4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	e853 3f00 	ldrex	r3, [r3]
 800707e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	f023 0310 	bic.w	r3, r3, #16
 8007086:	647b      	str	r3, [r7, #68]	@ 0x44
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	461a      	mov	r2, r3
 800708e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007090:	61bb      	str	r3, [r7, #24]
 8007092:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007094:	6979      	ldr	r1, [r7, #20]
 8007096:	69ba      	ldr	r2, [r7, #24]
 8007098:	e841 2300 	strex	r3, r2, [r1]
 800709c:	613b      	str	r3, [r7, #16]
   return(result);
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1e6      	bne.n	8007072 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2220      	movs	r2, #32
 80070a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2200      	movs	r2, #0
 80070b0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80070b8:	bf00      	nop
 80070ba:	3754      	adds	r7, #84	@ 0x54
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr
 80070c4:	effffffe 	.word	0xeffffffe

080070c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b085      	sub	sp, #20
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	d101      	bne.n	80070de <HAL_UARTEx_DisableFifoMode+0x16>
 80070da:	2302      	movs	r3, #2
 80070dc:	e027      	b.n	800712e <HAL_UARTEx_DisableFifoMode+0x66>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2201      	movs	r2, #1
 80070e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2224      	movs	r2, #36	@ 0x24
 80070ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f022 0201 	bic.w	r2, r2, #1
 8007104:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800710c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2200      	movs	r2, #0
 8007112:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2220      	movs	r2, #32
 8007120:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3714      	adds	r7, #20
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr

0800713a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800713a:	b580      	push	{r7, lr}
 800713c:	b084      	sub	sp, #16
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
 8007142:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800714a:	2b01      	cmp	r3, #1
 800714c:	d101      	bne.n	8007152 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800714e:	2302      	movs	r3, #2
 8007150:	e02d      	b.n	80071ae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2201      	movs	r2, #1
 8007156:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2224      	movs	r2, #36	@ 0x24
 800715e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f022 0201 	bic.w	r2, r2, #1
 8007178:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	683a      	ldr	r2, [r7, #0]
 800718a:	430a      	orrs	r2, r1
 800718c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 f850 	bl	8007234 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	68fa      	ldr	r2, [r7, #12]
 800719a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2220      	movs	r2, #32
 80071a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071ac:	2300      	movs	r3, #0
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3710      	adds	r7, #16
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}

080071b6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80071b6:	b580      	push	{r7, lr}
 80071b8:	b084      	sub	sp, #16
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	6078      	str	r0, [r7, #4]
 80071be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d101      	bne.n	80071ce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80071ca:	2302      	movs	r3, #2
 80071cc:	e02d      	b.n	800722a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2201      	movs	r2, #1
 80071d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2224      	movs	r2, #36	@ 0x24
 80071da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f022 0201 	bic.w	r2, r2, #1
 80071f4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	683a      	ldr	r2, [r7, #0]
 8007206:	430a      	orrs	r2, r1
 8007208:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f000 f812 	bl	8007234 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2220      	movs	r2, #32
 800721c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007228:	2300      	movs	r3, #0
}
 800722a:	4618      	mov	r0, r3
 800722c:	3710      	adds	r7, #16
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
	...

08007234 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007234:	b480      	push	{r7}
 8007236:	b085      	sub	sp, #20
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007240:	2b00      	cmp	r3, #0
 8007242:	d108      	bne.n	8007256 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2201      	movs	r2, #1
 8007250:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007254:	e031      	b.n	80072ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007256:	2310      	movs	r3, #16
 8007258:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800725a:	2310      	movs	r3, #16
 800725c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	0e5b      	lsrs	r3, r3, #25
 8007266:	b2db      	uxtb	r3, r3
 8007268:	f003 0307 	and.w	r3, r3, #7
 800726c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	0f5b      	lsrs	r3, r3, #29
 8007276:	b2db      	uxtb	r3, r3
 8007278:	f003 0307 	and.w	r3, r3, #7
 800727c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800727e:	7bbb      	ldrb	r3, [r7, #14]
 8007280:	7b3a      	ldrb	r2, [r7, #12]
 8007282:	4911      	ldr	r1, [pc, #68]	@ (80072c8 <UARTEx_SetNbDataToProcess+0x94>)
 8007284:	5c8a      	ldrb	r2, [r1, r2]
 8007286:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800728a:	7b3a      	ldrb	r2, [r7, #12]
 800728c:	490f      	ldr	r1, [pc, #60]	@ (80072cc <UARTEx_SetNbDataToProcess+0x98>)
 800728e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007290:	fb93 f3f2 	sdiv	r3, r3, r2
 8007294:	b29a      	uxth	r2, r3
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800729c:	7bfb      	ldrb	r3, [r7, #15]
 800729e:	7b7a      	ldrb	r2, [r7, #13]
 80072a0:	4909      	ldr	r1, [pc, #36]	@ (80072c8 <UARTEx_SetNbDataToProcess+0x94>)
 80072a2:	5c8a      	ldrb	r2, [r1, r2]
 80072a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80072a8:	7b7a      	ldrb	r2, [r7, #13]
 80072aa:	4908      	ldr	r1, [pc, #32]	@ (80072cc <UARTEx_SetNbDataToProcess+0x98>)
 80072ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80072b2:	b29a      	uxth	r2, r3
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80072ba:	bf00      	nop
 80072bc:	3714      	adds	r7, #20
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	0800f26c 	.word	0x0800f26c
 80072cc:	0800f274 	.word	0x0800f274

080072d0 <__NVIC_SetPriority>:
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	4603      	mov	r3, r0
 80072d8:	6039      	str	r1, [r7, #0]
 80072da:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80072dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	db0a      	blt.n	80072fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	b2da      	uxtb	r2, r3
 80072e8:	490c      	ldr	r1, [pc, #48]	@ (800731c <__NVIC_SetPriority+0x4c>)
 80072ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80072ee:	0112      	lsls	r2, r2, #4
 80072f0:	b2d2      	uxtb	r2, r2
 80072f2:	440b      	add	r3, r1
 80072f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80072f8:	e00a      	b.n	8007310 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	b2da      	uxtb	r2, r3
 80072fe:	4908      	ldr	r1, [pc, #32]	@ (8007320 <__NVIC_SetPriority+0x50>)
 8007300:	88fb      	ldrh	r3, [r7, #6]
 8007302:	f003 030f 	and.w	r3, r3, #15
 8007306:	3b04      	subs	r3, #4
 8007308:	0112      	lsls	r2, r2, #4
 800730a:	b2d2      	uxtb	r2, r2
 800730c:	440b      	add	r3, r1
 800730e:	761a      	strb	r2, [r3, #24]
}
 8007310:	bf00      	nop
 8007312:	370c      	adds	r7, #12
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr
 800731c:	e000e100 	.word	0xe000e100
 8007320:	e000ed00 	.word	0xe000ed00

08007324 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007324:	b580      	push	{r7, lr}
 8007326:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007328:	4b05      	ldr	r3, [pc, #20]	@ (8007340 <SysTick_Handler+0x1c>)
 800732a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800732c:	f002 f894 	bl	8009458 <xTaskGetSchedulerState>
 8007330:	4603      	mov	r3, r0
 8007332:	2b01      	cmp	r3, #1
 8007334:	d001      	beq.n	800733a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007336:	f002 ff8f 	bl	800a258 <xPortSysTickHandler>
  }
}
 800733a:	bf00      	nop
 800733c:	bd80      	pop	{r7, pc}
 800733e:	bf00      	nop
 8007340:	e000e010 	.word	0xe000e010

08007344 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007344:	b580      	push	{r7, lr}
 8007346:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007348:	2100      	movs	r1, #0
 800734a:	f06f 0004 	mvn.w	r0, #4
 800734e:	f7ff ffbf 	bl	80072d0 <__NVIC_SetPriority>
#endif
}
 8007352:	bf00      	nop
 8007354:	bd80      	pop	{r7, pc}
	...

08007358 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800735e:	f3ef 8305 	mrs	r3, IPSR
 8007362:	603b      	str	r3, [r7, #0]
  return(result);
 8007364:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007366:	2b00      	cmp	r3, #0
 8007368:	d003      	beq.n	8007372 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800736a:	f06f 0305 	mvn.w	r3, #5
 800736e:	607b      	str	r3, [r7, #4]
 8007370:	e00c      	b.n	800738c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007372:	4b0a      	ldr	r3, [pc, #40]	@ (800739c <osKernelInitialize+0x44>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d105      	bne.n	8007386 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800737a:	4b08      	ldr	r3, [pc, #32]	@ (800739c <osKernelInitialize+0x44>)
 800737c:	2201      	movs	r2, #1
 800737e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007380:	2300      	movs	r3, #0
 8007382:	607b      	str	r3, [r7, #4]
 8007384:	e002      	b.n	800738c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007386:	f04f 33ff 	mov.w	r3, #4294967295
 800738a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800738c:	687b      	ldr	r3, [r7, #4]
}
 800738e:	4618      	mov	r0, r3
 8007390:	370c      	adds	r7, #12
 8007392:	46bd      	mov	sp, r7
 8007394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007398:	4770      	bx	lr
 800739a:	bf00      	nop
 800739c:	24000348 	.word	0x24000348

080073a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b082      	sub	sp, #8
 80073a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073a6:	f3ef 8305 	mrs	r3, IPSR
 80073aa:	603b      	str	r3, [r7, #0]
  return(result);
 80073ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d003      	beq.n	80073ba <osKernelStart+0x1a>
    stat = osErrorISR;
 80073b2:	f06f 0305 	mvn.w	r3, #5
 80073b6:	607b      	str	r3, [r7, #4]
 80073b8:	e010      	b.n	80073dc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80073ba:	4b0b      	ldr	r3, [pc, #44]	@ (80073e8 <osKernelStart+0x48>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d109      	bne.n	80073d6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80073c2:	f7ff ffbf 	bl	8007344 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80073c6:	4b08      	ldr	r3, [pc, #32]	@ (80073e8 <osKernelStart+0x48>)
 80073c8:	2202      	movs	r2, #2
 80073ca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80073cc:	f001 fb28 	bl	8008a20 <vTaskStartScheduler>
      stat = osOK;
 80073d0:	2300      	movs	r3, #0
 80073d2:	607b      	str	r3, [r7, #4]
 80073d4:	e002      	b.n	80073dc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80073d6:	f04f 33ff 	mov.w	r3, #4294967295
 80073da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80073dc:	687b      	ldr	r3, [r7, #4]
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3708      	adds	r7, #8
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}
 80073e6:	bf00      	nop
 80073e8:	24000348 	.word	0x24000348

080073ec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b08e      	sub	sp, #56	@ 0x38
 80073f0:	af04      	add	r7, sp, #16
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80073f8:	2300      	movs	r3, #0
 80073fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073fc:	f3ef 8305 	mrs	r3, IPSR
 8007400:	617b      	str	r3, [r7, #20]
  return(result);
 8007402:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007404:	2b00      	cmp	r3, #0
 8007406:	d17e      	bne.n	8007506 <osThreadNew+0x11a>
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d07b      	beq.n	8007506 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800740e:	2380      	movs	r3, #128	@ 0x80
 8007410:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007412:	2318      	movs	r3, #24
 8007414:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007416:	2300      	movs	r3, #0
 8007418:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800741a:	f04f 33ff 	mov.w	r3, #4294967295
 800741e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d045      	beq.n	80074b2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d002      	beq.n	8007434 <osThreadNew+0x48>
        name = attr->name;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	699b      	ldr	r3, [r3, #24]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d002      	beq.n	8007442 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	699b      	ldr	r3, [r3, #24]
 8007440:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007442:	69fb      	ldr	r3, [r7, #28]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d008      	beq.n	800745a <osThreadNew+0x6e>
 8007448:	69fb      	ldr	r3, [r7, #28]
 800744a:	2b38      	cmp	r3, #56	@ 0x38
 800744c:	d805      	bhi.n	800745a <osThreadNew+0x6e>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	2b00      	cmp	r3, #0
 8007458:	d001      	beq.n	800745e <osThreadNew+0x72>
        return (NULL);
 800745a:	2300      	movs	r3, #0
 800745c:	e054      	b.n	8007508 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d003      	beq.n	800746e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	089b      	lsrs	r3, r3, #2
 800746c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00e      	beq.n	8007494 <osThreadNew+0xa8>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	2ba7      	cmp	r3, #167	@ 0xa7
 800747c:	d90a      	bls.n	8007494 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007482:	2b00      	cmp	r3, #0
 8007484:	d006      	beq.n	8007494 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d002      	beq.n	8007494 <osThreadNew+0xa8>
        mem = 1;
 800748e:	2301      	movs	r3, #1
 8007490:	61bb      	str	r3, [r7, #24]
 8007492:	e010      	b.n	80074b6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10c      	bne.n	80074b6 <osThreadNew+0xca>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	68db      	ldr	r3, [r3, #12]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d108      	bne.n	80074b6 <osThreadNew+0xca>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	691b      	ldr	r3, [r3, #16]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d104      	bne.n	80074b6 <osThreadNew+0xca>
          mem = 0;
 80074ac:	2300      	movs	r3, #0
 80074ae:	61bb      	str	r3, [r7, #24]
 80074b0:	e001      	b.n	80074b6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80074b2:	2300      	movs	r3, #0
 80074b4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d110      	bne.n	80074de <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80074c4:	9202      	str	r2, [sp, #8]
 80074c6:	9301      	str	r3, [sp, #4]
 80074c8:	69fb      	ldr	r3, [r7, #28]
 80074ca:	9300      	str	r3, [sp, #0]
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	6a3a      	ldr	r2, [r7, #32]
 80074d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f001 f8b0 	bl	8008638 <xTaskCreateStatic>
 80074d8:	4603      	mov	r3, r0
 80074da:	613b      	str	r3, [r7, #16]
 80074dc:	e013      	b.n	8007506 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80074de:	69bb      	ldr	r3, [r7, #24]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d110      	bne.n	8007506 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80074e4:	6a3b      	ldr	r3, [r7, #32]
 80074e6:	b29a      	uxth	r2, r3
 80074e8:	f107 0310 	add.w	r3, r7, #16
 80074ec:	9301      	str	r3, [sp, #4]
 80074ee:	69fb      	ldr	r3, [r7, #28]
 80074f0:	9300      	str	r3, [sp, #0]
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80074f6:	68f8      	ldr	r0, [r7, #12]
 80074f8:	f001 f8fe 	bl	80086f8 <xTaskCreate>
 80074fc:	4603      	mov	r3, r0
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d001      	beq.n	8007506 <osThreadNew+0x11a>
            hTask = NULL;
 8007502:	2300      	movs	r3, #0
 8007504:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007506:	693b      	ldr	r3, [r7, #16]
}
 8007508:	4618      	mov	r0, r3
 800750a:	3728      	adds	r7, #40	@ 0x28
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007510:	b580      	push	{r7, lr}
 8007512:	b084      	sub	sp, #16
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007518:	f3ef 8305 	mrs	r3, IPSR
 800751c:	60bb      	str	r3, [r7, #8]
  return(result);
 800751e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007520:	2b00      	cmp	r3, #0
 8007522:	d003      	beq.n	800752c <osDelay+0x1c>
    stat = osErrorISR;
 8007524:	f06f 0305 	mvn.w	r3, #5
 8007528:	60fb      	str	r3, [r7, #12]
 800752a:	e007      	b.n	800753c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800752c:	2300      	movs	r3, #0
 800752e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d002      	beq.n	800753c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f001 fa3c 	bl	80089b4 <vTaskDelay>
    }
  }

  return (stat);
 800753c:	68fb      	ldr	r3, [r7, #12]
}
 800753e:	4618      	mov	r0, r3
 8007540:	3710      	adds	r7, #16
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
	...

08007548 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007548:	b480      	push	{r7}
 800754a:	b085      	sub	sp, #20
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	4a07      	ldr	r2, [pc, #28]	@ (8007574 <vApplicationGetIdleTaskMemory+0x2c>)
 8007558:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	4a06      	ldr	r2, [pc, #24]	@ (8007578 <vApplicationGetIdleTaskMemory+0x30>)
 800755e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2280      	movs	r2, #128	@ 0x80
 8007564:	601a      	str	r2, [r3, #0]
}
 8007566:	bf00      	nop
 8007568:	3714      	adds	r7, #20
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop
 8007574:	2400034c 	.word	0x2400034c
 8007578:	240003f4 	.word	0x240003f4

0800757c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	4a07      	ldr	r2, [pc, #28]	@ (80075a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800758c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	4a06      	ldr	r2, [pc, #24]	@ (80075ac <vApplicationGetTimerTaskMemory+0x30>)
 8007592:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800759a:	601a      	str	r2, [r3, #0]
}
 800759c:	bf00      	nop
 800759e:	3714      	adds	r7, #20
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr
 80075a8:	240005f4 	.word	0x240005f4
 80075ac:	2400069c 	.word	0x2400069c

080075b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f103 0208 	add.w	r2, r3, #8
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f04f 32ff 	mov.w	r2, #4294967295
 80075c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f103 0208 	add.w	r2, r3, #8
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f103 0208 	add.w	r2, r3, #8
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80075e4:	bf00      	nop
 80075e6:	370c      	adds	r7, #12
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr

080075f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80075f0:	b480      	push	{r7}
 80075f2:	b083      	sub	sp, #12
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80075fe:	bf00      	nop
 8007600:	370c      	adds	r7, #12
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr

0800760a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800760a:	b480      	push	{r7}
 800760c:	b085      	sub	sp, #20
 800760e:	af00      	add	r7, sp, #0
 8007610:	6078      	str	r0, [r7, #4]
 8007612:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	689a      	ldr	r2, [r3, #8]
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	683a      	ldr	r2, [r7, #0]
 800762e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	683a      	ldr	r2, [r7, #0]
 8007634:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	1c5a      	adds	r2, r3, #1
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	601a      	str	r2, [r3, #0]
}
 8007646:	bf00      	nop
 8007648:	3714      	adds	r7, #20
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr

08007652 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007652:	b480      	push	{r7}
 8007654:	b085      	sub	sp, #20
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
 800765a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007668:	d103      	bne.n	8007672 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	60fb      	str	r3, [r7, #12]
 8007670:	e00c      	b.n	800768c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	3308      	adds	r3, #8
 8007676:	60fb      	str	r3, [r7, #12]
 8007678:	e002      	b.n	8007680 <vListInsert+0x2e>
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	60fb      	str	r3, [r7, #12]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68ba      	ldr	r2, [r7, #8]
 8007688:	429a      	cmp	r2, r3
 800768a:	d2f6      	bcs.n	800767a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	685a      	ldr	r2, [r3, #4]
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	683a      	ldr	r2, [r7, #0]
 800769a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	68fa      	ldr	r2, [r7, #12]
 80076a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	683a      	ldr	r2, [r7, #0]
 80076a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	1c5a      	adds	r2, r3, #1
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	601a      	str	r2, [r3, #0]
}
 80076b8:	bf00      	nop
 80076ba:	3714      	adds	r7, #20
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	691b      	ldr	r3, [r3, #16]
 80076d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	687a      	ldr	r2, [r7, #4]
 80076d8:	6892      	ldr	r2, [r2, #8]
 80076da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	6852      	ldr	r2, [r2, #4]
 80076e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	687a      	ldr	r2, [r7, #4]
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d103      	bne.n	80076f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	689a      	ldr	r2, [r3, #8]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2200      	movs	r2, #0
 80076fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	1e5a      	subs	r2, r3, #1
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
}
 800770c:	4618      	mov	r0, r3
 800770e:	3714      	adds	r7, #20
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr

08007718 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d10b      	bne.n	8007744 <xQueueGenericReset+0x2c>
	__asm volatile
 800772c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007730:	f383 8811 	msr	BASEPRI, r3
 8007734:	f3bf 8f6f 	isb	sy
 8007738:	f3bf 8f4f 	dsb	sy
 800773c:	60bb      	str	r3, [r7, #8]
}
 800773e:	bf00      	nop
 8007740:	bf00      	nop
 8007742:	e7fd      	b.n	8007740 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007744:	f002 fcf8 	bl	800a138 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007750:	68f9      	ldr	r1, [r7, #12]
 8007752:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007754:	fb01 f303 	mul.w	r3, r1, r3
 8007758:	441a      	add	r2, r3
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2200      	movs	r2, #0
 8007762:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007774:	3b01      	subs	r3, #1
 8007776:	68f9      	ldr	r1, [r7, #12]
 8007778:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800777a:	fb01 f303 	mul.w	r3, r1, r3
 800777e:	441a      	add	r2, r3
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	22ff      	movs	r2, #255	@ 0xff
 8007788:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	22ff      	movs	r2, #255	@ 0xff
 8007790:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d114      	bne.n	80077c4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d01a      	beq.n	80077d8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	3310      	adds	r3, #16
 80077a6:	4618      	mov	r0, r3
 80077a8:	f001 fc38 	bl	800901c <xTaskRemoveFromEventList>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d012      	beq.n	80077d8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80077b2:	4b0d      	ldr	r3, [pc, #52]	@ (80077e8 <xQueueGenericReset+0xd0>)
 80077b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077b8:	601a      	str	r2, [r3, #0]
 80077ba:	f3bf 8f4f 	dsb	sy
 80077be:	f3bf 8f6f 	isb	sy
 80077c2:	e009      	b.n	80077d8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	3310      	adds	r3, #16
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7ff fef1 	bl	80075b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	3324      	adds	r3, #36	@ 0x24
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7ff feec 	bl	80075b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80077d8:	f002 fce0 	bl	800a19c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80077dc:	2301      	movs	r3, #1
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3710      	adds	r7, #16
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	bf00      	nop
 80077e8:	e000ed04 	.word	0xe000ed04

080077ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b08e      	sub	sp, #56	@ 0x38
 80077f0:	af02      	add	r7, sp, #8
 80077f2:	60f8      	str	r0, [r7, #12]
 80077f4:	60b9      	str	r1, [r7, #8]
 80077f6:	607a      	str	r2, [r7, #4]
 80077f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d10b      	bne.n	8007818 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007804:	f383 8811 	msr	BASEPRI, r3
 8007808:	f3bf 8f6f 	isb	sy
 800780c:	f3bf 8f4f 	dsb	sy
 8007810:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007812:	bf00      	nop
 8007814:	bf00      	nop
 8007816:	e7fd      	b.n	8007814 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d10b      	bne.n	8007836 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800781e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007822:	f383 8811 	msr	BASEPRI, r3
 8007826:	f3bf 8f6f 	isb	sy
 800782a:	f3bf 8f4f 	dsb	sy
 800782e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007830:	bf00      	nop
 8007832:	bf00      	nop
 8007834:	e7fd      	b.n	8007832 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d002      	beq.n	8007842 <xQueueGenericCreateStatic+0x56>
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d001      	beq.n	8007846 <xQueueGenericCreateStatic+0x5a>
 8007842:	2301      	movs	r3, #1
 8007844:	e000      	b.n	8007848 <xQueueGenericCreateStatic+0x5c>
 8007846:	2300      	movs	r3, #0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d10b      	bne.n	8007864 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800784c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007850:	f383 8811 	msr	BASEPRI, r3
 8007854:	f3bf 8f6f 	isb	sy
 8007858:	f3bf 8f4f 	dsb	sy
 800785c:	623b      	str	r3, [r7, #32]
}
 800785e:	bf00      	nop
 8007860:	bf00      	nop
 8007862:	e7fd      	b.n	8007860 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d102      	bne.n	8007870 <xQueueGenericCreateStatic+0x84>
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d101      	bne.n	8007874 <xQueueGenericCreateStatic+0x88>
 8007870:	2301      	movs	r3, #1
 8007872:	e000      	b.n	8007876 <xQueueGenericCreateStatic+0x8a>
 8007874:	2300      	movs	r3, #0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d10b      	bne.n	8007892 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800787a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800787e:	f383 8811 	msr	BASEPRI, r3
 8007882:	f3bf 8f6f 	isb	sy
 8007886:	f3bf 8f4f 	dsb	sy
 800788a:	61fb      	str	r3, [r7, #28]
}
 800788c:	bf00      	nop
 800788e:	bf00      	nop
 8007890:	e7fd      	b.n	800788e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007892:	2350      	movs	r3, #80	@ 0x50
 8007894:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	2b50      	cmp	r3, #80	@ 0x50
 800789a:	d00b      	beq.n	80078b4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800789c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a0:	f383 8811 	msr	BASEPRI, r3
 80078a4:	f3bf 8f6f 	isb	sy
 80078a8:	f3bf 8f4f 	dsb	sy
 80078ac:	61bb      	str	r3, [r7, #24]
}
 80078ae:	bf00      	nop
 80078b0:	bf00      	nop
 80078b2:	e7fd      	b.n	80078b0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80078b4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80078ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00d      	beq.n	80078dc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80078c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80078c8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80078cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ce:	9300      	str	r3, [sp, #0]
 80078d0:	4613      	mov	r3, r2
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	68b9      	ldr	r1, [r7, #8]
 80078d6:	68f8      	ldr	r0, [r7, #12]
 80078d8:	f000 f840 	bl	800795c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80078dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80078de:	4618      	mov	r0, r3
 80078e0:	3730      	adds	r7, #48	@ 0x30
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b08a      	sub	sp, #40	@ 0x28
 80078ea:	af02      	add	r7, sp, #8
 80078ec:	60f8      	str	r0, [r7, #12]
 80078ee:	60b9      	str	r1, [r7, #8]
 80078f0:	4613      	mov	r3, r2
 80078f2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d10b      	bne.n	8007912 <xQueueGenericCreate+0x2c>
	__asm volatile
 80078fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078fe:	f383 8811 	msr	BASEPRI, r3
 8007902:	f3bf 8f6f 	isb	sy
 8007906:	f3bf 8f4f 	dsb	sy
 800790a:	613b      	str	r3, [r7, #16]
}
 800790c:	bf00      	nop
 800790e:	bf00      	nop
 8007910:	e7fd      	b.n	800790e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	68ba      	ldr	r2, [r7, #8]
 8007916:	fb02 f303 	mul.w	r3, r2, r3
 800791a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800791c:	69fb      	ldr	r3, [r7, #28]
 800791e:	3350      	adds	r3, #80	@ 0x50
 8007920:	4618      	mov	r0, r3
 8007922:	f002 fe0f 	bl	800a544 <pvPortMalloc>
 8007926:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d011      	beq.n	8007952 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	3350      	adds	r3, #80	@ 0x50
 8007936:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	2200      	movs	r2, #0
 800793c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007940:	79fa      	ldrb	r2, [r7, #7]
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	4613      	mov	r3, r2
 8007948:	697a      	ldr	r2, [r7, #20]
 800794a:	68b9      	ldr	r1, [r7, #8]
 800794c:	68f8      	ldr	r0, [r7, #12]
 800794e:	f000 f805 	bl	800795c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007952:	69bb      	ldr	r3, [r7, #24]
	}
 8007954:	4618      	mov	r0, r3
 8007956:	3720      	adds	r7, #32
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	60b9      	str	r1, [r7, #8]
 8007966:	607a      	str	r2, [r7, #4]
 8007968:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d103      	bne.n	8007978 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007970:	69bb      	ldr	r3, [r7, #24]
 8007972:	69ba      	ldr	r2, [r7, #24]
 8007974:	601a      	str	r2, [r3, #0]
 8007976:	e002      	b.n	800797e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	687a      	ldr	r2, [r7, #4]
 800797c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	68fa      	ldr	r2, [r7, #12]
 8007982:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007984:	69bb      	ldr	r3, [r7, #24]
 8007986:	68ba      	ldr	r2, [r7, #8]
 8007988:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800798a:	2101      	movs	r1, #1
 800798c:	69b8      	ldr	r0, [r7, #24]
 800798e:	f7ff fec3 	bl	8007718 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007992:	69bb      	ldr	r3, [r7, #24]
 8007994:	78fa      	ldrb	r2, [r7, #3]
 8007996:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800799a:	bf00      	nop
 800799c:	3710      	adds	r7, #16
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}

080079a2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80079a2:	b580      	push	{r7, lr}
 80079a4:	b086      	sub	sp, #24
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]
 80079aa:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d10b      	bne.n	80079ca <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80079b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b6:	f383 8811 	msr	BASEPRI, r3
 80079ba:	f3bf 8f6f 	isb	sy
 80079be:	f3bf 8f4f 	dsb	sy
 80079c2:	613b      	str	r3, [r7, #16]
}
 80079c4:	bf00      	nop
 80079c6:	bf00      	nop
 80079c8:	e7fd      	b.n	80079c6 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80079ca:	683a      	ldr	r2, [r7, #0]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d90b      	bls.n	80079ea <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80079d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d6:	f383 8811 	msr	BASEPRI, r3
 80079da:	f3bf 8f6f 	isb	sy
 80079de:	f3bf 8f4f 	dsb	sy
 80079e2:	60fb      	str	r3, [r7, #12]
}
 80079e4:	bf00      	nop
 80079e6:	bf00      	nop
 80079e8:	e7fd      	b.n	80079e6 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80079ea:	2202      	movs	r2, #2
 80079ec:	2100      	movs	r1, #0
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f7ff ff79 	bl	80078e6 <xQueueGenericCreate>
 80079f4:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d002      	beq.n	8007a02 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	683a      	ldr	r2, [r7, #0]
 8007a00:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007a02:	697b      	ldr	r3, [r7, #20]
	}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3718      	adds	r7, #24
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b08e      	sub	sp, #56	@ 0x38
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	607a      	str	r2, [r7, #4]
 8007a18:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d10b      	bne.n	8007a40 <xQueueGenericSend+0x34>
	__asm volatile
 8007a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a2c:	f383 8811 	msr	BASEPRI, r3
 8007a30:	f3bf 8f6f 	isb	sy
 8007a34:	f3bf 8f4f 	dsb	sy
 8007a38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007a3a:	bf00      	nop
 8007a3c:	bf00      	nop
 8007a3e:	e7fd      	b.n	8007a3c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d103      	bne.n	8007a4e <xQueueGenericSend+0x42>
 8007a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d101      	bne.n	8007a52 <xQueueGenericSend+0x46>
 8007a4e:	2301      	movs	r3, #1
 8007a50:	e000      	b.n	8007a54 <xQueueGenericSend+0x48>
 8007a52:	2300      	movs	r3, #0
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d10b      	bne.n	8007a70 <xQueueGenericSend+0x64>
	__asm volatile
 8007a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a5c:	f383 8811 	msr	BASEPRI, r3
 8007a60:	f3bf 8f6f 	isb	sy
 8007a64:	f3bf 8f4f 	dsb	sy
 8007a68:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007a6a:	bf00      	nop
 8007a6c:	bf00      	nop
 8007a6e:	e7fd      	b.n	8007a6c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	2b02      	cmp	r3, #2
 8007a74:	d103      	bne.n	8007a7e <xQueueGenericSend+0x72>
 8007a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d101      	bne.n	8007a82 <xQueueGenericSend+0x76>
 8007a7e:	2301      	movs	r3, #1
 8007a80:	e000      	b.n	8007a84 <xQueueGenericSend+0x78>
 8007a82:	2300      	movs	r3, #0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d10b      	bne.n	8007aa0 <xQueueGenericSend+0x94>
	__asm volatile
 8007a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a8c:	f383 8811 	msr	BASEPRI, r3
 8007a90:	f3bf 8f6f 	isb	sy
 8007a94:	f3bf 8f4f 	dsb	sy
 8007a98:	623b      	str	r3, [r7, #32]
}
 8007a9a:	bf00      	nop
 8007a9c:	bf00      	nop
 8007a9e:	e7fd      	b.n	8007a9c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007aa0:	f001 fcda 	bl	8009458 <xTaskGetSchedulerState>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d102      	bne.n	8007ab0 <xQueueGenericSend+0xa4>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d101      	bne.n	8007ab4 <xQueueGenericSend+0xa8>
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	e000      	b.n	8007ab6 <xQueueGenericSend+0xaa>
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d10b      	bne.n	8007ad2 <xQueueGenericSend+0xc6>
	__asm volatile
 8007aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007abe:	f383 8811 	msr	BASEPRI, r3
 8007ac2:	f3bf 8f6f 	isb	sy
 8007ac6:	f3bf 8f4f 	dsb	sy
 8007aca:	61fb      	str	r3, [r7, #28]
}
 8007acc:	bf00      	nop
 8007ace:	bf00      	nop
 8007ad0:	e7fd      	b.n	8007ace <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007ad2:	f002 fb31 	bl	800a138 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d302      	bcc.n	8007ae8 <xQueueGenericSend+0xdc>
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d129      	bne.n	8007b3c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ae8:	683a      	ldr	r2, [r7, #0]
 8007aea:	68b9      	ldr	r1, [r7, #8]
 8007aec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007aee:	f000 fc0a 	bl	8008306 <prvCopyDataToQueue>
 8007af2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d010      	beq.n	8007b1e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007afe:	3324      	adds	r3, #36	@ 0x24
 8007b00:	4618      	mov	r0, r3
 8007b02:	f001 fa8b 	bl	800901c <xTaskRemoveFromEventList>
 8007b06:	4603      	mov	r3, r0
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d013      	beq.n	8007b34 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007b0c:	4b3f      	ldr	r3, [pc, #252]	@ (8007c0c <xQueueGenericSend+0x200>)
 8007b0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b12:	601a      	str	r2, [r3, #0]
 8007b14:	f3bf 8f4f 	dsb	sy
 8007b18:	f3bf 8f6f 	isb	sy
 8007b1c:	e00a      	b.n	8007b34 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d007      	beq.n	8007b34 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007b24:	4b39      	ldr	r3, [pc, #228]	@ (8007c0c <xQueueGenericSend+0x200>)
 8007b26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b2a:	601a      	str	r2, [r3, #0]
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007b34:	f002 fb32 	bl	800a19c <vPortExitCritical>
				return pdPASS;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	e063      	b.n	8007c04 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d103      	bne.n	8007b4a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b42:	f002 fb2b 	bl	800a19c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007b46:	2300      	movs	r3, #0
 8007b48:	e05c      	b.n	8007c04 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d106      	bne.n	8007b5e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b50:	f107 0314 	add.w	r3, r7, #20
 8007b54:	4618      	mov	r0, r3
 8007b56:	f001 fac7 	bl	80090e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b5e:	f002 fb1d 	bl	800a19c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b62:	f000 ffcd 	bl	8008b00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b66:	f002 fae7 	bl	800a138 <vPortEnterCritical>
 8007b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b70:	b25b      	sxtb	r3, r3
 8007b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b76:	d103      	bne.n	8007b80 <xQueueGenericSend+0x174>
 8007b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b86:	b25b      	sxtb	r3, r3
 8007b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b8c:	d103      	bne.n	8007b96 <xQueueGenericSend+0x18a>
 8007b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b90:	2200      	movs	r2, #0
 8007b92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b96:	f002 fb01 	bl	800a19c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b9a:	1d3a      	adds	r2, r7, #4
 8007b9c:	f107 0314 	add.w	r3, r7, #20
 8007ba0:	4611      	mov	r1, r2
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f001 fab6 	bl	8009114 <xTaskCheckForTimeOut>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d124      	bne.n	8007bf8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007bae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bb0:	f000 fca1 	bl	80084f6 <prvIsQueueFull>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d018      	beq.n	8007bec <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bbc:	3310      	adds	r3, #16
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	4611      	mov	r1, r2
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f001 f9d8 	bl	8008f78 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007bc8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bca:	f000 fc2c 	bl	8008426 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007bce:	f000 ffdd 	bl	8008b8c <xTaskResumeAll>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	f47f af7c 	bne.w	8007ad2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007bda:	4b0c      	ldr	r3, [pc, #48]	@ (8007c0c <xQueueGenericSend+0x200>)
 8007bdc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007be0:	601a      	str	r2, [r3, #0]
 8007be2:	f3bf 8f4f 	dsb	sy
 8007be6:	f3bf 8f6f 	isb	sy
 8007bea:	e772      	b.n	8007ad2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007bec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bee:	f000 fc1a 	bl	8008426 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007bf2:	f000 ffcb 	bl	8008b8c <xTaskResumeAll>
 8007bf6:	e76c      	b.n	8007ad2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007bf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bfa:	f000 fc14 	bl	8008426 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007bfe:	f000 ffc5 	bl	8008b8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007c02:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3738      	adds	r7, #56	@ 0x38
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	e000ed04 	.word	0xe000ed04

08007c10 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b090      	sub	sp, #64	@ 0x40
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	607a      	str	r2, [r7, #4]
 8007c1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d10b      	bne.n	8007c40 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c2c:	f383 8811 	msr	BASEPRI, r3
 8007c30:	f3bf 8f6f 	isb	sy
 8007c34:	f3bf 8f4f 	dsb	sy
 8007c38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007c3a:	bf00      	nop
 8007c3c:	bf00      	nop
 8007c3e:	e7fd      	b.n	8007c3c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d103      	bne.n	8007c4e <xQueueGenericSendFromISR+0x3e>
 8007c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d101      	bne.n	8007c52 <xQueueGenericSendFromISR+0x42>
 8007c4e:	2301      	movs	r3, #1
 8007c50:	e000      	b.n	8007c54 <xQueueGenericSendFromISR+0x44>
 8007c52:	2300      	movs	r3, #0
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d10b      	bne.n	8007c70 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c5c:	f383 8811 	msr	BASEPRI, r3
 8007c60:	f3bf 8f6f 	isb	sy
 8007c64:	f3bf 8f4f 	dsb	sy
 8007c68:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c6a:	bf00      	nop
 8007c6c:	bf00      	nop
 8007c6e:	e7fd      	b.n	8007c6c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	2b02      	cmp	r3, #2
 8007c74:	d103      	bne.n	8007c7e <xQueueGenericSendFromISR+0x6e>
 8007c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d101      	bne.n	8007c82 <xQueueGenericSendFromISR+0x72>
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e000      	b.n	8007c84 <xQueueGenericSendFromISR+0x74>
 8007c82:	2300      	movs	r3, #0
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d10b      	bne.n	8007ca0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c8c:	f383 8811 	msr	BASEPRI, r3
 8007c90:	f3bf 8f6f 	isb	sy
 8007c94:	f3bf 8f4f 	dsb	sy
 8007c98:	623b      	str	r3, [r7, #32]
}
 8007c9a:	bf00      	nop
 8007c9c:	bf00      	nop
 8007c9e:	e7fd      	b.n	8007c9c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ca0:	f002 fc0e 	bl	800a4c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007ca4:	f3ef 8211 	mrs	r2, BASEPRI
 8007ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cac:	f383 8811 	msr	BASEPRI, r3
 8007cb0:	f3bf 8f6f 	isb	sy
 8007cb4:	f3bf 8f4f 	dsb	sy
 8007cb8:	61fa      	str	r2, [r7, #28]
 8007cba:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007cbc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007cbe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	d302      	bcc.n	8007cd2 <xQueueGenericSendFromISR+0xc2>
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	2b02      	cmp	r3, #2
 8007cd0:	d12f      	bne.n	8007d32 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cd4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007cd8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ce2:	683a      	ldr	r2, [r7, #0]
 8007ce4:	68b9      	ldr	r1, [r7, #8]
 8007ce6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007ce8:	f000 fb0d 	bl	8008306 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007cec:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf4:	d112      	bne.n	8007d1c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d016      	beq.n	8007d2c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d00:	3324      	adds	r3, #36	@ 0x24
 8007d02:	4618      	mov	r0, r3
 8007d04:	f001 f98a 	bl	800901c <xTaskRemoveFromEventList>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d00e      	beq.n	8007d2c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d00b      	beq.n	8007d2c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2201      	movs	r2, #1
 8007d18:	601a      	str	r2, [r3, #0]
 8007d1a:	e007      	b.n	8007d2c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007d1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007d20:	3301      	adds	r3, #1
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	b25a      	sxtb	r2, r3
 8007d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007d30:	e001      	b.n	8007d36 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d32:	2300      	movs	r3, #0
 8007d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d38:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007d40:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3740      	adds	r7, #64	@ 0x40
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b08e      	sub	sp, #56	@ 0x38
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d10b      	bne.n	8007d78 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d64:	f383 8811 	msr	BASEPRI, r3
 8007d68:	f3bf 8f6f 	isb	sy
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	623b      	str	r3, [r7, #32]
}
 8007d72:	bf00      	nop
 8007d74:	bf00      	nop
 8007d76:	e7fd      	b.n	8007d74 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d00b      	beq.n	8007d98 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d84:	f383 8811 	msr	BASEPRI, r3
 8007d88:	f3bf 8f6f 	isb	sy
 8007d8c:	f3bf 8f4f 	dsb	sy
 8007d90:	61fb      	str	r3, [r7, #28]
}
 8007d92:	bf00      	nop
 8007d94:	bf00      	nop
 8007d96:	e7fd      	b.n	8007d94 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d103      	bne.n	8007da8 <xQueueGiveFromISR+0x5c>
 8007da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d101      	bne.n	8007dac <xQueueGiveFromISR+0x60>
 8007da8:	2301      	movs	r3, #1
 8007daa:	e000      	b.n	8007dae <xQueueGiveFromISR+0x62>
 8007dac:	2300      	movs	r3, #0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d10b      	bne.n	8007dca <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db6:	f383 8811 	msr	BASEPRI, r3
 8007dba:	f3bf 8f6f 	isb	sy
 8007dbe:	f3bf 8f4f 	dsb	sy
 8007dc2:	61bb      	str	r3, [r7, #24]
}
 8007dc4:	bf00      	nop
 8007dc6:	bf00      	nop
 8007dc8:	e7fd      	b.n	8007dc6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007dca:	f002 fb79 	bl	800a4c0 <vPortValidateInterruptPriority>
	__asm volatile
 8007dce:	f3ef 8211 	mrs	r2, BASEPRI
 8007dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd6:	f383 8811 	msr	BASEPRI, r3
 8007dda:	f3bf 8f6f 	isb	sy
 8007dde:	f3bf 8f4f 	dsb	sy
 8007de2:	617a      	str	r2, [r7, #20]
 8007de4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007de6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dee:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007df4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d22b      	bcs.n	8007e52 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dfc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e06:	1c5a      	adds	r2, r3, #1
 8007e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007e0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e14:	d112      	bne.n	8007e3c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d016      	beq.n	8007e4c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e20:	3324      	adds	r3, #36	@ 0x24
 8007e22:	4618      	mov	r0, r3
 8007e24:	f001 f8fa 	bl	800901c <xTaskRemoveFromEventList>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d00e      	beq.n	8007e4c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00b      	beq.n	8007e4c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	2201      	movs	r2, #1
 8007e38:	601a      	str	r2, [r3, #0]
 8007e3a:	e007      	b.n	8007e4c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007e3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e40:	3301      	adds	r3, #1
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	b25a      	sxtb	r2, r3
 8007e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e50:	e001      	b.n	8007e56 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007e52:	2300      	movs	r3, #0
 8007e54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e58:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f383 8811 	msr	BASEPRI, r3
}
 8007e60:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007e62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3738      	adds	r7, #56	@ 0x38
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b08c      	sub	sp, #48	@ 0x30
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d10b      	bne.n	8007e9e <xQueueReceive+0x32>
	__asm volatile
 8007e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e8a:	f383 8811 	msr	BASEPRI, r3
 8007e8e:	f3bf 8f6f 	isb	sy
 8007e92:	f3bf 8f4f 	dsb	sy
 8007e96:	623b      	str	r3, [r7, #32]
}
 8007e98:	bf00      	nop
 8007e9a:	bf00      	nop
 8007e9c:	e7fd      	b.n	8007e9a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d103      	bne.n	8007eac <xQueueReceive+0x40>
 8007ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d101      	bne.n	8007eb0 <xQueueReceive+0x44>
 8007eac:	2301      	movs	r3, #1
 8007eae:	e000      	b.n	8007eb2 <xQueueReceive+0x46>
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d10b      	bne.n	8007ece <xQueueReceive+0x62>
	__asm volatile
 8007eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eba:	f383 8811 	msr	BASEPRI, r3
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	61fb      	str	r3, [r7, #28]
}
 8007ec8:	bf00      	nop
 8007eca:	bf00      	nop
 8007ecc:	e7fd      	b.n	8007eca <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ece:	f001 fac3 	bl	8009458 <xTaskGetSchedulerState>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d102      	bne.n	8007ede <xQueueReceive+0x72>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d101      	bne.n	8007ee2 <xQueueReceive+0x76>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e000      	b.n	8007ee4 <xQueueReceive+0x78>
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d10b      	bne.n	8007f00 <xQueueReceive+0x94>
	__asm volatile
 8007ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eec:	f383 8811 	msr	BASEPRI, r3
 8007ef0:	f3bf 8f6f 	isb	sy
 8007ef4:	f3bf 8f4f 	dsb	sy
 8007ef8:	61bb      	str	r3, [r7, #24]
}
 8007efa:	bf00      	nop
 8007efc:	bf00      	nop
 8007efe:	e7fd      	b.n	8007efc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f00:	f002 f91a 	bl	800a138 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f08:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d01f      	beq.n	8007f50 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007f10:	68b9      	ldr	r1, [r7, #8]
 8007f12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f14:	f000 fa61 	bl	80083da <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f1a:	1e5a      	subs	r2, r3, #1
 8007f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f1e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f22:	691b      	ldr	r3, [r3, #16]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d00f      	beq.n	8007f48 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2a:	3310      	adds	r3, #16
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f001 f875 	bl	800901c <xTaskRemoveFromEventList>
 8007f32:	4603      	mov	r3, r0
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d007      	beq.n	8007f48 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007f38:	4b3c      	ldr	r3, [pc, #240]	@ (800802c <xQueueReceive+0x1c0>)
 8007f3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f3e:	601a      	str	r2, [r3, #0]
 8007f40:	f3bf 8f4f 	dsb	sy
 8007f44:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007f48:	f002 f928 	bl	800a19c <vPortExitCritical>
				return pdPASS;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	e069      	b.n	8008024 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d103      	bne.n	8007f5e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007f56:	f002 f921 	bl	800a19c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	e062      	b.n	8008024 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d106      	bne.n	8007f72 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f64:	f107 0310 	add.w	r3, r7, #16
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f001 f8bd 	bl	80090e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007f72:	f002 f913 	bl	800a19c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f76:	f000 fdc3 	bl	8008b00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f7a:	f002 f8dd 	bl	800a138 <vPortEnterCritical>
 8007f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f84:	b25b      	sxtb	r3, r3
 8007f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f8a:	d103      	bne.n	8007f94 <xQueueReceive+0x128>
 8007f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f8e:	2200      	movs	r2, #0
 8007f90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f9a:	b25b      	sxtb	r3, r3
 8007f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fa0:	d103      	bne.n	8007faa <xQueueReceive+0x13e>
 8007fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007faa:	f002 f8f7 	bl	800a19c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007fae:	1d3a      	adds	r2, r7, #4
 8007fb0:	f107 0310 	add.w	r3, r7, #16
 8007fb4:	4611      	mov	r1, r2
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f001 f8ac 	bl	8009114 <xTaskCheckForTimeOut>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d123      	bne.n	800800a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007fc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fc4:	f000 fa81 	bl	80084ca <prvIsQueueEmpty>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d017      	beq.n	8007ffe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd0:	3324      	adds	r3, #36	@ 0x24
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	4611      	mov	r1, r2
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f000 ffce 	bl	8008f78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007fdc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fde:	f000 fa22 	bl	8008426 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007fe2:	f000 fdd3 	bl	8008b8c <xTaskResumeAll>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d189      	bne.n	8007f00 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007fec:	4b0f      	ldr	r3, [pc, #60]	@ (800802c <xQueueReceive+0x1c0>)
 8007fee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ff2:	601a      	str	r2, [r3, #0]
 8007ff4:	f3bf 8f4f 	dsb	sy
 8007ff8:	f3bf 8f6f 	isb	sy
 8007ffc:	e780      	b.n	8007f00 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007ffe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008000:	f000 fa11 	bl	8008426 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008004:	f000 fdc2 	bl	8008b8c <xTaskResumeAll>
 8008008:	e77a      	b.n	8007f00 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800800a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800800c:	f000 fa0b 	bl	8008426 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008010:	f000 fdbc 	bl	8008b8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008014:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008016:	f000 fa58 	bl	80084ca <prvIsQueueEmpty>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	f43f af6f 	beq.w	8007f00 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008022:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008024:	4618      	mov	r0, r3
 8008026:	3730      	adds	r7, #48	@ 0x30
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}
 800802c:	e000ed04 	.word	0xe000ed04

08008030 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b08e      	sub	sp, #56	@ 0x38
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800803a:	2300      	movs	r3, #0
 800803c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008042:	2300      	movs	r3, #0
 8008044:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008048:	2b00      	cmp	r3, #0
 800804a:	d10b      	bne.n	8008064 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800804c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008050:	f383 8811 	msr	BASEPRI, r3
 8008054:	f3bf 8f6f 	isb	sy
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	623b      	str	r3, [r7, #32]
}
 800805e:	bf00      	nop
 8008060:	bf00      	nop
 8008062:	e7fd      	b.n	8008060 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008068:	2b00      	cmp	r3, #0
 800806a:	d00b      	beq.n	8008084 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800806c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008070:	f383 8811 	msr	BASEPRI, r3
 8008074:	f3bf 8f6f 	isb	sy
 8008078:	f3bf 8f4f 	dsb	sy
 800807c:	61fb      	str	r3, [r7, #28]
}
 800807e:	bf00      	nop
 8008080:	bf00      	nop
 8008082:	e7fd      	b.n	8008080 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008084:	f001 f9e8 	bl	8009458 <xTaskGetSchedulerState>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d102      	bne.n	8008094 <xQueueSemaphoreTake+0x64>
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d101      	bne.n	8008098 <xQueueSemaphoreTake+0x68>
 8008094:	2301      	movs	r3, #1
 8008096:	e000      	b.n	800809a <xQueueSemaphoreTake+0x6a>
 8008098:	2300      	movs	r3, #0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d10b      	bne.n	80080b6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800809e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a2:	f383 8811 	msr	BASEPRI, r3
 80080a6:	f3bf 8f6f 	isb	sy
 80080aa:	f3bf 8f4f 	dsb	sy
 80080ae:	61bb      	str	r3, [r7, #24]
}
 80080b0:	bf00      	nop
 80080b2:	bf00      	nop
 80080b4:	e7fd      	b.n	80080b2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80080b6:	f002 f83f 	bl	800a138 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80080ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080be:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80080c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d024      	beq.n	8008110 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80080c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c8:	1e5a      	subs	r2, r3, #1
 80080ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080cc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80080ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d104      	bne.n	80080e0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80080d6:	f001 fb39 	bl	800974c <pvTaskIncrementMutexHeldCount>
 80080da:	4602      	mov	r2, r0
 80080dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080de:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80080e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d00f      	beq.n	8008108 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80080e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ea:	3310      	adds	r3, #16
 80080ec:	4618      	mov	r0, r3
 80080ee:	f000 ff95 	bl	800901c <xTaskRemoveFromEventList>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d007      	beq.n	8008108 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80080f8:	4b54      	ldr	r3, [pc, #336]	@ (800824c <xQueueSemaphoreTake+0x21c>)
 80080fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080fe:	601a      	str	r2, [r3, #0]
 8008100:	f3bf 8f4f 	dsb	sy
 8008104:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008108:	f002 f848 	bl	800a19c <vPortExitCritical>
				return pdPASS;
 800810c:	2301      	movs	r3, #1
 800810e:	e098      	b.n	8008242 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d112      	bne.n	800813c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00b      	beq.n	8008134 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800811c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008120:	f383 8811 	msr	BASEPRI, r3
 8008124:	f3bf 8f6f 	isb	sy
 8008128:	f3bf 8f4f 	dsb	sy
 800812c:	617b      	str	r3, [r7, #20]
}
 800812e:	bf00      	nop
 8008130:	bf00      	nop
 8008132:	e7fd      	b.n	8008130 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008134:	f002 f832 	bl	800a19c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008138:	2300      	movs	r3, #0
 800813a:	e082      	b.n	8008242 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800813c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800813e:	2b00      	cmp	r3, #0
 8008140:	d106      	bne.n	8008150 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008142:	f107 030c 	add.w	r3, r7, #12
 8008146:	4618      	mov	r0, r3
 8008148:	f000 ffce 	bl	80090e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800814c:	2301      	movs	r3, #1
 800814e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008150:	f002 f824 	bl	800a19c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008154:	f000 fcd4 	bl	8008b00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008158:	f001 ffee 	bl	800a138 <vPortEnterCritical>
 800815c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800815e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008162:	b25b      	sxtb	r3, r3
 8008164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008168:	d103      	bne.n	8008172 <xQueueSemaphoreTake+0x142>
 800816a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800816c:	2200      	movs	r2, #0
 800816e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008174:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008178:	b25b      	sxtb	r3, r3
 800817a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800817e:	d103      	bne.n	8008188 <xQueueSemaphoreTake+0x158>
 8008180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008182:	2200      	movs	r2, #0
 8008184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008188:	f002 f808 	bl	800a19c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800818c:	463a      	mov	r2, r7
 800818e:	f107 030c 	add.w	r3, r7, #12
 8008192:	4611      	mov	r1, r2
 8008194:	4618      	mov	r0, r3
 8008196:	f000 ffbd 	bl	8009114 <xTaskCheckForTimeOut>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d132      	bne.n	8008206 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80081a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80081a2:	f000 f992 	bl	80084ca <prvIsQueueEmpty>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d026      	beq.n	80081fa <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d109      	bne.n	80081c8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80081b4:	f001 ffc0 	bl	800a138 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80081b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	4618      	mov	r0, r3
 80081be:	f001 f969 	bl	8009494 <xTaskPriorityInherit>
 80081c2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80081c4:	f001 ffea 	bl	800a19c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80081c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ca:	3324      	adds	r3, #36	@ 0x24
 80081cc:	683a      	ldr	r2, [r7, #0]
 80081ce:	4611      	mov	r1, r2
 80081d0:	4618      	mov	r0, r3
 80081d2:	f000 fed1 	bl	8008f78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80081d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80081d8:	f000 f925 	bl	8008426 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80081dc:	f000 fcd6 	bl	8008b8c <xTaskResumeAll>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f47f af67 	bne.w	80080b6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80081e8:	4b18      	ldr	r3, [pc, #96]	@ (800824c <xQueueSemaphoreTake+0x21c>)
 80081ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081ee:	601a      	str	r2, [r3, #0]
 80081f0:	f3bf 8f4f 	dsb	sy
 80081f4:	f3bf 8f6f 	isb	sy
 80081f8:	e75d      	b.n	80080b6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80081fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80081fc:	f000 f913 	bl	8008426 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008200:	f000 fcc4 	bl	8008b8c <xTaskResumeAll>
 8008204:	e757      	b.n	80080b6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008206:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008208:	f000 f90d 	bl	8008426 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800820c:	f000 fcbe 	bl	8008b8c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008210:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008212:	f000 f95a 	bl	80084ca <prvIsQueueEmpty>
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	f43f af4c 	beq.w	80080b6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800821e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008220:	2b00      	cmp	r3, #0
 8008222:	d00d      	beq.n	8008240 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008224:	f001 ff88 	bl	800a138 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008228:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800822a:	f000 f854 	bl	80082d6 <prvGetDisinheritPriorityAfterTimeout>
 800822e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008236:	4618      	mov	r0, r3
 8008238:	f001 fa04 	bl	8009644 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800823c:	f001 ffae 	bl	800a19c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008240:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008242:	4618      	mov	r0, r3
 8008244:	3738      	adds	r7, #56	@ 0x38
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}
 800824a:	bf00      	nop
 800824c:	e000ed04 	.word	0xe000ed04

08008250 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b084      	sub	sp, #16
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d10b      	bne.n	8008276 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800825e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008262:	f383 8811 	msr	BASEPRI, r3
 8008266:	f3bf 8f6f 	isb	sy
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	60bb      	str	r3, [r7, #8]
}
 8008270:	bf00      	nop
 8008272:	bf00      	nop
 8008274:	e7fd      	b.n	8008272 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8008276:	f001 ff5f 	bl	800a138 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800827e:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8008280:	f001 ff8c 	bl	800a19c <vPortExitCritical>

	return uxReturn;
 8008284:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008286:	4618      	mov	r0, r3
 8008288:	3710      	adds	r7, #16
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}

0800828e <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b084      	sub	sp, #16
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d10b      	bne.n	80082b8 <vQueueDelete+0x2a>
	__asm volatile
 80082a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a4:	f383 8811 	msr	BASEPRI, r3
 80082a8:	f3bf 8f6f 	isb	sy
 80082ac:	f3bf 8f4f 	dsb	sy
 80082b0:	60bb      	str	r3, [r7, #8]
}
 80082b2:	bf00      	nop
 80082b4:	bf00      	nop
 80082b6:	e7fd      	b.n	80082b4 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80082b8:	68f8      	ldr	r0, [r7, #12]
 80082ba:	f000 f95f 	bl	800857c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d102      	bne.n	80082ce <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80082c8:	68f8      	ldr	r0, [r7, #12]
 80082ca:	f002 fa09 	bl	800a6e0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80082ce:	bf00      	nop
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}

080082d6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80082d6:	b480      	push	{r7}
 80082d8:	b085      	sub	sp, #20
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d006      	beq.n	80082f4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80082f0:	60fb      	str	r3, [r7, #12]
 80082f2:	e001      	b.n	80082f8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80082f4:	2300      	movs	r3, #0
 80082f6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80082f8:	68fb      	ldr	r3, [r7, #12]
	}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3714      	adds	r7, #20
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr

08008306 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008306:	b580      	push	{r7, lr}
 8008308:	b086      	sub	sp, #24
 800830a:	af00      	add	r7, sp, #0
 800830c:	60f8      	str	r0, [r7, #12]
 800830e:	60b9      	str	r1, [r7, #8]
 8008310:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008312:	2300      	movs	r3, #0
 8008314:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800831a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008320:	2b00      	cmp	r3, #0
 8008322:	d10d      	bne.n	8008340 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d14d      	bne.n	80083c8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	689b      	ldr	r3, [r3, #8]
 8008330:	4618      	mov	r0, r3
 8008332:	f001 f917 	bl	8009564 <xTaskPriorityDisinherit>
 8008336:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2200      	movs	r2, #0
 800833c:	609a      	str	r2, [r3, #8]
 800833e:	e043      	b.n	80083c8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d119      	bne.n	800837a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6858      	ldr	r0, [r3, #4]
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800834e:	461a      	mov	r2, r3
 8008350:	68b9      	ldr	r1, [r7, #8]
 8008352:	f003 fd92 	bl	800be7a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	685a      	ldr	r2, [r3, #4]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800835e:	441a      	add	r2, r3
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	685a      	ldr	r2, [r3, #4]
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	429a      	cmp	r2, r3
 800836e:	d32b      	bcc.n	80083c8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681a      	ldr	r2, [r3, #0]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	605a      	str	r2, [r3, #4]
 8008378:	e026      	b.n	80083c8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	68d8      	ldr	r0, [r3, #12]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008382:	461a      	mov	r2, r3
 8008384:	68b9      	ldr	r1, [r7, #8]
 8008386:	f003 fd78 	bl	800be7a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	68da      	ldr	r2, [r3, #12]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008392:	425b      	negs	r3, r3
 8008394:	441a      	add	r2, r3
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	68da      	ldr	r2, [r3, #12]
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	429a      	cmp	r2, r3
 80083a4:	d207      	bcs.n	80083b6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	689a      	ldr	r2, [r3, #8]
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ae:	425b      	negs	r3, r3
 80083b0:	441a      	add	r2, r3
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2b02      	cmp	r3, #2
 80083ba:	d105      	bne.n	80083c8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d002      	beq.n	80083c8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	3b01      	subs	r3, #1
 80083c6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	1c5a      	adds	r2, r3, #1
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80083d0:	697b      	ldr	r3, [r7, #20]
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3718      	adds	r7, #24
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b082      	sub	sp, #8
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d018      	beq.n	800841e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	68da      	ldr	r2, [r3, #12]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f4:	441a      	add	r2, r3
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	68da      	ldr	r2, [r3, #12]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	429a      	cmp	r2, r3
 8008404:	d303      	bcc.n	800840e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681a      	ldr	r2, [r3, #0]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	68d9      	ldr	r1, [r3, #12]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008416:	461a      	mov	r2, r3
 8008418:	6838      	ldr	r0, [r7, #0]
 800841a:	f003 fd2e 	bl	800be7a <memcpy>
	}
}
 800841e:	bf00      	nop
 8008420:	3708      	adds	r7, #8
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}

08008426 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008426:	b580      	push	{r7, lr}
 8008428:	b084      	sub	sp, #16
 800842a:	af00      	add	r7, sp, #0
 800842c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800842e:	f001 fe83 	bl	800a138 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008438:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800843a:	e011      	b.n	8008460 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008440:	2b00      	cmp	r3, #0
 8008442:	d012      	beq.n	800846a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	3324      	adds	r3, #36	@ 0x24
 8008448:	4618      	mov	r0, r3
 800844a:	f000 fde7 	bl	800901c <xTaskRemoveFromEventList>
 800844e:	4603      	mov	r3, r0
 8008450:	2b00      	cmp	r3, #0
 8008452:	d001      	beq.n	8008458 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008454:	f000 fec2 	bl	80091dc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008458:	7bfb      	ldrb	r3, [r7, #15]
 800845a:	3b01      	subs	r3, #1
 800845c:	b2db      	uxtb	r3, r3
 800845e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008460:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008464:	2b00      	cmp	r3, #0
 8008466:	dce9      	bgt.n	800843c <prvUnlockQueue+0x16>
 8008468:	e000      	b.n	800846c <prvUnlockQueue+0x46>
					break;
 800846a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	22ff      	movs	r2, #255	@ 0xff
 8008470:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008474:	f001 fe92 	bl	800a19c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008478:	f001 fe5e 	bl	800a138 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008482:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008484:	e011      	b.n	80084aa <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d012      	beq.n	80084b4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	3310      	adds	r3, #16
 8008492:	4618      	mov	r0, r3
 8008494:	f000 fdc2 	bl	800901c <xTaskRemoveFromEventList>
 8008498:	4603      	mov	r3, r0
 800849a:	2b00      	cmp	r3, #0
 800849c:	d001      	beq.n	80084a2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800849e:	f000 fe9d 	bl	80091dc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80084a2:	7bbb      	ldrb	r3, [r7, #14]
 80084a4:	3b01      	subs	r3, #1
 80084a6:	b2db      	uxtb	r3, r3
 80084a8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80084aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	dce9      	bgt.n	8008486 <prvUnlockQueue+0x60>
 80084b2:	e000      	b.n	80084b6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80084b4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	22ff      	movs	r2, #255	@ 0xff
 80084ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80084be:	f001 fe6d 	bl	800a19c <vPortExitCritical>
}
 80084c2:	bf00      	nop
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}

080084ca <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80084ca:	b580      	push	{r7, lr}
 80084cc:	b084      	sub	sp, #16
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084d2:	f001 fe31 	bl	800a138 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d102      	bne.n	80084e4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80084de:	2301      	movs	r3, #1
 80084e0:	60fb      	str	r3, [r7, #12]
 80084e2:	e001      	b.n	80084e8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80084e4:	2300      	movs	r3, #0
 80084e6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80084e8:	f001 fe58 	bl	800a19c <vPortExitCritical>

	return xReturn;
 80084ec:	68fb      	ldr	r3, [r7, #12]
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3710      	adds	r7, #16
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}

080084f6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b084      	sub	sp, #16
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084fe:	f001 fe1b 	bl	800a138 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800850a:	429a      	cmp	r2, r3
 800850c:	d102      	bne.n	8008514 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800850e:	2301      	movs	r3, #1
 8008510:	60fb      	str	r3, [r7, #12]
 8008512:	e001      	b.n	8008518 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008514:	2300      	movs	r3, #0
 8008516:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008518:	f001 fe40 	bl	800a19c <vPortExitCritical>

	return xReturn;
 800851c:	68fb      	ldr	r3, [r7, #12]
}
 800851e:	4618      	mov	r0, r3
 8008520:	3710      	adds	r7, #16
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}
	...

08008528 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008528:	b480      	push	{r7}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008532:	2300      	movs	r3, #0
 8008534:	60fb      	str	r3, [r7, #12]
 8008536:	e014      	b.n	8008562 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008538:	4a0f      	ldr	r2, [pc, #60]	@ (8008578 <vQueueAddToRegistry+0x50>)
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d10b      	bne.n	800855c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008544:	490c      	ldr	r1, [pc, #48]	@ (8008578 <vQueueAddToRegistry+0x50>)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	683a      	ldr	r2, [r7, #0]
 800854a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800854e:	4a0a      	ldr	r2, [pc, #40]	@ (8008578 <vQueueAddToRegistry+0x50>)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	00db      	lsls	r3, r3, #3
 8008554:	4413      	add	r3, r2
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800855a:	e006      	b.n	800856a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	3301      	adds	r3, #1
 8008560:	60fb      	str	r3, [r7, #12]
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2b07      	cmp	r3, #7
 8008566:	d9e7      	bls.n	8008538 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008568:	bf00      	nop
 800856a:	bf00      	nop
 800856c:	3714      	adds	r7, #20
 800856e:	46bd      	mov	sp, r7
 8008570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008574:	4770      	bx	lr
 8008576:	bf00      	nop
 8008578:	24000a9c 	.word	0x24000a9c

0800857c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800857c:	b480      	push	{r7}
 800857e:	b085      	sub	sp, #20
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008584:	2300      	movs	r3, #0
 8008586:	60fb      	str	r3, [r7, #12]
 8008588:	e016      	b.n	80085b8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800858a:	4a10      	ldr	r2, [pc, #64]	@ (80085cc <vQueueUnregisterQueue+0x50>)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	00db      	lsls	r3, r3, #3
 8008590:	4413      	add	r3, r2
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	687a      	ldr	r2, [r7, #4]
 8008596:	429a      	cmp	r2, r3
 8008598:	d10b      	bne.n	80085b2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800859a:	4a0c      	ldr	r2, [pc, #48]	@ (80085cc <vQueueUnregisterQueue+0x50>)
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2100      	movs	r1, #0
 80085a0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80085a4:	4a09      	ldr	r2, [pc, #36]	@ (80085cc <vQueueUnregisterQueue+0x50>)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	00db      	lsls	r3, r3, #3
 80085aa:	4413      	add	r3, r2
 80085ac:	2200      	movs	r2, #0
 80085ae:	605a      	str	r2, [r3, #4]
				break;
 80085b0:	e006      	b.n	80085c0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	3301      	adds	r3, #1
 80085b6:	60fb      	str	r3, [r7, #12]
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2b07      	cmp	r3, #7
 80085bc:	d9e5      	bls.n	800858a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80085be:	bf00      	nop
 80085c0:	bf00      	nop
 80085c2:	3714      	adds	r7, #20
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr
 80085cc:	24000a9c 	.word	0x24000a9c

080085d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b086      	sub	sp, #24
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80085e0:	f001 fdaa 	bl	800a138 <vPortEnterCritical>
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80085ea:	b25b      	sxtb	r3, r3
 80085ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085f0:	d103      	bne.n	80085fa <vQueueWaitForMessageRestricted+0x2a>
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008600:	b25b      	sxtb	r3, r3
 8008602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008606:	d103      	bne.n	8008610 <vQueueWaitForMessageRestricted+0x40>
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	2200      	movs	r2, #0
 800860c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008610:	f001 fdc4 	bl	800a19c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008618:	2b00      	cmp	r3, #0
 800861a:	d106      	bne.n	800862a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	3324      	adds	r3, #36	@ 0x24
 8008620:	687a      	ldr	r2, [r7, #4]
 8008622:	68b9      	ldr	r1, [r7, #8]
 8008624:	4618      	mov	r0, r3
 8008626:	f000 fccd 	bl	8008fc4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800862a:	6978      	ldr	r0, [r7, #20]
 800862c:	f7ff fefb 	bl	8008426 <prvUnlockQueue>
	}
 8008630:	bf00      	nop
 8008632:	3718      	adds	r7, #24
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008638:	b580      	push	{r7, lr}
 800863a:	b08e      	sub	sp, #56	@ 0x38
 800863c:	af04      	add	r7, sp, #16
 800863e:	60f8      	str	r0, [r7, #12]
 8008640:	60b9      	str	r1, [r7, #8]
 8008642:	607a      	str	r2, [r7, #4]
 8008644:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008648:	2b00      	cmp	r3, #0
 800864a:	d10b      	bne.n	8008664 <xTaskCreateStatic+0x2c>
	__asm volatile
 800864c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008650:	f383 8811 	msr	BASEPRI, r3
 8008654:	f3bf 8f6f 	isb	sy
 8008658:	f3bf 8f4f 	dsb	sy
 800865c:	623b      	str	r3, [r7, #32]
}
 800865e:	bf00      	nop
 8008660:	bf00      	nop
 8008662:	e7fd      	b.n	8008660 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008666:	2b00      	cmp	r3, #0
 8008668:	d10b      	bne.n	8008682 <xTaskCreateStatic+0x4a>
	__asm volatile
 800866a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800866e:	f383 8811 	msr	BASEPRI, r3
 8008672:	f3bf 8f6f 	isb	sy
 8008676:	f3bf 8f4f 	dsb	sy
 800867a:	61fb      	str	r3, [r7, #28]
}
 800867c:	bf00      	nop
 800867e:	bf00      	nop
 8008680:	e7fd      	b.n	800867e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008682:	23a8      	movs	r3, #168	@ 0xa8
 8008684:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	2ba8      	cmp	r3, #168	@ 0xa8
 800868a:	d00b      	beq.n	80086a4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800868c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008690:	f383 8811 	msr	BASEPRI, r3
 8008694:	f3bf 8f6f 	isb	sy
 8008698:	f3bf 8f4f 	dsb	sy
 800869c:	61bb      	str	r3, [r7, #24]
}
 800869e:	bf00      	nop
 80086a0:	bf00      	nop
 80086a2:	e7fd      	b.n	80086a0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80086a4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80086a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d01e      	beq.n	80086ea <xTaskCreateStatic+0xb2>
 80086ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d01b      	beq.n	80086ea <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80086b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086b4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80086b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80086ba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80086bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086be:	2202      	movs	r2, #2
 80086c0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80086c4:	2300      	movs	r3, #0
 80086c6:	9303      	str	r3, [sp, #12]
 80086c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ca:	9302      	str	r3, [sp, #8]
 80086cc:	f107 0314 	add.w	r3, r7, #20
 80086d0:	9301      	str	r3, [sp, #4]
 80086d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d4:	9300      	str	r3, [sp, #0]
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	687a      	ldr	r2, [r7, #4]
 80086da:	68b9      	ldr	r1, [r7, #8]
 80086dc:	68f8      	ldr	r0, [r7, #12]
 80086de:	f000 f851 	bl	8008784 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80086e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80086e4:	f000 f8f6 	bl	80088d4 <prvAddNewTaskToReadyList>
 80086e8:	e001      	b.n	80086ee <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80086ea:	2300      	movs	r3, #0
 80086ec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80086ee:	697b      	ldr	r3, [r7, #20]
	}
 80086f0:	4618      	mov	r0, r3
 80086f2:	3728      	adds	r7, #40	@ 0x28
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}

080086f8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b08c      	sub	sp, #48	@ 0x30
 80086fc:	af04      	add	r7, sp, #16
 80086fe:	60f8      	str	r0, [r7, #12]
 8008700:	60b9      	str	r1, [r7, #8]
 8008702:	603b      	str	r3, [r7, #0]
 8008704:	4613      	mov	r3, r2
 8008706:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008708:	88fb      	ldrh	r3, [r7, #6]
 800870a:	009b      	lsls	r3, r3, #2
 800870c:	4618      	mov	r0, r3
 800870e:	f001 ff19 	bl	800a544 <pvPortMalloc>
 8008712:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00e      	beq.n	8008738 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800871a:	20a8      	movs	r0, #168	@ 0xa8
 800871c:	f001 ff12 	bl	800a544 <pvPortMalloc>
 8008720:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008722:	69fb      	ldr	r3, [r7, #28]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d003      	beq.n	8008730 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	697a      	ldr	r2, [r7, #20]
 800872c:	631a      	str	r2, [r3, #48]	@ 0x30
 800872e:	e005      	b.n	800873c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008730:	6978      	ldr	r0, [r7, #20]
 8008732:	f001 ffd5 	bl	800a6e0 <vPortFree>
 8008736:	e001      	b.n	800873c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008738:	2300      	movs	r3, #0
 800873a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800873c:	69fb      	ldr	r3, [r7, #28]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d017      	beq.n	8008772 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008742:	69fb      	ldr	r3, [r7, #28]
 8008744:	2200      	movs	r2, #0
 8008746:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800874a:	88fa      	ldrh	r2, [r7, #6]
 800874c:	2300      	movs	r3, #0
 800874e:	9303      	str	r3, [sp, #12]
 8008750:	69fb      	ldr	r3, [r7, #28]
 8008752:	9302      	str	r3, [sp, #8]
 8008754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008756:	9301      	str	r3, [sp, #4]
 8008758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875a:	9300      	str	r3, [sp, #0]
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	68b9      	ldr	r1, [r7, #8]
 8008760:	68f8      	ldr	r0, [r7, #12]
 8008762:	f000 f80f 	bl	8008784 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008766:	69f8      	ldr	r0, [r7, #28]
 8008768:	f000 f8b4 	bl	80088d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800876c:	2301      	movs	r3, #1
 800876e:	61bb      	str	r3, [r7, #24]
 8008770:	e002      	b.n	8008778 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008772:	f04f 33ff 	mov.w	r3, #4294967295
 8008776:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008778:	69bb      	ldr	r3, [r7, #24]
	}
 800877a:	4618      	mov	r0, r3
 800877c:	3720      	adds	r7, #32
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}
	...

08008784 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b088      	sub	sp, #32
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	607a      	str	r2, [r7, #4]
 8008790:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008794:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	461a      	mov	r2, r3
 800879c:	21a5      	movs	r1, #165	@ 0xa5
 800879e:	f003 fa43 	bl	800bc28 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80087a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087a6:	6879      	ldr	r1, [r7, #4]
 80087a8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80087ac:	440b      	add	r3, r1
 80087ae:	009b      	lsls	r3, r3, #2
 80087b0:	4413      	add	r3, r2
 80087b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	f023 0307 	bic.w	r3, r3, #7
 80087ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80087bc:	69bb      	ldr	r3, [r7, #24]
 80087be:	f003 0307 	and.w	r3, r3, #7
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d00b      	beq.n	80087de <prvInitialiseNewTask+0x5a>
	__asm volatile
 80087c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ca:	f383 8811 	msr	BASEPRI, r3
 80087ce:	f3bf 8f6f 	isb	sy
 80087d2:	f3bf 8f4f 	dsb	sy
 80087d6:	617b      	str	r3, [r7, #20]
}
 80087d8:	bf00      	nop
 80087da:	bf00      	nop
 80087dc:	e7fd      	b.n	80087da <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d01f      	beq.n	8008824 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80087e4:	2300      	movs	r3, #0
 80087e6:	61fb      	str	r3, [r7, #28]
 80087e8:	e012      	b.n	8008810 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80087ea:	68ba      	ldr	r2, [r7, #8]
 80087ec:	69fb      	ldr	r3, [r7, #28]
 80087ee:	4413      	add	r3, r2
 80087f0:	7819      	ldrb	r1, [r3, #0]
 80087f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087f4:	69fb      	ldr	r3, [r7, #28]
 80087f6:	4413      	add	r3, r2
 80087f8:	3334      	adds	r3, #52	@ 0x34
 80087fa:	460a      	mov	r2, r1
 80087fc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80087fe:	68ba      	ldr	r2, [r7, #8]
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	4413      	add	r3, r2
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d006      	beq.n	8008818 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800880a:	69fb      	ldr	r3, [r7, #28]
 800880c:	3301      	adds	r3, #1
 800880e:	61fb      	str	r3, [r7, #28]
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	2b0f      	cmp	r3, #15
 8008814:	d9e9      	bls.n	80087ea <prvInitialiseNewTask+0x66>
 8008816:	e000      	b.n	800881a <prvInitialiseNewTask+0x96>
			{
				break;
 8008818:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800881a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881c:	2200      	movs	r2, #0
 800881e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008822:	e003      	b.n	800882c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008826:	2200      	movs	r2, #0
 8008828:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800882c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800882e:	2b37      	cmp	r3, #55	@ 0x37
 8008830:	d901      	bls.n	8008836 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008832:	2337      	movs	r3, #55	@ 0x37
 8008834:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008838:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800883a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800883c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800883e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008840:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008844:	2200      	movs	r2, #0
 8008846:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884a:	3304      	adds	r3, #4
 800884c:	4618      	mov	r0, r3
 800884e:	f7fe fecf 	bl	80075f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008854:	3318      	adds	r3, #24
 8008856:	4618      	mov	r0, r3
 8008858:	f7fe feca 	bl	80075f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800885c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008860:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008864:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800886c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008870:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008874:	2200      	movs	r2, #0
 8008876:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800887a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800887c:	2200      	movs	r2, #0
 800887e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008884:	3354      	adds	r3, #84	@ 0x54
 8008886:	224c      	movs	r2, #76	@ 0x4c
 8008888:	2100      	movs	r1, #0
 800888a:	4618      	mov	r0, r3
 800888c:	f003 f9cc 	bl	800bc28 <memset>
 8008890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008892:	4a0d      	ldr	r2, [pc, #52]	@ (80088c8 <prvInitialiseNewTask+0x144>)
 8008894:	659a      	str	r2, [r3, #88]	@ 0x58
 8008896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008898:	4a0c      	ldr	r2, [pc, #48]	@ (80088cc <prvInitialiseNewTask+0x148>)
 800889a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800889c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800889e:	4a0c      	ldr	r2, [pc, #48]	@ (80088d0 <prvInitialiseNewTask+0x14c>)
 80088a0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80088a2:	683a      	ldr	r2, [r7, #0]
 80088a4:	68f9      	ldr	r1, [r7, #12]
 80088a6:	69b8      	ldr	r0, [r7, #24]
 80088a8:	f001 fb12 	bl	8009ed0 <pxPortInitialiseStack>
 80088ac:	4602      	mov	r2, r0
 80088ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80088b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d002      	beq.n	80088be <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80088b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80088be:	bf00      	nop
 80088c0:	3720      	adds	r7, #32
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	24004d48 	.word	0x24004d48
 80088cc:	24004db0 	.word	0x24004db0
 80088d0:	24004e18 	.word	0x24004e18

080088d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b082      	sub	sp, #8
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80088dc:	f001 fc2c 	bl	800a138 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80088e0:	4b2d      	ldr	r3, [pc, #180]	@ (8008998 <prvAddNewTaskToReadyList+0xc4>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	3301      	adds	r3, #1
 80088e6:	4a2c      	ldr	r2, [pc, #176]	@ (8008998 <prvAddNewTaskToReadyList+0xc4>)
 80088e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80088ea:	4b2c      	ldr	r3, [pc, #176]	@ (800899c <prvAddNewTaskToReadyList+0xc8>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d109      	bne.n	8008906 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80088f2:	4a2a      	ldr	r2, [pc, #168]	@ (800899c <prvAddNewTaskToReadyList+0xc8>)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80088f8:	4b27      	ldr	r3, [pc, #156]	@ (8008998 <prvAddNewTaskToReadyList+0xc4>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d110      	bne.n	8008922 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008900:	f000 fce6 	bl	80092d0 <prvInitialiseTaskLists>
 8008904:	e00d      	b.n	8008922 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008906:	4b26      	ldr	r3, [pc, #152]	@ (80089a0 <prvAddNewTaskToReadyList+0xcc>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d109      	bne.n	8008922 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800890e:	4b23      	ldr	r3, [pc, #140]	@ (800899c <prvAddNewTaskToReadyList+0xc8>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008918:	429a      	cmp	r2, r3
 800891a:	d802      	bhi.n	8008922 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800891c:	4a1f      	ldr	r2, [pc, #124]	@ (800899c <prvAddNewTaskToReadyList+0xc8>)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008922:	4b20      	ldr	r3, [pc, #128]	@ (80089a4 <prvAddNewTaskToReadyList+0xd0>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	3301      	adds	r3, #1
 8008928:	4a1e      	ldr	r2, [pc, #120]	@ (80089a4 <prvAddNewTaskToReadyList+0xd0>)
 800892a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800892c:	4b1d      	ldr	r3, [pc, #116]	@ (80089a4 <prvAddNewTaskToReadyList+0xd0>)
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008938:	4b1b      	ldr	r3, [pc, #108]	@ (80089a8 <prvAddNewTaskToReadyList+0xd4>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	429a      	cmp	r2, r3
 800893e:	d903      	bls.n	8008948 <prvAddNewTaskToReadyList+0x74>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008944:	4a18      	ldr	r2, [pc, #96]	@ (80089a8 <prvAddNewTaskToReadyList+0xd4>)
 8008946:	6013      	str	r3, [r2, #0]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800894c:	4613      	mov	r3, r2
 800894e:	009b      	lsls	r3, r3, #2
 8008950:	4413      	add	r3, r2
 8008952:	009b      	lsls	r3, r3, #2
 8008954:	4a15      	ldr	r2, [pc, #84]	@ (80089ac <prvAddNewTaskToReadyList+0xd8>)
 8008956:	441a      	add	r2, r3
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	3304      	adds	r3, #4
 800895c:	4619      	mov	r1, r3
 800895e:	4610      	mov	r0, r2
 8008960:	f7fe fe53 	bl	800760a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008964:	f001 fc1a 	bl	800a19c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008968:	4b0d      	ldr	r3, [pc, #52]	@ (80089a0 <prvAddNewTaskToReadyList+0xcc>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d00e      	beq.n	800898e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008970:	4b0a      	ldr	r3, [pc, #40]	@ (800899c <prvAddNewTaskToReadyList+0xc8>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800897a:	429a      	cmp	r2, r3
 800897c:	d207      	bcs.n	800898e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800897e:	4b0c      	ldr	r3, [pc, #48]	@ (80089b0 <prvAddNewTaskToReadyList+0xdc>)
 8008980:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008984:	601a      	str	r2, [r3, #0]
 8008986:	f3bf 8f4f 	dsb	sy
 800898a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800898e:	bf00      	nop
 8008990:	3708      	adds	r7, #8
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}
 8008996:	bf00      	nop
 8008998:	24000fb0 	.word	0x24000fb0
 800899c:	24000adc 	.word	0x24000adc
 80089a0:	24000fbc 	.word	0x24000fbc
 80089a4:	24000fcc 	.word	0x24000fcc
 80089a8:	24000fb8 	.word	0x24000fb8
 80089ac:	24000ae0 	.word	0x24000ae0
 80089b0:	e000ed04 	.word	0xe000ed04

080089b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b084      	sub	sp, #16
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80089bc:	2300      	movs	r3, #0
 80089be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d018      	beq.n	80089f8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80089c6:	4b14      	ldr	r3, [pc, #80]	@ (8008a18 <vTaskDelay+0x64>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d00b      	beq.n	80089e6 <vTaskDelay+0x32>
	__asm volatile
 80089ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d2:	f383 8811 	msr	BASEPRI, r3
 80089d6:	f3bf 8f6f 	isb	sy
 80089da:	f3bf 8f4f 	dsb	sy
 80089de:	60bb      	str	r3, [r7, #8]
}
 80089e0:	bf00      	nop
 80089e2:	bf00      	nop
 80089e4:	e7fd      	b.n	80089e2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80089e6:	f000 f88b 	bl	8008b00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80089ea:	2100      	movs	r1, #0
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f000 fec1 	bl	8009774 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80089f2:	f000 f8cb 	bl	8008b8c <xTaskResumeAll>
 80089f6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d107      	bne.n	8008a0e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80089fe:	4b07      	ldr	r3, [pc, #28]	@ (8008a1c <vTaskDelay+0x68>)
 8008a00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a04:	601a      	str	r2, [r3, #0]
 8008a06:	f3bf 8f4f 	dsb	sy
 8008a0a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008a0e:	bf00      	nop
 8008a10:	3710      	adds	r7, #16
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}
 8008a16:	bf00      	nop
 8008a18:	24000fd8 	.word	0x24000fd8
 8008a1c:	e000ed04 	.word	0xe000ed04

08008a20 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b08a      	sub	sp, #40	@ 0x28
 8008a24:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008a26:	2300      	movs	r3, #0
 8008a28:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008a2e:	463a      	mov	r2, r7
 8008a30:	1d39      	adds	r1, r7, #4
 8008a32:	f107 0308 	add.w	r3, r7, #8
 8008a36:	4618      	mov	r0, r3
 8008a38:	f7fe fd86 	bl	8007548 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008a3c:	6839      	ldr	r1, [r7, #0]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	68ba      	ldr	r2, [r7, #8]
 8008a42:	9202      	str	r2, [sp, #8]
 8008a44:	9301      	str	r3, [sp, #4]
 8008a46:	2300      	movs	r3, #0
 8008a48:	9300      	str	r3, [sp, #0]
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	460a      	mov	r2, r1
 8008a4e:	4924      	ldr	r1, [pc, #144]	@ (8008ae0 <vTaskStartScheduler+0xc0>)
 8008a50:	4824      	ldr	r0, [pc, #144]	@ (8008ae4 <vTaskStartScheduler+0xc4>)
 8008a52:	f7ff fdf1 	bl	8008638 <xTaskCreateStatic>
 8008a56:	4603      	mov	r3, r0
 8008a58:	4a23      	ldr	r2, [pc, #140]	@ (8008ae8 <vTaskStartScheduler+0xc8>)
 8008a5a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008a5c:	4b22      	ldr	r3, [pc, #136]	@ (8008ae8 <vTaskStartScheduler+0xc8>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d002      	beq.n	8008a6a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008a64:	2301      	movs	r3, #1
 8008a66:	617b      	str	r3, [r7, #20]
 8008a68:	e001      	b.n	8008a6e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	d102      	bne.n	8008a7a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008a74:	f000 fed2 	bl	800981c <xTimerCreateTimerTask>
 8008a78:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d11b      	bne.n	8008ab8 <vTaskStartScheduler+0x98>
	__asm volatile
 8008a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a84:	f383 8811 	msr	BASEPRI, r3
 8008a88:	f3bf 8f6f 	isb	sy
 8008a8c:	f3bf 8f4f 	dsb	sy
 8008a90:	613b      	str	r3, [r7, #16]
}
 8008a92:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008a94:	4b15      	ldr	r3, [pc, #84]	@ (8008aec <vTaskStartScheduler+0xcc>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	3354      	adds	r3, #84	@ 0x54
 8008a9a:	4a15      	ldr	r2, [pc, #84]	@ (8008af0 <vTaskStartScheduler+0xd0>)
 8008a9c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008a9e:	4b15      	ldr	r3, [pc, #84]	@ (8008af4 <vTaskStartScheduler+0xd4>)
 8008aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8008aa4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008aa6:	4b14      	ldr	r3, [pc, #80]	@ (8008af8 <vTaskStartScheduler+0xd8>)
 8008aa8:	2201      	movs	r2, #1
 8008aaa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008aac:	4b13      	ldr	r3, [pc, #76]	@ (8008afc <vTaskStartScheduler+0xdc>)
 8008aae:	2200      	movs	r2, #0
 8008ab0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008ab2:	f001 fa9d 	bl	8009ff0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008ab6:	e00f      	b.n	8008ad8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008abe:	d10b      	bne.n	8008ad8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac4:	f383 8811 	msr	BASEPRI, r3
 8008ac8:	f3bf 8f6f 	isb	sy
 8008acc:	f3bf 8f4f 	dsb	sy
 8008ad0:	60fb      	str	r3, [r7, #12]
}
 8008ad2:	bf00      	nop
 8008ad4:	bf00      	nop
 8008ad6:	e7fd      	b.n	8008ad4 <vTaskStartScheduler+0xb4>
}
 8008ad8:	bf00      	nop
 8008ada:	3718      	adds	r7, #24
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	0800f1f8 	.word	0x0800f1f8
 8008ae4:	080091f5 	.word	0x080091f5
 8008ae8:	24000fd4 	.word	0x24000fd4
 8008aec:	24000adc 	.word	0x24000adc
 8008af0:	24000020 	.word	0x24000020
 8008af4:	24000fd0 	.word	0x24000fd0
 8008af8:	24000fbc 	.word	0x24000fbc
 8008afc:	24000fb4 	.word	0x24000fb4

08008b00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008b00:	b480      	push	{r7}
 8008b02:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008b04:	4b04      	ldr	r3, [pc, #16]	@ (8008b18 <vTaskSuspendAll+0x18>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	4a03      	ldr	r2, [pc, #12]	@ (8008b18 <vTaskSuspendAll+0x18>)
 8008b0c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008b0e:	bf00      	nop
 8008b10:	46bd      	mov	sp, r7
 8008b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b16:	4770      	bx	lr
 8008b18:	24000fd8 	.word	0x24000fd8

08008b1c <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b083      	sub	sp, #12
 8008b20:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8008b22:	2300      	movs	r3, #0
 8008b24:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8008b26:	4b14      	ldr	r3, [pc, #80]	@ (8008b78 <prvGetExpectedIdleTime+0x5c>)
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d001      	beq.n	8008b32 <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8008b32:	4b12      	ldr	r3, [pc, #72]	@ (8008b7c <prvGetExpectedIdleTime+0x60>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d002      	beq.n	8008b42 <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	607b      	str	r3, [r7, #4]
 8008b40:	e012      	b.n	8008b68 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8008b42:	4b0f      	ldr	r3, [pc, #60]	@ (8008b80 <prvGetExpectedIdleTime+0x64>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d902      	bls.n	8008b50 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	607b      	str	r3, [r7, #4]
 8008b4e:	e00b      	b.n	8008b68 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d002      	beq.n	8008b5c <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 8008b56:	2300      	movs	r3, #0
 8008b58:	607b      	str	r3, [r7, #4]
 8008b5a:	e005      	b.n	8008b68 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8008b5c:	4b09      	ldr	r3, [pc, #36]	@ (8008b84 <prvGetExpectedIdleTime+0x68>)
 8008b5e:	681a      	ldr	r2, [r3, #0]
 8008b60:	4b09      	ldr	r3, [pc, #36]	@ (8008b88 <prvGetExpectedIdleTime+0x6c>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 8008b68:	687b      	ldr	r3, [r7, #4]
	}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	370c      	adds	r7, #12
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b74:	4770      	bx	lr
 8008b76:	bf00      	nop
 8008b78:	24000fb8 	.word	0x24000fb8
 8008b7c:	24000adc 	.word	0x24000adc
 8008b80:	24000ae0 	.word	0x24000ae0
 8008b84:	24000fd0 	.word	0x24000fd0
 8008b88:	24000fb4 	.word	0x24000fb4

08008b8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008b92:	2300      	movs	r3, #0
 8008b94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008b96:	2300      	movs	r3, #0
 8008b98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008b9a:	4b42      	ldr	r3, [pc, #264]	@ (8008ca4 <xTaskResumeAll+0x118>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d10b      	bne.n	8008bba <xTaskResumeAll+0x2e>
	__asm volatile
 8008ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba6:	f383 8811 	msr	BASEPRI, r3
 8008baa:	f3bf 8f6f 	isb	sy
 8008bae:	f3bf 8f4f 	dsb	sy
 8008bb2:	603b      	str	r3, [r7, #0]
}
 8008bb4:	bf00      	nop
 8008bb6:	bf00      	nop
 8008bb8:	e7fd      	b.n	8008bb6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008bba:	f001 fabd 	bl	800a138 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008bbe:	4b39      	ldr	r3, [pc, #228]	@ (8008ca4 <xTaskResumeAll+0x118>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	3b01      	subs	r3, #1
 8008bc4:	4a37      	ldr	r2, [pc, #220]	@ (8008ca4 <xTaskResumeAll+0x118>)
 8008bc6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bc8:	4b36      	ldr	r3, [pc, #216]	@ (8008ca4 <xTaskResumeAll+0x118>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d162      	bne.n	8008c96 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008bd0:	4b35      	ldr	r3, [pc, #212]	@ (8008ca8 <xTaskResumeAll+0x11c>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d05e      	beq.n	8008c96 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008bd8:	e02f      	b.n	8008c3a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bda:	4b34      	ldr	r3, [pc, #208]	@ (8008cac <xTaskResumeAll+0x120>)
 8008bdc:	68db      	ldr	r3, [r3, #12]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	3318      	adds	r3, #24
 8008be6:	4618      	mov	r0, r3
 8008be8:	f7fe fd6c 	bl	80076c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	3304      	adds	r3, #4
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f7fe fd67 	bl	80076c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8008cb0 <xTaskResumeAll+0x124>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	d903      	bls.n	8008c0a <xTaskResumeAll+0x7e>
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c06:	4a2a      	ldr	r2, [pc, #168]	@ (8008cb0 <xTaskResumeAll+0x124>)
 8008c08:	6013      	str	r3, [r2, #0]
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c0e:	4613      	mov	r3, r2
 8008c10:	009b      	lsls	r3, r3, #2
 8008c12:	4413      	add	r3, r2
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	4a27      	ldr	r2, [pc, #156]	@ (8008cb4 <xTaskResumeAll+0x128>)
 8008c18:	441a      	add	r2, r3
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	3304      	adds	r3, #4
 8008c1e:	4619      	mov	r1, r3
 8008c20:	4610      	mov	r0, r2
 8008c22:	f7fe fcf2 	bl	800760a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c2a:	4b23      	ldr	r3, [pc, #140]	@ (8008cb8 <xTaskResumeAll+0x12c>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c30:	429a      	cmp	r2, r3
 8008c32:	d302      	bcc.n	8008c3a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008c34:	4b21      	ldr	r3, [pc, #132]	@ (8008cbc <xTaskResumeAll+0x130>)
 8008c36:	2201      	movs	r2, #1
 8008c38:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8008cac <xTaskResumeAll+0x120>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d1cb      	bne.n	8008bda <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d001      	beq.n	8008c4c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008c48:	f000 fbe6 	bl	8009418 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008c4c:	4b1c      	ldr	r3, [pc, #112]	@ (8008cc0 <xTaskResumeAll+0x134>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d010      	beq.n	8008c7a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008c58:	f000 f86e 	bl	8008d38 <xTaskIncrementTick>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d002      	beq.n	8008c68 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008c62:	4b16      	ldr	r3, [pc, #88]	@ (8008cbc <xTaskResumeAll+0x130>)
 8008c64:	2201      	movs	r2, #1
 8008c66:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	3b01      	subs	r3, #1
 8008c6c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d1f1      	bne.n	8008c58 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008c74:	4b12      	ldr	r3, [pc, #72]	@ (8008cc0 <xTaskResumeAll+0x134>)
 8008c76:	2200      	movs	r2, #0
 8008c78:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008c7a:	4b10      	ldr	r3, [pc, #64]	@ (8008cbc <xTaskResumeAll+0x130>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d009      	beq.n	8008c96 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008c82:	2301      	movs	r3, #1
 8008c84:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008c86:	4b0f      	ldr	r3, [pc, #60]	@ (8008cc4 <xTaskResumeAll+0x138>)
 8008c88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c8c:	601a      	str	r2, [r3, #0]
 8008c8e:	f3bf 8f4f 	dsb	sy
 8008c92:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008c96:	f001 fa81 	bl	800a19c <vPortExitCritical>

	return xAlreadyYielded;
 8008c9a:	68bb      	ldr	r3, [r7, #8]
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3710      	adds	r7, #16
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	24000fd8 	.word	0x24000fd8
 8008ca8:	24000fb0 	.word	0x24000fb0
 8008cac:	24000f70 	.word	0x24000f70
 8008cb0:	24000fb8 	.word	0x24000fb8
 8008cb4:	24000ae0 	.word	0x24000ae0
 8008cb8:	24000adc 	.word	0x24000adc
 8008cbc:	24000fc4 	.word	0x24000fc4
 8008cc0:	24000fc0 	.word	0x24000fc0
 8008cc4:	e000ed04 	.word	0xe000ed04

08008cc8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b083      	sub	sp, #12
 8008ccc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008cce:	4b05      	ldr	r3, [pc, #20]	@ (8008ce4 <xTaskGetTickCount+0x1c>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008cd4:	687b      	ldr	r3, [r7, #4]
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	370c      	adds	r7, #12
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr
 8008ce2:	bf00      	nop
 8008ce4:	24000fb4 	.word	0x24000fb4

08008ce8 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 8008ce8:	b480      	push	{r7}
 8008cea:	b085      	sub	sp, #20
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8008cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8008d30 <vTaskStepTick+0x48>)
 8008cf2:	681a      	ldr	r2, [r3, #0]
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	441a      	add	r2, r3
 8008cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8008d34 <vTaskStepTick+0x4c>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	429a      	cmp	r2, r3
 8008cfe:	d90b      	bls.n	8008d18 <vTaskStepTick+0x30>
	__asm volatile
 8008d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d04:	f383 8811 	msr	BASEPRI, r3
 8008d08:	f3bf 8f6f 	isb	sy
 8008d0c:	f3bf 8f4f 	dsb	sy
 8008d10:	60fb      	str	r3, [r7, #12]
}
 8008d12:	bf00      	nop
 8008d14:	bf00      	nop
 8008d16:	e7fd      	b.n	8008d14 <vTaskStepTick+0x2c>
		xTickCount += xTicksToJump;
 8008d18:	4b05      	ldr	r3, [pc, #20]	@ (8008d30 <vTaskStepTick+0x48>)
 8008d1a:	681a      	ldr	r2, [r3, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	4413      	add	r3, r2
 8008d20:	4a03      	ldr	r2, [pc, #12]	@ (8008d30 <vTaskStepTick+0x48>)
 8008d22:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 8008d24:	bf00      	nop
 8008d26:	3714      	adds	r7, #20
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr
 8008d30:	24000fb4 	.word	0x24000fb4
 8008d34:	24000fd0 	.word	0x24000fd0

08008d38 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b086      	sub	sp, #24
 8008d3c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d42:	4b4f      	ldr	r3, [pc, #316]	@ (8008e80 <xTaskIncrementTick+0x148>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	f040 8090 	bne.w	8008e6c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008d4c:	4b4d      	ldr	r3, [pc, #308]	@ (8008e84 <xTaskIncrementTick+0x14c>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	3301      	adds	r3, #1
 8008d52:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008d54:	4a4b      	ldr	r2, [pc, #300]	@ (8008e84 <xTaskIncrementTick+0x14c>)
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d121      	bne.n	8008da4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008d60:	4b49      	ldr	r3, [pc, #292]	@ (8008e88 <xTaskIncrementTick+0x150>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d00b      	beq.n	8008d82 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6e:	f383 8811 	msr	BASEPRI, r3
 8008d72:	f3bf 8f6f 	isb	sy
 8008d76:	f3bf 8f4f 	dsb	sy
 8008d7a:	603b      	str	r3, [r7, #0]
}
 8008d7c:	bf00      	nop
 8008d7e:	bf00      	nop
 8008d80:	e7fd      	b.n	8008d7e <xTaskIncrementTick+0x46>
 8008d82:	4b41      	ldr	r3, [pc, #260]	@ (8008e88 <xTaskIncrementTick+0x150>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	60fb      	str	r3, [r7, #12]
 8008d88:	4b40      	ldr	r3, [pc, #256]	@ (8008e8c <xTaskIncrementTick+0x154>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a3e      	ldr	r2, [pc, #248]	@ (8008e88 <xTaskIncrementTick+0x150>)
 8008d8e:	6013      	str	r3, [r2, #0]
 8008d90:	4a3e      	ldr	r2, [pc, #248]	@ (8008e8c <xTaskIncrementTick+0x154>)
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	6013      	str	r3, [r2, #0]
 8008d96:	4b3e      	ldr	r3, [pc, #248]	@ (8008e90 <xTaskIncrementTick+0x158>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	3301      	adds	r3, #1
 8008d9c:	4a3c      	ldr	r2, [pc, #240]	@ (8008e90 <xTaskIncrementTick+0x158>)
 8008d9e:	6013      	str	r3, [r2, #0]
 8008da0:	f000 fb3a 	bl	8009418 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008da4:	4b3b      	ldr	r3, [pc, #236]	@ (8008e94 <xTaskIncrementTick+0x15c>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	693a      	ldr	r2, [r7, #16]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d349      	bcc.n	8008e42 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008dae:	4b36      	ldr	r3, [pc, #216]	@ (8008e88 <xTaskIncrementTick+0x150>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d104      	bne.n	8008dc2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008db8:	4b36      	ldr	r3, [pc, #216]	@ (8008e94 <xTaskIncrementTick+0x15c>)
 8008dba:	f04f 32ff 	mov.w	r2, #4294967295
 8008dbe:	601a      	str	r2, [r3, #0]
					break;
 8008dc0:	e03f      	b.n	8008e42 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dc2:	4b31      	ldr	r3, [pc, #196]	@ (8008e88 <xTaskIncrementTick+0x150>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	68db      	ldr	r3, [r3, #12]
 8008dc8:	68db      	ldr	r3, [r3, #12]
 8008dca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008dd2:	693a      	ldr	r2, [r7, #16]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	429a      	cmp	r2, r3
 8008dd8:	d203      	bcs.n	8008de2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008dda:	4a2e      	ldr	r2, [pc, #184]	@ (8008e94 <xTaskIncrementTick+0x15c>)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008de0:	e02f      	b.n	8008e42 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	3304      	adds	r3, #4
 8008de6:	4618      	mov	r0, r3
 8008de8:	f7fe fc6c 	bl	80076c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d004      	beq.n	8008dfe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	3318      	adds	r3, #24
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f7fe fc63 	bl	80076c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e02:	4b25      	ldr	r3, [pc, #148]	@ (8008e98 <xTaskIncrementTick+0x160>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d903      	bls.n	8008e12 <xTaskIncrementTick+0xda>
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e0e:	4a22      	ldr	r2, [pc, #136]	@ (8008e98 <xTaskIncrementTick+0x160>)
 8008e10:	6013      	str	r3, [r2, #0]
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e16:	4613      	mov	r3, r2
 8008e18:	009b      	lsls	r3, r3, #2
 8008e1a:	4413      	add	r3, r2
 8008e1c:	009b      	lsls	r3, r3, #2
 8008e1e:	4a1f      	ldr	r2, [pc, #124]	@ (8008e9c <xTaskIncrementTick+0x164>)
 8008e20:	441a      	add	r2, r3
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	3304      	adds	r3, #4
 8008e26:	4619      	mov	r1, r3
 8008e28:	4610      	mov	r0, r2
 8008e2a:	f7fe fbee 	bl	800760a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e32:	4b1b      	ldr	r3, [pc, #108]	@ (8008ea0 <xTaskIncrementTick+0x168>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	d3b8      	bcc.n	8008dae <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e40:	e7b5      	b.n	8008dae <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008e42:	4b17      	ldr	r3, [pc, #92]	@ (8008ea0 <xTaskIncrementTick+0x168>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e48:	4914      	ldr	r1, [pc, #80]	@ (8008e9c <xTaskIncrementTick+0x164>)
 8008e4a:	4613      	mov	r3, r2
 8008e4c:	009b      	lsls	r3, r3, #2
 8008e4e:	4413      	add	r3, r2
 8008e50:	009b      	lsls	r3, r3, #2
 8008e52:	440b      	add	r3, r1
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d901      	bls.n	8008e5e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008e5e:	4b11      	ldr	r3, [pc, #68]	@ (8008ea4 <xTaskIncrementTick+0x16c>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d007      	beq.n	8008e76 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008e66:	2301      	movs	r3, #1
 8008e68:	617b      	str	r3, [r7, #20]
 8008e6a:	e004      	b.n	8008e76 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8008ea8 <xTaskIncrementTick+0x170>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	3301      	adds	r3, #1
 8008e72:	4a0d      	ldr	r2, [pc, #52]	@ (8008ea8 <xTaskIncrementTick+0x170>)
 8008e74:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008e76:	697b      	ldr	r3, [r7, #20]
}
 8008e78:	4618      	mov	r0, r3
 8008e7a:	3718      	adds	r7, #24
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	24000fd8 	.word	0x24000fd8
 8008e84:	24000fb4 	.word	0x24000fb4
 8008e88:	24000f68 	.word	0x24000f68
 8008e8c:	24000f6c 	.word	0x24000f6c
 8008e90:	24000fc8 	.word	0x24000fc8
 8008e94:	24000fd0 	.word	0x24000fd0
 8008e98:	24000fb8 	.word	0x24000fb8
 8008e9c:	24000ae0 	.word	0x24000ae0
 8008ea0:	24000adc 	.word	0x24000adc
 8008ea4:	24000fc4 	.word	0x24000fc4
 8008ea8:	24000fc0 	.word	0x24000fc0

08008eac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008eac:	b480      	push	{r7}
 8008eae:	b085      	sub	sp, #20
 8008eb0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008eb2:	4b2b      	ldr	r3, [pc, #172]	@ (8008f60 <vTaskSwitchContext+0xb4>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d003      	beq.n	8008ec2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008eba:	4b2a      	ldr	r3, [pc, #168]	@ (8008f64 <vTaskSwitchContext+0xb8>)
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008ec0:	e047      	b.n	8008f52 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008ec2:	4b28      	ldr	r3, [pc, #160]	@ (8008f64 <vTaskSwitchContext+0xb8>)
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ec8:	4b27      	ldr	r3, [pc, #156]	@ (8008f68 <vTaskSwitchContext+0xbc>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	60fb      	str	r3, [r7, #12]
 8008ece:	e011      	b.n	8008ef4 <vTaskSwitchContext+0x48>
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d10b      	bne.n	8008eee <vTaskSwitchContext+0x42>
	__asm volatile
 8008ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eda:	f383 8811 	msr	BASEPRI, r3
 8008ede:	f3bf 8f6f 	isb	sy
 8008ee2:	f3bf 8f4f 	dsb	sy
 8008ee6:	607b      	str	r3, [r7, #4]
}
 8008ee8:	bf00      	nop
 8008eea:	bf00      	nop
 8008eec:	e7fd      	b.n	8008eea <vTaskSwitchContext+0x3e>
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	3b01      	subs	r3, #1
 8008ef2:	60fb      	str	r3, [r7, #12]
 8008ef4:	491d      	ldr	r1, [pc, #116]	@ (8008f6c <vTaskSwitchContext+0xc0>)
 8008ef6:	68fa      	ldr	r2, [r7, #12]
 8008ef8:	4613      	mov	r3, r2
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	4413      	add	r3, r2
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	440b      	add	r3, r1
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d0e3      	beq.n	8008ed0 <vTaskSwitchContext+0x24>
 8008f08:	68fa      	ldr	r2, [r7, #12]
 8008f0a:	4613      	mov	r3, r2
 8008f0c:	009b      	lsls	r3, r3, #2
 8008f0e:	4413      	add	r3, r2
 8008f10:	009b      	lsls	r3, r3, #2
 8008f12:	4a16      	ldr	r2, [pc, #88]	@ (8008f6c <vTaskSwitchContext+0xc0>)
 8008f14:	4413      	add	r3, r2
 8008f16:	60bb      	str	r3, [r7, #8]
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	685a      	ldr	r2, [r3, #4]
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	605a      	str	r2, [r3, #4]
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	685a      	ldr	r2, [r3, #4]
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	3308      	adds	r3, #8
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d104      	bne.n	8008f38 <vTaskSwitchContext+0x8c>
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	685a      	ldr	r2, [r3, #4]
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	605a      	str	r2, [r3, #4]
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	68db      	ldr	r3, [r3, #12]
 8008f3e:	4a0c      	ldr	r2, [pc, #48]	@ (8008f70 <vTaskSwitchContext+0xc4>)
 8008f40:	6013      	str	r3, [r2, #0]
 8008f42:	4a09      	ldr	r2, [pc, #36]	@ (8008f68 <vTaskSwitchContext+0xbc>)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008f48:	4b09      	ldr	r3, [pc, #36]	@ (8008f70 <vTaskSwitchContext+0xc4>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	3354      	adds	r3, #84	@ 0x54
 8008f4e:	4a09      	ldr	r2, [pc, #36]	@ (8008f74 <vTaskSwitchContext+0xc8>)
 8008f50:	6013      	str	r3, [r2, #0]
}
 8008f52:	bf00      	nop
 8008f54:	3714      	adds	r7, #20
 8008f56:	46bd      	mov	sp, r7
 8008f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5c:	4770      	bx	lr
 8008f5e:	bf00      	nop
 8008f60:	24000fd8 	.word	0x24000fd8
 8008f64:	24000fc4 	.word	0x24000fc4
 8008f68:	24000fb8 	.word	0x24000fb8
 8008f6c:	24000ae0 	.word	0x24000ae0
 8008f70:	24000adc 	.word	0x24000adc
 8008f74:	24000020 	.word	0x24000020

08008f78 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b084      	sub	sp, #16
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d10b      	bne.n	8008fa0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f8c:	f383 8811 	msr	BASEPRI, r3
 8008f90:	f3bf 8f6f 	isb	sy
 8008f94:	f3bf 8f4f 	dsb	sy
 8008f98:	60fb      	str	r3, [r7, #12]
}
 8008f9a:	bf00      	nop
 8008f9c:	bf00      	nop
 8008f9e:	e7fd      	b.n	8008f9c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fa0:	4b07      	ldr	r3, [pc, #28]	@ (8008fc0 <vTaskPlaceOnEventList+0x48>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	3318      	adds	r3, #24
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f7fe fb52 	bl	8007652 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008fae:	2101      	movs	r1, #1
 8008fb0:	6838      	ldr	r0, [r7, #0]
 8008fb2:	f000 fbdf 	bl	8009774 <prvAddCurrentTaskToDelayedList>
}
 8008fb6:	bf00      	nop
 8008fb8:	3710      	adds	r7, #16
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}
 8008fbe:	bf00      	nop
 8008fc0:	24000adc 	.word	0x24000adc

08008fc4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b086      	sub	sp, #24
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	60f8      	str	r0, [r7, #12]
 8008fcc:	60b9      	str	r1, [r7, #8]
 8008fce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d10b      	bne.n	8008fee <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fda:	f383 8811 	msr	BASEPRI, r3
 8008fde:	f3bf 8f6f 	isb	sy
 8008fe2:	f3bf 8f4f 	dsb	sy
 8008fe6:	617b      	str	r3, [r7, #20]
}
 8008fe8:	bf00      	nop
 8008fea:	bf00      	nop
 8008fec:	e7fd      	b.n	8008fea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fee:	4b0a      	ldr	r3, [pc, #40]	@ (8009018 <vTaskPlaceOnEventListRestricted+0x54>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	3318      	adds	r3, #24
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f7fe fb07 	bl	800760a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d002      	beq.n	8009008 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009002:	f04f 33ff 	mov.w	r3, #4294967295
 8009006:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009008:	6879      	ldr	r1, [r7, #4]
 800900a:	68b8      	ldr	r0, [r7, #8]
 800900c:	f000 fbb2 	bl	8009774 <prvAddCurrentTaskToDelayedList>
	}
 8009010:	bf00      	nop
 8009012:	3718      	adds	r7, #24
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}
 8009018:	24000adc 	.word	0x24000adc

0800901c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b086      	sub	sp, #24
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	68db      	ldr	r3, [r3, #12]
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d10b      	bne.n	800904a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009036:	f383 8811 	msr	BASEPRI, r3
 800903a:	f3bf 8f6f 	isb	sy
 800903e:	f3bf 8f4f 	dsb	sy
 8009042:	60fb      	str	r3, [r7, #12]
}
 8009044:	bf00      	nop
 8009046:	bf00      	nop
 8009048:	e7fd      	b.n	8009046 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	3318      	adds	r3, #24
 800904e:	4618      	mov	r0, r3
 8009050:	f7fe fb38 	bl	80076c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009054:	4b1e      	ldr	r3, [pc, #120]	@ (80090d0 <xTaskRemoveFromEventList+0xb4>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d11f      	bne.n	800909c <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	3304      	adds	r3, #4
 8009060:	4618      	mov	r0, r3
 8009062:	f7fe fb2f 	bl	80076c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800906a:	4b1a      	ldr	r3, [pc, #104]	@ (80090d4 <xTaskRemoveFromEventList+0xb8>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	429a      	cmp	r2, r3
 8009070:	d903      	bls.n	800907a <xTaskRemoveFromEventList+0x5e>
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009076:	4a17      	ldr	r2, [pc, #92]	@ (80090d4 <xTaskRemoveFromEventList+0xb8>)
 8009078:	6013      	str	r3, [r2, #0]
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800907e:	4613      	mov	r3, r2
 8009080:	009b      	lsls	r3, r3, #2
 8009082:	4413      	add	r3, r2
 8009084:	009b      	lsls	r3, r3, #2
 8009086:	4a14      	ldr	r2, [pc, #80]	@ (80090d8 <xTaskRemoveFromEventList+0xbc>)
 8009088:	441a      	add	r2, r3
 800908a:	693b      	ldr	r3, [r7, #16]
 800908c:	3304      	adds	r3, #4
 800908e:	4619      	mov	r1, r3
 8009090:	4610      	mov	r0, r2
 8009092:	f7fe faba 	bl	800760a <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 8009096:	f000 f9bf 	bl	8009418 <prvResetNextTaskUnblockTime>
 800909a:	e005      	b.n	80090a8 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	3318      	adds	r3, #24
 80090a0:	4619      	mov	r1, r3
 80090a2:	480e      	ldr	r0, [pc, #56]	@ (80090dc <xTaskRemoveFromEventList+0xc0>)
 80090a4:	f7fe fab1 	bl	800760a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090ac:	4b0c      	ldr	r3, [pc, #48]	@ (80090e0 <xTaskRemoveFromEventList+0xc4>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d905      	bls.n	80090c2 <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80090b6:	2301      	movs	r3, #1
 80090b8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80090ba:	4b0a      	ldr	r3, [pc, #40]	@ (80090e4 <xTaskRemoveFromEventList+0xc8>)
 80090bc:	2201      	movs	r2, #1
 80090be:	601a      	str	r2, [r3, #0]
 80090c0:	e001      	b.n	80090c6 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 80090c2:	2300      	movs	r3, #0
 80090c4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80090c6:	697b      	ldr	r3, [r7, #20]
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3718      	adds	r7, #24
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}
 80090d0:	24000fd8 	.word	0x24000fd8
 80090d4:	24000fb8 	.word	0x24000fb8
 80090d8:	24000ae0 	.word	0x24000ae0
 80090dc:	24000f70 	.word	0x24000f70
 80090e0:	24000adc 	.word	0x24000adc
 80090e4:	24000fc4 	.word	0x24000fc4

080090e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80090f0:	4b06      	ldr	r3, [pc, #24]	@ (800910c <vTaskInternalSetTimeOutState+0x24>)
 80090f2:	681a      	ldr	r2, [r3, #0]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80090f8:	4b05      	ldr	r3, [pc, #20]	@ (8009110 <vTaskInternalSetTimeOutState+0x28>)
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	605a      	str	r2, [r3, #4]
}
 8009100:	bf00      	nop
 8009102:	370c      	adds	r7, #12
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr
 800910c:	24000fc8 	.word	0x24000fc8
 8009110:	24000fb4 	.word	0x24000fb4

08009114 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b088      	sub	sp, #32
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d10b      	bne.n	800913c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009128:	f383 8811 	msr	BASEPRI, r3
 800912c:	f3bf 8f6f 	isb	sy
 8009130:	f3bf 8f4f 	dsb	sy
 8009134:	613b      	str	r3, [r7, #16]
}
 8009136:	bf00      	nop
 8009138:	bf00      	nop
 800913a:	e7fd      	b.n	8009138 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d10b      	bne.n	800915a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009146:	f383 8811 	msr	BASEPRI, r3
 800914a:	f3bf 8f6f 	isb	sy
 800914e:	f3bf 8f4f 	dsb	sy
 8009152:	60fb      	str	r3, [r7, #12]
}
 8009154:	bf00      	nop
 8009156:	bf00      	nop
 8009158:	e7fd      	b.n	8009156 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800915a:	f000 ffed 	bl	800a138 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800915e:	4b1d      	ldr	r3, [pc, #116]	@ (80091d4 <xTaskCheckForTimeOut+0xc0>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	685b      	ldr	r3, [r3, #4]
 8009168:	69ba      	ldr	r2, [r7, #24]
 800916a:	1ad3      	subs	r3, r2, r3
 800916c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009176:	d102      	bne.n	800917e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009178:	2300      	movs	r3, #0
 800917a:	61fb      	str	r3, [r7, #28]
 800917c:	e023      	b.n	80091c6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	4b15      	ldr	r3, [pc, #84]	@ (80091d8 <xTaskCheckForTimeOut+0xc4>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	429a      	cmp	r2, r3
 8009188:	d007      	beq.n	800919a <xTaskCheckForTimeOut+0x86>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	69ba      	ldr	r2, [r7, #24]
 8009190:	429a      	cmp	r2, r3
 8009192:	d302      	bcc.n	800919a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009194:	2301      	movs	r3, #1
 8009196:	61fb      	str	r3, [r7, #28]
 8009198:	e015      	b.n	80091c6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	697a      	ldr	r2, [r7, #20]
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d20b      	bcs.n	80091bc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	681a      	ldr	r2, [r3, #0]
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	1ad2      	subs	r2, r2, r3
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f7ff ff99 	bl	80090e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80091b6:	2300      	movs	r3, #0
 80091b8:	61fb      	str	r3, [r7, #28]
 80091ba:	e004      	b.n	80091c6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	2200      	movs	r2, #0
 80091c0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80091c2:	2301      	movs	r3, #1
 80091c4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80091c6:	f000 ffe9 	bl	800a19c <vPortExitCritical>

	return xReturn;
 80091ca:	69fb      	ldr	r3, [r7, #28]
}
 80091cc:	4618      	mov	r0, r3
 80091ce:	3720      	adds	r7, #32
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}
 80091d4:	24000fb4 	.word	0x24000fb4
 80091d8:	24000fc8 	.word	0x24000fc8

080091dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80091dc:	b480      	push	{r7}
 80091de:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80091e0:	4b03      	ldr	r3, [pc, #12]	@ (80091f0 <vTaskMissedYield+0x14>)
 80091e2:	2201      	movs	r2, #1
 80091e4:	601a      	str	r2, [r3, #0]
}
 80091e6:	bf00      	nop
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr
 80091f0:	24000fc4 	.word	0x24000fc4

080091f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b084      	sub	sp, #16
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80091fc:	f000 f8a8 	bl	8009350 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009200:	4b18      	ldr	r3, [pc, #96]	@ (8009264 <prvIdleTask+0x70>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	2b01      	cmp	r3, #1
 8009206:	d907      	bls.n	8009218 <prvIdleTask+0x24>
			{
				taskYIELD();
 8009208:	4b17      	ldr	r3, [pc, #92]	@ (8009268 <prvIdleTask+0x74>)
 800920a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800920e:	601a      	str	r2, [r3, #0]
 8009210:	f3bf 8f4f 	dsb	sy
 8009214:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 8009218:	f7ff fc80 	bl	8008b1c <prvGetExpectedIdleTime>
 800921c:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2b01      	cmp	r3, #1
 8009222:	d9eb      	bls.n	80091fc <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 8009224:	f7ff fc6c 	bl	8008b00 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8009228:	4b10      	ldr	r3, [pc, #64]	@ (800926c <prvIdleTask+0x78>)
 800922a:	681a      	ldr	r2, [r3, #0]
 800922c:	4b10      	ldr	r3, [pc, #64]	@ (8009270 <prvIdleTask+0x7c>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	429a      	cmp	r2, r3
 8009232:	d20b      	bcs.n	800924c <prvIdleTask+0x58>
	__asm volatile
 8009234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009238:	f383 8811 	msr	BASEPRI, r3
 800923c:	f3bf 8f6f 	isb	sy
 8009240:	f3bf 8f4f 	dsb	sy
 8009244:	60bb      	str	r3, [r7, #8]
}
 8009246:	bf00      	nop
 8009248:	bf00      	nop
 800924a:	e7fd      	b.n	8009248 <prvIdleTask+0x54>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800924c:	f7ff fc66 	bl	8008b1c <prvGetExpectedIdleTime>
 8009250:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	2b01      	cmp	r3, #1
 8009256:	d902      	bls.n	800925e <prvIdleTask+0x6a>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8009258:	68f8      	ldr	r0, [r7, #12]
 800925a:	f001 f81f 	bl	800a29c <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800925e:	f7ff fc95 	bl	8008b8c <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 8009262:	e7cb      	b.n	80091fc <prvIdleTask+0x8>
 8009264:	24000ae0 	.word	0x24000ae0
 8009268:	e000ed04 	.word	0xe000ed04
 800926c:	24000fd0 	.word	0x24000fd0
 8009270:	24000fb4 	.word	0x24000fb4

08009274 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 8009274:	b480      	push	{r7}
 8009276:	b083      	sub	sp, #12
 8009278:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 800927a:	2301      	movs	r3, #1
 800927c:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 800927e:	2301      	movs	r3, #1
 8009280:	71fb      	strb	r3, [r7, #7]

		/* This function must be called from a critical section. */

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 8009282:	4b0f      	ldr	r3, [pc, #60]	@ (80092c0 <eTaskConfirmSleepModeStatus+0x4c>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d002      	beq.n	8009290 <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800928a:	2300      	movs	r3, #0
 800928c:	71fb      	strb	r3, [r7, #7]
 800928e:	e010      	b.n	80092b2 <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 8009290:	4b0c      	ldr	r3, [pc, #48]	@ (80092c4 <eTaskConfirmSleepModeStatus+0x50>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d002      	beq.n	800929e <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8009298:	2300      	movs	r3, #0
 800929a:	71fb      	strb	r3, [r7, #7]
 800929c:	e009      	b.n	80092b2 <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800929e:	4b0a      	ldr	r3, [pc, #40]	@ (80092c8 <eTaskConfirmSleepModeStatus+0x54>)
 80092a0:	681a      	ldr	r2, [r3, #0]
 80092a2:	4b0a      	ldr	r3, [pc, #40]	@ (80092cc <eTaskConfirmSleepModeStatus+0x58>)
 80092a4:	6819      	ldr	r1, [r3, #0]
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	1acb      	subs	r3, r1, r3
 80092aa:	429a      	cmp	r2, r3
 80092ac:	d101      	bne.n	80092b2 <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 80092ae:	2302      	movs	r3, #2
 80092b0:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 80092b2:	79fb      	ldrb	r3, [r7, #7]
	}
 80092b4:	4618      	mov	r0, r3
 80092b6:	370c      	adds	r7, #12
 80092b8:	46bd      	mov	sp, r7
 80092ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092be:	4770      	bx	lr
 80092c0:	24000f70 	.word	0x24000f70
 80092c4:	24000fc4 	.word	0x24000fc4
 80092c8:	24000f9c 	.word	0x24000f9c
 80092cc:	24000fb0 	.word	0x24000fb0

080092d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b082      	sub	sp, #8
 80092d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092d6:	2300      	movs	r3, #0
 80092d8:	607b      	str	r3, [r7, #4]
 80092da:	e00c      	b.n	80092f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80092dc:	687a      	ldr	r2, [r7, #4]
 80092de:	4613      	mov	r3, r2
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	4413      	add	r3, r2
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	4a12      	ldr	r2, [pc, #72]	@ (8009330 <prvInitialiseTaskLists+0x60>)
 80092e8:	4413      	add	r3, r2
 80092ea:	4618      	mov	r0, r3
 80092ec:	f7fe f960 	bl	80075b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	3301      	adds	r3, #1
 80092f4:	607b      	str	r3, [r7, #4]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2b37      	cmp	r3, #55	@ 0x37
 80092fa:	d9ef      	bls.n	80092dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80092fc:	480d      	ldr	r0, [pc, #52]	@ (8009334 <prvInitialiseTaskLists+0x64>)
 80092fe:	f7fe f957 	bl	80075b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009302:	480d      	ldr	r0, [pc, #52]	@ (8009338 <prvInitialiseTaskLists+0x68>)
 8009304:	f7fe f954 	bl	80075b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009308:	480c      	ldr	r0, [pc, #48]	@ (800933c <prvInitialiseTaskLists+0x6c>)
 800930a:	f7fe f951 	bl	80075b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800930e:	480c      	ldr	r0, [pc, #48]	@ (8009340 <prvInitialiseTaskLists+0x70>)
 8009310:	f7fe f94e 	bl	80075b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009314:	480b      	ldr	r0, [pc, #44]	@ (8009344 <prvInitialiseTaskLists+0x74>)
 8009316:	f7fe f94b 	bl	80075b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800931a:	4b0b      	ldr	r3, [pc, #44]	@ (8009348 <prvInitialiseTaskLists+0x78>)
 800931c:	4a05      	ldr	r2, [pc, #20]	@ (8009334 <prvInitialiseTaskLists+0x64>)
 800931e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009320:	4b0a      	ldr	r3, [pc, #40]	@ (800934c <prvInitialiseTaskLists+0x7c>)
 8009322:	4a05      	ldr	r2, [pc, #20]	@ (8009338 <prvInitialiseTaskLists+0x68>)
 8009324:	601a      	str	r2, [r3, #0]
}
 8009326:	bf00      	nop
 8009328:	3708      	adds	r7, #8
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop
 8009330:	24000ae0 	.word	0x24000ae0
 8009334:	24000f40 	.word	0x24000f40
 8009338:	24000f54 	.word	0x24000f54
 800933c:	24000f70 	.word	0x24000f70
 8009340:	24000f84 	.word	0x24000f84
 8009344:	24000f9c 	.word	0x24000f9c
 8009348:	24000f68 	.word	0x24000f68
 800934c:	24000f6c 	.word	0x24000f6c

08009350 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b082      	sub	sp, #8
 8009354:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009356:	e019      	b.n	800938c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009358:	f000 feee 	bl	800a138 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800935c:	4b10      	ldr	r3, [pc, #64]	@ (80093a0 <prvCheckTasksWaitingTermination+0x50>)
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	68db      	ldr	r3, [r3, #12]
 8009362:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	3304      	adds	r3, #4
 8009368:	4618      	mov	r0, r3
 800936a:	f7fe f9ab 	bl	80076c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800936e:	4b0d      	ldr	r3, [pc, #52]	@ (80093a4 <prvCheckTasksWaitingTermination+0x54>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	3b01      	subs	r3, #1
 8009374:	4a0b      	ldr	r2, [pc, #44]	@ (80093a4 <prvCheckTasksWaitingTermination+0x54>)
 8009376:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009378:	4b0b      	ldr	r3, [pc, #44]	@ (80093a8 <prvCheckTasksWaitingTermination+0x58>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	3b01      	subs	r3, #1
 800937e:	4a0a      	ldr	r2, [pc, #40]	@ (80093a8 <prvCheckTasksWaitingTermination+0x58>)
 8009380:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009382:	f000 ff0b 	bl	800a19c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f000 f810 	bl	80093ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800938c:	4b06      	ldr	r3, [pc, #24]	@ (80093a8 <prvCheckTasksWaitingTermination+0x58>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d1e1      	bne.n	8009358 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009394:	bf00      	nop
 8009396:	bf00      	nop
 8009398:	3708      	adds	r7, #8
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	bf00      	nop
 80093a0:	24000f84 	.word	0x24000f84
 80093a4:	24000fb0 	.word	0x24000fb0
 80093a8:	24000f98 	.word	0x24000f98

080093ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	3354      	adds	r3, #84	@ 0x54
 80093b8:	4618      	mov	r0, r3
 80093ba:	f002 fc81 	bl	800bcc0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d108      	bne.n	80093da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093cc:	4618      	mov	r0, r3
 80093ce:	f001 f987 	bl	800a6e0 <vPortFree>
				vPortFree( pxTCB );
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f001 f984 	bl	800a6e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80093d8:	e019      	b.n	800940e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80093e0:	2b01      	cmp	r3, #1
 80093e2:	d103      	bne.n	80093ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f001 f97b 	bl	800a6e0 <vPortFree>
	}
 80093ea:	e010      	b.n	800940e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80093f2:	2b02      	cmp	r3, #2
 80093f4:	d00b      	beq.n	800940e <prvDeleteTCB+0x62>
	__asm volatile
 80093f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093fa:	f383 8811 	msr	BASEPRI, r3
 80093fe:	f3bf 8f6f 	isb	sy
 8009402:	f3bf 8f4f 	dsb	sy
 8009406:	60fb      	str	r3, [r7, #12]
}
 8009408:	bf00      	nop
 800940a:	bf00      	nop
 800940c:	e7fd      	b.n	800940a <prvDeleteTCB+0x5e>
	}
 800940e:	bf00      	nop
 8009410:	3710      	adds	r7, #16
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}
	...

08009418 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009418:	b480      	push	{r7}
 800941a:	b083      	sub	sp, #12
 800941c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800941e:	4b0c      	ldr	r3, [pc, #48]	@ (8009450 <prvResetNextTaskUnblockTime+0x38>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d104      	bne.n	8009432 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009428:	4b0a      	ldr	r3, [pc, #40]	@ (8009454 <prvResetNextTaskUnblockTime+0x3c>)
 800942a:	f04f 32ff 	mov.w	r2, #4294967295
 800942e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009430:	e008      	b.n	8009444 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009432:	4b07      	ldr	r3, [pc, #28]	@ (8009450 <prvResetNextTaskUnblockTime+0x38>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	68db      	ldr	r3, [r3, #12]
 8009438:	68db      	ldr	r3, [r3, #12]
 800943a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	4a04      	ldr	r2, [pc, #16]	@ (8009454 <prvResetNextTaskUnblockTime+0x3c>)
 8009442:	6013      	str	r3, [r2, #0]
}
 8009444:	bf00      	nop
 8009446:	370c      	adds	r7, #12
 8009448:	46bd      	mov	sp, r7
 800944a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944e:	4770      	bx	lr
 8009450:	24000f68 	.word	0x24000f68
 8009454:	24000fd0 	.word	0x24000fd0

08009458 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009458:	b480      	push	{r7}
 800945a:	b083      	sub	sp, #12
 800945c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800945e:	4b0b      	ldr	r3, [pc, #44]	@ (800948c <xTaskGetSchedulerState+0x34>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d102      	bne.n	800946c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009466:	2301      	movs	r3, #1
 8009468:	607b      	str	r3, [r7, #4]
 800946a:	e008      	b.n	800947e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800946c:	4b08      	ldr	r3, [pc, #32]	@ (8009490 <xTaskGetSchedulerState+0x38>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d102      	bne.n	800947a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009474:	2302      	movs	r3, #2
 8009476:	607b      	str	r3, [r7, #4]
 8009478:	e001      	b.n	800947e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800947a:	2300      	movs	r3, #0
 800947c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800947e:	687b      	ldr	r3, [r7, #4]
	}
 8009480:	4618      	mov	r0, r3
 8009482:	370c      	adds	r7, #12
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr
 800948c:	24000fbc 	.word	0x24000fbc
 8009490:	24000fd8 	.word	0x24000fd8

08009494 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009494:	b580      	push	{r7, lr}
 8009496:	b084      	sub	sp, #16
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80094a0:	2300      	movs	r3, #0
 80094a2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d051      	beq.n	800954e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094ae:	4b2a      	ldr	r3, [pc, #168]	@ (8009558 <xTaskPriorityInherit+0xc4>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094b4:	429a      	cmp	r2, r3
 80094b6:	d241      	bcs.n	800953c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	699b      	ldr	r3, [r3, #24]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	db06      	blt.n	80094ce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094c0:	4b25      	ldr	r3, [pc, #148]	@ (8009558 <xTaskPriorityInherit+0xc4>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094c6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	6959      	ldr	r1, [r3, #20]
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094d6:	4613      	mov	r3, r2
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	4413      	add	r3, r2
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	4a1f      	ldr	r2, [pc, #124]	@ (800955c <xTaskPriorityInherit+0xc8>)
 80094e0:	4413      	add	r3, r2
 80094e2:	4299      	cmp	r1, r3
 80094e4:	d122      	bne.n	800952c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	3304      	adds	r3, #4
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7fe f8ea 	bl	80076c4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80094f0:	4b19      	ldr	r3, [pc, #100]	@ (8009558 <xTaskPriorityInherit+0xc4>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094fe:	4b18      	ldr	r3, [pc, #96]	@ (8009560 <xTaskPriorityInherit+0xcc>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	429a      	cmp	r2, r3
 8009504:	d903      	bls.n	800950e <xTaskPriorityInherit+0x7a>
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800950a:	4a15      	ldr	r2, [pc, #84]	@ (8009560 <xTaskPriorityInherit+0xcc>)
 800950c:	6013      	str	r3, [r2, #0]
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009512:	4613      	mov	r3, r2
 8009514:	009b      	lsls	r3, r3, #2
 8009516:	4413      	add	r3, r2
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	4a10      	ldr	r2, [pc, #64]	@ (800955c <xTaskPriorityInherit+0xc8>)
 800951c:	441a      	add	r2, r3
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	3304      	adds	r3, #4
 8009522:	4619      	mov	r1, r3
 8009524:	4610      	mov	r0, r2
 8009526:	f7fe f870 	bl	800760a <vListInsertEnd>
 800952a:	e004      	b.n	8009536 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800952c:	4b0a      	ldr	r3, [pc, #40]	@ (8009558 <xTaskPriorityInherit+0xc4>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009536:	2301      	movs	r3, #1
 8009538:	60fb      	str	r3, [r7, #12]
 800953a:	e008      	b.n	800954e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009540:	4b05      	ldr	r3, [pc, #20]	@ (8009558 <xTaskPriorityInherit+0xc4>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009546:	429a      	cmp	r2, r3
 8009548:	d201      	bcs.n	800954e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800954a:	2301      	movs	r3, #1
 800954c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800954e:	68fb      	ldr	r3, [r7, #12]
	}
 8009550:	4618      	mov	r0, r3
 8009552:	3710      	adds	r7, #16
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}
 8009558:	24000adc 	.word	0x24000adc
 800955c:	24000ae0 	.word	0x24000ae0
 8009560:	24000fb8 	.word	0x24000fb8

08009564 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009564:	b580      	push	{r7, lr}
 8009566:	b086      	sub	sp, #24
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009570:	2300      	movs	r3, #0
 8009572:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d058      	beq.n	800962c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800957a:	4b2f      	ldr	r3, [pc, #188]	@ (8009638 <xTaskPriorityDisinherit+0xd4>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	693a      	ldr	r2, [r7, #16]
 8009580:	429a      	cmp	r2, r3
 8009582:	d00b      	beq.n	800959c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009588:	f383 8811 	msr	BASEPRI, r3
 800958c:	f3bf 8f6f 	isb	sy
 8009590:	f3bf 8f4f 	dsb	sy
 8009594:	60fb      	str	r3, [r7, #12]
}
 8009596:	bf00      	nop
 8009598:	bf00      	nop
 800959a:	e7fd      	b.n	8009598 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800959c:	693b      	ldr	r3, [r7, #16]
 800959e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d10b      	bne.n	80095bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80095a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a8:	f383 8811 	msr	BASEPRI, r3
 80095ac:	f3bf 8f6f 	isb	sy
 80095b0:	f3bf 8f4f 	dsb	sy
 80095b4:	60bb      	str	r3, [r7, #8]
}
 80095b6:	bf00      	nop
 80095b8:	bf00      	nop
 80095ba:	e7fd      	b.n	80095b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095c0:	1e5a      	subs	r2, r3, #1
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d02c      	beq.n	800962c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d128      	bne.n	800962c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	3304      	adds	r3, #4
 80095de:	4618      	mov	r0, r3
 80095e0:	f7fe f870 	bl	80076c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80095e4:	693b      	ldr	r3, [r7, #16]
 80095e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095fc:	4b0f      	ldr	r3, [pc, #60]	@ (800963c <xTaskPriorityDisinherit+0xd8>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	429a      	cmp	r2, r3
 8009602:	d903      	bls.n	800960c <xTaskPriorityDisinherit+0xa8>
 8009604:	693b      	ldr	r3, [r7, #16]
 8009606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009608:	4a0c      	ldr	r2, [pc, #48]	@ (800963c <xTaskPriorityDisinherit+0xd8>)
 800960a:	6013      	str	r3, [r2, #0]
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009610:	4613      	mov	r3, r2
 8009612:	009b      	lsls	r3, r3, #2
 8009614:	4413      	add	r3, r2
 8009616:	009b      	lsls	r3, r3, #2
 8009618:	4a09      	ldr	r2, [pc, #36]	@ (8009640 <xTaskPriorityDisinherit+0xdc>)
 800961a:	441a      	add	r2, r3
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	3304      	adds	r3, #4
 8009620:	4619      	mov	r1, r3
 8009622:	4610      	mov	r0, r2
 8009624:	f7fd fff1 	bl	800760a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009628:	2301      	movs	r3, #1
 800962a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800962c:	697b      	ldr	r3, [r7, #20]
	}
 800962e:	4618      	mov	r0, r3
 8009630:	3718      	adds	r7, #24
 8009632:	46bd      	mov	sp, r7
 8009634:	bd80      	pop	{r7, pc}
 8009636:	bf00      	nop
 8009638:	24000adc 	.word	0x24000adc
 800963c:	24000fb8 	.word	0x24000fb8
 8009640:	24000ae0 	.word	0x24000ae0

08009644 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009644:	b580      	push	{r7, lr}
 8009646:	b088      	sub	sp, #32
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009652:	2301      	movs	r3, #1
 8009654:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d06c      	beq.n	8009736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009660:	2b00      	cmp	r3, #0
 8009662:	d10b      	bne.n	800967c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009668:	f383 8811 	msr	BASEPRI, r3
 800966c:	f3bf 8f6f 	isb	sy
 8009670:	f3bf 8f4f 	dsb	sy
 8009674:	60fb      	str	r3, [r7, #12]
}
 8009676:	bf00      	nop
 8009678:	bf00      	nop
 800967a:	e7fd      	b.n	8009678 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800967c:	69bb      	ldr	r3, [r7, #24]
 800967e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009680:	683a      	ldr	r2, [r7, #0]
 8009682:	429a      	cmp	r2, r3
 8009684:	d902      	bls.n	800968c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	61fb      	str	r3, [r7, #28]
 800968a:	e002      	b.n	8009692 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009690:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009692:	69bb      	ldr	r3, [r7, #24]
 8009694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009696:	69fa      	ldr	r2, [r7, #28]
 8009698:	429a      	cmp	r2, r3
 800969a:	d04c      	beq.n	8009736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800969c:	69bb      	ldr	r3, [r7, #24]
 800969e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096a0:	697a      	ldr	r2, [r7, #20]
 80096a2:	429a      	cmp	r2, r3
 80096a4:	d147      	bne.n	8009736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80096a6:	4b26      	ldr	r3, [pc, #152]	@ (8009740 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	69ba      	ldr	r2, [r7, #24]
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d10b      	bne.n	80096c8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80096b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b4:	f383 8811 	msr	BASEPRI, r3
 80096b8:	f3bf 8f6f 	isb	sy
 80096bc:	f3bf 8f4f 	dsb	sy
 80096c0:	60bb      	str	r3, [r7, #8]
}
 80096c2:	bf00      	nop
 80096c4:	bf00      	nop
 80096c6:	e7fd      	b.n	80096c4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80096c8:	69bb      	ldr	r3, [r7, #24]
 80096ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	69fa      	ldr	r2, [r7, #28]
 80096d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80096d4:	69bb      	ldr	r3, [r7, #24]
 80096d6:	699b      	ldr	r3, [r3, #24]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	db04      	blt.n	80096e6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096dc:	69fb      	ldr	r3, [r7, #28]
 80096de:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80096e2:	69bb      	ldr	r3, [r7, #24]
 80096e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	6959      	ldr	r1, [r3, #20]
 80096ea:	693a      	ldr	r2, [r7, #16]
 80096ec:	4613      	mov	r3, r2
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	4413      	add	r3, r2
 80096f2:	009b      	lsls	r3, r3, #2
 80096f4:	4a13      	ldr	r2, [pc, #76]	@ (8009744 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80096f6:	4413      	add	r3, r2
 80096f8:	4299      	cmp	r1, r3
 80096fa:	d11c      	bne.n	8009736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096fc:	69bb      	ldr	r3, [r7, #24]
 80096fe:	3304      	adds	r3, #4
 8009700:	4618      	mov	r0, r3
 8009702:	f7fd ffdf 	bl	80076c4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009706:	69bb      	ldr	r3, [r7, #24]
 8009708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800970a:	4b0f      	ldr	r3, [pc, #60]	@ (8009748 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	429a      	cmp	r2, r3
 8009710:	d903      	bls.n	800971a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009716:	4a0c      	ldr	r2, [pc, #48]	@ (8009748 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009718:	6013      	str	r3, [r2, #0]
 800971a:	69bb      	ldr	r3, [r7, #24]
 800971c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800971e:	4613      	mov	r3, r2
 8009720:	009b      	lsls	r3, r3, #2
 8009722:	4413      	add	r3, r2
 8009724:	009b      	lsls	r3, r3, #2
 8009726:	4a07      	ldr	r2, [pc, #28]	@ (8009744 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009728:	441a      	add	r2, r3
 800972a:	69bb      	ldr	r3, [r7, #24]
 800972c:	3304      	adds	r3, #4
 800972e:	4619      	mov	r1, r3
 8009730:	4610      	mov	r0, r2
 8009732:	f7fd ff6a 	bl	800760a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009736:	bf00      	nop
 8009738:	3720      	adds	r7, #32
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	24000adc 	.word	0x24000adc
 8009744:	24000ae0 	.word	0x24000ae0
 8009748:	24000fb8 	.word	0x24000fb8

0800974c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800974c:	b480      	push	{r7}
 800974e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009750:	4b07      	ldr	r3, [pc, #28]	@ (8009770 <pvTaskIncrementMutexHeldCount+0x24>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d004      	beq.n	8009762 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009758:	4b05      	ldr	r3, [pc, #20]	@ (8009770 <pvTaskIncrementMutexHeldCount+0x24>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800975e:	3201      	adds	r2, #1
 8009760:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009762:	4b03      	ldr	r3, [pc, #12]	@ (8009770 <pvTaskIncrementMutexHeldCount+0x24>)
 8009764:	681b      	ldr	r3, [r3, #0]
	}
 8009766:	4618      	mov	r0, r3
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr
 8009770:	24000adc 	.word	0x24000adc

08009774 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b084      	sub	sp, #16
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
 800977c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800977e:	4b21      	ldr	r3, [pc, #132]	@ (8009804 <prvAddCurrentTaskToDelayedList+0x90>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009784:	4b20      	ldr	r3, [pc, #128]	@ (8009808 <prvAddCurrentTaskToDelayedList+0x94>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	3304      	adds	r3, #4
 800978a:	4618      	mov	r0, r3
 800978c:	f7fd ff9a 	bl	80076c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009796:	d10a      	bne.n	80097ae <prvAddCurrentTaskToDelayedList+0x3a>
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d007      	beq.n	80097ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800979e:	4b1a      	ldr	r3, [pc, #104]	@ (8009808 <prvAddCurrentTaskToDelayedList+0x94>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	3304      	adds	r3, #4
 80097a4:	4619      	mov	r1, r3
 80097a6:	4819      	ldr	r0, [pc, #100]	@ (800980c <prvAddCurrentTaskToDelayedList+0x98>)
 80097a8:	f7fd ff2f 	bl	800760a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80097ac:	e026      	b.n	80097fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80097ae:	68fa      	ldr	r2, [r7, #12]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	4413      	add	r3, r2
 80097b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80097b6:	4b14      	ldr	r3, [pc, #80]	@ (8009808 <prvAddCurrentTaskToDelayedList+0x94>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	68ba      	ldr	r2, [r7, #8]
 80097bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80097be:	68ba      	ldr	r2, [r7, #8]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	429a      	cmp	r2, r3
 80097c4:	d209      	bcs.n	80097da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097c6:	4b12      	ldr	r3, [pc, #72]	@ (8009810 <prvAddCurrentTaskToDelayedList+0x9c>)
 80097c8:	681a      	ldr	r2, [r3, #0]
 80097ca:	4b0f      	ldr	r3, [pc, #60]	@ (8009808 <prvAddCurrentTaskToDelayedList+0x94>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	3304      	adds	r3, #4
 80097d0:	4619      	mov	r1, r3
 80097d2:	4610      	mov	r0, r2
 80097d4:	f7fd ff3d 	bl	8007652 <vListInsert>
}
 80097d8:	e010      	b.n	80097fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097da:	4b0e      	ldr	r3, [pc, #56]	@ (8009814 <prvAddCurrentTaskToDelayedList+0xa0>)
 80097dc:	681a      	ldr	r2, [r3, #0]
 80097de:	4b0a      	ldr	r3, [pc, #40]	@ (8009808 <prvAddCurrentTaskToDelayedList+0x94>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	3304      	adds	r3, #4
 80097e4:	4619      	mov	r1, r3
 80097e6:	4610      	mov	r0, r2
 80097e8:	f7fd ff33 	bl	8007652 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80097ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009818 <prvAddCurrentTaskToDelayedList+0xa4>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	68ba      	ldr	r2, [r7, #8]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d202      	bcs.n	80097fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80097f6:	4a08      	ldr	r2, [pc, #32]	@ (8009818 <prvAddCurrentTaskToDelayedList+0xa4>)
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	6013      	str	r3, [r2, #0]
}
 80097fc:	bf00      	nop
 80097fe:	3710      	adds	r7, #16
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}
 8009804:	24000fb4 	.word	0x24000fb4
 8009808:	24000adc 	.word	0x24000adc
 800980c:	24000f9c 	.word	0x24000f9c
 8009810:	24000f6c 	.word	0x24000f6c
 8009814:	24000f68 	.word	0x24000f68
 8009818:	24000fd0 	.word	0x24000fd0

0800981c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b08a      	sub	sp, #40	@ 0x28
 8009820:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009822:	2300      	movs	r3, #0
 8009824:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009826:	f000 fb13 	bl	8009e50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800982a:	4b1d      	ldr	r3, [pc, #116]	@ (80098a0 <xTimerCreateTimerTask+0x84>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d021      	beq.n	8009876 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009832:	2300      	movs	r3, #0
 8009834:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009836:	2300      	movs	r3, #0
 8009838:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800983a:	1d3a      	adds	r2, r7, #4
 800983c:	f107 0108 	add.w	r1, r7, #8
 8009840:	f107 030c 	add.w	r3, r7, #12
 8009844:	4618      	mov	r0, r3
 8009846:	f7fd fe99 	bl	800757c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800984a:	6879      	ldr	r1, [r7, #4]
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	68fa      	ldr	r2, [r7, #12]
 8009850:	9202      	str	r2, [sp, #8]
 8009852:	9301      	str	r3, [sp, #4]
 8009854:	2302      	movs	r3, #2
 8009856:	9300      	str	r3, [sp, #0]
 8009858:	2300      	movs	r3, #0
 800985a:	460a      	mov	r2, r1
 800985c:	4911      	ldr	r1, [pc, #68]	@ (80098a4 <xTimerCreateTimerTask+0x88>)
 800985e:	4812      	ldr	r0, [pc, #72]	@ (80098a8 <xTimerCreateTimerTask+0x8c>)
 8009860:	f7fe feea 	bl	8008638 <xTaskCreateStatic>
 8009864:	4603      	mov	r3, r0
 8009866:	4a11      	ldr	r2, [pc, #68]	@ (80098ac <xTimerCreateTimerTask+0x90>)
 8009868:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800986a:	4b10      	ldr	r3, [pc, #64]	@ (80098ac <xTimerCreateTimerTask+0x90>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d001      	beq.n	8009876 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009872:	2301      	movs	r3, #1
 8009874:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d10b      	bne.n	8009894 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800987c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009880:	f383 8811 	msr	BASEPRI, r3
 8009884:	f3bf 8f6f 	isb	sy
 8009888:	f3bf 8f4f 	dsb	sy
 800988c:	613b      	str	r3, [r7, #16]
}
 800988e:	bf00      	nop
 8009890:	bf00      	nop
 8009892:	e7fd      	b.n	8009890 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009894:	697b      	ldr	r3, [r7, #20]
}
 8009896:	4618      	mov	r0, r3
 8009898:	3718      	adds	r7, #24
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
 800989e:	bf00      	nop
 80098a0:	2400100c 	.word	0x2400100c
 80098a4:	0800f200 	.word	0x0800f200
 80098a8:	080099e9 	.word	0x080099e9
 80098ac:	24001010 	.word	0x24001010

080098b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b08a      	sub	sp, #40	@ 0x28
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	60f8      	str	r0, [r7, #12]
 80098b8:	60b9      	str	r1, [r7, #8]
 80098ba:	607a      	str	r2, [r7, #4]
 80098bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80098be:	2300      	movs	r3, #0
 80098c0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d10b      	bne.n	80098e0 <xTimerGenericCommand+0x30>
	__asm volatile
 80098c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098cc:	f383 8811 	msr	BASEPRI, r3
 80098d0:	f3bf 8f6f 	isb	sy
 80098d4:	f3bf 8f4f 	dsb	sy
 80098d8:	623b      	str	r3, [r7, #32]
}
 80098da:	bf00      	nop
 80098dc:	bf00      	nop
 80098de:	e7fd      	b.n	80098dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80098e0:	4b19      	ldr	r3, [pc, #100]	@ (8009948 <xTimerGenericCommand+0x98>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d02a      	beq.n	800993e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	2b05      	cmp	r3, #5
 80098f8:	dc18      	bgt.n	800992c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80098fa:	f7ff fdad 	bl	8009458 <xTaskGetSchedulerState>
 80098fe:	4603      	mov	r3, r0
 8009900:	2b02      	cmp	r3, #2
 8009902:	d109      	bne.n	8009918 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009904:	4b10      	ldr	r3, [pc, #64]	@ (8009948 <xTimerGenericCommand+0x98>)
 8009906:	6818      	ldr	r0, [r3, #0]
 8009908:	f107 0110 	add.w	r1, r7, #16
 800990c:	2300      	movs	r3, #0
 800990e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009910:	f7fe f87c 	bl	8007a0c <xQueueGenericSend>
 8009914:	6278      	str	r0, [r7, #36]	@ 0x24
 8009916:	e012      	b.n	800993e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009918:	4b0b      	ldr	r3, [pc, #44]	@ (8009948 <xTimerGenericCommand+0x98>)
 800991a:	6818      	ldr	r0, [r3, #0]
 800991c:	f107 0110 	add.w	r1, r7, #16
 8009920:	2300      	movs	r3, #0
 8009922:	2200      	movs	r2, #0
 8009924:	f7fe f872 	bl	8007a0c <xQueueGenericSend>
 8009928:	6278      	str	r0, [r7, #36]	@ 0x24
 800992a:	e008      	b.n	800993e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800992c:	4b06      	ldr	r3, [pc, #24]	@ (8009948 <xTimerGenericCommand+0x98>)
 800992e:	6818      	ldr	r0, [r3, #0]
 8009930:	f107 0110 	add.w	r1, r7, #16
 8009934:	2300      	movs	r3, #0
 8009936:	683a      	ldr	r2, [r7, #0]
 8009938:	f7fe f96a 	bl	8007c10 <xQueueGenericSendFromISR>
 800993c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800993e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009940:	4618      	mov	r0, r3
 8009942:	3728      	adds	r7, #40	@ 0x28
 8009944:	46bd      	mov	sp, r7
 8009946:	bd80      	pop	{r7, pc}
 8009948:	2400100c 	.word	0x2400100c

0800994c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b088      	sub	sp, #32
 8009950:	af02      	add	r7, sp, #8
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009956:	4b23      	ldr	r3, [pc, #140]	@ (80099e4 <prvProcessExpiredTimer+0x98>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	68db      	ldr	r3, [r3, #12]
 800995c:	68db      	ldr	r3, [r3, #12]
 800995e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009960:	697b      	ldr	r3, [r7, #20]
 8009962:	3304      	adds	r3, #4
 8009964:	4618      	mov	r0, r3
 8009966:	f7fd fead 	bl	80076c4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800996a:	697b      	ldr	r3, [r7, #20]
 800996c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009970:	f003 0304 	and.w	r3, r3, #4
 8009974:	2b00      	cmp	r3, #0
 8009976:	d023      	beq.n	80099c0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	699a      	ldr	r2, [r3, #24]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	18d1      	adds	r1, r2, r3
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	683a      	ldr	r2, [r7, #0]
 8009984:	6978      	ldr	r0, [r7, #20]
 8009986:	f000 f8d5 	bl	8009b34 <prvInsertTimerInActiveList>
 800998a:	4603      	mov	r3, r0
 800998c:	2b00      	cmp	r3, #0
 800998e:	d020      	beq.n	80099d2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009990:	2300      	movs	r3, #0
 8009992:	9300      	str	r3, [sp, #0]
 8009994:	2300      	movs	r3, #0
 8009996:	687a      	ldr	r2, [r7, #4]
 8009998:	2100      	movs	r1, #0
 800999a:	6978      	ldr	r0, [r7, #20]
 800999c:	f7ff ff88 	bl	80098b0 <xTimerGenericCommand>
 80099a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d114      	bne.n	80099d2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80099a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ac:	f383 8811 	msr	BASEPRI, r3
 80099b0:	f3bf 8f6f 	isb	sy
 80099b4:	f3bf 8f4f 	dsb	sy
 80099b8:	60fb      	str	r3, [r7, #12]
}
 80099ba:	bf00      	nop
 80099bc:	bf00      	nop
 80099be:	e7fd      	b.n	80099bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099c6:	f023 0301 	bic.w	r3, r3, #1
 80099ca:	b2da      	uxtb	r2, r3
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099d2:	697b      	ldr	r3, [r7, #20]
 80099d4:	6a1b      	ldr	r3, [r3, #32]
 80099d6:	6978      	ldr	r0, [r7, #20]
 80099d8:	4798      	blx	r3
}
 80099da:	bf00      	nop
 80099dc:	3718      	adds	r7, #24
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}
 80099e2:	bf00      	nop
 80099e4:	24001004 	.word	0x24001004

080099e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b084      	sub	sp, #16
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80099f0:	f107 0308 	add.w	r3, r7, #8
 80099f4:	4618      	mov	r0, r3
 80099f6:	f000 f859 	bl	8009aac <prvGetNextExpireTime>
 80099fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	4619      	mov	r1, r3
 8009a00:	68f8      	ldr	r0, [r7, #12]
 8009a02:	f000 f805 	bl	8009a10 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009a06:	f000 f8d7 	bl	8009bb8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009a0a:	bf00      	nop
 8009a0c:	e7f0      	b.n	80099f0 <prvTimerTask+0x8>
	...

08009a10 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b084      	sub	sp, #16
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
 8009a18:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009a1a:	f7ff f871 	bl	8008b00 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009a1e:	f107 0308 	add.w	r3, r7, #8
 8009a22:	4618      	mov	r0, r3
 8009a24:	f000 f866 	bl	8009af4 <prvSampleTimeNow>
 8009a28:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d130      	bne.n	8009a92 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d10a      	bne.n	8009a4c <prvProcessTimerOrBlockTask+0x3c>
 8009a36:	687a      	ldr	r2, [r7, #4]
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	429a      	cmp	r2, r3
 8009a3c:	d806      	bhi.n	8009a4c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009a3e:	f7ff f8a5 	bl	8008b8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009a42:	68f9      	ldr	r1, [r7, #12]
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f7ff ff81 	bl	800994c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009a4a:	e024      	b.n	8009a96 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d008      	beq.n	8009a64 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009a52:	4b13      	ldr	r3, [pc, #76]	@ (8009aa0 <prvProcessTimerOrBlockTask+0x90>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d101      	bne.n	8009a60 <prvProcessTimerOrBlockTask+0x50>
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	e000      	b.n	8009a62 <prvProcessTimerOrBlockTask+0x52>
 8009a60:	2300      	movs	r3, #0
 8009a62:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009a64:	4b0f      	ldr	r3, [pc, #60]	@ (8009aa4 <prvProcessTimerOrBlockTask+0x94>)
 8009a66:	6818      	ldr	r0, [r3, #0]
 8009a68:	687a      	ldr	r2, [r7, #4]
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	1ad3      	subs	r3, r2, r3
 8009a6e:	683a      	ldr	r2, [r7, #0]
 8009a70:	4619      	mov	r1, r3
 8009a72:	f7fe fdad 	bl	80085d0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009a76:	f7ff f889 	bl	8008b8c <xTaskResumeAll>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d10a      	bne.n	8009a96 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009a80:	4b09      	ldr	r3, [pc, #36]	@ (8009aa8 <prvProcessTimerOrBlockTask+0x98>)
 8009a82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a86:	601a      	str	r2, [r3, #0]
 8009a88:	f3bf 8f4f 	dsb	sy
 8009a8c:	f3bf 8f6f 	isb	sy
}
 8009a90:	e001      	b.n	8009a96 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009a92:	f7ff f87b 	bl	8008b8c <xTaskResumeAll>
}
 8009a96:	bf00      	nop
 8009a98:	3710      	adds	r7, #16
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bd80      	pop	{r7, pc}
 8009a9e:	bf00      	nop
 8009aa0:	24001008 	.word	0x24001008
 8009aa4:	2400100c 	.word	0x2400100c
 8009aa8:	e000ed04 	.word	0xe000ed04

08009aac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009aac:	b480      	push	{r7}
 8009aae:	b085      	sub	sp, #20
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8009af0 <prvGetNextExpireTime+0x44>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d101      	bne.n	8009ac2 <prvGetNextExpireTime+0x16>
 8009abe:	2201      	movs	r2, #1
 8009ac0:	e000      	b.n	8009ac4 <prvGetNextExpireTime+0x18>
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d105      	bne.n	8009adc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ad0:	4b07      	ldr	r3, [pc, #28]	@ (8009af0 <prvGetNextExpireTime+0x44>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	68db      	ldr	r3, [r3, #12]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	60fb      	str	r3, [r7, #12]
 8009ada:	e001      	b.n	8009ae0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009adc:	2300      	movs	r3, #0
 8009ade:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3714      	adds	r7, #20
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aec:	4770      	bx	lr
 8009aee:	bf00      	nop
 8009af0:	24001004 	.word	0x24001004

08009af4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b084      	sub	sp, #16
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009afc:	f7ff f8e4 	bl	8008cc8 <xTaskGetTickCount>
 8009b00:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009b02:	4b0b      	ldr	r3, [pc, #44]	@ (8009b30 <prvSampleTimeNow+0x3c>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	68fa      	ldr	r2, [r7, #12]
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	d205      	bcs.n	8009b18 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009b0c:	f000 f93a 	bl	8009d84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2201      	movs	r2, #1
 8009b14:	601a      	str	r2, [r3, #0]
 8009b16:	e002      	b.n	8009b1e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009b1e:	4a04      	ldr	r2, [pc, #16]	@ (8009b30 <prvSampleTimeNow+0x3c>)
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009b24:	68fb      	ldr	r3, [r7, #12]
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3710      	adds	r7, #16
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	24001014 	.word	0x24001014

08009b34 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b086      	sub	sp, #24
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	60f8      	str	r0, [r7, #12]
 8009b3c:	60b9      	str	r1, [r7, #8]
 8009b3e:	607a      	str	r2, [r7, #4]
 8009b40:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009b42:	2300      	movs	r3, #0
 8009b44:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	68ba      	ldr	r2, [r7, #8]
 8009b4a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	68fa      	ldr	r2, [r7, #12]
 8009b50:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009b52:	68ba      	ldr	r2, [r7, #8]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	429a      	cmp	r2, r3
 8009b58:	d812      	bhi.n	8009b80 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b5a:	687a      	ldr	r2, [r7, #4]
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	1ad2      	subs	r2, r2, r3
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	699b      	ldr	r3, [r3, #24]
 8009b64:	429a      	cmp	r2, r3
 8009b66:	d302      	bcc.n	8009b6e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009b68:	2301      	movs	r3, #1
 8009b6a:	617b      	str	r3, [r7, #20]
 8009b6c:	e01b      	b.n	8009ba6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009b6e:	4b10      	ldr	r3, [pc, #64]	@ (8009bb0 <prvInsertTimerInActiveList+0x7c>)
 8009b70:	681a      	ldr	r2, [r3, #0]
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	3304      	adds	r3, #4
 8009b76:	4619      	mov	r1, r3
 8009b78:	4610      	mov	r0, r2
 8009b7a:	f7fd fd6a 	bl	8007652 <vListInsert>
 8009b7e:	e012      	b.n	8009ba6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009b80:	687a      	ldr	r2, [r7, #4]
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d206      	bcs.n	8009b96 <prvInsertTimerInActiveList+0x62>
 8009b88:	68ba      	ldr	r2, [r7, #8]
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	429a      	cmp	r2, r3
 8009b8e:	d302      	bcc.n	8009b96 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009b90:	2301      	movs	r3, #1
 8009b92:	617b      	str	r3, [r7, #20]
 8009b94:	e007      	b.n	8009ba6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009b96:	4b07      	ldr	r3, [pc, #28]	@ (8009bb4 <prvInsertTimerInActiveList+0x80>)
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	3304      	adds	r3, #4
 8009b9e:	4619      	mov	r1, r3
 8009ba0:	4610      	mov	r0, r2
 8009ba2:	f7fd fd56 	bl	8007652 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009ba6:	697b      	ldr	r3, [r7, #20]
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3718      	adds	r7, #24
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}
 8009bb0:	24001008 	.word	0x24001008
 8009bb4:	24001004 	.word	0x24001004

08009bb8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b08e      	sub	sp, #56	@ 0x38
 8009bbc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009bbe:	e0ce      	b.n	8009d5e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	da19      	bge.n	8009bfa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009bc6:	1d3b      	adds	r3, r7, #4
 8009bc8:	3304      	adds	r3, #4
 8009bca:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d10b      	bne.n	8009bea <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd6:	f383 8811 	msr	BASEPRI, r3
 8009bda:	f3bf 8f6f 	isb	sy
 8009bde:	f3bf 8f4f 	dsb	sy
 8009be2:	61fb      	str	r3, [r7, #28]
}
 8009be4:	bf00      	nop
 8009be6:	bf00      	nop
 8009be8:	e7fd      	b.n	8009be6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bf0:	6850      	ldr	r0, [r2, #4]
 8009bf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bf4:	6892      	ldr	r2, [r2, #8]
 8009bf6:	4611      	mov	r1, r2
 8009bf8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	f2c0 80ae 	blt.w	8009d5e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c08:	695b      	ldr	r3, [r3, #20]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d004      	beq.n	8009c18 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c10:	3304      	adds	r3, #4
 8009c12:	4618      	mov	r0, r3
 8009c14:	f7fd fd56 	bl	80076c4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009c18:	463b      	mov	r3, r7
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f7ff ff6a 	bl	8009af4 <prvSampleTimeNow>
 8009c20:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2b09      	cmp	r3, #9
 8009c26:	f200 8097 	bhi.w	8009d58 <prvProcessReceivedCommands+0x1a0>
 8009c2a:	a201      	add	r2, pc, #4	@ (adr r2, 8009c30 <prvProcessReceivedCommands+0x78>)
 8009c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c30:	08009c59 	.word	0x08009c59
 8009c34:	08009c59 	.word	0x08009c59
 8009c38:	08009c59 	.word	0x08009c59
 8009c3c:	08009ccf 	.word	0x08009ccf
 8009c40:	08009ce3 	.word	0x08009ce3
 8009c44:	08009d2f 	.word	0x08009d2f
 8009c48:	08009c59 	.word	0x08009c59
 8009c4c:	08009c59 	.word	0x08009c59
 8009c50:	08009ccf 	.word	0x08009ccf
 8009c54:	08009ce3 	.word	0x08009ce3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c5e:	f043 0301 	orr.w	r3, r3, #1
 8009c62:	b2da      	uxtb	r2, r3
 8009c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009c6a:	68ba      	ldr	r2, [r7, #8]
 8009c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c6e:	699b      	ldr	r3, [r3, #24]
 8009c70:	18d1      	adds	r1, r2, r3
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c78:	f7ff ff5c 	bl	8009b34 <prvInsertTimerInActiveList>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d06c      	beq.n	8009d5c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c84:	6a1b      	ldr	r3, [r3, #32]
 8009c86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c90:	f003 0304 	and.w	r3, r3, #4
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d061      	beq.n	8009d5c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009c98:	68ba      	ldr	r2, [r7, #8]
 8009c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c9c:	699b      	ldr	r3, [r3, #24]
 8009c9e:	441a      	add	r2, r3
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	9300      	str	r3, [sp, #0]
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	2100      	movs	r1, #0
 8009ca8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009caa:	f7ff fe01 	bl	80098b0 <xTimerGenericCommand>
 8009cae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009cb0:	6a3b      	ldr	r3, [r7, #32]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d152      	bne.n	8009d5c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cba:	f383 8811 	msr	BASEPRI, r3
 8009cbe:	f3bf 8f6f 	isb	sy
 8009cc2:	f3bf 8f4f 	dsb	sy
 8009cc6:	61bb      	str	r3, [r7, #24]
}
 8009cc8:	bf00      	nop
 8009cca:	bf00      	nop
 8009ccc:	e7fd      	b.n	8009cca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009cd4:	f023 0301 	bic.w	r3, r3, #1
 8009cd8:	b2da      	uxtb	r2, r3
 8009cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cdc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009ce0:	e03d      	b.n	8009d5e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ce8:	f043 0301 	orr.w	r3, r3, #1
 8009cec:	b2da      	uxtb	r2, r3
 8009cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009cf4:	68ba      	ldr	r2, [r7, #8]
 8009cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cfc:	699b      	ldr	r3, [r3, #24]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d10b      	bne.n	8009d1a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d06:	f383 8811 	msr	BASEPRI, r3
 8009d0a:	f3bf 8f6f 	isb	sy
 8009d0e:	f3bf 8f4f 	dsb	sy
 8009d12:	617b      	str	r3, [r7, #20]
}
 8009d14:	bf00      	nop
 8009d16:	bf00      	nop
 8009d18:	e7fd      	b.n	8009d16 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d1c:	699a      	ldr	r2, [r3, #24]
 8009d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d20:	18d1      	adds	r1, r2, r3
 8009d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d28:	f7ff ff04 	bl	8009b34 <prvInsertTimerInActiveList>
					break;
 8009d2c:	e017      	b.n	8009d5e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d34:	f003 0302 	and.w	r3, r3, #2
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d103      	bne.n	8009d44 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009d3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d3e:	f000 fccf 	bl	800a6e0 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009d42:	e00c      	b.n	8009d5e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d4a:	f023 0301 	bic.w	r3, r3, #1
 8009d4e:	b2da      	uxtb	r2, r3
 8009d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009d56:	e002      	b.n	8009d5e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009d58:	bf00      	nop
 8009d5a:	e000      	b.n	8009d5e <prvProcessReceivedCommands+0x1a6>
					break;
 8009d5c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009d5e:	4b08      	ldr	r3, [pc, #32]	@ (8009d80 <prvProcessReceivedCommands+0x1c8>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	1d39      	adds	r1, r7, #4
 8009d64:	2200      	movs	r2, #0
 8009d66:	4618      	mov	r0, r3
 8009d68:	f7fe f880 	bl	8007e6c <xQueueReceive>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	f47f af26 	bne.w	8009bc0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009d74:	bf00      	nop
 8009d76:	bf00      	nop
 8009d78:	3730      	adds	r7, #48	@ 0x30
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}
 8009d7e:	bf00      	nop
 8009d80:	2400100c 	.word	0x2400100c

08009d84 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b088      	sub	sp, #32
 8009d88:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009d8a:	e049      	b.n	8009e20 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d8c:	4b2e      	ldr	r3, [pc, #184]	@ (8009e48 <prvSwitchTimerLists+0xc4>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d96:	4b2c      	ldr	r3, [pc, #176]	@ (8009e48 <prvSwitchTimerLists+0xc4>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	68db      	ldr	r3, [r3, #12]
 8009d9c:	68db      	ldr	r3, [r3, #12]
 8009d9e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	3304      	adds	r3, #4
 8009da4:	4618      	mov	r0, r3
 8009da6:	f7fd fc8d 	bl	80076c4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	6a1b      	ldr	r3, [r3, #32]
 8009dae:	68f8      	ldr	r0, [r7, #12]
 8009db0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009db8:	f003 0304 	and.w	r3, r3, #4
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d02f      	beq.n	8009e20 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	699b      	ldr	r3, [r3, #24]
 8009dc4:	693a      	ldr	r2, [r7, #16]
 8009dc6:	4413      	add	r3, r2
 8009dc8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009dca:	68ba      	ldr	r2, [r7, #8]
 8009dcc:	693b      	ldr	r3, [r7, #16]
 8009dce:	429a      	cmp	r2, r3
 8009dd0:	d90e      	bls.n	8009df0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	68ba      	ldr	r2, [r7, #8]
 8009dd6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	68fa      	ldr	r2, [r7, #12]
 8009ddc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009dde:	4b1a      	ldr	r3, [pc, #104]	@ (8009e48 <prvSwitchTimerLists+0xc4>)
 8009de0:	681a      	ldr	r2, [r3, #0]
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	3304      	adds	r3, #4
 8009de6:	4619      	mov	r1, r3
 8009de8:	4610      	mov	r0, r2
 8009dea:	f7fd fc32 	bl	8007652 <vListInsert>
 8009dee:	e017      	b.n	8009e20 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009df0:	2300      	movs	r3, #0
 8009df2:	9300      	str	r3, [sp, #0]
 8009df4:	2300      	movs	r3, #0
 8009df6:	693a      	ldr	r2, [r7, #16]
 8009df8:	2100      	movs	r1, #0
 8009dfa:	68f8      	ldr	r0, [r7, #12]
 8009dfc:	f7ff fd58 	bl	80098b0 <xTimerGenericCommand>
 8009e00:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d10b      	bne.n	8009e20 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e0c:	f383 8811 	msr	BASEPRI, r3
 8009e10:	f3bf 8f6f 	isb	sy
 8009e14:	f3bf 8f4f 	dsb	sy
 8009e18:	603b      	str	r3, [r7, #0]
}
 8009e1a:	bf00      	nop
 8009e1c:	bf00      	nop
 8009e1e:	e7fd      	b.n	8009e1c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009e20:	4b09      	ldr	r3, [pc, #36]	@ (8009e48 <prvSwitchTimerLists+0xc4>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d1b0      	bne.n	8009d8c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009e2a:	4b07      	ldr	r3, [pc, #28]	@ (8009e48 <prvSwitchTimerLists+0xc4>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009e30:	4b06      	ldr	r3, [pc, #24]	@ (8009e4c <prvSwitchTimerLists+0xc8>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	4a04      	ldr	r2, [pc, #16]	@ (8009e48 <prvSwitchTimerLists+0xc4>)
 8009e36:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009e38:	4a04      	ldr	r2, [pc, #16]	@ (8009e4c <prvSwitchTimerLists+0xc8>)
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	6013      	str	r3, [r2, #0]
}
 8009e3e:	bf00      	nop
 8009e40:	3718      	adds	r7, #24
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}
 8009e46:	bf00      	nop
 8009e48:	24001004 	.word	0x24001004
 8009e4c:	24001008 	.word	0x24001008

08009e50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b082      	sub	sp, #8
 8009e54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009e56:	f000 f96f 	bl	800a138 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009e5a:	4b15      	ldr	r3, [pc, #84]	@ (8009eb0 <prvCheckForValidListAndQueue+0x60>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d120      	bne.n	8009ea4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009e62:	4814      	ldr	r0, [pc, #80]	@ (8009eb4 <prvCheckForValidListAndQueue+0x64>)
 8009e64:	f7fd fba4 	bl	80075b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009e68:	4813      	ldr	r0, [pc, #76]	@ (8009eb8 <prvCheckForValidListAndQueue+0x68>)
 8009e6a:	f7fd fba1 	bl	80075b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009e6e:	4b13      	ldr	r3, [pc, #76]	@ (8009ebc <prvCheckForValidListAndQueue+0x6c>)
 8009e70:	4a10      	ldr	r2, [pc, #64]	@ (8009eb4 <prvCheckForValidListAndQueue+0x64>)
 8009e72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009e74:	4b12      	ldr	r3, [pc, #72]	@ (8009ec0 <prvCheckForValidListAndQueue+0x70>)
 8009e76:	4a10      	ldr	r2, [pc, #64]	@ (8009eb8 <prvCheckForValidListAndQueue+0x68>)
 8009e78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	9300      	str	r3, [sp, #0]
 8009e7e:	4b11      	ldr	r3, [pc, #68]	@ (8009ec4 <prvCheckForValidListAndQueue+0x74>)
 8009e80:	4a11      	ldr	r2, [pc, #68]	@ (8009ec8 <prvCheckForValidListAndQueue+0x78>)
 8009e82:	2110      	movs	r1, #16
 8009e84:	200a      	movs	r0, #10
 8009e86:	f7fd fcb1 	bl	80077ec <xQueueGenericCreateStatic>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	4a08      	ldr	r2, [pc, #32]	@ (8009eb0 <prvCheckForValidListAndQueue+0x60>)
 8009e8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009e90:	4b07      	ldr	r3, [pc, #28]	@ (8009eb0 <prvCheckForValidListAndQueue+0x60>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d005      	beq.n	8009ea4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009e98:	4b05      	ldr	r3, [pc, #20]	@ (8009eb0 <prvCheckForValidListAndQueue+0x60>)
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	490b      	ldr	r1, [pc, #44]	@ (8009ecc <prvCheckForValidListAndQueue+0x7c>)
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f7fe fb42 	bl	8008528 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ea4:	f000 f97a 	bl	800a19c <vPortExitCritical>
}
 8009ea8:	bf00      	nop
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}
 8009eae:	bf00      	nop
 8009eb0:	2400100c 	.word	0x2400100c
 8009eb4:	24000fdc 	.word	0x24000fdc
 8009eb8:	24000ff0 	.word	0x24000ff0
 8009ebc:	24001004 	.word	0x24001004
 8009ec0:	24001008 	.word	0x24001008
 8009ec4:	240010b8 	.word	0x240010b8
 8009ec8:	24001018 	.word	0x24001018
 8009ecc:	0800f208 	.word	0x0800f208

08009ed0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	b085      	sub	sp, #20
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	60f8      	str	r0, [r7, #12]
 8009ed8:	60b9      	str	r1, [r7, #8]
 8009eda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	3b04      	subs	r3, #4
 8009ee0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009ee8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	3b04      	subs	r3, #4
 8009eee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	f023 0201 	bic.w	r2, r3, #1
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	3b04      	subs	r3, #4
 8009efe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009f00:	4a0c      	ldr	r2, [pc, #48]	@ (8009f34 <pxPortInitialiseStack+0x64>)
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	3b14      	subs	r3, #20
 8009f0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009f0c:	687a      	ldr	r2, [r7, #4]
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	3b04      	subs	r3, #4
 8009f16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f06f 0202 	mvn.w	r2, #2
 8009f1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	3b20      	subs	r3, #32
 8009f24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009f26:	68fb      	ldr	r3, [r7, #12]
}
 8009f28:	4618      	mov	r0, r3
 8009f2a:	3714      	adds	r7, #20
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f32:	4770      	bx	lr
 8009f34:	08009f39 	.word	0x08009f39

08009f38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b085      	sub	sp, #20
 8009f3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009f42:	4b13      	ldr	r3, [pc, #76]	@ (8009f90 <prvTaskExitError+0x58>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f4a:	d00b      	beq.n	8009f64 <prvTaskExitError+0x2c>
	__asm volatile
 8009f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f50:	f383 8811 	msr	BASEPRI, r3
 8009f54:	f3bf 8f6f 	isb	sy
 8009f58:	f3bf 8f4f 	dsb	sy
 8009f5c:	60fb      	str	r3, [r7, #12]
}
 8009f5e:	bf00      	nop
 8009f60:	bf00      	nop
 8009f62:	e7fd      	b.n	8009f60 <prvTaskExitError+0x28>
	__asm volatile
 8009f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f68:	f383 8811 	msr	BASEPRI, r3
 8009f6c:	f3bf 8f6f 	isb	sy
 8009f70:	f3bf 8f4f 	dsb	sy
 8009f74:	60bb      	str	r3, [r7, #8]
}
 8009f76:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009f78:	bf00      	nop
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d0fc      	beq.n	8009f7a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009f80:	bf00      	nop
 8009f82:	bf00      	nop
 8009f84:	3714      	adds	r7, #20
 8009f86:	46bd      	mov	sp, r7
 8009f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8c:	4770      	bx	lr
 8009f8e:	bf00      	nop
 8009f90:	24000010 	.word	0x24000010
	...

08009fa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009fa0:	4b07      	ldr	r3, [pc, #28]	@ (8009fc0 <pxCurrentTCBConst2>)
 8009fa2:	6819      	ldr	r1, [r3, #0]
 8009fa4:	6808      	ldr	r0, [r1, #0]
 8009fa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009faa:	f380 8809 	msr	PSP, r0
 8009fae:	f3bf 8f6f 	isb	sy
 8009fb2:	f04f 0000 	mov.w	r0, #0
 8009fb6:	f380 8811 	msr	BASEPRI, r0
 8009fba:	4770      	bx	lr
 8009fbc:	f3af 8000 	nop.w

08009fc0 <pxCurrentTCBConst2>:
 8009fc0:	24000adc 	.word	0x24000adc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009fc4:	bf00      	nop
 8009fc6:	bf00      	nop

08009fc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009fc8:	4808      	ldr	r0, [pc, #32]	@ (8009fec <prvPortStartFirstTask+0x24>)
 8009fca:	6800      	ldr	r0, [r0, #0]
 8009fcc:	6800      	ldr	r0, [r0, #0]
 8009fce:	f380 8808 	msr	MSP, r0
 8009fd2:	f04f 0000 	mov.w	r0, #0
 8009fd6:	f380 8814 	msr	CONTROL, r0
 8009fda:	b662      	cpsie	i
 8009fdc:	b661      	cpsie	f
 8009fde:	f3bf 8f4f 	dsb	sy
 8009fe2:	f3bf 8f6f 	isb	sy
 8009fe6:	df00      	svc	0
 8009fe8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009fea:	bf00      	nop
 8009fec:	e000ed08 	.word	0xe000ed08

08009ff0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b086      	sub	sp, #24
 8009ff4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009ff6:	4b47      	ldr	r3, [pc, #284]	@ (800a114 <xPortStartScheduler+0x124>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4a47      	ldr	r2, [pc, #284]	@ (800a118 <xPortStartScheduler+0x128>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d10b      	bne.n	800a018 <xPortStartScheduler+0x28>
	__asm volatile
 800a000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a004:	f383 8811 	msr	BASEPRI, r3
 800a008:	f3bf 8f6f 	isb	sy
 800a00c:	f3bf 8f4f 	dsb	sy
 800a010:	613b      	str	r3, [r7, #16]
}
 800a012:	bf00      	nop
 800a014:	bf00      	nop
 800a016:	e7fd      	b.n	800a014 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a018:	4b3e      	ldr	r3, [pc, #248]	@ (800a114 <xPortStartScheduler+0x124>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4a3f      	ldr	r2, [pc, #252]	@ (800a11c <xPortStartScheduler+0x12c>)
 800a01e:	4293      	cmp	r3, r2
 800a020:	d10b      	bne.n	800a03a <xPortStartScheduler+0x4a>
	__asm volatile
 800a022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a026:	f383 8811 	msr	BASEPRI, r3
 800a02a:	f3bf 8f6f 	isb	sy
 800a02e:	f3bf 8f4f 	dsb	sy
 800a032:	60fb      	str	r3, [r7, #12]
}
 800a034:	bf00      	nop
 800a036:	bf00      	nop
 800a038:	e7fd      	b.n	800a036 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a03a:	4b39      	ldr	r3, [pc, #228]	@ (800a120 <xPortStartScheduler+0x130>)
 800a03c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	b2db      	uxtb	r3, r3
 800a044:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	22ff      	movs	r2, #255	@ 0xff
 800a04a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a04c:	697b      	ldr	r3, [r7, #20]
 800a04e:	781b      	ldrb	r3, [r3, #0]
 800a050:	b2db      	uxtb	r3, r3
 800a052:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a054:	78fb      	ldrb	r3, [r7, #3]
 800a056:	b2db      	uxtb	r3, r3
 800a058:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a05c:	b2da      	uxtb	r2, r3
 800a05e:	4b31      	ldr	r3, [pc, #196]	@ (800a124 <xPortStartScheduler+0x134>)
 800a060:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a062:	4b31      	ldr	r3, [pc, #196]	@ (800a128 <xPortStartScheduler+0x138>)
 800a064:	2207      	movs	r2, #7
 800a066:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a068:	e009      	b.n	800a07e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a06a:	4b2f      	ldr	r3, [pc, #188]	@ (800a128 <xPortStartScheduler+0x138>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	3b01      	subs	r3, #1
 800a070:	4a2d      	ldr	r2, [pc, #180]	@ (800a128 <xPortStartScheduler+0x138>)
 800a072:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a074:	78fb      	ldrb	r3, [r7, #3]
 800a076:	b2db      	uxtb	r3, r3
 800a078:	005b      	lsls	r3, r3, #1
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a07e:	78fb      	ldrb	r3, [r7, #3]
 800a080:	b2db      	uxtb	r3, r3
 800a082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a086:	2b80      	cmp	r3, #128	@ 0x80
 800a088:	d0ef      	beq.n	800a06a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a08a:	4b27      	ldr	r3, [pc, #156]	@ (800a128 <xPortStartScheduler+0x138>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f1c3 0307 	rsb	r3, r3, #7
 800a092:	2b04      	cmp	r3, #4
 800a094:	d00b      	beq.n	800a0ae <xPortStartScheduler+0xbe>
	__asm volatile
 800a096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a09a:	f383 8811 	msr	BASEPRI, r3
 800a09e:	f3bf 8f6f 	isb	sy
 800a0a2:	f3bf 8f4f 	dsb	sy
 800a0a6:	60bb      	str	r3, [r7, #8]
}
 800a0a8:	bf00      	nop
 800a0aa:	bf00      	nop
 800a0ac:	e7fd      	b.n	800a0aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a0ae:	4b1e      	ldr	r3, [pc, #120]	@ (800a128 <xPortStartScheduler+0x138>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	021b      	lsls	r3, r3, #8
 800a0b4:	4a1c      	ldr	r2, [pc, #112]	@ (800a128 <xPortStartScheduler+0x138>)
 800a0b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a0b8:	4b1b      	ldr	r3, [pc, #108]	@ (800a128 <xPortStartScheduler+0x138>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a0c0:	4a19      	ldr	r2, [pc, #100]	@ (800a128 <xPortStartScheduler+0x138>)
 800a0c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	b2da      	uxtb	r2, r3
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a0cc:	4b17      	ldr	r3, [pc, #92]	@ (800a12c <xPortStartScheduler+0x13c>)
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	4a16      	ldr	r2, [pc, #88]	@ (800a12c <xPortStartScheduler+0x13c>)
 800a0d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a0d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a0d8:	4b14      	ldr	r3, [pc, #80]	@ (800a12c <xPortStartScheduler+0x13c>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	4a13      	ldr	r2, [pc, #76]	@ (800a12c <xPortStartScheduler+0x13c>)
 800a0de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a0e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a0e4:	f000 f9a6 	bl	800a434 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a0e8:	4b11      	ldr	r3, [pc, #68]	@ (800a130 <xPortStartScheduler+0x140>)
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a0ee:	f000 f9dd 	bl	800a4ac <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a0f2:	4b10      	ldr	r3, [pc, #64]	@ (800a134 <xPortStartScheduler+0x144>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	4a0f      	ldr	r2, [pc, #60]	@ (800a134 <xPortStartScheduler+0x144>)
 800a0f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a0fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a0fe:	f7ff ff63 	bl	8009fc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a102:	f7fe fed3 	bl	8008eac <vTaskSwitchContext>
	prvTaskExitError();
 800a106:	f7ff ff17 	bl	8009f38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a10a:	2300      	movs	r3, #0
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3718      	adds	r7, #24
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}
 800a114:	e000ed00 	.word	0xe000ed00
 800a118:	410fc271 	.word	0x410fc271
 800a11c:	410fc270 	.word	0x410fc270
 800a120:	e000e400 	.word	0xe000e400
 800a124:	24001114 	.word	0x24001114
 800a128:	24001118 	.word	0x24001118
 800a12c:	e000ed20 	.word	0xe000ed20
 800a130:	24000010 	.word	0x24000010
 800a134:	e000ef34 	.word	0xe000ef34

0800a138 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a138:	b480      	push	{r7}
 800a13a:	b083      	sub	sp, #12
 800a13c:	af00      	add	r7, sp, #0
	__asm volatile
 800a13e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a142:	f383 8811 	msr	BASEPRI, r3
 800a146:	f3bf 8f6f 	isb	sy
 800a14a:	f3bf 8f4f 	dsb	sy
 800a14e:	607b      	str	r3, [r7, #4]
}
 800a150:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a152:	4b10      	ldr	r3, [pc, #64]	@ (800a194 <vPortEnterCritical+0x5c>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	3301      	adds	r3, #1
 800a158:	4a0e      	ldr	r2, [pc, #56]	@ (800a194 <vPortEnterCritical+0x5c>)
 800a15a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a15c:	4b0d      	ldr	r3, [pc, #52]	@ (800a194 <vPortEnterCritical+0x5c>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	2b01      	cmp	r3, #1
 800a162:	d110      	bne.n	800a186 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a164:	4b0c      	ldr	r3, [pc, #48]	@ (800a198 <vPortEnterCritical+0x60>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	b2db      	uxtb	r3, r3
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d00b      	beq.n	800a186 <vPortEnterCritical+0x4e>
	__asm volatile
 800a16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a172:	f383 8811 	msr	BASEPRI, r3
 800a176:	f3bf 8f6f 	isb	sy
 800a17a:	f3bf 8f4f 	dsb	sy
 800a17e:	603b      	str	r3, [r7, #0]
}
 800a180:	bf00      	nop
 800a182:	bf00      	nop
 800a184:	e7fd      	b.n	800a182 <vPortEnterCritical+0x4a>
	}
}
 800a186:	bf00      	nop
 800a188:	370c      	adds	r7, #12
 800a18a:	46bd      	mov	sp, r7
 800a18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a190:	4770      	bx	lr
 800a192:	bf00      	nop
 800a194:	24000010 	.word	0x24000010
 800a198:	e000ed04 	.word	0xe000ed04

0800a19c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a19c:	b480      	push	{r7}
 800a19e:	b083      	sub	sp, #12
 800a1a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a1a2:	4b12      	ldr	r3, [pc, #72]	@ (800a1ec <vPortExitCritical+0x50>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d10b      	bne.n	800a1c2 <vPortExitCritical+0x26>
	__asm volatile
 800a1aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ae:	f383 8811 	msr	BASEPRI, r3
 800a1b2:	f3bf 8f6f 	isb	sy
 800a1b6:	f3bf 8f4f 	dsb	sy
 800a1ba:	607b      	str	r3, [r7, #4]
}
 800a1bc:	bf00      	nop
 800a1be:	bf00      	nop
 800a1c0:	e7fd      	b.n	800a1be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a1c2:	4b0a      	ldr	r3, [pc, #40]	@ (800a1ec <vPortExitCritical+0x50>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	3b01      	subs	r3, #1
 800a1c8:	4a08      	ldr	r2, [pc, #32]	@ (800a1ec <vPortExitCritical+0x50>)
 800a1ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a1cc:	4b07      	ldr	r3, [pc, #28]	@ (800a1ec <vPortExitCritical+0x50>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d105      	bne.n	800a1e0 <vPortExitCritical+0x44>
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	f383 8811 	msr	BASEPRI, r3
}
 800a1de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a1e0:	bf00      	nop
 800a1e2:	370c      	adds	r7, #12
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ea:	4770      	bx	lr
 800a1ec:	24000010 	.word	0x24000010

0800a1f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a1f0:	f3ef 8009 	mrs	r0, PSP
 800a1f4:	f3bf 8f6f 	isb	sy
 800a1f8:	4b15      	ldr	r3, [pc, #84]	@ (800a250 <pxCurrentTCBConst>)
 800a1fa:	681a      	ldr	r2, [r3, #0]
 800a1fc:	f01e 0f10 	tst.w	lr, #16
 800a200:	bf08      	it	eq
 800a202:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a206:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a20a:	6010      	str	r0, [r2, #0]
 800a20c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a210:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a214:	f380 8811 	msr	BASEPRI, r0
 800a218:	f3bf 8f4f 	dsb	sy
 800a21c:	f3bf 8f6f 	isb	sy
 800a220:	f7fe fe44 	bl	8008eac <vTaskSwitchContext>
 800a224:	f04f 0000 	mov.w	r0, #0
 800a228:	f380 8811 	msr	BASEPRI, r0
 800a22c:	bc09      	pop	{r0, r3}
 800a22e:	6819      	ldr	r1, [r3, #0]
 800a230:	6808      	ldr	r0, [r1, #0]
 800a232:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a236:	f01e 0f10 	tst.w	lr, #16
 800a23a:	bf08      	it	eq
 800a23c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a240:	f380 8809 	msr	PSP, r0
 800a244:	f3bf 8f6f 	isb	sy
 800a248:	4770      	bx	lr
 800a24a:	bf00      	nop
 800a24c:	f3af 8000 	nop.w

0800a250 <pxCurrentTCBConst>:
 800a250:	24000adc 	.word	0x24000adc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a254:	bf00      	nop
 800a256:	bf00      	nop

0800a258 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b082      	sub	sp, #8
 800a25c:	af00      	add	r7, sp, #0
	__asm volatile
 800a25e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a262:	f383 8811 	msr	BASEPRI, r3
 800a266:	f3bf 8f6f 	isb	sy
 800a26a:	f3bf 8f4f 	dsb	sy
 800a26e:	607b      	str	r3, [r7, #4]
}
 800a270:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a272:	f7fe fd61 	bl	8008d38 <xTaskIncrementTick>
 800a276:	4603      	mov	r3, r0
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d003      	beq.n	800a284 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a27c:	4b06      	ldr	r3, [pc, #24]	@ (800a298 <xPortSysTickHandler+0x40>)
 800a27e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a282:	601a      	str	r2, [r3, #0]
 800a284:	2300      	movs	r3, #0
 800a286:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	f383 8811 	msr	BASEPRI, r3
}
 800a28e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a290:	bf00      	nop
 800a292:	3708      	adds	r7, #8
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}
 800a298:	e000ed04 	.word	0xe000ed04

0800a29c <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b088      	sub	sp, #32
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 800a2a4:	4b5d      	ldr	r3, [pc, #372]	@ (800a41c <vPortSuppressTicksAndSleep+0x180>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	687a      	ldr	r2, [r7, #4]
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d902      	bls.n	800a2b4 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800a2ae:	4b5b      	ldr	r3, [pc, #364]	@ (800a41c <vPortSuppressTicksAndSleep+0x180>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 800a2b4:	4b5a      	ldr	r3, [pc, #360]	@ (800a420 <vPortSuppressTicksAndSleep+0x184>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	4a59      	ldr	r2, [pc, #356]	@ (800a420 <vPortSuppressTicksAndSleep+0x184>)
 800a2ba:	f023 0301 	bic.w	r3, r3, #1
 800a2be:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 800a2c0:	4b58      	ldr	r3, [pc, #352]	@ (800a424 <vPortSuppressTicksAndSleep+0x188>)
 800a2c2:	681a      	ldr	r2, [r3, #0]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	3b01      	subs	r3, #1
 800a2c8:	4957      	ldr	r1, [pc, #348]	@ (800a428 <vPortSuppressTicksAndSleep+0x18c>)
 800a2ca:	6809      	ldr	r1, [r1, #0]
 800a2cc:	fb01 f303 	mul.w	r3, r1, r3
 800a2d0:	4413      	add	r3, r2
 800a2d2:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 800a2d4:	4b55      	ldr	r3, [pc, #340]	@ (800a42c <vPortSuppressTicksAndSleep+0x190>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	69fa      	ldr	r2, [r7, #28]
 800a2da:	429a      	cmp	r2, r3
 800a2dc:	d904      	bls.n	800a2e8 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800a2de:	4b53      	ldr	r3, [pc, #332]	@ (800a42c <vPortSuppressTicksAndSleep+0x190>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	69fa      	ldr	r2, [r7, #28]
 800a2e4:	1ad3      	subs	r3, r2, r3
 800a2e6:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 800a2e8:	b672      	cpsid	i
		__asm volatile( "dsb" );
 800a2ea:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800a2ee:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800a2f2:	f7fe ffbf 	bl	8009274 <eTaskConfirmSleepModeStatus>
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d110      	bne.n	800a31e <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800a2fc:	4b49      	ldr	r3, [pc, #292]	@ (800a424 <vPortSuppressTicksAndSleep+0x188>)
 800a2fe:	4a4c      	ldr	r2, [pc, #304]	@ (800a430 <vPortSuppressTicksAndSleep+0x194>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800a304:	4b46      	ldr	r3, [pc, #280]	@ (800a420 <vPortSuppressTicksAndSleep+0x184>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4a45      	ldr	r2, [pc, #276]	@ (800a420 <vPortSuppressTicksAndSleep+0x184>)
 800a30a:	f043 0301 	orr.w	r3, r3, #1
 800a30e:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800a310:	4b45      	ldr	r3, [pc, #276]	@ (800a428 <vPortSuppressTicksAndSleep+0x18c>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	4a46      	ldr	r2, [pc, #280]	@ (800a430 <vPortSuppressTicksAndSleep+0x194>)
 800a316:	3b01      	subs	r3, #1
 800a318:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 800a31a:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrupts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 800a31c:	e079      	b.n	800a412 <vPortSuppressTicksAndSleep+0x176>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800a31e:	4a44      	ldr	r2, [pc, #272]	@ (800a430 <vPortSuppressTicksAndSleep+0x194>)
 800a320:	69fb      	ldr	r3, [r7, #28]
 800a322:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a324:	4b3f      	ldr	r3, [pc, #252]	@ (800a424 <vPortSuppressTicksAndSleep+0x188>)
 800a326:	2200      	movs	r2, #0
 800a328:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800a32a:	4b3d      	ldr	r3, [pc, #244]	@ (800a420 <vPortSuppressTicksAndSleep+0x184>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	4a3c      	ldr	r2, [pc, #240]	@ (800a420 <vPortSuppressTicksAndSleep+0x184>)
 800a330:	f043 0301 	orr.w	r3, r3, #1
 800a334:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	613b      	str	r3, [r7, #16]
			configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
 800a33a:	2300      	movs	r3, #0
 800a33c:	613b      	str	r3, [r7, #16]
 800a33e:	6938      	ldr	r0, [r7, #16]
 800a340:	f7f6 fb9a 	bl	8000a78 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d004      	beq.n	800a354 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 800a34a:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 800a34e:	bf30      	wfi
				__asm volatile( "isb" );
 800a350:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f7f6 fb99 	bl	8000a8c <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 800a35a:	b662      	cpsie	i
			__asm volatile( "dsb" );
 800a35c:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800a360:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 800a364:	b672      	cpsid	i
			__asm volatile( "dsb" );
 800a366:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800a36a:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 800a36e:	4b2c      	ldr	r3, [pc, #176]	@ (800a420 <vPortSuppressTicksAndSleep+0x184>)
 800a370:	2206      	movs	r2, #6
 800a372:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800a374:	4b2a      	ldr	r3, [pc, #168]	@ (800a420 <vPortSuppressTicksAndSleep+0x184>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d01d      	beq.n	800a3bc <vPortSuppressTicksAndSleep+0x120>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 800a380:	4b29      	ldr	r3, [pc, #164]	@ (800a428 <vPortSuppressTicksAndSleep+0x18c>)
 800a382:	681a      	ldr	r2, [r3, #0]
 800a384:	4b27      	ldr	r3, [pc, #156]	@ (800a424 <vPortSuppressTicksAndSleep+0x188>)
 800a386:	6819      	ldr	r1, [r3, #0]
 800a388:	69fb      	ldr	r3, [r7, #28]
 800a38a:	1acb      	subs	r3, r1, r3
 800a38c:	4413      	add	r3, r2
 800a38e:	3b01      	subs	r3, #1
 800a390:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 800a392:	4b26      	ldr	r3, [pc, #152]	@ (800a42c <vPortSuppressTicksAndSleep+0x190>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	697a      	ldr	r2, [r7, #20]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d304      	bcc.n	800a3a6 <vPortSuppressTicksAndSleep+0x10a>
 800a39c:	4b22      	ldr	r3, [pc, #136]	@ (800a428 <vPortSuppressTicksAndSleep+0x18c>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	697a      	ldr	r2, [r7, #20]
 800a3a2:	429a      	cmp	r2, r3
 800a3a4:	d903      	bls.n	800a3ae <vPortSuppressTicksAndSleep+0x112>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 800a3a6:	4b20      	ldr	r3, [pc, #128]	@ (800a428 <vPortSuppressTicksAndSleep+0x18c>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	3b01      	subs	r3, #1
 800a3ac:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800a3ae:	4a20      	ldr	r2, [pc, #128]	@ (800a430 <vPortSuppressTicksAndSleep+0x194>)
 800a3b0:	697b      	ldr	r3, [r7, #20]
 800a3b2:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	3b01      	subs	r3, #1
 800a3b8:	61bb      	str	r3, [r7, #24]
 800a3ba:	e018      	b.n	800a3ee <vPortSuppressTicksAndSleep+0x152>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800a3bc:	4b1a      	ldr	r3, [pc, #104]	@ (800a428 <vPortSuppressTicksAndSleep+0x18c>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	687a      	ldr	r2, [r7, #4]
 800a3c2:	fb03 f202 	mul.w	r2, r3, r2
 800a3c6:	4b17      	ldr	r3, [pc, #92]	@ (800a424 <vPortSuppressTicksAndSleep+0x188>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	1ad3      	subs	r3, r2, r3
 800a3cc:	60fb      	str	r3, [r7, #12]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800a3ce:	4b16      	ldr	r3, [pc, #88]	@ (800a428 <vPortSuppressTicksAndSleep+0x18c>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	68fa      	ldr	r2, [r7, #12]
 800a3d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3d8:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800a3da:	69bb      	ldr	r3, [r7, #24]
 800a3dc:	3301      	adds	r3, #1
 800a3de:	4a12      	ldr	r2, [pc, #72]	@ (800a428 <vPortSuppressTicksAndSleep+0x18c>)
 800a3e0:	6812      	ldr	r2, [r2, #0]
 800a3e2:	fb03 f202 	mul.w	r2, r3, r2
 800a3e6:	4912      	ldr	r1, [pc, #72]	@ (800a430 <vPortSuppressTicksAndSleep+0x194>)
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	1ad3      	subs	r3, r2, r3
 800a3ec:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a3ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a424 <vPortSuppressTicksAndSleep+0x188>)
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800a3f4:	4b0a      	ldr	r3, [pc, #40]	@ (800a420 <vPortSuppressTicksAndSleep+0x184>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a09      	ldr	r2, [pc, #36]	@ (800a420 <vPortSuppressTicksAndSleep+0x184>)
 800a3fa:	f043 0301 	orr.w	r3, r3, #1
 800a3fe:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 800a400:	69b8      	ldr	r0, [r7, #24]
 800a402:	f7fe fc71 	bl	8008ce8 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800a406:	4b08      	ldr	r3, [pc, #32]	@ (800a428 <vPortSuppressTicksAndSleep+0x18c>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a09      	ldr	r2, [pc, #36]	@ (800a430 <vPortSuppressTicksAndSleep+0x194>)
 800a40c:	3b01      	subs	r3, #1
 800a40e:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 800a410:	b662      	cpsie	i
	}
 800a412:	bf00      	nop
 800a414:	3720      	adds	r7, #32
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}
 800a41a:	bf00      	nop
 800a41c:	2400110c 	.word	0x2400110c
 800a420:	e000e010 	.word	0xe000e010
 800a424:	e000e018 	.word	0xe000e018
 800a428:	24001108 	.word	0x24001108
 800a42c:	24001110 	.word	0x24001110
 800a430:	e000e014 	.word	0xe000e014

0800a434 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a434:	b480      	push	{r7}
 800a436:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 800a438:	4b14      	ldr	r3, [pc, #80]	@ (800a48c <vPortSetupTimerInterrupt+0x58>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4a14      	ldr	r2, [pc, #80]	@ (800a490 <vPortSetupTimerInterrupt+0x5c>)
 800a43e:	fba2 2303 	umull	r2, r3, r2, r3
 800a442:	099b      	lsrs	r3, r3, #6
 800a444:	4a13      	ldr	r2, [pc, #76]	@ (800a494 <vPortSetupTimerInterrupt+0x60>)
 800a446:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800a448:	4b12      	ldr	r3, [pc, #72]	@ (800a494 <vPortSetupTimerInterrupt+0x60>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800a450:	fbb2 f3f3 	udiv	r3, r2, r3
 800a454:	4a10      	ldr	r2, [pc, #64]	@ (800a498 <vPortSetupTimerInterrupt+0x64>)
 800a456:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800a458:	4b10      	ldr	r3, [pc, #64]	@ (800a49c <vPortSetupTimerInterrupt+0x68>)
 800a45a:	222d      	movs	r2, #45	@ 0x2d
 800a45c:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a45e:	4b10      	ldr	r3, [pc, #64]	@ (800a4a0 <vPortSetupTimerInterrupt+0x6c>)
 800a460:	2200      	movs	r2, #0
 800a462:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a464:	4b0f      	ldr	r3, [pc, #60]	@ (800a4a4 <vPortSetupTimerInterrupt+0x70>)
 800a466:	2200      	movs	r2, #0
 800a468:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a46a:	4b08      	ldr	r3, [pc, #32]	@ (800a48c <vPortSetupTimerInterrupt+0x58>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	4a08      	ldr	r2, [pc, #32]	@ (800a490 <vPortSetupTimerInterrupt+0x5c>)
 800a470:	fba2 2303 	umull	r2, r3, r2, r3
 800a474:	099b      	lsrs	r3, r3, #6
 800a476:	4a0c      	ldr	r2, [pc, #48]	@ (800a4a8 <vPortSetupTimerInterrupt+0x74>)
 800a478:	3b01      	subs	r3, #1
 800a47a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a47c:	4b08      	ldr	r3, [pc, #32]	@ (800a4a0 <vPortSetupTimerInterrupt+0x6c>)
 800a47e:	2207      	movs	r2, #7
 800a480:	601a      	str	r2, [r3, #0]
}
 800a482:	bf00      	nop
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr
 800a48c:	24000000 	.word	0x24000000
 800a490:	10624dd3 	.word	0x10624dd3
 800a494:	24001108 	.word	0x24001108
 800a498:	2400110c 	.word	0x2400110c
 800a49c:	24001110 	.word	0x24001110
 800a4a0:	e000e010 	.word	0xe000e010
 800a4a4:	e000e018 	.word	0xe000e018
 800a4a8:	e000e014 	.word	0xe000e014

0800a4ac <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a4ac:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a4bc <vPortEnableVFP+0x10>
 800a4b0:	6801      	ldr	r1, [r0, #0]
 800a4b2:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a4b6:	6001      	str	r1, [r0, #0]
 800a4b8:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a4ba:	bf00      	nop
 800a4bc:	e000ed88 	.word	0xe000ed88

0800a4c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b085      	sub	sp, #20
 800a4c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a4c6:	f3ef 8305 	mrs	r3, IPSR
 800a4ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	2b0f      	cmp	r3, #15
 800a4d0:	d915      	bls.n	800a4fe <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a4d2:	4a18      	ldr	r2, [pc, #96]	@ (800a534 <vPortValidateInterruptPriority+0x74>)
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	4413      	add	r3, r2
 800a4d8:	781b      	ldrb	r3, [r3, #0]
 800a4da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a4dc:	4b16      	ldr	r3, [pc, #88]	@ (800a538 <vPortValidateInterruptPriority+0x78>)
 800a4de:	781b      	ldrb	r3, [r3, #0]
 800a4e0:	7afa      	ldrb	r2, [r7, #11]
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	d20b      	bcs.n	800a4fe <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a4e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ea:	f383 8811 	msr	BASEPRI, r3
 800a4ee:	f3bf 8f6f 	isb	sy
 800a4f2:	f3bf 8f4f 	dsb	sy
 800a4f6:	607b      	str	r3, [r7, #4]
}
 800a4f8:	bf00      	nop
 800a4fa:	bf00      	nop
 800a4fc:	e7fd      	b.n	800a4fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a4fe:	4b0f      	ldr	r3, [pc, #60]	@ (800a53c <vPortValidateInterruptPriority+0x7c>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a506:	4b0e      	ldr	r3, [pc, #56]	@ (800a540 <vPortValidateInterruptPriority+0x80>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	429a      	cmp	r2, r3
 800a50c:	d90b      	bls.n	800a526 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a50e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a512:	f383 8811 	msr	BASEPRI, r3
 800a516:	f3bf 8f6f 	isb	sy
 800a51a:	f3bf 8f4f 	dsb	sy
 800a51e:	603b      	str	r3, [r7, #0]
}
 800a520:	bf00      	nop
 800a522:	bf00      	nop
 800a524:	e7fd      	b.n	800a522 <vPortValidateInterruptPriority+0x62>
	}
 800a526:	bf00      	nop
 800a528:	3714      	adds	r7, #20
 800a52a:	46bd      	mov	sp, r7
 800a52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a530:	4770      	bx	lr
 800a532:	bf00      	nop
 800a534:	e000e3f0 	.word	0xe000e3f0
 800a538:	24001114 	.word	0x24001114
 800a53c:	e000ed0c 	.word	0xe000ed0c
 800a540:	24001118 	.word	0x24001118

0800a544 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b08a      	sub	sp, #40	@ 0x28
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a54c:	2300      	movs	r3, #0
 800a54e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a550:	f7fe fad6 	bl	8008b00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a554:	4b5c      	ldr	r3, [pc, #368]	@ (800a6c8 <pvPortMalloc+0x184>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d101      	bne.n	800a560 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a55c:	f000 f924 	bl	800a7a8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a560:	4b5a      	ldr	r3, [pc, #360]	@ (800a6cc <pvPortMalloc+0x188>)
 800a562:	681a      	ldr	r2, [r3, #0]
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4013      	ands	r3, r2
 800a568:	2b00      	cmp	r3, #0
 800a56a:	f040 8095 	bne.w	800a698 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d01e      	beq.n	800a5b2 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a574:	2208      	movs	r2, #8
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	4413      	add	r3, r2
 800a57a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f003 0307 	and.w	r3, r3, #7
 800a582:	2b00      	cmp	r3, #0
 800a584:	d015      	beq.n	800a5b2 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	f023 0307 	bic.w	r3, r3, #7
 800a58c:	3308      	adds	r3, #8
 800a58e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f003 0307 	and.w	r3, r3, #7
 800a596:	2b00      	cmp	r3, #0
 800a598:	d00b      	beq.n	800a5b2 <pvPortMalloc+0x6e>
	__asm volatile
 800a59a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a59e:	f383 8811 	msr	BASEPRI, r3
 800a5a2:	f3bf 8f6f 	isb	sy
 800a5a6:	f3bf 8f4f 	dsb	sy
 800a5aa:	617b      	str	r3, [r7, #20]
}
 800a5ac:	bf00      	nop
 800a5ae:	bf00      	nop
 800a5b0:	e7fd      	b.n	800a5ae <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d06f      	beq.n	800a698 <pvPortMalloc+0x154>
 800a5b8:	4b45      	ldr	r3, [pc, #276]	@ (800a6d0 <pvPortMalloc+0x18c>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	687a      	ldr	r2, [r7, #4]
 800a5be:	429a      	cmp	r2, r3
 800a5c0:	d86a      	bhi.n	800a698 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a5c2:	4b44      	ldr	r3, [pc, #272]	@ (800a6d4 <pvPortMalloc+0x190>)
 800a5c4:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a5c6:	4b43      	ldr	r3, [pc, #268]	@ (800a6d4 <pvPortMalloc+0x190>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a5cc:	e004      	b.n	800a5d8 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d0:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a5d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a5d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5da:	685b      	ldr	r3, [r3, #4]
 800a5dc:	687a      	ldr	r2, [r7, #4]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d903      	bls.n	800a5ea <pvPortMalloc+0xa6>
 800a5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d1f1      	bne.n	800a5ce <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a5ea:	4b37      	ldr	r3, [pc, #220]	@ (800a6c8 <pvPortMalloc+0x184>)
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d051      	beq.n	800a698 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a5f4:	6a3b      	ldr	r3, [r7, #32]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	2208      	movs	r2, #8
 800a5fa:	4413      	add	r3, r2
 800a5fc:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	6a3b      	ldr	r3, [r7, #32]
 800a604:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a608:	685a      	ldr	r2, [r3, #4]
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	1ad2      	subs	r2, r2, r3
 800a60e:	2308      	movs	r3, #8
 800a610:	005b      	lsls	r3, r3, #1
 800a612:	429a      	cmp	r2, r3
 800a614:	d920      	bls.n	800a658 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	4413      	add	r3, r2
 800a61c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a61e:	69bb      	ldr	r3, [r7, #24]
 800a620:	f003 0307 	and.w	r3, r3, #7
 800a624:	2b00      	cmp	r3, #0
 800a626:	d00b      	beq.n	800a640 <pvPortMalloc+0xfc>
	__asm volatile
 800a628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a62c:	f383 8811 	msr	BASEPRI, r3
 800a630:	f3bf 8f6f 	isb	sy
 800a634:	f3bf 8f4f 	dsb	sy
 800a638:	613b      	str	r3, [r7, #16]
}
 800a63a:	bf00      	nop
 800a63c:	bf00      	nop
 800a63e:	e7fd      	b.n	800a63c <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a642:	685a      	ldr	r2, [r3, #4]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	1ad2      	subs	r2, r2, r3
 800a648:	69bb      	ldr	r3, [r7, #24]
 800a64a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a64c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a652:	69b8      	ldr	r0, [r7, #24]
 800a654:	f000 f90a 	bl	800a86c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a658:	4b1d      	ldr	r3, [pc, #116]	@ (800a6d0 <pvPortMalloc+0x18c>)
 800a65a:	681a      	ldr	r2, [r3, #0]
 800a65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	1ad3      	subs	r3, r2, r3
 800a662:	4a1b      	ldr	r2, [pc, #108]	@ (800a6d0 <pvPortMalloc+0x18c>)
 800a664:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a666:	4b1a      	ldr	r3, [pc, #104]	@ (800a6d0 <pvPortMalloc+0x18c>)
 800a668:	681a      	ldr	r2, [r3, #0]
 800a66a:	4b1b      	ldr	r3, [pc, #108]	@ (800a6d8 <pvPortMalloc+0x194>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	429a      	cmp	r2, r3
 800a670:	d203      	bcs.n	800a67a <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a672:	4b17      	ldr	r3, [pc, #92]	@ (800a6d0 <pvPortMalloc+0x18c>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	4a18      	ldr	r2, [pc, #96]	@ (800a6d8 <pvPortMalloc+0x194>)
 800a678:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a67c:	685a      	ldr	r2, [r3, #4]
 800a67e:	4b13      	ldr	r3, [pc, #76]	@ (800a6cc <pvPortMalloc+0x188>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	431a      	orrs	r2, r3
 800a684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a686:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a68a:	2200      	movs	r2, #0
 800a68c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a68e:	4b13      	ldr	r3, [pc, #76]	@ (800a6dc <pvPortMalloc+0x198>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	3301      	adds	r3, #1
 800a694:	4a11      	ldr	r2, [pc, #68]	@ (800a6dc <pvPortMalloc+0x198>)
 800a696:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a698:	f7fe fa78 	bl	8008b8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a69c:	69fb      	ldr	r3, [r7, #28]
 800a69e:	f003 0307 	and.w	r3, r3, #7
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d00b      	beq.n	800a6be <pvPortMalloc+0x17a>
	__asm volatile
 800a6a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6aa:	f383 8811 	msr	BASEPRI, r3
 800a6ae:	f3bf 8f6f 	isb	sy
 800a6b2:	f3bf 8f4f 	dsb	sy
 800a6b6:	60fb      	str	r3, [r7, #12]
}
 800a6b8:	bf00      	nop
 800a6ba:	bf00      	nop
 800a6bc:	e7fd      	b.n	800a6ba <pvPortMalloc+0x176>
	return pvReturn;
 800a6be:	69fb      	ldr	r3, [r7, #28]
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3728      	adds	r7, #40	@ 0x28
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	24004d24 	.word	0x24004d24
 800a6cc:	24004d38 	.word	0x24004d38
 800a6d0:	24004d28 	.word	0x24004d28
 800a6d4:	24004d1c 	.word	0x24004d1c
 800a6d8:	24004d2c 	.word	0x24004d2c
 800a6dc:	24004d30 	.word	0x24004d30

0800a6e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b086      	sub	sp, #24
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d04f      	beq.n	800a792 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a6f2:	2308      	movs	r3, #8
 800a6f4:	425b      	negs	r3, r3
 800a6f6:	697a      	ldr	r2, [r7, #20]
 800a6f8:	4413      	add	r3, r2
 800a6fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	685a      	ldr	r2, [r3, #4]
 800a704:	4b25      	ldr	r3, [pc, #148]	@ (800a79c <vPortFree+0xbc>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4013      	ands	r3, r2
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d10b      	bne.n	800a726 <vPortFree+0x46>
	__asm volatile
 800a70e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a712:	f383 8811 	msr	BASEPRI, r3
 800a716:	f3bf 8f6f 	isb	sy
 800a71a:	f3bf 8f4f 	dsb	sy
 800a71e:	60fb      	str	r3, [r7, #12]
}
 800a720:	bf00      	nop
 800a722:	bf00      	nop
 800a724:	e7fd      	b.n	800a722 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d00b      	beq.n	800a746 <vPortFree+0x66>
	__asm volatile
 800a72e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a732:	f383 8811 	msr	BASEPRI, r3
 800a736:	f3bf 8f6f 	isb	sy
 800a73a:	f3bf 8f4f 	dsb	sy
 800a73e:	60bb      	str	r3, [r7, #8]
}
 800a740:	bf00      	nop
 800a742:	bf00      	nop
 800a744:	e7fd      	b.n	800a742 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	685a      	ldr	r2, [r3, #4]
 800a74a:	4b14      	ldr	r3, [pc, #80]	@ (800a79c <vPortFree+0xbc>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	4013      	ands	r3, r2
 800a750:	2b00      	cmp	r3, #0
 800a752:	d01e      	beq.n	800a792 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a754:	693b      	ldr	r3, [r7, #16]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d11a      	bne.n	800a792 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a75c:	693b      	ldr	r3, [r7, #16]
 800a75e:	685a      	ldr	r2, [r3, #4]
 800a760:	4b0e      	ldr	r3, [pc, #56]	@ (800a79c <vPortFree+0xbc>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	43db      	mvns	r3, r3
 800a766:	401a      	ands	r2, r3
 800a768:	693b      	ldr	r3, [r7, #16]
 800a76a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a76c:	f7fe f9c8 	bl	8008b00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a770:	693b      	ldr	r3, [r7, #16]
 800a772:	685a      	ldr	r2, [r3, #4]
 800a774:	4b0a      	ldr	r3, [pc, #40]	@ (800a7a0 <vPortFree+0xc0>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	4413      	add	r3, r2
 800a77a:	4a09      	ldr	r2, [pc, #36]	@ (800a7a0 <vPortFree+0xc0>)
 800a77c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a77e:	6938      	ldr	r0, [r7, #16]
 800a780:	f000 f874 	bl	800a86c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a784:	4b07      	ldr	r3, [pc, #28]	@ (800a7a4 <vPortFree+0xc4>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	3301      	adds	r3, #1
 800a78a:	4a06      	ldr	r2, [pc, #24]	@ (800a7a4 <vPortFree+0xc4>)
 800a78c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a78e:	f7fe f9fd 	bl	8008b8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a792:	bf00      	nop
 800a794:	3718      	adds	r7, #24
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
 800a79a:	bf00      	nop
 800a79c:	24004d38 	.word	0x24004d38
 800a7a0:	24004d28 	.word	0x24004d28
 800a7a4:	24004d34 	.word	0x24004d34

0800a7a8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b085      	sub	sp, #20
 800a7ac:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a7ae:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a7b2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a7b4:	4b27      	ldr	r3, [pc, #156]	@ (800a854 <prvHeapInit+0xac>)
 800a7b6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f003 0307 	and.w	r3, r3, #7
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d00c      	beq.n	800a7dc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	3307      	adds	r3, #7
 800a7c6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f023 0307 	bic.w	r3, r3, #7
 800a7ce:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a7d0:	68ba      	ldr	r2, [r7, #8]
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	1ad3      	subs	r3, r2, r3
 800a7d6:	4a1f      	ldr	r2, [pc, #124]	@ (800a854 <prvHeapInit+0xac>)
 800a7d8:	4413      	add	r3, r2
 800a7da:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a7e0:	4a1d      	ldr	r2, [pc, #116]	@ (800a858 <prvHeapInit+0xb0>)
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a7e6:	4b1c      	ldr	r3, [pc, #112]	@ (800a858 <prvHeapInit+0xb0>)
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	68ba      	ldr	r2, [r7, #8]
 800a7f0:	4413      	add	r3, r2
 800a7f2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a7f4:	2208      	movs	r2, #8
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	1a9b      	subs	r3, r3, r2
 800a7fa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f023 0307 	bic.w	r3, r3, #7
 800a802:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	4a15      	ldr	r2, [pc, #84]	@ (800a85c <prvHeapInit+0xb4>)
 800a808:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a80a:	4b14      	ldr	r3, [pc, #80]	@ (800a85c <prvHeapInit+0xb4>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	2200      	movs	r2, #0
 800a810:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a812:	4b12      	ldr	r3, [pc, #72]	@ (800a85c <prvHeapInit+0xb4>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	2200      	movs	r2, #0
 800a818:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	68fa      	ldr	r2, [r7, #12]
 800a822:	1ad2      	subs	r2, r2, r3
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a828:	4b0c      	ldr	r3, [pc, #48]	@ (800a85c <prvHeapInit+0xb4>)
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	4a0a      	ldr	r2, [pc, #40]	@ (800a860 <prvHeapInit+0xb8>)
 800a836:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	685b      	ldr	r3, [r3, #4]
 800a83c:	4a09      	ldr	r2, [pc, #36]	@ (800a864 <prvHeapInit+0xbc>)
 800a83e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a840:	4b09      	ldr	r3, [pc, #36]	@ (800a868 <prvHeapInit+0xc0>)
 800a842:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a846:	601a      	str	r2, [r3, #0]
}
 800a848:	bf00      	nop
 800a84a:	3714      	adds	r7, #20
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr
 800a854:	2400111c 	.word	0x2400111c
 800a858:	24004d1c 	.word	0x24004d1c
 800a85c:	24004d24 	.word	0x24004d24
 800a860:	24004d2c 	.word	0x24004d2c
 800a864:	24004d28 	.word	0x24004d28
 800a868:	24004d38 	.word	0x24004d38

0800a86c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a86c:	b480      	push	{r7}
 800a86e:	b085      	sub	sp, #20
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a874:	4b28      	ldr	r3, [pc, #160]	@ (800a918 <prvInsertBlockIntoFreeList+0xac>)
 800a876:	60fb      	str	r3, [r7, #12]
 800a878:	e002      	b.n	800a880 <prvInsertBlockIntoFreeList+0x14>
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	60fb      	str	r3, [r7, #12]
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	687a      	ldr	r2, [r7, #4]
 800a886:	429a      	cmp	r2, r3
 800a888:	d8f7      	bhi.n	800a87a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	685b      	ldr	r3, [r3, #4]
 800a892:	68ba      	ldr	r2, [r7, #8]
 800a894:	4413      	add	r3, r2
 800a896:	687a      	ldr	r2, [r7, #4]
 800a898:	429a      	cmp	r2, r3
 800a89a:	d108      	bne.n	800a8ae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	685a      	ldr	r2, [r3, #4]
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	441a      	add	r2, r3
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	685b      	ldr	r3, [r3, #4]
 800a8b6:	68ba      	ldr	r2, [r7, #8]
 800a8b8:	441a      	add	r2, r3
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	429a      	cmp	r2, r3
 800a8c0:	d118      	bne.n	800a8f4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	681a      	ldr	r2, [r3, #0]
 800a8c6:	4b15      	ldr	r3, [pc, #84]	@ (800a91c <prvInsertBlockIntoFreeList+0xb0>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	429a      	cmp	r2, r3
 800a8cc:	d00d      	beq.n	800a8ea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	685a      	ldr	r2, [r3, #4]
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	685b      	ldr	r3, [r3, #4]
 800a8d8:	441a      	add	r2, r3
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	681a      	ldr	r2, [r3, #0]
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	601a      	str	r2, [r3, #0]
 800a8e8:	e008      	b.n	800a8fc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a8ea:	4b0c      	ldr	r3, [pc, #48]	@ (800a91c <prvInsertBlockIntoFreeList+0xb0>)
 800a8ec:	681a      	ldr	r2, [r3, #0]
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	601a      	str	r2, [r3, #0]
 800a8f2:	e003      	b.n	800a8fc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a8fc:	68fa      	ldr	r2, [r7, #12]
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	429a      	cmp	r2, r3
 800a902:	d002      	beq.n	800a90a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	687a      	ldr	r2, [r7, #4]
 800a908:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a90a:	bf00      	nop
 800a90c:	3714      	adds	r7, #20
 800a90e:	46bd      	mov	sp, r7
 800a910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a914:	4770      	bx	lr
 800a916:	bf00      	nop
 800a918:	24004d1c 	.word	0x24004d1c
 800a91c:	24004d24 	.word	0x24004d24

0800a920 <_ZdlPvj>:
 800a920:	f000 b815 	b.w	800a94e <_ZdlPv>

0800a924 <_ZdaPv>:
 800a924:	f000 b813 	b.w	800a94e <_ZdlPv>

0800a928 <_Znwj>:
 800a928:	2801      	cmp	r0, #1
 800a92a:	bf38      	it	cc
 800a92c:	2001      	movcc	r0, #1
 800a92e:	b510      	push	{r4, lr}
 800a930:	4604      	mov	r4, r0
 800a932:	4620      	mov	r0, r4
 800a934:	f000 f83c 	bl	800a9b0 <malloc>
 800a938:	b100      	cbz	r0, 800a93c <_Znwj+0x14>
 800a93a:	bd10      	pop	{r4, pc}
 800a93c:	f000 f80a 	bl	800a954 <_ZSt15get_new_handlerv>
 800a940:	b908      	cbnz	r0, 800a946 <_Znwj+0x1e>
 800a942:	f000 f80f 	bl	800a964 <abort>
 800a946:	4780      	blx	r0
 800a948:	e7f3      	b.n	800a932 <_Znwj+0xa>

0800a94a <_Znaj>:
 800a94a:	f7ff bfed 	b.w	800a928 <_Znwj>

0800a94e <_ZdlPv>:
 800a94e:	f000 b837 	b.w	800a9c0 <free>
	...

0800a954 <_ZSt15get_new_handlerv>:
 800a954:	4b02      	ldr	r3, [pc, #8]	@ (800a960 <_ZSt15get_new_handlerv+0xc>)
 800a956:	6818      	ldr	r0, [r3, #0]
 800a958:	f3bf 8f5b 	dmb	ish
 800a95c:	4770      	bx	lr
 800a95e:	bf00      	nop
 800a960:	24004d3c 	.word	0x24004d3c

0800a964 <abort>:
 800a964:	b508      	push	{r3, lr}
 800a966:	2006      	movs	r0, #6
 800a968:	f001 f98e 	bl	800bc88 <raise>
 800a96c:	2001      	movs	r0, #1
 800a96e:	f7f6 fc9b 	bl	80012a8 <_exit>
	...

0800a974 <__assert_func>:
 800a974:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a976:	4614      	mov	r4, r2
 800a978:	461a      	mov	r2, r3
 800a97a:	4b09      	ldr	r3, [pc, #36]	@ (800a9a0 <__assert_func+0x2c>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4605      	mov	r5, r0
 800a980:	68d8      	ldr	r0, [r3, #12]
 800a982:	b954      	cbnz	r4, 800a99a <__assert_func+0x26>
 800a984:	4b07      	ldr	r3, [pc, #28]	@ (800a9a4 <__assert_func+0x30>)
 800a986:	461c      	mov	r4, r3
 800a988:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a98c:	9100      	str	r1, [sp, #0]
 800a98e:	462b      	mov	r3, r5
 800a990:	4905      	ldr	r1, [pc, #20]	@ (800a9a8 <__assert_func+0x34>)
 800a992:	f000 ffb1 	bl	800b8f8 <fiprintf>
 800a996:	f7ff ffe5 	bl	800a964 <abort>
 800a99a:	4b04      	ldr	r3, [pc, #16]	@ (800a9ac <__assert_func+0x38>)
 800a99c:	e7f4      	b.n	800a988 <__assert_func+0x14>
 800a99e:	bf00      	nop
 800a9a0:	24000020 	.word	0x24000020
 800a9a4:	0800f2b7 	.word	0x0800f2b7
 800a9a8:	0800f289 	.word	0x0800f289
 800a9ac:	0800f27c 	.word	0x0800f27c

0800a9b0 <malloc>:
 800a9b0:	4b02      	ldr	r3, [pc, #8]	@ (800a9bc <malloc+0xc>)
 800a9b2:	4601      	mov	r1, r0
 800a9b4:	6818      	ldr	r0, [r3, #0]
 800a9b6:	f000 b82d 	b.w	800aa14 <_malloc_r>
 800a9ba:	bf00      	nop
 800a9bc:	24000020 	.word	0x24000020

0800a9c0 <free>:
 800a9c0:	4b02      	ldr	r3, [pc, #8]	@ (800a9cc <free+0xc>)
 800a9c2:	4601      	mov	r1, r0
 800a9c4:	6818      	ldr	r0, [r3, #0]
 800a9c6:	f002 b84d 	b.w	800ca64 <_free_r>
 800a9ca:	bf00      	nop
 800a9cc:	24000020 	.word	0x24000020

0800a9d0 <sbrk_aligned>:
 800a9d0:	b570      	push	{r4, r5, r6, lr}
 800a9d2:	4e0f      	ldr	r6, [pc, #60]	@ (800aa10 <sbrk_aligned+0x40>)
 800a9d4:	460c      	mov	r4, r1
 800a9d6:	6831      	ldr	r1, [r6, #0]
 800a9d8:	4605      	mov	r5, r0
 800a9da:	b911      	cbnz	r1, 800a9e2 <sbrk_aligned+0x12>
 800a9dc:	f001 f9fe 	bl	800bddc <_sbrk_r>
 800a9e0:	6030      	str	r0, [r6, #0]
 800a9e2:	4621      	mov	r1, r4
 800a9e4:	4628      	mov	r0, r5
 800a9e6:	f001 f9f9 	bl	800bddc <_sbrk_r>
 800a9ea:	1c43      	adds	r3, r0, #1
 800a9ec:	d103      	bne.n	800a9f6 <sbrk_aligned+0x26>
 800a9ee:	f04f 34ff 	mov.w	r4, #4294967295
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	bd70      	pop	{r4, r5, r6, pc}
 800a9f6:	1cc4      	adds	r4, r0, #3
 800a9f8:	f024 0403 	bic.w	r4, r4, #3
 800a9fc:	42a0      	cmp	r0, r4
 800a9fe:	d0f8      	beq.n	800a9f2 <sbrk_aligned+0x22>
 800aa00:	1a21      	subs	r1, r4, r0
 800aa02:	4628      	mov	r0, r5
 800aa04:	f001 f9ea 	bl	800bddc <_sbrk_r>
 800aa08:	3001      	adds	r0, #1
 800aa0a:	d1f2      	bne.n	800a9f2 <sbrk_aligned+0x22>
 800aa0c:	e7ef      	b.n	800a9ee <sbrk_aligned+0x1e>
 800aa0e:	bf00      	nop
 800aa10:	24004d40 	.word	0x24004d40

0800aa14 <_malloc_r>:
 800aa14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa18:	1ccd      	adds	r5, r1, #3
 800aa1a:	f025 0503 	bic.w	r5, r5, #3
 800aa1e:	3508      	adds	r5, #8
 800aa20:	2d0c      	cmp	r5, #12
 800aa22:	bf38      	it	cc
 800aa24:	250c      	movcc	r5, #12
 800aa26:	2d00      	cmp	r5, #0
 800aa28:	4606      	mov	r6, r0
 800aa2a:	db01      	blt.n	800aa30 <_malloc_r+0x1c>
 800aa2c:	42a9      	cmp	r1, r5
 800aa2e:	d904      	bls.n	800aa3a <_malloc_r+0x26>
 800aa30:	230c      	movs	r3, #12
 800aa32:	6033      	str	r3, [r6, #0]
 800aa34:	2000      	movs	r0, #0
 800aa36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ab10 <_malloc_r+0xfc>
 800aa3e:	f000 f869 	bl	800ab14 <__malloc_lock>
 800aa42:	f8d8 3000 	ldr.w	r3, [r8]
 800aa46:	461c      	mov	r4, r3
 800aa48:	bb44      	cbnz	r4, 800aa9c <_malloc_r+0x88>
 800aa4a:	4629      	mov	r1, r5
 800aa4c:	4630      	mov	r0, r6
 800aa4e:	f7ff ffbf 	bl	800a9d0 <sbrk_aligned>
 800aa52:	1c43      	adds	r3, r0, #1
 800aa54:	4604      	mov	r4, r0
 800aa56:	d158      	bne.n	800ab0a <_malloc_r+0xf6>
 800aa58:	f8d8 4000 	ldr.w	r4, [r8]
 800aa5c:	4627      	mov	r7, r4
 800aa5e:	2f00      	cmp	r7, #0
 800aa60:	d143      	bne.n	800aaea <_malloc_r+0xd6>
 800aa62:	2c00      	cmp	r4, #0
 800aa64:	d04b      	beq.n	800aafe <_malloc_r+0xea>
 800aa66:	6823      	ldr	r3, [r4, #0]
 800aa68:	4639      	mov	r1, r7
 800aa6a:	4630      	mov	r0, r6
 800aa6c:	eb04 0903 	add.w	r9, r4, r3
 800aa70:	f001 f9b4 	bl	800bddc <_sbrk_r>
 800aa74:	4581      	cmp	r9, r0
 800aa76:	d142      	bne.n	800aafe <_malloc_r+0xea>
 800aa78:	6821      	ldr	r1, [r4, #0]
 800aa7a:	1a6d      	subs	r5, r5, r1
 800aa7c:	4629      	mov	r1, r5
 800aa7e:	4630      	mov	r0, r6
 800aa80:	f7ff ffa6 	bl	800a9d0 <sbrk_aligned>
 800aa84:	3001      	adds	r0, #1
 800aa86:	d03a      	beq.n	800aafe <_malloc_r+0xea>
 800aa88:	6823      	ldr	r3, [r4, #0]
 800aa8a:	442b      	add	r3, r5
 800aa8c:	6023      	str	r3, [r4, #0]
 800aa8e:	f8d8 3000 	ldr.w	r3, [r8]
 800aa92:	685a      	ldr	r2, [r3, #4]
 800aa94:	bb62      	cbnz	r2, 800aaf0 <_malloc_r+0xdc>
 800aa96:	f8c8 7000 	str.w	r7, [r8]
 800aa9a:	e00f      	b.n	800aabc <_malloc_r+0xa8>
 800aa9c:	6822      	ldr	r2, [r4, #0]
 800aa9e:	1b52      	subs	r2, r2, r5
 800aaa0:	d420      	bmi.n	800aae4 <_malloc_r+0xd0>
 800aaa2:	2a0b      	cmp	r2, #11
 800aaa4:	d917      	bls.n	800aad6 <_malloc_r+0xc2>
 800aaa6:	1961      	adds	r1, r4, r5
 800aaa8:	42a3      	cmp	r3, r4
 800aaaa:	6025      	str	r5, [r4, #0]
 800aaac:	bf18      	it	ne
 800aaae:	6059      	strne	r1, [r3, #4]
 800aab0:	6863      	ldr	r3, [r4, #4]
 800aab2:	bf08      	it	eq
 800aab4:	f8c8 1000 	streq.w	r1, [r8]
 800aab8:	5162      	str	r2, [r4, r5]
 800aaba:	604b      	str	r3, [r1, #4]
 800aabc:	4630      	mov	r0, r6
 800aabe:	f000 f82f 	bl	800ab20 <__malloc_unlock>
 800aac2:	f104 000b 	add.w	r0, r4, #11
 800aac6:	1d23      	adds	r3, r4, #4
 800aac8:	f020 0007 	bic.w	r0, r0, #7
 800aacc:	1ac2      	subs	r2, r0, r3
 800aace:	bf1c      	itt	ne
 800aad0:	1a1b      	subne	r3, r3, r0
 800aad2:	50a3      	strne	r3, [r4, r2]
 800aad4:	e7af      	b.n	800aa36 <_malloc_r+0x22>
 800aad6:	6862      	ldr	r2, [r4, #4]
 800aad8:	42a3      	cmp	r3, r4
 800aada:	bf0c      	ite	eq
 800aadc:	f8c8 2000 	streq.w	r2, [r8]
 800aae0:	605a      	strne	r2, [r3, #4]
 800aae2:	e7eb      	b.n	800aabc <_malloc_r+0xa8>
 800aae4:	4623      	mov	r3, r4
 800aae6:	6864      	ldr	r4, [r4, #4]
 800aae8:	e7ae      	b.n	800aa48 <_malloc_r+0x34>
 800aaea:	463c      	mov	r4, r7
 800aaec:	687f      	ldr	r7, [r7, #4]
 800aaee:	e7b6      	b.n	800aa5e <_malloc_r+0x4a>
 800aaf0:	461a      	mov	r2, r3
 800aaf2:	685b      	ldr	r3, [r3, #4]
 800aaf4:	42a3      	cmp	r3, r4
 800aaf6:	d1fb      	bne.n	800aaf0 <_malloc_r+0xdc>
 800aaf8:	2300      	movs	r3, #0
 800aafa:	6053      	str	r3, [r2, #4]
 800aafc:	e7de      	b.n	800aabc <_malloc_r+0xa8>
 800aafe:	230c      	movs	r3, #12
 800ab00:	6033      	str	r3, [r6, #0]
 800ab02:	4630      	mov	r0, r6
 800ab04:	f000 f80c 	bl	800ab20 <__malloc_unlock>
 800ab08:	e794      	b.n	800aa34 <_malloc_r+0x20>
 800ab0a:	6005      	str	r5, [r0, #0]
 800ab0c:	e7d6      	b.n	800aabc <_malloc_r+0xa8>
 800ab0e:	bf00      	nop
 800ab10:	24004d44 	.word	0x24004d44

0800ab14 <__malloc_lock>:
 800ab14:	4801      	ldr	r0, [pc, #4]	@ (800ab1c <__malloc_lock+0x8>)
 800ab16:	f001 b9ae 	b.w	800be76 <__retarget_lock_acquire_recursive>
 800ab1a:	bf00      	nop
 800ab1c:	24004e88 	.word	0x24004e88

0800ab20 <__malloc_unlock>:
 800ab20:	4801      	ldr	r0, [pc, #4]	@ (800ab28 <__malloc_unlock+0x8>)
 800ab22:	f001 b9a9 	b.w	800be78 <__retarget_lock_release_recursive>
 800ab26:	bf00      	nop
 800ab28:	24004e88 	.word	0x24004e88

0800ab2c <__cvt>:
 800ab2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab2e:	ed2d 8b02 	vpush	{d8}
 800ab32:	eeb0 8b40 	vmov.f64	d8, d0
 800ab36:	b085      	sub	sp, #20
 800ab38:	4617      	mov	r7, r2
 800ab3a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800ab3c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ab3e:	ee18 2a90 	vmov	r2, s17
 800ab42:	f025 0520 	bic.w	r5, r5, #32
 800ab46:	2a00      	cmp	r2, #0
 800ab48:	bfb6      	itet	lt
 800ab4a:	222d      	movlt	r2, #45	@ 0x2d
 800ab4c:	2200      	movge	r2, #0
 800ab4e:	eeb1 8b40 	vneglt.f64	d8, d0
 800ab52:	2d46      	cmp	r5, #70	@ 0x46
 800ab54:	460c      	mov	r4, r1
 800ab56:	701a      	strb	r2, [r3, #0]
 800ab58:	d004      	beq.n	800ab64 <__cvt+0x38>
 800ab5a:	2d45      	cmp	r5, #69	@ 0x45
 800ab5c:	d100      	bne.n	800ab60 <__cvt+0x34>
 800ab5e:	3401      	adds	r4, #1
 800ab60:	2102      	movs	r1, #2
 800ab62:	e000      	b.n	800ab66 <__cvt+0x3a>
 800ab64:	2103      	movs	r1, #3
 800ab66:	ab03      	add	r3, sp, #12
 800ab68:	9301      	str	r3, [sp, #4]
 800ab6a:	ab02      	add	r3, sp, #8
 800ab6c:	9300      	str	r3, [sp, #0]
 800ab6e:	4622      	mov	r2, r4
 800ab70:	4633      	mov	r3, r6
 800ab72:	eeb0 0b48 	vmov.f64	d0, d8
 800ab76:	f001 fa1f 	bl	800bfb8 <_dtoa_r>
 800ab7a:	2d47      	cmp	r5, #71	@ 0x47
 800ab7c:	d114      	bne.n	800aba8 <__cvt+0x7c>
 800ab7e:	07fb      	lsls	r3, r7, #31
 800ab80:	d50a      	bpl.n	800ab98 <__cvt+0x6c>
 800ab82:	1902      	adds	r2, r0, r4
 800ab84:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ab88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab8c:	bf08      	it	eq
 800ab8e:	9203      	streq	r2, [sp, #12]
 800ab90:	2130      	movs	r1, #48	@ 0x30
 800ab92:	9b03      	ldr	r3, [sp, #12]
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d319      	bcc.n	800abcc <__cvt+0xa0>
 800ab98:	9b03      	ldr	r3, [sp, #12]
 800ab9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab9c:	1a1b      	subs	r3, r3, r0
 800ab9e:	6013      	str	r3, [r2, #0]
 800aba0:	b005      	add	sp, #20
 800aba2:	ecbd 8b02 	vpop	{d8}
 800aba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aba8:	2d46      	cmp	r5, #70	@ 0x46
 800abaa:	eb00 0204 	add.w	r2, r0, r4
 800abae:	d1e9      	bne.n	800ab84 <__cvt+0x58>
 800abb0:	7803      	ldrb	r3, [r0, #0]
 800abb2:	2b30      	cmp	r3, #48	@ 0x30
 800abb4:	d107      	bne.n	800abc6 <__cvt+0x9a>
 800abb6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800abba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abbe:	bf1c      	itt	ne
 800abc0:	f1c4 0401 	rsbne	r4, r4, #1
 800abc4:	6034      	strne	r4, [r6, #0]
 800abc6:	6833      	ldr	r3, [r6, #0]
 800abc8:	441a      	add	r2, r3
 800abca:	e7db      	b.n	800ab84 <__cvt+0x58>
 800abcc:	1c5c      	adds	r4, r3, #1
 800abce:	9403      	str	r4, [sp, #12]
 800abd0:	7019      	strb	r1, [r3, #0]
 800abd2:	e7de      	b.n	800ab92 <__cvt+0x66>

0800abd4 <__exponent>:
 800abd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800abd6:	2900      	cmp	r1, #0
 800abd8:	bfba      	itte	lt
 800abda:	4249      	neglt	r1, r1
 800abdc:	232d      	movlt	r3, #45	@ 0x2d
 800abde:	232b      	movge	r3, #43	@ 0x2b
 800abe0:	2909      	cmp	r1, #9
 800abe2:	7002      	strb	r2, [r0, #0]
 800abe4:	7043      	strb	r3, [r0, #1]
 800abe6:	dd29      	ble.n	800ac3c <__exponent+0x68>
 800abe8:	f10d 0307 	add.w	r3, sp, #7
 800abec:	461d      	mov	r5, r3
 800abee:	270a      	movs	r7, #10
 800abf0:	461a      	mov	r2, r3
 800abf2:	fbb1 f6f7 	udiv	r6, r1, r7
 800abf6:	fb07 1416 	mls	r4, r7, r6, r1
 800abfa:	3430      	adds	r4, #48	@ 0x30
 800abfc:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ac00:	460c      	mov	r4, r1
 800ac02:	2c63      	cmp	r4, #99	@ 0x63
 800ac04:	f103 33ff 	add.w	r3, r3, #4294967295
 800ac08:	4631      	mov	r1, r6
 800ac0a:	dcf1      	bgt.n	800abf0 <__exponent+0x1c>
 800ac0c:	3130      	adds	r1, #48	@ 0x30
 800ac0e:	1e94      	subs	r4, r2, #2
 800ac10:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ac14:	1c41      	adds	r1, r0, #1
 800ac16:	4623      	mov	r3, r4
 800ac18:	42ab      	cmp	r3, r5
 800ac1a:	d30a      	bcc.n	800ac32 <__exponent+0x5e>
 800ac1c:	f10d 0309 	add.w	r3, sp, #9
 800ac20:	1a9b      	subs	r3, r3, r2
 800ac22:	42ac      	cmp	r4, r5
 800ac24:	bf88      	it	hi
 800ac26:	2300      	movhi	r3, #0
 800ac28:	3302      	adds	r3, #2
 800ac2a:	4403      	add	r3, r0
 800ac2c:	1a18      	subs	r0, r3, r0
 800ac2e:	b003      	add	sp, #12
 800ac30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac32:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ac36:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ac3a:	e7ed      	b.n	800ac18 <__exponent+0x44>
 800ac3c:	2330      	movs	r3, #48	@ 0x30
 800ac3e:	3130      	adds	r1, #48	@ 0x30
 800ac40:	7083      	strb	r3, [r0, #2]
 800ac42:	70c1      	strb	r1, [r0, #3]
 800ac44:	1d03      	adds	r3, r0, #4
 800ac46:	e7f1      	b.n	800ac2c <__exponent+0x58>

0800ac48 <_printf_float>:
 800ac48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac4c:	b08d      	sub	sp, #52	@ 0x34
 800ac4e:	460c      	mov	r4, r1
 800ac50:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ac54:	4616      	mov	r6, r2
 800ac56:	461f      	mov	r7, r3
 800ac58:	4605      	mov	r5, r0
 800ac5a:	f001 f81d 	bl	800bc98 <_localeconv_r>
 800ac5e:	f8d0 b000 	ldr.w	fp, [r0]
 800ac62:	4658      	mov	r0, fp
 800ac64:	f7f5 fb94 	bl	8000390 <strlen>
 800ac68:	2300      	movs	r3, #0
 800ac6a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac6c:	f8d8 3000 	ldr.w	r3, [r8]
 800ac70:	f894 9018 	ldrb.w	r9, [r4, #24]
 800ac74:	6822      	ldr	r2, [r4, #0]
 800ac76:	9005      	str	r0, [sp, #20]
 800ac78:	3307      	adds	r3, #7
 800ac7a:	f023 0307 	bic.w	r3, r3, #7
 800ac7e:	f103 0108 	add.w	r1, r3, #8
 800ac82:	f8c8 1000 	str.w	r1, [r8]
 800ac86:	ed93 0b00 	vldr	d0, [r3]
 800ac8a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800aee8 <_printf_float+0x2a0>
 800ac8e:	eeb0 7bc0 	vabs.f64	d7, d0
 800ac92:	eeb4 7b46 	vcmp.f64	d7, d6
 800ac96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac9a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800ac9e:	dd24      	ble.n	800acea <_printf_float+0xa2>
 800aca0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800aca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aca8:	d502      	bpl.n	800acb0 <_printf_float+0x68>
 800acaa:	232d      	movs	r3, #45	@ 0x2d
 800acac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acb0:	498f      	ldr	r1, [pc, #572]	@ (800aef0 <_printf_float+0x2a8>)
 800acb2:	4b90      	ldr	r3, [pc, #576]	@ (800aef4 <_printf_float+0x2ac>)
 800acb4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800acb8:	bf94      	ite	ls
 800acba:	4688      	movls	r8, r1
 800acbc:	4698      	movhi	r8, r3
 800acbe:	f022 0204 	bic.w	r2, r2, #4
 800acc2:	2303      	movs	r3, #3
 800acc4:	6123      	str	r3, [r4, #16]
 800acc6:	6022      	str	r2, [r4, #0]
 800acc8:	f04f 0a00 	mov.w	sl, #0
 800accc:	9700      	str	r7, [sp, #0]
 800acce:	4633      	mov	r3, r6
 800acd0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800acd2:	4621      	mov	r1, r4
 800acd4:	4628      	mov	r0, r5
 800acd6:	f000 f9d1 	bl	800b07c <_printf_common>
 800acda:	3001      	adds	r0, #1
 800acdc:	f040 8089 	bne.w	800adf2 <_printf_float+0x1aa>
 800ace0:	f04f 30ff 	mov.w	r0, #4294967295
 800ace4:	b00d      	add	sp, #52	@ 0x34
 800ace6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acea:	eeb4 0b40 	vcmp.f64	d0, d0
 800acee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acf2:	d709      	bvc.n	800ad08 <_printf_float+0xc0>
 800acf4:	ee10 3a90 	vmov	r3, s1
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	bfbc      	itt	lt
 800acfc:	232d      	movlt	r3, #45	@ 0x2d
 800acfe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ad02:	497d      	ldr	r1, [pc, #500]	@ (800aef8 <_printf_float+0x2b0>)
 800ad04:	4b7d      	ldr	r3, [pc, #500]	@ (800aefc <_printf_float+0x2b4>)
 800ad06:	e7d5      	b.n	800acb4 <_printf_float+0x6c>
 800ad08:	6863      	ldr	r3, [r4, #4]
 800ad0a:	1c59      	adds	r1, r3, #1
 800ad0c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800ad10:	d139      	bne.n	800ad86 <_printf_float+0x13e>
 800ad12:	2306      	movs	r3, #6
 800ad14:	6063      	str	r3, [r4, #4]
 800ad16:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	6022      	str	r2, [r4, #0]
 800ad1e:	9303      	str	r3, [sp, #12]
 800ad20:	ab0a      	add	r3, sp, #40	@ 0x28
 800ad22:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800ad26:	ab09      	add	r3, sp, #36	@ 0x24
 800ad28:	9300      	str	r3, [sp, #0]
 800ad2a:	6861      	ldr	r1, [r4, #4]
 800ad2c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ad30:	4628      	mov	r0, r5
 800ad32:	f7ff fefb 	bl	800ab2c <__cvt>
 800ad36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ad3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad3c:	4680      	mov	r8, r0
 800ad3e:	d129      	bne.n	800ad94 <_printf_float+0x14c>
 800ad40:	1cc8      	adds	r0, r1, #3
 800ad42:	db02      	blt.n	800ad4a <_printf_float+0x102>
 800ad44:	6863      	ldr	r3, [r4, #4]
 800ad46:	4299      	cmp	r1, r3
 800ad48:	dd41      	ble.n	800adce <_printf_float+0x186>
 800ad4a:	f1a9 0902 	sub.w	r9, r9, #2
 800ad4e:	fa5f f989 	uxtb.w	r9, r9
 800ad52:	3901      	subs	r1, #1
 800ad54:	464a      	mov	r2, r9
 800ad56:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ad5a:	9109      	str	r1, [sp, #36]	@ 0x24
 800ad5c:	f7ff ff3a 	bl	800abd4 <__exponent>
 800ad60:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ad62:	1813      	adds	r3, r2, r0
 800ad64:	2a01      	cmp	r2, #1
 800ad66:	4682      	mov	sl, r0
 800ad68:	6123      	str	r3, [r4, #16]
 800ad6a:	dc02      	bgt.n	800ad72 <_printf_float+0x12a>
 800ad6c:	6822      	ldr	r2, [r4, #0]
 800ad6e:	07d2      	lsls	r2, r2, #31
 800ad70:	d501      	bpl.n	800ad76 <_printf_float+0x12e>
 800ad72:	3301      	adds	r3, #1
 800ad74:	6123      	str	r3, [r4, #16]
 800ad76:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d0a6      	beq.n	800accc <_printf_float+0x84>
 800ad7e:	232d      	movs	r3, #45	@ 0x2d
 800ad80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad84:	e7a2      	b.n	800accc <_printf_float+0x84>
 800ad86:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ad8a:	d1c4      	bne.n	800ad16 <_printf_float+0xce>
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d1c2      	bne.n	800ad16 <_printf_float+0xce>
 800ad90:	2301      	movs	r3, #1
 800ad92:	e7bf      	b.n	800ad14 <_printf_float+0xcc>
 800ad94:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800ad98:	d9db      	bls.n	800ad52 <_printf_float+0x10a>
 800ad9a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800ad9e:	d118      	bne.n	800add2 <_printf_float+0x18a>
 800ada0:	2900      	cmp	r1, #0
 800ada2:	6863      	ldr	r3, [r4, #4]
 800ada4:	dd0b      	ble.n	800adbe <_printf_float+0x176>
 800ada6:	6121      	str	r1, [r4, #16]
 800ada8:	b913      	cbnz	r3, 800adb0 <_printf_float+0x168>
 800adaa:	6822      	ldr	r2, [r4, #0]
 800adac:	07d0      	lsls	r0, r2, #31
 800adae:	d502      	bpl.n	800adb6 <_printf_float+0x16e>
 800adb0:	3301      	adds	r3, #1
 800adb2:	440b      	add	r3, r1
 800adb4:	6123      	str	r3, [r4, #16]
 800adb6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800adb8:	f04f 0a00 	mov.w	sl, #0
 800adbc:	e7db      	b.n	800ad76 <_printf_float+0x12e>
 800adbe:	b913      	cbnz	r3, 800adc6 <_printf_float+0x17e>
 800adc0:	6822      	ldr	r2, [r4, #0]
 800adc2:	07d2      	lsls	r2, r2, #31
 800adc4:	d501      	bpl.n	800adca <_printf_float+0x182>
 800adc6:	3302      	adds	r3, #2
 800adc8:	e7f4      	b.n	800adb4 <_printf_float+0x16c>
 800adca:	2301      	movs	r3, #1
 800adcc:	e7f2      	b.n	800adb4 <_printf_float+0x16c>
 800adce:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800add2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800add4:	4299      	cmp	r1, r3
 800add6:	db05      	blt.n	800ade4 <_printf_float+0x19c>
 800add8:	6823      	ldr	r3, [r4, #0]
 800adda:	6121      	str	r1, [r4, #16]
 800addc:	07d8      	lsls	r0, r3, #31
 800adde:	d5ea      	bpl.n	800adb6 <_printf_float+0x16e>
 800ade0:	1c4b      	adds	r3, r1, #1
 800ade2:	e7e7      	b.n	800adb4 <_printf_float+0x16c>
 800ade4:	2900      	cmp	r1, #0
 800ade6:	bfd4      	ite	le
 800ade8:	f1c1 0202 	rsble	r2, r1, #2
 800adec:	2201      	movgt	r2, #1
 800adee:	4413      	add	r3, r2
 800adf0:	e7e0      	b.n	800adb4 <_printf_float+0x16c>
 800adf2:	6823      	ldr	r3, [r4, #0]
 800adf4:	055a      	lsls	r2, r3, #21
 800adf6:	d407      	bmi.n	800ae08 <_printf_float+0x1c0>
 800adf8:	6923      	ldr	r3, [r4, #16]
 800adfa:	4642      	mov	r2, r8
 800adfc:	4631      	mov	r1, r6
 800adfe:	4628      	mov	r0, r5
 800ae00:	47b8      	blx	r7
 800ae02:	3001      	adds	r0, #1
 800ae04:	d12a      	bne.n	800ae5c <_printf_float+0x214>
 800ae06:	e76b      	b.n	800ace0 <_printf_float+0x98>
 800ae08:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800ae0c:	f240 80e0 	bls.w	800afd0 <_printf_float+0x388>
 800ae10:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800ae14:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ae18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae1c:	d133      	bne.n	800ae86 <_printf_float+0x23e>
 800ae1e:	4a38      	ldr	r2, [pc, #224]	@ (800af00 <_printf_float+0x2b8>)
 800ae20:	2301      	movs	r3, #1
 800ae22:	4631      	mov	r1, r6
 800ae24:	4628      	mov	r0, r5
 800ae26:	47b8      	blx	r7
 800ae28:	3001      	adds	r0, #1
 800ae2a:	f43f af59 	beq.w	800ace0 <_printf_float+0x98>
 800ae2e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ae32:	4543      	cmp	r3, r8
 800ae34:	db02      	blt.n	800ae3c <_printf_float+0x1f4>
 800ae36:	6823      	ldr	r3, [r4, #0]
 800ae38:	07d8      	lsls	r0, r3, #31
 800ae3a:	d50f      	bpl.n	800ae5c <_printf_float+0x214>
 800ae3c:	9b05      	ldr	r3, [sp, #20]
 800ae3e:	465a      	mov	r2, fp
 800ae40:	4631      	mov	r1, r6
 800ae42:	4628      	mov	r0, r5
 800ae44:	47b8      	blx	r7
 800ae46:	3001      	adds	r0, #1
 800ae48:	f43f af4a 	beq.w	800ace0 <_printf_float+0x98>
 800ae4c:	f04f 0900 	mov.w	r9, #0
 800ae50:	f108 38ff 	add.w	r8, r8, #4294967295
 800ae54:	f104 0a1a 	add.w	sl, r4, #26
 800ae58:	45c8      	cmp	r8, r9
 800ae5a:	dc09      	bgt.n	800ae70 <_printf_float+0x228>
 800ae5c:	6823      	ldr	r3, [r4, #0]
 800ae5e:	079b      	lsls	r3, r3, #30
 800ae60:	f100 8107 	bmi.w	800b072 <_printf_float+0x42a>
 800ae64:	68e0      	ldr	r0, [r4, #12]
 800ae66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae68:	4298      	cmp	r0, r3
 800ae6a:	bfb8      	it	lt
 800ae6c:	4618      	movlt	r0, r3
 800ae6e:	e739      	b.n	800ace4 <_printf_float+0x9c>
 800ae70:	2301      	movs	r3, #1
 800ae72:	4652      	mov	r2, sl
 800ae74:	4631      	mov	r1, r6
 800ae76:	4628      	mov	r0, r5
 800ae78:	47b8      	blx	r7
 800ae7a:	3001      	adds	r0, #1
 800ae7c:	f43f af30 	beq.w	800ace0 <_printf_float+0x98>
 800ae80:	f109 0901 	add.w	r9, r9, #1
 800ae84:	e7e8      	b.n	800ae58 <_printf_float+0x210>
 800ae86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	dc3b      	bgt.n	800af04 <_printf_float+0x2bc>
 800ae8c:	4a1c      	ldr	r2, [pc, #112]	@ (800af00 <_printf_float+0x2b8>)
 800ae8e:	2301      	movs	r3, #1
 800ae90:	4631      	mov	r1, r6
 800ae92:	4628      	mov	r0, r5
 800ae94:	47b8      	blx	r7
 800ae96:	3001      	adds	r0, #1
 800ae98:	f43f af22 	beq.w	800ace0 <_printf_float+0x98>
 800ae9c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aea0:	ea59 0303 	orrs.w	r3, r9, r3
 800aea4:	d102      	bne.n	800aeac <_printf_float+0x264>
 800aea6:	6823      	ldr	r3, [r4, #0]
 800aea8:	07d9      	lsls	r1, r3, #31
 800aeaa:	d5d7      	bpl.n	800ae5c <_printf_float+0x214>
 800aeac:	9b05      	ldr	r3, [sp, #20]
 800aeae:	465a      	mov	r2, fp
 800aeb0:	4631      	mov	r1, r6
 800aeb2:	4628      	mov	r0, r5
 800aeb4:	47b8      	blx	r7
 800aeb6:	3001      	adds	r0, #1
 800aeb8:	f43f af12 	beq.w	800ace0 <_printf_float+0x98>
 800aebc:	f04f 0a00 	mov.w	sl, #0
 800aec0:	f104 0b1a 	add.w	fp, r4, #26
 800aec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aec6:	425b      	negs	r3, r3
 800aec8:	4553      	cmp	r3, sl
 800aeca:	dc01      	bgt.n	800aed0 <_printf_float+0x288>
 800aecc:	464b      	mov	r3, r9
 800aece:	e794      	b.n	800adfa <_printf_float+0x1b2>
 800aed0:	2301      	movs	r3, #1
 800aed2:	465a      	mov	r2, fp
 800aed4:	4631      	mov	r1, r6
 800aed6:	4628      	mov	r0, r5
 800aed8:	47b8      	blx	r7
 800aeda:	3001      	adds	r0, #1
 800aedc:	f43f af00 	beq.w	800ace0 <_printf_float+0x98>
 800aee0:	f10a 0a01 	add.w	sl, sl, #1
 800aee4:	e7ee      	b.n	800aec4 <_printf_float+0x27c>
 800aee6:	bf00      	nop
 800aee8:	ffffffff 	.word	0xffffffff
 800aeec:	7fefffff 	.word	0x7fefffff
 800aef0:	0800f2b8 	.word	0x0800f2b8
 800aef4:	0800f2bc 	.word	0x0800f2bc
 800aef8:	0800f2c0 	.word	0x0800f2c0
 800aefc:	0800f2c4 	.word	0x0800f2c4
 800af00:	0800f2c8 	.word	0x0800f2c8
 800af04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800af0a:	4553      	cmp	r3, sl
 800af0c:	bfa8      	it	ge
 800af0e:	4653      	movge	r3, sl
 800af10:	2b00      	cmp	r3, #0
 800af12:	4699      	mov	r9, r3
 800af14:	dc37      	bgt.n	800af86 <_printf_float+0x33e>
 800af16:	2300      	movs	r3, #0
 800af18:	9307      	str	r3, [sp, #28]
 800af1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af1e:	f104 021a 	add.w	r2, r4, #26
 800af22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af24:	9907      	ldr	r1, [sp, #28]
 800af26:	9306      	str	r3, [sp, #24]
 800af28:	eba3 0309 	sub.w	r3, r3, r9
 800af2c:	428b      	cmp	r3, r1
 800af2e:	dc31      	bgt.n	800af94 <_printf_float+0x34c>
 800af30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af32:	459a      	cmp	sl, r3
 800af34:	dc3b      	bgt.n	800afae <_printf_float+0x366>
 800af36:	6823      	ldr	r3, [r4, #0]
 800af38:	07da      	lsls	r2, r3, #31
 800af3a:	d438      	bmi.n	800afae <_printf_float+0x366>
 800af3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af3e:	ebaa 0903 	sub.w	r9, sl, r3
 800af42:	9b06      	ldr	r3, [sp, #24]
 800af44:	ebaa 0303 	sub.w	r3, sl, r3
 800af48:	4599      	cmp	r9, r3
 800af4a:	bfa8      	it	ge
 800af4c:	4699      	movge	r9, r3
 800af4e:	f1b9 0f00 	cmp.w	r9, #0
 800af52:	dc34      	bgt.n	800afbe <_printf_float+0x376>
 800af54:	f04f 0800 	mov.w	r8, #0
 800af58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af5c:	f104 0b1a 	add.w	fp, r4, #26
 800af60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af62:	ebaa 0303 	sub.w	r3, sl, r3
 800af66:	eba3 0309 	sub.w	r3, r3, r9
 800af6a:	4543      	cmp	r3, r8
 800af6c:	f77f af76 	ble.w	800ae5c <_printf_float+0x214>
 800af70:	2301      	movs	r3, #1
 800af72:	465a      	mov	r2, fp
 800af74:	4631      	mov	r1, r6
 800af76:	4628      	mov	r0, r5
 800af78:	47b8      	blx	r7
 800af7a:	3001      	adds	r0, #1
 800af7c:	f43f aeb0 	beq.w	800ace0 <_printf_float+0x98>
 800af80:	f108 0801 	add.w	r8, r8, #1
 800af84:	e7ec      	b.n	800af60 <_printf_float+0x318>
 800af86:	4642      	mov	r2, r8
 800af88:	4631      	mov	r1, r6
 800af8a:	4628      	mov	r0, r5
 800af8c:	47b8      	blx	r7
 800af8e:	3001      	adds	r0, #1
 800af90:	d1c1      	bne.n	800af16 <_printf_float+0x2ce>
 800af92:	e6a5      	b.n	800ace0 <_printf_float+0x98>
 800af94:	2301      	movs	r3, #1
 800af96:	4631      	mov	r1, r6
 800af98:	4628      	mov	r0, r5
 800af9a:	9206      	str	r2, [sp, #24]
 800af9c:	47b8      	blx	r7
 800af9e:	3001      	adds	r0, #1
 800afa0:	f43f ae9e 	beq.w	800ace0 <_printf_float+0x98>
 800afa4:	9b07      	ldr	r3, [sp, #28]
 800afa6:	9a06      	ldr	r2, [sp, #24]
 800afa8:	3301      	adds	r3, #1
 800afaa:	9307      	str	r3, [sp, #28]
 800afac:	e7b9      	b.n	800af22 <_printf_float+0x2da>
 800afae:	9b05      	ldr	r3, [sp, #20]
 800afb0:	465a      	mov	r2, fp
 800afb2:	4631      	mov	r1, r6
 800afb4:	4628      	mov	r0, r5
 800afb6:	47b8      	blx	r7
 800afb8:	3001      	adds	r0, #1
 800afba:	d1bf      	bne.n	800af3c <_printf_float+0x2f4>
 800afbc:	e690      	b.n	800ace0 <_printf_float+0x98>
 800afbe:	9a06      	ldr	r2, [sp, #24]
 800afc0:	464b      	mov	r3, r9
 800afc2:	4442      	add	r2, r8
 800afc4:	4631      	mov	r1, r6
 800afc6:	4628      	mov	r0, r5
 800afc8:	47b8      	blx	r7
 800afca:	3001      	adds	r0, #1
 800afcc:	d1c2      	bne.n	800af54 <_printf_float+0x30c>
 800afce:	e687      	b.n	800ace0 <_printf_float+0x98>
 800afd0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800afd4:	f1b9 0f01 	cmp.w	r9, #1
 800afd8:	dc01      	bgt.n	800afde <_printf_float+0x396>
 800afda:	07db      	lsls	r3, r3, #31
 800afdc:	d536      	bpl.n	800b04c <_printf_float+0x404>
 800afde:	2301      	movs	r3, #1
 800afe0:	4642      	mov	r2, r8
 800afe2:	4631      	mov	r1, r6
 800afe4:	4628      	mov	r0, r5
 800afe6:	47b8      	blx	r7
 800afe8:	3001      	adds	r0, #1
 800afea:	f43f ae79 	beq.w	800ace0 <_printf_float+0x98>
 800afee:	9b05      	ldr	r3, [sp, #20]
 800aff0:	465a      	mov	r2, fp
 800aff2:	4631      	mov	r1, r6
 800aff4:	4628      	mov	r0, r5
 800aff6:	47b8      	blx	r7
 800aff8:	3001      	adds	r0, #1
 800affa:	f43f ae71 	beq.w	800ace0 <_printf_float+0x98>
 800affe:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b002:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b00a:	f109 39ff 	add.w	r9, r9, #4294967295
 800b00e:	d018      	beq.n	800b042 <_printf_float+0x3fa>
 800b010:	464b      	mov	r3, r9
 800b012:	f108 0201 	add.w	r2, r8, #1
 800b016:	4631      	mov	r1, r6
 800b018:	4628      	mov	r0, r5
 800b01a:	47b8      	blx	r7
 800b01c:	3001      	adds	r0, #1
 800b01e:	d10c      	bne.n	800b03a <_printf_float+0x3f2>
 800b020:	e65e      	b.n	800ace0 <_printf_float+0x98>
 800b022:	2301      	movs	r3, #1
 800b024:	465a      	mov	r2, fp
 800b026:	4631      	mov	r1, r6
 800b028:	4628      	mov	r0, r5
 800b02a:	47b8      	blx	r7
 800b02c:	3001      	adds	r0, #1
 800b02e:	f43f ae57 	beq.w	800ace0 <_printf_float+0x98>
 800b032:	f108 0801 	add.w	r8, r8, #1
 800b036:	45c8      	cmp	r8, r9
 800b038:	dbf3      	blt.n	800b022 <_printf_float+0x3da>
 800b03a:	4653      	mov	r3, sl
 800b03c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b040:	e6dc      	b.n	800adfc <_printf_float+0x1b4>
 800b042:	f04f 0800 	mov.w	r8, #0
 800b046:	f104 0b1a 	add.w	fp, r4, #26
 800b04a:	e7f4      	b.n	800b036 <_printf_float+0x3ee>
 800b04c:	2301      	movs	r3, #1
 800b04e:	4642      	mov	r2, r8
 800b050:	e7e1      	b.n	800b016 <_printf_float+0x3ce>
 800b052:	2301      	movs	r3, #1
 800b054:	464a      	mov	r2, r9
 800b056:	4631      	mov	r1, r6
 800b058:	4628      	mov	r0, r5
 800b05a:	47b8      	blx	r7
 800b05c:	3001      	adds	r0, #1
 800b05e:	f43f ae3f 	beq.w	800ace0 <_printf_float+0x98>
 800b062:	f108 0801 	add.w	r8, r8, #1
 800b066:	68e3      	ldr	r3, [r4, #12]
 800b068:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b06a:	1a5b      	subs	r3, r3, r1
 800b06c:	4543      	cmp	r3, r8
 800b06e:	dcf0      	bgt.n	800b052 <_printf_float+0x40a>
 800b070:	e6f8      	b.n	800ae64 <_printf_float+0x21c>
 800b072:	f04f 0800 	mov.w	r8, #0
 800b076:	f104 0919 	add.w	r9, r4, #25
 800b07a:	e7f4      	b.n	800b066 <_printf_float+0x41e>

0800b07c <_printf_common>:
 800b07c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b080:	4616      	mov	r6, r2
 800b082:	4698      	mov	r8, r3
 800b084:	688a      	ldr	r2, [r1, #8]
 800b086:	690b      	ldr	r3, [r1, #16]
 800b088:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b08c:	4293      	cmp	r3, r2
 800b08e:	bfb8      	it	lt
 800b090:	4613      	movlt	r3, r2
 800b092:	6033      	str	r3, [r6, #0]
 800b094:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b098:	4607      	mov	r7, r0
 800b09a:	460c      	mov	r4, r1
 800b09c:	b10a      	cbz	r2, 800b0a2 <_printf_common+0x26>
 800b09e:	3301      	adds	r3, #1
 800b0a0:	6033      	str	r3, [r6, #0]
 800b0a2:	6823      	ldr	r3, [r4, #0]
 800b0a4:	0699      	lsls	r1, r3, #26
 800b0a6:	bf42      	ittt	mi
 800b0a8:	6833      	ldrmi	r3, [r6, #0]
 800b0aa:	3302      	addmi	r3, #2
 800b0ac:	6033      	strmi	r3, [r6, #0]
 800b0ae:	6825      	ldr	r5, [r4, #0]
 800b0b0:	f015 0506 	ands.w	r5, r5, #6
 800b0b4:	d106      	bne.n	800b0c4 <_printf_common+0x48>
 800b0b6:	f104 0a19 	add.w	sl, r4, #25
 800b0ba:	68e3      	ldr	r3, [r4, #12]
 800b0bc:	6832      	ldr	r2, [r6, #0]
 800b0be:	1a9b      	subs	r3, r3, r2
 800b0c0:	42ab      	cmp	r3, r5
 800b0c2:	dc26      	bgt.n	800b112 <_printf_common+0x96>
 800b0c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b0c8:	6822      	ldr	r2, [r4, #0]
 800b0ca:	3b00      	subs	r3, #0
 800b0cc:	bf18      	it	ne
 800b0ce:	2301      	movne	r3, #1
 800b0d0:	0692      	lsls	r2, r2, #26
 800b0d2:	d42b      	bmi.n	800b12c <_printf_common+0xb0>
 800b0d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b0d8:	4641      	mov	r1, r8
 800b0da:	4638      	mov	r0, r7
 800b0dc:	47c8      	blx	r9
 800b0de:	3001      	adds	r0, #1
 800b0e0:	d01e      	beq.n	800b120 <_printf_common+0xa4>
 800b0e2:	6823      	ldr	r3, [r4, #0]
 800b0e4:	6922      	ldr	r2, [r4, #16]
 800b0e6:	f003 0306 	and.w	r3, r3, #6
 800b0ea:	2b04      	cmp	r3, #4
 800b0ec:	bf02      	ittt	eq
 800b0ee:	68e5      	ldreq	r5, [r4, #12]
 800b0f0:	6833      	ldreq	r3, [r6, #0]
 800b0f2:	1aed      	subeq	r5, r5, r3
 800b0f4:	68a3      	ldr	r3, [r4, #8]
 800b0f6:	bf0c      	ite	eq
 800b0f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b0fc:	2500      	movne	r5, #0
 800b0fe:	4293      	cmp	r3, r2
 800b100:	bfc4      	itt	gt
 800b102:	1a9b      	subgt	r3, r3, r2
 800b104:	18ed      	addgt	r5, r5, r3
 800b106:	2600      	movs	r6, #0
 800b108:	341a      	adds	r4, #26
 800b10a:	42b5      	cmp	r5, r6
 800b10c:	d11a      	bne.n	800b144 <_printf_common+0xc8>
 800b10e:	2000      	movs	r0, #0
 800b110:	e008      	b.n	800b124 <_printf_common+0xa8>
 800b112:	2301      	movs	r3, #1
 800b114:	4652      	mov	r2, sl
 800b116:	4641      	mov	r1, r8
 800b118:	4638      	mov	r0, r7
 800b11a:	47c8      	blx	r9
 800b11c:	3001      	adds	r0, #1
 800b11e:	d103      	bne.n	800b128 <_printf_common+0xac>
 800b120:	f04f 30ff 	mov.w	r0, #4294967295
 800b124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b128:	3501      	adds	r5, #1
 800b12a:	e7c6      	b.n	800b0ba <_printf_common+0x3e>
 800b12c:	18e1      	adds	r1, r4, r3
 800b12e:	1c5a      	adds	r2, r3, #1
 800b130:	2030      	movs	r0, #48	@ 0x30
 800b132:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b136:	4422      	add	r2, r4
 800b138:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b13c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b140:	3302      	adds	r3, #2
 800b142:	e7c7      	b.n	800b0d4 <_printf_common+0x58>
 800b144:	2301      	movs	r3, #1
 800b146:	4622      	mov	r2, r4
 800b148:	4641      	mov	r1, r8
 800b14a:	4638      	mov	r0, r7
 800b14c:	47c8      	blx	r9
 800b14e:	3001      	adds	r0, #1
 800b150:	d0e6      	beq.n	800b120 <_printf_common+0xa4>
 800b152:	3601      	adds	r6, #1
 800b154:	e7d9      	b.n	800b10a <_printf_common+0x8e>
	...

0800b158 <_printf_i>:
 800b158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b15c:	7e0f      	ldrb	r7, [r1, #24]
 800b15e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b160:	2f78      	cmp	r7, #120	@ 0x78
 800b162:	4691      	mov	r9, r2
 800b164:	4680      	mov	r8, r0
 800b166:	460c      	mov	r4, r1
 800b168:	469a      	mov	sl, r3
 800b16a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b16e:	d807      	bhi.n	800b180 <_printf_i+0x28>
 800b170:	2f62      	cmp	r7, #98	@ 0x62
 800b172:	d80a      	bhi.n	800b18a <_printf_i+0x32>
 800b174:	2f00      	cmp	r7, #0
 800b176:	f000 80d2 	beq.w	800b31e <_printf_i+0x1c6>
 800b17a:	2f58      	cmp	r7, #88	@ 0x58
 800b17c:	f000 80b9 	beq.w	800b2f2 <_printf_i+0x19a>
 800b180:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b184:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b188:	e03a      	b.n	800b200 <_printf_i+0xa8>
 800b18a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b18e:	2b15      	cmp	r3, #21
 800b190:	d8f6      	bhi.n	800b180 <_printf_i+0x28>
 800b192:	a101      	add	r1, pc, #4	@ (adr r1, 800b198 <_printf_i+0x40>)
 800b194:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b198:	0800b1f1 	.word	0x0800b1f1
 800b19c:	0800b205 	.word	0x0800b205
 800b1a0:	0800b181 	.word	0x0800b181
 800b1a4:	0800b181 	.word	0x0800b181
 800b1a8:	0800b181 	.word	0x0800b181
 800b1ac:	0800b181 	.word	0x0800b181
 800b1b0:	0800b205 	.word	0x0800b205
 800b1b4:	0800b181 	.word	0x0800b181
 800b1b8:	0800b181 	.word	0x0800b181
 800b1bc:	0800b181 	.word	0x0800b181
 800b1c0:	0800b181 	.word	0x0800b181
 800b1c4:	0800b305 	.word	0x0800b305
 800b1c8:	0800b22f 	.word	0x0800b22f
 800b1cc:	0800b2bf 	.word	0x0800b2bf
 800b1d0:	0800b181 	.word	0x0800b181
 800b1d4:	0800b181 	.word	0x0800b181
 800b1d8:	0800b327 	.word	0x0800b327
 800b1dc:	0800b181 	.word	0x0800b181
 800b1e0:	0800b22f 	.word	0x0800b22f
 800b1e4:	0800b181 	.word	0x0800b181
 800b1e8:	0800b181 	.word	0x0800b181
 800b1ec:	0800b2c7 	.word	0x0800b2c7
 800b1f0:	6833      	ldr	r3, [r6, #0]
 800b1f2:	1d1a      	adds	r2, r3, #4
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	6032      	str	r2, [r6, #0]
 800b1f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b1fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b200:	2301      	movs	r3, #1
 800b202:	e09d      	b.n	800b340 <_printf_i+0x1e8>
 800b204:	6833      	ldr	r3, [r6, #0]
 800b206:	6820      	ldr	r0, [r4, #0]
 800b208:	1d19      	adds	r1, r3, #4
 800b20a:	6031      	str	r1, [r6, #0]
 800b20c:	0606      	lsls	r6, r0, #24
 800b20e:	d501      	bpl.n	800b214 <_printf_i+0xbc>
 800b210:	681d      	ldr	r5, [r3, #0]
 800b212:	e003      	b.n	800b21c <_printf_i+0xc4>
 800b214:	0645      	lsls	r5, r0, #25
 800b216:	d5fb      	bpl.n	800b210 <_printf_i+0xb8>
 800b218:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b21c:	2d00      	cmp	r5, #0
 800b21e:	da03      	bge.n	800b228 <_printf_i+0xd0>
 800b220:	232d      	movs	r3, #45	@ 0x2d
 800b222:	426d      	negs	r5, r5
 800b224:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b228:	4859      	ldr	r0, [pc, #356]	@ (800b390 <_printf_i+0x238>)
 800b22a:	230a      	movs	r3, #10
 800b22c:	e011      	b.n	800b252 <_printf_i+0xfa>
 800b22e:	6821      	ldr	r1, [r4, #0]
 800b230:	6833      	ldr	r3, [r6, #0]
 800b232:	0608      	lsls	r0, r1, #24
 800b234:	f853 5b04 	ldr.w	r5, [r3], #4
 800b238:	d402      	bmi.n	800b240 <_printf_i+0xe8>
 800b23a:	0649      	lsls	r1, r1, #25
 800b23c:	bf48      	it	mi
 800b23e:	b2ad      	uxthmi	r5, r5
 800b240:	2f6f      	cmp	r7, #111	@ 0x6f
 800b242:	4853      	ldr	r0, [pc, #332]	@ (800b390 <_printf_i+0x238>)
 800b244:	6033      	str	r3, [r6, #0]
 800b246:	bf14      	ite	ne
 800b248:	230a      	movne	r3, #10
 800b24a:	2308      	moveq	r3, #8
 800b24c:	2100      	movs	r1, #0
 800b24e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b252:	6866      	ldr	r6, [r4, #4]
 800b254:	60a6      	str	r6, [r4, #8]
 800b256:	2e00      	cmp	r6, #0
 800b258:	bfa2      	ittt	ge
 800b25a:	6821      	ldrge	r1, [r4, #0]
 800b25c:	f021 0104 	bicge.w	r1, r1, #4
 800b260:	6021      	strge	r1, [r4, #0]
 800b262:	b90d      	cbnz	r5, 800b268 <_printf_i+0x110>
 800b264:	2e00      	cmp	r6, #0
 800b266:	d04b      	beq.n	800b300 <_printf_i+0x1a8>
 800b268:	4616      	mov	r6, r2
 800b26a:	fbb5 f1f3 	udiv	r1, r5, r3
 800b26e:	fb03 5711 	mls	r7, r3, r1, r5
 800b272:	5dc7      	ldrb	r7, [r0, r7]
 800b274:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b278:	462f      	mov	r7, r5
 800b27a:	42bb      	cmp	r3, r7
 800b27c:	460d      	mov	r5, r1
 800b27e:	d9f4      	bls.n	800b26a <_printf_i+0x112>
 800b280:	2b08      	cmp	r3, #8
 800b282:	d10b      	bne.n	800b29c <_printf_i+0x144>
 800b284:	6823      	ldr	r3, [r4, #0]
 800b286:	07df      	lsls	r7, r3, #31
 800b288:	d508      	bpl.n	800b29c <_printf_i+0x144>
 800b28a:	6923      	ldr	r3, [r4, #16]
 800b28c:	6861      	ldr	r1, [r4, #4]
 800b28e:	4299      	cmp	r1, r3
 800b290:	bfde      	ittt	le
 800b292:	2330      	movle	r3, #48	@ 0x30
 800b294:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b298:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b29c:	1b92      	subs	r2, r2, r6
 800b29e:	6122      	str	r2, [r4, #16]
 800b2a0:	f8cd a000 	str.w	sl, [sp]
 800b2a4:	464b      	mov	r3, r9
 800b2a6:	aa03      	add	r2, sp, #12
 800b2a8:	4621      	mov	r1, r4
 800b2aa:	4640      	mov	r0, r8
 800b2ac:	f7ff fee6 	bl	800b07c <_printf_common>
 800b2b0:	3001      	adds	r0, #1
 800b2b2:	d14a      	bne.n	800b34a <_printf_i+0x1f2>
 800b2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b8:	b004      	add	sp, #16
 800b2ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2be:	6823      	ldr	r3, [r4, #0]
 800b2c0:	f043 0320 	orr.w	r3, r3, #32
 800b2c4:	6023      	str	r3, [r4, #0]
 800b2c6:	4833      	ldr	r0, [pc, #204]	@ (800b394 <_printf_i+0x23c>)
 800b2c8:	2778      	movs	r7, #120	@ 0x78
 800b2ca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b2ce:	6823      	ldr	r3, [r4, #0]
 800b2d0:	6831      	ldr	r1, [r6, #0]
 800b2d2:	061f      	lsls	r7, r3, #24
 800b2d4:	f851 5b04 	ldr.w	r5, [r1], #4
 800b2d8:	d402      	bmi.n	800b2e0 <_printf_i+0x188>
 800b2da:	065f      	lsls	r7, r3, #25
 800b2dc:	bf48      	it	mi
 800b2de:	b2ad      	uxthmi	r5, r5
 800b2e0:	6031      	str	r1, [r6, #0]
 800b2e2:	07d9      	lsls	r1, r3, #31
 800b2e4:	bf44      	itt	mi
 800b2e6:	f043 0320 	orrmi.w	r3, r3, #32
 800b2ea:	6023      	strmi	r3, [r4, #0]
 800b2ec:	b11d      	cbz	r5, 800b2f6 <_printf_i+0x19e>
 800b2ee:	2310      	movs	r3, #16
 800b2f0:	e7ac      	b.n	800b24c <_printf_i+0xf4>
 800b2f2:	4827      	ldr	r0, [pc, #156]	@ (800b390 <_printf_i+0x238>)
 800b2f4:	e7e9      	b.n	800b2ca <_printf_i+0x172>
 800b2f6:	6823      	ldr	r3, [r4, #0]
 800b2f8:	f023 0320 	bic.w	r3, r3, #32
 800b2fc:	6023      	str	r3, [r4, #0]
 800b2fe:	e7f6      	b.n	800b2ee <_printf_i+0x196>
 800b300:	4616      	mov	r6, r2
 800b302:	e7bd      	b.n	800b280 <_printf_i+0x128>
 800b304:	6833      	ldr	r3, [r6, #0]
 800b306:	6825      	ldr	r5, [r4, #0]
 800b308:	6961      	ldr	r1, [r4, #20]
 800b30a:	1d18      	adds	r0, r3, #4
 800b30c:	6030      	str	r0, [r6, #0]
 800b30e:	062e      	lsls	r6, r5, #24
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	d501      	bpl.n	800b318 <_printf_i+0x1c0>
 800b314:	6019      	str	r1, [r3, #0]
 800b316:	e002      	b.n	800b31e <_printf_i+0x1c6>
 800b318:	0668      	lsls	r0, r5, #25
 800b31a:	d5fb      	bpl.n	800b314 <_printf_i+0x1bc>
 800b31c:	8019      	strh	r1, [r3, #0]
 800b31e:	2300      	movs	r3, #0
 800b320:	6123      	str	r3, [r4, #16]
 800b322:	4616      	mov	r6, r2
 800b324:	e7bc      	b.n	800b2a0 <_printf_i+0x148>
 800b326:	6833      	ldr	r3, [r6, #0]
 800b328:	1d1a      	adds	r2, r3, #4
 800b32a:	6032      	str	r2, [r6, #0]
 800b32c:	681e      	ldr	r6, [r3, #0]
 800b32e:	6862      	ldr	r2, [r4, #4]
 800b330:	2100      	movs	r1, #0
 800b332:	4630      	mov	r0, r6
 800b334:	f7f4 ffdc 	bl	80002f0 <memchr>
 800b338:	b108      	cbz	r0, 800b33e <_printf_i+0x1e6>
 800b33a:	1b80      	subs	r0, r0, r6
 800b33c:	6060      	str	r0, [r4, #4]
 800b33e:	6863      	ldr	r3, [r4, #4]
 800b340:	6123      	str	r3, [r4, #16]
 800b342:	2300      	movs	r3, #0
 800b344:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b348:	e7aa      	b.n	800b2a0 <_printf_i+0x148>
 800b34a:	6923      	ldr	r3, [r4, #16]
 800b34c:	4632      	mov	r2, r6
 800b34e:	4649      	mov	r1, r9
 800b350:	4640      	mov	r0, r8
 800b352:	47d0      	blx	sl
 800b354:	3001      	adds	r0, #1
 800b356:	d0ad      	beq.n	800b2b4 <_printf_i+0x15c>
 800b358:	6823      	ldr	r3, [r4, #0]
 800b35a:	079b      	lsls	r3, r3, #30
 800b35c:	d413      	bmi.n	800b386 <_printf_i+0x22e>
 800b35e:	68e0      	ldr	r0, [r4, #12]
 800b360:	9b03      	ldr	r3, [sp, #12]
 800b362:	4298      	cmp	r0, r3
 800b364:	bfb8      	it	lt
 800b366:	4618      	movlt	r0, r3
 800b368:	e7a6      	b.n	800b2b8 <_printf_i+0x160>
 800b36a:	2301      	movs	r3, #1
 800b36c:	4632      	mov	r2, r6
 800b36e:	4649      	mov	r1, r9
 800b370:	4640      	mov	r0, r8
 800b372:	47d0      	blx	sl
 800b374:	3001      	adds	r0, #1
 800b376:	d09d      	beq.n	800b2b4 <_printf_i+0x15c>
 800b378:	3501      	adds	r5, #1
 800b37a:	68e3      	ldr	r3, [r4, #12]
 800b37c:	9903      	ldr	r1, [sp, #12]
 800b37e:	1a5b      	subs	r3, r3, r1
 800b380:	42ab      	cmp	r3, r5
 800b382:	dcf2      	bgt.n	800b36a <_printf_i+0x212>
 800b384:	e7eb      	b.n	800b35e <_printf_i+0x206>
 800b386:	2500      	movs	r5, #0
 800b388:	f104 0619 	add.w	r6, r4, #25
 800b38c:	e7f5      	b.n	800b37a <_printf_i+0x222>
 800b38e:	bf00      	nop
 800b390:	0800f2ca 	.word	0x0800f2ca
 800b394:	0800f2db 	.word	0x0800f2db

0800b398 <_scanf_float>:
 800b398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b39c:	b087      	sub	sp, #28
 800b39e:	4617      	mov	r7, r2
 800b3a0:	9303      	str	r3, [sp, #12]
 800b3a2:	688b      	ldr	r3, [r1, #8]
 800b3a4:	1e5a      	subs	r2, r3, #1
 800b3a6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b3aa:	bf81      	itttt	hi
 800b3ac:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b3b0:	eb03 0b05 	addhi.w	fp, r3, r5
 800b3b4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b3b8:	608b      	strhi	r3, [r1, #8]
 800b3ba:	680b      	ldr	r3, [r1, #0]
 800b3bc:	460a      	mov	r2, r1
 800b3be:	f04f 0500 	mov.w	r5, #0
 800b3c2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b3c6:	f842 3b1c 	str.w	r3, [r2], #28
 800b3ca:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b3ce:	4680      	mov	r8, r0
 800b3d0:	460c      	mov	r4, r1
 800b3d2:	bf98      	it	ls
 800b3d4:	f04f 0b00 	movls.w	fp, #0
 800b3d8:	9201      	str	r2, [sp, #4]
 800b3da:	4616      	mov	r6, r2
 800b3dc:	46aa      	mov	sl, r5
 800b3de:	46a9      	mov	r9, r5
 800b3e0:	9502      	str	r5, [sp, #8]
 800b3e2:	68a2      	ldr	r2, [r4, #8]
 800b3e4:	b152      	cbz	r2, 800b3fc <_scanf_float+0x64>
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	781b      	ldrb	r3, [r3, #0]
 800b3ea:	2b4e      	cmp	r3, #78	@ 0x4e
 800b3ec:	d864      	bhi.n	800b4b8 <_scanf_float+0x120>
 800b3ee:	2b40      	cmp	r3, #64	@ 0x40
 800b3f0:	d83c      	bhi.n	800b46c <_scanf_float+0xd4>
 800b3f2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b3f6:	b2c8      	uxtb	r0, r1
 800b3f8:	280e      	cmp	r0, #14
 800b3fa:	d93a      	bls.n	800b472 <_scanf_float+0xda>
 800b3fc:	f1b9 0f00 	cmp.w	r9, #0
 800b400:	d003      	beq.n	800b40a <_scanf_float+0x72>
 800b402:	6823      	ldr	r3, [r4, #0]
 800b404:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b408:	6023      	str	r3, [r4, #0]
 800b40a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b40e:	f1ba 0f01 	cmp.w	sl, #1
 800b412:	f200 8117 	bhi.w	800b644 <_scanf_float+0x2ac>
 800b416:	9b01      	ldr	r3, [sp, #4]
 800b418:	429e      	cmp	r6, r3
 800b41a:	f200 8108 	bhi.w	800b62e <_scanf_float+0x296>
 800b41e:	2001      	movs	r0, #1
 800b420:	b007      	add	sp, #28
 800b422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b426:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b42a:	2a0d      	cmp	r2, #13
 800b42c:	d8e6      	bhi.n	800b3fc <_scanf_float+0x64>
 800b42e:	a101      	add	r1, pc, #4	@ (adr r1, 800b434 <_scanf_float+0x9c>)
 800b430:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b434:	0800b57b 	.word	0x0800b57b
 800b438:	0800b3fd 	.word	0x0800b3fd
 800b43c:	0800b3fd 	.word	0x0800b3fd
 800b440:	0800b3fd 	.word	0x0800b3fd
 800b444:	0800b5db 	.word	0x0800b5db
 800b448:	0800b5b3 	.word	0x0800b5b3
 800b44c:	0800b3fd 	.word	0x0800b3fd
 800b450:	0800b3fd 	.word	0x0800b3fd
 800b454:	0800b589 	.word	0x0800b589
 800b458:	0800b3fd 	.word	0x0800b3fd
 800b45c:	0800b3fd 	.word	0x0800b3fd
 800b460:	0800b3fd 	.word	0x0800b3fd
 800b464:	0800b3fd 	.word	0x0800b3fd
 800b468:	0800b541 	.word	0x0800b541
 800b46c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b470:	e7db      	b.n	800b42a <_scanf_float+0x92>
 800b472:	290e      	cmp	r1, #14
 800b474:	d8c2      	bhi.n	800b3fc <_scanf_float+0x64>
 800b476:	a001      	add	r0, pc, #4	@ (adr r0, 800b47c <_scanf_float+0xe4>)
 800b478:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b47c:	0800b531 	.word	0x0800b531
 800b480:	0800b3fd 	.word	0x0800b3fd
 800b484:	0800b531 	.word	0x0800b531
 800b488:	0800b5c7 	.word	0x0800b5c7
 800b48c:	0800b3fd 	.word	0x0800b3fd
 800b490:	0800b4d9 	.word	0x0800b4d9
 800b494:	0800b517 	.word	0x0800b517
 800b498:	0800b517 	.word	0x0800b517
 800b49c:	0800b517 	.word	0x0800b517
 800b4a0:	0800b517 	.word	0x0800b517
 800b4a4:	0800b517 	.word	0x0800b517
 800b4a8:	0800b517 	.word	0x0800b517
 800b4ac:	0800b517 	.word	0x0800b517
 800b4b0:	0800b517 	.word	0x0800b517
 800b4b4:	0800b517 	.word	0x0800b517
 800b4b8:	2b6e      	cmp	r3, #110	@ 0x6e
 800b4ba:	d809      	bhi.n	800b4d0 <_scanf_float+0x138>
 800b4bc:	2b60      	cmp	r3, #96	@ 0x60
 800b4be:	d8b2      	bhi.n	800b426 <_scanf_float+0x8e>
 800b4c0:	2b54      	cmp	r3, #84	@ 0x54
 800b4c2:	d07b      	beq.n	800b5bc <_scanf_float+0x224>
 800b4c4:	2b59      	cmp	r3, #89	@ 0x59
 800b4c6:	d199      	bne.n	800b3fc <_scanf_float+0x64>
 800b4c8:	2d07      	cmp	r5, #7
 800b4ca:	d197      	bne.n	800b3fc <_scanf_float+0x64>
 800b4cc:	2508      	movs	r5, #8
 800b4ce:	e02c      	b.n	800b52a <_scanf_float+0x192>
 800b4d0:	2b74      	cmp	r3, #116	@ 0x74
 800b4d2:	d073      	beq.n	800b5bc <_scanf_float+0x224>
 800b4d4:	2b79      	cmp	r3, #121	@ 0x79
 800b4d6:	e7f6      	b.n	800b4c6 <_scanf_float+0x12e>
 800b4d8:	6821      	ldr	r1, [r4, #0]
 800b4da:	05c8      	lsls	r0, r1, #23
 800b4dc:	d51b      	bpl.n	800b516 <_scanf_float+0x17e>
 800b4de:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b4e2:	6021      	str	r1, [r4, #0]
 800b4e4:	f109 0901 	add.w	r9, r9, #1
 800b4e8:	f1bb 0f00 	cmp.w	fp, #0
 800b4ec:	d003      	beq.n	800b4f6 <_scanf_float+0x15e>
 800b4ee:	3201      	adds	r2, #1
 800b4f0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b4f4:	60a2      	str	r2, [r4, #8]
 800b4f6:	68a3      	ldr	r3, [r4, #8]
 800b4f8:	3b01      	subs	r3, #1
 800b4fa:	60a3      	str	r3, [r4, #8]
 800b4fc:	6923      	ldr	r3, [r4, #16]
 800b4fe:	3301      	adds	r3, #1
 800b500:	6123      	str	r3, [r4, #16]
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	3b01      	subs	r3, #1
 800b506:	2b00      	cmp	r3, #0
 800b508:	607b      	str	r3, [r7, #4]
 800b50a:	f340 8087 	ble.w	800b61c <_scanf_float+0x284>
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	3301      	adds	r3, #1
 800b512:	603b      	str	r3, [r7, #0]
 800b514:	e765      	b.n	800b3e2 <_scanf_float+0x4a>
 800b516:	eb1a 0105 	adds.w	r1, sl, r5
 800b51a:	f47f af6f 	bne.w	800b3fc <_scanf_float+0x64>
 800b51e:	6822      	ldr	r2, [r4, #0]
 800b520:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b524:	6022      	str	r2, [r4, #0]
 800b526:	460d      	mov	r5, r1
 800b528:	468a      	mov	sl, r1
 800b52a:	f806 3b01 	strb.w	r3, [r6], #1
 800b52e:	e7e2      	b.n	800b4f6 <_scanf_float+0x15e>
 800b530:	6822      	ldr	r2, [r4, #0]
 800b532:	0610      	lsls	r0, r2, #24
 800b534:	f57f af62 	bpl.w	800b3fc <_scanf_float+0x64>
 800b538:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b53c:	6022      	str	r2, [r4, #0]
 800b53e:	e7f4      	b.n	800b52a <_scanf_float+0x192>
 800b540:	f1ba 0f00 	cmp.w	sl, #0
 800b544:	d10e      	bne.n	800b564 <_scanf_float+0x1cc>
 800b546:	f1b9 0f00 	cmp.w	r9, #0
 800b54a:	d10e      	bne.n	800b56a <_scanf_float+0x1d2>
 800b54c:	6822      	ldr	r2, [r4, #0]
 800b54e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b552:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b556:	d108      	bne.n	800b56a <_scanf_float+0x1d2>
 800b558:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b55c:	6022      	str	r2, [r4, #0]
 800b55e:	f04f 0a01 	mov.w	sl, #1
 800b562:	e7e2      	b.n	800b52a <_scanf_float+0x192>
 800b564:	f1ba 0f02 	cmp.w	sl, #2
 800b568:	d055      	beq.n	800b616 <_scanf_float+0x27e>
 800b56a:	2d01      	cmp	r5, #1
 800b56c:	d002      	beq.n	800b574 <_scanf_float+0x1dc>
 800b56e:	2d04      	cmp	r5, #4
 800b570:	f47f af44 	bne.w	800b3fc <_scanf_float+0x64>
 800b574:	3501      	adds	r5, #1
 800b576:	b2ed      	uxtb	r5, r5
 800b578:	e7d7      	b.n	800b52a <_scanf_float+0x192>
 800b57a:	f1ba 0f01 	cmp.w	sl, #1
 800b57e:	f47f af3d 	bne.w	800b3fc <_scanf_float+0x64>
 800b582:	f04f 0a02 	mov.w	sl, #2
 800b586:	e7d0      	b.n	800b52a <_scanf_float+0x192>
 800b588:	b97d      	cbnz	r5, 800b5aa <_scanf_float+0x212>
 800b58a:	f1b9 0f00 	cmp.w	r9, #0
 800b58e:	f47f af38 	bne.w	800b402 <_scanf_float+0x6a>
 800b592:	6822      	ldr	r2, [r4, #0]
 800b594:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b598:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b59c:	f040 8101 	bne.w	800b7a2 <_scanf_float+0x40a>
 800b5a0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b5a4:	6022      	str	r2, [r4, #0]
 800b5a6:	2501      	movs	r5, #1
 800b5a8:	e7bf      	b.n	800b52a <_scanf_float+0x192>
 800b5aa:	2d03      	cmp	r5, #3
 800b5ac:	d0e2      	beq.n	800b574 <_scanf_float+0x1dc>
 800b5ae:	2d05      	cmp	r5, #5
 800b5b0:	e7de      	b.n	800b570 <_scanf_float+0x1d8>
 800b5b2:	2d02      	cmp	r5, #2
 800b5b4:	f47f af22 	bne.w	800b3fc <_scanf_float+0x64>
 800b5b8:	2503      	movs	r5, #3
 800b5ba:	e7b6      	b.n	800b52a <_scanf_float+0x192>
 800b5bc:	2d06      	cmp	r5, #6
 800b5be:	f47f af1d 	bne.w	800b3fc <_scanf_float+0x64>
 800b5c2:	2507      	movs	r5, #7
 800b5c4:	e7b1      	b.n	800b52a <_scanf_float+0x192>
 800b5c6:	6822      	ldr	r2, [r4, #0]
 800b5c8:	0591      	lsls	r1, r2, #22
 800b5ca:	f57f af17 	bpl.w	800b3fc <_scanf_float+0x64>
 800b5ce:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b5d2:	6022      	str	r2, [r4, #0]
 800b5d4:	f8cd 9008 	str.w	r9, [sp, #8]
 800b5d8:	e7a7      	b.n	800b52a <_scanf_float+0x192>
 800b5da:	6822      	ldr	r2, [r4, #0]
 800b5dc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b5e0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b5e4:	d006      	beq.n	800b5f4 <_scanf_float+0x25c>
 800b5e6:	0550      	lsls	r0, r2, #21
 800b5e8:	f57f af08 	bpl.w	800b3fc <_scanf_float+0x64>
 800b5ec:	f1b9 0f00 	cmp.w	r9, #0
 800b5f0:	f000 80d7 	beq.w	800b7a2 <_scanf_float+0x40a>
 800b5f4:	0591      	lsls	r1, r2, #22
 800b5f6:	bf58      	it	pl
 800b5f8:	9902      	ldrpl	r1, [sp, #8]
 800b5fa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b5fe:	bf58      	it	pl
 800b600:	eba9 0101 	subpl.w	r1, r9, r1
 800b604:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b608:	bf58      	it	pl
 800b60a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b60e:	6022      	str	r2, [r4, #0]
 800b610:	f04f 0900 	mov.w	r9, #0
 800b614:	e789      	b.n	800b52a <_scanf_float+0x192>
 800b616:	f04f 0a03 	mov.w	sl, #3
 800b61a:	e786      	b.n	800b52a <_scanf_float+0x192>
 800b61c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b620:	4639      	mov	r1, r7
 800b622:	4640      	mov	r0, r8
 800b624:	4798      	blx	r3
 800b626:	2800      	cmp	r0, #0
 800b628:	f43f aedb 	beq.w	800b3e2 <_scanf_float+0x4a>
 800b62c:	e6e6      	b.n	800b3fc <_scanf_float+0x64>
 800b62e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b632:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b636:	463a      	mov	r2, r7
 800b638:	4640      	mov	r0, r8
 800b63a:	4798      	blx	r3
 800b63c:	6923      	ldr	r3, [r4, #16]
 800b63e:	3b01      	subs	r3, #1
 800b640:	6123      	str	r3, [r4, #16]
 800b642:	e6e8      	b.n	800b416 <_scanf_float+0x7e>
 800b644:	1e6b      	subs	r3, r5, #1
 800b646:	2b06      	cmp	r3, #6
 800b648:	d824      	bhi.n	800b694 <_scanf_float+0x2fc>
 800b64a:	2d02      	cmp	r5, #2
 800b64c:	d836      	bhi.n	800b6bc <_scanf_float+0x324>
 800b64e:	9b01      	ldr	r3, [sp, #4]
 800b650:	429e      	cmp	r6, r3
 800b652:	f67f aee4 	bls.w	800b41e <_scanf_float+0x86>
 800b656:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b65a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b65e:	463a      	mov	r2, r7
 800b660:	4640      	mov	r0, r8
 800b662:	4798      	blx	r3
 800b664:	6923      	ldr	r3, [r4, #16]
 800b666:	3b01      	subs	r3, #1
 800b668:	6123      	str	r3, [r4, #16]
 800b66a:	e7f0      	b.n	800b64e <_scanf_float+0x2b6>
 800b66c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b670:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b674:	463a      	mov	r2, r7
 800b676:	4640      	mov	r0, r8
 800b678:	4798      	blx	r3
 800b67a:	6923      	ldr	r3, [r4, #16]
 800b67c:	3b01      	subs	r3, #1
 800b67e:	6123      	str	r3, [r4, #16]
 800b680:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b684:	fa5f fa8a 	uxtb.w	sl, sl
 800b688:	f1ba 0f02 	cmp.w	sl, #2
 800b68c:	d1ee      	bne.n	800b66c <_scanf_float+0x2d4>
 800b68e:	3d03      	subs	r5, #3
 800b690:	b2ed      	uxtb	r5, r5
 800b692:	1b76      	subs	r6, r6, r5
 800b694:	6823      	ldr	r3, [r4, #0]
 800b696:	05da      	lsls	r2, r3, #23
 800b698:	d530      	bpl.n	800b6fc <_scanf_float+0x364>
 800b69a:	055b      	lsls	r3, r3, #21
 800b69c:	d511      	bpl.n	800b6c2 <_scanf_float+0x32a>
 800b69e:	9b01      	ldr	r3, [sp, #4]
 800b6a0:	429e      	cmp	r6, r3
 800b6a2:	f67f aebc 	bls.w	800b41e <_scanf_float+0x86>
 800b6a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b6aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b6ae:	463a      	mov	r2, r7
 800b6b0:	4640      	mov	r0, r8
 800b6b2:	4798      	blx	r3
 800b6b4:	6923      	ldr	r3, [r4, #16]
 800b6b6:	3b01      	subs	r3, #1
 800b6b8:	6123      	str	r3, [r4, #16]
 800b6ba:	e7f0      	b.n	800b69e <_scanf_float+0x306>
 800b6bc:	46aa      	mov	sl, r5
 800b6be:	46b3      	mov	fp, r6
 800b6c0:	e7de      	b.n	800b680 <_scanf_float+0x2e8>
 800b6c2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b6c6:	6923      	ldr	r3, [r4, #16]
 800b6c8:	2965      	cmp	r1, #101	@ 0x65
 800b6ca:	f103 33ff 	add.w	r3, r3, #4294967295
 800b6ce:	f106 35ff 	add.w	r5, r6, #4294967295
 800b6d2:	6123      	str	r3, [r4, #16]
 800b6d4:	d00c      	beq.n	800b6f0 <_scanf_float+0x358>
 800b6d6:	2945      	cmp	r1, #69	@ 0x45
 800b6d8:	d00a      	beq.n	800b6f0 <_scanf_float+0x358>
 800b6da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b6de:	463a      	mov	r2, r7
 800b6e0:	4640      	mov	r0, r8
 800b6e2:	4798      	blx	r3
 800b6e4:	6923      	ldr	r3, [r4, #16]
 800b6e6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b6ea:	3b01      	subs	r3, #1
 800b6ec:	1eb5      	subs	r5, r6, #2
 800b6ee:	6123      	str	r3, [r4, #16]
 800b6f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b6f4:	463a      	mov	r2, r7
 800b6f6:	4640      	mov	r0, r8
 800b6f8:	4798      	blx	r3
 800b6fa:	462e      	mov	r6, r5
 800b6fc:	6822      	ldr	r2, [r4, #0]
 800b6fe:	f012 0210 	ands.w	r2, r2, #16
 800b702:	d001      	beq.n	800b708 <_scanf_float+0x370>
 800b704:	2000      	movs	r0, #0
 800b706:	e68b      	b.n	800b420 <_scanf_float+0x88>
 800b708:	7032      	strb	r2, [r6, #0]
 800b70a:	6823      	ldr	r3, [r4, #0]
 800b70c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b714:	d11a      	bne.n	800b74c <_scanf_float+0x3b4>
 800b716:	9b02      	ldr	r3, [sp, #8]
 800b718:	454b      	cmp	r3, r9
 800b71a:	eba3 0209 	sub.w	r2, r3, r9
 800b71e:	d121      	bne.n	800b764 <_scanf_float+0x3cc>
 800b720:	9901      	ldr	r1, [sp, #4]
 800b722:	2200      	movs	r2, #0
 800b724:	4640      	mov	r0, r8
 800b726:	f002 fc49 	bl	800dfbc <_strtod_r>
 800b72a:	9b03      	ldr	r3, [sp, #12]
 800b72c:	6821      	ldr	r1, [r4, #0]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f011 0f02 	tst.w	r1, #2
 800b734:	f103 0204 	add.w	r2, r3, #4
 800b738:	d01f      	beq.n	800b77a <_scanf_float+0x3e2>
 800b73a:	9903      	ldr	r1, [sp, #12]
 800b73c:	600a      	str	r2, [r1, #0]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	ed83 0b00 	vstr	d0, [r3]
 800b744:	68e3      	ldr	r3, [r4, #12]
 800b746:	3301      	adds	r3, #1
 800b748:	60e3      	str	r3, [r4, #12]
 800b74a:	e7db      	b.n	800b704 <_scanf_float+0x36c>
 800b74c:	9b04      	ldr	r3, [sp, #16]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d0e6      	beq.n	800b720 <_scanf_float+0x388>
 800b752:	9905      	ldr	r1, [sp, #20]
 800b754:	230a      	movs	r3, #10
 800b756:	3101      	adds	r1, #1
 800b758:	4640      	mov	r0, r8
 800b75a:	f002 fcaf 	bl	800e0bc <_strtol_r>
 800b75e:	9b04      	ldr	r3, [sp, #16]
 800b760:	9e05      	ldr	r6, [sp, #20]
 800b762:	1ac2      	subs	r2, r0, r3
 800b764:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b768:	429e      	cmp	r6, r3
 800b76a:	bf28      	it	cs
 800b76c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b770:	490d      	ldr	r1, [pc, #52]	@ (800b7a8 <_scanf_float+0x410>)
 800b772:	4630      	mov	r0, r6
 800b774:	f000 f960 	bl	800ba38 <siprintf>
 800b778:	e7d2      	b.n	800b720 <_scanf_float+0x388>
 800b77a:	f011 0f04 	tst.w	r1, #4
 800b77e:	9903      	ldr	r1, [sp, #12]
 800b780:	600a      	str	r2, [r1, #0]
 800b782:	d1dc      	bne.n	800b73e <_scanf_float+0x3a6>
 800b784:	eeb4 0b40 	vcmp.f64	d0, d0
 800b788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b78c:	681d      	ldr	r5, [r3, #0]
 800b78e:	d705      	bvc.n	800b79c <_scanf_float+0x404>
 800b790:	4806      	ldr	r0, [pc, #24]	@ (800b7ac <_scanf_float+0x414>)
 800b792:	f000 fb81 	bl	800be98 <nanf>
 800b796:	ed85 0a00 	vstr	s0, [r5]
 800b79a:	e7d3      	b.n	800b744 <_scanf_float+0x3ac>
 800b79c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800b7a0:	e7f9      	b.n	800b796 <_scanf_float+0x3fe>
 800b7a2:	f04f 0900 	mov.w	r9, #0
 800b7a6:	e630      	b.n	800b40a <_scanf_float+0x72>
 800b7a8:	0800f2ec 	.word	0x0800f2ec
 800b7ac:	0800f2b7 	.word	0x0800f2b7

0800b7b0 <std>:
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	b510      	push	{r4, lr}
 800b7b4:	4604      	mov	r4, r0
 800b7b6:	e9c0 3300 	strd	r3, r3, [r0]
 800b7ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b7be:	6083      	str	r3, [r0, #8]
 800b7c0:	8181      	strh	r1, [r0, #12]
 800b7c2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b7c4:	81c2      	strh	r2, [r0, #14]
 800b7c6:	6183      	str	r3, [r0, #24]
 800b7c8:	4619      	mov	r1, r3
 800b7ca:	2208      	movs	r2, #8
 800b7cc:	305c      	adds	r0, #92	@ 0x5c
 800b7ce:	f000 fa2b 	bl	800bc28 <memset>
 800b7d2:	4b0d      	ldr	r3, [pc, #52]	@ (800b808 <std+0x58>)
 800b7d4:	6263      	str	r3, [r4, #36]	@ 0x24
 800b7d6:	4b0d      	ldr	r3, [pc, #52]	@ (800b80c <std+0x5c>)
 800b7d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b7da:	4b0d      	ldr	r3, [pc, #52]	@ (800b810 <std+0x60>)
 800b7dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b7de:	4b0d      	ldr	r3, [pc, #52]	@ (800b814 <std+0x64>)
 800b7e0:	6323      	str	r3, [r4, #48]	@ 0x30
 800b7e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b818 <std+0x68>)
 800b7e4:	6224      	str	r4, [r4, #32]
 800b7e6:	429c      	cmp	r4, r3
 800b7e8:	d006      	beq.n	800b7f8 <std+0x48>
 800b7ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b7ee:	4294      	cmp	r4, r2
 800b7f0:	d002      	beq.n	800b7f8 <std+0x48>
 800b7f2:	33d0      	adds	r3, #208	@ 0xd0
 800b7f4:	429c      	cmp	r4, r3
 800b7f6:	d105      	bne.n	800b804 <std+0x54>
 800b7f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b7fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b800:	f000 bb38 	b.w	800be74 <__retarget_lock_init_recursive>
 800b804:	bd10      	pop	{r4, pc}
 800b806:	bf00      	nop
 800b808:	0800ba79 	.word	0x0800ba79
 800b80c:	0800ba9b 	.word	0x0800ba9b
 800b810:	0800bad3 	.word	0x0800bad3
 800b814:	0800baf7 	.word	0x0800baf7
 800b818:	24004d48 	.word	0x24004d48

0800b81c <stdio_exit_handler>:
 800b81c:	4a02      	ldr	r2, [pc, #8]	@ (800b828 <stdio_exit_handler+0xc>)
 800b81e:	4903      	ldr	r1, [pc, #12]	@ (800b82c <stdio_exit_handler+0x10>)
 800b820:	4803      	ldr	r0, [pc, #12]	@ (800b830 <stdio_exit_handler+0x14>)
 800b822:	f000 b87b 	b.w	800b91c <_fwalk_sglue>
 800b826:	bf00      	nop
 800b828:	24000014 	.word	0x24000014
 800b82c:	0800e6fd 	.word	0x0800e6fd
 800b830:	24000024 	.word	0x24000024

0800b834 <cleanup_stdio>:
 800b834:	6841      	ldr	r1, [r0, #4]
 800b836:	4b0c      	ldr	r3, [pc, #48]	@ (800b868 <cleanup_stdio+0x34>)
 800b838:	4299      	cmp	r1, r3
 800b83a:	b510      	push	{r4, lr}
 800b83c:	4604      	mov	r4, r0
 800b83e:	d001      	beq.n	800b844 <cleanup_stdio+0x10>
 800b840:	f002 ff5c 	bl	800e6fc <_fflush_r>
 800b844:	68a1      	ldr	r1, [r4, #8]
 800b846:	4b09      	ldr	r3, [pc, #36]	@ (800b86c <cleanup_stdio+0x38>)
 800b848:	4299      	cmp	r1, r3
 800b84a:	d002      	beq.n	800b852 <cleanup_stdio+0x1e>
 800b84c:	4620      	mov	r0, r4
 800b84e:	f002 ff55 	bl	800e6fc <_fflush_r>
 800b852:	68e1      	ldr	r1, [r4, #12]
 800b854:	4b06      	ldr	r3, [pc, #24]	@ (800b870 <cleanup_stdio+0x3c>)
 800b856:	4299      	cmp	r1, r3
 800b858:	d004      	beq.n	800b864 <cleanup_stdio+0x30>
 800b85a:	4620      	mov	r0, r4
 800b85c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b860:	f002 bf4c 	b.w	800e6fc <_fflush_r>
 800b864:	bd10      	pop	{r4, pc}
 800b866:	bf00      	nop
 800b868:	24004d48 	.word	0x24004d48
 800b86c:	24004db0 	.word	0x24004db0
 800b870:	24004e18 	.word	0x24004e18

0800b874 <global_stdio_init.part.0>:
 800b874:	b510      	push	{r4, lr}
 800b876:	4b0b      	ldr	r3, [pc, #44]	@ (800b8a4 <global_stdio_init.part.0+0x30>)
 800b878:	4c0b      	ldr	r4, [pc, #44]	@ (800b8a8 <global_stdio_init.part.0+0x34>)
 800b87a:	4a0c      	ldr	r2, [pc, #48]	@ (800b8ac <global_stdio_init.part.0+0x38>)
 800b87c:	601a      	str	r2, [r3, #0]
 800b87e:	4620      	mov	r0, r4
 800b880:	2200      	movs	r2, #0
 800b882:	2104      	movs	r1, #4
 800b884:	f7ff ff94 	bl	800b7b0 <std>
 800b888:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b88c:	2201      	movs	r2, #1
 800b88e:	2109      	movs	r1, #9
 800b890:	f7ff ff8e 	bl	800b7b0 <std>
 800b894:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b898:	2202      	movs	r2, #2
 800b89a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b89e:	2112      	movs	r1, #18
 800b8a0:	f7ff bf86 	b.w	800b7b0 <std>
 800b8a4:	24004e80 	.word	0x24004e80
 800b8a8:	24004d48 	.word	0x24004d48
 800b8ac:	0800b81d 	.word	0x0800b81d

0800b8b0 <__sfp_lock_acquire>:
 800b8b0:	4801      	ldr	r0, [pc, #4]	@ (800b8b8 <__sfp_lock_acquire+0x8>)
 800b8b2:	f000 bae0 	b.w	800be76 <__retarget_lock_acquire_recursive>
 800b8b6:	bf00      	nop
 800b8b8:	24004e89 	.word	0x24004e89

0800b8bc <__sfp_lock_release>:
 800b8bc:	4801      	ldr	r0, [pc, #4]	@ (800b8c4 <__sfp_lock_release+0x8>)
 800b8be:	f000 badb 	b.w	800be78 <__retarget_lock_release_recursive>
 800b8c2:	bf00      	nop
 800b8c4:	24004e89 	.word	0x24004e89

0800b8c8 <__sinit>:
 800b8c8:	b510      	push	{r4, lr}
 800b8ca:	4604      	mov	r4, r0
 800b8cc:	f7ff fff0 	bl	800b8b0 <__sfp_lock_acquire>
 800b8d0:	6a23      	ldr	r3, [r4, #32]
 800b8d2:	b11b      	cbz	r3, 800b8dc <__sinit+0x14>
 800b8d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8d8:	f7ff bff0 	b.w	800b8bc <__sfp_lock_release>
 800b8dc:	4b04      	ldr	r3, [pc, #16]	@ (800b8f0 <__sinit+0x28>)
 800b8de:	6223      	str	r3, [r4, #32]
 800b8e0:	4b04      	ldr	r3, [pc, #16]	@ (800b8f4 <__sinit+0x2c>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d1f5      	bne.n	800b8d4 <__sinit+0xc>
 800b8e8:	f7ff ffc4 	bl	800b874 <global_stdio_init.part.0>
 800b8ec:	e7f2      	b.n	800b8d4 <__sinit+0xc>
 800b8ee:	bf00      	nop
 800b8f0:	0800b835 	.word	0x0800b835
 800b8f4:	24004e80 	.word	0x24004e80

0800b8f8 <fiprintf>:
 800b8f8:	b40e      	push	{r1, r2, r3}
 800b8fa:	b503      	push	{r0, r1, lr}
 800b8fc:	4601      	mov	r1, r0
 800b8fe:	ab03      	add	r3, sp, #12
 800b900:	4805      	ldr	r0, [pc, #20]	@ (800b918 <fiprintf+0x20>)
 800b902:	f853 2b04 	ldr.w	r2, [r3], #4
 800b906:	6800      	ldr	r0, [r0, #0]
 800b908:	9301      	str	r3, [sp, #4]
 800b90a:	f002 fd5b 	bl	800e3c4 <_vfiprintf_r>
 800b90e:	b002      	add	sp, #8
 800b910:	f85d eb04 	ldr.w	lr, [sp], #4
 800b914:	b003      	add	sp, #12
 800b916:	4770      	bx	lr
 800b918:	24000020 	.word	0x24000020

0800b91c <_fwalk_sglue>:
 800b91c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b920:	4607      	mov	r7, r0
 800b922:	4688      	mov	r8, r1
 800b924:	4614      	mov	r4, r2
 800b926:	2600      	movs	r6, #0
 800b928:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b92c:	f1b9 0901 	subs.w	r9, r9, #1
 800b930:	d505      	bpl.n	800b93e <_fwalk_sglue+0x22>
 800b932:	6824      	ldr	r4, [r4, #0]
 800b934:	2c00      	cmp	r4, #0
 800b936:	d1f7      	bne.n	800b928 <_fwalk_sglue+0xc>
 800b938:	4630      	mov	r0, r6
 800b93a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b93e:	89ab      	ldrh	r3, [r5, #12]
 800b940:	2b01      	cmp	r3, #1
 800b942:	d907      	bls.n	800b954 <_fwalk_sglue+0x38>
 800b944:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b948:	3301      	adds	r3, #1
 800b94a:	d003      	beq.n	800b954 <_fwalk_sglue+0x38>
 800b94c:	4629      	mov	r1, r5
 800b94e:	4638      	mov	r0, r7
 800b950:	47c0      	blx	r8
 800b952:	4306      	orrs	r6, r0
 800b954:	3568      	adds	r5, #104	@ 0x68
 800b956:	e7e9      	b.n	800b92c <_fwalk_sglue+0x10>

0800b958 <iprintf>:
 800b958:	b40f      	push	{r0, r1, r2, r3}
 800b95a:	b507      	push	{r0, r1, r2, lr}
 800b95c:	4906      	ldr	r1, [pc, #24]	@ (800b978 <iprintf+0x20>)
 800b95e:	ab04      	add	r3, sp, #16
 800b960:	6808      	ldr	r0, [r1, #0]
 800b962:	f853 2b04 	ldr.w	r2, [r3], #4
 800b966:	6881      	ldr	r1, [r0, #8]
 800b968:	9301      	str	r3, [sp, #4]
 800b96a:	f002 fd2b 	bl	800e3c4 <_vfiprintf_r>
 800b96e:	b003      	add	sp, #12
 800b970:	f85d eb04 	ldr.w	lr, [sp], #4
 800b974:	b004      	add	sp, #16
 800b976:	4770      	bx	lr
 800b978:	24000020 	.word	0x24000020

0800b97c <_puts_r>:
 800b97c:	6a03      	ldr	r3, [r0, #32]
 800b97e:	b570      	push	{r4, r5, r6, lr}
 800b980:	6884      	ldr	r4, [r0, #8]
 800b982:	4605      	mov	r5, r0
 800b984:	460e      	mov	r6, r1
 800b986:	b90b      	cbnz	r3, 800b98c <_puts_r+0x10>
 800b988:	f7ff ff9e 	bl	800b8c8 <__sinit>
 800b98c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b98e:	07db      	lsls	r3, r3, #31
 800b990:	d405      	bmi.n	800b99e <_puts_r+0x22>
 800b992:	89a3      	ldrh	r3, [r4, #12]
 800b994:	0598      	lsls	r0, r3, #22
 800b996:	d402      	bmi.n	800b99e <_puts_r+0x22>
 800b998:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b99a:	f000 fa6c 	bl	800be76 <__retarget_lock_acquire_recursive>
 800b99e:	89a3      	ldrh	r3, [r4, #12]
 800b9a0:	0719      	lsls	r1, r3, #28
 800b9a2:	d502      	bpl.n	800b9aa <_puts_r+0x2e>
 800b9a4:	6923      	ldr	r3, [r4, #16]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d135      	bne.n	800ba16 <_puts_r+0x9a>
 800b9aa:	4621      	mov	r1, r4
 800b9ac:	4628      	mov	r0, r5
 800b9ae:	f000 f8e5 	bl	800bb7c <__swsetup_r>
 800b9b2:	b380      	cbz	r0, 800ba16 <_puts_r+0x9a>
 800b9b4:	f04f 35ff 	mov.w	r5, #4294967295
 800b9b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b9ba:	07da      	lsls	r2, r3, #31
 800b9bc:	d405      	bmi.n	800b9ca <_puts_r+0x4e>
 800b9be:	89a3      	ldrh	r3, [r4, #12]
 800b9c0:	059b      	lsls	r3, r3, #22
 800b9c2:	d402      	bmi.n	800b9ca <_puts_r+0x4e>
 800b9c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b9c6:	f000 fa57 	bl	800be78 <__retarget_lock_release_recursive>
 800b9ca:	4628      	mov	r0, r5
 800b9cc:	bd70      	pop	{r4, r5, r6, pc}
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	da04      	bge.n	800b9dc <_puts_r+0x60>
 800b9d2:	69a2      	ldr	r2, [r4, #24]
 800b9d4:	429a      	cmp	r2, r3
 800b9d6:	dc17      	bgt.n	800ba08 <_puts_r+0x8c>
 800b9d8:	290a      	cmp	r1, #10
 800b9da:	d015      	beq.n	800ba08 <_puts_r+0x8c>
 800b9dc:	6823      	ldr	r3, [r4, #0]
 800b9de:	1c5a      	adds	r2, r3, #1
 800b9e0:	6022      	str	r2, [r4, #0]
 800b9e2:	7019      	strb	r1, [r3, #0]
 800b9e4:	68a3      	ldr	r3, [r4, #8]
 800b9e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b9ea:	3b01      	subs	r3, #1
 800b9ec:	60a3      	str	r3, [r4, #8]
 800b9ee:	2900      	cmp	r1, #0
 800b9f0:	d1ed      	bne.n	800b9ce <_puts_r+0x52>
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	da11      	bge.n	800ba1a <_puts_r+0x9e>
 800b9f6:	4622      	mov	r2, r4
 800b9f8:	210a      	movs	r1, #10
 800b9fa:	4628      	mov	r0, r5
 800b9fc:	f000 f87f 	bl	800bafe <__swbuf_r>
 800ba00:	3001      	adds	r0, #1
 800ba02:	d0d7      	beq.n	800b9b4 <_puts_r+0x38>
 800ba04:	250a      	movs	r5, #10
 800ba06:	e7d7      	b.n	800b9b8 <_puts_r+0x3c>
 800ba08:	4622      	mov	r2, r4
 800ba0a:	4628      	mov	r0, r5
 800ba0c:	f000 f877 	bl	800bafe <__swbuf_r>
 800ba10:	3001      	adds	r0, #1
 800ba12:	d1e7      	bne.n	800b9e4 <_puts_r+0x68>
 800ba14:	e7ce      	b.n	800b9b4 <_puts_r+0x38>
 800ba16:	3e01      	subs	r6, #1
 800ba18:	e7e4      	b.n	800b9e4 <_puts_r+0x68>
 800ba1a:	6823      	ldr	r3, [r4, #0]
 800ba1c:	1c5a      	adds	r2, r3, #1
 800ba1e:	6022      	str	r2, [r4, #0]
 800ba20:	220a      	movs	r2, #10
 800ba22:	701a      	strb	r2, [r3, #0]
 800ba24:	e7ee      	b.n	800ba04 <_puts_r+0x88>
	...

0800ba28 <puts>:
 800ba28:	4b02      	ldr	r3, [pc, #8]	@ (800ba34 <puts+0xc>)
 800ba2a:	4601      	mov	r1, r0
 800ba2c:	6818      	ldr	r0, [r3, #0]
 800ba2e:	f7ff bfa5 	b.w	800b97c <_puts_r>
 800ba32:	bf00      	nop
 800ba34:	24000020 	.word	0x24000020

0800ba38 <siprintf>:
 800ba38:	b40e      	push	{r1, r2, r3}
 800ba3a:	b500      	push	{lr}
 800ba3c:	b09c      	sub	sp, #112	@ 0x70
 800ba3e:	ab1d      	add	r3, sp, #116	@ 0x74
 800ba40:	9002      	str	r0, [sp, #8]
 800ba42:	9006      	str	r0, [sp, #24]
 800ba44:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ba48:	4809      	ldr	r0, [pc, #36]	@ (800ba70 <siprintf+0x38>)
 800ba4a:	9107      	str	r1, [sp, #28]
 800ba4c:	9104      	str	r1, [sp, #16]
 800ba4e:	4909      	ldr	r1, [pc, #36]	@ (800ba74 <siprintf+0x3c>)
 800ba50:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba54:	9105      	str	r1, [sp, #20]
 800ba56:	6800      	ldr	r0, [r0, #0]
 800ba58:	9301      	str	r3, [sp, #4]
 800ba5a:	a902      	add	r1, sp, #8
 800ba5c:	f002 fb8c 	bl	800e178 <_svfiprintf_r>
 800ba60:	9b02      	ldr	r3, [sp, #8]
 800ba62:	2200      	movs	r2, #0
 800ba64:	701a      	strb	r2, [r3, #0]
 800ba66:	b01c      	add	sp, #112	@ 0x70
 800ba68:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba6c:	b003      	add	sp, #12
 800ba6e:	4770      	bx	lr
 800ba70:	24000020 	.word	0x24000020
 800ba74:	ffff0208 	.word	0xffff0208

0800ba78 <__sread>:
 800ba78:	b510      	push	{r4, lr}
 800ba7a:	460c      	mov	r4, r1
 800ba7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba80:	f000 f986 	bl	800bd90 <_read_r>
 800ba84:	2800      	cmp	r0, #0
 800ba86:	bfab      	itete	ge
 800ba88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ba8a:	89a3      	ldrhlt	r3, [r4, #12]
 800ba8c:	181b      	addge	r3, r3, r0
 800ba8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ba92:	bfac      	ite	ge
 800ba94:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ba96:	81a3      	strhlt	r3, [r4, #12]
 800ba98:	bd10      	pop	{r4, pc}

0800ba9a <__swrite>:
 800ba9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba9e:	461f      	mov	r7, r3
 800baa0:	898b      	ldrh	r3, [r1, #12]
 800baa2:	05db      	lsls	r3, r3, #23
 800baa4:	4605      	mov	r5, r0
 800baa6:	460c      	mov	r4, r1
 800baa8:	4616      	mov	r6, r2
 800baaa:	d505      	bpl.n	800bab8 <__swrite+0x1e>
 800baac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bab0:	2302      	movs	r3, #2
 800bab2:	2200      	movs	r2, #0
 800bab4:	f000 f95a 	bl	800bd6c <_lseek_r>
 800bab8:	89a3      	ldrh	r3, [r4, #12]
 800baba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800babe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bac2:	81a3      	strh	r3, [r4, #12]
 800bac4:	4632      	mov	r2, r6
 800bac6:	463b      	mov	r3, r7
 800bac8:	4628      	mov	r0, r5
 800baca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bace:	f000 b995 	b.w	800bdfc <_write_r>

0800bad2 <__sseek>:
 800bad2:	b510      	push	{r4, lr}
 800bad4:	460c      	mov	r4, r1
 800bad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bada:	f000 f947 	bl	800bd6c <_lseek_r>
 800bade:	1c43      	adds	r3, r0, #1
 800bae0:	89a3      	ldrh	r3, [r4, #12]
 800bae2:	bf15      	itete	ne
 800bae4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bae6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800baea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800baee:	81a3      	strheq	r3, [r4, #12]
 800baf0:	bf18      	it	ne
 800baf2:	81a3      	strhne	r3, [r4, #12]
 800baf4:	bd10      	pop	{r4, pc}

0800baf6 <__sclose>:
 800baf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bafa:	f000 b8d1 	b.w	800bca0 <_close_r>

0800bafe <__swbuf_r>:
 800bafe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb00:	460e      	mov	r6, r1
 800bb02:	4614      	mov	r4, r2
 800bb04:	4605      	mov	r5, r0
 800bb06:	b118      	cbz	r0, 800bb10 <__swbuf_r+0x12>
 800bb08:	6a03      	ldr	r3, [r0, #32]
 800bb0a:	b90b      	cbnz	r3, 800bb10 <__swbuf_r+0x12>
 800bb0c:	f7ff fedc 	bl	800b8c8 <__sinit>
 800bb10:	69a3      	ldr	r3, [r4, #24]
 800bb12:	60a3      	str	r3, [r4, #8]
 800bb14:	89a3      	ldrh	r3, [r4, #12]
 800bb16:	071a      	lsls	r2, r3, #28
 800bb18:	d501      	bpl.n	800bb1e <__swbuf_r+0x20>
 800bb1a:	6923      	ldr	r3, [r4, #16]
 800bb1c:	b943      	cbnz	r3, 800bb30 <__swbuf_r+0x32>
 800bb1e:	4621      	mov	r1, r4
 800bb20:	4628      	mov	r0, r5
 800bb22:	f000 f82b 	bl	800bb7c <__swsetup_r>
 800bb26:	b118      	cbz	r0, 800bb30 <__swbuf_r+0x32>
 800bb28:	f04f 37ff 	mov.w	r7, #4294967295
 800bb2c:	4638      	mov	r0, r7
 800bb2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb30:	6823      	ldr	r3, [r4, #0]
 800bb32:	6922      	ldr	r2, [r4, #16]
 800bb34:	1a98      	subs	r0, r3, r2
 800bb36:	6963      	ldr	r3, [r4, #20]
 800bb38:	b2f6      	uxtb	r6, r6
 800bb3a:	4283      	cmp	r3, r0
 800bb3c:	4637      	mov	r7, r6
 800bb3e:	dc05      	bgt.n	800bb4c <__swbuf_r+0x4e>
 800bb40:	4621      	mov	r1, r4
 800bb42:	4628      	mov	r0, r5
 800bb44:	f002 fdda 	bl	800e6fc <_fflush_r>
 800bb48:	2800      	cmp	r0, #0
 800bb4a:	d1ed      	bne.n	800bb28 <__swbuf_r+0x2a>
 800bb4c:	68a3      	ldr	r3, [r4, #8]
 800bb4e:	3b01      	subs	r3, #1
 800bb50:	60a3      	str	r3, [r4, #8]
 800bb52:	6823      	ldr	r3, [r4, #0]
 800bb54:	1c5a      	adds	r2, r3, #1
 800bb56:	6022      	str	r2, [r4, #0]
 800bb58:	701e      	strb	r6, [r3, #0]
 800bb5a:	6962      	ldr	r2, [r4, #20]
 800bb5c:	1c43      	adds	r3, r0, #1
 800bb5e:	429a      	cmp	r2, r3
 800bb60:	d004      	beq.n	800bb6c <__swbuf_r+0x6e>
 800bb62:	89a3      	ldrh	r3, [r4, #12]
 800bb64:	07db      	lsls	r3, r3, #31
 800bb66:	d5e1      	bpl.n	800bb2c <__swbuf_r+0x2e>
 800bb68:	2e0a      	cmp	r6, #10
 800bb6a:	d1df      	bne.n	800bb2c <__swbuf_r+0x2e>
 800bb6c:	4621      	mov	r1, r4
 800bb6e:	4628      	mov	r0, r5
 800bb70:	f002 fdc4 	bl	800e6fc <_fflush_r>
 800bb74:	2800      	cmp	r0, #0
 800bb76:	d0d9      	beq.n	800bb2c <__swbuf_r+0x2e>
 800bb78:	e7d6      	b.n	800bb28 <__swbuf_r+0x2a>
	...

0800bb7c <__swsetup_r>:
 800bb7c:	b538      	push	{r3, r4, r5, lr}
 800bb7e:	4b29      	ldr	r3, [pc, #164]	@ (800bc24 <__swsetup_r+0xa8>)
 800bb80:	4605      	mov	r5, r0
 800bb82:	6818      	ldr	r0, [r3, #0]
 800bb84:	460c      	mov	r4, r1
 800bb86:	b118      	cbz	r0, 800bb90 <__swsetup_r+0x14>
 800bb88:	6a03      	ldr	r3, [r0, #32]
 800bb8a:	b90b      	cbnz	r3, 800bb90 <__swsetup_r+0x14>
 800bb8c:	f7ff fe9c 	bl	800b8c8 <__sinit>
 800bb90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb94:	0719      	lsls	r1, r3, #28
 800bb96:	d422      	bmi.n	800bbde <__swsetup_r+0x62>
 800bb98:	06da      	lsls	r2, r3, #27
 800bb9a:	d407      	bmi.n	800bbac <__swsetup_r+0x30>
 800bb9c:	2209      	movs	r2, #9
 800bb9e:	602a      	str	r2, [r5, #0]
 800bba0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bba4:	81a3      	strh	r3, [r4, #12]
 800bba6:	f04f 30ff 	mov.w	r0, #4294967295
 800bbaa:	e033      	b.n	800bc14 <__swsetup_r+0x98>
 800bbac:	0758      	lsls	r0, r3, #29
 800bbae:	d512      	bpl.n	800bbd6 <__swsetup_r+0x5a>
 800bbb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bbb2:	b141      	cbz	r1, 800bbc6 <__swsetup_r+0x4a>
 800bbb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bbb8:	4299      	cmp	r1, r3
 800bbba:	d002      	beq.n	800bbc2 <__swsetup_r+0x46>
 800bbbc:	4628      	mov	r0, r5
 800bbbe:	f000 ff51 	bl	800ca64 <_free_r>
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	6363      	str	r3, [r4, #52]	@ 0x34
 800bbc6:	89a3      	ldrh	r3, [r4, #12]
 800bbc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bbcc:	81a3      	strh	r3, [r4, #12]
 800bbce:	2300      	movs	r3, #0
 800bbd0:	6063      	str	r3, [r4, #4]
 800bbd2:	6923      	ldr	r3, [r4, #16]
 800bbd4:	6023      	str	r3, [r4, #0]
 800bbd6:	89a3      	ldrh	r3, [r4, #12]
 800bbd8:	f043 0308 	orr.w	r3, r3, #8
 800bbdc:	81a3      	strh	r3, [r4, #12]
 800bbde:	6923      	ldr	r3, [r4, #16]
 800bbe0:	b94b      	cbnz	r3, 800bbf6 <__swsetup_r+0x7a>
 800bbe2:	89a3      	ldrh	r3, [r4, #12]
 800bbe4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bbe8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbec:	d003      	beq.n	800bbf6 <__swsetup_r+0x7a>
 800bbee:	4621      	mov	r1, r4
 800bbf0:	4628      	mov	r0, r5
 800bbf2:	f002 fdd1 	bl	800e798 <__smakebuf_r>
 800bbf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbfa:	f013 0201 	ands.w	r2, r3, #1
 800bbfe:	d00a      	beq.n	800bc16 <__swsetup_r+0x9a>
 800bc00:	2200      	movs	r2, #0
 800bc02:	60a2      	str	r2, [r4, #8]
 800bc04:	6962      	ldr	r2, [r4, #20]
 800bc06:	4252      	negs	r2, r2
 800bc08:	61a2      	str	r2, [r4, #24]
 800bc0a:	6922      	ldr	r2, [r4, #16]
 800bc0c:	b942      	cbnz	r2, 800bc20 <__swsetup_r+0xa4>
 800bc0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bc12:	d1c5      	bne.n	800bba0 <__swsetup_r+0x24>
 800bc14:	bd38      	pop	{r3, r4, r5, pc}
 800bc16:	0799      	lsls	r1, r3, #30
 800bc18:	bf58      	it	pl
 800bc1a:	6962      	ldrpl	r2, [r4, #20]
 800bc1c:	60a2      	str	r2, [r4, #8]
 800bc1e:	e7f4      	b.n	800bc0a <__swsetup_r+0x8e>
 800bc20:	2000      	movs	r0, #0
 800bc22:	e7f7      	b.n	800bc14 <__swsetup_r+0x98>
 800bc24:	24000020 	.word	0x24000020

0800bc28 <memset>:
 800bc28:	4402      	add	r2, r0
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	4293      	cmp	r3, r2
 800bc2e:	d100      	bne.n	800bc32 <memset+0xa>
 800bc30:	4770      	bx	lr
 800bc32:	f803 1b01 	strb.w	r1, [r3], #1
 800bc36:	e7f9      	b.n	800bc2c <memset+0x4>

0800bc38 <_raise_r>:
 800bc38:	291f      	cmp	r1, #31
 800bc3a:	b538      	push	{r3, r4, r5, lr}
 800bc3c:	4605      	mov	r5, r0
 800bc3e:	460c      	mov	r4, r1
 800bc40:	d904      	bls.n	800bc4c <_raise_r+0x14>
 800bc42:	2316      	movs	r3, #22
 800bc44:	6003      	str	r3, [r0, #0]
 800bc46:	f04f 30ff 	mov.w	r0, #4294967295
 800bc4a:	bd38      	pop	{r3, r4, r5, pc}
 800bc4c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bc4e:	b112      	cbz	r2, 800bc56 <_raise_r+0x1e>
 800bc50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc54:	b94b      	cbnz	r3, 800bc6a <_raise_r+0x32>
 800bc56:	4628      	mov	r0, r5
 800bc58:	f000 f8be 	bl	800bdd8 <_getpid_r>
 800bc5c:	4622      	mov	r2, r4
 800bc5e:	4601      	mov	r1, r0
 800bc60:	4628      	mov	r0, r5
 800bc62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc66:	f000 b8a5 	b.w	800bdb4 <_kill_r>
 800bc6a:	2b01      	cmp	r3, #1
 800bc6c:	d00a      	beq.n	800bc84 <_raise_r+0x4c>
 800bc6e:	1c59      	adds	r1, r3, #1
 800bc70:	d103      	bne.n	800bc7a <_raise_r+0x42>
 800bc72:	2316      	movs	r3, #22
 800bc74:	6003      	str	r3, [r0, #0]
 800bc76:	2001      	movs	r0, #1
 800bc78:	e7e7      	b.n	800bc4a <_raise_r+0x12>
 800bc7a:	2100      	movs	r1, #0
 800bc7c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bc80:	4620      	mov	r0, r4
 800bc82:	4798      	blx	r3
 800bc84:	2000      	movs	r0, #0
 800bc86:	e7e0      	b.n	800bc4a <_raise_r+0x12>

0800bc88 <raise>:
 800bc88:	4b02      	ldr	r3, [pc, #8]	@ (800bc94 <raise+0xc>)
 800bc8a:	4601      	mov	r1, r0
 800bc8c:	6818      	ldr	r0, [r3, #0]
 800bc8e:	f7ff bfd3 	b.w	800bc38 <_raise_r>
 800bc92:	bf00      	nop
 800bc94:	24000020 	.word	0x24000020

0800bc98 <_localeconv_r>:
 800bc98:	4800      	ldr	r0, [pc, #0]	@ (800bc9c <_localeconv_r+0x4>)
 800bc9a:	4770      	bx	lr
 800bc9c:	24000160 	.word	0x24000160

0800bca0 <_close_r>:
 800bca0:	b538      	push	{r3, r4, r5, lr}
 800bca2:	4d06      	ldr	r5, [pc, #24]	@ (800bcbc <_close_r+0x1c>)
 800bca4:	2300      	movs	r3, #0
 800bca6:	4604      	mov	r4, r0
 800bca8:	4608      	mov	r0, r1
 800bcaa:	602b      	str	r3, [r5, #0]
 800bcac:	f7f5 fb40 	bl	8001330 <_close>
 800bcb0:	1c43      	adds	r3, r0, #1
 800bcb2:	d102      	bne.n	800bcba <_close_r+0x1a>
 800bcb4:	682b      	ldr	r3, [r5, #0]
 800bcb6:	b103      	cbz	r3, 800bcba <_close_r+0x1a>
 800bcb8:	6023      	str	r3, [r4, #0]
 800bcba:	bd38      	pop	{r3, r4, r5, pc}
 800bcbc:	24004e84 	.word	0x24004e84

0800bcc0 <_reclaim_reent>:
 800bcc0:	4b29      	ldr	r3, [pc, #164]	@ (800bd68 <_reclaim_reent+0xa8>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	4283      	cmp	r3, r0
 800bcc6:	b570      	push	{r4, r5, r6, lr}
 800bcc8:	4604      	mov	r4, r0
 800bcca:	d04b      	beq.n	800bd64 <_reclaim_reent+0xa4>
 800bccc:	69c3      	ldr	r3, [r0, #28]
 800bcce:	b1ab      	cbz	r3, 800bcfc <_reclaim_reent+0x3c>
 800bcd0:	68db      	ldr	r3, [r3, #12]
 800bcd2:	b16b      	cbz	r3, 800bcf0 <_reclaim_reent+0x30>
 800bcd4:	2500      	movs	r5, #0
 800bcd6:	69e3      	ldr	r3, [r4, #28]
 800bcd8:	68db      	ldr	r3, [r3, #12]
 800bcda:	5959      	ldr	r1, [r3, r5]
 800bcdc:	2900      	cmp	r1, #0
 800bcde:	d13b      	bne.n	800bd58 <_reclaim_reent+0x98>
 800bce0:	3504      	adds	r5, #4
 800bce2:	2d80      	cmp	r5, #128	@ 0x80
 800bce4:	d1f7      	bne.n	800bcd6 <_reclaim_reent+0x16>
 800bce6:	69e3      	ldr	r3, [r4, #28]
 800bce8:	4620      	mov	r0, r4
 800bcea:	68d9      	ldr	r1, [r3, #12]
 800bcec:	f000 feba 	bl	800ca64 <_free_r>
 800bcf0:	69e3      	ldr	r3, [r4, #28]
 800bcf2:	6819      	ldr	r1, [r3, #0]
 800bcf4:	b111      	cbz	r1, 800bcfc <_reclaim_reent+0x3c>
 800bcf6:	4620      	mov	r0, r4
 800bcf8:	f000 feb4 	bl	800ca64 <_free_r>
 800bcfc:	6961      	ldr	r1, [r4, #20]
 800bcfe:	b111      	cbz	r1, 800bd06 <_reclaim_reent+0x46>
 800bd00:	4620      	mov	r0, r4
 800bd02:	f000 feaf 	bl	800ca64 <_free_r>
 800bd06:	69e1      	ldr	r1, [r4, #28]
 800bd08:	b111      	cbz	r1, 800bd10 <_reclaim_reent+0x50>
 800bd0a:	4620      	mov	r0, r4
 800bd0c:	f000 feaa 	bl	800ca64 <_free_r>
 800bd10:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bd12:	b111      	cbz	r1, 800bd1a <_reclaim_reent+0x5a>
 800bd14:	4620      	mov	r0, r4
 800bd16:	f000 fea5 	bl	800ca64 <_free_r>
 800bd1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd1c:	b111      	cbz	r1, 800bd24 <_reclaim_reent+0x64>
 800bd1e:	4620      	mov	r0, r4
 800bd20:	f000 fea0 	bl	800ca64 <_free_r>
 800bd24:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800bd26:	b111      	cbz	r1, 800bd2e <_reclaim_reent+0x6e>
 800bd28:	4620      	mov	r0, r4
 800bd2a:	f000 fe9b 	bl	800ca64 <_free_r>
 800bd2e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800bd30:	b111      	cbz	r1, 800bd38 <_reclaim_reent+0x78>
 800bd32:	4620      	mov	r0, r4
 800bd34:	f000 fe96 	bl	800ca64 <_free_r>
 800bd38:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bd3a:	b111      	cbz	r1, 800bd42 <_reclaim_reent+0x82>
 800bd3c:	4620      	mov	r0, r4
 800bd3e:	f000 fe91 	bl	800ca64 <_free_r>
 800bd42:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bd44:	b111      	cbz	r1, 800bd4c <_reclaim_reent+0x8c>
 800bd46:	4620      	mov	r0, r4
 800bd48:	f000 fe8c 	bl	800ca64 <_free_r>
 800bd4c:	6a23      	ldr	r3, [r4, #32]
 800bd4e:	b14b      	cbz	r3, 800bd64 <_reclaim_reent+0xa4>
 800bd50:	4620      	mov	r0, r4
 800bd52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bd56:	4718      	bx	r3
 800bd58:	680e      	ldr	r6, [r1, #0]
 800bd5a:	4620      	mov	r0, r4
 800bd5c:	f000 fe82 	bl	800ca64 <_free_r>
 800bd60:	4631      	mov	r1, r6
 800bd62:	e7bb      	b.n	800bcdc <_reclaim_reent+0x1c>
 800bd64:	bd70      	pop	{r4, r5, r6, pc}
 800bd66:	bf00      	nop
 800bd68:	24000020 	.word	0x24000020

0800bd6c <_lseek_r>:
 800bd6c:	b538      	push	{r3, r4, r5, lr}
 800bd6e:	4d07      	ldr	r5, [pc, #28]	@ (800bd8c <_lseek_r+0x20>)
 800bd70:	4604      	mov	r4, r0
 800bd72:	4608      	mov	r0, r1
 800bd74:	4611      	mov	r1, r2
 800bd76:	2200      	movs	r2, #0
 800bd78:	602a      	str	r2, [r5, #0]
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	f7f5 faff 	bl	800137e <_lseek>
 800bd80:	1c43      	adds	r3, r0, #1
 800bd82:	d102      	bne.n	800bd8a <_lseek_r+0x1e>
 800bd84:	682b      	ldr	r3, [r5, #0]
 800bd86:	b103      	cbz	r3, 800bd8a <_lseek_r+0x1e>
 800bd88:	6023      	str	r3, [r4, #0]
 800bd8a:	bd38      	pop	{r3, r4, r5, pc}
 800bd8c:	24004e84 	.word	0x24004e84

0800bd90 <_read_r>:
 800bd90:	b538      	push	{r3, r4, r5, lr}
 800bd92:	4d07      	ldr	r5, [pc, #28]	@ (800bdb0 <_read_r+0x20>)
 800bd94:	4604      	mov	r4, r0
 800bd96:	4608      	mov	r0, r1
 800bd98:	4611      	mov	r1, r2
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	602a      	str	r2, [r5, #0]
 800bd9e:	461a      	mov	r2, r3
 800bda0:	f7f5 fa8d 	bl	80012be <_read>
 800bda4:	1c43      	adds	r3, r0, #1
 800bda6:	d102      	bne.n	800bdae <_read_r+0x1e>
 800bda8:	682b      	ldr	r3, [r5, #0]
 800bdaa:	b103      	cbz	r3, 800bdae <_read_r+0x1e>
 800bdac:	6023      	str	r3, [r4, #0]
 800bdae:	bd38      	pop	{r3, r4, r5, pc}
 800bdb0:	24004e84 	.word	0x24004e84

0800bdb4 <_kill_r>:
 800bdb4:	b538      	push	{r3, r4, r5, lr}
 800bdb6:	4d07      	ldr	r5, [pc, #28]	@ (800bdd4 <_kill_r+0x20>)
 800bdb8:	2300      	movs	r3, #0
 800bdba:	4604      	mov	r4, r0
 800bdbc:	4608      	mov	r0, r1
 800bdbe:	4611      	mov	r1, r2
 800bdc0:	602b      	str	r3, [r5, #0]
 800bdc2:	f7f5 fa61 	bl	8001288 <_kill>
 800bdc6:	1c43      	adds	r3, r0, #1
 800bdc8:	d102      	bne.n	800bdd0 <_kill_r+0x1c>
 800bdca:	682b      	ldr	r3, [r5, #0]
 800bdcc:	b103      	cbz	r3, 800bdd0 <_kill_r+0x1c>
 800bdce:	6023      	str	r3, [r4, #0]
 800bdd0:	bd38      	pop	{r3, r4, r5, pc}
 800bdd2:	bf00      	nop
 800bdd4:	24004e84 	.word	0x24004e84

0800bdd8 <_getpid_r>:
 800bdd8:	f7f5 ba4e 	b.w	8001278 <_getpid>

0800bddc <_sbrk_r>:
 800bddc:	b538      	push	{r3, r4, r5, lr}
 800bdde:	4d06      	ldr	r5, [pc, #24]	@ (800bdf8 <_sbrk_r+0x1c>)
 800bde0:	2300      	movs	r3, #0
 800bde2:	4604      	mov	r4, r0
 800bde4:	4608      	mov	r0, r1
 800bde6:	602b      	str	r3, [r5, #0]
 800bde8:	f7f5 fad6 	bl	8001398 <_sbrk>
 800bdec:	1c43      	adds	r3, r0, #1
 800bdee:	d102      	bne.n	800bdf6 <_sbrk_r+0x1a>
 800bdf0:	682b      	ldr	r3, [r5, #0]
 800bdf2:	b103      	cbz	r3, 800bdf6 <_sbrk_r+0x1a>
 800bdf4:	6023      	str	r3, [r4, #0]
 800bdf6:	bd38      	pop	{r3, r4, r5, pc}
 800bdf8:	24004e84 	.word	0x24004e84

0800bdfc <_write_r>:
 800bdfc:	b538      	push	{r3, r4, r5, lr}
 800bdfe:	4d07      	ldr	r5, [pc, #28]	@ (800be1c <_write_r+0x20>)
 800be00:	4604      	mov	r4, r0
 800be02:	4608      	mov	r0, r1
 800be04:	4611      	mov	r1, r2
 800be06:	2200      	movs	r2, #0
 800be08:	602a      	str	r2, [r5, #0]
 800be0a:	461a      	mov	r2, r3
 800be0c:	f7f5 fa74 	bl	80012f8 <_write>
 800be10:	1c43      	adds	r3, r0, #1
 800be12:	d102      	bne.n	800be1a <_write_r+0x1e>
 800be14:	682b      	ldr	r3, [r5, #0]
 800be16:	b103      	cbz	r3, 800be1a <_write_r+0x1e>
 800be18:	6023      	str	r3, [r4, #0]
 800be1a:	bd38      	pop	{r3, r4, r5, pc}
 800be1c:	24004e84 	.word	0x24004e84

0800be20 <__errno>:
 800be20:	4b01      	ldr	r3, [pc, #4]	@ (800be28 <__errno+0x8>)
 800be22:	6818      	ldr	r0, [r3, #0]
 800be24:	4770      	bx	lr
 800be26:	bf00      	nop
 800be28:	24000020 	.word	0x24000020

0800be2c <__libc_init_array>:
 800be2c:	b570      	push	{r4, r5, r6, lr}
 800be2e:	4d0d      	ldr	r5, [pc, #52]	@ (800be64 <__libc_init_array+0x38>)
 800be30:	4c0d      	ldr	r4, [pc, #52]	@ (800be68 <__libc_init_array+0x3c>)
 800be32:	1b64      	subs	r4, r4, r5
 800be34:	10a4      	asrs	r4, r4, #2
 800be36:	2600      	movs	r6, #0
 800be38:	42a6      	cmp	r6, r4
 800be3a:	d109      	bne.n	800be50 <__libc_init_array+0x24>
 800be3c:	4d0b      	ldr	r5, [pc, #44]	@ (800be6c <__libc_init_array+0x40>)
 800be3e:	4c0c      	ldr	r4, [pc, #48]	@ (800be70 <__libc_init_array+0x44>)
 800be40:	f003 f8e0 	bl	800f004 <_init>
 800be44:	1b64      	subs	r4, r4, r5
 800be46:	10a4      	asrs	r4, r4, #2
 800be48:	2600      	movs	r6, #0
 800be4a:	42a6      	cmp	r6, r4
 800be4c:	d105      	bne.n	800be5a <__libc_init_array+0x2e>
 800be4e:	bd70      	pop	{r4, r5, r6, pc}
 800be50:	f855 3b04 	ldr.w	r3, [r5], #4
 800be54:	4798      	blx	r3
 800be56:	3601      	adds	r6, #1
 800be58:	e7ee      	b.n	800be38 <__libc_init_array+0xc>
 800be5a:	f855 3b04 	ldr.w	r3, [r5], #4
 800be5e:	4798      	blx	r3
 800be60:	3601      	adds	r6, #1
 800be62:	e7f2      	b.n	800be4a <__libc_init_array+0x1e>
 800be64:	0800f6b4 	.word	0x0800f6b4
 800be68:	0800f6b4 	.word	0x0800f6b4
 800be6c:	0800f6b4 	.word	0x0800f6b4
 800be70:	0800f6b8 	.word	0x0800f6b8

0800be74 <__retarget_lock_init_recursive>:
 800be74:	4770      	bx	lr

0800be76 <__retarget_lock_acquire_recursive>:
 800be76:	4770      	bx	lr

0800be78 <__retarget_lock_release_recursive>:
 800be78:	4770      	bx	lr

0800be7a <memcpy>:
 800be7a:	440a      	add	r2, r1
 800be7c:	4291      	cmp	r1, r2
 800be7e:	f100 33ff 	add.w	r3, r0, #4294967295
 800be82:	d100      	bne.n	800be86 <memcpy+0xc>
 800be84:	4770      	bx	lr
 800be86:	b510      	push	{r4, lr}
 800be88:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be90:	4291      	cmp	r1, r2
 800be92:	d1f9      	bne.n	800be88 <memcpy+0xe>
 800be94:	bd10      	pop	{r4, pc}
	...

0800be98 <nanf>:
 800be98:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bea0 <nanf+0x8>
 800be9c:	4770      	bx	lr
 800be9e:	bf00      	nop
 800bea0:	7fc00000 	.word	0x7fc00000

0800bea4 <quorem>:
 800bea4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea8:	6903      	ldr	r3, [r0, #16]
 800beaa:	690c      	ldr	r4, [r1, #16]
 800beac:	42a3      	cmp	r3, r4
 800beae:	4607      	mov	r7, r0
 800beb0:	db7e      	blt.n	800bfb0 <quorem+0x10c>
 800beb2:	3c01      	subs	r4, #1
 800beb4:	f101 0814 	add.w	r8, r1, #20
 800beb8:	00a3      	lsls	r3, r4, #2
 800beba:	f100 0514 	add.w	r5, r0, #20
 800bebe:	9300      	str	r3, [sp, #0]
 800bec0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bec4:	9301      	str	r3, [sp, #4]
 800bec6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800beca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bece:	3301      	adds	r3, #1
 800bed0:	429a      	cmp	r2, r3
 800bed2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bed6:	fbb2 f6f3 	udiv	r6, r2, r3
 800beda:	d32e      	bcc.n	800bf3a <quorem+0x96>
 800bedc:	f04f 0a00 	mov.w	sl, #0
 800bee0:	46c4      	mov	ip, r8
 800bee2:	46ae      	mov	lr, r5
 800bee4:	46d3      	mov	fp, sl
 800bee6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800beea:	b298      	uxth	r0, r3
 800beec:	fb06 a000 	mla	r0, r6, r0, sl
 800bef0:	0c02      	lsrs	r2, r0, #16
 800bef2:	0c1b      	lsrs	r3, r3, #16
 800bef4:	fb06 2303 	mla	r3, r6, r3, r2
 800bef8:	f8de 2000 	ldr.w	r2, [lr]
 800befc:	b280      	uxth	r0, r0
 800befe:	b292      	uxth	r2, r2
 800bf00:	1a12      	subs	r2, r2, r0
 800bf02:	445a      	add	r2, fp
 800bf04:	f8de 0000 	ldr.w	r0, [lr]
 800bf08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf0c:	b29b      	uxth	r3, r3
 800bf0e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bf12:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bf16:	b292      	uxth	r2, r2
 800bf18:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bf1c:	45e1      	cmp	r9, ip
 800bf1e:	f84e 2b04 	str.w	r2, [lr], #4
 800bf22:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bf26:	d2de      	bcs.n	800bee6 <quorem+0x42>
 800bf28:	9b00      	ldr	r3, [sp, #0]
 800bf2a:	58eb      	ldr	r3, [r5, r3]
 800bf2c:	b92b      	cbnz	r3, 800bf3a <quorem+0x96>
 800bf2e:	9b01      	ldr	r3, [sp, #4]
 800bf30:	3b04      	subs	r3, #4
 800bf32:	429d      	cmp	r5, r3
 800bf34:	461a      	mov	r2, r3
 800bf36:	d32f      	bcc.n	800bf98 <quorem+0xf4>
 800bf38:	613c      	str	r4, [r7, #16]
 800bf3a:	4638      	mov	r0, r7
 800bf3c:	f001 f8a0 	bl	800d080 <__mcmp>
 800bf40:	2800      	cmp	r0, #0
 800bf42:	db25      	blt.n	800bf90 <quorem+0xec>
 800bf44:	4629      	mov	r1, r5
 800bf46:	2000      	movs	r0, #0
 800bf48:	f858 2b04 	ldr.w	r2, [r8], #4
 800bf4c:	f8d1 c000 	ldr.w	ip, [r1]
 800bf50:	fa1f fe82 	uxth.w	lr, r2
 800bf54:	fa1f f38c 	uxth.w	r3, ip
 800bf58:	eba3 030e 	sub.w	r3, r3, lr
 800bf5c:	4403      	add	r3, r0
 800bf5e:	0c12      	lsrs	r2, r2, #16
 800bf60:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bf64:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bf68:	b29b      	uxth	r3, r3
 800bf6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf6e:	45c1      	cmp	r9, r8
 800bf70:	f841 3b04 	str.w	r3, [r1], #4
 800bf74:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bf78:	d2e6      	bcs.n	800bf48 <quorem+0xa4>
 800bf7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf82:	b922      	cbnz	r2, 800bf8e <quorem+0xea>
 800bf84:	3b04      	subs	r3, #4
 800bf86:	429d      	cmp	r5, r3
 800bf88:	461a      	mov	r2, r3
 800bf8a:	d30b      	bcc.n	800bfa4 <quorem+0x100>
 800bf8c:	613c      	str	r4, [r7, #16]
 800bf8e:	3601      	adds	r6, #1
 800bf90:	4630      	mov	r0, r6
 800bf92:	b003      	add	sp, #12
 800bf94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf98:	6812      	ldr	r2, [r2, #0]
 800bf9a:	3b04      	subs	r3, #4
 800bf9c:	2a00      	cmp	r2, #0
 800bf9e:	d1cb      	bne.n	800bf38 <quorem+0x94>
 800bfa0:	3c01      	subs	r4, #1
 800bfa2:	e7c6      	b.n	800bf32 <quorem+0x8e>
 800bfa4:	6812      	ldr	r2, [r2, #0]
 800bfa6:	3b04      	subs	r3, #4
 800bfa8:	2a00      	cmp	r2, #0
 800bfaa:	d1ef      	bne.n	800bf8c <quorem+0xe8>
 800bfac:	3c01      	subs	r4, #1
 800bfae:	e7ea      	b.n	800bf86 <quorem+0xe2>
 800bfb0:	2000      	movs	r0, #0
 800bfb2:	e7ee      	b.n	800bf92 <quorem+0xee>
 800bfb4:	0000      	movs	r0, r0
	...

0800bfb8 <_dtoa_r>:
 800bfb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfbc:	ed2d 8b02 	vpush	{d8}
 800bfc0:	69c7      	ldr	r7, [r0, #28]
 800bfc2:	b091      	sub	sp, #68	@ 0x44
 800bfc4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bfc8:	ec55 4b10 	vmov	r4, r5, d0
 800bfcc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800bfce:	9107      	str	r1, [sp, #28]
 800bfd0:	4681      	mov	r9, r0
 800bfd2:	9209      	str	r2, [sp, #36]	@ 0x24
 800bfd4:	930d      	str	r3, [sp, #52]	@ 0x34
 800bfd6:	b97f      	cbnz	r7, 800bff8 <_dtoa_r+0x40>
 800bfd8:	2010      	movs	r0, #16
 800bfda:	f7fe fce9 	bl	800a9b0 <malloc>
 800bfde:	4602      	mov	r2, r0
 800bfe0:	f8c9 001c 	str.w	r0, [r9, #28]
 800bfe4:	b920      	cbnz	r0, 800bff0 <_dtoa_r+0x38>
 800bfe6:	4ba0      	ldr	r3, [pc, #640]	@ (800c268 <_dtoa_r+0x2b0>)
 800bfe8:	21ef      	movs	r1, #239	@ 0xef
 800bfea:	48a0      	ldr	r0, [pc, #640]	@ (800c26c <_dtoa_r+0x2b4>)
 800bfec:	f7fe fcc2 	bl	800a974 <__assert_func>
 800bff0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bff4:	6007      	str	r7, [r0, #0]
 800bff6:	60c7      	str	r7, [r0, #12]
 800bff8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bffc:	6819      	ldr	r1, [r3, #0]
 800bffe:	b159      	cbz	r1, 800c018 <_dtoa_r+0x60>
 800c000:	685a      	ldr	r2, [r3, #4]
 800c002:	604a      	str	r2, [r1, #4]
 800c004:	2301      	movs	r3, #1
 800c006:	4093      	lsls	r3, r2
 800c008:	608b      	str	r3, [r1, #8]
 800c00a:	4648      	mov	r0, r9
 800c00c:	f000 fdb4 	bl	800cb78 <_Bfree>
 800c010:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c014:	2200      	movs	r2, #0
 800c016:	601a      	str	r2, [r3, #0]
 800c018:	1e2b      	subs	r3, r5, #0
 800c01a:	bfbb      	ittet	lt
 800c01c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c020:	9303      	strlt	r3, [sp, #12]
 800c022:	2300      	movge	r3, #0
 800c024:	2201      	movlt	r2, #1
 800c026:	bfac      	ite	ge
 800c028:	6033      	strge	r3, [r6, #0]
 800c02a:	6032      	strlt	r2, [r6, #0]
 800c02c:	4b90      	ldr	r3, [pc, #576]	@ (800c270 <_dtoa_r+0x2b8>)
 800c02e:	9e03      	ldr	r6, [sp, #12]
 800c030:	43b3      	bics	r3, r6
 800c032:	d110      	bne.n	800c056 <_dtoa_r+0x9e>
 800c034:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c036:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c03a:	6013      	str	r3, [r2, #0]
 800c03c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800c040:	4323      	orrs	r3, r4
 800c042:	f000 84de 	beq.w	800ca02 <_dtoa_r+0xa4a>
 800c046:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c048:	4f8a      	ldr	r7, [pc, #552]	@ (800c274 <_dtoa_r+0x2bc>)
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	f000 84e0 	beq.w	800ca10 <_dtoa_r+0xa58>
 800c050:	1cfb      	adds	r3, r7, #3
 800c052:	f000 bcdb 	b.w	800ca0c <_dtoa_r+0xa54>
 800c056:	ed9d 8b02 	vldr	d8, [sp, #8]
 800c05a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c05e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c062:	d10a      	bne.n	800c07a <_dtoa_r+0xc2>
 800c064:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c066:	2301      	movs	r3, #1
 800c068:	6013      	str	r3, [r2, #0]
 800c06a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c06c:	b113      	cbz	r3, 800c074 <_dtoa_r+0xbc>
 800c06e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c070:	4b81      	ldr	r3, [pc, #516]	@ (800c278 <_dtoa_r+0x2c0>)
 800c072:	6013      	str	r3, [r2, #0]
 800c074:	4f81      	ldr	r7, [pc, #516]	@ (800c27c <_dtoa_r+0x2c4>)
 800c076:	f000 bccb 	b.w	800ca10 <_dtoa_r+0xa58>
 800c07a:	aa0e      	add	r2, sp, #56	@ 0x38
 800c07c:	a90f      	add	r1, sp, #60	@ 0x3c
 800c07e:	4648      	mov	r0, r9
 800c080:	eeb0 0b48 	vmov.f64	d0, d8
 800c084:	f001 f91c 	bl	800d2c0 <__d2b>
 800c088:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800c08c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c08e:	9001      	str	r0, [sp, #4]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d045      	beq.n	800c120 <_dtoa_r+0x168>
 800c094:	eeb0 7b48 	vmov.f64	d7, d8
 800c098:	ee18 1a90 	vmov	r1, s17
 800c09c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c0a0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800c0a4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c0a8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c0ac:	2500      	movs	r5, #0
 800c0ae:	ee07 1a90 	vmov	s15, r1
 800c0b2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800c0b6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c250 <_dtoa_r+0x298>
 800c0ba:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c0be:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800c258 <_dtoa_r+0x2a0>
 800c0c2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c0c6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c260 <_dtoa_r+0x2a8>
 800c0ca:	ee07 3a90 	vmov	s15, r3
 800c0ce:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800c0d2:	eeb0 7b46 	vmov.f64	d7, d6
 800c0d6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c0da:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800c0de:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800c0e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0e6:	ee16 8a90 	vmov	r8, s13
 800c0ea:	d508      	bpl.n	800c0fe <_dtoa_r+0x146>
 800c0ec:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c0f0:	eeb4 6b47 	vcmp.f64	d6, d7
 800c0f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0f8:	bf18      	it	ne
 800c0fa:	f108 38ff 	addne.w	r8, r8, #4294967295
 800c0fe:	f1b8 0f16 	cmp.w	r8, #22
 800c102:	d82b      	bhi.n	800c15c <_dtoa_r+0x1a4>
 800c104:	495e      	ldr	r1, [pc, #376]	@ (800c280 <_dtoa_r+0x2c8>)
 800c106:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800c10a:	ed91 7b00 	vldr	d7, [r1]
 800c10e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c116:	d501      	bpl.n	800c11c <_dtoa_r+0x164>
 800c118:	f108 38ff 	add.w	r8, r8, #4294967295
 800c11c:	2100      	movs	r1, #0
 800c11e:	e01e      	b.n	800c15e <_dtoa_r+0x1a6>
 800c120:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c122:	4413      	add	r3, r2
 800c124:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800c128:	2920      	cmp	r1, #32
 800c12a:	bfc1      	itttt	gt
 800c12c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800c130:	408e      	lslgt	r6, r1
 800c132:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800c136:	fa24 f101 	lsrgt.w	r1, r4, r1
 800c13a:	bfd6      	itet	le
 800c13c:	f1c1 0120 	rsble	r1, r1, #32
 800c140:	4331      	orrgt	r1, r6
 800c142:	fa04 f101 	lslle.w	r1, r4, r1
 800c146:	ee07 1a90 	vmov	s15, r1
 800c14a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c14e:	3b01      	subs	r3, #1
 800c150:	ee17 1a90 	vmov	r1, s15
 800c154:	2501      	movs	r5, #1
 800c156:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800c15a:	e7a8      	b.n	800c0ae <_dtoa_r+0xf6>
 800c15c:	2101      	movs	r1, #1
 800c15e:	1ad2      	subs	r2, r2, r3
 800c160:	1e53      	subs	r3, r2, #1
 800c162:	9306      	str	r3, [sp, #24]
 800c164:	bf45      	ittet	mi
 800c166:	f1c2 0301 	rsbmi	r3, r2, #1
 800c16a:	9305      	strmi	r3, [sp, #20]
 800c16c:	2300      	movpl	r3, #0
 800c16e:	2300      	movmi	r3, #0
 800c170:	bf4c      	ite	mi
 800c172:	9306      	strmi	r3, [sp, #24]
 800c174:	9305      	strpl	r3, [sp, #20]
 800c176:	f1b8 0f00 	cmp.w	r8, #0
 800c17a:	910c      	str	r1, [sp, #48]	@ 0x30
 800c17c:	db18      	blt.n	800c1b0 <_dtoa_r+0x1f8>
 800c17e:	9b06      	ldr	r3, [sp, #24]
 800c180:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c184:	4443      	add	r3, r8
 800c186:	9306      	str	r3, [sp, #24]
 800c188:	2300      	movs	r3, #0
 800c18a:	9a07      	ldr	r2, [sp, #28]
 800c18c:	2a09      	cmp	r2, #9
 800c18e:	d849      	bhi.n	800c224 <_dtoa_r+0x26c>
 800c190:	2a05      	cmp	r2, #5
 800c192:	bfc4      	itt	gt
 800c194:	3a04      	subgt	r2, #4
 800c196:	9207      	strgt	r2, [sp, #28]
 800c198:	9a07      	ldr	r2, [sp, #28]
 800c19a:	f1a2 0202 	sub.w	r2, r2, #2
 800c19e:	bfcc      	ite	gt
 800c1a0:	2400      	movgt	r4, #0
 800c1a2:	2401      	movle	r4, #1
 800c1a4:	2a03      	cmp	r2, #3
 800c1a6:	d848      	bhi.n	800c23a <_dtoa_r+0x282>
 800c1a8:	e8df f002 	tbb	[pc, r2]
 800c1ac:	3a2c2e0b 	.word	0x3a2c2e0b
 800c1b0:	9b05      	ldr	r3, [sp, #20]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	eba3 0308 	sub.w	r3, r3, r8
 800c1b8:	9305      	str	r3, [sp, #20]
 800c1ba:	920a      	str	r2, [sp, #40]	@ 0x28
 800c1bc:	f1c8 0300 	rsb	r3, r8, #0
 800c1c0:	e7e3      	b.n	800c18a <_dtoa_r+0x1d2>
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	9208      	str	r2, [sp, #32]
 800c1c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1c8:	2a00      	cmp	r2, #0
 800c1ca:	dc39      	bgt.n	800c240 <_dtoa_r+0x288>
 800c1cc:	f04f 0b01 	mov.w	fp, #1
 800c1d0:	46da      	mov	sl, fp
 800c1d2:	465a      	mov	r2, fp
 800c1d4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800c1d8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800c1dc:	2100      	movs	r1, #0
 800c1de:	2004      	movs	r0, #4
 800c1e0:	f100 0614 	add.w	r6, r0, #20
 800c1e4:	4296      	cmp	r6, r2
 800c1e6:	d930      	bls.n	800c24a <_dtoa_r+0x292>
 800c1e8:	6079      	str	r1, [r7, #4]
 800c1ea:	4648      	mov	r0, r9
 800c1ec:	9304      	str	r3, [sp, #16]
 800c1ee:	f000 fc83 	bl	800caf8 <_Balloc>
 800c1f2:	9b04      	ldr	r3, [sp, #16]
 800c1f4:	4607      	mov	r7, r0
 800c1f6:	2800      	cmp	r0, #0
 800c1f8:	d146      	bne.n	800c288 <_dtoa_r+0x2d0>
 800c1fa:	4b22      	ldr	r3, [pc, #136]	@ (800c284 <_dtoa_r+0x2cc>)
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	f240 11af 	movw	r1, #431	@ 0x1af
 800c202:	e6f2      	b.n	800bfea <_dtoa_r+0x32>
 800c204:	2201      	movs	r2, #1
 800c206:	e7dd      	b.n	800c1c4 <_dtoa_r+0x20c>
 800c208:	2200      	movs	r2, #0
 800c20a:	9208      	str	r2, [sp, #32]
 800c20c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c20e:	eb08 0b02 	add.w	fp, r8, r2
 800c212:	f10b 0a01 	add.w	sl, fp, #1
 800c216:	4652      	mov	r2, sl
 800c218:	2a01      	cmp	r2, #1
 800c21a:	bfb8      	it	lt
 800c21c:	2201      	movlt	r2, #1
 800c21e:	e7db      	b.n	800c1d8 <_dtoa_r+0x220>
 800c220:	2201      	movs	r2, #1
 800c222:	e7f2      	b.n	800c20a <_dtoa_r+0x252>
 800c224:	2401      	movs	r4, #1
 800c226:	2200      	movs	r2, #0
 800c228:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800c22c:	f04f 3bff 	mov.w	fp, #4294967295
 800c230:	2100      	movs	r1, #0
 800c232:	46da      	mov	sl, fp
 800c234:	2212      	movs	r2, #18
 800c236:	9109      	str	r1, [sp, #36]	@ 0x24
 800c238:	e7ce      	b.n	800c1d8 <_dtoa_r+0x220>
 800c23a:	2201      	movs	r2, #1
 800c23c:	9208      	str	r2, [sp, #32]
 800c23e:	e7f5      	b.n	800c22c <_dtoa_r+0x274>
 800c240:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800c244:	46da      	mov	sl, fp
 800c246:	465a      	mov	r2, fp
 800c248:	e7c6      	b.n	800c1d8 <_dtoa_r+0x220>
 800c24a:	3101      	adds	r1, #1
 800c24c:	0040      	lsls	r0, r0, #1
 800c24e:	e7c7      	b.n	800c1e0 <_dtoa_r+0x228>
 800c250:	636f4361 	.word	0x636f4361
 800c254:	3fd287a7 	.word	0x3fd287a7
 800c258:	8b60c8b3 	.word	0x8b60c8b3
 800c25c:	3fc68a28 	.word	0x3fc68a28
 800c260:	509f79fb 	.word	0x509f79fb
 800c264:	3fd34413 	.word	0x3fd34413
 800c268:	0800f2fe 	.word	0x0800f2fe
 800c26c:	0800f315 	.word	0x0800f315
 800c270:	7ff00000 	.word	0x7ff00000
 800c274:	0800f2fa 	.word	0x0800f2fa
 800c278:	0800f2c9 	.word	0x0800f2c9
 800c27c:	0800f2c8 	.word	0x0800f2c8
 800c280:	0800f410 	.word	0x0800f410
 800c284:	0800f36d 	.word	0x0800f36d
 800c288:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800c28c:	f1ba 0f0e 	cmp.w	sl, #14
 800c290:	6010      	str	r0, [r2, #0]
 800c292:	d86f      	bhi.n	800c374 <_dtoa_r+0x3bc>
 800c294:	2c00      	cmp	r4, #0
 800c296:	d06d      	beq.n	800c374 <_dtoa_r+0x3bc>
 800c298:	f1b8 0f00 	cmp.w	r8, #0
 800c29c:	f340 80c2 	ble.w	800c424 <_dtoa_r+0x46c>
 800c2a0:	4aca      	ldr	r2, [pc, #808]	@ (800c5cc <_dtoa_r+0x614>)
 800c2a2:	f008 010f 	and.w	r1, r8, #15
 800c2a6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c2aa:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800c2ae:	ed92 7b00 	vldr	d7, [r2]
 800c2b2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800c2b6:	f000 80a9 	beq.w	800c40c <_dtoa_r+0x454>
 800c2ba:	4ac5      	ldr	r2, [pc, #788]	@ (800c5d0 <_dtoa_r+0x618>)
 800c2bc:	ed92 6b08 	vldr	d6, [r2, #32]
 800c2c0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800c2c4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c2c8:	f001 010f 	and.w	r1, r1, #15
 800c2cc:	2203      	movs	r2, #3
 800c2ce:	48c0      	ldr	r0, [pc, #768]	@ (800c5d0 <_dtoa_r+0x618>)
 800c2d0:	2900      	cmp	r1, #0
 800c2d2:	f040 809d 	bne.w	800c410 <_dtoa_r+0x458>
 800c2d6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c2da:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c2de:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c2e2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c2e4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c2e8:	2900      	cmp	r1, #0
 800c2ea:	f000 80c1 	beq.w	800c470 <_dtoa_r+0x4b8>
 800c2ee:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800c2f2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c2f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2fa:	f140 80b9 	bpl.w	800c470 <_dtoa_r+0x4b8>
 800c2fe:	f1ba 0f00 	cmp.w	sl, #0
 800c302:	f000 80b5 	beq.w	800c470 <_dtoa_r+0x4b8>
 800c306:	f1bb 0f00 	cmp.w	fp, #0
 800c30a:	dd31      	ble.n	800c370 <_dtoa_r+0x3b8>
 800c30c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800c310:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c314:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c318:	f108 31ff 	add.w	r1, r8, #4294967295
 800c31c:	9104      	str	r1, [sp, #16]
 800c31e:	3201      	adds	r2, #1
 800c320:	465c      	mov	r4, fp
 800c322:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c326:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800c32a:	ee07 2a90 	vmov	s15, r2
 800c32e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c332:	eea7 5b06 	vfma.f64	d5, d7, d6
 800c336:	ee15 2a90 	vmov	r2, s11
 800c33a:	ec51 0b15 	vmov	r0, r1, d5
 800c33e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800c342:	2c00      	cmp	r4, #0
 800c344:	f040 8098 	bne.w	800c478 <_dtoa_r+0x4c0>
 800c348:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c34c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c350:	ec41 0b17 	vmov	d7, r0, r1
 800c354:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c35c:	f300 8261 	bgt.w	800c822 <_dtoa_r+0x86a>
 800c360:	eeb1 7b47 	vneg.f64	d7, d7
 800c364:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c36c:	f100 80f5 	bmi.w	800c55a <_dtoa_r+0x5a2>
 800c370:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c374:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c376:	2a00      	cmp	r2, #0
 800c378:	f2c0 812c 	blt.w	800c5d4 <_dtoa_r+0x61c>
 800c37c:	f1b8 0f0e 	cmp.w	r8, #14
 800c380:	f300 8128 	bgt.w	800c5d4 <_dtoa_r+0x61c>
 800c384:	4b91      	ldr	r3, [pc, #580]	@ (800c5cc <_dtoa_r+0x614>)
 800c386:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c38a:	ed93 6b00 	vldr	d6, [r3]
 800c38e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c390:	2b00      	cmp	r3, #0
 800c392:	da03      	bge.n	800c39c <_dtoa_r+0x3e4>
 800c394:	f1ba 0f00 	cmp.w	sl, #0
 800c398:	f340 80d2 	ble.w	800c540 <_dtoa_r+0x588>
 800c39c:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800c3a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c3a4:	463e      	mov	r6, r7
 800c3a6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c3aa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c3ae:	ee15 3a10 	vmov	r3, s10
 800c3b2:	3330      	adds	r3, #48	@ 0x30
 800c3b4:	f806 3b01 	strb.w	r3, [r6], #1
 800c3b8:	1bf3      	subs	r3, r6, r7
 800c3ba:	459a      	cmp	sl, r3
 800c3bc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c3c0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c3c4:	f040 80f8 	bne.w	800c5b8 <_dtoa_r+0x600>
 800c3c8:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c3cc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c3d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3d4:	f300 80dd 	bgt.w	800c592 <_dtoa_r+0x5da>
 800c3d8:	eeb4 7b46 	vcmp.f64	d7, d6
 800c3dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3e0:	d104      	bne.n	800c3ec <_dtoa_r+0x434>
 800c3e2:	ee15 3a10 	vmov	r3, s10
 800c3e6:	07db      	lsls	r3, r3, #31
 800c3e8:	f100 80d3 	bmi.w	800c592 <_dtoa_r+0x5da>
 800c3ec:	9901      	ldr	r1, [sp, #4]
 800c3ee:	4648      	mov	r0, r9
 800c3f0:	f000 fbc2 	bl	800cb78 <_Bfree>
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c3f8:	7033      	strb	r3, [r6, #0]
 800c3fa:	f108 0301 	add.w	r3, r8, #1
 800c3fe:	6013      	str	r3, [r2, #0]
 800c400:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c402:	2b00      	cmp	r3, #0
 800c404:	f000 8304 	beq.w	800ca10 <_dtoa_r+0xa58>
 800c408:	601e      	str	r6, [r3, #0]
 800c40a:	e301      	b.n	800ca10 <_dtoa_r+0xa58>
 800c40c:	2202      	movs	r2, #2
 800c40e:	e75e      	b.n	800c2ce <_dtoa_r+0x316>
 800c410:	07cc      	lsls	r4, r1, #31
 800c412:	d504      	bpl.n	800c41e <_dtoa_r+0x466>
 800c414:	ed90 6b00 	vldr	d6, [r0]
 800c418:	3201      	adds	r2, #1
 800c41a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c41e:	1049      	asrs	r1, r1, #1
 800c420:	3008      	adds	r0, #8
 800c422:	e755      	b.n	800c2d0 <_dtoa_r+0x318>
 800c424:	d022      	beq.n	800c46c <_dtoa_r+0x4b4>
 800c426:	f1c8 0100 	rsb	r1, r8, #0
 800c42a:	4a68      	ldr	r2, [pc, #416]	@ (800c5cc <_dtoa_r+0x614>)
 800c42c:	f001 000f 	and.w	r0, r1, #15
 800c430:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800c434:	ed92 7b00 	vldr	d7, [r2]
 800c438:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c43c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c440:	4863      	ldr	r0, [pc, #396]	@ (800c5d0 <_dtoa_r+0x618>)
 800c442:	1109      	asrs	r1, r1, #4
 800c444:	2400      	movs	r4, #0
 800c446:	2202      	movs	r2, #2
 800c448:	b929      	cbnz	r1, 800c456 <_dtoa_r+0x49e>
 800c44a:	2c00      	cmp	r4, #0
 800c44c:	f43f af49 	beq.w	800c2e2 <_dtoa_r+0x32a>
 800c450:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c454:	e745      	b.n	800c2e2 <_dtoa_r+0x32a>
 800c456:	07ce      	lsls	r6, r1, #31
 800c458:	d505      	bpl.n	800c466 <_dtoa_r+0x4ae>
 800c45a:	ed90 6b00 	vldr	d6, [r0]
 800c45e:	3201      	adds	r2, #1
 800c460:	2401      	movs	r4, #1
 800c462:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c466:	1049      	asrs	r1, r1, #1
 800c468:	3008      	adds	r0, #8
 800c46a:	e7ed      	b.n	800c448 <_dtoa_r+0x490>
 800c46c:	2202      	movs	r2, #2
 800c46e:	e738      	b.n	800c2e2 <_dtoa_r+0x32a>
 800c470:	f8cd 8010 	str.w	r8, [sp, #16]
 800c474:	4654      	mov	r4, sl
 800c476:	e754      	b.n	800c322 <_dtoa_r+0x36a>
 800c478:	4a54      	ldr	r2, [pc, #336]	@ (800c5cc <_dtoa_r+0x614>)
 800c47a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800c47e:	ed12 4b02 	vldr	d4, [r2, #-8]
 800c482:	9a08      	ldr	r2, [sp, #32]
 800c484:	ec41 0b17 	vmov	d7, r0, r1
 800c488:	443c      	add	r4, r7
 800c48a:	b34a      	cbz	r2, 800c4e0 <_dtoa_r+0x528>
 800c48c:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800c490:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800c494:	463e      	mov	r6, r7
 800c496:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c49a:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c49e:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c4a2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c4a6:	ee14 2a90 	vmov	r2, s9
 800c4aa:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c4ae:	3230      	adds	r2, #48	@ 0x30
 800c4b0:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c4b4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c4b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4bc:	f806 2b01 	strb.w	r2, [r6], #1
 800c4c0:	d438      	bmi.n	800c534 <_dtoa_r+0x57c>
 800c4c2:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c4c6:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c4ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4ce:	d462      	bmi.n	800c596 <_dtoa_r+0x5de>
 800c4d0:	42a6      	cmp	r6, r4
 800c4d2:	f43f af4d 	beq.w	800c370 <_dtoa_r+0x3b8>
 800c4d6:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c4da:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c4de:	e7e0      	b.n	800c4a2 <_dtoa_r+0x4ea>
 800c4e0:	4621      	mov	r1, r4
 800c4e2:	463e      	mov	r6, r7
 800c4e4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c4e8:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c4ec:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c4f0:	ee14 2a90 	vmov	r2, s9
 800c4f4:	3230      	adds	r2, #48	@ 0x30
 800c4f6:	f806 2b01 	strb.w	r2, [r6], #1
 800c4fa:	42a6      	cmp	r6, r4
 800c4fc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c500:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c504:	d119      	bne.n	800c53a <_dtoa_r+0x582>
 800c506:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800c50a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c50e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c516:	dc3e      	bgt.n	800c596 <_dtoa_r+0x5de>
 800c518:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c51c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c524:	f57f af24 	bpl.w	800c370 <_dtoa_r+0x3b8>
 800c528:	460e      	mov	r6, r1
 800c52a:	3901      	subs	r1, #1
 800c52c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c530:	2b30      	cmp	r3, #48	@ 0x30
 800c532:	d0f9      	beq.n	800c528 <_dtoa_r+0x570>
 800c534:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800c538:	e758      	b.n	800c3ec <_dtoa_r+0x434>
 800c53a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c53e:	e7d5      	b.n	800c4ec <_dtoa_r+0x534>
 800c540:	d10b      	bne.n	800c55a <_dtoa_r+0x5a2>
 800c542:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c546:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c54a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c54e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c556:	f2c0 8161 	blt.w	800c81c <_dtoa_r+0x864>
 800c55a:	2400      	movs	r4, #0
 800c55c:	4625      	mov	r5, r4
 800c55e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c560:	43db      	mvns	r3, r3
 800c562:	9304      	str	r3, [sp, #16]
 800c564:	463e      	mov	r6, r7
 800c566:	f04f 0800 	mov.w	r8, #0
 800c56a:	4621      	mov	r1, r4
 800c56c:	4648      	mov	r0, r9
 800c56e:	f000 fb03 	bl	800cb78 <_Bfree>
 800c572:	2d00      	cmp	r5, #0
 800c574:	d0de      	beq.n	800c534 <_dtoa_r+0x57c>
 800c576:	f1b8 0f00 	cmp.w	r8, #0
 800c57a:	d005      	beq.n	800c588 <_dtoa_r+0x5d0>
 800c57c:	45a8      	cmp	r8, r5
 800c57e:	d003      	beq.n	800c588 <_dtoa_r+0x5d0>
 800c580:	4641      	mov	r1, r8
 800c582:	4648      	mov	r0, r9
 800c584:	f000 faf8 	bl	800cb78 <_Bfree>
 800c588:	4629      	mov	r1, r5
 800c58a:	4648      	mov	r0, r9
 800c58c:	f000 faf4 	bl	800cb78 <_Bfree>
 800c590:	e7d0      	b.n	800c534 <_dtoa_r+0x57c>
 800c592:	f8cd 8010 	str.w	r8, [sp, #16]
 800c596:	4633      	mov	r3, r6
 800c598:	461e      	mov	r6, r3
 800c59a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c59e:	2a39      	cmp	r2, #57	@ 0x39
 800c5a0:	d106      	bne.n	800c5b0 <_dtoa_r+0x5f8>
 800c5a2:	429f      	cmp	r7, r3
 800c5a4:	d1f8      	bne.n	800c598 <_dtoa_r+0x5e0>
 800c5a6:	9a04      	ldr	r2, [sp, #16]
 800c5a8:	3201      	adds	r2, #1
 800c5aa:	9204      	str	r2, [sp, #16]
 800c5ac:	2230      	movs	r2, #48	@ 0x30
 800c5ae:	703a      	strb	r2, [r7, #0]
 800c5b0:	781a      	ldrb	r2, [r3, #0]
 800c5b2:	3201      	adds	r2, #1
 800c5b4:	701a      	strb	r2, [r3, #0]
 800c5b6:	e7bd      	b.n	800c534 <_dtoa_r+0x57c>
 800c5b8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c5bc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c5c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5c4:	f47f aeef 	bne.w	800c3a6 <_dtoa_r+0x3ee>
 800c5c8:	e710      	b.n	800c3ec <_dtoa_r+0x434>
 800c5ca:	bf00      	nop
 800c5cc:	0800f410 	.word	0x0800f410
 800c5d0:	0800f3e8 	.word	0x0800f3e8
 800c5d4:	9908      	ldr	r1, [sp, #32]
 800c5d6:	2900      	cmp	r1, #0
 800c5d8:	f000 80e3 	beq.w	800c7a2 <_dtoa_r+0x7ea>
 800c5dc:	9907      	ldr	r1, [sp, #28]
 800c5de:	2901      	cmp	r1, #1
 800c5e0:	f300 80c8 	bgt.w	800c774 <_dtoa_r+0x7bc>
 800c5e4:	2d00      	cmp	r5, #0
 800c5e6:	f000 80c1 	beq.w	800c76c <_dtoa_r+0x7b4>
 800c5ea:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c5ee:	9e05      	ldr	r6, [sp, #20]
 800c5f0:	461c      	mov	r4, r3
 800c5f2:	9304      	str	r3, [sp, #16]
 800c5f4:	9b05      	ldr	r3, [sp, #20]
 800c5f6:	4413      	add	r3, r2
 800c5f8:	9305      	str	r3, [sp, #20]
 800c5fa:	9b06      	ldr	r3, [sp, #24]
 800c5fc:	2101      	movs	r1, #1
 800c5fe:	4413      	add	r3, r2
 800c600:	4648      	mov	r0, r9
 800c602:	9306      	str	r3, [sp, #24]
 800c604:	f000 fbb6 	bl	800cd74 <__i2b>
 800c608:	9b04      	ldr	r3, [sp, #16]
 800c60a:	4605      	mov	r5, r0
 800c60c:	b166      	cbz	r6, 800c628 <_dtoa_r+0x670>
 800c60e:	9a06      	ldr	r2, [sp, #24]
 800c610:	2a00      	cmp	r2, #0
 800c612:	dd09      	ble.n	800c628 <_dtoa_r+0x670>
 800c614:	42b2      	cmp	r2, r6
 800c616:	9905      	ldr	r1, [sp, #20]
 800c618:	bfa8      	it	ge
 800c61a:	4632      	movge	r2, r6
 800c61c:	1a89      	subs	r1, r1, r2
 800c61e:	9105      	str	r1, [sp, #20]
 800c620:	9906      	ldr	r1, [sp, #24]
 800c622:	1ab6      	subs	r6, r6, r2
 800c624:	1a8a      	subs	r2, r1, r2
 800c626:	9206      	str	r2, [sp, #24]
 800c628:	b1fb      	cbz	r3, 800c66a <_dtoa_r+0x6b2>
 800c62a:	9a08      	ldr	r2, [sp, #32]
 800c62c:	2a00      	cmp	r2, #0
 800c62e:	f000 80bc 	beq.w	800c7aa <_dtoa_r+0x7f2>
 800c632:	b19c      	cbz	r4, 800c65c <_dtoa_r+0x6a4>
 800c634:	4629      	mov	r1, r5
 800c636:	4622      	mov	r2, r4
 800c638:	4648      	mov	r0, r9
 800c63a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c63c:	f000 fc5a 	bl	800cef4 <__pow5mult>
 800c640:	9a01      	ldr	r2, [sp, #4]
 800c642:	4601      	mov	r1, r0
 800c644:	4605      	mov	r5, r0
 800c646:	4648      	mov	r0, r9
 800c648:	f000 fbaa 	bl	800cda0 <__multiply>
 800c64c:	9901      	ldr	r1, [sp, #4]
 800c64e:	9004      	str	r0, [sp, #16]
 800c650:	4648      	mov	r0, r9
 800c652:	f000 fa91 	bl	800cb78 <_Bfree>
 800c656:	9a04      	ldr	r2, [sp, #16]
 800c658:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c65a:	9201      	str	r2, [sp, #4]
 800c65c:	1b1a      	subs	r2, r3, r4
 800c65e:	d004      	beq.n	800c66a <_dtoa_r+0x6b2>
 800c660:	9901      	ldr	r1, [sp, #4]
 800c662:	4648      	mov	r0, r9
 800c664:	f000 fc46 	bl	800cef4 <__pow5mult>
 800c668:	9001      	str	r0, [sp, #4]
 800c66a:	2101      	movs	r1, #1
 800c66c:	4648      	mov	r0, r9
 800c66e:	f000 fb81 	bl	800cd74 <__i2b>
 800c672:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c674:	4604      	mov	r4, r0
 800c676:	2b00      	cmp	r3, #0
 800c678:	f000 81d0 	beq.w	800ca1c <_dtoa_r+0xa64>
 800c67c:	461a      	mov	r2, r3
 800c67e:	4601      	mov	r1, r0
 800c680:	4648      	mov	r0, r9
 800c682:	f000 fc37 	bl	800cef4 <__pow5mult>
 800c686:	9b07      	ldr	r3, [sp, #28]
 800c688:	2b01      	cmp	r3, #1
 800c68a:	4604      	mov	r4, r0
 800c68c:	f300 8095 	bgt.w	800c7ba <_dtoa_r+0x802>
 800c690:	9b02      	ldr	r3, [sp, #8]
 800c692:	2b00      	cmp	r3, #0
 800c694:	f040 808b 	bne.w	800c7ae <_dtoa_r+0x7f6>
 800c698:	9b03      	ldr	r3, [sp, #12]
 800c69a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c69e:	2a00      	cmp	r2, #0
 800c6a0:	f040 8087 	bne.w	800c7b2 <_dtoa_r+0x7fa>
 800c6a4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c6a8:	0d12      	lsrs	r2, r2, #20
 800c6aa:	0512      	lsls	r2, r2, #20
 800c6ac:	2a00      	cmp	r2, #0
 800c6ae:	f000 8082 	beq.w	800c7b6 <_dtoa_r+0x7fe>
 800c6b2:	9b05      	ldr	r3, [sp, #20]
 800c6b4:	3301      	adds	r3, #1
 800c6b6:	9305      	str	r3, [sp, #20]
 800c6b8:	9b06      	ldr	r3, [sp, #24]
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	9306      	str	r3, [sp, #24]
 800c6be:	2301      	movs	r3, #1
 800c6c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c6c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	f000 81af 	beq.w	800ca28 <_dtoa_r+0xa70>
 800c6ca:	6922      	ldr	r2, [r4, #16]
 800c6cc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c6d0:	6910      	ldr	r0, [r2, #16]
 800c6d2:	f000 fb03 	bl	800ccdc <__hi0bits>
 800c6d6:	f1c0 0020 	rsb	r0, r0, #32
 800c6da:	9b06      	ldr	r3, [sp, #24]
 800c6dc:	4418      	add	r0, r3
 800c6de:	f010 001f 	ands.w	r0, r0, #31
 800c6e2:	d076      	beq.n	800c7d2 <_dtoa_r+0x81a>
 800c6e4:	f1c0 0220 	rsb	r2, r0, #32
 800c6e8:	2a04      	cmp	r2, #4
 800c6ea:	dd69      	ble.n	800c7c0 <_dtoa_r+0x808>
 800c6ec:	9b05      	ldr	r3, [sp, #20]
 800c6ee:	f1c0 001c 	rsb	r0, r0, #28
 800c6f2:	4403      	add	r3, r0
 800c6f4:	9305      	str	r3, [sp, #20]
 800c6f6:	9b06      	ldr	r3, [sp, #24]
 800c6f8:	4406      	add	r6, r0
 800c6fa:	4403      	add	r3, r0
 800c6fc:	9306      	str	r3, [sp, #24]
 800c6fe:	9b05      	ldr	r3, [sp, #20]
 800c700:	2b00      	cmp	r3, #0
 800c702:	dd05      	ble.n	800c710 <_dtoa_r+0x758>
 800c704:	9901      	ldr	r1, [sp, #4]
 800c706:	461a      	mov	r2, r3
 800c708:	4648      	mov	r0, r9
 800c70a:	f000 fc4d 	bl	800cfa8 <__lshift>
 800c70e:	9001      	str	r0, [sp, #4]
 800c710:	9b06      	ldr	r3, [sp, #24]
 800c712:	2b00      	cmp	r3, #0
 800c714:	dd05      	ble.n	800c722 <_dtoa_r+0x76a>
 800c716:	4621      	mov	r1, r4
 800c718:	461a      	mov	r2, r3
 800c71a:	4648      	mov	r0, r9
 800c71c:	f000 fc44 	bl	800cfa8 <__lshift>
 800c720:	4604      	mov	r4, r0
 800c722:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c724:	2b00      	cmp	r3, #0
 800c726:	d056      	beq.n	800c7d6 <_dtoa_r+0x81e>
 800c728:	9801      	ldr	r0, [sp, #4]
 800c72a:	4621      	mov	r1, r4
 800c72c:	f000 fca8 	bl	800d080 <__mcmp>
 800c730:	2800      	cmp	r0, #0
 800c732:	da50      	bge.n	800c7d6 <_dtoa_r+0x81e>
 800c734:	f108 33ff 	add.w	r3, r8, #4294967295
 800c738:	9304      	str	r3, [sp, #16]
 800c73a:	9901      	ldr	r1, [sp, #4]
 800c73c:	2300      	movs	r3, #0
 800c73e:	220a      	movs	r2, #10
 800c740:	4648      	mov	r0, r9
 800c742:	f000 fa3b 	bl	800cbbc <__multadd>
 800c746:	9b08      	ldr	r3, [sp, #32]
 800c748:	9001      	str	r0, [sp, #4]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	f000 816e 	beq.w	800ca2c <_dtoa_r+0xa74>
 800c750:	4629      	mov	r1, r5
 800c752:	2300      	movs	r3, #0
 800c754:	220a      	movs	r2, #10
 800c756:	4648      	mov	r0, r9
 800c758:	f000 fa30 	bl	800cbbc <__multadd>
 800c75c:	f1bb 0f00 	cmp.w	fp, #0
 800c760:	4605      	mov	r5, r0
 800c762:	dc64      	bgt.n	800c82e <_dtoa_r+0x876>
 800c764:	9b07      	ldr	r3, [sp, #28]
 800c766:	2b02      	cmp	r3, #2
 800c768:	dc3e      	bgt.n	800c7e8 <_dtoa_r+0x830>
 800c76a:	e060      	b.n	800c82e <_dtoa_r+0x876>
 800c76c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c76e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c772:	e73c      	b.n	800c5ee <_dtoa_r+0x636>
 800c774:	f10a 34ff 	add.w	r4, sl, #4294967295
 800c778:	42a3      	cmp	r3, r4
 800c77a:	bfbf      	itttt	lt
 800c77c:	1ae2      	sublt	r2, r4, r3
 800c77e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c780:	189b      	addlt	r3, r3, r2
 800c782:	930a      	strlt	r3, [sp, #40]	@ 0x28
 800c784:	bfae      	itee	ge
 800c786:	1b1c      	subge	r4, r3, r4
 800c788:	4623      	movlt	r3, r4
 800c78a:	2400      	movlt	r4, #0
 800c78c:	f1ba 0f00 	cmp.w	sl, #0
 800c790:	bfb5      	itete	lt
 800c792:	9a05      	ldrlt	r2, [sp, #20]
 800c794:	9e05      	ldrge	r6, [sp, #20]
 800c796:	eba2 060a 	sublt.w	r6, r2, sl
 800c79a:	4652      	movge	r2, sl
 800c79c:	bfb8      	it	lt
 800c79e:	2200      	movlt	r2, #0
 800c7a0:	e727      	b.n	800c5f2 <_dtoa_r+0x63a>
 800c7a2:	9e05      	ldr	r6, [sp, #20]
 800c7a4:	9d08      	ldr	r5, [sp, #32]
 800c7a6:	461c      	mov	r4, r3
 800c7a8:	e730      	b.n	800c60c <_dtoa_r+0x654>
 800c7aa:	461a      	mov	r2, r3
 800c7ac:	e758      	b.n	800c660 <_dtoa_r+0x6a8>
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	e786      	b.n	800c6c0 <_dtoa_r+0x708>
 800c7b2:	9b02      	ldr	r3, [sp, #8]
 800c7b4:	e784      	b.n	800c6c0 <_dtoa_r+0x708>
 800c7b6:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c7b8:	e783      	b.n	800c6c2 <_dtoa_r+0x70a>
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c7be:	e784      	b.n	800c6ca <_dtoa_r+0x712>
 800c7c0:	d09d      	beq.n	800c6fe <_dtoa_r+0x746>
 800c7c2:	9b05      	ldr	r3, [sp, #20]
 800c7c4:	321c      	adds	r2, #28
 800c7c6:	4413      	add	r3, r2
 800c7c8:	9305      	str	r3, [sp, #20]
 800c7ca:	9b06      	ldr	r3, [sp, #24]
 800c7cc:	4416      	add	r6, r2
 800c7ce:	4413      	add	r3, r2
 800c7d0:	e794      	b.n	800c6fc <_dtoa_r+0x744>
 800c7d2:	4602      	mov	r2, r0
 800c7d4:	e7f5      	b.n	800c7c2 <_dtoa_r+0x80a>
 800c7d6:	f1ba 0f00 	cmp.w	sl, #0
 800c7da:	f8cd 8010 	str.w	r8, [sp, #16]
 800c7de:	46d3      	mov	fp, sl
 800c7e0:	dc21      	bgt.n	800c826 <_dtoa_r+0x86e>
 800c7e2:	9b07      	ldr	r3, [sp, #28]
 800c7e4:	2b02      	cmp	r3, #2
 800c7e6:	dd1e      	ble.n	800c826 <_dtoa_r+0x86e>
 800c7e8:	f1bb 0f00 	cmp.w	fp, #0
 800c7ec:	f47f aeb7 	bne.w	800c55e <_dtoa_r+0x5a6>
 800c7f0:	4621      	mov	r1, r4
 800c7f2:	465b      	mov	r3, fp
 800c7f4:	2205      	movs	r2, #5
 800c7f6:	4648      	mov	r0, r9
 800c7f8:	f000 f9e0 	bl	800cbbc <__multadd>
 800c7fc:	4601      	mov	r1, r0
 800c7fe:	4604      	mov	r4, r0
 800c800:	9801      	ldr	r0, [sp, #4]
 800c802:	f000 fc3d 	bl	800d080 <__mcmp>
 800c806:	2800      	cmp	r0, #0
 800c808:	f77f aea9 	ble.w	800c55e <_dtoa_r+0x5a6>
 800c80c:	463e      	mov	r6, r7
 800c80e:	2331      	movs	r3, #49	@ 0x31
 800c810:	f806 3b01 	strb.w	r3, [r6], #1
 800c814:	9b04      	ldr	r3, [sp, #16]
 800c816:	3301      	adds	r3, #1
 800c818:	9304      	str	r3, [sp, #16]
 800c81a:	e6a4      	b.n	800c566 <_dtoa_r+0x5ae>
 800c81c:	f8cd 8010 	str.w	r8, [sp, #16]
 800c820:	4654      	mov	r4, sl
 800c822:	4625      	mov	r5, r4
 800c824:	e7f2      	b.n	800c80c <_dtoa_r+0x854>
 800c826:	9b08      	ldr	r3, [sp, #32]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	f000 8103 	beq.w	800ca34 <_dtoa_r+0xa7c>
 800c82e:	2e00      	cmp	r6, #0
 800c830:	dd05      	ble.n	800c83e <_dtoa_r+0x886>
 800c832:	4629      	mov	r1, r5
 800c834:	4632      	mov	r2, r6
 800c836:	4648      	mov	r0, r9
 800c838:	f000 fbb6 	bl	800cfa8 <__lshift>
 800c83c:	4605      	mov	r5, r0
 800c83e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c840:	2b00      	cmp	r3, #0
 800c842:	d058      	beq.n	800c8f6 <_dtoa_r+0x93e>
 800c844:	6869      	ldr	r1, [r5, #4]
 800c846:	4648      	mov	r0, r9
 800c848:	f000 f956 	bl	800caf8 <_Balloc>
 800c84c:	4606      	mov	r6, r0
 800c84e:	b928      	cbnz	r0, 800c85c <_dtoa_r+0x8a4>
 800c850:	4b82      	ldr	r3, [pc, #520]	@ (800ca5c <_dtoa_r+0xaa4>)
 800c852:	4602      	mov	r2, r0
 800c854:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c858:	f7ff bbc7 	b.w	800bfea <_dtoa_r+0x32>
 800c85c:	692a      	ldr	r2, [r5, #16]
 800c85e:	3202      	adds	r2, #2
 800c860:	0092      	lsls	r2, r2, #2
 800c862:	f105 010c 	add.w	r1, r5, #12
 800c866:	300c      	adds	r0, #12
 800c868:	f7ff fb07 	bl	800be7a <memcpy>
 800c86c:	2201      	movs	r2, #1
 800c86e:	4631      	mov	r1, r6
 800c870:	4648      	mov	r0, r9
 800c872:	f000 fb99 	bl	800cfa8 <__lshift>
 800c876:	1c7b      	adds	r3, r7, #1
 800c878:	9305      	str	r3, [sp, #20]
 800c87a:	eb07 030b 	add.w	r3, r7, fp
 800c87e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c880:	9b02      	ldr	r3, [sp, #8]
 800c882:	f003 0301 	and.w	r3, r3, #1
 800c886:	46a8      	mov	r8, r5
 800c888:	9308      	str	r3, [sp, #32]
 800c88a:	4605      	mov	r5, r0
 800c88c:	9b05      	ldr	r3, [sp, #20]
 800c88e:	9801      	ldr	r0, [sp, #4]
 800c890:	4621      	mov	r1, r4
 800c892:	f103 3bff 	add.w	fp, r3, #4294967295
 800c896:	f7ff fb05 	bl	800bea4 <quorem>
 800c89a:	4641      	mov	r1, r8
 800c89c:	9002      	str	r0, [sp, #8]
 800c89e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800c8a2:	9801      	ldr	r0, [sp, #4]
 800c8a4:	f000 fbec 	bl	800d080 <__mcmp>
 800c8a8:	462a      	mov	r2, r5
 800c8aa:	9006      	str	r0, [sp, #24]
 800c8ac:	4621      	mov	r1, r4
 800c8ae:	4648      	mov	r0, r9
 800c8b0:	f000 fc02 	bl	800d0b8 <__mdiff>
 800c8b4:	68c2      	ldr	r2, [r0, #12]
 800c8b6:	4606      	mov	r6, r0
 800c8b8:	b9fa      	cbnz	r2, 800c8fa <_dtoa_r+0x942>
 800c8ba:	4601      	mov	r1, r0
 800c8bc:	9801      	ldr	r0, [sp, #4]
 800c8be:	f000 fbdf 	bl	800d080 <__mcmp>
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	4631      	mov	r1, r6
 800c8c6:	4648      	mov	r0, r9
 800c8c8:	920a      	str	r2, [sp, #40]	@ 0x28
 800c8ca:	f000 f955 	bl	800cb78 <_Bfree>
 800c8ce:	9b07      	ldr	r3, [sp, #28]
 800c8d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c8d2:	9e05      	ldr	r6, [sp, #20]
 800c8d4:	ea43 0102 	orr.w	r1, r3, r2
 800c8d8:	9b08      	ldr	r3, [sp, #32]
 800c8da:	4319      	orrs	r1, r3
 800c8dc:	d10f      	bne.n	800c8fe <_dtoa_r+0x946>
 800c8de:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c8e2:	d028      	beq.n	800c936 <_dtoa_r+0x97e>
 800c8e4:	9b06      	ldr	r3, [sp, #24]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	dd02      	ble.n	800c8f0 <_dtoa_r+0x938>
 800c8ea:	9b02      	ldr	r3, [sp, #8]
 800c8ec:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800c8f0:	f88b a000 	strb.w	sl, [fp]
 800c8f4:	e639      	b.n	800c56a <_dtoa_r+0x5b2>
 800c8f6:	4628      	mov	r0, r5
 800c8f8:	e7bd      	b.n	800c876 <_dtoa_r+0x8be>
 800c8fa:	2201      	movs	r2, #1
 800c8fc:	e7e2      	b.n	800c8c4 <_dtoa_r+0x90c>
 800c8fe:	9b06      	ldr	r3, [sp, #24]
 800c900:	2b00      	cmp	r3, #0
 800c902:	db04      	blt.n	800c90e <_dtoa_r+0x956>
 800c904:	9907      	ldr	r1, [sp, #28]
 800c906:	430b      	orrs	r3, r1
 800c908:	9908      	ldr	r1, [sp, #32]
 800c90a:	430b      	orrs	r3, r1
 800c90c:	d120      	bne.n	800c950 <_dtoa_r+0x998>
 800c90e:	2a00      	cmp	r2, #0
 800c910:	ddee      	ble.n	800c8f0 <_dtoa_r+0x938>
 800c912:	9901      	ldr	r1, [sp, #4]
 800c914:	2201      	movs	r2, #1
 800c916:	4648      	mov	r0, r9
 800c918:	f000 fb46 	bl	800cfa8 <__lshift>
 800c91c:	4621      	mov	r1, r4
 800c91e:	9001      	str	r0, [sp, #4]
 800c920:	f000 fbae 	bl	800d080 <__mcmp>
 800c924:	2800      	cmp	r0, #0
 800c926:	dc03      	bgt.n	800c930 <_dtoa_r+0x978>
 800c928:	d1e2      	bne.n	800c8f0 <_dtoa_r+0x938>
 800c92a:	f01a 0f01 	tst.w	sl, #1
 800c92e:	d0df      	beq.n	800c8f0 <_dtoa_r+0x938>
 800c930:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c934:	d1d9      	bne.n	800c8ea <_dtoa_r+0x932>
 800c936:	2339      	movs	r3, #57	@ 0x39
 800c938:	f88b 3000 	strb.w	r3, [fp]
 800c93c:	4633      	mov	r3, r6
 800c93e:	461e      	mov	r6, r3
 800c940:	3b01      	subs	r3, #1
 800c942:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c946:	2a39      	cmp	r2, #57	@ 0x39
 800c948:	d053      	beq.n	800c9f2 <_dtoa_r+0xa3a>
 800c94a:	3201      	adds	r2, #1
 800c94c:	701a      	strb	r2, [r3, #0]
 800c94e:	e60c      	b.n	800c56a <_dtoa_r+0x5b2>
 800c950:	2a00      	cmp	r2, #0
 800c952:	dd07      	ble.n	800c964 <_dtoa_r+0x9ac>
 800c954:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c958:	d0ed      	beq.n	800c936 <_dtoa_r+0x97e>
 800c95a:	f10a 0301 	add.w	r3, sl, #1
 800c95e:	f88b 3000 	strb.w	r3, [fp]
 800c962:	e602      	b.n	800c56a <_dtoa_r+0x5b2>
 800c964:	9b05      	ldr	r3, [sp, #20]
 800c966:	9a05      	ldr	r2, [sp, #20]
 800c968:	f803 ac01 	strb.w	sl, [r3, #-1]
 800c96c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c96e:	4293      	cmp	r3, r2
 800c970:	d029      	beq.n	800c9c6 <_dtoa_r+0xa0e>
 800c972:	9901      	ldr	r1, [sp, #4]
 800c974:	2300      	movs	r3, #0
 800c976:	220a      	movs	r2, #10
 800c978:	4648      	mov	r0, r9
 800c97a:	f000 f91f 	bl	800cbbc <__multadd>
 800c97e:	45a8      	cmp	r8, r5
 800c980:	9001      	str	r0, [sp, #4]
 800c982:	f04f 0300 	mov.w	r3, #0
 800c986:	f04f 020a 	mov.w	r2, #10
 800c98a:	4641      	mov	r1, r8
 800c98c:	4648      	mov	r0, r9
 800c98e:	d107      	bne.n	800c9a0 <_dtoa_r+0x9e8>
 800c990:	f000 f914 	bl	800cbbc <__multadd>
 800c994:	4680      	mov	r8, r0
 800c996:	4605      	mov	r5, r0
 800c998:	9b05      	ldr	r3, [sp, #20]
 800c99a:	3301      	adds	r3, #1
 800c99c:	9305      	str	r3, [sp, #20]
 800c99e:	e775      	b.n	800c88c <_dtoa_r+0x8d4>
 800c9a0:	f000 f90c 	bl	800cbbc <__multadd>
 800c9a4:	4629      	mov	r1, r5
 800c9a6:	4680      	mov	r8, r0
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	220a      	movs	r2, #10
 800c9ac:	4648      	mov	r0, r9
 800c9ae:	f000 f905 	bl	800cbbc <__multadd>
 800c9b2:	4605      	mov	r5, r0
 800c9b4:	e7f0      	b.n	800c998 <_dtoa_r+0x9e0>
 800c9b6:	f1bb 0f00 	cmp.w	fp, #0
 800c9ba:	bfcc      	ite	gt
 800c9bc:	465e      	movgt	r6, fp
 800c9be:	2601      	movle	r6, #1
 800c9c0:	443e      	add	r6, r7
 800c9c2:	f04f 0800 	mov.w	r8, #0
 800c9c6:	9901      	ldr	r1, [sp, #4]
 800c9c8:	2201      	movs	r2, #1
 800c9ca:	4648      	mov	r0, r9
 800c9cc:	f000 faec 	bl	800cfa8 <__lshift>
 800c9d0:	4621      	mov	r1, r4
 800c9d2:	9001      	str	r0, [sp, #4]
 800c9d4:	f000 fb54 	bl	800d080 <__mcmp>
 800c9d8:	2800      	cmp	r0, #0
 800c9da:	dcaf      	bgt.n	800c93c <_dtoa_r+0x984>
 800c9dc:	d102      	bne.n	800c9e4 <_dtoa_r+0xa2c>
 800c9de:	f01a 0f01 	tst.w	sl, #1
 800c9e2:	d1ab      	bne.n	800c93c <_dtoa_r+0x984>
 800c9e4:	4633      	mov	r3, r6
 800c9e6:	461e      	mov	r6, r3
 800c9e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c9ec:	2a30      	cmp	r2, #48	@ 0x30
 800c9ee:	d0fa      	beq.n	800c9e6 <_dtoa_r+0xa2e>
 800c9f0:	e5bb      	b.n	800c56a <_dtoa_r+0x5b2>
 800c9f2:	429f      	cmp	r7, r3
 800c9f4:	d1a3      	bne.n	800c93e <_dtoa_r+0x986>
 800c9f6:	9b04      	ldr	r3, [sp, #16]
 800c9f8:	3301      	adds	r3, #1
 800c9fa:	9304      	str	r3, [sp, #16]
 800c9fc:	2331      	movs	r3, #49	@ 0x31
 800c9fe:	703b      	strb	r3, [r7, #0]
 800ca00:	e5b3      	b.n	800c56a <_dtoa_r+0x5b2>
 800ca02:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ca04:	4f16      	ldr	r7, [pc, #88]	@ (800ca60 <_dtoa_r+0xaa8>)
 800ca06:	b11b      	cbz	r3, 800ca10 <_dtoa_r+0xa58>
 800ca08:	f107 0308 	add.w	r3, r7, #8
 800ca0c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ca0e:	6013      	str	r3, [r2, #0]
 800ca10:	4638      	mov	r0, r7
 800ca12:	b011      	add	sp, #68	@ 0x44
 800ca14:	ecbd 8b02 	vpop	{d8}
 800ca18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca1c:	9b07      	ldr	r3, [sp, #28]
 800ca1e:	2b01      	cmp	r3, #1
 800ca20:	f77f ae36 	ble.w	800c690 <_dtoa_r+0x6d8>
 800ca24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca26:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca28:	2001      	movs	r0, #1
 800ca2a:	e656      	b.n	800c6da <_dtoa_r+0x722>
 800ca2c:	f1bb 0f00 	cmp.w	fp, #0
 800ca30:	f77f aed7 	ble.w	800c7e2 <_dtoa_r+0x82a>
 800ca34:	463e      	mov	r6, r7
 800ca36:	9801      	ldr	r0, [sp, #4]
 800ca38:	4621      	mov	r1, r4
 800ca3a:	f7ff fa33 	bl	800bea4 <quorem>
 800ca3e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800ca42:	f806 ab01 	strb.w	sl, [r6], #1
 800ca46:	1bf2      	subs	r2, r6, r7
 800ca48:	4593      	cmp	fp, r2
 800ca4a:	ddb4      	ble.n	800c9b6 <_dtoa_r+0x9fe>
 800ca4c:	9901      	ldr	r1, [sp, #4]
 800ca4e:	2300      	movs	r3, #0
 800ca50:	220a      	movs	r2, #10
 800ca52:	4648      	mov	r0, r9
 800ca54:	f000 f8b2 	bl	800cbbc <__multadd>
 800ca58:	9001      	str	r0, [sp, #4]
 800ca5a:	e7ec      	b.n	800ca36 <_dtoa_r+0xa7e>
 800ca5c:	0800f36d 	.word	0x0800f36d
 800ca60:	0800f2f1 	.word	0x0800f2f1

0800ca64 <_free_r>:
 800ca64:	b538      	push	{r3, r4, r5, lr}
 800ca66:	4605      	mov	r5, r0
 800ca68:	2900      	cmp	r1, #0
 800ca6a:	d041      	beq.n	800caf0 <_free_r+0x8c>
 800ca6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca70:	1f0c      	subs	r4, r1, #4
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	bfb8      	it	lt
 800ca76:	18e4      	addlt	r4, r4, r3
 800ca78:	f7fe f84c 	bl	800ab14 <__malloc_lock>
 800ca7c:	4a1d      	ldr	r2, [pc, #116]	@ (800caf4 <_free_r+0x90>)
 800ca7e:	6813      	ldr	r3, [r2, #0]
 800ca80:	b933      	cbnz	r3, 800ca90 <_free_r+0x2c>
 800ca82:	6063      	str	r3, [r4, #4]
 800ca84:	6014      	str	r4, [r2, #0]
 800ca86:	4628      	mov	r0, r5
 800ca88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca8c:	f7fe b848 	b.w	800ab20 <__malloc_unlock>
 800ca90:	42a3      	cmp	r3, r4
 800ca92:	d908      	bls.n	800caa6 <_free_r+0x42>
 800ca94:	6820      	ldr	r0, [r4, #0]
 800ca96:	1821      	adds	r1, r4, r0
 800ca98:	428b      	cmp	r3, r1
 800ca9a:	bf01      	itttt	eq
 800ca9c:	6819      	ldreq	r1, [r3, #0]
 800ca9e:	685b      	ldreq	r3, [r3, #4]
 800caa0:	1809      	addeq	r1, r1, r0
 800caa2:	6021      	streq	r1, [r4, #0]
 800caa4:	e7ed      	b.n	800ca82 <_free_r+0x1e>
 800caa6:	461a      	mov	r2, r3
 800caa8:	685b      	ldr	r3, [r3, #4]
 800caaa:	b10b      	cbz	r3, 800cab0 <_free_r+0x4c>
 800caac:	42a3      	cmp	r3, r4
 800caae:	d9fa      	bls.n	800caa6 <_free_r+0x42>
 800cab0:	6811      	ldr	r1, [r2, #0]
 800cab2:	1850      	adds	r0, r2, r1
 800cab4:	42a0      	cmp	r0, r4
 800cab6:	d10b      	bne.n	800cad0 <_free_r+0x6c>
 800cab8:	6820      	ldr	r0, [r4, #0]
 800caba:	4401      	add	r1, r0
 800cabc:	1850      	adds	r0, r2, r1
 800cabe:	4283      	cmp	r3, r0
 800cac0:	6011      	str	r1, [r2, #0]
 800cac2:	d1e0      	bne.n	800ca86 <_free_r+0x22>
 800cac4:	6818      	ldr	r0, [r3, #0]
 800cac6:	685b      	ldr	r3, [r3, #4]
 800cac8:	6053      	str	r3, [r2, #4]
 800caca:	4408      	add	r0, r1
 800cacc:	6010      	str	r0, [r2, #0]
 800cace:	e7da      	b.n	800ca86 <_free_r+0x22>
 800cad0:	d902      	bls.n	800cad8 <_free_r+0x74>
 800cad2:	230c      	movs	r3, #12
 800cad4:	602b      	str	r3, [r5, #0]
 800cad6:	e7d6      	b.n	800ca86 <_free_r+0x22>
 800cad8:	6820      	ldr	r0, [r4, #0]
 800cada:	1821      	adds	r1, r4, r0
 800cadc:	428b      	cmp	r3, r1
 800cade:	bf04      	itt	eq
 800cae0:	6819      	ldreq	r1, [r3, #0]
 800cae2:	685b      	ldreq	r3, [r3, #4]
 800cae4:	6063      	str	r3, [r4, #4]
 800cae6:	bf04      	itt	eq
 800cae8:	1809      	addeq	r1, r1, r0
 800caea:	6021      	streq	r1, [r4, #0]
 800caec:	6054      	str	r4, [r2, #4]
 800caee:	e7ca      	b.n	800ca86 <_free_r+0x22>
 800caf0:	bd38      	pop	{r3, r4, r5, pc}
 800caf2:	bf00      	nop
 800caf4:	24004d44 	.word	0x24004d44

0800caf8 <_Balloc>:
 800caf8:	b570      	push	{r4, r5, r6, lr}
 800cafa:	69c6      	ldr	r6, [r0, #28]
 800cafc:	4604      	mov	r4, r0
 800cafe:	460d      	mov	r5, r1
 800cb00:	b976      	cbnz	r6, 800cb20 <_Balloc+0x28>
 800cb02:	2010      	movs	r0, #16
 800cb04:	f7fd ff54 	bl	800a9b0 <malloc>
 800cb08:	4602      	mov	r2, r0
 800cb0a:	61e0      	str	r0, [r4, #28]
 800cb0c:	b920      	cbnz	r0, 800cb18 <_Balloc+0x20>
 800cb0e:	4b18      	ldr	r3, [pc, #96]	@ (800cb70 <_Balloc+0x78>)
 800cb10:	4818      	ldr	r0, [pc, #96]	@ (800cb74 <_Balloc+0x7c>)
 800cb12:	216b      	movs	r1, #107	@ 0x6b
 800cb14:	f7fd ff2e 	bl	800a974 <__assert_func>
 800cb18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb1c:	6006      	str	r6, [r0, #0]
 800cb1e:	60c6      	str	r6, [r0, #12]
 800cb20:	69e6      	ldr	r6, [r4, #28]
 800cb22:	68f3      	ldr	r3, [r6, #12]
 800cb24:	b183      	cbz	r3, 800cb48 <_Balloc+0x50>
 800cb26:	69e3      	ldr	r3, [r4, #28]
 800cb28:	68db      	ldr	r3, [r3, #12]
 800cb2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cb2e:	b9b8      	cbnz	r0, 800cb60 <_Balloc+0x68>
 800cb30:	2101      	movs	r1, #1
 800cb32:	fa01 f605 	lsl.w	r6, r1, r5
 800cb36:	1d72      	adds	r2, r6, #5
 800cb38:	0092      	lsls	r2, r2, #2
 800cb3a:	4620      	mov	r0, r4
 800cb3c:	f001 fec0 	bl	800e8c0 <_calloc_r>
 800cb40:	b160      	cbz	r0, 800cb5c <_Balloc+0x64>
 800cb42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cb46:	e00e      	b.n	800cb66 <_Balloc+0x6e>
 800cb48:	2221      	movs	r2, #33	@ 0x21
 800cb4a:	2104      	movs	r1, #4
 800cb4c:	4620      	mov	r0, r4
 800cb4e:	f001 feb7 	bl	800e8c0 <_calloc_r>
 800cb52:	69e3      	ldr	r3, [r4, #28]
 800cb54:	60f0      	str	r0, [r6, #12]
 800cb56:	68db      	ldr	r3, [r3, #12]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d1e4      	bne.n	800cb26 <_Balloc+0x2e>
 800cb5c:	2000      	movs	r0, #0
 800cb5e:	bd70      	pop	{r4, r5, r6, pc}
 800cb60:	6802      	ldr	r2, [r0, #0]
 800cb62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cb66:	2300      	movs	r3, #0
 800cb68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cb6c:	e7f7      	b.n	800cb5e <_Balloc+0x66>
 800cb6e:	bf00      	nop
 800cb70:	0800f2fe 	.word	0x0800f2fe
 800cb74:	0800f37e 	.word	0x0800f37e

0800cb78 <_Bfree>:
 800cb78:	b570      	push	{r4, r5, r6, lr}
 800cb7a:	69c6      	ldr	r6, [r0, #28]
 800cb7c:	4605      	mov	r5, r0
 800cb7e:	460c      	mov	r4, r1
 800cb80:	b976      	cbnz	r6, 800cba0 <_Bfree+0x28>
 800cb82:	2010      	movs	r0, #16
 800cb84:	f7fd ff14 	bl	800a9b0 <malloc>
 800cb88:	4602      	mov	r2, r0
 800cb8a:	61e8      	str	r0, [r5, #28]
 800cb8c:	b920      	cbnz	r0, 800cb98 <_Bfree+0x20>
 800cb8e:	4b09      	ldr	r3, [pc, #36]	@ (800cbb4 <_Bfree+0x3c>)
 800cb90:	4809      	ldr	r0, [pc, #36]	@ (800cbb8 <_Bfree+0x40>)
 800cb92:	218f      	movs	r1, #143	@ 0x8f
 800cb94:	f7fd feee 	bl	800a974 <__assert_func>
 800cb98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb9c:	6006      	str	r6, [r0, #0]
 800cb9e:	60c6      	str	r6, [r0, #12]
 800cba0:	b13c      	cbz	r4, 800cbb2 <_Bfree+0x3a>
 800cba2:	69eb      	ldr	r3, [r5, #28]
 800cba4:	6862      	ldr	r2, [r4, #4]
 800cba6:	68db      	ldr	r3, [r3, #12]
 800cba8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cbac:	6021      	str	r1, [r4, #0]
 800cbae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cbb2:	bd70      	pop	{r4, r5, r6, pc}
 800cbb4:	0800f2fe 	.word	0x0800f2fe
 800cbb8:	0800f37e 	.word	0x0800f37e

0800cbbc <__multadd>:
 800cbbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbc0:	690d      	ldr	r5, [r1, #16]
 800cbc2:	4607      	mov	r7, r0
 800cbc4:	460c      	mov	r4, r1
 800cbc6:	461e      	mov	r6, r3
 800cbc8:	f101 0c14 	add.w	ip, r1, #20
 800cbcc:	2000      	movs	r0, #0
 800cbce:	f8dc 3000 	ldr.w	r3, [ip]
 800cbd2:	b299      	uxth	r1, r3
 800cbd4:	fb02 6101 	mla	r1, r2, r1, r6
 800cbd8:	0c1e      	lsrs	r6, r3, #16
 800cbda:	0c0b      	lsrs	r3, r1, #16
 800cbdc:	fb02 3306 	mla	r3, r2, r6, r3
 800cbe0:	b289      	uxth	r1, r1
 800cbe2:	3001      	adds	r0, #1
 800cbe4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cbe8:	4285      	cmp	r5, r0
 800cbea:	f84c 1b04 	str.w	r1, [ip], #4
 800cbee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cbf2:	dcec      	bgt.n	800cbce <__multadd+0x12>
 800cbf4:	b30e      	cbz	r6, 800cc3a <__multadd+0x7e>
 800cbf6:	68a3      	ldr	r3, [r4, #8]
 800cbf8:	42ab      	cmp	r3, r5
 800cbfa:	dc19      	bgt.n	800cc30 <__multadd+0x74>
 800cbfc:	6861      	ldr	r1, [r4, #4]
 800cbfe:	4638      	mov	r0, r7
 800cc00:	3101      	adds	r1, #1
 800cc02:	f7ff ff79 	bl	800caf8 <_Balloc>
 800cc06:	4680      	mov	r8, r0
 800cc08:	b928      	cbnz	r0, 800cc16 <__multadd+0x5a>
 800cc0a:	4602      	mov	r2, r0
 800cc0c:	4b0c      	ldr	r3, [pc, #48]	@ (800cc40 <__multadd+0x84>)
 800cc0e:	480d      	ldr	r0, [pc, #52]	@ (800cc44 <__multadd+0x88>)
 800cc10:	21ba      	movs	r1, #186	@ 0xba
 800cc12:	f7fd feaf 	bl	800a974 <__assert_func>
 800cc16:	6922      	ldr	r2, [r4, #16]
 800cc18:	3202      	adds	r2, #2
 800cc1a:	f104 010c 	add.w	r1, r4, #12
 800cc1e:	0092      	lsls	r2, r2, #2
 800cc20:	300c      	adds	r0, #12
 800cc22:	f7ff f92a 	bl	800be7a <memcpy>
 800cc26:	4621      	mov	r1, r4
 800cc28:	4638      	mov	r0, r7
 800cc2a:	f7ff ffa5 	bl	800cb78 <_Bfree>
 800cc2e:	4644      	mov	r4, r8
 800cc30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cc34:	3501      	adds	r5, #1
 800cc36:	615e      	str	r6, [r3, #20]
 800cc38:	6125      	str	r5, [r4, #16]
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc40:	0800f36d 	.word	0x0800f36d
 800cc44:	0800f37e 	.word	0x0800f37e

0800cc48 <__s2b>:
 800cc48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc4c:	460c      	mov	r4, r1
 800cc4e:	4615      	mov	r5, r2
 800cc50:	461f      	mov	r7, r3
 800cc52:	2209      	movs	r2, #9
 800cc54:	3308      	adds	r3, #8
 800cc56:	4606      	mov	r6, r0
 800cc58:	fb93 f3f2 	sdiv	r3, r3, r2
 800cc5c:	2100      	movs	r1, #0
 800cc5e:	2201      	movs	r2, #1
 800cc60:	429a      	cmp	r2, r3
 800cc62:	db09      	blt.n	800cc78 <__s2b+0x30>
 800cc64:	4630      	mov	r0, r6
 800cc66:	f7ff ff47 	bl	800caf8 <_Balloc>
 800cc6a:	b940      	cbnz	r0, 800cc7e <__s2b+0x36>
 800cc6c:	4602      	mov	r2, r0
 800cc6e:	4b19      	ldr	r3, [pc, #100]	@ (800ccd4 <__s2b+0x8c>)
 800cc70:	4819      	ldr	r0, [pc, #100]	@ (800ccd8 <__s2b+0x90>)
 800cc72:	21d3      	movs	r1, #211	@ 0xd3
 800cc74:	f7fd fe7e 	bl	800a974 <__assert_func>
 800cc78:	0052      	lsls	r2, r2, #1
 800cc7a:	3101      	adds	r1, #1
 800cc7c:	e7f0      	b.n	800cc60 <__s2b+0x18>
 800cc7e:	9b08      	ldr	r3, [sp, #32]
 800cc80:	6143      	str	r3, [r0, #20]
 800cc82:	2d09      	cmp	r5, #9
 800cc84:	f04f 0301 	mov.w	r3, #1
 800cc88:	6103      	str	r3, [r0, #16]
 800cc8a:	dd16      	ble.n	800ccba <__s2b+0x72>
 800cc8c:	f104 0909 	add.w	r9, r4, #9
 800cc90:	46c8      	mov	r8, r9
 800cc92:	442c      	add	r4, r5
 800cc94:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cc98:	4601      	mov	r1, r0
 800cc9a:	3b30      	subs	r3, #48	@ 0x30
 800cc9c:	220a      	movs	r2, #10
 800cc9e:	4630      	mov	r0, r6
 800cca0:	f7ff ff8c 	bl	800cbbc <__multadd>
 800cca4:	45a0      	cmp	r8, r4
 800cca6:	d1f5      	bne.n	800cc94 <__s2b+0x4c>
 800cca8:	f1a5 0408 	sub.w	r4, r5, #8
 800ccac:	444c      	add	r4, r9
 800ccae:	1b2d      	subs	r5, r5, r4
 800ccb0:	1963      	adds	r3, r4, r5
 800ccb2:	42bb      	cmp	r3, r7
 800ccb4:	db04      	blt.n	800ccc0 <__s2b+0x78>
 800ccb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccba:	340a      	adds	r4, #10
 800ccbc:	2509      	movs	r5, #9
 800ccbe:	e7f6      	b.n	800ccae <__s2b+0x66>
 800ccc0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ccc4:	4601      	mov	r1, r0
 800ccc6:	3b30      	subs	r3, #48	@ 0x30
 800ccc8:	220a      	movs	r2, #10
 800ccca:	4630      	mov	r0, r6
 800cccc:	f7ff ff76 	bl	800cbbc <__multadd>
 800ccd0:	e7ee      	b.n	800ccb0 <__s2b+0x68>
 800ccd2:	bf00      	nop
 800ccd4:	0800f36d 	.word	0x0800f36d
 800ccd8:	0800f37e 	.word	0x0800f37e

0800ccdc <__hi0bits>:
 800ccdc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cce0:	4603      	mov	r3, r0
 800cce2:	bf36      	itet	cc
 800cce4:	0403      	lslcc	r3, r0, #16
 800cce6:	2000      	movcs	r0, #0
 800cce8:	2010      	movcc	r0, #16
 800ccea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ccee:	bf3c      	itt	cc
 800ccf0:	021b      	lslcc	r3, r3, #8
 800ccf2:	3008      	addcc	r0, #8
 800ccf4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ccf8:	bf3c      	itt	cc
 800ccfa:	011b      	lslcc	r3, r3, #4
 800ccfc:	3004      	addcc	r0, #4
 800ccfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd02:	bf3c      	itt	cc
 800cd04:	009b      	lslcc	r3, r3, #2
 800cd06:	3002      	addcc	r0, #2
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	db05      	blt.n	800cd18 <__hi0bits+0x3c>
 800cd0c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cd10:	f100 0001 	add.w	r0, r0, #1
 800cd14:	bf08      	it	eq
 800cd16:	2020      	moveq	r0, #32
 800cd18:	4770      	bx	lr

0800cd1a <__lo0bits>:
 800cd1a:	6803      	ldr	r3, [r0, #0]
 800cd1c:	4602      	mov	r2, r0
 800cd1e:	f013 0007 	ands.w	r0, r3, #7
 800cd22:	d00b      	beq.n	800cd3c <__lo0bits+0x22>
 800cd24:	07d9      	lsls	r1, r3, #31
 800cd26:	d421      	bmi.n	800cd6c <__lo0bits+0x52>
 800cd28:	0798      	lsls	r0, r3, #30
 800cd2a:	bf49      	itett	mi
 800cd2c:	085b      	lsrmi	r3, r3, #1
 800cd2e:	089b      	lsrpl	r3, r3, #2
 800cd30:	2001      	movmi	r0, #1
 800cd32:	6013      	strmi	r3, [r2, #0]
 800cd34:	bf5c      	itt	pl
 800cd36:	6013      	strpl	r3, [r2, #0]
 800cd38:	2002      	movpl	r0, #2
 800cd3a:	4770      	bx	lr
 800cd3c:	b299      	uxth	r1, r3
 800cd3e:	b909      	cbnz	r1, 800cd44 <__lo0bits+0x2a>
 800cd40:	0c1b      	lsrs	r3, r3, #16
 800cd42:	2010      	movs	r0, #16
 800cd44:	b2d9      	uxtb	r1, r3
 800cd46:	b909      	cbnz	r1, 800cd4c <__lo0bits+0x32>
 800cd48:	3008      	adds	r0, #8
 800cd4a:	0a1b      	lsrs	r3, r3, #8
 800cd4c:	0719      	lsls	r1, r3, #28
 800cd4e:	bf04      	itt	eq
 800cd50:	091b      	lsreq	r3, r3, #4
 800cd52:	3004      	addeq	r0, #4
 800cd54:	0799      	lsls	r1, r3, #30
 800cd56:	bf04      	itt	eq
 800cd58:	089b      	lsreq	r3, r3, #2
 800cd5a:	3002      	addeq	r0, #2
 800cd5c:	07d9      	lsls	r1, r3, #31
 800cd5e:	d403      	bmi.n	800cd68 <__lo0bits+0x4e>
 800cd60:	085b      	lsrs	r3, r3, #1
 800cd62:	f100 0001 	add.w	r0, r0, #1
 800cd66:	d003      	beq.n	800cd70 <__lo0bits+0x56>
 800cd68:	6013      	str	r3, [r2, #0]
 800cd6a:	4770      	bx	lr
 800cd6c:	2000      	movs	r0, #0
 800cd6e:	4770      	bx	lr
 800cd70:	2020      	movs	r0, #32
 800cd72:	4770      	bx	lr

0800cd74 <__i2b>:
 800cd74:	b510      	push	{r4, lr}
 800cd76:	460c      	mov	r4, r1
 800cd78:	2101      	movs	r1, #1
 800cd7a:	f7ff febd 	bl	800caf8 <_Balloc>
 800cd7e:	4602      	mov	r2, r0
 800cd80:	b928      	cbnz	r0, 800cd8e <__i2b+0x1a>
 800cd82:	4b05      	ldr	r3, [pc, #20]	@ (800cd98 <__i2b+0x24>)
 800cd84:	4805      	ldr	r0, [pc, #20]	@ (800cd9c <__i2b+0x28>)
 800cd86:	f240 1145 	movw	r1, #325	@ 0x145
 800cd8a:	f7fd fdf3 	bl	800a974 <__assert_func>
 800cd8e:	2301      	movs	r3, #1
 800cd90:	6144      	str	r4, [r0, #20]
 800cd92:	6103      	str	r3, [r0, #16]
 800cd94:	bd10      	pop	{r4, pc}
 800cd96:	bf00      	nop
 800cd98:	0800f36d 	.word	0x0800f36d
 800cd9c:	0800f37e 	.word	0x0800f37e

0800cda0 <__multiply>:
 800cda0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cda4:	4614      	mov	r4, r2
 800cda6:	690a      	ldr	r2, [r1, #16]
 800cda8:	6923      	ldr	r3, [r4, #16]
 800cdaa:	429a      	cmp	r2, r3
 800cdac:	bfa8      	it	ge
 800cdae:	4623      	movge	r3, r4
 800cdb0:	460f      	mov	r7, r1
 800cdb2:	bfa4      	itt	ge
 800cdb4:	460c      	movge	r4, r1
 800cdb6:	461f      	movge	r7, r3
 800cdb8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cdbc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cdc0:	68a3      	ldr	r3, [r4, #8]
 800cdc2:	6861      	ldr	r1, [r4, #4]
 800cdc4:	eb0a 0609 	add.w	r6, sl, r9
 800cdc8:	42b3      	cmp	r3, r6
 800cdca:	b085      	sub	sp, #20
 800cdcc:	bfb8      	it	lt
 800cdce:	3101      	addlt	r1, #1
 800cdd0:	f7ff fe92 	bl	800caf8 <_Balloc>
 800cdd4:	b930      	cbnz	r0, 800cde4 <__multiply+0x44>
 800cdd6:	4602      	mov	r2, r0
 800cdd8:	4b44      	ldr	r3, [pc, #272]	@ (800ceec <__multiply+0x14c>)
 800cdda:	4845      	ldr	r0, [pc, #276]	@ (800cef0 <__multiply+0x150>)
 800cddc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cde0:	f7fd fdc8 	bl	800a974 <__assert_func>
 800cde4:	f100 0514 	add.w	r5, r0, #20
 800cde8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cdec:	462b      	mov	r3, r5
 800cdee:	2200      	movs	r2, #0
 800cdf0:	4543      	cmp	r3, r8
 800cdf2:	d321      	bcc.n	800ce38 <__multiply+0x98>
 800cdf4:	f107 0114 	add.w	r1, r7, #20
 800cdf8:	f104 0214 	add.w	r2, r4, #20
 800cdfc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ce00:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ce04:	9302      	str	r3, [sp, #8]
 800ce06:	1b13      	subs	r3, r2, r4
 800ce08:	3b15      	subs	r3, #21
 800ce0a:	f023 0303 	bic.w	r3, r3, #3
 800ce0e:	3304      	adds	r3, #4
 800ce10:	f104 0715 	add.w	r7, r4, #21
 800ce14:	42ba      	cmp	r2, r7
 800ce16:	bf38      	it	cc
 800ce18:	2304      	movcc	r3, #4
 800ce1a:	9301      	str	r3, [sp, #4]
 800ce1c:	9b02      	ldr	r3, [sp, #8]
 800ce1e:	9103      	str	r1, [sp, #12]
 800ce20:	428b      	cmp	r3, r1
 800ce22:	d80c      	bhi.n	800ce3e <__multiply+0x9e>
 800ce24:	2e00      	cmp	r6, #0
 800ce26:	dd03      	ble.n	800ce30 <__multiply+0x90>
 800ce28:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d05b      	beq.n	800cee8 <__multiply+0x148>
 800ce30:	6106      	str	r6, [r0, #16]
 800ce32:	b005      	add	sp, #20
 800ce34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce38:	f843 2b04 	str.w	r2, [r3], #4
 800ce3c:	e7d8      	b.n	800cdf0 <__multiply+0x50>
 800ce3e:	f8b1 a000 	ldrh.w	sl, [r1]
 800ce42:	f1ba 0f00 	cmp.w	sl, #0
 800ce46:	d024      	beq.n	800ce92 <__multiply+0xf2>
 800ce48:	f104 0e14 	add.w	lr, r4, #20
 800ce4c:	46a9      	mov	r9, r5
 800ce4e:	f04f 0c00 	mov.w	ip, #0
 800ce52:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ce56:	f8d9 3000 	ldr.w	r3, [r9]
 800ce5a:	fa1f fb87 	uxth.w	fp, r7
 800ce5e:	b29b      	uxth	r3, r3
 800ce60:	fb0a 330b 	mla	r3, sl, fp, r3
 800ce64:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ce68:	f8d9 7000 	ldr.w	r7, [r9]
 800ce6c:	4463      	add	r3, ip
 800ce6e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ce72:	fb0a c70b 	mla	r7, sl, fp, ip
 800ce76:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ce7a:	b29b      	uxth	r3, r3
 800ce7c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ce80:	4572      	cmp	r2, lr
 800ce82:	f849 3b04 	str.w	r3, [r9], #4
 800ce86:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ce8a:	d8e2      	bhi.n	800ce52 <__multiply+0xb2>
 800ce8c:	9b01      	ldr	r3, [sp, #4]
 800ce8e:	f845 c003 	str.w	ip, [r5, r3]
 800ce92:	9b03      	ldr	r3, [sp, #12]
 800ce94:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ce98:	3104      	adds	r1, #4
 800ce9a:	f1b9 0f00 	cmp.w	r9, #0
 800ce9e:	d021      	beq.n	800cee4 <__multiply+0x144>
 800cea0:	682b      	ldr	r3, [r5, #0]
 800cea2:	f104 0c14 	add.w	ip, r4, #20
 800cea6:	46ae      	mov	lr, r5
 800cea8:	f04f 0a00 	mov.w	sl, #0
 800ceac:	f8bc b000 	ldrh.w	fp, [ip]
 800ceb0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ceb4:	fb09 770b 	mla	r7, r9, fp, r7
 800ceb8:	4457      	add	r7, sl
 800ceba:	b29b      	uxth	r3, r3
 800cebc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cec0:	f84e 3b04 	str.w	r3, [lr], #4
 800cec4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cec8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cecc:	f8be 3000 	ldrh.w	r3, [lr]
 800ced0:	fb09 330a 	mla	r3, r9, sl, r3
 800ced4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ced8:	4562      	cmp	r2, ip
 800ceda:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cede:	d8e5      	bhi.n	800ceac <__multiply+0x10c>
 800cee0:	9f01      	ldr	r7, [sp, #4]
 800cee2:	51eb      	str	r3, [r5, r7]
 800cee4:	3504      	adds	r5, #4
 800cee6:	e799      	b.n	800ce1c <__multiply+0x7c>
 800cee8:	3e01      	subs	r6, #1
 800ceea:	e79b      	b.n	800ce24 <__multiply+0x84>
 800ceec:	0800f36d 	.word	0x0800f36d
 800cef0:	0800f37e 	.word	0x0800f37e

0800cef4 <__pow5mult>:
 800cef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cef8:	4615      	mov	r5, r2
 800cefa:	f012 0203 	ands.w	r2, r2, #3
 800cefe:	4607      	mov	r7, r0
 800cf00:	460e      	mov	r6, r1
 800cf02:	d007      	beq.n	800cf14 <__pow5mult+0x20>
 800cf04:	4c25      	ldr	r4, [pc, #148]	@ (800cf9c <__pow5mult+0xa8>)
 800cf06:	3a01      	subs	r2, #1
 800cf08:	2300      	movs	r3, #0
 800cf0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cf0e:	f7ff fe55 	bl	800cbbc <__multadd>
 800cf12:	4606      	mov	r6, r0
 800cf14:	10ad      	asrs	r5, r5, #2
 800cf16:	d03d      	beq.n	800cf94 <__pow5mult+0xa0>
 800cf18:	69fc      	ldr	r4, [r7, #28]
 800cf1a:	b97c      	cbnz	r4, 800cf3c <__pow5mult+0x48>
 800cf1c:	2010      	movs	r0, #16
 800cf1e:	f7fd fd47 	bl	800a9b0 <malloc>
 800cf22:	4602      	mov	r2, r0
 800cf24:	61f8      	str	r0, [r7, #28]
 800cf26:	b928      	cbnz	r0, 800cf34 <__pow5mult+0x40>
 800cf28:	4b1d      	ldr	r3, [pc, #116]	@ (800cfa0 <__pow5mult+0xac>)
 800cf2a:	481e      	ldr	r0, [pc, #120]	@ (800cfa4 <__pow5mult+0xb0>)
 800cf2c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cf30:	f7fd fd20 	bl	800a974 <__assert_func>
 800cf34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cf38:	6004      	str	r4, [r0, #0]
 800cf3a:	60c4      	str	r4, [r0, #12]
 800cf3c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cf40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cf44:	b94c      	cbnz	r4, 800cf5a <__pow5mult+0x66>
 800cf46:	f240 2171 	movw	r1, #625	@ 0x271
 800cf4a:	4638      	mov	r0, r7
 800cf4c:	f7ff ff12 	bl	800cd74 <__i2b>
 800cf50:	2300      	movs	r3, #0
 800cf52:	f8c8 0008 	str.w	r0, [r8, #8]
 800cf56:	4604      	mov	r4, r0
 800cf58:	6003      	str	r3, [r0, #0]
 800cf5a:	f04f 0900 	mov.w	r9, #0
 800cf5e:	07eb      	lsls	r3, r5, #31
 800cf60:	d50a      	bpl.n	800cf78 <__pow5mult+0x84>
 800cf62:	4631      	mov	r1, r6
 800cf64:	4622      	mov	r2, r4
 800cf66:	4638      	mov	r0, r7
 800cf68:	f7ff ff1a 	bl	800cda0 <__multiply>
 800cf6c:	4631      	mov	r1, r6
 800cf6e:	4680      	mov	r8, r0
 800cf70:	4638      	mov	r0, r7
 800cf72:	f7ff fe01 	bl	800cb78 <_Bfree>
 800cf76:	4646      	mov	r6, r8
 800cf78:	106d      	asrs	r5, r5, #1
 800cf7a:	d00b      	beq.n	800cf94 <__pow5mult+0xa0>
 800cf7c:	6820      	ldr	r0, [r4, #0]
 800cf7e:	b938      	cbnz	r0, 800cf90 <__pow5mult+0x9c>
 800cf80:	4622      	mov	r2, r4
 800cf82:	4621      	mov	r1, r4
 800cf84:	4638      	mov	r0, r7
 800cf86:	f7ff ff0b 	bl	800cda0 <__multiply>
 800cf8a:	6020      	str	r0, [r4, #0]
 800cf8c:	f8c0 9000 	str.w	r9, [r0]
 800cf90:	4604      	mov	r4, r0
 800cf92:	e7e4      	b.n	800cf5e <__pow5mult+0x6a>
 800cf94:	4630      	mov	r0, r6
 800cf96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf9a:	bf00      	nop
 800cf9c:	0800f3d8 	.word	0x0800f3d8
 800cfa0:	0800f2fe 	.word	0x0800f2fe
 800cfa4:	0800f37e 	.word	0x0800f37e

0800cfa8 <__lshift>:
 800cfa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfac:	460c      	mov	r4, r1
 800cfae:	6849      	ldr	r1, [r1, #4]
 800cfb0:	6923      	ldr	r3, [r4, #16]
 800cfb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cfb6:	68a3      	ldr	r3, [r4, #8]
 800cfb8:	4607      	mov	r7, r0
 800cfba:	4691      	mov	r9, r2
 800cfbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cfc0:	f108 0601 	add.w	r6, r8, #1
 800cfc4:	42b3      	cmp	r3, r6
 800cfc6:	db0b      	blt.n	800cfe0 <__lshift+0x38>
 800cfc8:	4638      	mov	r0, r7
 800cfca:	f7ff fd95 	bl	800caf8 <_Balloc>
 800cfce:	4605      	mov	r5, r0
 800cfd0:	b948      	cbnz	r0, 800cfe6 <__lshift+0x3e>
 800cfd2:	4602      	mov	r2, r0
 800cfd4:	4b28      	ldr	r3, [pc, #160]	@ (800d078 <__lshift+0xd0>)
 800cfd6:	4829      	ldr	r0, [pc, #164]	@ (800d07c <__lshift+0xd4>)
 800cfd8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cfdc:	f7fd fcca 	bl	800a974 <__assert_func>
 800cfe0:	3101      	adds	r1, #1
 800cfe2:	005b      	lsls	r3, r3, #1
 800cfe4:	e7ee      	b.n	800cfc4 <__lshift+0x1c>
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	f100 0114 	add.w	r1, r0, #20
 800cfec:	f100 0210 	add.w	r2, r0, #16
 800cff0:	4618      	mov	r0, r3
 800cff2:	4553      	cmp	r3, sl
 800cff4:	db33      	blt.n	800d05e <__lshift+0xb6>
 800cff6:	6920      	ldr	r0, [r4, #16]
 800cff8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cffc:	f104 0314 	add.w	r3, r4, #20
 800d000:	f019 091f 	ands.w	r9, r9, #31
 800d004:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d008:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d00c:	d02b      	beq.n	800d066 <__lshift+0xbe>
 800d00e:	f1c9 0e20 	rsb	lr, r9, #32
 800d012:	468a      	mov	sl, r1
 800d014:	2200      	movs	r2, #0
 800d016:	6818      	ldr	r0, [r3, #0]
 800d018:	fa00 f009 	lsl.w	r0, r0, r9
 800d01c:	4310      	orrs	r0, r2
 800d01e:	f84a 0b04 	str.w	r0, [sl], #4
 800d022:	f853 2b04 	ldr.w	r2, [r3], #4
 800d026:	459c      	cmp	ip, r3
 800d028:	fa22 f20e 	lsr.w	r2, r2, lr
 800d02c:	d8f3      	bhi.n	800d016 <__lshift+0x6e>
 800d02e:	ebac 0304 	sub.w	r3, ip, r4
 800d032:	3b15      	subs	r3, #21
 800d034:	f023 0303 	bic.w	r3, r3, #3
 800d038:	3304      	adds	r3, #4
 800d03a:	f104 0015 	add.w	r0, r4, #21
 800d03e:	4584      	cmp	ip, r0
 800d040:	bf38      	it	cc
 800d042:	2304      	movcc	r3, #4
 800d044:	50ca      	str	r2, [r1, r3]
 800d046:	b10a      	cbz	r2, 800d04c <__lshift+0xa4>
 800d048:	f108 0602 	add.w	r6, r8, #2
 800d04c:	3e01      	subs	r6, #1
 800d04e:	4638      	mov	r0, r7
 800d050:	612e      	str	r6, [r5, #16]
 800d052:	4621      	mov	r1, r4
 800d054:	f7ff fd90 	bl	800cb78 <_Bfree>
 800d058:	4628      	mov	r0, r5
 800d05a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d05e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d062:	3301      	adds	r3, #1
 800d064:	e7c5      	b.n	800cff2 <__lshift+0x4a>
 800d066:	3904      	subs	r1, #4
 800d068:	f853 2b04 	ldr.w	r2, [r3], #4
 800d06c:	f841 2f04 	str.w	r2, [r1, #4]!
 800d070:	459c      	cmp	ip, r3
 800d072:	d8f9      	bhi.n	800d068 <__lshift+0xc0>
 800d074:	e7ea      	b.n	800d04c <__lshift+0xa4>
 800d076:	bf00      	nop
 800d078:	0800f36d 	.word	0x0800f36d
 800d07c:	0800f37e 	.word	0x0800f37e

0800d080 <__mcmp>:
 800d080:	690a      	ldr	r2, [r1, #16]
 800d082:	4603      	mov	r3, r0
 800d084:	6900      	ldr	r0, [r0, #16]
 800d086:	1a80      	subs	r0, r0, r2
 800d088:	b530      	push	{r4, r5, lr}
 800d08a:	d10e      	bne.n	800d0aa <__mcmp+0x2a>
 800d08c:	3314      	adds	r3, #20
 800d08e:	3114      	adds	r1, #20
 800d090:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d094:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d098:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d09c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d0a0:	4295      	cmp	r5, r2
 800d0a2:	d003      	beq.n	800d0ac <__mcmp+0x2c>
 800d0a4:	d205      	bcs.n	800d0b2 <__mcmp+0x32>
 800d0a6:	f04f 30ff 	mov.w	r0, #4294967295
 800d0aa:	bd30      	pop	{r4, r5, pc}
 800d0ac:	42a3      	cmp	r3, r4
 800d0ae:	d3f3      	bcc.n	800d098 <__mcmp+0x18>
 800d0b0:	e7fb      	b.n	800d0aa <__mcmp+0x2a>
 800d0b2:	2001      	movs	r0, #1
 800d0b4:	e7f9      	b.n	800d0aa <__mcmp+0x2a>
	...

0800d0b8 <__mdiff>:
 800d0b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0bc:	4689      	mov	r9, r1
 800d0be:	4606      	mov	r6, r0
 800d0c0:	4611      	mov	r1, r2
 800d0c2:	4648      	mov	r0, r9
 800d0c4:	4614      	mov	r4, r2
 800d0c6:	f7ff ffdb 	bl	800d080 <__mcmp>
 800d0ca:	1e05      	subs	r5, r0, #0
 800d0cc:	d112      	bne.n	800d0f4 <__mdiff+0x3c>
 800d0ce:	4629      	mov	r1, r5
 800d0d0:	4630      	mov	r0, r6
 800d0d2:	f7ff fd11 	bl	800caf8 <_Balloc>
 800d0d6:	4602      	mov	r2, r0
 800d0d8:	b928      	cbnz	r0, 800d0e6 <__mdiff+0x2e>
 800d0da:	4b3f      	ldr	r3, [pc, #252]	@ (800d1d8 <__mdiff+0x120>)
 800d0dc:	f240 2137 	movw	r1, #567	@ 0x237
 800d0e0:	483e      	ldr	r0, [pc, #248]	@ (800d1dc <__mdiff+0x124>)
 800d0e2:	f7fd fc47 	bl	800a974 <__assert_func>
 800d0e6:	2301      	movs	r3, #1
 800d0e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d0ec:	4610      	mov	r0, r2
 800d0ee:	b003      	add	sp, #12
 800d0f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0f4:	bfbc      	itt	lt
 800d0f6:	464b      	movlt	r3, r9
 800d0f8:	46a1      	movlt	r9, r4
 800d0fa:	4630      	mov	r0, r6
 800d0fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d100:	bfba      	itte	lt
 800d102:	461c      	movlt	r4, r3
 800d104:	2501      	movlt	r5, #1
 800d106:	2500      	movge	r5, #0
 800d108:	f7ff fcf6 	bl	800caf8 <_Balloc>
 800d10c:	4602      	mov	r2, r0
 800d10e:	b918      	cbnz	r0, 800d118 <__mdiff+0x60>
 800d110:	4b31      	ldr	r3, [pc, #196]	@ (800d1d8 <__mdiff+0x120>)
 800d112:	f240 2145 	movw	r1, #581	@ 0x245
 800d116:	e7e3      	b.n	800d0e0 <__mdiff+0x28>
 800d118:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d11c:	6926      	ldr	r6, [r4, #16]
 800d11e:	60c5      	str	r5, [r0, #12]
 800d120:	f109 0310 	add.w	r3, r9, #16
 800d124:	f109 0514 	add.w	r5, r9, #20
 800d128:	f104 0e14 	add.w	lr, r4, #20
 800d12c:	f100 0b14 	add.w	fp, r0, #20
 800d130:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d134:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d138:	9301      	str	r3, [sp, #4]
 800d13a:	46d9      	mov	r9, fp
 800d13c:	f04f 0c00 	mov.w	ip, #0
 800d140:	9b01      	ldr	r3, [sp, #4]
 800d142:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d146:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d14a:	9301      	str	r3, [sp, #4]
 800d14c:	fa1f f38a 	uxth.w	r3, sl
 800d150:	4619      	mov	r1, r3
 800d152:	b283      	uxth	r3, r0
 800d154:	1acb      	subs	r3, r1, r3
 800d156:	0c00      	lsrs	r0, r0, #16
 800d158:	4463      	add	r3, ip
 800d15a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d15e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d162:	b29b      	uxth	r3, r3
 800d164:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d168:	4576      	cmp	r6, lr
 800d16a:	f849 3b04 	str.w	r3, [r9], #4
 800d16e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d172:	d8e5      	bhi.n	800d140 <__mdiff+0x88>
 800d174:	1b33      	subs	r3, r6, r4
 800d176:	3b15      	subs	r3, #21
 800d178:	f023 0303 	bic.w	r3, r3, #3
 800d17c:	3415      	adds	r4, #21
 800d17e:	3304      	adds	r3, #4
 800d180:	42a6      	cmp	r6, r4
 800d182:	bf38      	it	cc
 800d184:	2304      	movcc	r3, #4
 800d186:	441d      	add	r5, r3
 800d188:	445b      	add	r3, fp
 800d18a:	461e      	mov	r6, r3
 800d18c:	462c      	mov	r4, r5
 800d18e:	4544      	cmp	r4, r8
 800d190:	d30e      	bcc.n	800d1b0 <__mdiff+0xf8>
 800d192:	f108 0103 	add.w	r1, r8, #3
 800d196:	1b49      	subs	r1, r1, r5
 800d198:	f021 0103 	bic.w	r1, r1, #3
 800d19c:	3d03      	subs	r5, #3
 800d19e:	45a8      	cmp	r8, r5
 800d1a0:	bf38      	it	cc
 800d1a2:	2100      	movcc	r1, #0
 800d1a4:	440b      	add	r3, r1
 800d1a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d1aa:	b191      	cbz	r1, 800d1d2 <__mdiff+0x11a>
 800d1ac:	6117      	str	r7, [r2, #16]
 800d1ae:	e79d      	b.n	800d0ec <__mdiff+0x34>
 800d1b0:	f854 1b04 	ldr.w	r1, [r4], #4
 800d1b4:	46e6      	mov	lr, ip
 800d1b6:	0c08      	lsrs	r0, r1, #16
 800d1b8:	fa1c fc81 	uxtah	ip, ip, r1
 800d1bc:	4471      	add	r1, lr
 800d1be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d1c2:	b289      	uxth	r1, r1
 800d1c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d1c8:	f846 1b04 	str.w	r1, [r6], #4
 800d1cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d1d0:	e7dd      	b.n	800d18e <__mdiff+0xd6>
 800d1d2:	3f01      	subs	r7, #1
 800d1d4:	e7e7      	b.n	800d1a6 <__mdiff+0xee>
 800d1d6:	bf00      	nop
 800d1d8:	0800f36d 	.word	0x0800f36d
 800d1dc:	0800f37e 	.word	0x0800f37e

0800d1e0 <__ulp>:
 800d1e0:	b082      	sub	sp, #8
 800d1e2:	ed8d 0b00 	vstr	d0, [sp]
 800d1e6:	9a01      	ldr	r2, [sp, #4]
 800d1e8:	4b0f      	ldr	r3, [pc, #60]	@ (800d228 <__ulp+0x48>)
 800d1ea:	4013      	ands	r3, r2
 800d1ec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	dc08      	bgt.n	800d206 <__ulp+0x26>
 800d1f4:	425b      	negs	r3, r3
 800d1f6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d1fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d1fe:	da04      	bge.n	800d20a <__ulp+0x2a>
 800d200:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d204:	4113      	asrs	r3, r2
 800d206:	2200      	movs	r2, #0
 800d208:	e008      	b.n	800d21c <__ulp+0x3c>
 800d20a:	f1a2 0314 	sub.w	r3, r2, #20
 800d20e:	2b1e      	cmp	r3, #30
 800d210:	bfda      	itte	le
 800d212:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d216:	40da      	lsrle	r2, r3
 800d218:	2201      	movgt	r2, #1
 800d21a:	2300      	movs	r3, #0
 800d21c:	4619      	mov	r1, r3
 800d21e:	4610      	mov	r0, r2
 800d220:	ec41 0b10 	vmov	d0, r0, r1
 800d224:	b002      	add	sp, #8
 800d226:	4770      	bx	lr
 800d228:	7ff00000 	.word	0x7ff00000

0800d22c <__b2d>:
 800d22c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d230:	6906      	ldr	r6, [r0, #16]
 800d232:	f100 0814 	add.w	r8, r0, #20
 800d236:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d23a:	1f37      	subs	r7, r6, #4
 800d23c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d240:	4610      	mov	r0, r2
 800d242:	f7ff fd4b 	bl	800ccdc <__hi0bits>
 800d246:	f1c0 0320 	rsb	r3, r0, #32
 800d24a:	280a      	cmp	r0, #10
 800d24c:	600b      	str	r3, [r1, #0]
 800d24e:	491b      	ldr	r1, [pc, #108]	@ (800d2bc <__b2d+0x90>)
 800d250:	dc15      	bgt.n	800d27e <__b2d+0x52>
 800d252:	f1c0 0c0b 	rsb	ip, r0, #11
 800d256:	fa22 f30c 	lsr.w	r3, r2, ip
 800d25a:	45b8      	cmp	r8, r7
 800d25c:	ea43 0501 	orr.w	r5, r3, r1
 800d260:	bf34      	ite	cc
 800d262:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d266:	2300      	movcs	r3, #0
 800d268:	3015      	adds	r0, #21
 800d26a:	fa02 f000 	lsl.w	r0, r2, r0
 800d26e:	fa23 f30c 	lsr.w	r3, r3, ip
 800d272:	4303      	orrs	r3, r0
 800d274:	461c      	mov	r4, r3
 800d276:	ec45 4b10 	vmov	d0, r4, r5
 800d27a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d27e:	45b8      	cmp	r8, r7
 800d280:	bf3a      	itte	cc
 800d282:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d286:	f1a6 0708 	subcc.w	r7, r6, #8
 800d28a:	2300      	movcs	r3, #0
 800d28c:	380b      	subs	r0, #11
 800d28e:	d012      	beq.n	800d2b6 <__b2d+0x8a>
 800d290:	f1c0 0120 	rsb	r1, r0, #32
 800d294:	fa23 f401 	lsr.w	r4, r3, r1
 800d298:	4082      	lsls	r2, r0
 800d29a:	4322      	orrs	r2, r4
 800d29c:	4547      	cmp	r7, r8
 800d29e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d2a2:	bf8c      	ite	hi
 800d2a4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d2a8:	2200      	movls	r2, #0
 800d2aa:	4083      	lsls	r3, r0
 800d2ac:	40ca      	lsrs	r2, r1
 800d2ae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d2b2:	4313      	orrs	r3, r2
 800d2b4:	e7de      	b.n	800d274 <__b2d+0x48>
 800d2b6:	ea42 0501 	orr.w	r5, r2, r1
 800d2ba:	e7db      	b.n	800d274 <__b2d+0x48>
 800d2bc:	3ff00000 	.word	0x3ff00000

0800d2c0 <__d2b>:
 800d2c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d2c4:	460f      	mov	r7, r1
 800d2c6:	2101      	movs	r1, #1
 800d2c8:	ec59 8b10 	vmov	r8, r9, d0
 800d2cc:	4616      	mov	r6, r2
 800d2ce:	f7ff fc13 	bl	800caf8 <_Balloc>
 800d2d2:	4604      	mov	r4, r0
 800d2d4:	b930      	cbnz	r0, 800d2e4 <__d2b+0x24>
 800d2d6:	4602      	mov	r2, r0
 800d2d8:	4b23      	ldr	r3, [pc, #140]	@ (800d368 <__d2b+0xa8>)
 800d2da:	4824      	ldr	r0, [pc, #144]	@ (800d36c <__d2b+0xac>)
 800d2dc:	f240 310f 	movw	r1, #783	@ 0x30f
 800d2e0:	f7fd fb48 	bl	800a974 <__assert_func>
 800d2e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d2e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d2ec:	b10d      	cbz	r5, 800d2f2 <__d2b+0x32>
 800d2ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d2f2:	9301      	str	r3, [sp, #4]
 800d2f4:	f1b8 0300 	subs.w	r3, r8, #0
 800d2f8:	d023      	beq.n	800d342 <__d2b+0x82>
 800d2fa:	4668      	mov	r0, sp
 800d2fc:	9300      	str	r3, [sp, #0]
 800d2fe:	f7ff fd0c 	bl	800cd1a <__lo0bits>
 800d302:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d306:	b1d0      	cbz	r0, 800d33e <__d2b+0x7e>
 800d308:	f1c0 0320 	rsb	r3, r0, #32
 800d30c:	fa02 f303 	lsl.w	r3, r2, r3
 800d310:	430b      	orrs	r3, r1
 800d312:	40c2      	lsrs	r2, r0
 800d314:	6163      	str	r3, [r4, #20]
 800d316:	9201      	str	r2, [sp, #4]
 800d318:	9b01      	ldr	r3, [sp, #4]
 800d31a:	61a3      	str	r3, [r4, #24]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	bf0c      	ite	eq
 800d320:	2201      	moveq	r2, #1
 800d322:	2202      	movne	r2, #2
 800d324:	6122      	str	r2, [r4, #16]
 800d326:	b1a5      	cbz	r5, 800d352 <__d2b+0x92>
 800d328:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d32c:	4405      	add	r5, r0
 800d32e:	603d      	str	r5, [r7, #0]
 800d330:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d334:	6030      	str	r0, [r6, #0]
 800d336:	4620      	mov	r0, r4
 800d338:	b003      	add	sp, #12
 800d33a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d33e:	6161      	str	r1, [r4, #20]
 800d340:	e7ea      	b.n	800d318 <__d2b+0x58>
 800d342:	a801      	add	r0, sp, #4
 800d344:	f7ff fce9 	bl	800cd1a <__lo0bits>
 800d348:	9b01      	ldr	r3, [sp, #4]
 800d34a:	6163      	str	r3, [r4, #20]
 800d34c:	3020      	adds	r0, #32
 800d34e:	2201      	movs	r2, #1
 800d350:	e7e8      	b.n	800d324 <__d2b+0x64>
 800d352:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d356:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d35a:	6038      	str	r0, [r7, #0]
 800d35c:	6918      	ldr	r0, [r3, #16]
 800d35e:	f7ff fcbd 	bl	800ccdc <__hi0bits>
 800d362:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d366:	e7e5      	b.n	800d334 <__d2b+0x74>
 800d368:	0800f36d 	.word	0x0800f36d
 800d36c:	0800f37e 	.word	0x0800f37e

0800d370 <__ratio>:
 800d370:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d374:	4688      	mov	r8, r1
 800d376:	4669      	mov	r1, sp
 800d378:	4681      	mov	r9, r0
 800d37a:	f7ff ff57 	bl	800d22c <__b2d>
 800d37e:	a901      	add	r1, sp, #4
 800d380:	4640      	mov	r0, r8
 800d382:	ec55 4b10 	vmov	r4, r5, d0
 800d386:	f7ff ff51 	bl	800d22c <__b2d>
 800d38a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800d38e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800d392:	1ad2      	subs	r2, r2, r3
 800d394:	e9dd 3100 	ldrd	r3, r1, [sp]
 800d398:	1a5b      	subs	r3, r3, r1
 800d39a:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800d39e:	ec57 6b10 	vmov	r6, r7, d0
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	bfd6      	itet	le
 800d3a6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d3aa:	462a      	movgt	r2, r5
 800d3ac:	463a      	movle	r2, r7
 800d3ae:	46ab      	mov	fp, r5
 800d3b0:	46a2      	mov	sl, r4
 800d3b2:	bfce      	itee	gt
 800d3b4:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800d3b8:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800d3bc:	ee00 3a90 	vmovle	s1, r3
 800d3c0:	ec4b ab17 	vmov	d7, sl, fp
 800d3c4:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800d3c8:	b003      	add	sp, #12
 800d3ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d3ce <__copybits>:
 800d3ce:	3901      	subs	r1, #1
 800d3d0:	b570      	push	{r4, r5, r6, lr}
 800d3d2:	1149      	asrs	r1, r1, #5
 800d3d4:	6914      	ldr	r4, [r2, #16]
 800d3d6:	3101      	adds	r1, #1
 800d3d8:	f102 0314 	add.w	r3, r2, #20
 800d3dc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d3e0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d3e4:	1f05      	subs	r5, r0, #4
 800d3e6:	42a3      	cmp	r3, r4
 800d3e8:	d30c      	bcc.n	800d404 <__copybits+0x36>
 800d3ea:	1aa3      	subs	r3, r4, r2
 800d3ec:	3b11      	subs	r3, #17
 800d3ee:	f023 0303 	bic.w	r3, r3, #3
 800d3f2:	3211      	adds	r2, #17
 800d3f4:	42a2      	cmp	r2, r4
 800d3f6:	bf88      	it	hi
 800d3f8:	2300      	movhi	r3, #0
 800d3fa:	4418      	add	r0, r3
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	4288      	cmp	r0, r1
 800d400:	d305      	bcc.n	800d40e <__copybits+0x40>
 800d402:	bd70      	pop	{r4, r5, r6, pc}
 800d404:	f853 6b04 	ldr.w	r6, [r3], #4
 800d408:	f845 6f04 	str.w	r6, [r5, #4]!
 800d40c:	e7eb      	b.n	800d3e6 <__copybits+0x18>
 800d40e:	f840 3b04 	str.w	r3, [r0], #4
 800d412:	e7f4      	b.n	800d3fe <__copybits+0x30>

0800d414 <__any_on>:
 800d414:	f100 0214 	add.w	r2, r0, #20
 800d418:	6900      	ldr	r0, [r0, #16]
 800d41a:	114b      	asrs	r3, r1, #5
 800d41c:	4298      	cmp	r0, r3
 800d41e:	b510      	push	{r4, lr}
 800d420:	db11      	blt.n	800d446 <__any_on+0x32>
 800d422:	dd0a      	ble.n	800d43a <__any_on+0x26>
 800d424:	f011 011f 	ands.w	r1, r1, #31
 800d428:	d007      	beq.n	800d43a <__any_on+0x26>
 800d42a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d42e:	fa24 f001 	lsr.w	r0, r4, r1
 800d432:	fa00 f101 	lsl.w	r1, r0, r1
 800d436:	428c      	cmp	r4, r1
 800d438:	d10b      	bne.n	800d452 <__any_on+0x3e>
 800d43a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d43e:	4293      	cmp	r3, r2
 800d440:	d803      	bhi.n	800d44a <__any_on+0x36>
 800d442:	2000      	movs	r0, #0
 800d444:	bd10      	pop	{r4, pc}
 800d446:	4603      	mov	r3, r0
 800d448:	e7f7      	b.n	800d43a <__any_on+0x26>
 800d44a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d44e:	2900      	cmp	r1, #0
 800d450:	d0f5      	beq.n	800d43e <__any_on+0x2a>
 800d452:	2001      	movs	r0, #1
 800d454:	e7f6      	b.n	800d444 <__any_on+0x30>

0800d456 <sulp>:
 800d456:	b570      	push	{r4, r5, r6, lr}
 800d458:	4604      	mov	r4, r0
 800d45a:	460d      	mov	r5, r1
 800d45c:	4616      	mov	r6, r2
 800d45e:	ec45 4b10 	vmov	d0, r4, r5
 800d462:	f7ff febd 	bl	800d1e0 <__ulp>
 800d466:	b17e      	cbz	r6, 800d488 <sulp+0x32>
 800d468:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d46c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d470:	2b00      	cmp	r3, #0
 800d472:	dd09      	ble.n	800d488 <sulp+0x32>
 800d474:	051b      	lsls	r3, r3, #20
 800d476:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800d47a:	2000      	movs	r0, #0
 800d47c:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800d480:	ec41 0b17 	vmov	d7, r0, r1
 800d484:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d488:	bd70      	pop	{r4, r5, r6, pc}
 800d48a:	0000      	movs	r0, r0
 800d48c:	0000      	movs	r0, r0
	...

0800d490 <_strtod_l>:
 800d490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d494:	ed2d 8b0a 	vpush	{d8-d12}
 800d498:	b097      	sub	sp, #92	@ 0x5c
 800d49a:	4688      	mov	r8, r1
 800d49c:	920e      	str	r2, [sp, #56]	@ 0x38
 800d49e:	2200      	movs	r2, #0
 800d4a0:	9212      	str	r2, [sp, #72]	@ 0x48
 800d4a2:	9005      	str	r0, [sp, #20]
 800d4a4:	f04f 0a00 	mov.w	sl, #0
 800d4a8:	f04f 0b00 	mov.w	fp, #0
 800d4ac:	460a      	mov	r2, r1
 800d4ae:	9211      	str	r2, [sp, #68]	@ 0x44
 800d4b0:	7811      	ldrb	r1, [r2, #0]
 800d4b2:	292b      	cmp	r1, #43	@ 0x2b
 800d4b4:	d04c      	beq.n	800d550 <_strtod_l+0xc0>
 800d4b6:	d839      	bhi.n	800d52c <_strtod_l+0x9c>
 800d4b8:	290d      	cmp	r1, #13
 800d4ba:	d833      	bhi.n	800d524 <_strtod_l+0x94>
 800d4bc:	2908      	cmp	r1, #8
 800d4be:	d833      	bhi.n	800d528 <_strtod_l+0x98>
 800d4c0:	2900      	cmp	r1, #0
 800d4c2:	d03c      	beq.n	800d53e <_strtod_l+0xae>
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	9208      	str	r2, [sp, #32]
 800d4c8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800d4ca:	782a      	ldrb	r2, [r5, #0]
 800d4cc:	2a30      	cmp	r2, #48	@ 0x30
 800d4ce:	f040 80b5 	bne.w	800d63c <_strtod_l+0x1ac>
 800d4d2:	786a      	ldrb	r2, [r5, #1]
 800d4d4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d4d8:	2a58      	cmp	r2, #88	@ 0x58
 800d4da:	d170      	bne.n	800d5be <_strtod_l+0x12e>
 800d4dc:	9302      	str	r3, [sp, #8]
 800d4de:	9b08      	ldr	r3, [sp, #32]
 800d4e0:	9301      	str	r3, [sp, #4]
 800d4e2:	ab12      	add	r3, sp, #72	@ 0x48
 800d4e4:	9300      	str	r3, [sp, #0]
 800d4e6:	4a8b      	ldr	r2, [pc, #556]	@ (800d714 <_strtod_l+0x284>)
 800d4e8:	9805      	ldr	r0, [sp, #20]
 800d4ea:	ab13      	add	r3, sp, #76	@ 0x4c
 800d4ec:	a911      	add	r1, sp, #68	@ 0x44
 800d4ee:	f001 fa63 	bl	800e9b8 <__gethex>
 800d4f2:	f010 060f 	ands.w	r6, r0, #15
 800d4f6:	4604      	mov	r4, r0
 800d4f8:	d005      	beq.n	800d506 <_strtod_l+0x76>
 800d4fa:	2e06      	cmp	r6, #6
 800d4fc:	d12a      	bne.n	800d554 <_strtod_l+0xc4>
 800d4fe:	3501      	adds	r5, #1
 800d500:	2300      	movs	r3, #0
 800d502:	9511      	str	r5, [sp, #68]	@ 0x44
 800d504:	9308      	str	r3, [sp, #32]
 800d506:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d508:	2b00      	cmp	r3, #0
 800d50a:	f040 852f 	bne.w	800df6c <_strtod_l+0xadc>
 800d50e:	9b08      	ldr	r3, [sp, #32]
 800d510:	ec4b ab10 	vmov	d0, sl, fp
 800d514:	b1cb      	cbz	r3, 800d54a <_strtod_l+0xba>
 800d516:	eeb1 0b40 	vneg.f64	d0, d0
 800d51a:	b017      	add	sp, #92	@ 0x5c
 800d51c:	ecbd 8b0a 	vpop	{d8-d12}
 800d520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d524:	2920      	cmp	r1, #32
 800d526:	d1cd      	bne.n	800d4c4 <_strtod_l+0x34>
 800d528:	3201      	adds	r2, #1
 800d52a:	e7c0      	b.n	800d4ae <_strtod_l+0x1e>
 800d52c:	292d      	cmp	r1, #45	@ 0x2d
 800d52e:	d1c9      	bne.n	800d4c4 <_strtod_l+0x34>
 800d530:	2101      	movs	r1, #1
 800d532:	9108      	str	r1, [sp, #32]
 800d534:	1c51      	adds	r1, r2, #1
 800d536:	9111      	str	r1, [sp, #68]	@ 0x44
 800d538:	7852      	ldrb	r2, [r2, #1]
 800d53a:	2a00      	cmp	r2, #0
 800d53c:	d1c4      	bne.n	800d4c8 <_strtod_l+0x38>
 800d53e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d540:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800d544:	2b00      	cmp	r3, #0
 800d546:	f040 850f 	bne.w	800df68 <_strtod_l+0xad8>
 800d54a:	ec4b ab10 	vmov	d0, sl, fp
 800d54e:	e7e4      	b.n	800d51a <_strtod_l+0x8a>
 800d550:	2100      	movs	r1, #0
 800d552:	e7ee      	b.n	800d532 <_strtod_l+0xa2>
 800d554:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d556:	b13a      	cbz	r2, 800d568 <_strtod_l+0xd8>
 800d558:	2135      	movs	r1, #53	@ 0x35
 800d55a:	a814      	add	r0, sp, #80	@ 0x50
 800d55c:	f7ff ff37 	bl	800d3ce <__copybits>
 800d560:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d562:	9805      	ldr	r0, [sp, #20]
 800d564:	f7ff fb08 	bl	800cb78 <_Bfree>
 800d568:	1e73      	subs	r3, r6, #1
 800d56a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d56c:	2b04      	cmp	r3, #4
 800d56e:	d806      	bhi.n	800d57e <_strtod_l+0xee>
 800d570:	e8df f003 	tbb	[pc, r3]
 800d574:	201d0314 	.word	0x201d0314
 800d578:	14          	.byte	0x14
 800d579:	00          	.byte	0x00
 800d57a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800d57e:	05e3      	lsls	r3, r4, #23
 800d580:	bf48      	it	mi
 800d582:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d586:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d58a:	0d1b      	lsrs	r3, r3, #20
 800d58c:	051b      	lsls	r3, r3, #20
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d1b9      	bne.n	800d506 <_strtod_l+0x76>
 800d592:	f7fe fc45 	bl	800be20 <__errno>
 800d596:	2322      	movs	r3, #34	@ 0x22
 800d598:	6003      	str	r3, [r0, #0]
 800d59a:	e7b4      	b.n	800d506 <_strtod_l+0x76>
 800d59c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800d5a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d5a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d5a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d5ac:	e7e7      	b.n	800d57e <_strtod_l+0xee>
 800d5ae:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 800d71c <_strtod_l+0x28c>
 800d5b2:	e7e4      	b.n	800d57e <_strtod_l+0xee>
 800d5b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d5b8:	f04f 3aff 	mov.w	sl, #4294967295
 800d5bc:	e7df      	b.n	800d57e <_strtod_l+0xee>
 800d5be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d5c0:	1c5a      	adds	r2, r3, #1
 800d5c2:	9211      	str	r2, [sp, #68]	@ 0x44
 800d5c4:	785b      	ldrb	r3, [r3, #1]
 800d5c6:	2b30      	cmp	r3, #48	@ 0x30
 800d5c8:	d0f9      	beq.n	800d5be <_strtod_l+0x12e>
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d09b      	beq.n	800d506 <_strtod_l+0x76>
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	2600      	movs	r6, #0
 800d5d2:	9307      	str	r3, [sp, #28]
 800d5d4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d5d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d5d8:	46b1      	mov	r9, r6
 800d5da:	4635      	mov	r5, r6
 800d5dc:	220a      	movs	r2, #10
 800d5de:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800d5e0:	7804      	ldrb	r4, [r0, #0]
 800d5e2:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800d5e6:	b2d9      	uxtb	r1, r3
 800d5e8:	2909      	cmp	r1, #9
 800d5ea:	d929      	bls.n	800d640 <_strtod_l+0x1b0>
 800d5ec:	494a      	ldr	r1, [pc, #296]	@ (800d718 <_strtod_l+0x288>)
 800d5ee:	2201      	movs	r2, #1
 800d5f0:	f001 f928 	bl	800e844 <strncmp>
 800d5f4:	b378      	cbz	r0, 800d656 <_strtod_l+0x1c6>
 800d5f6:	2000      	movs	r0, #0
 800d5f8:	4622      	mov	r2, r4
 800d5fa:	462b      	mov	r3, r5
 800d5fc:	4607      	mov	r7, r0
 800d5fe:	9006      	str	r0, [sp, #24]
 800d600:	2a65      	cmp	r2, #101	@ 0x65
 800d602:	d001      	beq.n	800d608 <_strtod_l+0x178>
 800d604:	2a45      	cmp	r2, #69	@ 0x45
 800d606:	d117      	bne.n	800d638 <_strtod_l+0x1a8>
 800d608:	b91b      	cbnz	r3, 800d612 <_strtod_l+0x182>
 800d60a:	9b07      	ldr	r3, [sp, #28]
 800d60c:	4303      	orrs	r3, r0
 800d60e:	d096      	beq.n	800d53e <_strtod_l+0xae>
 800d610:	2300      	movs	r3, #0
 800d612:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800d616:	f108 0201 	add.w	r2, r8, #1
 800d61a:	9211      	str	r2, [sp, #68]	@ 0x44
 800d61c:	f898 2001 	ldrb.w	r2, [r8, #1]
 800d620:	2a2b      	cmp	r2, #43	@ 0x2b
 800d622:	d06b      	beq.n	800d6fc <_strtod_l+0x26c>
 800d624:	2a2d      	cmp	r2, #45	@ 0x2d
 800d626:	d071      	beq.n	800d70c <_strtod_l+0x27c>
 800d628:	f04f 0e00 	mov.w	lr, #0
 800d62c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800d630:	2c09      	cmp	r4, #9
 800d632:	d979      	bls.n	800d728 <_strtod_l+0x298>
 800d634:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800d638:	2400      	movs	r4, #0
 800d63a:	e094      	b.n	800d766 <_strtod_l+0x2d6>
 800d63c:	2300      	movs	r3, #0
 800d63e:	e7c7      	b.n	800d5d0 <_strtod_l+0x140>
 800d640:	2d08      	cmp	r5, #8
 800d642:	f100 0001 	add.w	r0, r0, #1
 800d646:	bfd4      	ite	le
 800d648:	fb02 3909 	mlale	r9, r2, r9, r3
 800d64c:	fb02 3606 	mlagt	r6, r2, r6, r3
 800d650:	3501      	adds	r5, #1
 800d652:	9011      	str	r0, [sp, #68]	@ 0x44
 800d654:	e7c3      	b.n	800d5de <_strtod_l+0x14e>
 800d656:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d658:	1c5a      	adds	r2, r3, #1
 800d65a:	9211      	str	r2, [sp, #68]	@ 0x44
 800d65c:	785a      	ldrb	r2, [r3, #1]
 800d65e:	b375      	cbz	r5, 800d6be <_strtod_l+0x22e>
 800d660:	4607      	mov	r7, r0
 800d662:	462b      	mov	r3, r5
 800d664:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d668:	2909      	cmp	r1, #9
 800d66a:	d913      	bls.n	800d694 <_strtod_l+0x204>
 800d66c:	2101      	movs	r1, #1
 800d66e:	9106      	str	r1, [sp, #24]
 800d670:	e7c6      	b.n	800d600 <_strtod_l+0x170>
 800d672:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d674:	1c5a      	adds	r2, r3, #1
 800d676:	9211      	str	r2, [sp, #68]	@ 0x44
 800d678:	785a      	ldrb	r2, [r3, #1]
 800d67a:	3001      	adds	r0, #1
 800d67c:	2a30      	cmp	r2, #48	@ 0x30
 800d67e:	d0f8      	beq.n	800d672 <_strtod_l+0x1e2>
 800d680:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d684:	2b08      	cmp	r3, #8
 800d686:	f200 8476 	bhi.w	800df76 <_strtod_l+0xae6>
 800d68a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d68c:	930a      	str	r3, [sp, #40]	@ 0x28
 800d68e:	4607      	mov	r7, r0
 800d690:	2000      	movs	r0, #0
 800d692:	4603      	mov	r3, r0
 800d694:	3a30      	subs	r2, #48	@ 0x30
 800d696:	f100 0101 	add.w	r1, r0, #1
 800d69a:	d023      	beq.n	800d6e4 <_strtod_l+0x254>
 800d69c:	440f      	add	r7, r1
 800d69e:	eb00 0c03 	add.w	ip, r0, r3
 800d6a2:	4619      	mov	r1, r3
 800d6a4:	240a      	movs	r4, #10
 800d6a6:	4561      	cmp	r1, ip
 800d6a8:	d10b      	bne.n	800d6c2 <_strtod_l+0x232>
 800d6aa:	1c5c      	adds	r4, r3, #1
 800d6ac:	4403      	add	r3, r0
 800d6ae:	2b08      	cmp	r3, #8
 800d6b0:	4404      	add	r4, r0
 800d6b2:	dc11      	bgt.n	800d6d8 <_strtod_l+0x248>
 800d6b4:	230a      	movs	r3, #10
 800d6b6:	fb03 2909 	mla	r9, r3, r9, r2
 800d6ba:	2100      	movs	r1, #0
 800d6bc:	e013      	b.n	800d6e6 <_strtod_l+0x256>
 800d6be:	4628      	mov	r0, r5
 800d6c0:	e7dc      	b.n	800d67c <_strtod_l+0x1ec>
 800d6c2:	2908      	cmp	r1, #8
 800d6c4:	f101 0101 	add.w	r1, r1, #1
 800d6c8:	dc02      	bgt.n	800d6d0 <_strtod_l+0x240>
 800d6ca:	fb04 f909 	mul.w	r9, r4, r9
 800d6ce:	e7ea      	b.n	800d6a6 <_strtod_l+0x216>
 800d6d0:	2910      	cmp	r1, #16
 800d6d2:	bfd8      	it	le
 800d6d4:	4366      	mulle	r6, r4
 800d6d6:	e7e6      	b.n	800d6a6 <_strtod_l+0x216>
 800d6d8:	2b0f      	cmp	r3, #15
 800d6da:	dcee      	bgt.n	800d6ba <_strtod_l+0x22a>
 800d6dc:	230a      	movs	r3, #10
 800d6de:	fb03 2606 	mla	r6, r3, r6, r2
 800d6e2:	e7ea      	b.n	800d6ba <_strtod_l+0x22a>
 800d6e4:	461c      	mov	r4, r3
 800d6e6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d6e8:	1c5a      	adds	r2, r3, #1
 800d6ea:	9211      	str	r2, [sp, #68]	@ 0x44
 800d6ec:	785a      	ldrb	r2, [r3, #1]
 800d6ee:	4608      	mov	r0, r1
 800d6f0:	4623      	mov	r3, r4
 800d6f2:	e7b7      	b.n	800d664 <_strtod_l+0x1d4>
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	2700      	movs	r7, #0
 800d6f8:	9306      	str	r3, [sp, #24]
 800d6fa:	e786      	b.n	800d60a <_strtod_l+0x17a>
 800d6fc:	f04f 0e00 	mov.w	lr, #0
 800d700:	f108 0202 	add.w	r2, r8, #2
 800d704:	9211      	str	r2, [sp, #68]	@ 0x44
 800d706:	f898 2002 	ldrb.w	r2, [r8, #2]
 800d70a:	e78f      	b.n	800d62c <_strtod_l+0x19c>
 800d70c:	f04f 0e01 	mov.w	lr, #1
 800d710:	e7f6      	b.n	800d700 <_strtod_l+0x270>
 800d712:	bf00      	nop
 800d714:	0800f4f0 	.word	0x0800f4f0
 800d718:	0800f4d8 	.word	0x0800f4d8
 800d71c:	7ff00000 	.word	0x7ff00000
 800d720:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d722:	1c54      	adds	r4, r2, #1
 800d724:	9411      	str	r4, [sp, #68]	@ 0x44
 800d726:	7852      	ldrb	r2, [r2, #1]
 800d728:	2a30      	cmp	r2, #48	@ 0x30
 800d72a:	d0f9      	beq.n	800d720 <_strtod_l+0x290>
 800d72c:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800d730:	2c08      	cmp	r4, #8
 800d732:	d881      	bhi.n	800d638 <_strtod_l+0x1a8>
 800d734:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800d738:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d73a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d73c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d73e:	1c51      	adds	r1, r2, #1
 800d740:	9111      	str	r1, [sp, #68]	@ 0x44
 800d742:	7852      	ldrb	r2, [r2, #1]
 800d744:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800d748:	2c09      	cmp	r4, #9
 800d74a:	d938      	bls.n	800d7be <_strtod_l+0x32e>
 800d74c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800d74e:	1b0c      	subs	r4, r1, r4
 800d750:	2c08      	cmp	r4, #8
 800d752:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800d756:	dc02      	bgt.n	800d75e <_strtod_l+0x2ce>
 800d758:	4564      	cmp	r4, ip
 800d75a:	bfa8      	it	ge
 800d75c:	4664      	movge	r4, ip
 800d75e:	f1be 0f00 	cmp.w	lr, #0
 800d762:	d000      	beq.n	800d766 <_strtod_l+0x2d6>
 800d764:	4264      	negs	r4, r4
 800d766:	2b00      	cmp	r3, #0
 800d768:	d14e      	bne.n	800d808 <_strtod_l+0x378>
 800d76a:	9b07      	ldr	r3, [sp, #28]
 800d76c:	4318      	orrs	r0, r3
 800d76e:	f47f aeca 	bne.w	800d506 <_strtod_l+0x76>
 800d772:	9b06      	ldr	r3, [sp, #24]
 800d774:	2b00      	cmp	r3, #0
 800d776:	f47f aee2 	bne.w	800d53e <_strtod_l+0xae>
 800d77a:	2a69      	cmp	r2, #105	@ 0x69
 800d77c:	d027      	beq.n	800d7ce <_strtod_l+0x33e>
 800d77e:	dc24      	bgt.n	800d7ca <_strtod_l+0x33a>
 800d780:	2a49      	cmp	r2, #73	@ 0x49
 800d782:	d024      	beq.n	800d7ce <_strtod_l+0x33e>
 800d784:	2a4e      	cmp	r2, #78	@ 0x4e
 800d786:	f47f aeda 	bne.w	800d53e <_strtod_l+0xae>
 800d78a:	4997      	ldr	r1, [pc, #604]	@ (800d9e8 <_strtod_l+0x558>)
 800d78c:	a811      	add	r0, sp, #68	@ 0x44
 800d78e:	f001 fb35 	bl	800edfc <__match>
 800d792:	2800      	cmp	r0, #0
 800d794:	f43f aed3 	beq.w	800d53e <_strtod_l+0xae>
 800d798:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d79a:	781b      	ldrb	r3, [r3, #0]
 800d79c:	2b28      	cmp	r3, #40	@ 0x28
 800d79e:	d12d      	bne.n	800d7fc <_strtod_l+0x36c>
 800d7a0:	4992      	ldr	r1, [pc, #584]	@ (800d9ec <_strtod_l+0x55c>)
 800d7a2:	aa14      	add	r2, sp, #80	@ 0x50
 800d7a4:	a811      	add	r0, sp, #68	@ 0x44
 800d7a6:	f001 fb3d 	bl	800ee24 <__hexnan>
 800d7aa:	2805      	cmp	r0, #5
 800d7ac:	d126      	bne.n	800d7fc <_strtod_l+0x36c>
 800d7ae:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d7b0:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800d7b4:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d7b8:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d7bc:	e6a3      	b.n	800d506 <_strtod_l+0x76>
 800d7be:	240a      	movs	r4, #10
 800d7c0:	fb04 2c0c 	mla	ip, r4, ip, r2
 800d7c4:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800d7c8:	e7b8      	b.n	800d73c <_strtod_l+0x2ac>
 800d7ca:	2a6e      	cmp	r2, #110	@ 0x6e
 800d7cc:	e7db      	b.n	800d786 <_strtod_l+0x2f6>
 800d7ce:	4988      	ldr	r1, [pc, #544]	@ (800d9f0 <_strtod_l+0x560>)
 800d7d0:	a811      	add	r0, sp, #68	@ 0x44
 800d7d2:	f001 fb13 	bl	800edfc <__match>
 800d7d6:	2800      	cmp	r0, #0
 800d7d8:	f43f aeb1 	beq.w	800d53e <_strtod_l+0xae>
 800d7dc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d7de:	4985      	ldr	r1, [pc, #532]	@ (800d9f4 <_strtod_l+0x564>)
 800d7e0:	3b01      	subs	r3, #1
 800d7e2:	a811      	add	r0, sp, #68	@ 0x44
 800d7e4:	9311      	str	r3, [sp, #68]	@ 0x44
 800d7e6:	f001 fb09 	bl	800edfc <__match>
 800d7ea:	b910      	cbnz	r0, 800d7f2 <_strtod_l+0x362>
 800d7ec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d7ee:	3301      	adds	r3, #1
 800d7f0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d7f2:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800da08 <_strtod_l+0x578>
 800d7f6:	f04f 0a00 	mov.w	sl, #0
 800d7fa:	e684      	b.n	800d506 <_strtod_l+0x76>
 800d7fc:	487e      	ldr	r0, [pc, #504]	@ (800d9f8 <_strtod_l+0x568>)
 800d7fe:	f001 f857 	bl	800e8b0 <nan>
 800d802:	ec5b ab10 	vmov	sl, fp, d0
 800d806:	e67e      	b.n	800d506 <_strtod_l+0x76>
 800d808:	ee07 9a90 	vmov	s15, r9
 800d80c:	1be2      	subs	r2, r4, r7
 800d80e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d812:	2d00      	cmp	r5, #0
 800d814:	bf08      	it	eq
 800d816:	461d      	moveq	r5, r3
 800d818:	2b10      	cmp	r3, #16
 800d81a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d81c:	461a      	mov	r2, r3
 800d81e:	bfa8      	it	ge
 800d820:	2210      	movge	r2, #16
 800d822:	2b09      	cmp	r3, #9
 800d824:	ec5b ab17 	vmov	sl, fp, d7
 800d828:	dc15      	bgt.n	800d856 <_strtod_l+0x3c6>
 800d82a:	1be1      	subs	r1, r4, r7
 800d82c:	2900      	cmp	r1, #0
 800d82e:	f43f ae6a 	beq.w	800d506 <_strtod_l+0x76>
 800d832:	eba4 0107 	sub.w	r1, r4, r7
 800d836:	dd72      	ble.n	800d91e <_strtod_l+0x48e>
 800d838:	2916      	cmp	r1, #22
 800d83a:	dc59      	bgt.n	800d8f0 <_strtod_l+0x460>
 800d83c:	4b6f      	ldr	r3, [pc, #444]	@ (800d9fc <_strtod_l+0x56c>)
 800d83e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d840:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d844:	ed93 7b00 	vldr	d7, [r3]
 800d848:	ec4b ab16 	vmov	d6, sl, fp
 800d84c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d850:	ec5b ab17 	vmov	sl, fp, d7
 800d854:	e657      	b.n	800d506 <_strtod_l+0x76>
 800d856:	4969      	ldr	r1, [pc, #420]	@ (800d9fc <_strtod_l+0x56c>)
 800d858:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800d85c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800d860:	ee06 6a90 	vmov	s13, r6
 800d864:	2b0f      	cmp	r3, #15
 800d866:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800d86a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d86e:	ec5b ab16 	vmov	sl, fp, d6
 800d872:	ddda      	ble.n	800d82a <_strtod_l+0x39a>
 800d874:	1a9a      	subs	r2, r3, r2
 800d876:	1be1      	subs	r1, r4, r7
 800d878:	440a      	add	r2, r1
 800d87a:	2a00      	cmp	r2, #0
 800d87c:	f340 8094 	ble.w	800d9a8 <_strtod_l+0x518>
 800d880:	f012 000f 	ands.w	r0, r2, #15
 800d884:	d00a      	beq.n	800d89c <_strtod_l+0x40c>
 800d886:	495d      	ldr	r1, [pc, #372]	@ (800d9fc <_strtod_l+0x56c>)
 800d888:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800d88c:	ed91 7b00 	vldr	d7, [r1]
 800d890:	ec4b ab16 	vmov	d6, sl, fp
 800d894:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d898:	ec5b ab17 	vmov	sl, fp, d7
 800d89c:	f032 020f 	bics.w	r2, r2, #15
 800d8a0:	d073      	beq.n	800d98a <_strtod_l+0x4fa>
 800d8a2:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800d8a6:	dd47      	ble.n	800d938 <_strtod_l+0x4a8>
 800d8a8:	2400      	movs	r4, #0
 800d8aa:	4625      	mov	r5, r4
 800d8ac:	9407      	str	r4, [sp, #28]
 800d8ae:	4626      	mov	r6, r4
 800d8b0:	9a05      	ldr	r2, [sp, #20]
 800d8b2:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800da08 <_strtod_l+0x578>
 800d8b6:	2322      	movs	r3, #34	@ 0x22
 800d8b8:	6013      	str	r3, [r2, #0]
 800d8ba:	f04f 0a00 	mov.w	sl, #0
 800d8be:	9b07      	ldr	r3, [sp, #28]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	f43f ae20 	beq.w	800d506 <_strtod_l+0x76>
 800d8c6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d8c8:	9805      	ldr	r0, [sp, #20]
 800d8ca:	f7ff f955 	bl	800cb78 <_Bfree>
 800d8ce:	9805      	ldr	r0, [sp, #20]
 800d8d0:	4631      	mov	r1, r6
 800d8d2:	f7ff f951 	bl	800cb78 <_Bfree>
 800d8d6:	9805      	ldr	r0, [sp, #20]
 800d8d8:	4629      	mov	r1, r5
 800d8da:	f7ff f94d 	bl	800cb78 <_Bfree>
 800d8de:	9907      	ldr	r1, [sp, #28]
 800d8e0:	9805      	ldr	r0, [sp, #20]
 800d8e2:	f7ff f949 	bl	800cb78 <_Bfree>
 800d8e6:	9805      	ldr	r0, [sp, #20]
 800d8e8:	4621      	mov	r1, r4
 800d8ea:	f7ff f945 	bl	800cb78 <_Bfree>
 800d8ee:	e60a      	b.n	800d506 <_strtod_l+0x76>
 800d8f0:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800d8f4:	1be0      	subs	r0, r4, r7
 800d8f6:	4281      	cmp	r1, r0
 800d8f8:	dbbc      	blt.n	800d874 <_strtod_l+0x3e4>
 800d8fa:	4a40      	ldr	r2, [pc, #256]	@ (800d9fc <_strtod_l+0x56c>)
 800d8fc:	f1c3 030f 	rsb	r3, r3, #15
 800d900:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800d904:	ed91 7b00 	vldr	d7, [r1]
 800d908:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d90a:	ec4b ab16 	vmov	d6, sl, fp
 800d90e:	1acb      	subs	r3, r1, r3
 800d910:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800d914:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d918:	ed92 6b00 	vldr	d6, [r2]
 800d91c:	e796      	b.n	800d84c <_strtod_l+0x3bc>
 800d91e:	3116      	adds	r1, #22
 800d920:	dba8      	blt.n	800d874 <_strtod_l+0x3e4>
 800d922:	4b36      	ldr	r3, [pc, #216]	@ (800d9fc <_strtod_l+0x56c>)
 800d924:	1b3c      	subs	r4, r7, r4
 800d926:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800d92a:	ed94 7b00 	vldr	d7, [r4]
 800d92e:	ec4b ab16 	vmov	d6, sl, fp
 800d932:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d936:	e78b      	b.n	800d850 <_strtod_l+0x3c0>
 800d938:	2000      	movs	r0, #0
 800d93a:	ec4b ab17 	vmov	d7, sl, fp
 800d93e:	4e30      	ldr	r6, [pc, #192]	@ (800da00 <_strtod_l+0x570>)
 800d940:	1112      	asrs	r2, r2, #4
 800d942:	4601      	mov	r1, r0
 800d944:	2a01      	cmp	r2, #1
 800d946:	dc23      	bgt.n	800d990 <_strtod_l+0x500>
 800d948:	b108      	cbz	r0, 800d94e <_strtod_l+0x4be>
 800d94a:	ec5b ab17 	vmov	sl, fp, d7
 800d94e:	4a2c      	ldr	r2, [pc, #176]	@ (800da00 <_strtod_l+0x570>)
 800d950:	482c      	ldr	r0, [pc, #176]	@ (800da04 <_strtod_l+0x574>)
 800d952:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800d956:	ed92 7b00 	vldr	d7, [r2]
 800d95a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d95e:	ec4b ab16 	vmov	d6, sl, fp
 800d962:	4a29      	ldr	r2, [pc, #164]	@ (800da08 <_strtod_l+0x578>)
 800d964:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d968:	ee17 1a90 	vmov	r1, s15
 800d96c:	400a      	ands	r2, r1
 800d96e:	4282      	cmp	r2, r0
 800d970:	ec5b ab17 	vmov	sl, fp, d7
 800d974:	d898      	bhi.n	800d8a8 <_strtod_l+0x418>
 800d976:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800d97a:	4282      	cmp	r2, r0
 800d97c:	bf86      	itte	hi
 800d97e:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800da0c <_strtod_l+0x57c>
 800d982:	f04f 3aff 	movhi.w	sl, #4294967295
 800d986:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800d98a:	2200      	movs	r2, #0
 800d98c:	9206      	str	r2, [sp, #24]
 800d98e:	e076      	b.n	800da7e <_strtod_l+0x5ee>
 800d990:	f012 0f01 	tst.w	r2, #1
 800d994:	d004      	beq.n	800d9a0 <_strtod_l+0x510>
 800d996:	ed96 6b00 	vldr	d6, [r6]
 800d99a:	2001      	movs	r0, #1
 800d99c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d9a0:	3101      	adds	r1, #1
 800d9a2:	1052      	asrs	r2, r2, #1
 800d9a4:	3608      	adds	r6, #8
 800d9a6:	e7cd      	b.n	800d944 <_strtod_l+0x4b4>
 800d9a8:	d0ef      	beq.n	800d98a <_strtod_l+0x4fa>
 800d9aa:	4252      	negs	r2, r2
 800d9ac:	f012 000f 	ands.w	r0, r2, #15
 800d9b0:	d00a      	beq.n	800d9c8 <_strtod_l+0x538>
 800d9b2:	4912      	ldr	r1, [pc, #72]	@ (800d9fc <_strtod_l+0x56c>)
 800d9b4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800d9b8:	ed91 7b00 	vldr	d7, [r1]
 800d9bc:	ec4b ab16 	vmov	d6, sl, fp
 800d9c0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d9c4:	ec5b ab17 	vmov	sl, fp, d7
 800d9c8:	1112      	asrs	r2, r2, #4
 800d9ca:	d0de      	beq.n	800d98a <_strtod_l+0x4fa>
 800d9cc:	2a1f      	cmp	r2, #31
 800d9ce:	dd1f      	ble.n	800da10 <_strtod_l+0x580>
 800d9d0:	2400      	movs	r4, #0
 800d9d2:	4625      	mov	r5, r4
 800d9d4:	9407      	str	r4, [sp, #28]
 800d9d6:	4626      	mov	r6, r4
 800d9d8:	9a05      	ldr	r2, [sp, #20]
 800d9da:	2322      	movs	r3, #34	@ 0x22
 800d9dc:	f04f 0a00 	mov.w	sl, #0
 800d9e0:	f04f 0b00 	mov.w	fp, #0
 800d9e4:	6013      	str	r3, [r2, #0]
 800d9e6:	e76a      	b.n	800d8be <_strtod_l+0x42e>
 800d9e8:	0800f2c5 	.word	0x0800f2c5
 800d9ec:	0800f4dc 	.word	0x0800f4dc
 800d9f0:	0800f2bd 	.word	0x0800f2bd
 800d9f4:	0800f2f4 	.word	0x0800f2f4
 800d9f8:	0800f2b7 	.word	0x0800f2b7
 800d9fc:	0800f410 	.word	0x0800f410
 800da00:	0800f3e8 	.word	0x0800f3e8
 800da04:	7ca00000 	.word	0x7ca00000
 800da08:	7ff00000 	.word	0x7ff00000
 800da0c:	7fefffff 	.word	0x7fefffff
 800da10:	f012 0110 	ands.w	r1, r2, #16
 800da14:	bf18      	it	ne
 800da16:	216a      	movne	r1, #106	@ 0x6a
 800da18:	9106      	str	r1, [sp, #24]
 800da1a:	ec4b ab17 	vmov	d7, sl, fp
 800da1e:	49b0      	ldr	r1, [pc, #704]	@ (800dce0 <_strtod_l+0x850>)
 800da20:	2000      	movs	r0, #0
 800da22:	07d6      	lsls	r6, r2, #31
 800da24:	d504      	bpl.n	800da30 <_strtod_l+0x5a0>
 800da26:	ed91 6b00 	vldr	d6, [r1]
 800da2a:	2001      	movs	r0, #1
 800da2c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800da30:	1052      	asrs	r2, r2, #1
 800da32:	f101 0108 	add.w	r1, r1, #8
 800da36:	d1f4      	bne.n	800da22 <_strtod_l+0x592>
 800da38:	b108      	cbz	r0, 800da3e <_strtod_l+0x5ae>
 800da3a:	ec5b ab17 	vmov	sl, fp, d7
 800da3e:	9a06      	ldr	r2, [sp, #24]
 800da40:	b1b2      	cbz	r2, 800da70 <_strtod_l+0x5e0>
 800da42:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800da46:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800da4a:	2a00      	cmp	r2, #0
 800da4c:	4658      	mov	r0, fp
 800da4e:	dd0f      	ble.n	800da70 <_strtod_l+0x5e0>
 800da50:	2a1f      	cmp	r2, #31
 800da52:	dd55      	ble.n	800db00 <_strtod_l+0x670>
 800da54:	2a34      	cmp	r2, #52	@ 0x34
 800da56:	bfde      	ittt	le
 800da58:	f04f 32ff 	movle.w	r2, #4294967295
 800da5c:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800da60:	408a      	lslle	r2, r1
 800da62:	f04f 0a00 	mov.w	sl, #0
 800da66:	bfcc      	ite	gt
 800da68:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800da6c:	ea02 0b00 	andle.w	fp, r2, r0
 800da70:	ec4b ab17 	vmov	d7, sl, fp
 800da74:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800da78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da7c:	d0a8      	beq.n	800d9d0 <_strtod_l+0x540>
 800da7e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800da80:	9805      	ldr	r0, [sp, #20]
 800da82:	f8cd 9000 	str.w	r9, [sp]
 800da86:	462a      	mov	r2, r5
 800da88:	f7ff f8de 	bl	800cc48 <__s2b>
 800da8c:	9007      	str	r0, [sp, #28]
 800da8e:	2800      	cmp	r0, #0
 800da90:	f43f af0a 	beq.w	800d8a8 <_strtod_l+0x418>
 800da94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da96:	1b3f      	subs	r7, r7, r4
 800da98:	2b00      	cmp	r3, #0
 800da9a:	bfb4      	ite	lt
 800da9c:	463b      	movlt	r3, r7
 800da9e:	2300      	movge	r3, #0
 800daa0:	930a      	str	r3, [sp, #40]	@ 0x28
 800daa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daa4:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 800dcd0 <_strtod_l+0x840>
 800daa8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800daac:	2400      	movs	r4, #0
 800daae:	930d      	str	r3, [sp, #52]	@ 0x34
 800dab0:	4625      	mov	r5, r4
 800dab2:	9b07      	ldr	r3, [sp, #28]
 800dab4:	9805      	ldr	r0, [sp, #20]
 800dab6:	6859      	ldr	r1, [r3, #4]
 800dab8:	f7ff f81e 	bl	800caf8 <_Balloc>
 800dabc:	4606      	mov	r6, r0
 800dabe:	2800      	cmp	r0, #0
 800dac0:	f43f aef6 	beq.w	800d8b0 <_strtod_l+0x420>
 800dac4:	9b07      	ldr	r3, [sp, #28]
 800dac6:	691a      	ldr	r2, [r3, #16]
 800dac8:	ec4b ab19 	vmov	d9, sl, fp
 800dacc:	3202      	adds	r2, #2
 800dace:	f103 010c 	add.w	r1, r3, #12
 800dad2:	0092      	lsls	r2, r2, #2
 800dad4:	300c      	adds	r0, #12
 800dad6:	f7fe f9d0 	bl	800be7a <memcpy>
 800dada:	eeb0 0b49 	vmov.f64	d0, d9
 800dade:	9805      	ldr	r0, [sp, #20]
 800dae0:	aa14      	add	r2, sp, #80	@ 0x50
 800dae2:	a913      	add	r1, sp, #76	@ 0x4c
 800dae4:	f7ff fbec 	bl	800d2c0 <__d2b>
 800dae8:	9012      	str	r0, [sp, #72]	@ 0x48
 800daea:	2800      	cmp	r0, #0
 800daec:	f43f aee0 	beq.w	800d8b0 <_strtod_l+0x420>
 800daf0:	9805      	ldr	r0, [sp, #20]
 800daf2:	2101      	movs	r1, #1
 800daf4:	f7ff f93e 	bl	800cd74 <__i2b>
 800daf8:	4605      	mov	r5, r0
 800dafa:	b940      	cbnz	r0, 800db0e <_strtod_l+0x67e>
 800dafc:	2500      	movs	r5, #0
 800dafe:	e6d7      	b.n	800d8b0 <_strtod_l+0x420>
 800db00:	f04f 31ff 	mov.w	r1, #4294967295
 800db04:	fa01 f202 	lsl.w	r2, r1, r2
 800db08:	ea02 0a0a 	and.w	sl, r2, sl
 800db0c:	e7b0      	b.n	800da70 <_strtod_l+0x5e0>
 800db0e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800db10:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800db12:	2f00      	cmp	r7, #0
 800db14:	bfab      	itete	ge
 800db16:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800db18:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800db1a:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800db1e:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800db22:	bfac      	ite	ge
 800db24:	eb07 0903 	addge.w	r9, r7, r3
 800db28:	eba3 0807 	sublt.w	r8, r3, r7
 800db2c:	9b06      	ldr	r3, [sp, #24]
 800db2e:	1aff      	subs	r7, r7, r3
 800db30:	4417      	add	r7, r2
 800db32:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800db36:	4a6b      	ldr	r2, [pc, #428]	@ (800dce4 <_strtod_l+0x854>)
 800db38:	3f01      	subs	r7, #1
 800db3a:	4297      	cmp	r7, r2
 800db3c:	da51      	bge.n	800dbe2 <_strtod_l+0x752>
 800db3e:	1bd1      	subs	r1, r2, r7
 800db40:	291f      	cmp	r1, #31
 800db42:	eba3 0301 	sub.w	r3, r3, r1
 800db46:	f04f 0201 	mov.w	r2, #1
 800db4a:	dc3e      	bgt.n	800dbca <_strtod_l+0x73a>
 800db4c:	408a      	lsls	r2, r1
 800db4e:	920c      	str	r2, [sp, #48]	@ 0x30
 800db50:	2200      	movs	r2, #0
 800db52:	920b      	str	r2, [sp, #44]	@ 0x2c
 800db54:	eb09 0703 	add.w	r7, r9, r3
 800db58:	4498      	add	r8, r3
 800db5a:	9b06      	ldr	r3, [sp, #24]
 800db5c:	45b9      	cmp	r9, r7
 800db5e:	4498      	add	r8, r3
 800db60:	464b      	mov	r3, r9
 800db62:	bfa8      	it	ge
 800db64:	463b      	movge	r3, r7
 800db66:	4543      	cmp	r3, r8
 800db68:	bfa8      	it	ge
 800db6a:	4643      	movge	r3, r8
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	bfc2      	ittt	gt
 800db70:	1aff      	subgt	r7, r7, r3
 800db72:	eba8 0803 	subgt.w	r8, r8, r3
 800db76:	eba9 0903 	subgt.w	r9, r9, r3
 800db7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	dd16      	ble.n	800dbae <_strtod_l+0x71e>
 800db80:	4629      	mov	r1, r5
 800db82:	9805      	ldr	r0, [sp, #20]
 800db84:	461a      	mov	r2, r3
 800db86:	f7ff f9b5 	bl	800cef4 <__pow5mult>
 800db8a:	4605      	mov	r5, r0
 800db8c:	2800      	cmp	r0, #0
 800db8e:	d0b5      	beq.n	800dafc <_strtod_l+0x66c>
 800db90:	4601      	mov	r1, r0
 800db92:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800db94:	9805      	ldr	r0, [sp, #20]
 800db96:	f7ff f903 	bl	800cda0 <__multiply>
 800db9a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800db9c:	2800      	cmp	r0, #0
 800db9e:	f43f ae87 	beq.w	800d8b0 <_strtod_l+0x420>
 800dba2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800dba4:	9805      	ldr	r0, [sp, #20]
 800dba6:	f7fe ffe7 	bl	800cb78 <_Bfree>
 800dbaa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dbac:	9312      	str	r3, [sp, #72]	@ 0x48
 800dbae:	2f00      	cmp	r7, #0
 800dbb0:	dc1b      	bgt.n	800dbea <_strtod_l+0x75a>
 800dbb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	dd21      	ble.n	800dbfc <_strtod_l+0x76c>
 800dbb8:	4631      	mov	r1, r6
 800dbba:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dbbc:	9805      	ldr	r0, [sp, #20]
 800dbbe:	f7ff f999 	bl	800cef4 <__pow5mult>
 800dbc2:	4606      	mov	r6, r0
 800dbc4:	b9d0      	cbnz	r0, 800dbfc <_strtod_l+0x76c>
 800dbc6:	2600      	movs	r6, #0
 800dbc8:	e672      	b.n	800d8b0 <_strtod_l+0x420>
 800dbca:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800dbce:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800dbd2:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800dbd6:	37e2      	adds	r7, #226	@ 0xe2
 800dbd8:	fa02 f107 	lsl.w	r1, r2, r7
 800dbdc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800dbde:	920c      	str	r2, [sp, #48]	@ 0x30
 800dbe0:	e7b8      	b.n	800db54 <_strtod_l+0x6c4>
 800dbe2:	2200      	movs	r2, #0
 800dbe4:	920b      	str	r2, [sp, #44]	@ 0x2c
 800dbe6:	2201      	movs	r2, #1
 800dbe8:	e7f9      	b.n	800dbde <_strtod_l+0x74e>
 800dbea:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800dbec:	9805      	ldr	r0, [sp, #20]
 800dbee:	463a      	mov	r2, r7
 800dbf0:	f7ff f9da 	bl	800cfa8 <__lshift>
 800dbf4:	9012      	str	r0, [sp, #72]	@ 0x48
 800dbf6:	2800      	cmp	r0, #0
 800dbf8:	d1db      	bne.n	800dbb2 <_strtod_l+0x722>
 800dbfa:	e659      	b.n	800d8b0 <_strtod_l+0x420>
 800dbfc:	f1b8 0f00 	cmp.w	r8, #0
 800dc00:	dd07      	ble.n	800dc12 <_strtod_l+0x782>
 800dc02:	4631      	mov	r1, r6
 800dc04:	9805      	ldr	r0, [sp, #20]
 800dc06:	4642      	mov	r2, r8
 800dc08:	f7ff f9ce 	bl	800cfa8 <__lshift>
 800dc0c:	4606      	mov	r6, r0
 800dc0e:	2800      	cmp	r0, #0
 800dc10:	d0d9      	beq.n	800dbc6 <_strtod_l+0x736>
 800dc12:	f1b9 0f00 	cmp.w	r9, #0
 800dc16:	dd08      	ble.n	800dc2a <_strtod_l+0x79a>
 800dc18:	4629      	mov	r1, r5
 800dc1a:	9805      	ldr	r0, [sp, #20]
 800dc1c:	464a      	mov	r2, r9
 800dc1e:	f7ff f9c3 	bl	800cfa8 <__lshift>
 800dc22:	4605      	mov	r5, r0
 800dc24:	2800      	cmp	r0, #0
 800dc26:	f43f ae43 	beq.w	800d8b0 <_strtod_l+0x420>
 800dc2a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800dc2c:	9805      	ldr	r0, [sp, #20]
 800dc2e:	4632      	mov	r2, r6
 800dc30:	f7ff fa42 	bl	800d0b8 <__mdiff>
 800dc34:	4604      	mov	r4, r0
 800dc36:	2800      	cmp	r0, #0
 800dc38:	f43f ae3a 	beq.w	800d8b0 <_strtod_l+0x420>
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800dc42:	60c3      	str	r3, [r0, #12]
 800dc44:	4629      	mov	r1, r5
 800dc46:	f7ff fa1b 	bl	800d080 <__mcmp>
 800dc4a:	2800      	cmp	r0, #0
 800dc4c:	da4e      	bge.n	800dcec <_strtod_l+0x85c>
 800dc4e:	ea58 080a 	orrs.w	r8, r8, sl
 800dc52:	d174      	bne.n	800dd3e <_strtod_l+0x8ae>
 800dc54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d170      	bne.n	800dd3e <_strtod_l+0x8ae>
 800dc5c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dc60:	0d1b      	lsrs	r3, r3, #20
 800dc62:	051b      	lsls	r3, r3, #20
 800dc64:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dc68:	d969      	bls.n	800dd3e <_strtod_l+0x8ae>
 800dc6a:	6963      	ldr	r3, [r4, #20]
 800dc6c:	b913      	cbnz	r3, 800dc74 <_strtod_l+0x7e4>
 800dc6e:	6923      	ldr	r3, [r4, #16]
 800dc70:	2b01      	cmp	r3, #1
 800dc72:	dd64      	ble.n	800dd3e <_strtod_l+0x8ae>
 800dc74:	4621      	mov	r1, r4
 800dc76:	2201      	movs	r2, #1
 800dc78:	9805      	ldr	r0, [sp, #20]
 800dc7a:	f7ff f995 	bl	800cfa8 <__lshift>
 800dc7e:	4629      	mov	r1, r5
 800dc80:	4604      	mov	r4, r0
 800dc82:	f7ff f9fd 	bl	800d080 <__mcmp>
 800dc86:	2800      	cmp	r0, #0
 800dc88:	dd59      	ble.n	800dd3e <_strtod_l+0x8ae>
 800dc8a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dc8e:	9a06      	ldr	r2, [sp, #24]
 800dc90:	0d1b      	lsrs	r3, r3, #20
 800dc92:	051b      	lsls	r3, r3, #20
 800dc94:	2a00      	cmp	r2, #0
 800dc96:	d070      	beq.n	800dd7a <_strtod_l+0x8ea>
 800dc98:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dc9c:	d86d      	bhi.n	800dd7a <_strtod_l+0x8ea>
 800dc9e:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800dca2:	f67f ae99 	bls.w	800d9d8 <_strtod_l+0x548>
 800dca6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 800dcd8 <_strtod_l+0x848>
 800dcaa:	ec4b ab16 	vmov	d6, sl, fp
 800dcae:	4b0e      	ldr	r3, [pc, #56]	@ (800dce8 <_strtod_l+0x858>)
 800dcb0:	ee26 7b07 	vmul.f64	d7, d6, d7
 800dcb4:	ee17 2a90 	vmov	r2, s15
 800dcb8:	4013      	ands	r3, r2
 800dcba:	ec5b ab17 	vmov	sl, fp, d7
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	f47f ae01 	bne.w	800d8c6 <_strtod_l+0x436>
 800dcc4:	9a05      	ldr	r2, [sp, #20]
 800dcc6:	2322      	movs	r3, #34	@ 0x22
 800dcc8:	6013      	str	r3, [r2, #0]
 800dcca:	e5fc      	b.n	800d8c6 <_strtod_l+0x436>
 800dccc:	f3af 8000 	nop.w
 800dcd0:	ffc00000 	.word	0xffc00000
 800dcd4:	41dfffff 	.word	0x41dfffff
 800dcd8:	00000000 	.word	0x00000000
 800dcdc:	39500000 	.word	0x39500000
 800dce0:	0800f508 	.word	0x0800f508
 800dce4:	fffffc02 	.word	0xfffffc02
 800dce8:	7ff00000 	.word	0x7ff00000
 800dcec:	46d9      	mov	r9, fp
 800dcee:	d15d      	bne.n	800ddac <_strtod_l+0x91c>
 800dcf0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dcf4:	f1b8 0f00 	cmp.w	r8, #0
 800dcf8:	d02a      	beq.n	800dd50 <_strtod_l+0x8c0>
 800dcfa:	4aab      	ldr	r2, [pc, #684]	@ (800dfa8 <_strtod_l+0xb18>)
 800dcfc:	4293      	cmp	r3, r2
 800dcfe:	d12a      	bne.n	800dd56 <_strtod_l+0x8c6>
 800dd00:	9b06      	ldr	r3, [sp, #24]
 800dd02:	4652      	mov	r2, sl
 800dd04:	b1fb      	cbz	r3, 800dd46 <_strtod_l+0x8b6>
 800dd06:	4ba9      	ldr	r3, [pc, #676]	@ (800dfac <_strtod_l+0xb1c>)
 800dd08:	ea0b 0303 	and.w	r3, fp, r3
 800dd0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800dd10:	f04f 31ff 	mov.w	r1, #4294967295
 800dd14:	d81a      	bhi.n	800dd4c <_strtod_l+0x8bc>
 800dd16:	0d1b      	lsrs	r3, r3, #20
 800dd18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dd1c:	fa01 f303 	lsl.w	r3, r1, r3
 800dd20:	429a      	cmp	r2, r3
 800dd22:	d118      	bne.n	800dd56 <_strtod_l+0x8c6>
 800dd24:	4ba2      	ldr	r3, [pc, #648]	@ (800dfb0 <_strtod_l+0xb20>)
 800dd26:	4599      	cmp	r9, r3
 800dd28:	d102      	bne.n	800dd30 <_strtod_l+0x8a0>
 800dd2a:	3201      	adds	r2, #1
 800dd2c:	f43f adc0 	beq.w	800d8b0 <_strtod_l+0x420>
 800dd30:	4b9e      	ldr	r3, [pc, #632]	@ (800dfac <_strtod_l+0xb1c>)
 800dd32:	ea09 0303 	and.w	r3, r9, r3
 800dd36:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800dd3a:	f04f 0a00 	mov.w	sl, #0
 800dd3e:	9b06      	ldr	r3, [sp, #24]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d1b0      	bne.n	800dca6 <_strtod_l+0x816>
 800dd44:	e5bf      	b.n	800d8c6 <_strtod_l+0x436>
 800dd46:	f04f 33ff 	mov.w	r3, #4294967295
 800dd4a:	e7e9      	b.n	800dd20 <_strtod_l+0x890>
 800dd4c:	460b      	mov	r3, r1
 800dd4e:	e7e7      	b.n	800dd20 <_strtod_l+0x890>
 800dd50:	ea53 030a 	orrs.w	r3, r3, sl
 800dd54:	d099      	beq.n	800dc8a <_strtod_l+0x7fa>
 800dd56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd58:	b1c3      	cbz	r3, 800dd8c <_strtod_l+0x8fc>
 800dd5a:	ea13 0f09 	tst.w	r3, r9
 800dd5e:	d0ee      	beq.n	800dd3e <_strtod_l+0x8ae>
 800dd60:	9a06      	ldr	r2, [sp, #24]
 800dd62:	4650      	mov	r0, sl
 800dd64:	4659      	mov	r1, fp
 800dd66:	f1b8 0f00 	cmp.w	r8, #0
 800dd6a:	d013      	beq.n	800dd94 <_strtod_l+0x904>
 800dd6c:	f7ff fb73 	bl	800d456 <sulp>
 800dd70:	ee39 7b00 	vadd.f64	d7, d9, d0
 800dd74:	ec5b ab17 	vmov	sl, fp, d7
 800dd78:	e7e1      	b.n	800dd3e <_strtod_l+0x8ae>
 800dd7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800dd7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800dd82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800dd86:	f04f 3aff 	mov.w	sl, #4294967295
 800dd8a:	e7d8      	b.n	800dd3e <_strtod_l+0x8ae>
 800dd8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd8e:	ea13 0f0a 	tst.w	r3, sl
 800dd92:	e7e4      	b.n	800dd5e <_strtod_l+0x8ce>
 800dd94:	f7ff fb5f 	bl	800d456 <sulp>
 800dd98:	ee39 0b40 	vsub.f64	d0, d9, d0
 800dd9c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800dda0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dda4:	ec5b ab10 	vmov	sl, fp, d0
 800dda8:	d1c9      	bne.n	800dd3e <_strtod_l+0x8ae>
 800ddaa:	e615      	b.n	800d9d8 <_strtod_l+0x548>
 800ddac:	4629      	mov	r1, r5
 800ddae:	4620      	mov	r0, r4
 800ddb0:	f7ff fade 	bl	800d370 <__ratio>
 800ddb4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800ddb8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ddbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddc0:	d85d      	bhi.n	800de7e <_strtod_l+0x9ee>
 800ddc2:	f1b8 0f00 	cmp.w	r8, #0
 800ddc6:	d164      	bne.n	800de92 <_strtod_l+0xa02>
 800ddc8:	f1ba 0f00 	cmp.w	sl, #0
 800ddcc:	d14b      	bne.n	800de66 <_strtod_l+0x9d6>
 800ddce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ddd2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d160      	bne.n	800de9c <_strtod_l+0xa0c>
 800ddda:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800ddde:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800dde2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dde6:	d401      	bmi.n	800ddec <_strtod_l+0x95c>
 800dde8:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ddec:	eeb1 ab48 	vneg.f64	d10, d8
 800ddf0:	486e      	ldr	r0, [pc, #440]	@ (800dfac <_strtod_l+0xb1c>)
 800ddf2:	4970      	ldr	r1, [pc, #448]	@ (800dfb4 <_strtod_l+0xb24>)
 800ddf4:	ea09 0700 	and.w	r7, r9, r0
 800ddf8:	428f      	cmp	r7, r1
 800ddfa:	ec53 2b1a 	vmov	r2, r3, d10
 800ddfe:	d17d      	bne.n	800defc <_strtod_l+0xa6c>
 800de00:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800de04:	ec4b ab1c 	vmov	d12, sl, fp
 800de08:	eeb0 0b4c 	vmov.f64	d0, d12
 800de0c:	f7ff f9e8 	bl	800d1e0 <__ulp>
 800de10:	4866      	ldr	r0, [pc, #408]	@ (800dfac <_strtod_l+0xb1c>)
 800de12:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800de16:	ee1c 3a90 	vmov	r3, s25
 800de1a:	4a67      	ldr	r2, [pc, #412]	@ (800dfb8 <_strtod_l+0xb28>)
 800de1c:	ea03 0100 	and.w	r1, r3, r0
 800de20:	4291      	cmp	r1, r2
 800de22:	ec5b ab1c 	vmov	sl, fp, d12
 800de26:	d93c      	bls.n	800dea2 <_strtod_l+0xa12>
 800de28:	ee19 2a90 	vmov	r2, s19
 800de2c:	4b60      	ldr	r3, [pc, #384]	@ (800dfb0 <_strtod_l+0xb20>)
 800de2e:	429a      	cmp	r2, r3
 800de30:	d104      	bne.n	800de3c <_strtod_l+0x9ac>
 800de32:	ee19 3a10 	vmov	r3, s18
 800de36:	3301      	adds	r3, #1
 800de38:	f43f ad3a 	beq.w	800d8b0 <_strtod_l+0x420>
 800de3c:	f8df b170 	ldr.w	fp, [pc, #368]	@ 800dfb0 <_strtod_l+0xb20>
 800de40:	f04f 3aff 	mov.w	sl, #4294967295
 800de44:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800de46:	9805      	ldr	r0, [sp, #20]
 800de48:	f7fe fe96 	bl	800cb78 <_Bfree>
 800de4c:	9805      	ldr	r0, [sp, #20]
 800de4e:	4631      	mov	r1, r6
 800de50:	f7fe fe92 	bl	800cb78 <_Bfree>
 800de54:	9805      	ldr	r0, [sp, #20]
 800de56:	4629      	mov	r1, r5
 800de58:	f7fe fe8e 	bl	800cb78 <_Bfree>
 800de5c:	9805      	ldr	r0, [sp, #20]
 800de5e:	4621      	mov	r1, r4
 800de60:	f7fe fe8a 	bl	800cb78 <_Bfree>
 800de64:	e625      	b.n	800dab2 <_strtod_l+0x622>
 800de66:	f1ba 0f01 	cmp.w	sl, #1
 800de6a:	d103      	bne.n	800de74 <_strtod_l+0x9e4>
 800de6c:	f1bb 0f00 	cmp.w	fp, #0
 800de70:	f43f adb2 	beq.w	800d9d8 <_strtod_l+0x548>
 800de74:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800de78:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800de7c:	e7b8      	b.n	800ddf0 <_strtod_l+0x960>
 800de7e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800de82:	ee20 8b08 	vmul.f64	d8, d0, d8
 800de86:	f1b8 0f00 	cmp.w	r8, #0
 800de8a:	d0af      	beq.n	800ddec <_strtod_l+0x95c>
 800de8c:	eeb0 ab48 	vmov.f64	d10, d8
 800de90:	e7ae      	b.n	800ddf0 <_strtod_l+0x960>
 800de92:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800de96:	eeb0 8b4a 	vmov.f64	d8, d10
 800de9a:	e7a9      	b.n	800ddf0 <_strtod_l+0x960>
 800de9c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800dea0:	e7a6      	b.n	800ddf0 <_strtod_l+0x960>
 800dea2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800dea6:	9b06      	ldr	r3, [sp, #24]
 800dea8:	46d9      	mov	r9, fp
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d1ca      	bne.n	800de44 <_strtod_l+0x9b4>
 800deae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800deb2:	0d1b      	lsrs	r3, r3, #20
 800deb4:	051b      	lsls	r3, r3, #20
 800deb6:	429f      	cmp	r7, r3
 800deb8:	d1c4      	bne.n	800de44 <_strtod_l+0x9b4>
 800deba:	ec51 0b18 	vmov	r0, r1, d8
 800debe:	f7f2 fc43 	bl	8000748 <__aeabi_d2lz>
 800dec2:	f7f2 fbfb 	bl	80006bc <__aeabi_l2d>
 800dec6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800deca:	ec41 0b17 	vmov	d7, r0, r1
 800dece:	ea49 090a 	orr.w	r9, r9, sl
 800ded2:	ea59 0908 	orrs.w	r9, r9, r8
 800ded6:	ee38 8b47 	vsub.f64	d8, d8, d7
 800deda:	d03c      	beq.n	800df56 <_strtod_l+0xac6>
 800dedc:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800df90 <_strtod_l+0xb00>
 800dee0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800dee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dee8:	f53f aced 	bmi.w	800d8c6 <_strtod_l+0x436>
 800deec:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800df98 <_strtod_l+0xb08>
 800def0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800def4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800def8:	dda4      	ble.n	800de44 <_strtod_l+0x9b4>
 800defa:	e4e4      	b.n	800d8c6 <_strtod_l+0x436>
 800defc:	9906      	ldr	r1, [sp, #24]
 800defe:	b1e1      	cbz	r1, 800df3a <_strtod_l+0xaaa>
 800df00:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800df04:	d819      	bhi.n	800df3a <_strtod_l+0xaaa>
 800df06:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800df0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df0e:	d811      	bhi.n	800df34 <_strtod_l+0xaa4>
 800df10:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800df14:	ee18 3a10 	vmov	r3, s16
 800df18:	2b01      	cmp	r3, #1
 800df1a:	bf38      	it	cc
 800df1c:	2301      	movcc	r3, #1
 800df1e:	ee08 3a10 	vmov	s16, r3
 800df22:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800df26:	f1b8 0f00 	cmp.w	r8, #0
 800df2a:	d111      	bne.n	800df50 <_strtod_l+0xac0>
 800df2c:	eeb1 7b48 	vneg.f64	d7, d8
 800df30:	ec53 2b17 	vmov	r2, r3, d7
 800df34:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800df38:	1bcb      	subs	r3, r1, r7
 800df3a:	eeb0 0b49 	vmov.f64	d0, d9
 800df3e:	ec43 2b1a 	vmov	d10, r2, r3
 800df42:	f7ff f94d 	bl	800d1e0 <__ulp>
 800df46:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800df4a:	ec5b ab19 	vmov	sl, fp, d9
 800df4e:	e7aa      	b.n	800dea6 <_strtod_l+0xa16>
 800df50:	eeb0 7b48 	vmov.f64	d7, d8
 800df54:	e7ec      	b.n	800df30 <_strtod_l+0xaa0>
 800df56:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 800dfa0 <_strtod_l+0xb10>
 800df5a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800df5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df62:	f57f af6f 	bpl.w	800de44 <_strtod_l+0x9b4>
 800df66:	e4ae      	b.n	800d8c6 <_strtod_l+0x436>
 800df68:	2300      	movs	r3, #0
 800df6a:	9308      	str	r3, [sp, #32]
 800df6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df6e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800df70:	6013      	str	r3, [r2, #0]
 800df72:	f7ff bacc 	b.w	800d50e <_strtod_l+0x7e>
 800df76:	2a65      	cmp	r2, #101	@ 0x65
 800df78:	f43f abbc 	beq.w	800d6f4 <_strtod_l+0x264>
 800df7c:	2a45      	cmp	r2, #69	@ 0x45
 800df7e:	f43f abb9 	beq.w	800d6f4 <_strtod_l+0x264>
 800df82:	2301      	movs	r3, #1
 800df84:	9306      	str	r3, [sp, #24]
 800df86:	f7ff bbf0 	b.w	800d76a <_strtod_l+0x2da>
 800df8a:	bf00      	nop
 800df8c:	f3af 8000 	nop.w
 800df90:	94a03595 	.word	0x94a03595
 800df94:	3fdfffff 	.word	0x3fdfffff
 800df98:	35afe535 	.word	0x35afe535
 800df9c:	3fe00000 	.word	0x3fe00000
 800dfa0:	94a03595 	.word	0x94a03595
 800dfa4:	3fcfffff 	.word	0x3fcfffff
 800dfa8:	000fffff 	.word	0x000fffff
 800dfac:	7ff00000 	.word	0x7ff00000
 800dfb0:	7fefffff 	.word	0x7fefffff
 800dfb4:	7fe00000 	.word	0x7fe00000
 800dfb8:	7c9fffff 	.word	0x7c9fffff

0800dfbc <_strtod_r>:
 800dfbc:	4b01      	ldr	r3, [pc, #4]	@ (800dfc4 <_strtod_r+0x8>)
 800dfbe:	f7ff ba67 	b.w	800d490 <_strtod_l>
 800dfc2:	bf00      	nop
 800dfc4:	24000070 	.word	0x24000070

0800dfc8 <_strtol_l.constprop.0>:
 800dfc8:	2b24      	cmp	r3, #36	@ 0x24
 800dfca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfce:	4686      	mov	lr, r0
 800dfd0:	4690      	mov	r8, r2
 800dfd2:	d801      	bhi.n	800dfd8 <_strtol_l.constprop.0+0x10>
 800dfd4:	2b01      	cmp	r3, #1
 800dfd6:	d106      	bne.n	800dfe6 <_strtol_l.constprop.0+0x1e>
 800dfd8:	f7fd ff22 	bl	800be20 <__errno>
 800dfdc:	2316      	movs	r3, #22
 800dfde:	6003      	str	r3, [r0, #0]
 800dfe0:	2000      	movs	r0, #0
 800dfe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfe6:	4834      	ldr	r0, [pc, #208]	@ (800e0b8 <_strtol_l.constprop.0+0xf0>)
 800dfe8:	460d      	mov	r5, r1
 800dfea:	462a      	mov	r2, r5
 800dfec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dff0:	5d06      	ldrb	r6, [r0, r4]
 800dff2:	f016 0608 	ands.w	r6, r6, #8
 800dff6:	d1f8      	bne.n	800dfea <_strtol_l.constprop.0+0x22>
 800dff8:	2c2d      	cmp	r4, #45	@ 0x2d
 800dffa:	d12d      	bne.n	800e058 <_strtol_l.constprop.0+0x90>
 800dffc:	782c      	ldrb	r4, [r5, #0]
 800dffe:	2601      	movs	r6, #1
 800e000:	1c95      	adds	r5, r2, #2
 800e002:	f033 0210 	bics.w	r2, r3, #16
 800e006:	d109      	bne.n	800e01c <_strtol_l.constprop.0+0x54>
 800e008:	2c30      	cmp	r4, #48	@ 0x30
 800e00a:	d12a      	bne.n	800e062 <_strtol_l.constprop.0+0x9a>
 800e00c:	782a      	ldrb	r2, [r5, #0]
 800e00e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e012:	2a58      	cmp	r2, #88	@ 0x58
 800e014:	d125      	bne.n	800e062 <_strtol_l.constprop.0+0x9a>
 800e016:	786c      	ldrb	r4, [r5, #1]
 800e018:	2310      	movs	r3, #16
 800e01a:	3502      	adds	r5, #2
 800e01c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e020:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e024:	2200      	movs	r2, #0
 800e026:	fbbc f9f3 	udiv	r9, ip, r3
 800e02a:	4610      	mov	r0, r2
 800e02c:	fb03 ca19 	mls	sl, r3, r9, ip
 800e030:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e034:	2f09      	cmp	r7, #9
 800e036:	d81b      	bhi.n	800e070 <_strtol_l.constprop.0+0xa8>
 800e038:	463c      	mov	r4, r7
 800e03a:	42a3      	cmp	r3, r4
 800e03c:	dd27      	ble.n	800e08e <_strtol_l.constprop.0+0xc6>
 800e03e:	1c57      	adds	r7, r2, #1
 800e040:	d007      	beq.n	800e052 <_strtol_l.constprop.0+0x8a>
 800e042:	4581      	cmp	r9, r0
 800e044:	d320      	bcc.n	800e088 <_strtol_l.constprop.0+0xc0>
 800e046:	d101      	bne.n	800e04c <_strtol_l.constprop.0+0x84>
 800e048:	45a2      	cmp	sl, r4
 800e04a:	db1d      	blt.n	800e088 <_strtol_l.constprop.0+0xc0>
 800e04c:	fb00 4003 	mla	r0, r0, r3, r4
 800e050:	2201      	movs	r2, #1
 800e052:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e056:	e7eb      	b.n	800e030 <_strtol_l.constprop.0+0x68>
 800e058:	2c2b      	cmp	r4, #43	@ 0x2b
 800e05a:	bf04      	itt	eq
 800e05c:	782c      	ldrbeq	r4, [r5, #0]
 800e05e:	1c95      	addeq	r5, r2, #2
 800e060:	e7cf      	b.n	800e002 <_strtol_l.constprop.0+0x3a>
 800e062:	2b00      	cmp	r3, #0
 800e064:	d1da      	bne.n	800e01c <_strtol_l.constprop.0+0x54>
 800e066:	2c30      	cmp	r4, #48	@ 0x30
 800e068:	bf0c      	ite	eq
 800e06a:	2308      	moveq	r3, #8
 800e06c:	230a      	movne	r3, #10
 800e06e:	e7d5      	b.n	800e01c <_strtol_l.constprop.0+0x54>
 800e070:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e074:	2f19      	cmp	r7, #25
 800e076:	d801      	bhi.n	800e07c <_strtol_l.constprop.0+0xb4>
 800e078:	3c37      	subs	r4, #55	@ 0x37
 800e07a:	e7de      	b.n	800e03a <_strtol_l.constprop.0+0x72>
 800e07c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e080:	2f19      	cmp	r7, #25
 800e082:	d804      	bhi.n	800e08e <_strtol_l.constprop.0+0xc6>
 800e084:	3c57      	subs	r4, #87	@ 0x57
 800e086:	e7d8      	b.n	800e03a <_strtol_l.constprop.0+0x72>
 800e088:	f04f 32ff 	mov.w	r2, #4294967295
 800e08c:	e7e1      	b.n	800e052 <_strtol_l.constprop.0+0x8a>
 800e08e:	1c53      	adds	r3, r2, #1
 800e090:	d108      	bne.n	800e0a4 <_strtol_l.constprop.0+0xdc>
 800e092:	2322      	movs	r3, #34	@ 0x22
 800e094:	f8ce 3000 	str.w	r3, [lr]
 800e098:	4660      	mov	r0, ip
 800e09a:	f1b8 0f00 	cmp.w	r8, #0
 800e09e:	d0a0      	beq.n	800dfe2 <_strtol_l.constprop.0+0x1a>
 800e0a0:	1e69      	subs	r1, r5, #1
 800e0a2:	e006      	b.n	800e0b2 <_strtol_l.constprop.0+0xea>
 800e0a4:	b106      	cbz	r6, 800e0a8 <_strtol_l.constprop.0+0xe0>
 800e0a6:	4240      	negs	r0, r0
 800e0a8:	f1b8 0f00 	cmp.w	r8, #0
 800e0ac:	d099      	beq.n	800dfe2 <_strtol_l.constprop.0+0x1a>
 800e0ae:	2a00      	cmp	r2, #0
 800e0b0:	d1f6      	bne.n	800e0a0 <_strtol_l.constprop.0+0xd8>
 800e0b2:	f8c8 1000 	str.w	r1, [r8]
 800e0b6:	e794      	b.n	800dfe2 <_strtol_l.constprop.0+0x1a>
 800e0b8:	0800f531 	.word	0x0800f531

0800e0bc <_strtol_r>:
 800e0bc:	f7ff bf84 	b.w	800dfc8 <_strtol_l.constprop.0>

0800e0c0 <__ssputs_r>:
 800e0c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0c4:	688e      	ldr	r6, [r1, #8]
 800e0c6:	461f      	mov	r7, r3
 800e0c8:	42be      	cmp	r6, r7
 800e0ca:	680b      	ldr	r3, [r1, #0]
 800e0cc:	4682      	mov	sl, r0
 800e0ce:	460c      	mov	r4, r1
 800e0d0:	4690      	mov	r8, r2
 800e0d2:	d82d      	bhi.n	800e130 <__ssputs_r+0x70>
 800e0d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e0d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e0dc:	d026      	beq.n	800e12c <__ssputs_r+0x6c>
 800e0de:	6965      	ldr	r5, [r4, #20]
 800e0e0:	6909      	ldr	r1, [r1, #16]
 800e0e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e0e6:	eba3 0901 	sub.w	r9, r3, r1
 800e0ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e0ee:	1c7b      	adds	r3, r7, #1
 800e0f0:	444b      	add	r3, r9
 800e0f2:	106d      	asrs	r5, r5, #1
 800e0f4:	429d      	cmp	r5, r3
 800e0f6:	bf38      	it	cc
 800e0f8:	461d      	movcc	r5, r3
 800e0fa:	0553      	lsls	r3, r2, #21
 800e0fc:	d527      	bpl.n	800e14e <__ssputs_r+0x8e>
 800e0fe:	4629      	mov	r1, r5
 800e100:	f7fc fc88 	bl	800aa14 <_malloc_r>
 800e104:	4606      	mov	r6, r0
 800e106:	b360      	cbz	r0, 800e162 <__ssputs_r+0xa2>
 800e108:	6921      	ldr	r1, [r4, #16]
 800e10a:	464a      	mov	r2, r9
 800e10c:	f7fd feb5 	bl	800be7a <memcpy>
 800e110:	89a3      	ldrh	r3, [r4, #12]
 800e112:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e116:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e11a:	81a3      	strh	r3, [r4, #12]
 800e11c:	6126      	str	r6, [r4, #16]
 800e11e:	6165      	str	r5, [r4, #20]
 800e120:	444e      	add	r6, r9
 800e122:	eba5 0509 	sub.w	r5, r5, r9
 800e126:	6026      	str	r6, [r4, #0]
 800e128:	60a5      	str	r5, [r4, #8]
 800e12a:	463e      	mov	r6, r7
 800e12c:	42be      	cmp	r6, r7
 800e12e:	d900      	bls.n	800e132 <__ssputs_r+0x72>
 800e130:	463e      	mov	r6, r7
 800e132:	6820      	ldr	r0, [r4, #0]
 800e134:	4632      	mov	r2, r6
 800e136:	4641      	mov	r1, r8
 800e138:	f000 fb6a 	bl	800e810 <memmove>
 800e13c:	68a3      	ldr	r3, [r4, #8]
 800e13e:	1b9b      	subs	r3, r3, r6
 800e140:	60a3      	str	r3, [r4, #8]
 800e142:	6823      	ldr	r3, [r4, #0]
 800e144:	4433      	add	r3, r6
 800e146:	6023      	str	r3, [r4, #0]
 800e148:	2000      	movs	r0, #0
 800e14a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e14e:	462a      	mov	r2, r5
 800e150:	f000 ff15 	bl	800ef7e <_realloc_r>
 800e154:	4606      	mov	r6, r0
 800e156:	2800      	cmp	r0, #0
 800e158:	d1e0      	bne.n	800e11c <__ssputs_r+0x5c>
 800e15a:	6921      	ldr	r1, [r4, #16]
 800e15c:	4650      	mov	r0, sl
 800e15e:	f7fe fc81 	bl	800ca64 <_free_r>
 800e162:	230c      	movs	r3, #12
 800e164:	f8ca 3000 	str.w	r3, [sl]
 800e168:	89a3      	ldrh	r3, [r4, #12]
 800e16a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e16e:	81a3      	strh	r3, [r4, #12]
 800e170:	f04f 30ff 	mov.w	r0, #4294967295
 800e174:	e7e9      	b.n	800e14a <__ssputs_r+0x8a>
	...

0800e178 <_svfiprintf_r>:
 800e178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e17c:	4698      	mov	r8, r3
 800e17e:	898b      	ldrh	r3, [r1, #12]
 800e180:	061b      	lsls	r3, r3, #24
 800e182:	b09d      	sub	sp, #116	@ 0x74
 800e184:	4607      	mov	r7, r0
 800e186:	460d      	mov	r5, r1
 800e188:	4614      	mov	r4, r2
 800e18a:	d510      	bpl.n	800e1ae <_svfiprintf_r+0x36>
 800e18c:	690b      	ldr	r3, [r1, #16]
 800e18e:	b973      	cbnz	r3, 800e1ae <_svfiprintf_r+0x36>
 800e190:	2140      	movs	r1, #64	@ 0x40
 800e192:	f7fc fc3f 	bl	800aa14 <_malloc_r>
 800e196:	6028      	str	r0, [r5, #0]
 800e198:	6128      	str	r0, [r5, #16]
 800e19a:	b930      	cbnz	r0, 800e1aa <_svfiprintf_r+0x32>
 800e19c:	230c      	movs	r3, #12
 800e19e:	603b      	str	r3, [r7, #0]
 800e1a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e1a4:	b01d      	add	sp, #116	@ 0x74
 800e1a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1aa:	2340      	movs	r3, #64	@ 0x40
 800e1ac:	616b      	str	r3, [r5, #20]
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1b2:	2320      	movs	r3, #32
 800e1b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e1b8:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1bc:	2330      	movs	r3, #48	@ 0x30
 800e1be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e35c <_svfiprintf_r+0x1e4>
 800e1c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e1c6:	f04f 0901 	mov.w	r9, #1
 800e1ca:	4623      	mov	r3, r4
 800e1cc:	469a      	mov	sl, r3
 800e1ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1d2:	b10a      	cbz	r2, 800e1d8 <_svfiprintf_r+0x60>
 800e1d4:	2a25      	cmp	r2, #37	@ 0x25
 800e1d6:	d1f9      	bne.n	800e1cc <_svfiprintf_r+0x54>
 800e1d8:	ebba 0b04 	subs.w	fp, sl, r4
 800e1dc:	d00b      	beq.n	800e1f6 <_svfiprintf_r+0x7e>
 800e1de:	465b      	mov	r3, fp
 800e1e0:	4622      	mov	r2, r4
 800e1e2:	4629      	mov	r1, r5
 800e1e4:	4638      	mov	r0, r7
 800e1e6:	f7ff ff6b 	bl	800e0c0 <__ssputs_r>
 800e1ea:	3001      	adds	r0, #1
 800e1ec:	f000 80a7 	beq.w	800e33e <_svfiprintf_r+0x1c6>
 800e1f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e1f2:	445a      	add	r2, fp
 800e1f4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e1f6:	f89a 3000 	ldrb.w	r3, [sl]
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	f000 809f 	beq.w	800e33e <_svfiprintf_r+0x1c6>
 800e200:	2300      	movs	r3, #0
 800e202:	f04f 32ff 	mov.w	r2, #4294967295
 800e206:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e20a:	f10a 0a01 	add.w	sl, sl, #1
 800e20e:	9304      	str	r3, [sp, #16]
 800e210:	9307      	str	r3, [sp, #28]
 800e212:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e216:	931a      	str	r3, [sp, #104]	@ 0x68
 800e218:	4654      	mov	r4, sl
 800e21a:	2205      	movs	r2, #5
 800e21c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e220:	484e      	ldr	r0, [pc, #312]	@ (800e35c <_svfiprintf_r+0x1e4>)
 800e222:	f7f2 f865 	bl	80002f0 <memchr>
 800e226:	9a04      	ldr	r2, [sp, #16]
 800e228:	b9d8      	cbnz	r0, 800e262 <_svfiprintf_r+0xea>
 800e22a:	06d0      	lsls	r0, r2, #27
 800e22c:	bf44      	itt	mi
 800e22e:	2320      	movmi	r3, #32
 800e230:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e234:	0711      	lsls	r1, r2, #28
 800e236:	bf44      	itt	mi
 800e238:	232b      	movmi	r3, #43	@ 0x2b
 800e23a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e23e:	f89a 3000 	ldrb.w	r3, [sl]
 800e242:	2b2a      	cmp	r3, #42	@ 0x2a
 800e244:	d015      	beq.n	800e272 <_svfiprintf_r+0xfa>
 800e246:	9a07      	ldr	r2, [sp, #28]
 800e248:	4654      	mov	r4, sl
 800e24a:	2000      	movs	r0, #0
 800e24c:	f04f 0c0a 	mov.w	ip, #10
 800e250:	4621      	mov	r1, r4
 800e252:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e256:	3b30      	subs	r3, #48	@ 0x30
 800e258:	2b09      	cmp	r3, #9
 800e25a:	d94b      	bls.n	800e2f4 <_svfiprintf_r+0x17c>
 800e25c:	b1b0      	cbz	r0, 800e28c <_svfiprintf_r+0x114>
 800e25e:	9207      	str	r2, [sp, #28]
 800e260:	e014      	b.n	800e28c <_svfiprintf_r+0x114>
 800e262:	eba0 0308 	sub.w	r3, r0, r8
 800e266:	fa09 f303 	lsl.w	r3, r9, r3
 800e26a:	4313      	orrs	r3, r2
 800e26c:	9304      	str	r3, [sp, #16]
 800e26e:	46a2      	mov	sl, r4
 800e270:	e7d2      	b.n	800e218 <_svfiprintf_r+0xa0>
 800e272:	9b03      	ldr	r3, [sp, #12]
 800e274:	1d19      	adds	r1, r3, #4
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	9103      	str	r1, [sp, #12]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	bfbb      	ittet	lt
 800e27e:	425b      	neglt	r3, r3
 800e280:	f042 0202 	orrlt.w	r2, r2, #2
 800e284:	9307      	strge	r3, [sp, #28]
 800e286:	9307      	strlt	r3, [sp, #28]
 800e288:	bfb8      	it	lt
 800e28a:	9204      	strlt	r2, [sp, #16]
 800e28c:	7823      	ldrb	r3, [r4, #0]
 800e28e:	2b2e      	cmp	r3, #46	@ 0x2e
 800e290:	d10a      	bne.n	800e2a8 <_svfiprintf_r+0x130>
 800e292:	7863      	ldrb	r3, [r4, #1]
 800e294:	2b2a      	cmp	r3, #42	@ 0x2a
 800e296:	d132      	bne.n	800e2fe <_svfiprintf_r+0x186>
 800e298:	9b03      	ldr	r3, [sp, #12]
 800e29a:	1d1a      	adds	r2, r3, #4
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	9203      	str	r2, [sp, #12]
 800e2a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e2a4:	3402      	adds	r4, #2
 800e2a6:	9305      	str	r3, [sp, #20]
 800e2a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e36c <_svfiprintf_r+0x1f4>
 800e2ac:	7821      	ldrb	r1, [r4, #0]
 800e2ae:	2203      	movs	r2, #3
 800e2b0:	4650      	mov	r0, sl
 800e2b2:	f7f2 f81d 	bl	80002f0 <memchr>
 800e2b6:	b138      	cbz	r0, 800e2c8 <_svfiprintf_r+0x150>
 800e2b8:	9b04      	ldr	r3, [sp, #16]
 800e2ba:	eba0 000a 	sub.w	r0, r0, sl
 800e2be:	2240      	movs	r2, #64	@ 0x40
 800e2c0:	4082      	lsls	r2, r0
 800e2c2:	4313      	orrs	r3, r2
 800e2c4:	3401      	adds	r4, #1
 800e2c6:	9304      	str	r3, [sp, #16]
 800e2c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2cc:	4824      	ldr	r0, [pc, #144]	@ (800e360 <_svfiprintf_r+0x1e8>)
 800e2ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e2d2:	2206      	movs	r2, #6
 800e2d4:	f7f2 f80c 	bl	80002f0 <memchr>
 800e2d8:	2800      	cmp	r0, #0
 800e2da:	d036      	beq.n	800e34a <_svfiprintf_r+0x1d2>
 800e2dc:	4b21      	ldr	r3, [pc, #132]	@ (800e364 <_svfiprintf_r+0x1ec>)
 800e2de:	bb1b      	cbnz	r3, 800e328 <_svfiprintf_r+0x1b0>
 800e2e0:	9b03      	ldr	r3, [sp, #12]
 800e2e2:	3307      	adds	r3, #7
 800e2e4:	f023 0307 	bic.w	r3, r3, #7
 800e2e8:	3308      	adds	r3, #8
 800e2ea:	9303      	str	r3, [sp, #12]
 800e2ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2ee:	4433      	add	r3, r6
 800e2f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2f2:	e76a      	b.n	800e1ca <_svfiprintf_r+0x52>
 800e2f4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e2f8:	460c      	mov	r4, r1
 800e2fa:	2001      	movs	r0, #1
 800e2fc:	e7a8      	b.n	800e250 <_svfiprintf_r+0xd8>
 800e2fe:	2300      	movs	r3, #0
 800e300:	3401      	adds	r4, #1
 800e302:	9305      	str	r3, [sp, #20]
 800e304:	4619      	mov	r1, r3
 800e306:	f04f 0c0a 	mov.w	ip, #10
 800e30a:	4620      	mov	r0, r4
 800e30c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e310:	3a30      	subs	r2, #48	@ 0x30
 800e312:	2a09      	cmp	r2, #9
 800e314:	d903      	bls.n	800e31e <_svfiprintf_r+0x1a6>
 800e316:	2b00      	cmp	r3, #0
 800e318:	d0c6      	beq.n	800e2a8 <_svfiprintf_r+0x130>
 800e31a:	9105      	str	r1, [sp, #20]
 800e31c:	e7c4      	b.n	800e2a8 <_svfiprintf_r+0x130>
 800e31e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e322:	4604      	mov	r4, r0
 800e324:	2301      	movs	r3, #1
 800e326:	e7f0      	b.n	800e30a <_svfiprintf_r+0x192>
 800e328:	ab03      	add	r3, sp, #12
 800e32a:	9300      	str	r3, [sp, #0]
 800e32c:	462a      	mov	r2, r5
 800e32e:	4b0e      	ldr	r3, [pc, #56]	@ (800e368 <_svfiprintf_r+0x1f0>)
 800e330:	a904      	add	r1, sp, #16
 800e332:	4638      	mov	r0, r7
 800e334:	f7fc fc88 	bl	800ac48 <_printf_float>
 800e338:	1c42      	adds	r2, r0, #1
 800e33a:	4606      	mov	r6, r0
 800e33c:	d1d6      	bne.n	800e2ec <_svfiprintf_r+0x174>
 800e33e:	89ab      	ldrh	r3, [r5, #12]
 800e340:	065b      	lsls	r3, r3, #25
 800e342:	f53f af2d 	bmi.w	800e1a0 <_svfiprintf_r+0x28>
 800e346:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e348:	e72c      	b.n	800e1a4 <_svfiprintf_r+0x2c>
 800e34a:	ab03      	add	r3, sp, #12
 800e34c:	9300      	str	r3, [sp, #0]
 800e34e:	462a      	mov	r2, r5
 800e350:	4b05      	ldr	r3, [pc, #20]	@ (800e368 <_svfiprintf_r+0x1f0>)
 800e352:	a904      	add	r1, sp, #16
 800e354:	4638      	mov	r0, r7
 800e356:	f7fc feff 	bl	800b158 <_printf_i>
 800e35a:	e7ed      	b.n	800e338 <_svfiprintf_r+0x1c0>
 800e35c:	0800f631 	.word	0x0800f631
 800e360:	0800f63b 	.word	0x0800f63b
 800e364:	0800ac49 	.word	0x0800ac49
 800e368:	0800e0c1 	.word	0x0800e0c1
 800e36c:	0800f637 	.word	0x0800f637

0800e370 <__sfputc_r>:
 800e370:	6893      	ldr	r3, [r2, #8]
 800e372:	3b01      	subs	r3, #1
 800e374:	2b00      	cmp	r3, #0
 800e376:	b410      	push	{r4}
 800e378:	6093      	str	r3, [r2, #8]
 800e37a:	da08      	bge.n	800e38e <__sfputc_r+0x1e>
 800e37c:	6994      	ldr	r4, [r2, #24]
 800e37e:	42a3      	cmp	r3, r4
 800e380:	db01      	blt.n	800e386 <__sfputc_r+0x16>
 800e382:	290a      	cmp	r1, #10
 800e384:	d103      	bne.n	800e38e <__sfputc_r+0x1e>
 800e386:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e38a:	f7fd bbb8 	b.w	800bafe <__swbuf_r>
 800e38e:	6813      	ldr	r3, [r2, #0]
 800e390:	1c58      	adds	r0, r3, #1
 800e392:	6010      	str	r0, [r2, #0]
 800e394:	7019      	strb	r1, [r3, #0]
 800e396:	4608      	mov	r0, r1
 800e398:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e39c:	4770      	bx	lr

0800e39e <__sfputs_r>:
 800e39e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3a0:	4606      	mov	r6, r0
 800e3a2:	460f      	mov	r7, r1
 800e3a4:	4614      	mov	r4, r2
 800e3a6:	18d5      	adds	r5, r2, r3
 800e3a8:	42ac      	cmp	r4, r5
 800e3aa:	d101      	bne.n	800e3b0 <__sfputs_r+0x12>
 800e3ac:	2000      	movs	r0, #0
 800e3ae:	e007      	b.n	800e3c0 <__sfputs_r+0x22>
 800e3b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3b4:	463a      	mov	r2, r7
 800e3b6:	4630      	mov	r0, r6
 800e3b8:	f7ff ffda 	bl	800e370 <__sfputc_r>
 800e3bc:	1c43      	adds	r3, r0, #1
 800e3be:	d1f3      	bne.n	800e3a8 <__sfputs_r+0xa>
 800e3c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e3c4 <_vfiprintf_r>:
 800e3c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3c8:	460d      	mov	r5, r1
 800e3ca:	b09d      	sub	sp, #116	@ 0x74
 800e3cc:	4614      	mov	r4, r2
 800e3ce:	4698      	mov	r8, r3
 800e3d0:	4606      	mov	r6, r0
 800e3d2:	b118      	cbz	r0, 800e3dc <_vfiprintf_r+0x18>
 800e3d4:	6a03      	ldr	r3, [r0, #32]
 800e3d6:	b90b      	cbnz	r3, 800e3dc <_vfiprintf_r+0x18>
 800e3d8:	f7fd fa76 	bl	800b8c8 <__sinit>
 800e3dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e3de:	07d9      	lsls	r1, r3, #31
 800e3e0:	d405      	bmi.n	800e3ee <_vfiprintf_r+0x2a>
 800e3e2:	89ab      	ldrh	r3, [r5, #12]
 800e3e4:	059a      	lsls	r2, r3, #22
 800e3e6:	d402      	bmi.n	800e3ee <_vfiprintf_r+0x2a>
 800e3e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e3ea:	f7fd fd44 	bl	800be76 <__retarget_lock_acquire_recursive>
 800e3ee:	89ab      	ldrh	r3, [r5, #12]
 800e3f0:	071b      	lsls	r3, r3, #28
 800e3f2:	d501      	bpl.n	800e3f8 <_vfiprintf_r+0x34>
 800e3f4:	692b      	ldr	r3, [r5, #16]
 800e3f6:	b99b      	cbnz	r3, 800e420 <_vfiprintf_r+0x5c>
 800e3f8:	4629      	mov	r1, r5
 800e3fa:	4630      	mov	r0, r6
 800e3fc:	f7fd fbbe 	bl	800bb7c <__swsetup_r>
 800e400:	b170      	cbz	r0, 800e420 <_vfiprintf_r+0x5c>
 800e402:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e404:	07dc      	lsls	r4, r3, #31
 800e406:	d504      	bpl.n	800e412 <_vfiprintf_r+0x4e>
 800e408:	f04f 30ff 	mov.w	r0, #4294967295
 800e40c:	b01d      	add	sp, #116	@ 0x74
 800e40e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e412:	89ab      	ldrh	r3, [r5, #12]
 800e414:	0598      	lsls	r0, r3, #22
 800e416:	d4f7      	bmi.n	800e408 <_vfiprintf_r+0x44>
 800e418:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e41a:	f7fd fd2d 	bl	800be78 <__retarget_lock_release_recursive>
 800e41e:	e7f3      	b.n	800e408 <_vfiprintf_r+0x44>
 800e420:	2300      	movs	r3, #0
 800e422:	9309      	str	r3, [sp, #36]	@ 0x24
 800e424:	2320      	movs	r3, #32
 800e426:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e42a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e42e:	2330      	movs	r3, #48	@ 0x30
 800e430:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e5e0 <_vfiprintf_r+0x21c>
 800e434:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e438:	f04f 0901 	mov.w	r9, #1
 800e43c:	4623      	mov	r3, r4
 800e43e:	469a      	mov	sl, r3
 800e440:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e444:	b10a      	cbz	r2, 800e44a <_vfiprintf_r+0x86>
 800e446:	2a25      	cmp	r2, #37	@ 0x25
 800e448:	d1f9      	bne.n	800e43e <_vfiprintf_r+0x7a>
 800e44a:	ebba 0b04 	subs.w	fp, sl, r4
 800e44e:	d00b      	beq.n	800e468 <_vfiprintf_r+0xa4>
 800e450:	465b      	mov	r3, fp
 800e452:	4622      	mov	r2, r4
 800e454:	4629      	mov	r1, r5
 800e456:	4630      	mov	r0, r6
 800e458:	f7ff ffa1 	bl	800e39e <__sfputs_r>
 800e45c:	3001      	adds	r0, #1
 800e45e:	f000 80a7 	beq.w	800e5b0 <_vfiprintf_r+0x1ec>
 800e462:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e464:	445a      	add	r2, fp
 800e466:	9209      	str	r2, [sp, #36]	@ 0x24
 800e468:	f89a 3000 	ldrb.w	r3, [sl]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	f000 809f 	beq.w	800e5b0 <_vfiprintf_r+0x1ec>
 800e472:	2300      	movs	r3, #0
 800e474:	f04f 32ff 	mov.w	r2, #4294967295
 800e478:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e47c:	f10a 0a01 	add.w	sl, sl, #1
 800e480:	9304      	str	r3, [sp, #16]
 800e482:	9307      	str	r3, [sp, #28]
 800e484:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e488:	931a      	str	r3, [sp, #104]	@ 0x68
 800e48a:	4654      	mov	r4, sl
 800e48c:	2205      	movs	r2, #5
 800e48e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e492:	4853      	ldr	r0, [pc, #332]	@ (800e5e0 <_vfiprintf_r+0x21c>)
 800e494:	f7f1 ff2c 	bl	80002f0 <memchr>
 800e498:	9a04      	ldr	r2, [sp, #16]
 800e49a:	b9d8      	cbnz	r0, 800e4d4 <_vfiprintf_r+0x110>
 800e49c:	06d1      	lsls	r1, r2, #27
 800e49e:	bf44      	itt	mi
 800e4a0:	2320      	movmi	r3, #32
 800e4a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4a6:	0713      	lsls	r3, r2, #28
 800e4a8:	bf44      	itt	mi
 800e4aa:	232b      	movmi	r3, #43	@ 0x2b
 800e4ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4b0:	f89a 3000 	ldrb.w	r3, [sl]
 800e4b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4b6:	d015      	beq.n	800e4e4 <_vfiprintf_r+0x120>
 800e4b8:	9a07      	ldr	r2, [sp, #28]
 800e4ba:	4654      	mov	r4, sl
 800e4bc:	2000      	movs	r0, #0
 800e4be:	f04f 0c0a 	mov.w	ip, #10
 800e4c2:	4621      	mov	r1, r4
 800e4c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4c8:	3b30      	subs	r3, #48	@ 0x30
 800e4ca:	2b09      	cmp	r3, #9
 800e4cc:	d94b      	bls.n	800e566 <_vfiprintf_r+0x1a2>
 800e4ce:	b1b0      	cbz	r0, 800e4fe <_vfiprintf_r+0x13a>
 800e4d0:	9207      	str	r2, [sp, #28]
 800e4d2:	e014      	b.n	800e4fe <_vfiprintf_r+0x13a>
 800e4d4:	eba0 0308 	sub.w	r3, r0, r8
 800e4d8:	fa09 f303 	lsl.w	r3, r9, r3
 800e4dc:	4313      	orrs	r3, r2
 800e4de:	9304      	str	r3, [sp, #16]
 800e4e0:	46a2      	mov	sl, r4
 800e4e2:	e7d2      	b.n	800e48a <_vfiprintf_r+0xc6>
 800e4e4:	9b03      	ldr	r3, [sp, #12]
 800e4e6:	1d19      	adds	r1, r3, #4
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	9103      	str	r1, [sp, #12]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	bfbb      	ittet	lt
 800e4f0:	425b      	neglt	r3, r3
 800e4f2:	f042 0202 	orrlt.w	r2, r2, #2
 800e4f6:	9307      	strge	r3, [sp, #28]
 800e4f8:	9307      	strlt	r3, [sp, #28]
 800e4fa:	bfb8      	it	lt
 800e4fc:	9204      	strlt	r2, [sp, #16]
 800e4fe:	7823      	ldrb	r3, [r4, #0]
 800e500:	2b2e      	cmp	r3, #46	@ 0x2e
 800e502:	d10a      	bne.n	800e51a <_vfiprintf_r+0x156>
 800e504:	7863      	ldrb	r3, [r4, #1]
 800e506:	2b2a      	cmp	r3, #42	@ 0x2a
 800e508:	d132      	bne.n	800e570 <_vfiprintf_r+0x1ac>
 800e50a:	9b03      	ldr	r3, [sp, #12]
 800e50c:	1d1a      	adds	r2, r3, #4
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	9203      	str	r2, [sp, #12]
 800e512:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e516:	3402      	adds	r4, #2
 800e518:	9305      	str	r3, [sp, #20]
 800e51a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e5f0 <_vfiprintf_r+0x22c>
 800e51e:	7821      	ldrb	r1, [r4, #0]
 800e520:	2203      	movs	r2, #3
 800e522:	4650      	mov	r0, sl
 800e524:	f7f1 fee4 	bl	80002f0 <memchr>
 800e528:	b138      	cbz	r0, 800e53a <_vfiprintf_r+0x176>
 800e52a:	9b04      	ldr	r3, [sp, #16]
 800e52c:	eba0 000a 	sub.w	r0, r0, sl
 800e530:	2240      	movs	r2, #64	@ 0x40
 800e532:	4082      	lsls	r2, r0
 800e534:	4313      	orrs	r3, r2
 800e536:	3401      	adds	r4, #1
 800e538:	9304      	str	r3, [sp, #16]
 800e53a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e53e:	4829      	ldr	r0, [pc, #164]	@ (800e5e4 <_vfiprintf_r+0x220>)
 800e540:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e544:	2206      	movs	r2, #6
 800e546:	f7f1 fed3 	bl	80002f0 <memchr>
 800e54a:	2800      	cmp	r0, #0
 800e54c:	d03f      	beq.n	800e5ce <_vfiprintf_r+0x20a>
 800e54e:	4b26      	ldr	r3, [pc, #152]	@ (800e5e8 <_vfiprintf_r+0x224>)
 800e550:	bb1b      	cbnz	r3, 800e59a <_vfiprintf_r+0x1d6>
 800e552:	9b03      	ldr	r3, [sp, #12]
 800e554:	3307      	adds	r3, #7
 800e556:	f023 0307 	bic.w	r3, r3, #7
 800e55a:	3308      	adds	r3, #8
 800e55c:	9303      	str	r3, [sp, #12]
 800e55e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e560:	443b      	add	r3, r7
 800e562:	9309      	str	r3, [sp, #36]	@ 0x24
 800e564:	e76a      	b.n	800e43c <_vfiprintf_r+0x78>
 800e566:	fb0c 3202 	mla	r2, ip, r2, r3
 800e56a:	460c      	mov	r4, r1
 800e56c:	2001      	movs	r0, #1
 800e56e:	e7a8      	b.n	800e4c2 <_vfiprintf_r+0xfe>
 800e570:	2300      	movs	r3, #0
 800e572:	3401      	adds	r4, #1
 800e574:	9305      	str	r3, [sp, #20]
 800e576:	4619      	mov	r1, r3
 800e578:	f04f 0c0a 	mov.w	ip, #10
 800e57c:	4620      	mov	r0, r4
 800e57e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e582:	3a30      	subs	r2, #48	@ 0x30
 800e584:	2a09      	cmp	r2, #9
 800e586:	d903      	bls.n	800e590 <_vfiprintf_r+0x1cc>
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d0c6      	beq.n	800e51a <_vfiprintf_r+0x156>
 800e58c:	9105      	str	r1, [sp, #20]
 800e58e:	e7c4      	b.n	800e51a <_vfiprintf_r+0x156>
 800e590:	fb0c 2101 	mla	r1, ip, r1, r2
 800e594:	4604      	mov	r4, r0
 800e596:	2301      	movs	r3, #1
 800e598:	e7f0      	b.n	800e57c <_vfiprintf_r+0x1b8>
 800e59a:	ab03      	add	r3, sp, #12
 800e59c:	9300      	str	r3, [sp, #0]
 800e59e:	462a      	mov	r2, r5
 800e5a0:	4b12      	ldr	r3, [pc, #72]	@ (800e5ec <_vfiprintf_r+0x228>)
 800e5a2:	a904      	add	r1, sp, #16
 800e5a4:	4630      	mov	r0, r6
 800e5a6:	f7fc fb4f 	bl	800ac48 <_printf_float>
 800e5aa:	4607      	mov	r7, r0
 800e5ac:	1c78      	adds	r0, r7, #1
 800e5ae:	d1d6      	bne.n	800e55e <_vfiprintf_r+0x19a>
 800e5b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5b2:	07d9      	lsls	r1, r3, #31
 800e5b4:	d405      	bmi.n	800e5c2 <_vfiprintf_r+0x1fe>
 800e5b6:	89ab      	ldrh	r3, [r5, #12]
 800e5b8:	059a      	lsls	r2, r3, #22
 800e5ba:	d402      	bmi.n	800e5c2 <_vfiprintf_r+0x1fe>
 800e5bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5be:	f7fd fc5b 	bl	800be78 <__retarget_lock_release_recursive>
 800e5c2:	89ab      	ldrh	r3, [r5, #12]
 800e5c4:	065b      	lsls	r3, r3, #25
 800e5c6:	f53f af1f 	bmi.w	800e408 <_vfiprintf_r+0x44>
 800e5ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e5cc:	e71e      	b.n	800e40c <_vfiprintf_r+0x48>
 800e5ce:	ab03      	add	r3, sp, #12
 800e5d0:	9300      	str	r3, [sp, #0]
 800e5d2:	462a      	mov	r2, r5
 800e5d4:	4b05      	ldr	r3, [pc, #20]	@ (800e5ec <_vfiprintf_r+0x228>)
 800e5d6:	a904      	add	r1, sp, #16
 800e5d8:	4630      	mov	r0, r6
 800e5da:	f7fc fdbd 	bl	800b158 <_printf_i>
 800e5de:	e7e4      	b.n	800e5aa <_vfiprintf_r+0x1e6>
 800e5e0:	0800f631 	.word	0x0800f631
 800e5e4:	0800f63b 	.word	0x0800f63b
 800e5e8:	0800ac49 	.word	0x0800ac49
 800e5ec:	0800e39f 	.word	0x0800e39f
 800e5f0:	0800f637 	.word	0x0800f637

0800e5f4 <__sflush_r>:
 800e5f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e5f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5fc:	0716      	lsls	r6, r2, #28
 800e5fe:	4605      	mov	r5, r0
 800e600:	460c      	mov	r4, r1
 800e602:	d454      	bmi.n	800e6ae <__sflush_r+0xba>
 800e604:	684b      	ldr	r3, [r1, #4]
 800e606:	2b00      	cmp	r3, #0
 800e608:	dc02      	bgt.n	800e610 <__sflush_r+0x1c>
 800e60a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	dd48      	ble.n	800e6a2 <__sflush_r+0xae>
 800e610:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e612:	2e00      	cmp	r6, #0
 800e614:	d045      	beq.n	800e6a2 <__sflush_r+0xae>
 800e616:	2300      	movs	r3, #0
 800e618:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e61c:	682f      	ldr	r7, [r5, #0]
 800e61e:	6a21      	ldr	r1, [r4, #32]
 800e620:	602b      	str	r3, [r5, #0]
 800e622:	d030      	beq.n	800e686 <__sflush_r+0x92>
 800e624:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e626:	89a3      	ldrh	r3, [r4, #12]
 800e628:	0759      	lsls	r1, r3, #29
 800e62a:	d505      	bpl.n	800e638 <__sflush_r+0x44>
 800e62c:	6863      	ldr	r3, [r4, #4]
 800e62e:	1ad2      	subs	r2, r2, r3
 800e630:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e632:	b10b      	cbz	r3, 800e638 <__sflush_r+0x44>
 800e634:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e636:	1ad2      	subs	r2, r2, r3
 800e638:	2300      	movs	r3, #0
 800e63a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e63c:	6a21      	ldr	r1, [r4, #32]
 800e63e:	4628      	mov	r0, r5
 800e640:	47b0      	blx	r6
 800e642:	1c43      	adds	r3, r0, #1
 800e644:	89a3      	ldrh	r3, [r4, #12]
 800e646:	d106      	bne.n	800e656 <__sflush_r+0x62>
 800e648:	6829      	ldr	r1, [r5, #0]
 800e64a:	291d      	cmp	r1, #29
 800e64c:	d82b      	bhi.n	800e6a6 <__sflush_r+0xb2>
 800e64e:	4a2a      	ldr	r2, [pc, #168]	@ (800e6f8 <__sflush_r+0x104>)
 800e650:	410a      	asrs	r2, r1
 800e652:	07d6      	lsls	r6, r2, #31
 800e654:	d427      	bmi.n	800e6a6 <__sflush_r+0xb2>
 800e656:	2200      	movs	r2, #0
 800e658:	6062      	str	r2, [r4, #4]
 800e65a:	04d9      	lsls	r1, r3, #19
 800e65c:	6922      	ldr	r2, [r4, #16]
 800e65e:	6022      	str	r2, [r4, #0]
 800e660:	d504      	bpl.n	800e66c <__sflush_r+0x78>
 800e662:	1c42      	adds	r2, r0, #1
 800e664:	d101      	bne.n	800e66a <__sflush_r+0x76>
 800e666:	682b      	ldr	r3, [r5, #0]
 800e668:	b903      	cbnz	r3, 800e66c <__sflush_r+0x78>
 800e66a:	6560      	str	r0, [r4, #84]	@ 0x54
 800e66c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e66e:	602f      	str	r7, [r5, #0]
 800e670:	b1b9      	cbz	r1, 800e6a2 <__sflush_r+0xae>
 800e672:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e676:	4299      	cmp	r1, r3
 800e678:	d002      	beq.n	800e680 <__sflush_r+0x8c>
 800e67a:	4628      	mov	r0, r5
 800e67c:	f7fe f9f2 	bl	800ca64 <_free_r>
 800e680:	2300      	movs	r3, #0
 800e682:	6363      	str	r3, [r4, #52]	@ 0x34
 800e684:	e00d      	b.n	800e6a2 <__sflush_r+0xae>
 800e686:	2301      	movs	r3, #1
 800e688:	4628      	mov	r0, r5
 800e68a:	47b0      	blx	r6
 800e68c:	4602      	mov	r2, r0
 800e68e:	1c50      	adds	r0, r2, #1
 800e690:	d1c9      	bne.n	800e626 <__sflush_r+0x32>
 800e692:	682b      	ldr	r3, [r5, #0]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d0c6      	beq.n	800e626 <__sflush_r+0x32>
 800e698:	2b1d      	cmp	r3, #29
 800e69a:	d001      	beq.n	800e6a0 <__sflush_r+0xac>
 800e69c:	2b16      	cmp	r3, #22
 800e69e:	d11e      	bne.n	800e6de <__sflush_r+0xea>
 800e6a0:	602f      	str	r7, [r5, #0]
 800e6a2:	2000      	movs	r0, #0
 800e6a4:	e022      	b.n	800e6ec <__sflush_r+0xf8>
 800e6a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6aa:	b21b      	sxth	r3, r3
 800e6ac:	e01b      	b.n	800e6e6 <__sflush_r+0xf2>
 800e6ae:	690f      	ldr	r7, [r1, #16]
 800e6b0:	2f00      	cmp	r7, #0
 800e6b2:	d0f6      	beq.n	800e6a2 <__sflush_r+0xae>
 800e6b4:	0793      	lsls	r3, r2, #30
 800e6b6:	680e      	ldr	r6, [r1, #0]
 800e6b8:	bf08      	it	eq
 800e6ba:	694b      	ldreq	r3, [r1, #20]
 800e6bc:	600f      	str	r7, [r1, #0]
 800e6be:	bf18      	it	ne
 800e6c0:	2300      	movne	r3, #0
 800e6c2:	eba6 0807 	sub.w	r8, r6, r7
 800e6c6:	608b      	str	r3, [r1, #8]
 800e6c8:	f1b8 0f00 	cmp.w	r8, #0
 800e6cc:	dde9      	ble.n	800e6a2 <__sflush_r+0xae>
 800e6ce:	6a21      	ldr	r1, [r4, #32]
 800e6d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e6d2:	4643      	mov	r3, r8
 800e6d4:	463a      	mov	r2, r7
 800e6d6:	4628      	mov	r0, r5
 800e6d8:	47b0      	blx	r6
 800e6da:	2800      	cmp	r0, #0
 800e6dc:	dc08      	bgt.n	800e6f0 <__sflush_r+0xfc>
 800e6de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6e6:	81a3      	strh	r3, [r4, #12]
 800e6e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e6ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6f0:	4407      	add	r7, r0
 800e6f2:	eba8 0800 	sub.w	r8, r8, r0
 800e6f6:	e7e7      	b.n	800e6c8 <__sflush_r+0xd4>
 800e6f8:	dfbffffe 	.word	0xdfbffffe

0800e6fc <_fflush_r>:
 800e6fc:	b538      	push	{r3, r4, r5, lr}
 800e6fe:	690b      	ldr	r3, [r1, #16]
 800e700:	4605      	mov	r5, r0
 800e702:	460c      	mov	r4, r1
 800e704:	b913      	cbnz	r3, 800e70c <_fflush_r+0x10>
 800e706:	2500      	movs	r5, #0
 800e708:	4628      	mov	r0, r5
 800e70a:	bd38      	pop	{r3, r4, r5, pc}
 800e70c:	b118      	cbz	r0, 800e716 <_fflush_r+0x1a>
 800e70e:	6a03      	ldr	r3, [r0, #32]
 800e710:	b90b      	cbnz	r3, 800e716 <_fflush_r+0x1a>
 800e712:	f7fd f8d9 	bl	800b8c8 <__sinit>
 800e716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d0f3      	beq.n	800e706 <_fflush_r+0xa>
 800e71e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e720:	07d0      	lsls	r0, r2, #31
 800e722:	d404      	bmi.n	800e72e <_fflush_r+0x32>
 800e724:	0599      	lsls	r1, r3, #22
 800e726:	d402      	bmi.n	800e72e <_fflush_r+0x32>
 800e728:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e72a:	f7fd fba4 	bl	800be76 <__retarget_lock_acquire_recursive>
 800e72e:	4628      	mov	r0, r5
 800e730:	4621      	mov	r1, r4
 800e732:	f7ff ff5f 	bl	800e5f4 <__sflush_r>
 800e736:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e738:	07da      	lsls	r2, r3, #31
 800e73a:	4605      	mov	r5, r0
 800e73c:	d4e4      	bmi.n	800e708 <_fflush_r+0xc>
 800e73e:	89a3      	ldrh	r3, [r4, #12]
 800e740:	059b      	lsls	r3, r3, #22
 800e742:	d4e1      	bmi.n	800e708 <_fflush_r+0xc>
 800e744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e746:	f7fd fb97 	bl	800be78 <__retarget_lock_release_recursive>
 800e74a:	e7dd      	b.n	800e708 <_fflush_r+0xc>

0800e74c <__swhatbuf_r>:
 800e74c:	b570      	push	{r4, r5, r6, lr}
 800e74e:	460c      	mov	r4, r1
 800e750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e754:	2900      	cmp	r1, #0
 800e756:	b096      	sub	sp, #88	@ 0x58
 800e758:	4615      	mov	r5, r2
 800e75a:	461e      	mov	r6, r3
 800e75c:	da0d      	bge.n	800e77a <__swhatbuf_r+0x2e>
 800e75e:	89a3      	ldrh	r3, [r4, #12]
 800e760:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e764:	f04f 0100 	mov.w	r1, #0
 800e768:	bf14      	ite	ne
 800e76a:	2340      	movne	r3, #64	@ 0x40
 800e76c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e770:	2000      	movs	r0, #0
 800e772:	6031      	str	r1, [r6, #0]
 800e774:	602b      	str	r3, [r5, #0]
 800e776:	b016      	add	sp, #88	@ 0x58
 800e778:	bd70      	pop	{r4, r5, r6, pc}
 800e77a:	466a      	mov	r2, sp
 800e77c:	f000 f874 	bl	800e868 <_fstat_r>
 800e780:	2800      	cmp	r0, #0
 800e782:	dbec      	blt.n	800e75e <__swhatbuf_r+0x12>
 800e784:	9901      	ldr	r1, [sp, #4]
 800e786:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e78a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e78e:	4259      	negs	r1, r3
 800e790:	4159      	adcs	r1, r3
 800e792:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e796:	e7eb      	b.n	800e770 <__swhatbuf_r+0x24>

0800e798 <__smakebuf_r>:
 800e798:	898b      	ldrh	r3, [r1, #12]
 800e79a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e79c:	079d      	lsls	r5, r3, #30
 800e79e:	4606      	mov	r6, r0
 800e7a0:	460c      	mov	r4, r1
 800e7a2:	d507      	bpl.n	800e7b4 <__smakebuf_r+0x1c>
 800e7a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e7a8:	6023      	str	r3, [r4, #0]
 800e7aa:	6123      	str	r3, [r4, #16]
 800e7ac:	2301      	movs	r3, #1
 800e7ae:	6163      	str	r3, [r4, #20]
 800e7b0:	b003      	add	sp, #12
 800e7b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7b4:	ab01      	add	r3, sp, #4
 800e7b6:	466a      	mov	r2, sp
 800e7b8:	f7ff ffc8 	bl	800e74c <__swhatbuf_r>
 800e7bc:	9f00      	ldr	r7, [sp, #0]
 800e7be:	4605      	mov	r5, r0
 800e7c0:	4639      	mov	r1, r7
 800e7c2:	4630      	mov	r0, r6
 800e7c4:	f7fc f926 	bl	800aa14 <_malloc_r>
 800e7c8:	b948      	cbnz	r0, 800e7de <__smakebuf_r+0x46>
 800e7ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7ce:	059a      	lsls	r2, r3, #22
 800e7d0:	d4ee      	bmi.n	800e7b0 <__smakebuf_r+0x18>
 800e7d2:	f023 0303 	bic.w	r3, r3, #3
 800e7d6:	f043 0302 	orr.w	r3, r3, #2
 800e7da:	81a3      	strh	r3, [r4, #12]
 800e7dc:	e7e2      	b.n	800e7a4 <__smakebuf_r+0xc>
 800e7de:	89a3      	ldrh	r3, [r4, #12]
 800e7e0:	6020      	str	r0, [r4, #0]
 800e7e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7e6:	81a3      	strh	r3, [r4, #12]
 800e7e8:	9b01      	ldr	r3, [sp, #4]
 800e7ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e7ee:	b15b      	cbz	r3, 800e808 <__smakebuf_r+0x70>
 800e7f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e7f4:	4630      	mov	r0, r6
 800e7f6:	f000 f849 	bl	800e88c <_isatty_r>
 800e7fa:	b128      	cbz	r0, 800e808 <__smakebuf_r+0x70>
 800e7fc:	89a3      	ldrh	r3, [r4, #12]
 800e7fe:	f023 0303 	bic.w	r3, r3, #3
 800e802:	f043 0301 	orr.w	r3, r3, #1
 800e806:	81a3      	strh	r3, [r4, #12]
 800e808:	89a3      	ldrh	r3, [r4, #12]
 800e80a:	431d      	orrs	r5, r3
 800e80c:	81a5      	strh	r5, [r4, #12]
 800e80e:	e7cf      	b.n	800e7b0 <__smakebuf_r+0x18>

0800e810 <memmove>:
 800e810:	4288      	cmp	r0, r1
 800e812:	b510      	push	{r4, lr}
 800e814:	eb01 0402 	add.w	r4, r1, r2
 800e818:	d902      	bls.n	800e820 <memmove+0x10>
 800e81a:	4284      	cmp	r4, r0
 800e81c:	4623      	mov	r3, r4
 800e81e:	d807      	bhi.n	800e830 <memmove+0x20>
 800e820:	1e43      	subs	r3, r0, #1
 800e822:	42a1      	cmp	r1, r4
 800e824:	d008      	beq.n	800e838 <memmove+0x28>
 800e826:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e82a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e82e:	e7f8      	b.n	800e822 <memmove+0x12>
 800e830:	4402      	add	r2, r0
 800e832:	4601      	mov	r1, r0
 800e834:	428a      	cmp	r2, r1
 800e836:	d100      	bne.n	800e83a <memmove+0x2a>
 800e838:	bd10      	pop	{r4, pc}
 800e83a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e83e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e842:	e7f7      	b.n	800e834 <memmove+0x24>

0800e844 <strncmp>:
 800e844:	b510      	push	{r4, lr}
 800e846:	b16a      	cbz	r2, 800e864 <strncmp+0x20>
 800e848:	3901      	subs	r1, #1
 800e84a:	1884      	adds	r4, r0, r2
 800e84c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e850:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e854:	429a      	cmp	r2, r3
 800e856:	d103      	bne.n	800e860 <strncmp+0x1c>
 800e858:	42a0      	cmp	r0, r4
 800e85a:	d001      	beq.n	800e860 <strncmp+0x1c>
 800e85c:	2a00      	cmp	r2, #0
 800e85e:	d1f5      	bne.n	800e84c <strncmp+0x8>
 800e860:	1ad0      	subs	r0, r2, r3
 800e862:	bd10      	pop	{r4, pc}
 800e864:	4610      	mov	r0, r2
 800e866:	e7fc      	b.n	800e862 <strncmp+0x1e>

0800e868 <_fstat_r>:
 800e868:	b538      	push	{r3, r4, r5, lr}
 800e86a:	4d07      	ldr	r5, [pc, #28]	@ (800e888 <_fstat_r+0x20>)
 800e86c:	2300      	movs	r3, #0
 800e86e:	4604      	mov	r4, r0
 800e870:	4608      	mov	r0, r1
 800e872:	4611      	mov	r1, r2
 800e874:	602b      	str	r3, [r5, #0]
 800e876:	f7f2 fd67 	bl	8001348 <_fstat>
 800e87a:	1c43      	adds	r3, r0, #1
 800e87c:	d102      	bne.n	800e884 <_fstat_r+0x1c>
 800e87e:	682b      	ldr	r3, [r5, #0]
 800e880:	b103      	cbz	r3, 800e884 <_fstat_r+0x1c>
 800e882:	6023      	str	r3, [r4, #0]
 800e884:	bd38      	pop	{r3, r4, r5, pc}
 800e886:	bf00      	nop
 800e888:	24004e84 	.word	0x24004e84

0800e88c <_isatty_r>:
 800e88c:	b538      	push	{r3, r4, r5, lr}
 800e88e:	4d06      	ldr	r5, [pc, #24]	@ (800e8a8 <_isatty_r+0x1c>)
 800e890:	2300      	movs	r3, #0
 800e892:	4604      	mov	r4, r0
 800e894:	4608      	mov	r0, r1
 800e896:	602b      	str	r3, [r5, #0]
 800e898:	f7f2 fd66 	bl	8001368 <_isatty>
 800e89c:	1c43      	adds	r3, r0, #1
 800e89e:	d102      	bne.n	800e8a6 <_isatty_r+0x1a>
 800e8a0:	682b      	ldr	r3, [r5, #0]
 800e8a2:	b103      	cbz	r3, 800e8a6 <_isatty_r+0x1a>
 800e8a4:	6023      	str	r3, [r4, #0]
 800e8a6:	bd38      	pop	{r3, r4, r5, pc}
 800e8a8:	24004e84 	.word	0x24004e84
 800e8ac:	00000000 	.word	0x00000000

0800e8b0 <nan>:
 800e8b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e8b8 <nan+0x8>
 800e8b4:	4770      	bx	lr
 800e8b6:	bf00      	nop
 800e8b8:	00000000 	.word	0x00000000
 800e8bc:	7ff80000 	.word	0x7ff80000

0800e8c0 <_calloc_r>:
 800e8c0:	b570      	push	{r4, r5, r6, lr}
 800e8c2:	fba1 5402 	umull	r5, r4, r1, r2
 800e8c6:	b93c      	cbnz	r4, 800e8d8 <_calloc_r+0x18>
 800e8c8:	4629      	mov	r1, r5
 800e8ca:	f7fc f8a3 	bl	800aa14 <_malloc_r>
 800e8ce:	4606      	mov	r6, r0
 800e8d0:	b928      	cbnz	r0, 800e8de <_calloc_r+0x1e>
 800e8d2:	2600      	movs	r6, #0
 800e8d4:	4630      	mov	r0, r6
 800e8d6:	bd70      	pop	{r4, r5, r6, pc}
 800e8d8:	220c      	movs	r2, #12
 800e8da:	6002      	str	r2, [r0, #0]
 800e8dc:	e7f9      	b.n	800e8d2 <_calloc_r+0x12>
 800e8de:	462a      	mov	r2, r5
 800e8e0:	4621      	mov	r1, r4
 800e8e2:	f7fd f9a1 	bl	800bc28 <memset>
 800e8e6:	e7f5      	b.n	800e8d4 <_calloc_r+0x14>

0800e8e8 <rshift>:
 800e8e8:	6903      	ldr	r3, [r0, #16]
 800e8ea:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e8ee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8f2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e8f6:	f100 0414 	add.w	r4, r0, #20
 800e8fa:	dd45      	ble.n	800e988 <rshift+0xa0>
 800e8fc:	f011 011f 	ands.w	r1, r1, #31
 800e900:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e904:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e908:	d10c      	bne.n	800e924 <rshift+0x3c>
 800e90a:	f100 0710 	add.w	r7, r0, #16
 800e90e:	4629      	mov	r1, r5
 800e910:	42b1      	cmp	r1, r6
 800e912:	d334      	bcc.n	800e97e <rshift+0x96>
 800e914:	1a9b      	subs	r3, r3, r2
 800e916:	009b      	lsls	r3, r3, #2
 800e918:	1eea      	subs	r2, r5, #3
 800e91a:	4296      	cmp	r6, r2
 800e91c:	bf38      	it	cc
 800e91e:	2300      	movcc	r3, #0
 800e920:	4423      	add	r3, r4
 800e922:	e015      	b.n	800e950 <rshift+0x68>
 800e924:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e928:	f1c1 0820 	rsb	r8, r1, #32
 800e92c:	40cf      	lsrs	r7, r1
 800e92e:	f105 0e04 	add.w	lr, r5, #4
 800e932:	46a1      	mov	r9, r4
 800e934:	4576      	cmp	r6, lr
 800e936:	46f4      	mov	ip, lr
 800e938:	d815      	bhi.n	800e966 <rshift+0x7e>
 800e93a:	1a9a      	subs	r2, r3, r2
 800e93c:	0092      	lsls	r2, r2, #2
 800e93e:	3a04      	subs	r2, #4
 800e940:	3501      	adds	r5, #1
 800e942:	42ae      	cmp	r6, r5
 800e944:	bf38      	it	cc
 800e946:	2200      	movcc	r2, #0
 800e948:	18a3      	adds	r3, r4, r2
 800e94a:	50a7      	str	r7, [r4, r2]
 800e94c:	b107      	cbz	r7, 800e950 <rshift+0x68>
 800e94e:	3304      	adds	r3, #4
 800e950:	1b1a      	subs	r2, r3, r4
 800e952:	42a3      	cmp	r3, r4
 800e954:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e958:	bf08      	it	eq
 800e95a:	2300      	moveq	r3, #0
 800e95c:	6102      	str	r2, [r0, #16]
 800e95e:	bf08      	it	eq
 800e960:	6143      	streq	r3, [r0, #20]
 800e962:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e966:	f8dc c000 	ldr.w	ip, [ip]
 800e96a:	fa0c fc08 	lsl.w	ip, ip, r8
 800e96e:	ea4c 0707 	orr.w	r7, ip, r7
 800e972:	f849 7b04 	str.w	r7, [r9], #4
 800e976:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e97a:	40cf      	lsrs	r7, r1
 800e97c:	e7da      	b.n	800e934 <rshift+0x4c>
 800e97e:	f851 cb04 	ldr.w	ip, [r1], #4
 800e982:	f847 cf04 	str.w	ip, [r7, #4]!
 800e986:	e7c3      	b.n	800e910 <rshift+0x28>
 800e988:	4623      	mov	r3, r4
 800e98a:	e7e1      	b.n	800e950 <rshift+0x68>

0800e98c <__hexdig_fun>:
 800e98c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e990:	2b09      	cmp	r3, #9
 800e992:	d802      	bhi.n	800e99a <__hexdig_fun+0xe>
 800e994:	3820      	subs	r0, #32
 800e996:	b2c0      	uxtb	r0, r0
 800e998:	4770      	bx	lr
 800e99a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e99e:	2b05      	cmp	r3, #5
 800e9a0:	d801      	bhi.n	800e9a6 <__hexdig_fun+0x1a>
 800e9a2:	3847      	subs	r0, #71	@ 0x47
 800e9a4:	e7f7      	b.n	800e996 <__hexdig_fun+0xa>
 800e9a6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e9aa:	2b05      	cmp	r3, #5
 800e9ac:	d801      	bhi.n	800e9b2 <__hexdig_fun+0x26>
 800e9ae:	3827      	subs	r0, #39	@ 0x27
 800e9b0:	e7f1      	b.n	800e996 <__hexdig_fun+0xa>
 800e9b2:	2000      	movs	r0, #0
 800e9b4:	4770      	bx	lr
	...

0800e9b8 <__gethex>:
 800e9b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9bc:	b085      	sub	sp, #20
 800e9be:	468a      	mov	sl, r1
 800e9c0:	9302      	str	r3, [sp, #8]
 800e9c2:	680b      	ldr	r3, [r1, #0]
 800e9c4:	9001      	str	r0, [sp, #4]
 800e9c6:	4690      	mov	r8, r2
 800e9c8:	1c9c      	adds	r4, r3, #2
 800e9ca:	46a1      	mov	r9, r4
 800e9cc:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e9d0:	2830      	cmp	r0, #48	@ 0x30
 800e9d2:	d0fa      	beq.n	800e9ca <__gethex+0x12>
 800e9d4:	eba9 0303 	sub.w	r3, r9, r3
 800e9d8:	f1a3 0b02 	sub.w	fp, r3, #2
 800e9dc:	f7ff ffd6 	bl	800e98c <__hexdig_fun>
 800e9e0:	4605      	mov	r5, r0
 800e9e2:	2800      	cmp	r0, #0
 800e9e4:	d168      	bne.n	800eab8 <__gethex+0x100>
 800e9e6:	49a0      	ldr	r1, [pc, #640]	@ (800ec68 <__gethex+0x2b0>)
 800e9e8:	2201      	movs	r2, #1
 800e9ea:	4648      	mov	r0, r9
 800e9ec:	f7ff ff2a 	bl	800e844 <strncmp>
 800e9f0:	4607      	mov	r7, r0
 800e9f2:	2800      	cmp	r0, #0
 800e9f4:	d167      	bne.n	800eac6 <__gethex+0x10e>
 800e9f6:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e9fa:	4626      	mov	r6, r4
 800e9fc:	f7ff ffc6 	bl	800e98c <__hexdig_fun>
 800ea00:	2800      	cmp	r0, #0
 800ea02:	d062      	beq.n	800eaca <__gethex+0x112>
 800ea04:	4623      	mov	r3, r4
 800ea06:	7818      	ldrb	r0, [r3, #0]
 800ea08:	2830      	cmp	r0, #48	@ 0x30
 800ea0a:	4699      	mov	r9, r3
 800ea0c:	f103 0301 	add.w	r3, r3, #1
 800ea10:	d0f9      	beq.n	800ea06 <__gethex+0x4e>
 800ea12:	f7ff ffbb 	bl	800e98c <__hexdig_fun>
 800ea16:	fab0 f580 	clz	r5, r0
 800ea1a:	096d      	lsrs	r5, r5, #5
 800ea1c:	f04f 0b01 	mov.w	fp, #1
 800ea20:	464a      	mov	r2, r9
 800ea22:	4616      	mov	r6, r2
 800ea24:	3201      	adds	r2, #1
 800ea26:	7830      	ldrb	r0, [r6, #0]
 800ea28:	f7ff ffb0 	bl	800e98c <__hexdig_fun>
 800ea2c:	2800      	cmp	r0, #0
 800ea2e:	d1f8      	bne.n	800ea22 <__gethex+0x6a>
 800ea30:	498d      	ldr	r1, [pc, #564]	@ (800ec68 <__gethex+0x2b0>)
 800ea32:	2201      	movs	r2, #1
 800ea34:	4630      	mov	r0, r6
 800ea36:	f7ff ff05 	bl	800e844 <strncmp>
 800ea3a:	2800      	cmp	r0, #0
 800ea3c:	d13f      	bne.n	800eabe <__gethex+0x106>
 800ea3e:	b944      	cbnz	r4, 800ea52 <__gethex+0x9a>
 800ea40:	1c74      	adds	r4, r6, #1
 800ea42:	4622      	mov	r2, r4
 800ea44:	4616      	mov	r6, r2
 800ea46:	3201      	adds	r2, #1
 800ea48:	7830      	ldrb	r0, [r6, #0]
 800ea4a:	f7ff ff9f 	bl	800e98c <__hexdig_fun>
 800ea4e:	2800      	cmp	r0, #0
 800ea50:	d1f8      	bne.n	800ea44 <__gethex+0x8c>
 800ea52:	1ba4      	subs	r4, r4, r6
 800ea54:	00a7      	lsls	r7, r4, #2
 800ea56:	7833      	ldrb	r3, [r6, #0]
 800ea58:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ea5c:	2b50      	cmp	r3, #80	@ 0x50
 800ea5e:	d13e      	bne.n	800eade <__gethex+0x126>
 800ea60:	7873      	ldrb	r3, [r6, #1]
 800ea62:	2b2b      	cmp	r3, #43	@ 0x2b
 800ea64:	d033      	beq.n	800eace <__gethex+0x116>
 800ea66:	2b2d      	cmp	r3, #45	@ 0x2d
 800ea68:	d034      	beq.n	800ead4 <__gethex+0x11c>
 800ea6a:	1c71      	adds	r1, r6, #1
 800ea6c:	2400      	movs	r4, #0
 800ea6e:	7808      	ldrb	r0, [r1, #0]
 800ea70:	f7ff ff8c 	bl	800e98c <__hexdig_fun>
 800ea74:	1e43      	subs	r3, r0, #1
 800ea76:	b2db      	uxtb	r3, r3
 800ea78:	2b18      	cmp	r3, #24
 800ea7a:	d830      	bhi.n	800eade <__gethex+0x126>
 800ea7c:	f1a0 0210 	sub.w	r2, r0, #16
 800ea80:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ea84:	f7ff ff82 	bl	800e98c <__hexdig_fun>
 800ea88:	f100 3cff 	add.w	ip, r0, #4294967295
 800ea8c:	fa5f fc8c 	uxtb.w	ip, ip
 800ea90:	f1bc 0f18 	cmp.w	ip, #24
 800ea94:	f04f 030a 	mov.w	r3, #10
 800ea98:	d91e      	bls.n	800ead8 <__gethex+0x120>
 800ea9a:	b104      	cbz	r4, 800ea9e <__gethex+0xe6>
 800ea9c:	4252      	negs	r2, r2
 800ea9e:	4417      	add	r7, r2
 800eaa0:	f8ca 1000 	str.w	r1, [sl]
 800eaa4:	b1ed      	cbz	r5, 800eae2 <__gethex+0x12a>
 800eaa6:	f1bb 0f00 	cmp.w	fp, #0
 800eaaa:	bf0c      	ite	eq
 800eaac:	2506      	moveq	r5, #6
 800eaae:	2500      	movne	r5, #0
 800eab0:	4628      	mov	r0, r5
 800eab2:	b005      	add	sp, #20
 800eab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eab8:	2500      	movs	r5, #0
 800eaba:	462c      	mov	r4, r5
 800eabc:	e7b0      	b.n	800ea20 <__gethex+0x68>
 800eabe:	2c00      	cmp	r4, #0
 800eac0:	d1c7      	bne.n	800ea52 <__gethex+0x9a>
 800eac2:	4627      	mov	r7, r4
 800eac4:	e7c7      	b.n	800ea56 <__gethex+0x9e>
 800eac6:	464e      	mov	r6, r9
 800eac8:	462f      	mov	r7, r5
 800eaca:	2501      	movs	r5, #1
 800eacc:	e7c3      	b.n	800ea56 <__gethex+0x9e>
 800eace:	2400      	movs	r4, #0
 800ead0:	1cb1      	adds	r1, r6, #2
 800ead2:	e7cc      	b.n	800ea6e <__gethex+0xb6>
 800ead4:	2401      	movs	r4, #1
 800ead6:	e7fb      	b.n	800ead0 <__gethex+0x118>
 800ead8:	fb03 0002 	mla	r0, r3, r2, r0
 800eadc:	e7ce      	b.n	800ea7c <__gethex+0xc4>
 800eade:	4631      	mov	r1, r6
 800eae0:	e7de      	b.n	800eaa0 <__gethex+0xe8>
 800eae2:	eba6 0309 	sub.w	r3, r6, r9
 800eae6:	3b01      	subs	r3, #1
 800eae8:	4629      	mov	r1, r5
 800eaea:	2b07      	cmp	r3, #7
 800eaec:	dc0a      	bgt.n	800eb04 <__gethex+0x14c>
 800eaee:	9801      	ldr	r0, [sp, #4]
 800eaf0:	f7fe f802 	bl	800caf8 <_Balloc>
 800eaf4:	4604      	mov	r4, r0
 800eaf6:	b940      	cbnz	r0, 800eb0a <__gethex+0x152>
 800eaf8:	4b5c      	ldr	r3, [pc, #368]	@ (800ec6c <__gethex+0x2b4>)
 800eafa:	4602      	mov	r2, r0
 800eafc:	21e4      	movs	r1, #228	@ 0xe4
 800eafe:	485c      	ldr	r0, [pc, #368]	@ (800ec70 <__gethex+0x2b8>)
 800eb00:	f7fb ff38 	bl	800a974 <__assert_func>
 800eb04:	3101      	adds	r1, #1
 800eb06:	105b      	asrs	r3, r3, #1
 800eb08:	e7ef      	b.n	800eaea <__gethex+0x132>
 800eb0a:	f100 0a14 	add.w	sl, r0, #20
 800eb0e:	2300      	movs	r3, #0
 800eb10:	4655      	mov	r5, sl
 800eb12:	469b      	mov	fp, r3
 800eb14:	45b1      	cmp	r9, r6
 800eb16:	d337      	bcc.n	800eb88 <__gethex+0x1d0>
 800eb18:	f845 bb04 	str.w	fp, [r5], #4
 800eb1c:	eba5 050a 	sub.w	r5, r5, sl
 800eb20:	10ad      	asrs	r5, r5, #2
 800eb22:	6125      	str	r5, [r4, #16]
 800eb24:	4658      	mov	r0, fp
 800eb26:	f7fe f8d9 	bl	800ccdc <__hi0bits>
 800eb2a:	016d      	lsls	r5, r5, #5
 800eb2c:	f8d8 6000 	ldr.w	r6, [r8]
 800eb30:	1a2d      	subs	r5, r5, r0
 800eb32:	42b5      	cmp	r5, r6
 800eb34:	dd54      	ble.n	800ebe0 <__gethex+0x228>
 800eb36:	1bad      	subs	r5, r5, r6
 800eb38:	4629      	mov	r1, r5
 800eb3a:	4620      	mov	r0, r4
 800eb3c:	f7fe fc6a 	bl	800d414 <__any_on>
 800eb40:	4681      	mov	r9, r0
 800eb42:	b178      	cbz	r0, 800eb64 <__gethex+0x1ac>
 800eb44:	1e6b      	subs	r3, r5, #1
 800eb46:	1159      	asrs	r1, r3, #5
 800eb48:	f003 021f 	and.w	r2, r3, #31
 800eb4c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800eb50:	f04f 0901 	mov.w	r9, #1
 800eb54:	fa09 f202 	lsl.w	r2, r9, r2
 800eb58:	420a      	tst	r2, r1
 800eb5a:	d003      	beq.n	800eb64 <__gethex+0x1ac>
 800eb5c:	454b      	cmp	r3, r9
 800eb5e:	dc36      	bgt.n	800ebce <__gethex+0x216>
 800eb60:	f04f 0902 	mov.w	r9, #2
 800eb64:	4629      	mov	r1, r5
 800eb66:	4620      	mov	r0, r4
 800eb68:	f7ff febe 	bl	800e8e8 <rshift>
 800eb6c:	442f      	add	r7, r5
 800eb6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eb72:	42bb      	cmp	r3, r7
 800eb74:	da42      	bge.n	800ebfc <__gethex+0x244>
 800eb76:	9801      	ldr	r0, [sp, #4]
 800eb78:	4621      	mov	r1, r4
 800eb7a:	f7fd fffd 	bl	800cb78 <_Bfree>
 800eb7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eb80:	2300      	movs	r3, #0
 800eb82:	6013      	str	r3, [r2, #0]
 800eb84:	25a3      	movs	r5, #163	@ 0xa3
 800eb86:	e793      	b.n	800eab0 <__gethex+0xf8>
 800eb88:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800eb8c:	2a2e      	cmp	r2, #46	@ 0x2e
 800eb8e:	d012      	beq.n	800ebb6 <__gethex+0x1fe>
 800eb90:	2b20      	cmp	r3, #32
 800eb92:	d104      	bne.n	800eb9e <__gethex+0x1e6>
 800eb94:	f845 bb04 	str.w	fp, [r5], #4
 800eb98:	f04f 0b00 	mov.w	fp, #0
 800eb9c:	465b      	mov	r3, fp
 800eb9e:	7830      	ldrb	r0, [r6, #0]
 800eba0:	9303      	str	r3, [sp, #12]
 800eba2:	f7ff fef3 	bl	800e98c <__hexdig_fun>
 800eba6:	9b03      	ldr	r3, [sp, #12]
 800eba8:	f000 000f 	and.w	r0, r0, #15
 800ebac:	4098      	lsls	r0, r3
 800ebae:	ea4b 0b00 	orr.w	fp, fp, r0
 800ebb2:	3304      	adds	r3, #4
 800ebb4:	e7ae      	b.n	800eb14 <__gethex+0x15c>
 800ebb6:	45b1      	cmp	r9, r6
 800ebb8:	d8ea      	bhi.n	800eb90 <__gethex+0x1d8>
 800ebba:	492b      	ldr	r1, [pc, #172]	@ (800ec68 <__gethex+0x2b0>)
 800ebbc:	9303      	str	r3, [sp, #12]
 800ebbe:	2201      	movs	r2, #1
 800ebc0:	4630      	mov	r0, r6
 800ebc2:	f7ff fe3f 	bl	800e844 <strncmp>
 800ebc6:	9b03      	ldr	r3, [sp, #12]
 800ebc8:	2800      	cmp	r0, #0
 800ebca:	d1e1      	bne.n	800eb90 <__gethex+0x1d8>
 800ebcc:	e7a2      	b.n	800eb14 <__gethex+0x15c>
 800ebce:	1ea9      	subs	r1, r5, #2
 800ebd0:	4620      	mov	r0, r4
 800ebd2:	f7fe fc1f 	bl	800d414 <__any_on>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	d0c2      	beq.n	800eb60 <__gethex+0x1a8>
 800ebda:	f04f 0903 	mov.w	r9, #3
 800ebde:	e7c1      	b.n	800eb64 <__gethex+0x1ac>
 800ebe0:	da09      	bge.n	800ebf6 <__gethex+0x23e>
 800ebe2:	1b75      	subs	r5, r6, r5
 800ebe4:	4621      	mov	r1, r4
 800ebe6:	9801      	ldr	r0, [sp, #4]
 800ebe8:	462a      	mov	r2, r5
 800ebea:	f7fe f9dd 	bl	800cfa8 <__lshift>
 800ebee:	1b7f      	subs	r7, r7, r5
 800ebf0:	4604      	mov	r4, r0
 800ebf2:	f100 0a14 	add.w	sl, r0, #20
 800ebf6:	f04f 0900 	mov.w	r9, #0
 800ebfa:	e7b8      	b.n	800eb6e <__gethex+0x1b6>
 800ebfc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ec00:	42bd      	cmp	r5, r7
 800ec02:	dd6f      	ble.n	800ece4 <__gethex+0x32c>
 800ec04:	1bed      	subs	r5, r5, r7
 800ec06:	42ae      	cmp	r6, r5
 800ec08:	dc34      	bgt.n	800ec74 <__gethex+0x2bc>
 800ec0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ec0e:	2b02      	cmp	r3, #2
 800ec10:	d022      	beq.n	800ec58 <__gethex+0x2a0>
 800ec12:	2b03      	cmp	r3, #3
 800ec14:	d024      	beq.n	800ec60 <__gethex+0x2a8>
 800ec16:	2b01      	cmp	r3, #1
 800ec18:	d115      	bne.n	800ec46 <__gethex+0x28e>
 800ec1a:	42ae      	cmp	r6, r5
 800ec1c:	d113      	bne.n	800ec46 <__gethex+0x28e>
 800ec1e:	2e01      	cmp	r6, #1
 800ec20:	d10b      	bne.n	800ec3a <__gethex+0x282>
 800ec22:	9a02      	ldr	r2, [sp, #8]
 800ec24:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ec28:	6013      	str	r3, [r2, #0]
 800ec2a:	2301      	movs	r3, #1
 800ec2c:	6123      	str	r3, [r4, #16]
 800ec2e:	f8ca 3000 	str.w	r3, [sl]
 800ec32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec34:	2562      	movs	r5, #98	@ 0x62
 800ec36:	601c      	str	r4, [r3, #0]
 800ec38:	e73a      	b.n	800eab0 <__gethex+0xf8>
 800ec3a:	1e71      	subs	r1, r6, #1
 800ec3c:	4620      	mov	r0, r4
 800ec3e:	f7fe fbe9 	bl	800d414 <__any_on>
 800ec42:	2800      	cmp	r0, #0
 800ec44:	d1ed      	bne.n	800ec22 <__gethex+0x26a>
 800ec46:	9801      	ldr	r0, [sp, #4]
 800ec48:	4621      	mov	r1, r4
 800ec4a:	f7fd ff95 	bl	800cb78 <_Bfree>
 800ec4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec50:	2300      	movs	r3, #0
 800ec52:	6013      	str	r3, [r2, #0]
 800ec54:	2550      	movs	r5, #80	@ 0x50
 800ec56:	e72b      	b.n	800eab0 <__gethex+0xf8>
 800ec58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d1f3      	bne.n	800ec46 <__gethex+0x28e>
 800ec5e:	e7e0      	b.n	800ec22 <__gethex+0x26a>
 800ec60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d1dd      	bne.n	800ec22 <__gethex+0x26a>
 800ec66:	e7ee      	b.n	800ec46 <__gethex+0x28e>
 800ec68:	0800f4d8 	.word	0x0800f4d8
 800ec6c:	0800f36d 	.word	0x0800f36d
 800ec70:	0800f64a 	.word	0x0800f64a
 800ec74:	1e6f      	subs	r7, r5, #1
 800ec76:	f1b9 0f00 	cmp.w	r9, #0
 800ec7a:	d130      	bne.n	800ecde <__gethex+0x326>
 800ec7c:	b127      	cbz	r7, 800ec88 <__gethex+0x2d0>
 800ec7e:	4639      	mov	r1, r7
 800ec80:	4620      	mov	r0, r4
 800ec82:	f7fe fbc7 	bl	800d414 <__any_on>
 800ec86:	4681      	mov	r9, r0
 800ec88:	117a      	asrs	r2, r7, #5
 800ec8a:	2301      	movs	r3, #1
 800ec8c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ec90:	f007 071f 	and.w	r7, r7, #31
 800ec94:	40bb      	lsls	r3, r7
 800ec96:	4213      	tst	r3, r2
 800ec98:	4629      	mov	r1, r5
 800ec9a:	4620      	mov	r0, r4
 800ec9c:	bf18      	it	ne
 800ec9e:	f049 0902 	orrne.w	r9, r9, #2
 800eca2:	f7ff fe21 	bl	800e8e8 <rshift>
 800eca6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ecaa:	1b76      	subs	r6, r6, r5
 800ecac:	2502      	movs	r5, #2
 800ecae:	f1b9 0f00 	cmp.w	r9, #0
 800ecb2:	d047      	beq.n	800ed44 <__gethex+0x38c>
 800ecb4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ecb8:	2b02      	cmp	r3, #2
 800ecba:	d015      	beq.n	800ece8 <__gethex+0x330>
 800ecbc:	2b03      	cmp	r3, #3
 800ecbe:	d017      	beq.n	800ecf0 <__gethex+0x338>
 800ecc0:	2b01      	cmp	r3, #1
 800ecc2:	d109      	bne.n	800ecd8 <__gethex+0x320>
 800ecc4:	f019 0f02 	tst.w	r9, #2
 800ecc8:	d006      	beq.n	800ecd8 <__gethex+0x320>
 800ecca:	f8da 3000 	ldr.w	r3, [sl]
 800ecce:	ea49 0903 	orr.w	r9, r9, r3
 800ecd2:	f019 0f01 	tst.w	r9, #1
 800ecd6:	d10e      	bne.n	800ecf6 <__gethex+0x33e>
 800ecd8:	f045 0510 	orr.w	r5, r5, #16
 800ecdc:	e032      	b.n	800ed44 <__gethex+0x38c>
 800ecde:	f04f 0901 	mov.w	r9, #1
 800ece2:	e7d1      	b.n	800ec88 <__gethex+0x2d0>
 800ece4:	2501      	movs	r5, #1
 800ece6:	e7e2      	b.n	800ecae <__gethex+0x2f6>
 800ece8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ecea:	f1c3 0301 	rsb	r3, r3, #1
 800ecee:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ecf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d0f0      	beq.n	800ecd8 <__gethex+0x320>
 800ecf6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ecfa:	f104 0314 	add.w	r3, r4, #20
 800ecfe:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ed02:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ed06:	f04f 0c00 	mov.w	ip, #0
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed10:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ed14:	d01b      	beq.n	800ed4e <__gethex+0x396>
 800ed16:	3201      	adds	r2, #1
 800ed18:	6002      	str	r2, [r0, #0]
 800ed1a:	2d02      	cmp	r5, #2
 800ed1c:	f104 0314 	add.w	r3, r4, #20
 800ed20:	d13c      	bne.n	800ed9c <__gethex+0x3e4>
 800ed22:	f8d8 2000 	ldr.w	r2, [r8]
 800ed26:	3a01      	subs	r2, #1
 800ed28:	42b2      	cmp	r2, r6
 800ed2a:	d109      	bne.n	800ed40 <__gethex+0x388>
 800ed2c:	1171      	asrs	r1, r6, #5
 800ed2e:	2201      	movs	r2, #1
 800ed30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ed34:	f006 061f 	and.w	r6, r6, #31
 800ed38:	fa02 f606 	lsl.w	r6, r2, r6
 800ed3c:	421e      	tst	r6, r3
 800ed3e:	d13a      	bne.n	800edb6 <__gethex+0x3fe>
 800ed40:	f045 0520 	orr.w	r5, r5, #32
 800ed44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed46:	601c      	str	r4, [r3, #0]
 800ed48:	9b02      	ldr	r3, [sp, #8]
 800ed4a:	601f      	str	r7, [r3, #0]
 800ed4c:	e6b0      	b.n	800eab0 <__gethex+0xf8>
 800ed4e:	4299      	cmp	r1, r3
 800ed50:	f843 cc04 	str.w	ip, [r3, #-4]
 800ed54:	d8d9      	bhi.n	800ed0a <__gethex+0x352>
 800ed56:	68a3      	ldr	r3, [r4, #8]
 800ed58:	459b      	cmp	fp, r3
 800ed5a:	db17      	blt.n	800ed8c <__gethex+0x3d4>
 800ed5c:	6861      	ldr	r1, [r4, #4]
 800ed5e:	9801      	ldr	r0, [sp, #4]
 800ed60:	3101      	adds	r1, #1
 800ed62:	f7fd fec9 	bl	800caf8 <_Balloc>
 800ed66:	4681      	mov	r9, r0
 800ed68:	b918      	cbnz	r0, 800ed72 <__gethex+0x3ba>
 800ed6a:	4b1a      	ldr	r3, [pc, #104]	@ (800edd4 <__gethex+0x41c>)
 800ed6c:	4602      	mov	r2, r0
 800ed6e:	2184      	movs	r1, #132	@ 0x84
 800ed70:	e6c5      	b.n	800eafe <__gethex+0x146>
 800ed72:	6922      	ldr	r2, [r4, #16]
 800ed74:	3202      	adds	r2, #2
 800ed76:	f104 010c 	add.w	r1, r4, #12
 800ed7a:	0092      	lsls	r2, r2, #2
 800ed7c:	300c      	adds	r0, #12
 800ed7e:	f7fd f87c 	bl	800be7a <memcpy>
 800ed82:	4621      	mov	r1, r4
 800ed84:	9801      	ldr	r0, [sp, #4]
 800ed86:	f7fd fef7 	bl	800cb78 <_Bfree>
 800ed8a:	464c      	mov	r4, r9
 800ed8c:	6923      	ldr	r3, [r4, #16]
 800ed8e:	1c5a      	adds	r2, r3, #1
 800ed90:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ed94:	6122      	str	r2, [r4, #16]
 800ed96:	2201      	movs	r2, #1
 800ed98:	615a      	str	r2, [r3, #20]
 800ed9a:	e7be      	b.n	800ed1a <__gethex+0x362>
 800ed9c:	6922      	ldr	r2, [r4, #16]
 800ed9e:	455a      	cmp	r2, fp
 800eda0:	dd0b      	ble.n	800edba <__gethex+0x402>
 800eda2:	2101      	movs	r1, #1
 800eda4:	4620      	mov	r0, r4
 800eda6:	f7ff fd9f 	bl	800e8e8 <rshift>
 800edaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800edae:	3701      	adds	r7, #1
 800edb0:	42bb      	cmp	r3, r7
 800edb2:	f6ff aee0 	blt.w	800eb76 <__gethex+0x1be>
 800edb6:	2501      	movs	r5, #1
 800edb8:	e7c2      	b.n	800ed40 <__gethex+0x388>
 800edba:	f016 061f 	ands.w	r6, r6, #31
 800edbe:	d0fa      	beq.n	800edb6 <__gethex+0x3fe>
 800edc0:	4453      	add	r3, sl
 800edc2:	f1c6 0620 	rsb	r6, r6, #32
 800edc6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800edca:	f7fd ff87 	bl	800ccdc <__hi0bits>
 800edce:	42b0      	cmp	r0, r6
 800edd0:	dbe7      	blt.n	800eda2 <__gethex+0x3ea>
 800edd2:	e7f0      	b.n	800edb6 <__gethex+0x3fe>
 800edd4:	0800f36d 	.word	0x0800f36d

0800edd8 <L_shift>:
 800edd8:	f1c2 0208 	rsb	r2, r2, #8
 800eddc:	0092      	lsls	r2, r2, #2
 800edde:	b570      	push	{r4, r5, r6, lr}
 800ede0:	f1c2 0620 	rsb	r6, r2, #32
 800ede4:	6843      	ldr	r3, [r0, #4]
 800ede6:	6804      	ldr	r4, [r0, #0]
 800ede8:	fa03 f506 	lsl.w	r5, r3, r6
 800edec:	432c      	orrs	r4, r5
 800edee:	40d3      	lsrs	r3, r2
 800edf0:	6004      	str	r4, [r0, #0]
 800edf2:	f840 3f04 	str.w	r3, [r0, #4]!
 800edf6:	4288      	cmp	r0, r1
 800edf8:	d3f4      	bcc.n	800ede4 <L_shift+0xc>
 800edfa:	bd70      	pop	{r4, r5, r6, pc}

0800edfc <__match>:
 800edfc:	b530      	push	{r4, r5, lr}
 800edfe:	6803      	ldr	r3, [r0, #0]
 800ee00:	3301      	adds	r3, #1
 800ee02:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee06:	b914      	cbnz	r4, 800ee0e <__match+0x12>
 800ee08:	6003      	str	r3, [r0, #0]
 800ee0a:	2001      	movs	r0, #1
 800ee0c:	bd30      	pop	{r4, r5, pc}
 800ee0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee12:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ee16:	2d19      	cmp	r5, #25
 800ee18:	bf98      	it	ls
 800ee1a:	3220      	addls	r2, #32
 800ee1c:	42a2      	cmp	r2, r4
 800ee1e:	d0f0      	beq.n	800ee02 <__match+0x6>
 800ee20:	2000      	movs	r0, #0
 800ee22:	e7f3      	b.n	800ee0c <__match+0x10>

0800ee24 <__hexnan>:
 800ee24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee28:	680b      	ldr	r3, [r1, #0]
 800ee2a:	6801      	ldr	r1, [r0, #0]
 800ee2c:	115e      	asrs	r6, r3, #5
 800ee2e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ee32:	f013 031f 	ands.w	r3, r3, #31
 800ee36:	b087      	sub	sp, #28
 800ee38:	bf18      	it	ne
 800ee3a:	3604      	addne	r6, #4
 800ee3c:	2500      	movs	r5, #0
 800ee3e:	1f37      	subs	r7, r6, #4
 800ee40:	4682      	mov	sl, r0
 800ee42:	4690      	mov	r8, r2
 800ee44:	9301      	str	r3, [sp, #4]
 800ee46:	f846 5c04 	str.w	r5, [r6, #-4]
 800ee4a:	46b9      	mov	r9, r7
 800ee4c:	463c      	mov	r4, r7
 800ee4e:	9502      	str	r5, [sp, #8]
 800ee50:	46ab      	mov	fp, r5
 800ee52:	784a      	ldrb	r2, [r1, #1]
 800ee54:	1c4b      	adds	r3, r1, #1
 800ee56:	9303      	str	r3, [sp, #12]
 800ee58:	b342      	cbz	r2, 800eeac <__hexnan+0x88>
 800ee5a:	4610      	mov	r0, r2
 800ee5c:	9105      	str	r1, [sp, #20]
 800ee5e:	9204      	str	r2, [sp, #16]
 800ee60:	f7ff fd94 	bl	800e98c <__hexdig_fun>
 800ee64:	2800      	cmp	r0, #0
 800ee66:	d151      	bne.n	800ef0c <__hexnan+0xe8>
 800ee68:	9a04      	ldr	r2, [sp, #16]
 800ee6a:	9905      	ldr	r1, [sp, #20]
 800ee6c:	2a20      	cmp	r2, #32
 800ee6e:	d818      	bhi.n	800eea2 <__hexnan+0x7e>
 800ee70:	9b02      	ldr	r3, [sp, #8]
 800ee72:	459b      	cmp	fp, r3
 800ee74:	dd13      	ble.n	800ee9e <__hexnan+0x7a>
 800ee76:	454c      	cmp	r4, r9
 800ee78:	d206      	bcs.n	800ee88 <__hexnan+0x64>
 800ee7a:	2d07      	cmp	r5, #7
 800ee7c:	dc04      	bgt.n	800ee88 <__hexnan+0x64>
 800ee7e:	462a      	mov	r2, r5
 800ee80:	4649      	mov	r1, r9
 800ee82:	4620      	mov	r0, r4
 800ee84:	f7ff ffa8 	bl	800edd8 <L_shift>
 800ee88:	4544      	cmp	r4, r8
 800ee8a:	d952      	bls.n	800ef32 <__hexnan+0x10e>
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	f1a4 0904 	sub.w	r9, r4, #4
 800ee92:	f844 3c04 	str.w	r3, [r4, #-4]
 800ee96:	f8cd b008 	str.w	fp, [sp, #8]
 800ee9a:	464c      	mov	r4, r9
 800ee9c:	461d      	mov	r5, r3
 800ee9e:	9903      	ldr	r1, [sp, #12]
 800eea0:	e7d7      	b.n	800ee52 <__hexnan+0x2e>
 800eea2:	2a29      	cmp	r2, #41	@ 0x29
 800eea4:	d157      	bne.n	800ef56 <__hexnan+0x132>
 800eea6:	3102      	adds	r1, #2
 800eea8:	f8ca 1000 	str.w	r1, [sl]
 800eeac:	f1bb 0f00 	cmp.w	fp, #0
 800eeb0:	d051      	beq.n	800ef56 <__hexnan+0x132>
 800eeb2:	454c      	cmp	r4, r9
 800eeb4:	d206      	bcs.n	800eec4 <__hexnan+0xa0>
 800eeb6:	2d07      	cmp	r5, #7
 800eeb8:	dc04      	bgt.n	800eec4 <__hexnan+0xa0>
 800eeba:	462a      	mov	r2, r5
 800eebc:	4649      	mov	r1, r9
 800eebe:	4620      	mov	r0, r4
 800eec0:	f7ff ff8a 	bl	800edd8 <L_shift>
 800eec4:	4544      	cmp	r4, r8
 800eec6:	d936      	bls.n	800ef36 <__hexnan+0x112>
 800eec8:	f1a8 0204 	sub.w	r2, r8, #4
 800eecc:	4623      	mov	r3, r4
 800eece:	f853 1b04 	ldr.w	r1, [r3], #4
 800eed2:	f842 1f04 	str.w	r1, [r2, #4]!
 800eed6:	429f      	cmp	r7, r3
 800eed8:	d2f9      	bcs.n	800eece <__hexnan+0xaa>
 800eeda:	1b3b      	subs	r3, r7, r4
 800eedc:	f023 0303 	bic.w	r3, r3, #3
 800eee0:	3304      	adds	r3, #4
 800eee2:	3401      	adds	r4, #1
 800eee4:	3e03      	subs	r6, #3
 800eee6:	42b4      	cmp	r4, r6
 800eee8:	bf88      	it	hi
 800eeea:	2304      	movhi	r3, #4
 800eeec:	4443      	add	r3, r8
 800eeee:	2200      	movs	r2, #0
 800eef0:	f843 2b04 	str.w	r2, [r3], #4
 800eef4:	429f      	cmp	r7, r3
 800eef6:	d2fb      	bcs.n	800eef0 <__hexnan+0xcc>
 800eef8:	683b      	ldr	r3, [r7, #0]
 800eefa:	b91b      	cbnz	r3, 800ef04 <__hexnan+0xe0>
 800eefc:	4547      	cmp	r7, r8
 800eefe:	d128      	bne.n	800ef52 <__hexnan+0x12e>
 800ef00:	2301      	movs	r3, #1
 800ef02:	603b      	str	r3, [r7, #0]
 800ef04:	2005      	movs	r0, #5
 800ef06:	b007      	add	sp, #28
 800ef08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef0c:	3501      	adds	r5, #1
 800ef0e:	2d08      	cmp	r5, #8
 800ef10:	f10b 0b01 	add.w	fp, fp, #1
 800ef14:	dd06      	ble.n	800ef24 <__hexnan+0x100>
 800ef16:	4544      	cmp	r4, r8
 800ef18:	d9c1      	bls.n	800ee9e <__hexnan+0x7a>
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	f844 3c04 	str.w	r3, [r4, #-4]
 800ef20:	2501      	movs	r5, #1
 800ef22:	3c04      	subs	r4, #4
 800ef24:	6822      	ldr	r2, [r4, #0]
 800ef26:	f000 000f 	and.w	r0, r0, #15
 800ef2a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ef2e:	6020      	str	r0, [r4, #0]
 800ef30:	e7b5      	b.n	800ee9e <__hexnan+0x7a>
 800ef32:	2508      	movs	r5, #8
 800ef34:	e7b3      	b.n	800ee9e <__hexnan+0x7a>
 800ef36:	9b01      	ldr	r3, [sp, #4]
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d0dd      	beq.n	800eef8 <__hexnan+0xd4>
 800ef3c:	f1c3 0320 	rsb	r3, r3, #32
 800ef40:	f04f 32ff 	mov.w	r2, #4294967295
 800ef44:	40da      	lsrs	r2, r3
 800ef46:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ef4a:	4013      	ands	r3, r2
 800ef4c:	f846 3c04 	str.w	r3, [r6, #-4]
 800ef50:	e7d2      	b.n	800eef8 <__hexnan+0xd4>
 800ef52:	3f04      	subs	r7, #4
 800ef54:	e7d0      	b.n	800eef8 <__hexnan+0xd4>
 800ef56:	2004      	movs	r0, #4
 800ef58:	e7d5      	b.n	800ef06 <__hexnan+0xe2>

0800ef5a <__ascii_mbtowc>:
 800ef5a:	b082      	sub	sp, #8
 800ef5c:	b901      	cbnz	r1, 800ef60 <__ascii_mbtowc+0x6>
 800ef5e:	a901      	add	r1, sp, #4
 800ef60:	b142      	cbz	r2, 800ef74 <__ascii_mbtowc+0x1a>
 800ef62:	b14b      	cbz	r3, 800ef78 <__ascii_mbtowc+0x1e>
 800ef64:	7813      	ldrb	r3, [r2, #0]
 800ef66:	600b      	str	r3, [r1, #0]
 800ef68:	7812      	ldrb	r2, [r2, #0]
 800ef6a:	1e10      	subs	r0, r2, #0
 800ef6c:	bf18      	it	ne
 800ef6e:	2001      	movne	r0, #1
 800ef70:	b002      	add	sp, #8
 800ef72:	4770      	bx	lr
 800ef74:	4610      	mov	r0, r2
 800ef76:	e7fb      	b.n	800ef70 <__ascii_mbtowc+0x16>
 800ef78:	f06f 0001 	mvn.w	r0, #1
 800ef7c:	e7f8      	b.n	800ef70 <__ascii_mbtowc+0x16>

0800ef7e <_realloc_r>:
 800ef7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef82:	4680      	mov	r8, r0
 800ef84:	4615      	mov	r5, r2
 800ef86:	460c      	mov	r4, r1
 800ef88:	b921      	cbnz	r1, 800ef94 <_realloc_r+0x16>
 800ef8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef8e:	4611      	mov	r1, r2
 800ef90:	f7fb bd40 	b.w	800aa14 <_malloc_r>
 800ef94:	b92a      	cbnz	r2, 800efa2 <_realloc_r+0x24>
 800ef96:	f7fd fd65 	bl	800ca64 <_free_r>
 800ef9a:	2400      	movs	r4, #0
 800ef9c:	4620      	mov	r0, r4
 800ef9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efa2:	f000 f827 	bl	800eff4 <_malloc_usable_size_r>
 800efa6:	4285      	cmp	r5, r0
 800efa8:	4606      	mov	r6, r0
 800efaa:	d802      	bhi.n	800efb2 <_realloc_r+0x34>
 800efac:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800efb0:	d8f4      	bhi.n	800ef9c <_realloc_r+0x1e>
 800efb2:	4629      	mov	r1, r5
 800efb4:	4640      	mov	r0, r8
 800efb6:	f7fb fd2d 	bl	800aa14 <_malloc_r>
 800efba:	4607      	mov	r7, r0
 800efbc:	2800      	cmp	r0, #0
 800efbe:	d0ec      	beq.n	800ef9a <_realloc_r+0x1c>
 800efc0:	42b5      	cmp	r5, r6
 800efc2:	462a      	mov	r2, r5
 800efc4:	4621      	mov	r1, r4
 800efc6:	bf28      	it	cs
 800efc8:	4632      	movcs	r2, r6
 800efca:	f7fc ff56 	bl	800be7a <memcpy>
 800efce:	4621      	mov	r1, r4
 800efd0:	4640      	mov	r0, r8
 800efd2:	f7fd fd47 	bl	800ca64 <_free_r>
 800efd6:	463c      	mov	r4, r7
 800efd8:	e7e0      	b.n	800ef9c <_realloc_r+0x1e>

0800efda <__ascii_wctomb>:
 800efda:	4603      	mov	r3, r0
 800efdc:	4608      	mov	r0, r1
 800efde:	b141      	cbz	r1, 800eff2 <__ascii_wctomb+0x18>
 800efe0:	2aff      	cmp	r2, #255	@ 0xff
 800efe2:	d904      	bls.n	800efee <__ascii_wctomb+0x14>
 800efe4:	228a      	movs	r2, #138	@ 0x8a
 800efe6:	601a      	str	r2, [r3, #0]
 800efe8:	f04f 30ff 	mov.w	r0, #4294967295
 800efec:	4770      	bx	lr
 800efee:	700a      	strb	r2, [r1, #0]
 800eff0:	2001      	movs	r0, #1
 800eff2:	4770      	bx	lr

0800eff4 <_malloc_usable_size_r>:
 800eff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eff8:	1f18      	subs	r0, r3, #4
 800effa:	2b00      	cmp	r3, #0
 800effc:	bfbc      	itt	lt
 800effe:	580b      	ldrlt	r3, [r1, r0]
 800f000:	18c0      	addlt	r0, r0, r3
 800f002:	4770      	bx	lr

0800f004 <_init>:
 800f004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f006:	bf00      	nop
 800f008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f00a:	bc08      	pop	{r3}
 800f00c:	469e      	mov	lr, r3
 800f00e:	4770      	bx	lr

0800f010 <_fini>:
 800f010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f012:	bf00      	nop
 800f014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f016:	bc08      	pop	{r3}
 800f018:	469e      	mov	lr, r3
 800f01a:	4770      	bx	lr
