INFO-FLOW: Workspace /home/user/Desktop/CG4002/cg4002/solution1 opened at Mon Mar 29 17:20:30 +08 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.21 sec.
Execute   set_part xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'cg4002/solution1/main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cg4002/solution1/main.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       is_encrypted cg4002/solution1/main.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/user/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "cg4002/solution1/main.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/user/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/user/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp" 
INFO-FLOW: exec /home/user/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/user/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E cg4002/solution1/main.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/user/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/user/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp
Command       clang done; 1.83 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/user/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.53 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/user/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/user/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/user/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp"  -o "/home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/user/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/user/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/user/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/user/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/useless.bc
Command       clang done; 3.68 sec.
INFO-FLOW: Done: GCC PP time: 9.1 seconds per iteration
Execute       source /home/user/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/user/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/user/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 -directive=/home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/user/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.05 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 -directive=/home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/user/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.01 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/user/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command       ap_eval done; 3.53 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /home/user/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.out.log 2> /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.err.log 
Command         ap_eval done; 6.2 sec.
Execute         source /home/user/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/user/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /home/user/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/xilinx-legacy-rewriter.main.pp.0.cpp.out.log 2> /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/xilinx-legacy-rewriter.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.49 sec.
Command       tidy_31 done; 9.1 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 15.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /home/user/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.85 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/user/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/user/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/user/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.bc" 
INFO-FLOW: exec /home/user/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/user/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/user/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/user/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.bc
Command       clang done; 3.65 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/main.g.bc -hls-opt -except-internalize MLP_1 -L/home/user/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.88 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1632.113 ; gain = 1227.754 ; free physical = 7674 ; free virtual = 10187
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1632.113 ; gain = 1227.754 ; free physical = 7674 ; free virtual = 10187
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.pp.bc -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/user/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.88 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MLP_1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.g.0.bc -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 95.93 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:15 ; elapsed = 00:02:16 . Memory (MB): peak = 1632.113 ; gain = 1227.754 ; free physical = 7580 ; free virtual = 10110
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.g.1.bc -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'relu' into 'MLP_1' (cg4002/solution1/main.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'batch_normalization' into 'MLP_1' (cg4002/solution1/main.cpp:173) automatically.
INFO: [XFORM 203-602] Inlining function 'softmax' into 'MLP_1' (cg4002/solution1/main.cpp:197) automatically.
Command         transform done; 100.76 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:55 ; elapsed = 00:03:57 . Memory (MB): peak = 1632.113 ; gain = 1227.754 ; free physical = 7522 ; free virtual = 10060
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.g.1.bc to /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.o.1.bc -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (cg4002/solution1/main.cpp:39) in function 'dot_product<float, 64>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (cg4002/solution1/main.cpp:39) in function 'dot_product<float, 256>.1' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (cg4002/solution1/main.cpp:39) in function 'dot_product<float, 256>' completely with a factor of 256.
WARNING: [XFORM 203-104] Completely partitioning array 'a_int' (cg4002/solution1/main.cpp:25) accessed through non-constant indices on dimension 1 (cg4002/solution1/main.cpp:32:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'a_int' (cg4002/solution1/main.cpp:25) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'b_int' (cg4002/solution1/main.cpp:25) accessed through non-constant indices on dimension 1 (cg4002/solution1/main.cpp:36:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'b_int' (cg4002/solution1/main.cpp:25) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'a_int' (cg4002/solution1/main.cpp:25) accessed through non-constant indices on dimension 1 (cg4002/solution1/main.cpp:32:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'a_int' (cg4002/solution1/main.cpp:25) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'b_int' (cg4002/solution1/main.cpp:25) accessed through non-constant indices on dimension 1 (cg4002/solution1/main.cpp:36:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'b_int' (cg4002/solution1/main.cpp:25) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'a_int' (cg4002/solution1/main.cpp:25) accessed through non-constant indices on dimension 1 (cg4002/solution1/main.cpp:32:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'a_int' (cg4002/solution1/main.cpp:25) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'b_int' (cg4002/solution1/main.cpp:25) accessed through non-constant indices on dimension 1 (cg4002/solution1/main.cpp:36:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'b_int' (cg4002/solution1/main.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu' into 'MLP_1' (cg4002/solution1/main.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'batch_normalization' into 'MLP_1' (cg4002/solution1/main.cpp:173) automatically.
Command         transform done; 98.47 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 1.7 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:35 ; elapsed = 00:05:37 . Memory (MB): peak = 1632.113 ; gain = 1227.754 ; free physical = 7510 ; free virtual = 10047
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.o.2.bc -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'dot_product<float, 64>' to 'dot_product' (cg4002/solution1/main.cpp:30:2)
WARNING: [XFORM 203-631] Renaming function 'dot_product<float, 256>.1' to 'dot_product.1' (cg4002/solution1/main.cpp:30:2)
WARNING: [XFORM 203-631] Renaming function 'dot_product<float, 256>' to 'dot_product.2' (cg4002/solution1/main.cpp:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inputs' (cg4002/solution1/main.cpp:60:24)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1' (cg4002/solution1/main.cpp:61:25)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2' (cg4002/solution1/main.cpp:62:25)
INFO: [HLS 200-472] Inferring partial write operation for 'outputs' (cg4002/solution1/main.cpp:63:24)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1_bias' (cg4002/solution1/main.cpp:64:30)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2_bias' (cg4002/solution1/main.cpp:65:30)
INFO: [HLS 200-472] Inferring partial write operation for 'outputs_bias' (cg4002/solution1/main.cpp:66:29)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1_matrix' (cg4002/solution1/main.cpp:67:37)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2_matrix' (cg4002/solution1/main.cpp:68:37)
INFO: [HLS 200-472] Inferring partial write operation for 'outputs_matrix' (cg4002/solution1/main.cpp:69:36)
INFO: [HLS 200-472] Inferring partial write operation for 'moving_mean1' (cg4002/solution1/main.cpp:70:30)
INFO: [HLS 200-472] Inferring partial write operation for 'moving_var1' (cg4002/solution1/main.cpp:71:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gamma1' (cg4002/solution1/main.cpp:72:24)
INFO: [HLS 200-472] Inferring partial write operation for 'beta1' (cg4002/solution1/main.cpp:73:23)
INFO: [HLS 200-472] Inferring partial write operation for 'moving_mean2' (cg4002/solution1/main.cpp:75:30)
INFO: [HLS 200-472] Inferring partial write operation for 'moving_var2' (cg4002/solution1/main.cpp:76:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gamma2' (cg4002/solution1/main.cpp:77:24)
INFO: [HLS 200-472] Inferring partial write operation for 'beta2' (cg4002/solution1/main.cpp:78:23)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1_matrix' (cg4002/solution1/main.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2_matrix' (cg4002/solution1/main.cpp:96:4)
INFO: [HLS 200-472] Inferring partial write operation for 'outputs_matrix' (cg4002/solution1/main.cpp:102:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1_bias' (cg4002/solution1/main.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2_bias' (cg4002/solution1/main.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'outputs_bias' (cg4002/solution1/main.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'moving_mean1' (cg4002/solution1/main.cpp:119:3)
INFO: [HLS 200-472] Inferring partial write operation for 'moving_var1' (cg4002/solution1/main.cpp:123:3)
INFO: [HLS 200-472] Inferring partial write operation for 'beta1' (cg4002/solution1/main.cpp:127:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gamma1' (cg4002/solution1/main.cpp:131:3)
INFO: [HLS 200-472] Inferring partial write operation for 'moving_mean2' (cg4002/solution1/main.cpp:135:3)
INFO: [HLS 200-472] Inferring partial write operation for 'moving_var2' (cg4002/solution1/main.cpp:139:3)
INFO: [HLS 200-472] Inferring partial write operation for 'beta2' (cg4002/solution1/main.cpp:143:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gamma2' (cg4002/solution1/main.cpp:147:3)
INFO: [HLS 200-472] Inferring partial write operation for 'inputs' (cg4002/solution1/main.cpp:160:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1' (cg4002/solution1/main.cpp:165:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1' (cg4002/solution1/main.cpp:169:17)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1' (cg4002/solution1/main.cpp:173:17)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2' (cg4002/solution1/main.cpp:178:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2' (cg4002/solution1/main.cpp:182:17)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2' (cg4002/solution1/main.cpp:186:17)
INFO: [HLS 200-472] Inferring partial write operation for 'outputs' (cg4002/solution1/main.cpp:191:4)
INFO: [HLS 200-472] Inferring partial write operation for 'outputs' (cg4002/solution1/main.cpp:194:4)
Command         transform done; 7.43 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:43 ; elapsed = 00:05:44 . Memory (MB): peak = 1632.113 ; gain = 1227.754 ; free physical = 7427 ; free virtual = 9966
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 305.21 sec.
Command     elaborate done; 342.58 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'MLP_1' ...
Execute       ap_set_top_model MLP_1 
WARNING: [SYN 201-103] Legalizing function name 'dot_product.2' to 'dot_product_2'.
WARNING: [SYN 201-103] Legalizing function name 'dot_product.1' to 'dot_product_1'.
Execute       get_model_list MLP_1 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model MLP_1 
Execute       preproc_iomode -model dot_product 
Execute       preproc_iomode -model dot_product.1 
Execute       preproc_iomode -model dot_product.2 
Execute       get_model_list MLP_1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: dot_product.2 dot_product.1 dot_product MLP_1
INFO-FLOW: Configuring Module : dot_product.2 ...
Execute       set_default_model dot_product.2 
Execute       apply_spec_resource_limit dot_product.2 
INFO-FLOW: Configuring Module : dot_product.1 ...
Execute       set_default_model dot_product.1 
Execute       apply_spec_resource_limit dot_product.1 
INFO-FLOW: Configuring Module : dot_product ...
Execute       set_default_model dot_product 
Execute       apply_spec_resource_limit dot_product 
INFO-FLOW: Configuring Module : MLP_1 ...
Execute       set_default_model MLP_1 
Execute       apply_spec_resource_limit MLP_1 
INFO-FLOW: Model list for preprocess: dot_product.2 dot_product.1 dot_product MLP_1
INFO-FLOW: Preprocessing Module: dot_product.2 ...
Execute       set_default_model dot_product.2 
Execute       cdfg_preprocess -model dot_product.2 
Execute       rtl_gen_preprocess dot_product.2 
INFO-FLOW: Preprocessing Module: dot_product.1 ...
Execute       set_default_model dot_product.1 
Execute       cdfg_preprocess -model dot_product.1 
Execute       rtl_gen_preprocess dot_product.1 
INFO-FLOW: Preprocessing Module: dot_product ...
Execute       set_default_model dot_product 
Execute       cdfg_preprocess -model dot_product 
Execute       rtl_gen_preprocess dot_product 
INFO-FLOW: Preprocessing Module: MLP_1 ...
Execute       set_default_model MLP_1 
Execute       cdfg_preprocess -model MLP_1 
Execute       rtl_gen_preprocess MLP_1 
INFO-FLOW: Model list for synthesis: dot_product.2 dot_product.1 dot_product MLP_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dot_product.2 
Execute       schedule -model dot_product.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.22 sec.
INFO: [HLS 200-111]  Elapsed time: 349.45 seconds; current allocated memory: 279.818 MB.
Execute       syn_report -verbosereport -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.verbose.sched.rpt 
Command       syn_report done; 4.44 sec.
Execute       db_write -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.sched.adb -f 
Command       db_write done; 2.43 sec.
INFO-FLOW: Finish scheduling dot_product.2.
Execute       set_default_model dot_product.2 
Execute       bind -model dot_product.2 
BIND OPTION: model=dot_product.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.63 sec.
INFO: [HLS 200-111]  Elapsed time: 9.5 seconds; current allocated memory: 298.698 MB.
Execute       syn_report -verbosereport -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.verbose.bind.rpt 
Command       syn_report done; 2.65 sec.
Execute       db_write -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.bind.adb -f 
Command       db_write done; 2.02 sec.
INFO-FLOW: Finish binding dot_product.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dot_product.1 
Execute       schedule -model dot_product.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.94 sec.
INFO: [HLS 200-111]  Elapsed time: 10.62 seconds; current allocated memory: 310.258 MB.
Execute       syn_report -verbosereport -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.verbose.sched.rpt 
Command       syn_report done; 3.78 sec.
Execute       db_write -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.sched.adb -f 
Command       db_write done; 1.97 sec.
INFO-FLOW: Finish scheduling dot_product.1.
Execute       set_default_model dot_product.1 
Execute       bind -model dot_product.1 
BIND OPTION: model=dot_product.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.36 sec.
INFO: [HLS 200-111]  Elapsed time: 8.11 seconds; current allocated memory: 329.092 MB.
Execute       syn_report -verbosereport -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.verbose.bind.rpt 
Command       syn_report done; 3.1 sec.
Execute       db_write -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.bind.adb -f 
Command       db_write done; 2.01 sec.
INFO-FLOW: Finish binding dot_product.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dot_product 
Execute       schedule -model dot_product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.76 sec.
INFO: [HLS 200-111]  Elapsed time: 5.88 seconds; current allocated memory: 333.913 MB.
Execute       syn_report -verbosereport -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.verbose.sched.rpt 
Command       syn_report done; 0.51 sec.
Execute       db_write -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.sched.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling dot_product.
Execute       set_default_model dot_product 
Execute       bind -model dot_product 
BIND OPTION: model=dot_product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 349.706 MB.
Execute       syn_report -verbosereport -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.verbose.bind.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding dot_product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MLP_1 
Execute       schedule -model MLP_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 351.476 MB.
Execute       syn_report -verbosereport -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.verbose.sched.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_1.
Execute       set_default_model MLP_1 
Execute       bind -model MLP_1 
BIND OPTION: model=MLP_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 353.652 MB.
Execute       syn_report -verbosereport -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.verbose.bind.rpt 
Command       syn_report done; 0.53 sec.
Execute       db_write -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding MLP_1.
Execute       get_model_list MLP_1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dot_product.2 
Execute       rtl_gen_preprocess dot_product.1 
Execute       rtl_gen_preprocess dot_product 
Execute       rtl_gen_preprocess MLP_1 
INFO-FLOW: Model list for RTL generation: dot_product.2 dot_product.1 dot_product MLP_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dot_product.2 -vendor xilinx -mg_file /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'MLP_1_fadd_32ns_32ns_32_4_full_dsp_1' to 'MLP_1_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MLP_1_fmul_32ns_32ns_32_3_max_dsp_1' to 'MLP_1_fmul_32ns_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MLP_1_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MLP_1_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_2'.
Command       create_rtl_model done; 1.31 sec.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 374.077 MB.
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl dot_product.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/user/Desktop/CG4002/cg4002/solution1/syn/systemc/dot_product_2 -synmodules dot_product.2 dot_product.1 dot_product MLP_1 
Execute       gen_rtl dot_product.2 -style xilinx -f -lang vhdl -o /home/user/Desktop/CG4002/cg4002/solution1/syn/vhdl/dot_product_2 
Execute       gen_rtl dot_product.2 -style xilinx -f -lang vlog -o /home/user/Desktop/CG4002/cg4002/solution1/syn/verilog/dot_product_2 
Execute       syn_report -csynth -model dot_product.2 -o /home/user/Desktop/CG4002/cg4002/solution1/syn/report/dot_product_2_csynth.rpt 
Execute       syn_report -rtlxml -model dot_product.2 -o /home/user/Desktop/CG4002/cg4002/solution1/syn/report/dot_product_2_csynth.xml 
Execute       syn_report -verbosereport -model dot_product.2 -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.verbose.rpt 
Command       syn_report done; 3.18 sec.
Execute       db_write -model dot_product.2 -f -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.adb 
Command       db_write done; 2.17 sec.
Execute       gen_tb_info dot_product.2 -p /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dot_product.1 -vendor xilinx -mg_file /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'MLP_1_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MLP_1_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_1'.
Command       create_rtl_model done; 1.31 sec.
INFO: [HLS 200-111]  Elapsed time: 7.18 seconds; current allocated memory: 431.007 MB.
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl dot_product.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/user/Desktop/CG4002/cg4002/solution1/syn/systemc/dot_product_1 -synmodules dot_product.2 dot_product.1 dot_product MLP_1 
Execute       gen_rtl dot_product.1 -style xilinx -f -lang vhdl -o /home/user/Desktop/CG4002/cg4002/solution1/syn/vhdl/dot_product_1 
Execute       gen_rtl dot_product.1 -style xilinx -f -lang vlog -o /home/user/Desktop/CG4002/cg4002/solution1/syn/verilog/dot_product_1 
Execute       syn_report -csynth -model dot_product.1 -o /home/user/Desktop/CG4002/cg4002/solution1/syn/report/dot_product_1_csynth.rpt 
Execute       syn_report -rtlxml -model dot_product.1 -o /home/user/Desktop/CG4002/cg4002/solution1/syn/report/dot_product_1_csynth.xml 
Execute       syn_report -verbosereport -model dot_product.1 -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.verbose.rpt 
Command       syn_report done; 3.09 sec.
Execute       db_write -model dot_product.1 -f -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.adb 
Command       db_write done; 2.24 sec.
Execute       gen_tb_info dot_product.1 -p /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dot_product -vendor xilinx -mg_file /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'MLP_1_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MLP_1_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product'.
INFO: [HLS 200-111]  Elapsed time: 5.92 seconds; current allocated memory: 471.537 MB.
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl dot_product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/user/Desktop/CG4002/cg4002/solution1/syn/systemc/dot_product -synmodules dot_product.2 dot_product.1 dot_product MLP_1 
Execute       gen_rtl dot_product -style xilinx -f -lang vhdl -o /home/user/Desktop/CG4002/cg4002/solution1/syn/vhdl/dot_product 
Execute       gen_rtl dot_product -style xilinx -f -lang vlog -o /home/user/Desktop/CG4002/cg4002/solution1/syn/verilog/dot_product 
Execute       syn_report -csynth -model dot_product -o /home/user/Desktop/CG4002/cg4002/solution1/syn/report/dot_product_csynth.rpt 
Execute       syn_report -rtlxml -model dot_product -o /home/user/Desktop/CG4002/cg4002/solution1/syn/report/dot_product_csynth.xml 
Execute       syn_report -verbosereport -model dot_product -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.verbose.rpt 
Command       syn_report done; 0.42 sec.
Execute       db_write -model dot_product -f -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.adb 
Command       db_write done; 0.33 sec.
Execute       gen_tb_info dot_product -p /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MLP_1 -vendor xilinx -mg_file /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'MLP_1/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MLP_1/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MLP_1/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MLP_1/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'MLP_1' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'MLP_1_hidden1_matrix' to 'MLP_1_hidden1_matdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MLP_1_hidden2_matrix' to 'MLP_1_hidden2_mateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MLP_1_outputs_matrix' to 'MLP_1_outputs_matfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MLP_1_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'MLP_1_faddfsub_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MLP_1_fdiv_32ns_32ns_32_9_1' to 'MLP_1_fdiv_32ns_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MLP_1_fcmp_32ns_32ns_1_2_1' to 'MLP_1_fcmp_32ns_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MLP_1_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MLP_1_faddfsub_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MLP_1_fcmp_32ns_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MLP_1_fdiv_32ns_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MLP_1_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 484.782 MB.
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl MLP_1 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/user/Desktop/CG4002/cg4002/solution1/syn/systemc/MLP_1 -synmodules dot_product.2 dot_product.1 dot_product MLP_1 
Execute       gen_rtl MLP_1 -istop -style xilinx -f -lang vhdl -o /home/user/Desktop/CG4002/cg4002/solution1/syn/vhdl/MLP_1 
Command       gen_rtl done; 0.13 sec.
Execute       gen_rtl MLP_1 -istop -style xilinx -f -lang vlog -o /home/user/Desktop/CG4002/cg4002/solution1/syn/verilog/MLP_1 
Execute       syn_report -csynth -model MLP_1 -o /home/user/Desktop/CG4002/cg4002/solution1/syn/report/MLP_1_csynth.rpt 
Execute       syn_report -rtlxml -model MLP_1 -o /home/user/Desktop/CG4002/cg4002/solution1/syn/report/MLP_1_csynth.xml 
Execute       syn_report -verbosereport -model MLP_1 -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.verbose.rpt 
Command       syn_report done; 0.6 sec.
Execute       db_write -model MLP_1 -f -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.adb 
Command       db_write done; 0.36 sec.
Execute       gen_tb_info MLP_1 -p /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1 
Execute       export_constraint_db -f -tool general -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.constraint.tcl 
Execute       syn_report -designview -model MLP_1 -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.design.xml 
Command       syn_report done; 0.23 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model MLP_1 -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model MLP_1 -o /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks MLP_1 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain MLP_1 
INFO-FLOW: Model list for RTL component generation: dot_product.2 dot_product.1 dot_product MLP_1
INFO-FLOW: Handling components in module [dot_product_2] ... 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.compgen.tcl 
INFO-FLOW: Found component MLP_1_fadd_32ns_3bkb.
INFO-FLOW: Append model MLP_1_fadd_32ns_3bkb
INFO-FLOW: Found component MLP_1_fmul_32ns_3cud.
INFO-FLOW: Append model MLP_1_fmul_32ns_3cud
INFO-FLOW: Handling components in module [dot_product_1] ... 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.compgen.tcl 
INFO-FLOW: Handling components in module [dot_product] ... 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_1] ... 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.compgen.tcl 
INFO-FLOW: Found component MLP_1_faddfsub_32g8j.
INFO-FLOW: Append model MLP_1_faddfsub_32g8j
INFO-FLOW: Found component MLP_1_fdiv_32ns_3hbi.
INFO-FLOW: Append model MLP_1_fdiv_32ns_3hbi
INFO-FLOW: Found component MLP_1_fcmp_32ns_3ibs.
INFO-FLOW: Append model MLP_1_fcmp_32ns_3ibs
INFO-FLOW: Found component MLP_1_inputs.
INFO-FLOW: Append model MLP_1_inputs
INFO-FLOW: Found component MLP_1_outputs.
INFO-FLOW: Append model MLP_1_outputs
INFO-FLOW: Found component MLP_1_hidden1_matdEe.
INFO-FLOW: Append model MLP_1_hidden1_matdEe
INFO-FLOW: Found component MLP_1_outputs_matfYi.
INFO-FLOW: Append model MLP_1_outputs_matfYi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model dot_product_2
INFO-FLOW: Append model dot_product_1
INFO-FLOW: Append model dot_product
INFO-FLOW: Append model MLP_1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: MLP_1_fadd_32ns_3bkb MLP_1_fmul_32ns_3cud MLP_1_faddfsub_32g8j MLP_1_fdiv_32ns_3hbi MLP_1_fcmp_32ns_3ibs MLP_1_inputs MLP_1_outputs MLP_1_hidden1_matdEe MLP_1_outputs_matfYi regslice_core dot_product_2 dot_product_1 dot_product MLP_1
INFO-FLOW: To file: write model MLP_1_fadd_32ns_3bkb
INFO-FLOW: To file: write model MLP_1_fmul_32ns_3cud
INFO-FLOW: To file: write model MLP_1_faddfsub_32g8j
INFO-FLOW: To file: write model MLP_1_fdiv_32ns_3hbi
INFO-FLOW: To file: write model MLP_1_fcmp_32ns_3ibs
INFO-FLOW: To file: write model MLP_1_inputs
INFO-FLOW: To file: write model MLP_1_outputs
INFO-FLOW: To file: write model MLP_1_hidden1_matdEe
INFO-FLOW: To file: write model MLP_1_outputs_matfYi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model dot_product_2
INFO-FLOW: To file: write model dot_product_1
INFO-FLOW: To file: write model dot_product
INFO-FLOW: To file: write model MLP_1
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model MLP_1 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/user/Desktop/CG4002/cg4002/solution1
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.compgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.compgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MLP_1_inputs_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MLP_1_outputs_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MLP_1_hidden1_matdEe_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MLP_1_outputs_matfYi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/user/Desktop/CG4002/cg4002/solution1
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=MLP_1 xml_exists=0
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.compgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.compgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.compgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.compgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.compgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.compgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.compgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.compgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.constraint.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=14 #gSsdmPorts=8
Execute       source /home/user/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.compgen.dataonly.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.constraint.tcl 
Execute       sc_get_clocks MLP_1 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/impl/misc/MLP_1_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/impl/misc/MLP_1_ap_faddfsub_2_full_dsp_32_ip.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/impl/misc/MLP_1_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/impl/misc/MLP_1_ap_fdiv_7_no_dsp_32_ip.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/impl/misc/MLP_1_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.tbgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.tbgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.tbgen.tcl 
Execute       source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:40 ; elapsed = 00:06:44 . Memory (MB): peak = 1632.113 ; gain = 1227.754 ; free physical = 7059 ; free virtual = 9724
INFO: [VHDL 208-304] Generating VHDL RTL for MLP_1.
INFO: [VLOG 209-307] Generating Verilog RTL for MLP_1.
Command     autosyn done; 60.14 sec.
Command   csynth_design done; 402.72 sec.
Command ap_source done; 404.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/user/Desktop/CG4002/cg4002/solution1 opened at Mon Mar 29 17:28:45 +08 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Command       ap_part_info done; 0.76 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.84 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.95 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=MLP_1 xml_exists=1
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.compgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.compgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.compgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.compgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.compgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_2.compgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product_1.compgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/dot_product.compgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.compgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.constraint.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/user/Desktop/CG4002/cg4002/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/user/Desktop/CG4002/cg4002/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=MLP_1
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=MLP_1
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.rtl_wrap.cfg.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.constraint.tcl 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/MLP_1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/user/Desktop/CG4002/cg4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/user/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/user/Desktop/CG4002/cg4002/solution1/impl/ip/pack.sh
Command   export_design done; 25.4 sec.
Command ap_source done; 26.36 sec.
Execute cleanup_all 
