<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="erm1513187212132" xml:lang="en-us">
	<title class="- topic/title ">TRCVMIDCCTLR0, Virtual context identifier Comparator Control Register 0 </title>
	<shortdesc class="- topic/shortdesc ">The TRCVMIDCCTLR0 contains the Virtual machine identifier mask value for
		the TRCVMIDCVR0 register.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">The TRCVMIDCCTLR0 is a 32-bit register.</p>
			<fig class="- topic/fig ">
				<title class="- topic/title ">TRCVMIDCCTLR0 bit assignments</title>
				<image class="- topic/image " href="lau1443703242414.svg" placement="inline">
					<alt class="- topic/alt ">TRCVMIDCCTRL0  bit assignments</alt>
				</image>
			</fig>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [31:4]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">COMP0, [3:0]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Controls the mask value that the trace unit applies to TRCVMIDCVR0. Each
							bit in this field corresponds to a byte in TRCVMIDCVR0. When a bit
							is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
								<dd class="- topic/dd ">The trace unit includes the relevant byte in TRCVMIDCVR0 when it
									performs the Virtual context ID comparison.</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
								<dd class="- topic/dd ">The trace unit ignores the relevant byte in TRCVMIDCVR0 when it performs
									the Virtual context ID comparison.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
			</dl>
			<p class="- topic/p ">Bit fields and details not provided in this description are
				architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
			<p class="- topic/p ">The TRCVMIDCCTLR0 can be accessed through the external <term keyref="debuginterface">debug interface</term>, offset
					<codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">688</ph></codeph>.</p>
		</section>
	</refbody>
</reference>
