\doxysubsubsubsection{UART Hardware Flow Control}
\hypertarget{group__UART__Hardware__Flow__Control}{}\label{group__UART__Hardware__Flow__Control}\index{UART Hardware Flow Control@{UART Hardware Flow Control}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__UART__Hardware__Flow__Control_gae0569001c06b7760cd38c481f84116cf}\label{group__UART__Hardware__Flow__Control_gae0569001c06b7760cd38c481f84116cf} 
\#define {\bfseries UART\+\_\+\+HWCONTROL\+\_\+\+NONE}~0x00000000U
\item 
\Hypertarget{group__UART__Hardware__Flow__Control_ga6d5dad09c6abf30f252084ba0f8c0b7d}\label{group__UART__Hardware__Flow__Control_ga6d5dad09c6abf30f252084ba0f8c0b7d} 
\#define {\bfseries UART\+\_\+\+HWCONTROL\+\_\+\+RTS}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}})
\item 
\Hypertarget{group__UART__Hardware__Flow__Control_ga352f517245986e3b86bc75f8472c51ea}\label{group__UART__Hardware__Flow__Control_ga352f517245986e3b86bc75f8472c51ea} 
\#define {\bfseries UART\+\_\+\+HWCONTROL\+\_\+\+CTS}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}})
\item 
\Hypertarget{group__UART__Hardware__Flow__Control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73}\label{group__UART__Hardware__Flow__Control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73} 
\#define {\bfseries UART\+\_\+\+HWCONTROL\+\_\+\+RTS\+\_\+\+CTS}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
