/*
 * Copyright (c) 2024 Tenstorrent AI ULC
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "tenstorrent,rocket-smc";
	model = "tenstorrent,rocket-smc";

	clocks {
		pclk: pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <1500000000>;
			compatible = "fixed-clock";
		};
	};

	cpus: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <32>;
			d-cache-size = <4096>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <16>;
			i-cache-block-size = <64>;
			i-cache-sets = <32>;
			i-cache-size = <4096>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv57";
			next-level-cache = <&ram0 &rom>;
			reg = <0x0>;
			riscv,isa = "rv64imafdczicond_zicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			cpu0_intc: interrupt-controller {
				#address-cells = <0>;
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		cpu@1 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <32>;
			d-cache-size = <4096>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <16>;
			i-cache-block-size = <64>;
			i-cache-sets = <32>;
			i-cache-size = <4096>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv57";
			next-level-cache = <&ram0 &rom>;
			reg = <0x1>;
			riscv,isa = "rv64imafdczicond_zicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			cpu1_intc: interrupt-controller {
				#address-cells = <0>;
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		cpu@2 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <32>;
			d-cache-size = <4096>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <16>;
			i-cache-block-size = <64>;
			i-cache-sets = <32>;
			i-cache-size = <4096>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv57";
			next-level-cache = <&ram0 &rom>;
			reg = <0x2>;
			riscv,isa = "rv64imafdczicond_zicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			cpu2_intc: interrupt-controller {
				#address-cells = <0>;
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		cpu@3 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <32>;
			d-cache-size = <4096>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <16>;
			i-cache-block-size = <64>;
			i-cache-sets = <32>;
			i-cache-size = <4096>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv57";
			next-level-cache = <&ram0 &rom>;
			reg = <0x3>;
			riscv,isa = "rv64imafdczicond_zicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			cpu3_intc: interrupt-controller {
				#address-cells = <0>;
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	/* note: ram0-ram7 are separated into 128KB regions */
	ram0: memory@c0060000 {
		device_type = "memory";
		reg = <0x0 0xc0060000 0x0 0x100000>;
	};
	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "tenstorrent,rocket0-soc", "simple-bus";
		ranges;
		clint: clint@c8000000 {
			compatible = "sifive,clint0";
			interrupts-extended = <&cpu0_intc 3 &cpu0_intc 7 &cpu1_intc 3
					&cpu1_intc 7 &cpu2_intc 3 &cpu2_intc 7
					&cpu3_intc 3 &cpu3_intc 7>;
			reg = <0x0 0xc8000000 0x0 0x10000>;
			reg-names = "control";
		};
		uart0: uart@c000a000 {
			compatible = "ns16550";
			reg-shift = <2>;
			interrupts = <147 1>;
			interrupt-parent = <&plic>;
			reg = <0x0 0xc000a000 0x0 0x1000>;
			status = "disabled";
		};
		uart1: uart@c000a400 {
			compatible = "ns16550";
			reg-shift = <2>;
			interrupts = <148 1>;
			interrupt-parent = <&plic>;
			reg = <0x0 0xc000a400 0x0 0x1000>;
			status = "disabled";
		};
		uart2: uart@c000a800 {
			compatible = "ns16550";
			reg-shift = <2>;
			interrupts = <149 1>;
			interrupt-parent = <&plic>;
			reg = <0x0 0xc000a800 0x0 0x1000>;
			status = "disabled";
		};
		uart3: uart@c000ac00 {
			compatible = "ns16550";
			reg-shift = <2>;
			interrupts = <150 1>;
			interrupt-parent = <&plic>;
			reg = <0x0 0xc000ac00 0x0 0x1000>;
			status = "disabled";
		};
		/* Split GPIO across 3 banks- we have 72 gpio in total */
		/* GPIO bank 0: GPIO 0-31 */
		gpio0: gpio@c0004000 {
			compatible = "tenstorrent,grendel-gpio";
			reg = <0x0 0xc0004000 0x0 0x200>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <32>;
		};
		/* GPIO bank 1: GPIO 32-63 */
		gpio1: gpio@c0004200 {
			compatible = "tenstorrent,grendel-gpio";
			reg = <0x0 0xc0004200 0x0 0x200>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <32>;
		};
		/* GPIO bank 2: GPIO 64-71 */
		gpio2: gpio@c0004400 {
			compatible = "tenstorrent,grendel-gpio";
			reg = <0x0 0xc0004400 0x0 0x200>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
		};
		mtimer: timer@c800bff8 {
			compatible = "riscv,machine-timer";
			interrupts-extended = <&cpu0_intc 7 &cpu0_intc 7>;
			reg = <0x0 0xc800bff8 0x0 0x8 0x0 0xc8004000 0x0 0x8>;
			reg-names = "mtime", "mtimecmp";
		};
		plic: interrupt-controller@c4000000 {
			#address-cells = <0>;
			#interrupt-cells = <2>;
			compatible = "sifive,plic-1.0.0";
			interrupt-controller;
			interrupts-extended = <&cpu0_intc 11 &cpu0_intc 9
						&cpu1_intc 11 &cpu1_intc 9
						&cpu2_intc 11 &cpu2_intc 9
						&cpu3_intc 11 &cpu3_intc 9>;
			reg = <0x0 0xc4000000 0x0 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <198>;
		};
		rom: rom@c0040000 {
			compatible = "sifive,rom0";
			reg = <0x0 0xc0040000 0x0 0x8000>;
			reg-names = "mem";
		};
		wdt0: wdt@c0000000 {
			clocks = <&pclk>;
			compatible = "sifive,wdt";
			interrupt-parent = <&plic>;
			interrupts = <195 1>;
			reg = <0x0 0xc0000000 0x0 0x400>;
			reg-names = "control";
		};
		wdt1: wdt@c0000400 {
			clocks = <&pclk>;
			compatible = "sifive,wdt";
			interrupt-parent = <&plic>;
			interrupts = <196 1>;
			reg = <0x0 0xc0000400 0x0 0x400>;
			reg-names = "control";
		};
		wdt2: wdt@c0000800 {
			clocks = <&pclk>;
			compatible = "sifive,wdt";
			interrupt-parent = <&plic>;
			interrupts = <197 1>;
			reg = <0x0 0xc0000800 0x0 0x400>;
			reg-names = "control";
		};
		wdt3: wdt@c0000c00 {
			clocks = <&pclk>;
			compatible = "sifive,wdt";
			interrupt-parent = <&plic>;
			interrupts = <198 1>;
			reg = <0x0 0xc0000c00 0x0 0x400>;
			reg-names = "control";
		};
	};
};
