
Module3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067f8  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08006990  08006990  00016990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069e0  080069e0  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  080069e0  080069e0  000169e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080069e8  080069e8  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069e8  080069e8  000169e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080069ec  080069ec  000169ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080069f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ac  20000090  08006a7c  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  08006a7c  0002043c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001092b  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000207f  00000000  00000000  000309e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  00032a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f18  00000000  00000000  00033a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e85  00000000  00000000  00034928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011168  00000000  00000000  0004b7ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000917d1  00000000  00000000  0005c915  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ee0e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004784  00000000  00000000  000ee13c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000090 	.word	0x20000090
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08006978 	.word	0x08006978

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000094 	.word	0x20000094
 80001d4:	08006978 	.word	0x08006978

080001d8 <__aeabi_frsub>:
 80001d8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__addsf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_fsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080001e4 <__addsf3>:
 80001e4:	0042      	lsls	r2, r0, #1
 80001e6:	bf1f      	itttt	ne
 80001e8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80001ec:	ea92 0f03 	teqne	r2, r3
 80001f0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001f4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001f8:	d06a      	beq.n	80002d0 <__addsf3+0xec>
 80001fa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001fe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000202:	bfc1      	itttt	gt
 8000204:	18d2      	addgt	r2, r2, r3
 8000206:	4041      	eorgt	r1, r0
 8000208:	4048      	eorgt	r0, r1
 800020a:	4041      	eorgt	r1, r0
 800020c:	bfb8      	it	lt
 800020e:	425b      	neglt	r3, r3
 8000210:	2b19      	cmp	r3, #25
 8000212:	bf88      	it	hi
 8000214:	4770      	bxhi	lr
 8000216:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800021a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800021e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000222:	bf18      	it	ne
 8000224:	4240      	negne	r0, r0
 8000226:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800022a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800022e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000232:	bf18      	it	ne
 8000234:	4249      	negne	r1, r1
 8000236:	ea92 0f03 	teq	r2, r3
 800023a:	d03f      	beq.n	80002bc <__addsf3+0xd8>
 800023c:	f1a2 0201 	sub.w	r2, r2, #1
 8000240:	fa41 fc03 	asr.w	ip, r1, r3
 8000244:	eb10 000c 	adds.w	r0, r0, ip
 8000248:	f1c3 0320 	rsb	r3, r3, #32
 800024c:	fa01 f103 	lsl.w	r1, r1, r3
 8000250:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000254:	d502      	bpl.n	800025c <__addsf3+0x78>
 8000256:	4249      	negs	r1, r1
 8000258:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800025c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000260:	d313      	bcc.n	800028a <__addsf3+0xa6>
 8000262:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000266:	d306      	bcc.n	8000276 <__addsf3+0x92>
 8000268:	0840      	lsrs	r0, r0, #1
 800026a:	ea4f 0131 	mov.w	r1, r1, rrx
 800026e:	f102 0201 	add.w	r2, r2, #1
 8000272:	2afe      	cmp	r2, #254	; 0xfe
 8000274:	d251      	bcs.n	800031a <__addsf3+0x136>
 8000276:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800027a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800027e:	bf08      	it	eq
 8000280:	f020 0001 	biceq.w	r0, r0, #1
 8000284:	ea40 0003 	orr.w	r0, r0, r3
 8000288:	4770      	bx	lr
 800028a:	0049      	lsls	r1, r1, #1
 800028c:	eb40 0000 	adc.w	r0, r0, r0
 8000290:	3a01      	subs	r2, #1
 8000292:	bf28      	it	cs
 8000294:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000298:	d2ed      	bcs.n	8000276 <__addsf3+0x92>
 800029a:	fab0 fc80 	clz	ip, r0
 800029e:	f1ac 0c08 	sub.w	ip, ip, #8
 80002a2:	ebb2 020c 	subs.w	r2, r2, ip
 80002a6:	fa00 f00c 	lsl.w	r0, r0, ip
 80002aa:	bfaa      	itet	ge
 80002ac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002b0:	4252      	neglt	r2, r2
 80002b2:	4318      	orrge	r0, r3
 80002b4:	bfbc      	itt	lt
 80002b6:	40d0      	lsrlt	r0, r2
 80002b8:	4318      	orrlt	r0, r3
 80002ba:	4770      	bx	lr
 80002bc:	f092 0f00 	teq	r2, #0
 80002c0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80002c4:	bf06      	itte	eq
 80002c6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80002ca:	3201      	addeq	r2, #1
 80002cc:	3b01      	subne	r3, #1
 80002ce:	e7b5      	b.n	800023c <__addsf3+0x58>
 80002d0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80002d8:	bf18      	it	ne
 80002da:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002de:	d021      	beq.n	8000324 <__addsf3+0x140>
 80002e0:	ea92 0f03 	teq	r2, r3
 80002e4:	d004      	beq.n	80002f0 <__addsf3+0x10c>
 80002e6:	f092 0f00 	teq	r2, #0
 80002ea:	bf08      	it	eq
 80002ec:	4608      	moveq	r0, r1
 80002ee:	4770      	bx	lr
 80002f0:	ea90 0f01 	teq	r0, r1
 80002f4:	bf1c      	itt	ne
 80002f6:	2000      	movne	r0, #0
 80002f8:	4770      	bxne	lr
 80002fa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80002fe:	d104      	bne.n	800030a <__addsf3+0x126>
 8000300:	0040      	lsls	r0, r0, #1
 8000302:	bf28      	it	cs
 8000304:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000308:	4770      	bx	lr
 800030a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800030e:	bf3c      	itt	cc
 8000310:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000314:	4770      	bxcc	lr
 8000316:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800031a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800031e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000322:	4770      	bx	lr
 8000324:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000328:	bf16      	itet	ne
 800032a:	4608      	movne	r0, r1
 800032c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000330:	4601      	movne	r1, r0
 8000332:	0242      	lsls	r2, r0, #9
 8000334:	bf06      	itte	eq
 8000336:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800033a:	ea90 0f01 	teqeq	r0, r1
 800033e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000342:	4770      	bx	lr

08000344 <__aeabi_ui2f>:
 8000344:	f04f 0300 	mov.w	r3, #0
 8000348:	e004      	b.n	8000354 <__aeabi_i2f+0x8>
 800034a:	bf00      	nop

0800034c <__aeabi_i2f>:
 800034c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000350:	bf48      	it	mi
 8000352:	4240      	negmi	r0, r0
 8000354:	ea5f 0c00 	movs.w	ip, r0
 8000358:	bf08      	it	eq
 800035a:	4770      	bxeq	lr
 800035c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000360:	4601      	mov	r1, r0
 8000362:	f04f 0000 	mov.w	r0, #0
 8000366:	e01c      	b.n	80003a2 <__aeabi_l2f+0x2a>

08000368 <__aeabi_ul2f>:
 8000368:	ea50 0201 	orrs.w	r2, r0, r1
 800036c:	bf08      	it	eq
 800036e:	4770      	bxeq	lr
 8000370:	f04f 0300 	mov.w	r3, #0
 8000374:	e00a      	b.n	800038c <__aeabi_l2f+0x14>
 8000376:	bf00      	nop

08000378 <__aeabi_l2f>:
 8000378:	ea50 0201 	orrs.w	r2, r0, r1
 800037c:	bf08      	it	eq
 800037e:	4770      	bxeq	lr
 8000380:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000384:	d502      	bpl.n	800038c <__aeabi_l2f+0x14>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	ea5f 0c01 	movs.w	ip, r1
 8000390:	bf02      	ittt	eq
 8000392:	4684      	moveq	ip, r0
 8000394:	4601      	moveq	r1, r0
 8000396:	2000      	moveq	r0, #0
 8000398:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800039c:	bf08      	it	eq
 800039e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003a2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003a6:	fabc f28c 	clz	r2, ip
 80003aa:	3a08      	subs	r2, #8
 80003ac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003b0:	db10      	blt.n	80003d4 <__aeabi_l2f+0x5c>
 80003b2:	fa01 fc02 	lsl.w	ip, r1, r2
 80003b6:	4463      	add	r3, ip
 80003b8:	fa00 fc02 	lsl.w	ip, r0, r2
 80003bc:	f1c2 0220 	rsb	r2, r2, #32
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003c4:	fa20 f202 	lsr.w	r2, r0, r2
 80003c8:	eb43 0002 	adc.w	r0, r3, r2
 80003cc:	bf08      	it	eq
 80003ce:	f020 0001 	biceq.w	r0, r0, #1
 80003d2:	4770      	bx	lr
 80003d4:	f102 0220 	add.w	r2, r2, #32
 80003d8:	fa01 fc02 	lsl.w	ip, r1, r2
 80003dc:	f1c2 0220 	rsb	r2, r2, #32
 80003e0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80003e4:	fa21 f202 	lsr.w	r2, r1, r2
 80003e8:	eb43 0002 	adc.w	r0, r3, r2
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003f2:	4770      	bx	lr

080003f4 <__aeabi_uldivmod>:
 80003f4:	b953      	cbnz	r3, 800040c <__aeabi_uldivmod+0x18>
 80003f6:	b94a      	cbnz	r2, 800040c <__aeabi_uldivmod+0x18>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	bf08      	it	eq
 80003fc:	2800      	cmpeq	r0, #0
 80003fe:	bf1c      	itt	ne
 8000400:	f04f 31ff 	movne.w	r1, #4294967295
 8000404:	f04f 30ff 	movne.w	r0, #4294967295
 8000408:	f000 b96e 	b.w	80006e8 <__aeabi_idiv0>
 800040c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000410:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000414:	f000 f806 	bl	8000424 <__udivmoddi4>
 8000418:	f8dd e004 	ldr.w	lr, [sp, #4]
 800041c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000420:	b004      	add	sp, #16
 8000422:	4770      	bx	lr

08000424 <__udivmoddi4>:
 8000424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000428:	9d08      	ldr	r5, [sp, #32]
 800042a:	4604      	mov	r4, r0
 800042c:	468c      	mov	ip, r1
 800042e:	2b00      	cmp	r3, #0
 8000430:	f040 8083 	bne.w	800053a <__udivmoddi4+0x116>
 8000434:	428a      	cmp	r2, r1
 8000436:	4617      	mov	r7, r2
 8000438:	d947      	bls.n	80004ca <__udivmoddi4+0xa6>
 800043a:	fab2 f282 	clz	r2, r2
 800043e:	b142      	cbz	r2, 8000452 <__udivmoddi4+0x2e>
 8000440:	f1c2 0020 	rsb	r0, r2, #32
 8000444:	fa24 f000 	lsr.w	r0, r4, r0
 8000448:	4091      	lsls	r1, r2
 800044a:	4097      	lsls	r7, r2
 800044c:	ea40 0c01 	orr.w	ip, r0, r1
 8000450:	4094      	lsls	r4, r2
 8000452:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000456:	0c23      	lsrs	r3, r4, #16
 8000458:	fbbc f6f8 	udiv	r6, ip, r8
 800045c:	fa1f fe87 	uxth.w	lr, r7
 8000460:	fb08 c116 	mls	r1, r8, r6, ip
 8000464:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000468:	fb06 f10e 	mul.w	r1, r6, lr
 800046c:	4299      	cmp	r1, r3
 800046e:	d909      	bls.n	8000484 <__udivmoddi4+0x60>
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	f106 30ff 	add.w	r0, r6, #4294967295
 8000476:	f080 8119 	bcs.w	80006ac <__udivmoddi4+0x288>
 800047a:	4299      	cmp	r1, r3
 800047c:	f240 8116 	bls.w	80006ac <__udivmoddi4+0x288>
 8000480:	3e02      	subs	r6, #2
 8000482:	443b      	add	r3, r7
 8000484:	1a5b      	subs	r3, r3, r1
 8000486:	b2a4      	uxth	r4, r4
 8000488:	fbb3 f0f8 	udiv	r0, r3, r8
 800048c:	fb08 3310 	mls	r3, r8, r0, r3
 8000490:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000494:	fb00 fe0e 	mul.w	lr, r0, lr
 8000498:	45a6      	cmp	lr, r4
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x8c>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 33ff 	add.w	r3, r0, #4294967295
 80004a2:	f080 8105 	bcs.w	80006b0 <__udivmoddi4+0x28c>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8102 	bls.w	80006b0 <__udivmoddi4+0x28c>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004b4:	eba4 040e 	sub.w	r4, r4, lr
 80004b8:	2600      	movs	r6, #0
 80004ba:	b11d      	cbz	r5, 80004c4 <__udivmoddi4+0xa0>
 80004bc:	40d4      	lsrs	r4, r2
 80004be:	2300      	movs	r3, #0
 80004c0:	e9c5 4300 	strd	r4, r3, [r5]
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	b902      	cbnz	r2, 80004ce <__udivmoddi4+0xaa>
 80004cc:	deff      	udf	#255	; 0xff
 80004ce:	fab2 f282 	clz	r2, r2
 80004d2:	2a00      	cmp	r2, #0
 80004d4:	d150      	bne.n	8000578 <__udivmoddi4+0x154>
 80004d6:	1bcb      	subs	r3, r1, r7
 80004d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004dc:	fa1f f887 	uxth.w	r8, r7
 80004e0:	2601      	movs	r6, #1
 80004e2:	fbb3 fcfe 	udiv	ip, r3, lr
 80004e6:	0c21      	lsrs	r1, r4, #16
 80004e8:	fb0e 331c 	mls	r3, lr, ip, r3
 80004ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004f0:	fb08 f30c 	mul.w	r3, r8, ip
 80004f4:	428b      	cmp	r3, r1
 80004f6:	d907      	bls.n	8000508 <__udivmoddi4+0xe4>
 80004f8:	1879      	adds	r1, r7, r1
 80004fa:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0xe2>
 8000500:	428b      	cmp	r3, r1
 8000502:	f200 80e9 	bhi.w	80006d8 <__udivmoddi4+0x2b4>
 8000506:	4684      	mov	ip, r0
 8000508:	1ac9      	subs	r1, r1, r3
 800050a:	b2a3      	uxth	r3, r4
 800050c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000510:	fb0e 1110 	mls	r1, lr, r0, r1
 8000514:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000518:	fb08 f800 	mul.w	r8, r8, r0
 800051c:	45a0      	cmp	r8, r4
 800051e:	d907      	bls.n	8000530 <__udivmoddi4+0x10c>
 8000520:	193c      	adds	r4, r7, r4
 8000522:	f100 33ff 	add.w	r3, r0, #4294967295
 8000526:	d202      	bcs.n	800052e <__udivmoddi4+0x10a>
 8000528:	45a0      	cmp	r8, r4
 800052a:	f200 80d9 	bhi.w	80006e0 <__udivmoddi4+0x2bc>
 800052e:	4618      	mov	r0, r3
 8000530:	eba4 0408 	sub.w	r4, r4, r8
 8000534:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000538:	e7bf      	b.n	80004ba <__udivmoddi4+0x96>
 800053a:	428b      	cmp	r3, r1
 800053c:	d909      	bls.n	8000552 <__udivmoddi4+0x12e>
 800053e:	2d00      	cmp	r5, #0
 8000540:	f000 80b1 	beq.w	80006a6 <__udivmoddi4+0x282>
 8000544:	2600      	movs	r6, #0
 8000546:	e9c5 0100 	strd	r0, r1, [r5]
 800054a:	4630      	mov	r0, r6
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	fab3 f683 	clz	r6, r3
 8000556:	2e00      	cmp	r6, #0
 8000558:	d14a      	bne.n	80005f0 <__udivmoddi4+0x1cc>
 800055a:	428b      	cmp	r3, r1
 800055c:	d302      	bcc.n	8000564 <__udivmoddi4+0x140>
 800055e:	4282      	cmp	r2, r0
 8000560:	f200 80b8 	bhi.w	80006d4 <__udivmoddi4+0x2b0>
 8000564:	1a84      	subs	r4, r0, r2
 8000566:	eb61 0103 	sbc.w	r1, r1, r3
 800056a:	2001      	movs	r0, #1
 800056c:	468c      	mov	ip, r1
 800056e:	2d00      	cmp	r5, #0
 8000570:	d0a8      	beq.n	80004c4 <__udivmoddi4+0xa0>
 8000572:	e9c5 4c00 	strd	r4, ip, [r5]
 8000576:	e7a5      	b.n	80004c4 <__udivmoddi4+0xa0>
 8000578:	f1c2 0320 	rsb	r3, r2, #32
 800057c:	fa20 f603 	lsr.w	r6, r0, r3
 8000580:	4097      	lsls	r7, r2
 8000582:	fa01 f002 	lsl.w	r0, r1, r2
 8000586:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800058a:	40d9      	lsrs	r1, r3
 800058c:	4330      	orrs	r0, r6
 800058e:	0c03      	lsrs	r3, r0, #16
 8000590:	fbb1 f6fe 	udiv	r6, r1, lr
 8000594:	fa1f f887 	uxth.w	r8, r7
 8000598:	fb0e 1116 	mls	r1, lr, r6, r1
 800059c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005a0:	fb06 f108 	mul.w	r1, r6, r8
 80005a4:	4299      	cmp	r1, r3
 80005a6:	fa04 f402 	lsl.w	r4, r4, r2
 80005aa:	d909      	bls.n	80005c0 <__udivmoddi4+0x19c>
 80005ac:	18fb      	adds	r3, r7, r3
 80005ae:	f106 3cff 	add.w	ip, r6, #4294967295
 80005b2:	f080 808d 	bcs.w	80006d0 <__udivmoddi4+0x2ac>
 80005b6:	4299      	cmp	r1, r3
 80005b8:	f240 808a 	bls.w	80006d0 <__udivmoddi4+0x2ac>
 80005bc:	3e02      	subs	r6, #2
 80005be:	443b      	add	r3, r7
 80005c0:	1a5b      	subs	r3, r3, r1
 80005c2:	b281      	uxth	r1, r0
 80005c4:	fbb3 f0fe 	udiv	r0, r3, lr
 80005c8:	fb0e 3310 	mls	r3, lr, r0, r3
 80005cc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005d0:	fb00 f308 	mul.w	r3, r0, r8
 80005d4:	428b      	cmp	r3, r1
 80005d6:	d907      	bls.n	80005e8 <__udivmoddi4+0x1c4>
 80005d8:	1879      	adds	r1, r7, r1
 80005da:	f100 3cff 	add.w	ip, r0, #4294967295
 80005de:	d273      	bcs.n	80006c8 <__udivmoddi4+0x2a4>
 80005e0:	428b      	cmp	r3, r1
 80005e2:	d971      	bls.n	80006c8 <__udivmoddi4+0x2a4>
 80005e4:	3802      	subs	r0, #2
 80005e6:	4439      	add	r1, r7
 80005e8:	1acb      	subs	r3, r1, r3
 80005ea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80005ee:	e778      	b.n	80004e2 <__udivmoddi4+0xbe>
 80005f0:	f1c6 0c20 	rsb	ip, r6, #32
 80005f4:	fa03 f406 	lsl.w	r4, r3, r6
 80005f8:	fa22 f30c 	lsr.w	r3, r2, ip
 80005fc:	431c      	orrs	r4, r3
 80005fe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000602:	fa01 f306 	lsl.w	r3, r1, r6
 8000606:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800060a:	fa21 f10c 	lsr.w	r1, r1, ip
 800060e:	431f      	orrs	r7, r3
 8000610:	0c3b      	lsrs	r3, r7, #16
 8000612:	fbb1 f9fe 	udiv	r9, r1, lr
 8000616:	fa1f f884 	uxth.w	r8, r4
 800061a:	fb0e 1119 	mls	r1, lr, r9, r1
 800061e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000622:	fb09 fa08 	mul.w	sl, r9, r8
 8000626:	458a      	cmp	sl, r1
 8000628:	fa02 f206 	lsl.w	r2, r2, r6
 800062c:	fa00 f306 	lsl.w	r3, r0, r6
 8000630:	d908      	bls.n	8000644 <__udivmoddi4+0x220>
 8000632:	1861      	adds	r1, r4, r1
 8000634:	f109 30ff 	add.w	r0, r9, #4294967295
 8000638:	d248      	bcs.n	80006cc <__udivmoddi4+0x2a8>
 800063a:	458a      	cmp	sl, r1
 800063c:	d946      	bls.n	80006cc <__udivmoddi4+0x2a8>
 800063e:	f1a9 0902 	sub.w	r9, r9, #2
 8000642:	4421      	add	r1, r4
 8000644:	eba1 010a 	sub.w	r1, r1, sl
 8000648:	b2bf      	uxth	r7, r7
 800064a:	fbb1 f0fe 	udiv	r0, r1, lr
 800064e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000652:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000656:	fb00 f808 	mul.w	r8, r0, r8
 800065a:	45b8      	cmp	r8, r7
 800065c:	d907      	bls.n	800066e <__udivmoddi4+0x24a>
 800065e:	19e7      	adds	r7, r4, r7
 8000660:	f100 31ff 	add.w	r1, r0, #4294967295
 8000664:	d22e      	bcs.n	80006c4 <__udivmoddi4+0x2a0>
 8000666:	45b8      	cmp	r8, r7
 8000668:	d92c      	bls.n	80006c4 <__udivmoddi4+0x2a0>
 800066a:	3802      	subs	r0, #2
 800066c:	4427      	add	r7, r4
 800066e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000672:	eba7 0708 	sub.w	r7, r7, r8
 8000676:	fba0 8902 	umull	r8, r9, r0, r2
 800067a:	454f      	cmp	r7, r9
 800067c:	46c6      	mov	lr, r8
 800067e:	4649      	mov	r1, r9
 8000680:	d31a      	bcc.n	80006b8 <__udivmoddi4+0x294>
 8000682:	d017      	beq.n	80006b4 <__udivmoddi4+0x290>
 8000684:	b15d      	cbz	r5, 800069e <__udivmoddi4+0x27a>
 8000686:	ebb3 020e 	subs.w	r2, r3, lr
 800068a:	eb67 0701 	sbc.w	r7, r7, r1
 800068e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000692:	40f2      	lsrs	r2, r6
 8000694:	ea4c 0202 	orr.w	r2, ip, r2
 8000698:	40f7      	lsrs	r7, r6
 800069a:	e9c5 2700 	strd	r2, r7, [r5]
 800069e:	2600      	movs	r6, #0
 80006a0:	4631      	mov	r1, r6
 80006a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006a6:	462e      	mov	r6, r5
 80006a8:	4628      	mov	r0, r5
 80006aa:	e70b      	b.n	80004c4 <__udivmoddi4+0xa0>
 80006ac:	4606      	mov	r6, r0
 80006ae:	e6e9      	b.n	8000484 <__udivmoddi4+0x60>
 80006b0:	4618      	mov	r0, r3
 80006b2:	e6fd      	b.n	80004b0 <__udivmoddi4+0x8c>
 80006b4:	4543      	cmp	r3, r8
 80006b6:	d2e5      	bcs.n	8000684 <__udivmoddi4+0x260>
 80006b8:	ebb8 0e02 	subs.w	lr, r8, r2
 80006bc:	eb69 0104 	sbc.w	r1, r9, r4
 80006c0:	3801      	subs	r0, #1
 80006c2:	e7df      	b.n	8000684 <__udivmoddi4+0x260>
 80006c4:	4608      	mov	r0, r1
 80006c6:	e7d2      	b.n	800066e <__udivmoddi4+0x24a>
 80006c8:	4660      	mov	r0, ip
 80006ca:	e78d      	b.n	80005e8 <__udivmoddi4+0x1c4>
 80006cc:	4681      	mov	r9, r0
 80006ce:	e7b9      	b.n	8000644 <__udivmoddi4+0x220>
 80006d0:	4666      	mov	r6, ip
 80006d2:	e775      	b.n	80005c0 <__udivmoddi4+0x19c>
 80006d4:	4630      	mov	r0, r6
 80006d6:	e74a      	b.n	800056e <__udivmoddi4+0x14a>
 80006d8:	f1ac 0c02 	sub.w	ip, ip, #2
 80006dc:	4439      	add	r1, r7
 80006de:	e713      	b.n	8000508 <__udivmoddi4+0xe4>
 80006e0:	3802      	subs	r0, #2
 80006e2:	443c      	add	r4, r7
 80006e4:	e724      	b.n	8000530 <__udivmoddi4+0x10c>
 80006e6:	bf00      	nop

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f2:	f001 ff3b 	bl	800256c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f6:	f000 f84d 	bl	8000794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fa:	f000 faa7 	bl	8000c4c <MX_GPIO_Init>
  MX_DMA_Init();
 80006fe:	f000 fa7d 	bl	8000bfc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000702:	f000 fa51 	bl	8000ba8 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000706:	f000 f8db 	bl	80008c0 <MX_TIM1_Init>
  MX_TIM3_Init();
 800070a:	f000 f983 	bl	8000a14 <MX_TIM3_Init>
  MX_TIM2_Init();
 800070e:	f000 f92f 	bl	8000970 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000712:	f000 f8a7 	bl	8000864 <MX_I2C1_Init>
  MX_TIM4_Init();
 8000716:	f000 f9f3 	bl	8000b00 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);					//micros()
 800071a:	4818      	ldr	r0, [pc, #96]	; (800077c <main+0x90>)
 800071c:	f003 fcd0 	bl	80040c0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);					//Control loop
 8000720:	4817      	ldr	r0, [pc, #92]	; (8000780 <main+0x94>)
 8000722:	f003 fccd 	bl	80040c0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);   //Start reading encoder
 8000726:	213c      	movs	r1, #60	; 0x3c
 8000728:	4816      	ldr	r0, [pc, #88]	; (8000784 <main+0x98>)
 800072a:	f003 fedb 	bl	80044e4 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start(&htim3);						//Start TIM3
 800072e:	4816      	ldr	r0, [pc, #88]	; (8000788 <main+0x9c>)
 8000730:	f003 fc6c 	bl	800400c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);			//Start PWM TIM3
 8000734:	210c      	movs	r1, #12
 8000736:	4814      	ldr	r0, [pc, #80]	; (8000788 <main+0x9c>)
 8000738:	f003 fd7e 	bl	8004238 <HAL_TIM_PWM_Start>

  UART2.huart = &huart2;
 800073c:	4b13      	ldr	r3, [pc, #76]	; (800078c <main+0xa0>)
 800073e:	4a14      	ldr	r2, [pc, #80]	; (8000790 <main+0xa4>)
 8000740:	601a      	str	r2, [r3, #0]
  UART2.RxLen = 255;
 8000742:	4b12      	ldr	r3, [pc, #72]	; (800078c <main+0xa0>)
 8000744:	22ff      	movs	r2, #255	; 0xff
 8000746:	80da      	strh	r2, [r3, #6]
  UART2.TxLen = 255;
 8000748:	4b10      	ldr	r3, [pc, #64]	; (800078c <main+0xa0>)
 800074a:	22ff      	movs	r2, #255	; 0xff
 800074c:	809a      	strh	r2, [r3, #4]
  UARTInit(&UART2);
 800074e:	480f      	ldr	r0, [pc, #60]	; (800078c <main+0xa0>)
 8000750:	f001 fa6e 	bl	8001c30 <UARTInit>
  UARTResetStart(&UART2);
 8000754:	480d      	ldr	r0, [pc, #52]	; (800078c <main+0xa0>)
 8000756:	f001 fa93 	bl	8001c80 <UARTResetStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	int16_t inputChar = UARTReadChar(&UART2);
 800075a:	480c      	ldr	r0, [pc, #48]	; (800078c <main+0xa0>)
 800075c:	f001 fab4 	bl	8001cc8 <UARTReadChar>
 8000760:	4603      	mov	r3, r0
 8000762:	80fb      	strh	r3, [r7, #6]
	if (inputChar != -1)
 8000764:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800076c:	d0f5      	beq.n	800075a <main+0x6e>
	{
		UART_Protocol(&UART2, inputChar);
 800076e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000772:	4619      	mov	r1, r3
 8000774:	4805      	ldr	r0, [pc, #20]	; (800078c <main+0xa0>)
 8000776:	f001 fad1 	bl	8001d1c <UART_Protocol>
  {
 800077a:	e7ee      	b.n	800075a <main+0x6e>
 800077c:	2000039c 	.word	0x2000039c
 8000780:	20000210 	.word	0x20000210
 8000784:	20000354 	.word	0x20000354
 8000788:	200002ac 	.word	0x200002ac
 800078c:	20000178 	.word	0x20000178
 8000790:	200003e4 	.word	0x200003e4

08000794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b094      	sub	sp, #80	; 0x50
 8000798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079a:	f107 0320 	add.w	r3, r7, #32
 800079e:	2230      	movs	r2, #48	; 0x30
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f005 fbee 	bl	8005f84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a8:	f107 030c 	add.w	r3, r7, #12
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b8:	2300      	movs	r3, #0
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	4b27      	ldr	r3, [pc, #156]	; (800085c <SystemClock_Config+0xc8>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c0:	4a26      	ldr	r2, [pc, #152]	; (800085c <SystemClock_Config+0xc8>)
 80007c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007c6:	6413      	str	r3, [r2, #64]	; 0x40
 80007c8:	4b24      	ldr	r3, [pc, #144]	; (800085c <SystemClock_Config+0xc8>)
 80007ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d4:	2300      	movs	r3, #0
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	4b21      	ldr	r3, [pc, #132]	; (8000860 <SystemClock_Config+0xcc>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a20      	ldr	r2, [pc, #128]	; (8000860 <SystemClock_Config+0xcc>)
 80007de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007e2:	6013      	str	r3, [r2, #0]
 80007e4:	4b1e      	ldr	r3, [pc, #120]	; (8000860 <SystemClock_Config+0xcc>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f0:	2302      	movs	r3, #2
 80007f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007f4:	2301      	movs	r3, #1
 80007f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007f8:	2310      	movs	r3, #16
 80007fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007fc:	2302      	movs	r3, #2
 80007fe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000800:	2300      	movs	r3, #0
 8000802:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000804:	2308      	movs	r3, #8
 8000806:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000808:	2364      	movs	r3, #100	; 0x64
 800080a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800080c:	2302      	movs	r3, #2
 800080e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000810:	2304      	movs	r3, #4
 8000812:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000814:	f107 0320 	add.w	r3, r7, #32
 8000818:	4618      	mov	r0, r3
 800081a:	f002 ff33 	bl	8003684 <HAL_RCC_OscConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000824:	f001 fbc4 	bl	8001fb0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000828:	230f      	movs	r3, #15
 800082a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082c:	2302      	movs	r3, #2
 800082e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000838:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800083a:	2300      	movs	r3, #0
 800083c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800083e:	f107 030c 	add.w	r3, r7, #12
 8000842:	2103      	movs	r1, #3
 8000844:	4618      	mov	r0, r3
 8000846:	f003 f995 	bl	8003b74 <HAL_RCC_ClockConfig>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000850:	f001 fbae 	bl	8001fb0 <Error_Handler>
  }
}
 8000854:	bf00      	nop
 8000856:	3750      	adds	r7, #80	; 0x50
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40023800 	.word	0x40023800
 8000860:	40007000 	.word	0x40007000

08000864 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000868:	4b12      	ldr	r3, [pc, #72]	; (80008b4 <MX_I2C1_Init+0x50>)
 800086a:	4a13      	ldr	r2, [pc, #76]	; (80008b8 <MX_I2C1_Init+0x54>)
 800086c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800086e:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <MX_I2C1_Init+0x50>)
 8000870:	4a12      	ldr	r2, [pc, #72]	; (80008bc <MX_I2C1_Init+0x58>)
 8000872:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000874:	4b0f      	ldr	r3, [pc, #60]	; (80008b4 <MX_I2C1_Init+0x50>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800087a:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <MX_I2C1_Init+0x50>)
 800087c:	2200      	movs	r2, #0
 800087e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000880:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <MX_I2C1_Init+0x50>)
 8000882:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000886:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000888:	4b0a      	ldr	r3, [pc, #40]	; (80008b4 <MX_I2C1_Init+0x50>)
 800088a:	2200      	movs	r2, #0
 800088c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800088e:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <MX_I2C1_Init+0x50>)
 8000890:	2200      	movs	r2, #0
 8000892:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000894:	4b07      	ldr	r3, [pc, #28]	; (80008b4 <MX_I2C1_Init+0x50>)
 8000896:	2200      	movs	r2, #0
 8000898:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800089a:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <MX_I2C1_Init+0x50>)
 800089c:	2200      	movs	r2, #0
 800089e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008a0:	4804      	ldr	r0, [pc, #16]	; (80008b4 <MX_I2C1_Init+0x50>)
 80008a2:	f002 fdab 	bl	80033fc <HAL_I2C_Init>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008ac:	f001 fb80 	bl	8001fb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008b0:	bf00      	nop
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20000258 	.word	0x20000258
 80008b8:	40005400 	.word	0x40005400
 80008bc:	000186a0 	.word	0x000186a0

080008c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08c      	sub	sp, #48	; 0x30
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80008c6:	f107 030c 	add.w	r3, r7, #12
 80008ca:	2224      	movs	r2, #36	; 0x24
 80008cc:	2100      	movs	r1, #0
 80008ce:	4618      	mov	r0, r3
 80008d0:	f005 fb58 	bl	8005f84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d4:	1d3b      	adds	r3, r7, #4
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80008dc:	4b22      	ldr	r3, [pc, #136]	; (8000968 <MX_TIM1_Init+0xa8>)
 80008de:	4a23      	ldr	r2, [pc, #140]	; (800096c <MX_TIM1_Init+0xac>)
 80008e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80008e2:	4b21      	ldr	r3, [pc, #132]	; (8000968 <MX_TIM1_Init+0xa8>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e8:	4b1f      	ldr	r3, [pc, #124]	; (8000968 <MX_TIM1_Init+0xa8>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8191;
 80008ee:	4b1e      	ldr	r3, [pc, #120]	; (8000968 <MX_TIM1_Init+0xa8>)
 80008f0:	f641 72ff 	movw	r2, #8191	; 0x1fff
 80008f4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008f6:	4b1c      	ldr	r3, [pc, #112]	; (8000968 <MX_TIM1_Init+0xa8>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80008fc:	4b1a      	ldr	r3, [pc, #104]	; (8000968 <MX_TIM1_Init+0xa8>)
 80008fe:	2200      	movs	r2, #0
 8000900:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000902:	4b19      	ldr	r3, [pc, #100]	; (8000968 <MX_TIM1_Init+0xa8>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000908:	2303      	movs	r3, #3
 800090a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800090c:	2300      	movs	r3, #0
 800090e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000910:	2301      	movs	r3, #1
 8000912:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000914:	2300      	movs	r3, #0
 8000916:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000918:	2300      	movs	r3, #0
 800091a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800091c:	2300      	movs	r3, #0
 800091e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000920:	2301      	movs	r3, #1
 8000922:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000924:	2300      	movs	r3, #0
 8000926:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000928:	2300      	movs	r3, #0
 800092a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800092c:	f107 030c 	add.w	r3, r7, #12
 8000930:	4619      	mov	r1, r3
 8000932:	480d      	ldr	r0, [pc, #52]	; (8000968 <MX_TIM1_Init+0xa8>)
 8000934:	f003 fd30 	bl	8004398 <HAL_TIM_Encoder_Init>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800093e:	f001 fb37 	bl	8001fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000946:	2300      	movs	r3, #0
 8000948:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800094a:	1d3b      	adds	r3, r7, #4
 800094c:	4619      	mov	r1, r3
 800094e:	4806      	ldr	r0, [pc, #24]	; (8000968 <MX_TIM1_Init+0xa8>)
 8000950:	f004 fbd4 	bl	80050fc <HAL_TIMEx_MasterConfigSynchronization>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800095a:	f001 fb29 	bl	8001fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800095e:	bf00      	nop
 8000960:	3730      	adds	r7, #48	; 0x30
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000354 	.word	0x20000354
 800096c:	40010000 	.word	0x40010000

08000970 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b086      	sub	sp, #24
 8000974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000976:	f107 0308 	add.w	r3, r7, #8
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]
 8000980:	609a      	str	r2, [r3, #8]
 8000982:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000984:	463b      	mov	r3, r7
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800098c:	4b20      	ldr	r3, [pc, #128]	; (8000a10 <MX_TIM2_Init+0xa0>)
 800098e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000992:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8000994:	4b1e      	ldr	r3, [pc, #120]	; (8000a10 <MX_TIM2_Init+0xa0>)
 8000996:	2263      	movs	r2, #99	; 0x63
 8000998:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800099a:	4b1d      	ldr	r3, [pc, #116]	; (8000a10 <MX_TIM2_Init+0xa0>)
 800099c:	2200      	movs	r2, #0
 800099e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80009a0:	4b1b      	ldr	r3, [pc, #108]	; (8000a10 <MX_TIM2_Init+0xa0>)
 80009a2:	f04f 32ff 	mov.w	r2, #4294967295
 80009a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009a8:	4b19      	ldr	r3, [pc, #100]	; (8000a10 <MX_TIM2_Init+0xa0>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ae:	4b18      	ldr	r3, [pc, #96]	; (8000a10 <MX_TIM2_Init+0xa0>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009b4:	4816      	ldr	r0, [pc, #88]	; (8000a10 <MX_TIM2_Init+0xa0>)
 80009b6:	f003 fad9 	bl	8003f6c <HAL_TIM_Base_Init>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80009c0:	f001 faf6 	bl	8001fb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009ca:	f107 0308 	add.w	r3, r7, #8
 80009ce:	4619      	mov	r1, r3
 80009d0:	480f      	ldr	r0, [pc, #60]	; (8000a10 <MX_TIM2_Init+0xa0>)
 80009d2:	f003 ffdb 	bl	800498c <HAL_TIM_ConfigClockSource>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80009dc:	f001 fae8 	bl	8001fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009e0:	2300      	movs	r3, #0
 80009e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e4:	2300      	movs	r3, #0
 80009e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009e8:	463b      	mov	r3, r7
 80009ea:	4619      	mov	r1, r3
 80009ec:	4808      	ldr	r0, [pc, #32]	; (8000a10 <MX_TIM2_Init+0xa0>)
 80009ee:	f004 fb85 	bl	80050fc <HAL_TIMEx_MasterConfigSynchronization>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80009f8:	f001 fada 	bl	8001fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_SR_UIF);
 80009fc:	4b04      	ldr	r3, [pc, #16]	; (8000a10 <MX_TIM2_Init+0xa0>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f06f 0201 	mvn.w	r2, #1
 8000a04:	611a      	str	r2, [r3, #16]

  /* USER CODE END TIM2_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	3718      	adds	r7, #24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	2000039c 	.word	0x2000039c

08000a14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b08e      	sub	sp, #56	; 0x38
 8000a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]
 8000a24:	609a      	str	r2, [r3, #8]
 8000a26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a28:	f107 0320 	add.w	r3, r7, #32
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a32:	1d3b      	adds	r3, r7, #4
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
 8000a40:	615a      	str	r2, [r3, #20]
 8000a42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a44:	4b2c      	ldr	r3, [pc, #176]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000a46:	4a2d      	ldr	r2, [pc, #180]	; (8000afc <MX_TIM3_Init+0xe8>)
 8000a48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000a4a:	4b2b      	ldr	r3, [pc, #172]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a50:	4b29      	ldr	r3, [pc, #164]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8000a56:	4b28      	ldr	r3, [pc, #160]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000a58:	f242 7210 	movw	r2, #10000	; 0x2710
 8000a5c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5e:	4b26      	ldr	r3, [pc, #152]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a64:	4b24      	ldr	r3, [pc, #144]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a6a:	4823      	ldr	r0, [pc, #140]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000a6c:	f003 fa7e 	bl	8003f6c <HAL_TIM_Base_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000a76:	f001 fa9b 	bl	8001fb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a7e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a80:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a84:	4619      	mov	r1, r3
 8000a86:	481c      	ldr	r0, [pc, #112]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000a88:	f003 ff80 	bl	800498c <HAL_TIM_ConfigClockSource>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000a92:	f001 fa8d 	bl	8001fb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a96:	4818      	ldr	r0, [pc, #96]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000a98:	f003 fb74 	bl	8004184 <HAL_TIM_PWM_Init>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000aa2:	f001 fa85 	bl	8001fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000aae:	f107 0320 	add.w	r3, r7, #32
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4810      	ldr	r0, [pc, #64]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000ab6:	f004 fb21 	bl	80050fc <HAL_TIMEx_MasterConfigSynchronization>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000ac0:	f001 fa76 	bl	8001fb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ac4:	2360      	movs	r3, #96	; 0x60
 8000ac6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000acc:	2300      	movs	r3, #0
 8000ace:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	220c      	movs	r2, #12
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4807      	ldr	r0, [pc, #28]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000adc:	f003 fe98 	bl	8004810 <HAL_TIM_PWM_ConfigChannel>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000ae6:	f001 fa63 	bl	8001fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000aea:	4803      	ldr	r0, [pc, #12]	; (8000af8 <MX_TIM3_Init+0xe4>)
 8000aec:	f001 fb78 	bl	80021e0 <HAL_TIM_MspPostInit>

}
 8000af0:	bf00      	nop
 8000af2:	3738      	adds	r7, #56	; 0x38
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	200002ac 	.word	0x200002ac
 8000afc:	40000400 	.word	0x40000400

08000b00 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b086      	sub	sp, #24
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b06:	f107 0308 	add.w	r3, r7, #8
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b14:	463b      	mov	r3, r7
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000b1c:	4b1f      	ldr	r3, [pc, #124]	; (8000b9c <MX_TIM4_Init+0x9c>)
 8000b1e:	4a20      	ldr	r2, [pc, #128]	; (8000ba0 <MX_TIM4_Init+0xa0>)
 8000b20:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000b22:	4b1e      	ldr	r3, [pc, #120]	; (8000b9c <MX_TIM4_Init+0x9c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b28:	4b1c      	ldr	r3, [pc, #112]	; (8000b9c <MX_TIM4_Init+0x9c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8000b2e:	4b1b      	ldr	r3, [pc, #108]	; (8000b9c <MX_TIM4_Init+0x9c>)
 8000b30:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b34:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b36:	4b19      	ldr	r3, [pc, #100]	; (8000b9c <MX_TIM4_Init+0x9c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b3c:	4b17      	ldr	r3, [pc, #92]	; (8000b9c <MX_TIM4_Init+0x9c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000b42:	4816      	ldr	r0, [pc, #88]	; (8000b9c <MX_TIM4_Init+0x9c>)
 8000b44:	f003 fa12 	bl	8003f6c <HAL_TIM_Base_Init>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000b4e:	f001 fa2f 	bl	8001fb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b56:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000b58:	f107 0308 	add.w	r3, r7, #8
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	480f      	ldr	r0, [pc, #60]	; (8000b9c <MX_TIM4_Init+0x9c>)
 8000b60:	f003 ff14 	bl	800498c <HAL_TIM_ConfigClockSource>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000b6a:	f001 fa21 	bl	8001fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b72:	2300      	movs	r3, #0
 8000b74:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000b76:	463b      	mov	r3, r7
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4808      	ldr	r0, [pc, #32]	; (8000b9c <MX_TIM4_Init+0x9c>)
 8000b7c:	f004 fabe 	bl	80050fc <HAL_TIMEx_MasterConfigSynchronization>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000b86:	f001 fa13 	bl	8001fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_SR_UIF);
 8000b8a:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <MX_TIM4_Init+0xa4>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f06f 0201 	mvn.w	r2, #1
 8000b92:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM4_Init 2 */

}
 8000b94:	bf00      	nop
 8000b96:	3718      	adds	r7, #24
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	20000210 	.word	0x20000210
 8000ba0:	40000800 	.word	0x40000800
 8000ba4:	2000039c 	.word	0x2000039c

08000ba8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bac:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bae:	4a12      	ldr	r2, [pc, #72]	; (8000bf8 <MX_USART2_UART_Init+0x50>)
 8000bb0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bb2:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bb8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bc6:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bcc:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bce:	220c      	movs	r2, #12
 8000bd0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bd2:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bde:	4805      	ldr	r0, [pc, #20]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000be0:	f004 fb0e 	bl	8005200 <HAL_UART_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bea:	f001 f9e1 	bl	8001fb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	200003e4 	.word	0x200003e4
 8000bf8:	40004400 	.word	0x40004400

08000bfc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	4b10      	ldr	r3, [pc, #64]	; (8000c48 <MX_DMA_Init+0x4c>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	4a0f      	ldr	r2, [pc, #60]	; (8000c48 <MX_DMA_Init+0x4c>)
 8000c0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c10:	6313      	str	r3, [r2, #48]	; 0x30
 8000c12:	4b0d      	ldr	r3, [pc, #52]	; (8000c48 <MX_DMA_Init+0x4c>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c1a:	607b      	str	r3, [r7, #4]
 8000c1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2100      	movs	r1, #0
 8000c22:	2010      	movs	r0, #16
 8000c24:	f001 fdef 	bl	8002806 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000c28:	2010      	movs	r0, #16
 8000c2a:	f001 fe08 	bl	800283e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2100      	movs	r1, #0
 8000c32:	2011      	movs	r0, #17
 8000c34:	f001 fde7 	bl	8002806 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000c38:	2011      	movs	r0, #17
 8000c3a:	f001 fe00 	bl	800283e <HAL_NVIC_EnableIRQ>

}
 8000c3e:	bf00      	nop
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40023800 	.word	0x40023800

08000c4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b08a      	sub	sp, #40	; 0x28
 8000c50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c52:	f107 0314 	add.w	r3, r7, #20
 8000c56:	2200      	movs	r2, #0
 8000c58:	601a      	str	r2, [r3, #0]
 8000c5a:	605a      	str	r2, [r3, #4]
 8000c5c:	609a      	str	r2, [r3, #8]
 8000c5e:	60da      	str	r2, [r3, #12]
 8000c60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	613b      	str	r3, [r7, #16]
 8000c66:	4b47      	ldr	r3, [pc, #284]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	4a46      	ldr	r2, [pc, #280]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000c6c:	f043 0304 	orr.w	r3, r3, #4
 8000c70:	6313      	str	r3, [r2, #48]	; 0x30
 8000c72:	4b44      	ldr	r3, [pc, #272]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	f003 0304 	and.w	r3, r3, #4
 8000c7a:	613b      	str	r3, [r7, #16]
 8000c7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	4b40      	ldr	r3, [pc, #256]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	4a3f      	ldr	r2, [pc, #252]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000c88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8e:	4b3d      	ldr	r3, [pc, #244]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	4b39      	ldr	r3, [pc, #228]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	4a38      	ldr	r2, [pc, #224]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8000caa:	4b36      	ldr	r3, [pc, #216]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	60bb      	str	r3, [r7, #8]
 8000cb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	607b      	str	r3, [r7, #4]
 8000cba:	4b32      	ldr	r3, [pc, #200]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	4a31      	ldr	r2, [pc, #196]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000cc0:	f043 0302 	orr.w	r3, r3, #2
 8000cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc6:	4b2f      	ldr	r3, [pc, #188]	; (8000d84 <MX_GPIO_Init+0x138>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	f003 0302 	and.w	r3, r3, #2
 8000cce:	607b      	str	r3, [r7, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2120      	movs	r1, #32
 8000cd6:	482c      	ldr	r0, [pc, #176]	; (8000d88 <MX_GPIO_Init+0x13c>)
 8000cd8:	f002 fb52 	bl	8003380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ce2:	482a      	ldr	r0, [pc, #168]	; (8000d8c <MX_GPIO_Init+0x140>)
 8000ce4:	f002 fb4c 	bl	8003380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ce8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cee:	4b28      	ldr	r3, [pc, #160]	; (8000d90 <MX_GPIO_Init+0x144>)
 8000cf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cf6:	f107 0314 	add.w	r3, r7, #20
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4825      	ldr	r0, [pc, #148]	; (8000d94 <MX_GPIO_Init+0x148>)
 8000cfe:	f002 f9bb 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_Input_Proxreal_Pin Encoder_X_Pin */
  GPIO_InitStruct.Pin = GPIO_Input_Proxreal_Pin|Encoder_X_Pin;
 8000d02:	2381      	movs	r3, #129	; 0x81
 8000d04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d06:	2300      	movs	r3, #0
 8000d08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d0e:	f107 0314 	add.w	r3, r7, #20
 8000d12:	4619      	mov	r1, r3
 8000d14:	481f      	ldr	r0, [pc, #124]	; (8000d94 <MX_GPIO_Init+0x148>)
 8000d16:	f002 f9af 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_Input_Proxtest_Pin */
  GPIO_InitStruct.Pin = GPIO_Input_Proxtest_Pin;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_Input_Proxtest_GPIO_Port, &GPIO_InitStruct);
 8000d26:	f107 0314 	add.w	r3, r7, #20
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4816      	ldr	r0, [pc, #88]	; (8000d88 <MX_GPIO_Init+0x13c>)
 8000d2e:	f002 f9a3 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d32:	2320      	movs	r3, #32
 8000d34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d36:	2301      	movs	r3, #1
 8000d38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d42:	f107 0314 	add.w	r3, r7, #20
 8000d46:	4619      	mov	r1, r3
 8000d48:	480f      	ldr	r0, [pc, #60]	; (8000d88 <MX_GPIO_Init+0x13c>)
 8000d4a:	f002 f995 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d54:	2301      	movs	r3, #1
 8000d56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	4619      	mov	r1, r3
 8000d66:	4809      	ldr	r0, [pc, #36]	; (8000d8c <MX_GPIO_Init+0x140>)
 8000d68:	f002 f986 	bl	8003078 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2100      	movs	r1, #0
 8000d70:	2028      	movs	r0, #40	; 0x28
 8000d72:	f001 fd48 	bl	8002806 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d76:	2028      	movs	r0, #40	; 0x28
 8000d78:	f001 fd61 	bl	800283e <HAL_NVIC_EnableIRQ>

}
 8000d7c:	bf00      	nop
 8000d7e:	3728      	adds	r7, #40	; 0x28
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	40023800 	.word	0x40023800
 8000d88:	40020000 	.word	0x40020000
 8000d8c:	40020400 	.word	0x40020400
 8000d90:	10210000 	.word	0x10210000
 8000d94:	40020800 	.word	0x40020800

08000d98 <Encoder_Velocity_Update>:

/* USER CODE BEGIN 4 */
float Encoder_Velocity_Update()  //Lecture code DON'T TOUCH!
{
 8000d98:	b5b0      	push	{r4, r5, r7, lr}
 8000d9a:	ed2d 8b02 	vpush	{d8}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af00      	add	r7, sp, #0
	//Save Last state
	static uint32_t EncoderLastPosition = 0;
	static uint64_t EncoderLastTimestamp = 0;

	//read data
	uint32_t EncoderNowPosition = htim1.Instance->CNT;
 8000da2:	4b27      	ldr	r3, [pc, #156]	; (8000e40 <Encoder_Velocity_Update+0xa8>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000da8:	613b      	str	r3, [r7, #16]
	uint64_t EncoderNowTimestamp = micros();
 8000daa:	f001 f8e7 	bl	8001f7c <micros>
 8000dae:	e9c7 0102 	strd	r0, r1, [r7, #8]

	int32_t EncoderPositionDiff;
	uint64_t EncoderTimeDiff;

	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 8000db2:	4b24      	ldr	r3, [pc, #144]	; (8000e44 <Encoder_Velocity_Update+0xac>)
 8000db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000dbc:	1a84      	subs	r4, r0, r2
 8000dbe:	eb61 0503 	sbc.w	r5, r1, r3
 8000dc2:	e9c7 4500 	strd	r4, r5, [r7]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 8000dc6:	4b20      	ldr	r3, [pc, #128]	; (8000e48 <Encoder_Velocity_Update+0xb0>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	617b      	str	r3, [r7, #20]

	//compensate overflow and underflow
	if (EncoderPositionDiff >= Encoder_Overflow)
 8000dd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	db06      	blt.n	8000dea <Encoder_Velocity_Update+0x52>
	{
		EncoderPositionDiff -= Encoder_Resolution;
 8000ddc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000de0:	461a      	mov	r2, r3
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	1a9b      	subs	r3, r3, r2
 8000de6:	617b      	str	r3, [r7, #20]
 8000de8:	e00b      	b.n	8000e02 <Encoder_Velocity_Update+0x6a>
	}
	else if (-EncoderPositionDiff >= Encoder_Overflow)
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	425b      	negs	r3, r3
 8000dee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000df2:	4293      	cmp	r3, r2
 8000df4:	db05      	blt.n	8000e02 <Encoder_Velocity_Update+0x6a>
	{
		EncoderPositionDiff += Encoder_Resolution;
 8000df6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	4413      	add	r3, r2
 8000e00:	617b      	str	r3, [r7, #20]
	}

	//Update Position and time
	EncoderLastPosition = EncoderNowPosition;
 8000e02:	4a11      	ldr	r2, [pc, #68]	; (8000e48 <Encoder_Velocity_Update+0xb0>)
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 8000e08:	490e      	ldr	r1, [pc, #56]	; (8000e44 <Encoder_Velocity_Update+0xac>)
 8000e0a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000e0e:	e9c1 2300 	strd	r2, r3, [r1]

	//Calculate velocity
	//EncoderTimeDiff is in uS
	return (EncoderPositionDiff * 1000000) / (float) EncoderTimeDiff;
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	4a0d      	ldr	r2, [pc, #52]	; (8000e4c <Encoder_Velocity_Update+0xb4>)
 8000e16:	fb02 f303 	mul.w	r3, r2, r3
 8000e1a:	ee07 3a90 	vmov	s15, r3
 8000e1e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8000e22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000e26:	f7ff fa9f 	bl	8000368 <__aeabi_ul2f>
 8000e2a:	ee07 0a10 	vmov	s14, r0
 8000e2e:	eec8 7a07 	vdiv.f32	s15, s16, s14
}
 8000e32:	eeb0 0a67 	vmov.f32	s0, s15
 8000e36:	3718      	adds	r7, #24
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	ecbd 8b02 	vpop	{d8}
 8000e3e:	bdb0      	pop	{r4, r5, r7, pc}
 8000e40:	20000354 	.word	0x20000354
 8000e44:	20000190 	.word	0x20000190
 8000e48:	20000198 	.word	0x20000198
 8000e4c:	000f4240 	.word	0x000f4240

08000e50 <Motor_Drive_PWM>:
void Motor_Drive_PWM()	//Motor drive
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0

	if (PWM_Out >= 0)
 8000e54:	4b1d      	ldr	r3, [pc, #116]	; (8000ecc <Motor_Drive_PWM+0x7c>)
 8000e56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	db17      	blt.n	8000e8e <Motor_Drive_PWM+0x3e>
	{
		if (PWM_Out > 10000)
 8000e5e:	4b1b      	ldr	r3, [pc, #108]	; (8000ecc <Motor_Drive_PWM+0x7c>)
 8000e60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e64:	f242 7210 	movw	r2, #10000	; 0x2710
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	dd03      	ble.n	8000e74 <Motor_Drive_PWM+0x24>
		{
			PWM_Out = 10000;
 8000e6c:	4b17      	ldr	r3, [pc, #92]	; (8000ecc <Motor_Drive_PWM+0x7c>)
 8000e6e:	f242 7210 	movw	r2, #10000	; 0x2710
 8000e72:	801a      	strh	r2, [r3, #0]
		}
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, PWM_Out);
 8000e74:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <Motor_Drive_PWM+0x7c>)
 8000e76:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000e7a:	4b15      	ldr	r3, [pc, #84]	; (8000ed0 <Motor_Drive_PWM+0x80>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e86:	4813      	ldr	r0, [pc, #76]	; (8000ed4 <Motor_Drive_PWM+0x84>)
 8000e88:	f002 fa7a 	bl	8003380 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, -PWM_Out);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
	}


}
 8000e8c:	e01b      	b.n	8000ec6 <Motor_Drive_PWM+0x76>
	else if (PWM_Out < 0)
 8000e8e:	4b0f      	ldr	r3, [pc, #60]	; (8000ecc <Motor_Drive_PWM+0x7c>)
 8000e90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	da16      	bge.n	8000ec6 <Motor_Drive_PWM+0x76>
		if (PWM_Out < -10000)
 8000e98:	4b0c      	ldr	r3, [pc, #48]	; (8000ecc <Motor_Drive_PWM+0x7c>)
 8000e9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e9e:	4a0e      	ldr	r2, [pc, #56]	; (8000ed8 <Motor_Drive_PWM+0x88>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	da03      	bge.n	8000eac <Motor_Drive_PWM+0x5c>
			PWM_Out = -10000;
 8000ea4:	4b09      	ldr	r3, [pc, #36]	; (8000ecc <Motor_Drive_PWM+0x7c>)
 8000ea6:	f64d 02f0 	movw	r2, #55536	; 0xd8f0
 8000eaa:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, -PWM_Out);
 8000eac:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <Motor_Drive_PWM+0x7c>)
 8000eae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eb2:	425a      	negs	r2, r3
 8000eb4:	4b06      	ldr	r3, [pc, #24]	; (8000ed0 <Motor_Drive_PWM+0x80>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ec0:	4804      	ldr	r0, [pc, #16]	; (8000ed4 <Motor_Drive_PWM+0x84>)
 8000ec2:	f002 fa5d 	bl	8003380 <HAL_GPIO_WritePin>
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	200000e8 	.word	0x200000e8
 8000ed0:	200002ac 	.word	0x200002ac
 8000ed4:	40020400 	.word	0x40020400
 8000ed8:	ffffd8f0 	.word	0xffffd8f0

08000edc <Velocity_Control>:

void Velocity_Control()  //Velocity Control PID
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0

	Velocity_Now_RPM = (Velocity_Read_Encoder*60)/Encoder_Resolution;	//Convert Velocity_Read_Encoder (Encoder's velocity at the moment) to RPM
 8000ee0:	4b49      	ldr	r3, [pc, #292]	; (8001008 <Velocity_Control+0x12c>)
 8000ee2:	edd3 7a00 	vldr	s15, [r3]
 8000ee6:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800100c <Velocity_Control+0x130>
 8000eea:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000eee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ef2:	ee07 3a90 	vmov	s15, r3
 8000ef6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000efa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000efe:	4b44      	ldr	r3, [pc, #272]	; (8001010 <Velocity_Control+0x134>)
 8000f00:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Now_Rad = (Velocity_Now_RPM*2*pi)/60;
 8000f04:	4b42      	ldr	r3, [pc, #264]	; (8001010 <Velocity_Control+0x134>)
 8000f06:	edd3 7a00 	vldr	s15, [r3]
 8000f0a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f0e:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001014 <Velocity_Control+0x138>
 8000f12:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f16:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800100c <Velocity_Control+0x130>
 8000f1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f1e:	4b3e      	ldr	r3, [pc, #248]	; (8001018 <Velocity_Control+0x13c>)
 8000f20:	edc3 7a00 	vstr	s15, [r3]

	if (Velocity_Want_RPM > Velocity_Max_RPM)		//If Velocity_Want_RPM exceed Velocity_Max_RPM
 8000f24:	4b3d      	ldr	r3, [pc, #244]	; (800101c <Velocity_Control+0x140>)
 8000f26:	ed93 7a00 	vldr	s14, [r3]
 8000f2a:	4b3d      	ldr	r3, [pc, #244]	; (8001020 <Velocity_Control+0x144>)
 8000f2c:	edd3 7a00 	vldr	s15, [r3]
 8000f30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f38:	dd04      	ble.n	8000f44 <Velocity_Control+0x68>
	{
		Velocity_Want_RPM = Velocity_Max_RPM;		//Run with Velocity_Max_RPM
 8000f3a:	4b39      	ldr	r3, [pc, #228]	; (8001020 <Velocity_Control+0x144>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a37      	ldr	r2, [pc, #220]	; (800101c <Velocity_Control+0x140>)
 8000f40:	6013      	str	r3, [r2, #0]
 8000f42:	e014      	b.n	8000f6e <Velocity_Control+0x92>
	}
	else if (Velocity_Want_RPM < -Velocity_Max_RPM)	//If Velocity_Want_RPM exceed Velocity_Max_RPM
 8000f44:	4b36      	ldr	r3, [pc, #216]	; (8001020 <Velocity_Control+0x144>)
 8000f46:	edd3 7a00 	vldr	s15, [r3]
 8000f4a:	eeb1 7a67 	vneg.f32	s14, s15
 8000f4e:	4b33      	ldr	r3, [pc, #204]	; (800101c <Velocity_Control+0x140>)
 8000f50:	edd3 7a00 	vldr	s15, [r3]
 8000f54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5c:	dd07      	ble.n	8000f6e <Velocity_Control+0x92>
	{
		Velocity_Want_RPM = -Velocity_Max_RPM;		//Run with Velocity_Max_RPM
 8000f5e:	4b30      	ldr	r3, [pc, #192]	; (8001020 <Velocity_Control+0x144>)
 8000f60:	edd3 7a00 	vldr	s15, [r3]
 8000f64:	eef1 7a67 	vneg.f32	s15, s15
 8000f68:	4b2c      	ldr	r3, [pc, #176]	; (800101c <Velocity_Control+0x140>)
 8000f6a:	edc3 7a00 	vstr	s15, [r3]
	}

	Velocity_Error = Velocity_Want_RPM - Velocity_Now_RPM;
 8000f6e:	4b2b      	ldr	r3, [pc, #172]	; (800101c <Velocity_Control+0x140>)
 8000f70:	ed93 7a00 	vldr	s14, [r3]
 8000f74:	4b26      	ldr	r3, [pc, #152]	; (8001010 <Velocity_Control+0x134>)
 8000f76:	edd3 7a00 	vldr	s15, [r3]
 8000f7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f7e:	4b29      	ldr	r3, [pc, #164]	; (8001024 <Velocity_Control+0x148>)
 8000f80:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Error_Sum = Velocity_Error_Sum + Velocity_Error;
 8000f84:	4b28      	ldr	r3, [pc, #160]	; (8001028 <Velocity_Control+0x14c>)
 8000f86:	ed93 7a00 	vldr	s14, [r3]
 8000f8a:	4b26      	ldr	r3, [pc, #152]	; (8001024 <Velocity_Control+0x148>)
 8000f8c:	edd3 7a00 	vldr	s15, [r3]
 8000f90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f94:	4b24      	ldr	r3, [pc, #144]	; (8001028 <Velocity_Control+0x14c>)
 8000f96:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Error_Diff = Velocity_Error - Velocity_Error_Prev;
 8000f9a:	4b22      	ldr	r3, [pc, #136]	; (8001024 <Velocity_Control+0x148>)
 8000f9c:	ed93 7a00 	vldr	s14, [r3]
 8000fa0:	4b22      	ldr	r3, [pc, #136]	; (800102c <Velocity_Control+0x150>)
 8000fa2:	edd3 7a00 	vldr	s15, [r3]
 8000fa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000faa:	4b21      	ldr	r3, [pc, #132]	; (8001030 <Velocity_Control+0x154>)
 8000fac:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Error_Prev = Velocity_Error;
 8000fb0:	4b1c      	ldr	r3, [pc, #112]	; (8001024 <Velocity_Control+0x148>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a1d      	ldr	r2, [pc, #116]	; (800102c <Velocity_Control+0x150>)
 8000fb6:	6013      	str	r3, [r2, #0]

	PWM_Out = (Velocity_K_P*Velocity_Error) + (Velocity_K_I*Velocity_Error_Sum) + (Velocity_K_D*(Velocity_Error_Diff));
 8000fb8:	4b1e      	ldr	r3, [pc, #120]	; (8001034 <Velocity_Control+0x158>)
 8000fba:	ed93 7a00 	vldr	s14, [r3]
 8000fbe:	4b19      	ldr	r3, [pc, #100]	; (8001024 <Velocity_Control+0x148>)
 8000fc0:	edd3 7a00 	vldr	s15, [r3]
 8000fc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fc8:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <Velocity_Control+0x15c>)
 8000fca:	edd3 6a00 	vldr	s13, [r3]
 8000fce:	4b16      	ldr	r3, [pc, #88]	; (8001028 <Velocity_Control+0x14c>)
 8000fd0:	edd3 7a00 	vldr	s15, [r3]
 8000fd4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000fdc:	4b17      	ldr	r3, [pc, #92]	; (800103c <Velocity_Control+0x160>)
 8000fde:	edd3 6a00 	vldr	s13, [r3]
 8000fe2:	4b13      	ldr	r3, [pc, #76]	; (8001030 <Velocity_Control+0x154>)
 8000fe4:	edd3 7a00 	vldr	s15, [r3]
 8000fe8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ff0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ff4:	ee17 3a90 	vmov	r3, s15
 8000ff8:	b21a      	sxth	r2, r3
 8000ffa:	4b11      	ldr	r3, [pc, #68]	; (8001040 <Velocity_Control+0x164>)
 8000ffc:	801a      	strh	r2, [r3, #0]

}
 8000ffe:	bf00      	nop
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	200000c8 	.word	0x200000c8
 800100c:	42700000 	.word	0x42700000
 8001010:	200000cc 	.word	0x200000cc
 8001014:	40490fdb 	.word	0x40490fdb
 8001018:	200000f8 	.word	0x200000f8
 800101c:	200000d0 	.word	0x200000d0
 8001020:	20000008 	.word	0x20000008
 8001024:	200000d8 	.word	0x200000d8
 8001028:	200000dc 	.word	0x200000dc
 800102c:	200000e4 	.word	0x200000e4
 8001030:	200000e0 	.word	0x200000e0
 8001034:	20000000 	.word	0x20000000
 8001038:	20000004 	.word	0x20000004
 800103c:	200000d4 	.word	0x200000d4
 8001040:	200000e8 	.word	0x200000e8

08001044 <Distance_Calculation>:

void Distance_Calculation()	//Calculate that distance is short or long
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
	//acceleration is fixed at 0.5 radian per second^2
	Distance_Degree_Set = Position_Want_Degree - Position_Now_Degree;  //Get distance from  EndPoint - StartPoint in degree
 8001048:	4b82      	ldr	r3, [pc, #520]	; (8001254 <Distance_Calculation+0x210>)
 800104a:	ed93 7a00 	vldr	s14, [r3]
 800104e:	4b82      	ldr	r3, [pc, #520]	; (8001258 <Distance_Calculation+0x214>)
 8001050:	edd3 7a00 	vldr	s15, [r3]
 8001054:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001058:	4b80      	ldr	r3, [pc, #512]	; (800125c <Distance_Calculation+0x218>)
 800105a:	edc3 7a00 	vstr	s15, [r3]
	if (Distance_Degree_Set < 0)
 800105e:	4b7f      	ldr	r3, [pc, #508]	; (800125c <Distance_Calculation+0x218>)
 8001060:	edd3 7a00 	vldr	s15, [r3]
 8001064:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106c:	d509      	bpl.n	8001082 <Distance_Calculation+0x3e>
	{
		Distance_Degree_Set += 360;
 800106e:	4b7b      	ldr	r3, [pc, #492]	; (800125c <Distance_Calculation+0x218>)
 8001070:	edd3 7a00 	vldr	s15, [r3]
 8001074:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8001260 <Distance_Calculation+0x21c>
 8001078:	ee77 7a87 	vadd.f32	s15, s15, s14
 800107c:	4b77      	ldr	r3, [pc, #476]	; (800125c <Distance_Calculation+0x218>)
 800107e:	edc3 7a00 	vstr	s15, [r3]
	}
	Distance_Radian_Set = (Distance_Degree_Set*pi)/180;				   //Change Distance_Degree_Set to radian
 8001082:	4b76      	ldr	r3, [pc, #472]	; (800125c <Distance_Calculation+0x218>)
 8001084:	edd3 7a00 	vldr	s15, [r3]
 8001088:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001264 <Distance_Calculation+0x220>
 800108c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001090:	eddf 6a75 	vldr	s13, [pc, #468]	; 8001268 <Distance_Calculation+0x224>
 8001094:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001098:	4b74      	ldr	r3, [pc, #464]	; (800126c <Distance_Calculation+0x228>)
 800109a:	edc3 7a00 	vstr	s15, [r3]

	Velocity_Max_Rad = (Velocity_Max_RPM*2*pi)/60;					   //Change max velocity to radian per second
 800109e:	4b74      	ldr	r3, [pc, #464]	; (8001270 <Distance_Calculation+0x22c>)
 80010a0:	edd3 7a00 	vldr	s15, [r3]
 80010a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010a8:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8001264 <Distance_Calculation+0x220>
 80010ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010b0:	eddf 6a70 	vldr	s13, [pc, #448]	; 8001274 <Distance_Calculation+0x230>
 80010b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b8:	4b6f      	ldr	r3, [pc, #444]	; (8001278 <Distance_Calculation+0x234>)
 80010ba:	edc3 7a00 	vstr	s15, [r3]

	Time_Blend = Velocity_Max_Rad*2;								   //Time used for motor to reach Velocity_Max_Rad with a=0.5 radian per second^2
 80010be:	4b6e      	ldr	r3, [pc, #440]	; (8001278 <Distance_Calculation+0x234>)
 80010c0:	edd3 7a00 	vldr	s15, [r3]
 80010c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010c8:	4b6c      	ldr	r3, [pc, #432]	; (800127c <Distance_Calculation+0x238>)
 80010ca:	edc3 7a00 	vstr	s15, [r3]
	Time_Blend_Micro = Time_Blend*1000000;							   //Change from second to microsecond
 80010ce:	4b6b      	ldr	r3, [pc, #428]	; (800127c <Distance_Calculation+0x238>)
 80010d0:	edd3 7a00 	vldr	s15, [r3]
 80010d4:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8001280 <Distance_Calculation+0x23c>
 80010d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010dc:	4b69      	ldr	r3, [pc, #420]	; (8001284 <Distance_Calculation+0x240>)
 80010de:	edc3 7a00 	vstr	s15, [r3]

	Distance_Blend = 2*(powf(Velocity_Max_Rad, 2));					   //Distance used for motor to reach Velocity_Max_Rad with a=0.5 radian per second^2
 80010e2:	4b65      	ldr	r3, [pc, #404]	; (8001278 <Distance_Calculation+0x234>)
 80010e4:	edd3 7a00 	vldr	s15, [r3]
 80010e8:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80010ec:	eeb0 0a67 	vmov.f32	s0, s15
 80010f0:	f004 ffd8 	bl	80060a4 <powf>
 80010f4:	eef0 7a40 	vmov.f32	s15, s0
 80010f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010fc:	4b62      	ldr	r3, [pc, #392]	; (8001288 <Distance_Calculation+0x244>)
 80010fe:	edc3 7a00 	vstr	s15, [r3]


	if ((2*Distance_Blend) < Distance_Radian_Set)					   //Distance_Radian_Set is long enough to achieve Velocity_Max_Rad
 8001102:	4b61      	ldr	r3, [pc, #388]	; (8001288 <Distance_Calculation+0x244>)
 8001104:	edd3 7a00 	vldr	s15, [r3]
 8001108:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800110c:	4b57      	ldr	r3, [pc, #348]	; (800126c <Distance_Calculation+0x228>)
 800110e:	edd3 7a00 	vldr	s15, [r3]
 8001112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111a:	d53c      	bpl.n	8001196 <Distance_Calculation+0x152>
	{
		Distance_Length = 1;
 800111c:	4b5b      	ldr	r3, [pc, #364]	; (800128c <Distance_Calculation+0x248>)
 800111e:	2201      	movs	r2, #1
 8001120:	801a      	strh	r2, [r3, #0]
		Distance_Steady = Distance_Radian_Set - (2*Distance_Blend);	   //Distance when a=0 radian per second^2
 8001122:	4b52      	ldr	r3, [pc, #328]	; (800126c <Distance_Calculation+0x228>)
 8001124:	ed93 7a00 	vldr	s14, [r3]
 8001128:	4b57      	ldr	r3, [pc, #348]	; (8001288 <Distance_Calculation+0x244>)
 800112a:	edd3 7a00 	vldr	s15, [r3]
 800112e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001132:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001136:	4b56      	ldr	r3, [pc, #344]	; (8001290 <Distance_Calculation+0x24c>)
 8001138:	edc3 7a00 	vstr	s15, [r3]
		Time_Steady = Distance_Steady/Velocity_Max_Rad;
 800113c:	4b54      	ldr	r3, [pc, #336]	; (8001290 <Distance_Calculation+0x24c>)
 800113e:	edd3 6a00 	vldr	s13, [r3]
 8001142:	4b4d      	ldr	r3, [pc, #308]	; (8001278 <Distance_Calculation+0x234>)
 8001144:	ed93 7a00 	vldr	s14, [r3]
 8001148:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800114c:	4b51      	ldr	r3, [pc, #324]	; (8001294 <Distance_Calculation+0x250>)
 800114e:	edc3 7a00 	vstr	s15, [r3]
		Time_Steady_Micro = Time_Steady*1000000;
 8001152:	4b50      	ldr	r3, [pc, #320]	; (8001294 <Distance_Calculation+0x250>)
 8001154:	edd3 7a00 	vldr	s15, [r3]
 8001158:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8001280 <Distance_Calculation+0x23c>
 800115c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001160:	4b4d      	ldr	r3, [pc, #308]	; (8001298 <Distance_Calculation+0x254>)
 8001162:	edc3 7a00 	vstr	s15, [r3]
		Time_All = (2*Time_Blend) + (Time_Steady);//Time use to reach next station
 8001166:	4b45      	ldr	r3, [pc, #276]	; (800127c <Distance_Calculation+0x238>)
 8001168:	edd3 7a00 	vldr	s15, [r3]
 800116c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001170:	4b48      	ldr	r3, [pc, #288]	; (8001294 <Distance_Calculation+0x250>)
 8001172:	edd3 7a00 	vldr	s15, [r3]
 8001176:	ee77 7a27 	vadd.f32	s15, s14, s15
 800117a:	4b48      	ldr	r3, [pc, #288]	; (800129c <Distance_Calculation+0x258>)
 800117c:	edc3 7a00 	vstr	s15, [r3]
		Time_All_Micro = Time_All*1000000;							   //Change from second to microsecond
 8001180:	4b46      	ldr	r3, [pc, #280]	; (800129c <Distance_Calculation+0x258>)
 8001182:	edd3 7a00 	vldr	s15, [r3]
 8001186:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8001280 <Distance_Calculation+0x23c>
 800118a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800118e:	4b44      	ldr	r3, [pc, #272]	; (80012a0 <Distance_Calculation+0x25c>)
 8001190:	edc3 7a00 	vstr	s15, [r3]
 8001194:	e059      	b.n	800124a <Distance_Calculation+0x206>
	}

	else if ((2*Distance_Blend) >= Distance_Radian_Set)				   //Distance_Radian_Set is not long enough to achieve Velocity_Max_Rad
 8001196:	4b3c      	ldr	r3, [pc, #240]	; (8001288 <Distance_Calculation+0x244>)
 8001198:	edd3 7a00 	vldr	s15, [r3]
 800119c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80011a0:	4b32      	ldr	r3, [pc, #200]	; (800126c <Distance_Calculation+0x228>)
 80011a2:	edd3 7a00 	vldr	s15, [r3]
 80011a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ae:	db4c      	blt.n	800124a <Distance_Calculation+0x206>
	{
		Distance_Length = 0;
 80011b0:	4b36      	ldr	r3, [pc, #216]	; (800128c <Distance_Calculation+0x248>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	801a      	strh	r2, [r3, #0]
		Time_Blend = sqrtf(Distance_Radian_Set*2);					   //Time used for motor to reach Velocity_Achieve_Rad with a=0.5 radian per second^2
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <Distance_Calculation+0x228>)
 80011b8:	edd3 7a00 	vldr	s15, [r3]
 80011bc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011c0:	eeb0 0a67 	vmov.f32	s0, s15
 80011c4:	f005 f806 	bl	80061d4 <sqrtf>
 80011c8:	eef0 7a40 	vmov.f32	s15, s0
 80011cc:	4b2b      	ldr	r3, [pc, #172]	; (800127c <Distance_Calculation+0x238>)
 80011ce:	edc3 7a00 	vstr	s15, [r3]
		Time_Blend_Micro = Time_Blend*1000000;						   //Change from second to microsecond
 80011d2:	4b2a      	ldr	r3, [pc, #168]	; (800127c <Distance_Calculation+0x238>)
 80011d4:	edd3 7a00 	vldr	s15, [r3]
 80011d8:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001280 <Distance_Calculation+0x23c>
 80011dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011e0:	4b28      	ldr	r3, [pc, #160]	; (8001284 <Distance_Calculation+0x240>)
 80011e2:	edc3 7a00 	vstr	s15, [r3]
		Time_All = (2*Time_Blend);
 80011e6:	4b25      	ldr	r3, [pc, #148]	; (800127c <Distance_Calculation+0x238>)
 80011e8:	edd3 7a00 	vldr	s15, [r3]
 80011ec:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011f0:	4b2a      	ldr	r3, [pc, #168]	; (800129c <Distance_Calculation+0x258>)
 80011f2:	edc3 7a00 	vstr	s15, [r3]
		Time_All_Micro = Time_All * 1000000;
 80011f6:	4b29      	ldr	r3, [pc, #164]	; (800129c <Distance_Calculation+0x258>)
 80011f8:	edd3 7a00 	vldr	s15, [r3]
 80011fc:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001280 <Distance_Calculation+0x23c>
 8001200:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001204:	4b26      	ldr	r3, [pc, #152]	; (80012a0 <Distance_Calculation+0x25c>)
 8001206:	edc3 7a00 	vstr	s15, [r3]
		Velocity_Achieve_Rad = sqrtf(Distance_Radian_Set/2);		   //Top limit velocity that motor can achieve in short distance
 800120a:	4b18      	ldr	r3, [pc, #96]	; (800126c <Distance_Calculation+0x228>)
 800120c:	edd3 7a00 	vldr	s15, [r3]
 8001210:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001214:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001218:	eeb0 0a47 	vmov.f32	s0, s14
 800121c:	f004 ffda 	bl	80061d4 <sqrtf>
 8001220:	eef0 7a40 	vmov.f32	s15, s0
 8001224:	4b1f      	ldr	r3, [pc, #124]	; (80012a4 <Distance_Calculation+0x260>)
 8001226:	edc3 7a00 	vstr	s15, [r3]
		Velocity_Achieve_RPM = (Velocity_Achieve_Rad*60)/(2*pi);	   //Change from radian per second to RPM
 800122a:	4b1e      	ldr	r3, [pc, #120]	; (80012a4 <Distance_Calculation+0x260>)
 800122c:	edd3 7a00 	vldr	s15, [r3]
 8001230:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001274 <Distance_Calculation+0x230>
 8001234:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001238:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8001264 <Distance_Calculation+0x220>
 800123c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001240:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001244:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <Distance_Calculation+0x264>)
 8001246:	edc3 7a00 	vstr	s15, [r3]
	}

	Distance_Calculated = 1;
 800124a:	4b18      	ldr	r3, [pc, #96]	; (80012ac <Distance_Calculation+0x268>)
 800124c:	2201      	movs	r2, #1
 800124e:	801a      	strh	r2, [r3, #0]
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	200000f0 	.word	0x200000f0
 8001258:	200000ec 	.word	0x200000ec
 800125c:	20000108 	.word	0x20000108
 8001260:	43b40000 	.word	0x43b40000
 8001264:	40490fdb 	.word	0x40490fdb
 8001268:	43340000 	.word	0x43340000
 800126c:	2000010c 	.word	0x2000010c
 8001270:	20000008 	.word	0x20000008
 8001274:	42700000 	.word	0x42700000
 8001278:	200000fc 	.word	0x200000fc
 800127c:	20000120 	.word	0x20000120
 8001280:	49742400 	.word	0x49742400
 8001284:	20000138 	.word	0x20000138
 8001288:	20000110 	.word	0x20000110
 800128c:	200000c0 	.word	0x200000c0
 8001290:	20000114 	.word	0x20000114
 8001294:	20000128 	.word	0x20000128
 8001298:	20000140 	.word	0x20000140
 800129c:	20000124 	.word	0x20000124
 80012a0:	2000013c 	.word	0x2000013c
 80012a4:	20000104 	.word	0x20000104
 80012a8:	20000100 	.word	0x20000100
 80012ac:	200000c2 	.word	0x200000c2

080012b0 <Trajectory_Generation>:
	Velocity_Want_RPM = (Position_K_P*Position_Error) + (Position_K_I*Position_Error_Sum) + (Position_K_D*(Position_Error_Diff));

}

void Trajectory_Generation()  //Position Control with Trajectory Generation
{
 80012b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012b4:	ed2d 8b02 	vpush	{d8}
 80012b8:	b096      	sub	sp, #88	; 0x58
 80012ba:	af00      	add	r7, sp, #0

	//Position_Now_Rad  = (Position_Read_Encoder*2*pi)/Encoder_Resolution;  //radian

	if (Trajectory_Flag == 0)
 80012bc:	4ba2      	ldr	r3, [pc, #648]	; (8001548 <Trajectory_Generation+0x298>)
 80012be:	881b      	ldrh	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10d      	bne.n	80012e0 <Trajectory_Generation+0x30>
	{
		Time_Start = micros();
 80012c4:	f000 fe5a 	bl	8001f7c <micros>
 80012c8:	4602      	mov	r2, r0
 80012ca:	460b      	mov	r3, r1
 80012cc:	499f      	ldr	r1, [pc, #636]	; (800154c <Trajectory_Generation+0x29c>)
 80012ce:	e9c1 2300 	strd	r2, r3, [r1]
		Position_Start = Position_Now_Rad;
 80012d2:	4b9f      	ldr	r3, [pc, #636]	; (8001550 <Trajectory_Generation+0x2a0>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	4b9f      	ldr	r3, [pc, #636]	; (8001554 <Trajectory_Generation+0x2a4>)
 80012d8:	601a      	str	r2, [r3, #0]
		Trajectory_Flag = 1;
 80012da:	4a9b      	ldr	r2, [pc, #620]	; (8001548 <Trajectory_Generation+0x298>)
 80012dc:	2301      	movs	r3, #1
 80012de:	8013      	strh	r3, [r2, #0]
	}

	Time_Trajectory_Stamp = micros();
 80012e0:	f000 fe4c 	bl	8001f7c <micros>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	499b      	ldr	r1, [pc, #620]	; (8001558 <Trajectory_Generation+0x2a8>)
 80012ea:	e9c1 2300 	strd	r2, r3, [r1]
	Distance_Traveled = Position_Now_Rad-Position_Start;
 80012ee:	4b98      	ldr	r3, [pc, #608]	; (8001550 <Trajectory_Generation+0x2a0>)
 80012f0:	ed93 7a00 	vldr	s14, [r3]
 80012f4:	4b97      	ldr	r3, [pc, #604]	; (8001554 <Trajectory_Generation+0x2a4>)
 80012f6:	edd3 7a00 	vldr	s15, [r3]
 80012fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012fe:	4b97      	ldr	r3, [pc, #604]	; (800155c <Trajectory_Generation+0x2ac>)
 8001300:	edc3 7a00 	vstr	s15, [r3]

	if (Distance_Length == 1)  //LONG
 8001304:	4b96      	ldr	r3, [pc, #600]	; (8001560 <Trajectory_Generation+0x2b0>)
 8001306:	881b      	ldrh	r3, [r3, #0]
 8001308:	2b01      	cmp	r3, #1
 800130a:	f040 8139 	bne.w	8001580 <Trajectory_Generation+0x2d0>
	{
		if ((Time_Trajectory_Stamp-Time_Start) <= Time_Blend_Micro)
 800130e:	4b92      	ldr	r3, [pc, #584]	; (8001558 <Trajectory_Generation+0x2a8>)
 8001310:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001314:	4b8d      	ldr	r3, [pc, #564]	; (800154c <Trajectory_Generation+0x29c>)
 8001316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800131a:	1a84      	subs	r4, r0, r2
 800131c:	653c      	str	r4, [r7, #80]	; 0x50
 800131e:	eb61 0303 	sbc.w	r3, r1, r3
 8001322:	657b      	str	r3, [r7, #84]	; 0x54
 8001324:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001328:	f7ff f81e 	bl	8000368 <__aeabi_ul2f>
 800132c:	ee07 0a10 	vmov	s14, r0
 8001330:	4b8c      	ldr	r3, [pc, #560]	; (8001564 <Trajectory_Generation+0x2b4>)
 8001332:	edd3 7a00 	vldr	s15, [r3]
 8001336:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800133a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133e:	d825      	bhi.n	800138c <Trajectory_Generation+0xdc>
		{
			Velocity_Want_RPM = Velocity_Max_RPM*((Time_Trajectory_Stamp-Time_Start)/Time_Blend_Micro);
 8001340:	4b85      	ldr	r3, [pc, #532]	; (8001558 <Trajectory_Generation+0x2a8>)
 8001342:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001346:	4b81      	ldr	r3, [pc, #516]	; (800154c <Trajectory_Generation+0x29c>)
 8001348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134c:	1a84      	subs	r4, r0, r2
 800134e:	64bc      	str	r4, [r7, #72]	; 0x48
 8001350:	eb61 0303 	sbc.w	r3, r1, r3
 8001354:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001356:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800135a:	f7ff f805 	bl	8000368 <__aeabi_ul2f>
 800135e:	ee06 0a90 	vmov	s13, r0
 8001362:	4b80      	ldr	r3, [pc, #512]	; (8001564 <Trajectory_Generation+0x2b4>)
 8001364:	edd3 7a00 	vldr	s15, [r3]
 8001368:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800136c:	4b7e      	ldr	r3, [pc, #504]	; (8001568 <Trajectory_Generation+0x2b8>)
 800136e:	edd3 7a00 	vldr	s15, [r3]
 8001372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001376:	4b7d      	ldr	r3, [pc, #500]	; (800156c <Trajectory_Generation+0x2bc>)
 8001378:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 2;
 800137c:	4b72      	ldr	r3, [pc, #456]	; (8001548 <Trajectory_Generation+0x298>)
 800137e:	2202      	movs	r2, #2
 8001380:	801a      	strh	r2, [r3, #0]

			P1 = Distance_Traveled;
 8001382:	4b76      	ldr	r3, [pc, #472]	; (800155c <Trajectory_Generation+0x2ac>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a7a      	ldr	r2, [pc, #488]	; (8001570 <Trajectory_Generation+0x2c0>)
 8001388:	6013      	str	r3, [r2, #0]
			Trajectory_Flag = 4;
		}
	}


}
 800138a:	e1ba      	b.n	8001702 <Trajectory_Generation+0x452>
		else if (((Time_Trajectory_Stamp-Time_Start) > (Time_Blend_Micro) )
 800138c:	4b72      	ldr	r3, [pc, #456]	; (8001558 <Trajectory_Generation+0x2a8>)
 800138e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001392:	4b6e      	ldr	r3, [pc, #440]	; (800154c <Trajectory_Generation+0x29c>)
 8001394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001398:	1a84      	subs	r4, r0, r2
 800139a:	643c      	str	r4, [r7, #64]	; 0x40
 800139c:	eb61 0303 	sbc.w	r3, r1, r3
 80013a0:	647b      	str	r3, [r7, #68]	; 0x44
 80013a2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80013a6:	f7fe ffdf 	bl	8000368 <__aeabi_ul2f>
 80013aa:	ee07 0a10 	vmov	s14, r0
 80013ae:	4b6d      	ldr	r3, [pc, #436]	; (8001564 <Trajectory_Generation+0x2b4>)
 80013b0:	edd3 7a00 	vldr	s15, [r3]
 80013b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013bc:	dd2d      	ble.n	800141a <Trajectory_Generation+0x16a>
				&& (Time_Trajectory_Stamp-Time_Start < Time_All_Micro-Time_Blend_Micro))
 80013be:	4b66      	ldr	r3, [pc, #408]	; (8001558 <Trajectory_Generation+0x2a8>)
 80013c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013c4:	4b61      	ldr	r3, [pc, #388]	; (800154c <Trajectory_Generation+0x29c>)
 80013c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ca:	1a84      	subs	r4, r0, r2
 80013cc:	63bc      	str	r4, [r7, #56]	; 0x38
 80013ce:	eb61 0303 	sbc.w	r3, r1, r3
 80013d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80013d4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80013d8:	f7fe ffc6 	bl	8000368 <__aeabi_ul2f>
 80013dc:	ee06 0a90 	vmov	s13, r0
 80013e0:	4b64      	ldr	r3, [pc, #400]	; (8001574 <Trajectory_Generation+0x2c4>)
 80013e2:	ed93 7a00 	vldr	s14, [r3]
 80013e6:	4b5f      	ldr	r3, [pc, #380]	; (8001564 <Trajectory_Generation+0x2b4>)
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013f0:	eef4 6ae7 	vcmpe.f32	s13, s15
 80013f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f8:	d50f      	bpl.n	800141a <Trajectory_Generation+0x16a>
			Velocity_Want_RPM = Velocity_Max_RPM;
 80013fa:	4b5b      	ldr	r3, [pc, #364]	; (8001568 <Trajectory_Generation+0x2b8>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a5b      	ldr	r2, [pc, #364]	; (800156c <Trajectory_Generation+0x2bc>)
 8001400:	6013      	str	r3, [r2, #0]
			P2 = Distance_Traveled-P1;
 8001402:	4b56      	ldr	r3, [pc, #344]	; (800155c <Trajectory_Generation+0x2ac>)
 8001404:	ed93 7a00 	vldr	s14, [r3]
 8001408:	4b59      	ldr	r3, [pc, #356]	; (8001570 <Trajectory_Generation+0x2c0>)
 800140a:	edd3 7a00 	vldr	s15, [r3]
 800140e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001412:	4b59      	ldr	r3, [pc, #356]	; (8001578 <Trajectory_Generation+0x2c8>)
 8001414:	edc3 7a00 	vstr	s15, [r3]
 8001418:	e173      	b.n	8001702 <Trajectory_Generation+0x452>
		else if (((Time_Trajectory_Stamp-Time_Start) >= (Time_All_Micro-Time_Blend_Micro))
 800141a:	4b4f      	ldr	r3, [pc, #316]	; (8001558 <Trajectory_Generation+0x2a8>)
 800141c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001420:	4b4a      	ldr	r3, [pc, #296]	; (800154c <Trajectory_Generation+0x29c>)
 8001422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001426:	1a84      	subs	r4, r0, r2
 8001428:	633c      	str	r4, [r7, #48]	; 0x30
 800142a:	eb61 0303 	sbc.w	r3, r1, r3
 800142e:	637b      	str	r3, [r7, #52]	; 0x34
 8001430:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001434:	f7fe ff98 	bl	8000368 <__aeabi_ul2f>
 8001438:	ee06 0a90 	vmov	s13, r0
 800143c:	4b4d      	ldr	r3, [pc, #308]	; (8001574 <Trajectory_Generation+0x2c4>)
 800143e:	ed93 7a00 	vldr	s14, [r3]
 8001442:	4b48      	ldr	r3, [pc, #288]	; (8001564 <Trajectory_Generation+0x2b4>)
 8001444:	edd3 7a00 	vldr	s15, [r3]
 8001448:	ee77 7a67 	vsub.f32	s15, s14, s15
 800144c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8001450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001454:	db5a      	blt.n	800150c <Trajectory_Generation+0x25c>
				&& (Time_Trajectory_Stamp-Time_Start <= Time_All_Micro) )
 8001456:	4b40      	ldr	r3, [pc, #256]	; (8001558 <Trajectory_Generation+0x2a8>)
 8001458:	e9d3 0100 	ldrd	r0, r1, [r3]
 800145c:	4b3b      	ldr	r3, [pc, #236]	; (800154c <Trajectory_Generation+0x29c>)
 800145e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001462:	1a84      	subs	r4, r0, r2
 8001464:	62bc      	str	r4, [r7, #40]	; 0x28
 8001466:	eb61 0303 	sbc.w	r3, r1, r3
 800146a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800146c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001470:	f7fe ff7a 	bl	8000368 <__aeabi_ul2f>
 8001474:	ee07 0a10 	vmov	s14, r0
 8001478:	4b3e      	ldr	r3, [pc, #248]	; (8001574 <Trajectory_Generation+0x2c4>)
 800147a:	edd3 7a00 	vldr	s15, [r3]
 800147e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001486:	d841      	bhi.n	800150c <Trajectory_Generation+0x25c>
			Velocity_Want_RPM = (-Velocity_Max_RPM)*((((Time_Trajectory_Stamp-Time_Start)
 8001488:	4b37      	ldr	r3, [pc, #220]	; (8001568 <Trajectory_Generation+0x2b8>)
 800148a:	edd3 7a00 	vldr	s15, [r3]
 800148e:	eeb1 8a67 	vneg.f32	s16, s15
 8001492:	4b31      	ldr	r3, [pc, #196]	; (8001558 <Trajectory_Generation+0x2a8>)
 8001494:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001498:	4b2c      	ldr	r3, [pc, #176]	; (800154c <Trajectory_Generation+0x29c>)
 800149a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149e:	1a84      	subs	r4, r0, r2
 80014a0:	623c      	str	r4, [r7, #32]
 80014a2:	eb61 0303 	sbc.w	r3, r1, r3
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24
								-(Time_All_Micro-Time_Blend_Micro))/Time_Blend_Micro)-1);
 80014a8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80014ac:	f7fe ff5c 	bl	8000368 <__aeabi_ul2f>
 80014b0:	ee06 0a90 	vmov	s13, r0
 80014b4:	4b2f      	ldr	r3, [pc, #188]	; (8001574 <Trajectory_Generation+0x2c4>)
 80014b6:	ed93 7a00 	vldr	s14, [r3]
 80014ba:	4b2a      	ldr	r3, [pc, #168]	; (8001564 <Trajectory_Generation+0x2b4>)
 80014bc:	edd3 7a00 	vldr	s15, [r3]
 80014c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014c4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80014c8:	4b26      	ldr	r3, [pc, #152]	; (8001564 <Trajectory_Generation+0x2b4>)
 80014ca:	ed93 7a00 	vldr	s14, [r3]
 80014ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80014d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
			Velocity_Want_RPM = (-Velocity_Max_RPM)*((((Time_Trajectory_Stamp-Time_Start)
 80014da:	ee68 7a27 	vmul.f32	s15, s16, s15
 80014de:	4b23      	ldr	r3, [pc, #140]	; (800156c <Trajectory_Generation+0x2bc>)
 80014e0:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 3;
 80014e4:	4b18      	ldr	r3, [pc, #96]	; (8001548 <Trajectory_Generation+0x298>)
 80014e6:	2203      	movs	r2, #3
 80014e8:	801a      	strh	r2, [r3, #0]
			P3 = Distance_Traveled-P2-P1;
 80014ea:	4b1c      	ldr	r3, [pc, #112]	; (800155c <Trajectory_Generation+0x2ac>)
 80014ec:	ed93 7a00 	vldr	s14, [r3]
 80014f0:	4b21      	ldr	r3, [pc, #132]	; (8001578 <Trajectory_Generation+0x2c8>)
 80014f2:	edd3 7a00 	vldr	s15, [r3]
 80014f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014fa:	4b1d      	ldr	r3, [pc, #116]	; (8001570 <Trajectory_Generation+0x2c0>)
 80014fc:	edd3 7a00 	vldr	s15, [r3]
 8001500:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001504:	4b1d      	ldr	r3, [pc, #116]	; (800157c <Trajectory_Generation+0x2cc>)
 8001506:	edc3 7a00 	vstr	s15, [r3]
 800150a:	e0fa      	b.n	8001702 <Trajectory_Generation+0x452>
		else if ((Time_Trajectory_Stamp-Time_Start) >= Time_All_Micro)
 800150c:	4b12      	ldr	r3, [pc, #72]	; (8001558 <Trajectory_Generation+0x2a8>)
 800150e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001512:	4b0e      	ldr	r3, [pc, #56]	; (800154c <Trajectory_Generation+0x29c>)
 8001514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001518:	1a84      	subs	r4, r0, r2
 800151a:	61bc      	str	r4, [r7, #24]
 800151c:	eb61 0303 	sbc.w	r3, r1, r3
 8001520:	61fb      	str	r3, [r7, #28]
 8001522:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001526:	f7fe ff1f 	bl	8000368 <__aeabi_ul2f>
 800152a:	ee07 0a10 	vmov	s14, r0
 800152e:	4b11      	ldr	r3, [pc, #68]	; (8001574 <Trajectory_Generation+0x2c4>)
 8001530:	edd3 7a00 	vldr	s15, [r3]
 8001534:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153c:	da00      	bge.n	8001540 <Trajectory_Generation+0x290>
}
 800153e:	e0e0      	b.n	8001702 <Trajectory_Generation+0x452>
			Trajectory_Flag = 4;
 8001540:	4b01      	ldr	r3, [pc, #4]	; (8001548 <Trajectory_Generation+0x298>)
 8001542:	2204      	movs	r2, #4
 8001544:	801a      	strh	r2, [r3, #0]
}
 8001546:	e0dc      	b.n	8001702 <Trajectory_Generation+0x452>
 8001548:	20000144 	.word	0x20000144
 800154c:	20000130 	.word	0x20000130
 8001550:	2000011c 	.word	0x2000011c
 8001554:	20000118 	.word	0x20000118
 8001558:	200000b8 	.word	0x200000b8
 800155c:	20000174 	.word	0x20000174
 8001560:	200000c0 	.word	0x200000c0
 8001564:	20000138 	.word	0x20000138
 8001568:	20000008 	.word	0x20000008
 800156c:	200000d0 	.word	0x200000d0
 8001570:	20000168 	.word	0x20000168
 8001574:	2000013c 	.word	0x2000013c
 8001578:	2000016c 	.word	0x2000016c
 800157c:	20000170 	.word	0x20000170
	else if (Distance_Length == 0)  //SHORT
 8001580:	4b63      	ldr	r3, [pc, #396]	; (8001710 <Trajectory_Generation+0x460>)
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	f040 80bc 	bne.w	8001702 <Trajectory_Generation+0x452>
		if ((Time_Trajectory_Stamp-Time_Start) <= Time_Blend_Micro)
 800158a:	4b62      	ldr	r3, [pc, #392]	; (8001714 <Trajectory_Generation+0x464>)
 800158c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001590:	4b61      	ldr	r3, [pc, #388]	; (8001718 <Trajectory_Generation+0x468>)
 8001592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001596:	1a84      	subs	r4, r0, r2
 8001598:	eb61 0503 	sbc.w	r5, r1, r3
 800159c:	4620      	mov	r0, r4
 800159e:	4629      	mov	r1, r5
 80015a0:	f7fe fee2 	bl	8000368 <__aeabi_ul2f>
 80015a4:	ee07 0a10 	vmov	s14, r0
 80015a8:	4b5c      	ldr	r3, [pc, #368]	; (800171c <Trajectory_Generation+0x46c>)
 80015aa:	edd3 7a00 	vldr	s15, [r3]
 80015ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b6:	d821      	bhi.n	80015fc <Trajectory_Generation+0x34c>
			Velocity_Want_RPM = Velocity_Achieve_RPM*((Time_Trajectory_Stamp-Time_Start)/Time_Blend_Micro);
 80015b8:	4b56      	ldr	r3, [pc, #344]	; (8001714 <Trajectory_Generation+0x464>)
 80015ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015be:	4b56      	ldr	r3, [pc, #344]	; (8001718 <Trajectory_Generation+0x468>)
 80015c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c4:	1a84      	subs	r4, r0, r2
 80015c6:	613c      	str	r4, [r7, #16]
 80015c8:	eb61 0303 	sbc.w	r3, r1, r3
 80015cc:	617b      	str	r3, [r7, #20]
 80015ce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015d2:	f7fe fec9 	bl	8000368 <__aeabi_ul2f>
 80015d6:	ee06 0a90 	vmov	s13, r0
 80015da:	4b50      	ldr	r3, [pc, #320]	; (800171c <Trajectory_Generation+0x46c>)
 80015dc:	edd3 7a00 	vldr	s15, [r3]
 80015e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80015e4:	4b4e      	ldr	r3, [pc, #312]	; (8001720 <Trajectory_Generation+0x470>)
 80015e6:	edd3 7a00 	vldr	s15, [r3]
 80015ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ee:	4b4d      	ldr	r3, [pc, #308]	; (8001724 <Trajectory_Generation+0x474>)
 80015f0:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 2;
 80015f4:	4b4c      	ldr	r3, [pc, #304]	; (8001728 <Trajectory_Generation+0x478>)
 80015f6:	2202      	movs	r2, #2
 80015f8:	801a      	strh	r2, [r3, #0]
}
 80015fa:	e082      	b.n	8001702 <Trajectory_Generation+0x452>
		else if (((Time_Trajectory_Stamp-Time_Start) >= Time_Blend_Micro)
 80015fc:	4b45      	ldr	r3, [pc, #276]	; (8001714 <Trajectory_Generation+0x464>)
 80015fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001602:	4b45      	ldr	r3, [pc, #276]	; (8001718 <Trajectory_Generation+0x468>)
 8001604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001608:	1a84      	subs	r4, r0, r2
 800160a:	60bc      	str	r4, [r7, #8]
 800160c:	eb61 0303 	sbc.w	r3, r1, r3
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001616:	f7fe fea7 	bl	8000368 <__aeabi_ul2f>
 800161a:	ee07 0a10 	vmov	s14, r0
 800161e:	4b3f      	ldr	r3, [pc, #252]	; (800171c <Trajectory_Generation+0x46c>)
 8001620:	edd3 7a00 	vldr	s15, [r3]
 8001624:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162c:	db46      	blt.n	80016bc <Trajectory_Generation+0x40c>
				&& ((Time_Trajectory_Stamp-Time_Start) < (2*Time_Blend_Micro)))
 800162e:	4b39      	ldr	r3, [pc, #228]	; (8001714 <Trajectory_Generation+0x464>)
 8001630:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001634:	4b38      	ldr	r3, [pc, #224]	; (8001718 <Trajectory_Generation+0x468>)
 8001636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163a:	1a84      	subs	r4, r0, r2
 800163c:	603c      	str	r4, [r7, #0]
 800163e:	eb61 0303 	sbc.w	r3, r1, r3
 8001642:	607b      	str	r3, [r7, #4]
 8001644:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001648:	f7fe fe8e 	bl	8000368 <__aeabi_ul2f>
 800164c:	ee07 0a10 	vmov	s14, r0
 8001650:	4b32      	ldr	r3, [pc, #200]	; (800171c <Trajectory_Generation+0x46c>)
 8001652:	edd3 7a00 	vldr	s15, [r3]
 8001656:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800165a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800165e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001662:	d52b      	bpl.n	80016bc <Trajectory_Generation+0x40c>
			Velocity_Want_RPM = (-Velocity_Achieve_RPM)*((((Time_Trajectory_Stamp-Time_Start)-Time_Blend_Micro)/Time_Blend_Micro)-1);
 8001664:	4b2e      	ldr	r3, [pc, #184]	; (8001720 <Trajectory_Generation+0x470>)
 8001666:	edd3 7a00 	vldr	s15, [r3]
 800166a:	eeb1 8a67 	vneg.f32	s16, s15
 800166e:	4b29      	ldr	r3, [pc, #164]	; (8001714 <Trajectory_Generation+0x464>)
 8001670:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001674:	4b28      	ldr	r3, [pc, #160]	; (8001718 <Trajectory_Generation+0x468>)
 8001676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167a:	ebb0 0a02 	subs.w	sl, r0, r2
 800167e:	eb61 0b03 	sbc.w	fp, r1, r3
 8001682:	4650      	mov	r0, sl
 8001684:	4659      	mov	r1, fp
 8001686:	f7fe fe6f 	bl	8000368 <__aeabi_ul2f>
 800168a:	ee07 0a10 	vmov	s14, r0
 800168e:	4b23      	ldr	r3, [pc, #140]	; (800171c <Trajectory_Generation+0x46c>)
 8001690:	edd3 7a00 	vldr	s15, [r3]
 8001694:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001698:	4b20      	ldr	r3, [pc, #128]	; (800171c <Trajectory_Generation+0x46c>)
 800169a:	ed93 7a00 	vldr	s14, [r3]
 800169e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80016a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80016aa:	ee68 7a27 	vmul.f32	s15, s16, s15
 80016ae:	4b1d      	ldr	r3, [pc, #116]	; (8001724 <Trajectory_Generation+0x474>)
 80016b0:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 3;
 80016b4:	4b1c      	ldr	r3, [pc, #112]	; (8001728 <Trajectory_Generation+0x478>)
 80016b6:	2203      	movs	r2, #3
 80016b8:	801a      	strh	r2, [r3, #0]
 80016ba:	e022      	b.n	8001702 <Trajectory_Generation+0x452>
		else if ((Time_Trajectory_Stamp-Time_Start) >= (2*Time_Blend_Micro))
 80016bc:	4b15      	ldr	r3, [pc, #84]	; (8001714 <Trajectory_Generation+0x464>)
 80016be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016c2:	4b15      	ldr	r3, [pc, #84]	; (8001718 <Trajectory_Generation+0x468>)
 80016c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c8:	ebb0 0802 	subs.w	r8, r0, r2
 80016cc:	eb61 0903 	sbc.w	r9, r1, r3
 80016d0:	4640      	mov	r0, r8
 80016d2:	4649      	mov	r1, r9
 80016d4:	f7fe fe48 	bl	8000368 <__aeabi_ul2f>
 80016d8:	ee07 0a10 	vmov	s14, r0
 80016dc:	4b0f      	ldr	r3, [pc, #60]	; (800171c <Trajectory_Generation+0x46c>)
 80016de:	edd3 7a00 	vldr	s15, [r3]
 80016e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ee:	da00      	bge.n	80016f2 <Trajectory_Generation+0x442>
}
 80016f0:	e007      	b.n	8001702 <Trajectory_Generation+0x452>
			Velocity_Want_RPM = 0;
 80016f2:	4b0c      	ldr	r3, [pc, #48]	; (8001724 <Trajectory_Generation+0x474>)
 80016f4:	f04f 0200 	mov.w	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
			Trajectory_Flag = 4;
 80016fa:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <Trajectory_Generation+0x478>)
 80016fc:	2204      	movs	r2, #4
 80016fe:	801a      	strh	r2, [r3, #0]
}
 8001700:	e7ff      	b.n	8001702 <Trajectory_Generation+0x452>
 8001702:	bf00      	nop
 8001704:	3758      	adds	r7, #88	; 0x58
 8001706:	46bd      	mov	sp, r7
 8001708:	ecbd 8b02 	vpop	{d8}
 800170c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001710:	200000c0 	.word	0x200000c0
 8001714:	200000b8 	.word	0x200000b8
 8001718:	20000130 	.word	0x20000130
 800171c:	20000138 	.word	0x20000138
 8001720:	20000100 	.word	0x20000100
 8001724:	200000d0 	.word	0x200000d0
 8001728:	20000144 	.word	0x20000144

0800172c <Kalman_Filter>:

void Kalman_Filter()
{
 800172c:	b580      	push	{r7, lr}
 800172e:	ed2d 8b02 	vpush	{d8}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
	Q = powf(Sigma_a, 2);
 8001736:	4bca      	ldr	r3, [pc, #808]	; (8001a60 <Kalman_Filter+0x334>)
 8001738:	edd3 7a00 	vldr	s15, [r3]
 800173c:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001740:	eeb0 0a67 	vmov.f32	s0, s15
 8001744:	f004 fcae 	bl	80060a4 <powf>
 8001748:	eef0 7a40 	vmov.f32	s15, s0
 800174c:	4bc5      	ldr	r3, [pc, #788]	; (8001a64 <Kalman_Filter+0x338>)
 800174e:	edc3 7a00 	vstr	s15, [r3]
	R = powf(Sigma_w, 2);
 8001752:	4bc5      	ldr	r3, [pc, #788]	; (8001a68 <Kalman_Filter+0x33c>)
 8001754:	edd3 7a00 	vldr	s15, [r3]
 8001758:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800175c:	eeb0 0a67 	vmov.f32	s0, s15
 8001760:	f004 fca0 	bl	80060a4 <powf>
 8001764:	eef0 7a40 	vmov.f32	s15, s0
 8001768:	4bc0      	ldr	r3, [pc, #768]	; (8001a6c <Kalman_Filter+0x340>)
 800176a:	edc3 7a00 	vstr	s15, [r3]

	float Position_Kalman_New = Position_Kalman + (Velocity_Kalman*CON_T);
 800176e:	4bc0      	ldr	r3, [pc, #768]	; (8001a70 <Kalman_Filter+0x344>)
 8001770:	edd3 7a00 	vldr	s15, [r3]
 8001774:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8001a74 <Kalman_Filter+0x348>
 8001778:	ee27 7a87 	vmul.f32	s14, s15, s14
 800177c:	4bbe      	ldr	r3, [pc, #760]	; (8001a78 <Kalman_Filter+0x34c>)
 800177e:	edd3 7a00 	vldr	s15, [r3]
 8001782:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001786:	edc7 7a03 	vstr	s15, [r7, #12]
	float Velocity_Kalman_New = 0 + Velocity_Kalman;
 800178a:	4bb9      	ldr	r3, [pc, #740]	; (8001a70 <Kalman_Filter+0x344>)
 800178c:	edd3 7a00 	vldr	s15, [r3]
 8001790:	ed9f 7aba 	vldr	s14, [pc, #744]	; 8001a7c <Kalman_Filter+0x350>
 8001794:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001798:	edc7 7a02 	vstr	s15, [r7, #8]
	float ye = Velocity_Read_Encoder - Velocity_Kalman_New;
 800179c:	4bb8      	ldr	r3, [pc, #736]	; (8001a80 <Kalman_Filter+0x354>)
 800179e:	ed93 7a00 	vldr	s14, [r3]
 80017a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80017a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017aa:	edc7 7a01 	vstr	s15, [r7, #4]

	p11 = p11 + (CON_T*p21) + (Q*powf(fabs(CON_T),4))/4 + (powf(fabs(CON_T),2)*(p12 + CON_T*p22))/CON_T;
 80017ae:	ed9f 7ab1 	vldr	s14, [pc, #708]	; 8001a74 <Kalman_Filter+0x348>
 80017b2:	4bb4      	ldr	r3, [pc, #720]	; (8001a84 <Kalman_Filter+0x358>)
 80017b4:	edd3 7a00 	vldr	s15, [r3]
 80017b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017bc:	4bb2      	ldr	r3, [pc, #712]	; (8001a88 <Kalman_Filter+0x35c>)
 80017be:	edd3 7a00 	vldr	s15, [r3]
 80017c2:	ee37 8a27 	vadd.f32	s16, s14, s15
 80017c6:	eddf 7aab 	vldr	s15, [pc, #684]	; 8001a74 <Kalman_Filter+0x348>
 80017ca:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 80017ce:	eeb0 0a67 	vmov.f32	s0, s15
 80017d2:	f004 fc67 	bl	80060a4 <powf>
 80017d6:	eeb0 7a40 	vmov.f32	s14, s0
 80017da:	4ba2      	ldr	r3, [pc, #648]	; (8001a64 <Kalman_Filter+0x338>)
 80017dc:	edd3 7a00 	vldr	s15, [r3]
 80017e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017e4:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80017e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ec:	ee38 8a27 	vadd.f32	s16, s16, s15
 80017f0:	eddf 7aa0 	vldr	s15, [pc, #640]	; 8001a74 <Kalman_Filter+0x348>
 80017f4:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80017f8:	eeb0 0a67 	vmov.f32	s0, s15
 80017fc:	f004 fc52 	bl	80060a4 <powf>
 8001800:	eef0 6a40 	vmov.f32	s13, s0
 8001804:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8001a74 <Kalman_Filter+0x348>
 8001808:	4ba0      	ldr	r3, [pc, #640]	; (8001a8c <Kalman_Filter+0x360>)
 800180a:	edd3 7a00 	vldr	s15, [r3]
 800180e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001812:	4b9f      	ldr	r3, [pc, #636]	; (8001a90 <Kalman_Filter+0x364>)
 8001814:	edd3 7a00 	vldr	s15, [r3]
 8001818:	ee77 7a27 	vadd.f32	s15, s14, s15
 800181c:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8001820:	eddf 6a94 	vldr	s13, [pc, #592]	; 8001a74 <Kalman_Filter+0x348>
 8001824:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001828:	ee78 7a27 	vadd.f32	s15, s16, s15
 800182c:	4b96      	ldr	r3, [pc, #600]	; (8001a88 <Kalman_Filter+0x35c>)
 800182e:	edc3 7a00 	vstr	s15, [r3]
	p12 = p12 + (CON_T*p22) + (Q*CON_T*powf(fabs(CON_T),2))/2;
 8001832:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8001a74 <Kalman_Filter+0x348>
 8001836:	4b95      	ldr	r3, [pc, #596]	; (8001a8c <Kalman_Filter+0x360>)
 8001838:	edd3 7a00 	vldr	s15, [r3]
 800183c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001840:	4b93      	ldr	r3, [pc, #588]	; (8001a90 <Kalman_Filter+0x364>)
 8001842:	edd3 7a00 	vldr	s15, [r3]
 8001846:	ee37 8a27 	vadd.f32	s16, s14, s15
 800184a:	4b86      	ldr	r3, [pc, #536]	; (8001a64 <Kalman_Filter+0x338>)
 800184c:	edd3 7a00 	vldr	s15, [r3]
 8001850:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8001a74 <Kalman_Filter+0x348>
 8001854:	ee67 8a87 	vmul.f32	s17, s15, s14
 8001858:	eddf 7a86 	vldr	s15, [pc, #536]	; 8001a74 <Kalman_Filter+0x348>
 800185c:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001860:	eeb0 0a67 	vmov.f32	s0, s15
 8001864:	f004 fc1e 	bl	80060a4 <powf>
 8001868:	eef0 7a40 	vmov.f32	s15, s0
 800186c:	ee28 7aa7 	vmul.f32	s14, s17, s15
 8001870:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001874:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001878:	ee78 7a27 	vadd.f32	s15, s16, s15
 800187c:	4b84      	ldr	r3, [pc, #528]	; (8001a90 <Kalman_Filter+0x364>)
 800187e:	edc3 7a00 	vstr	s15, [r3]
	p21 = (2*CON_T*p21 + Q*powf(fabs(CON_T),4) + 2*p22*powf(fabs(CON_T),2))/(2*CON_T);
 8001882:	eddf 7a7c 	vldr	s15, [pc, #496]	; 8001a74 <Kalman_Filter+0x348>
 8001886:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800188a:	4b7e      	ldr	r3, [pc, #504]	; (8001a84 <Kalman_Filter+0x358>)
 800188c:	edd3 7a00 	vldr	s15, [r3]
 8001890:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001894:	eddf 7a77 	vldr	s15, [pc, #476]	; 8001a74 <Kalman_Filter+0x348>
 8001898:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 800189c:	eeb0 0a67 	vmov.f32	s0, s15
 80018a0:	f004 fc00 	bl	80060a4 <powf>
 80018a4:	eeb0 7a40 	vmov.f32	s14, s0
 80018a8:	4b6e      	ldr	r3, [pc, #440]	; (8001a64 <Kalman_Filter+0x338>)
 80018aa:	edd3 7a00 	vldr	s15, [r3]
 80018ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018b2:	ee38 8a27 	vadd.f32	s16, s16, s15
 80018b6:	4b75      	ldr	r3, [pc, #468]	; (8001a8c <Kalman_Filter+0x360>)
 80018b8:	edd3 7a00 	vldr	s15, [r3]
 80018bc:	ee77 8aa7 	vadd.f32	s17, s15, s15
 80018c0:	eddf 7a6c 	vldr	s15, [pc, #432]	; 8001a74 <Kalman_Filter+0x348>
 80018c4:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80018c8:	eeb0 0a67 	vmov.f32	s0, s15
 80018cc:	f004 fbea 	bl	80060a4 <powf>
 80018d0:	eef0 7a40 	vmov.f32	s15, s0
 80018d4:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80018d8:	ee78 6a27 	vadd.f32	s13, s16, s15
 80018dc:	eddf 7a65 	vldr	s15, [pc, #404]	; 8001a74 <Kalman_Filter+0x348>
 80018e0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80018e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018e8:	4b66      	ldr	r3, [pc, #408]	; (8001a84 <Kalman_Filter+0x358>)
 80018ea:	edc3 7a00 	vstr	s15, [r3]
	p22 = Q*powf(fabs(CON_T),2) + p22;
 80018ee:	eddf 7a61 	vldr	s15, [pc, #388]	; 8001a74 <Kalman_Filter+0x348>
 80018f2:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80018f6:	eeb0 0a67 	vmov.f32	s0, s15
 80018fa:	f004 fbd3 	bl	80060a4 <powf>
 80018fe:	eeb0 7a40 	vmov.f32	s14, s0
 8001902:	4b58      	ldr	r3, [pc, #352]	; (8001a64 <Kalman_Filter+0x338>)
 8001904:	edd3 7a00 	vldr	s15, [r3]
 8001908:	ee27 7a27 	vmul.f32	s14, s14, s15
 800190c:	4b5f      	ldr	r3, [pc, #380]	; (8001a8c <Kalman_Filter+0x360>)
 800190e:	edd3 7a00 	vldr	s15, [r3]
 8001912:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001916:	4b5d      	ldr	r3, [pc, #372]	; (8001a8c <Kalman_Filter+0x360>)
 8001918:	edc3 7a00 	vstr	s15, [r3]

	Position_Kalman_New = Position_Kalman_New + (p12*ye)/(R+p22);
 800191c:	4b5c      	ldr	r3, [pc, #368]	; (8001a90 <Kalman_Filter+0x364>)
 800191e:	ed93 7a00 	vldr	s14, [r3]
 8001922:	edd7 7a01 	vldr	s15, [r7, #4]
 8001926:	ee67 6a27 	vmul.f32	s13, s14, s15
 800192a:	4b50      	ldr	r3, [pc, #320]	; (8001a6c <Kalman_Filter+0x340>)
 800192c:	ed93 7a00 	vldr	s14, [r3]
 8001930:	4b56      	ldr	r3, [pc, #344]	; (8001a8c <Kalman_Filter+0x360>)
 8001932:	edd3 7a00 	vldr	s15, [r3]
 8001936:	ee37 7a27 	vadd.f32	s14, s14, s15
 800193a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800193e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001942:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001946:	edc7 7a03 	vstr	s15, [r7, #12]
	Velocity_Kalman_New = Velocity_Kalman_New + (p22*ye)/(R+p22);
 800194a:	4b50      	ldr	r3, [pc, #320]	; (8001a8c <Kalman_Filter+0x360>)
 800194c:	ed93 7a00 	vldr	s14, [r3]
 8001950:	edd7 7a01 	vldr	s15, [r7, #4]
 8001954:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001958:	4b44      	ldr	r3, [pc, #272]	; (8001a6c <Kalman_Filter+0x340>)
 800195a:	ed93 7a00 	vldr	s14, [r3]
 800195e:	4b4b      	ldr	r3, [pc, #300]	; (8001a8c <Kalman_Filter+0x360>)
 8001960:	edd3 7a00 	vldr	s15, [r3]
 8001964:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001968:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800196c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001970:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001974:	edc7 7a02 	vstr	s15, [r7, #8]

	p11 = p11 - (p12*p21)/(R+p22);
 8001978:	4b43      	ldr	r3, [pc, #268]	; (8001a88 <Kalman_Filter+0x35c>)
 800197a:	ed93 7a00 	vldr	s14, [r3]
 800197e:	4b44      	ldr	r3, [pc, #272]	; (8001a90 <Kalman_Filter+0x364>)
 8001980:	edd3 6a00 	vldr	s13, [r3]
 8001984:	4b3f      	ldr	r3, [pc, #252]	; (8001a84 <Kalman_Filter+0x358>)
 8001986:	edd3 7a00 	vldr	s15, [r3]
 800198a:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800198e:	4b37      	ldr	r3, [pc, #220]	; (8001a6c <Kalman_Filter+0x340>)
 8001990:	edd3 6a00 	vldr	s13, [r3]
 8001994:	4b3d      	ldr	r3, [pc, #244]	; (8001a8c <Kalman_Filter+0x360>)
 8001996:	edd3 7a00 	vldr	s15, [r3]
 800199a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800199e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80019a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a6:	4b38      	ldr	r3, [pc, #224]	; (8001a88 <Kalman_Filter+0x35c>)
 80019a8:	edc3 7a00 	vstr	s15, [r3]
	p12 = p12 - (p12*p22)/(R+p22);
 80019ac:	4b38      	ldr	r3, [pc, #224]	; (8001a90 <Kalman_Filter+0x364>)
 80019ae:	ed93 7a00 	vldr	s14, [r3]
 80019b2:	4b37      	ldr	r3, [pc, #220]	; (8001a90 <Kalman_Filter+0x364>)
 80019b4:	edd3 6a00 	vldr	s13, [r3]
 80019b8:	4b34      	ldr	r3, [pc, #208]	; (8001a8c <Kalman_Filter+0x360>)
 80019ba:	edd3 7a00 	vldr	s15, [r3]
 80019be:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80019c2:	4b2a      	ldr	r3, [pc, #168]	; (8001a6c <Kalman_Filter+0x340>)
 80019c4:	edd3 6a00 	vldr	s13, [r3]
 80019c8:	4b30      	ldr	r3, [pc, #192]	; (8001a8c <Kalman_Filter+0x360>)
 80019ca:	edd3 7a00 	vldr	s15, [r3]
 80019ce:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80019d2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80019d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019da:	4b2d      	ldr	r3, [pc, #180]	; (8001a90 <Kalman_Filter+0x364>)
 80019dc:	edc3 7a00 	vstr	s15, [r3]
	p21 = -p21*(p22/(R+22)-1);
 80019e0:	4b28      	ldr	r3, [pc, #160]	; (8001a84 <Kalman_Filter+0x358>)
 80019e2:	edd3 7a00 	vldr	s15, [r3]
 80019e6:	eeb1 7a67 	vneg.f32	s14, s15
 80019ea:	4b28      	ldr	r3, [pc, #160]	; (8001a8c <Kalman_Filter+0x360>)
 80019ec:	ed93 6a00 	vldr	s12, [r3]
 80019f0:	4b1e      	ldr	r3, [pc, #120]	; (8001a6c <Kalman_Filter+0x340>)
 80019f2:	edd3 7a00 	vldr	s15, [r3]
 80019f6:	eef3 6a06 	vmov.f32	s13, #54	; 0x41b00000  22.0
 80019fa:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80019fe:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001a02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a06:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0e:	4b1d      	ldr	r3, [pc, #116]	; (8001a84 <Kalman_Filter+0x358>)
 8001a10:	edc3 7a00 	vstr	s15, [r3]
	p22 = -p22*(p22/(R+22)-1);
 8001a14:	4b1d      	ldr	r3, [pc, #116]	; (8001a8c <Kalman_Filter+0x360>)
 8001a16:	edd3 7a00 	vldr	s15, [r3]
 8001a1a:	eeb1 7a67 	vneg.f32	s14, s15
 8001a1e:	4b1b      	ldr	r3, [pc, #108]	; (8001a8c <Kalman_Filter+0x360>)
 8001a20:	ed93 6a00 	vldr	s12, [r3]
 8001a24:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <Kalman_Filter+0x340>)
 8001a26:	edd3 7a00 	vldr	s15, [r3]
 8001a2a:	eef3 6a06 	vmov.f32	s13, #54	; 0x41b00000  22.0
 8001a2e:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8001a32:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001a36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a3a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a42:	4b12      	ldr	r3, [pc, #72]	; (8001a8c <Kalman_Filter+0x360>)
 8001a44:	edc3 7a00 	vstr	s15, [r3]

	Position_Kalman = Position_Kalman_New;
 8001a48:	4a0b      	ldr	r2, [pc, #44]	; (8001a78 <Kalman_Filter+0x34c>)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6013      	str	r3, [r2, #0]
	Velocity_Kalman = Velocity_Kalman_New;
 8001a4e:	4a08      	ldr	r2, [pc, #32]	; (8001a70 <Kalman_Filter+0x344>)
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	6013      	str	r3, [r2, #0]

}
 8001a54:	bf00      	nop
 8001a56:	3710      	adds	r7, #16
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	ecbd 8b02 	vpop	{d8}
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	2000000c 	.word	0x2000000c
 8001a64:	20000148 	.word	0x20000148
 8001a68:	20000010 	.word	0x20000010
 8001a6c:	2000014c 	.word	0x2000014c
 8001a70:	20000154 	.word	0x20000154
 8001a74:	3a83126f 	.word	0x3a83126f
 8001a78:	20000150 	.word	0x20000150
 8001a7c:	00000000 	.word	0x00000000
 8001a80:	200000c8 	.word	0x200000c8
 8001a84:	20000160 	.word	0x20000160
 8001a88:	20000158 	.word	0x20000158
 8001a8c:	20000164 	.word	0x20000164
 8001a90:	2000015c 	.word	0x2000015c

08001a94 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a94:	b5b0      	push	{r4, r5, r7, lr}
 8001a96:	ed2d 8b02 	vpush	{d8}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)  //Timer overflow
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4a50      	ldr	r2, [pc, #320]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d10a      	bne.n	8001abe <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		_micros += 4294967295;
 8001aa8:	4b4f      	ldr	r3, [pc, #316]	; (8001be8 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aae:	f112 34ff 	adds.w	r4, r2, #4294967295
 8001ab2:	f143 0500 	adc.w	r5, r3, #0
 8001ab6:	4b4c      	ldr	r3, [pc, #304]	; (8001be8 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001ab8:	e9c3 4500 	strd	r4, r5, [r3]
			Motor_Drive_PWM();			//Drive

		}
		Position_Prev_Degree = Position_Want_Degree; //Check that Position_Want_Degree change or not
	}
}
 8001abc:	e08c      	b.n	8001bd8 <HAL_TIM_PeriodElapsedCallback+0x144>
	else if (htim == &htim4)  //Control Loop
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a4a      	ldr	r2, [pc, #296]	; (8001bec <HAL_TIM_PeriodElapsedCallback+0x158>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	f040 8088 	bne.w	8001bd8 <HAL_TIM_PeriodElapsedCallback+0x144>
		Velocity_Read_Encoder = (Velocity_Read_Encoder*9999 + Encoder_Velocity_Update())/(float)10000;
 8001ac8:	4b49      	ldr	r3, [pc, #292]	; (8001bf0 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8001aca:	edd3 7a00 	vldr	s15, [r3]
 8001ace:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8001bf4 <HAL_TIM_PeriodElapsedCallback+0x160>
 8001ad2:	ee27 8a87 	vmul.f32	s16, s15, s14
 8001ad6:	f7ff f95f 	bl	8000d98 <Encoder_Velocity_Update>
 8001ada:	eef0 7a40 	vmov.f32	s15, s0
 8001ade:	ee38 7a27 	vadd.f32	s14, s16, s15
 8001ae2:	eddf 6a45 	vldr	s13, [pc, #276]	; 8001bf8 <HAL_TIM_PeriodElapsedCallback+0x164>
 8001ae6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aea:	4b41      	ldr	r3, [pc, #260]	; (8001bf0 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8001aec:	edc3 7a00 	vstr	s15, [r3]
		Kalman_Filter();
 8001af0:	f7ff fe1c 	bl	800172c <Kalman_Filter>
		Position_Now_Rad = Position_Kalman;
 8001af4:	4b41      	ldr	r3, [pc, #260]	; (8001bfc <HAL_TIM_PeriodElapsedCallback+0x168>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a41      	ldr	r2, [pc, #260]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8001afa:	6013      	str	r3, [r2, #0]
		Velocity_Now_Rad = Velocity_Kalman;
 8001afc:	4b41      	ldr	r3, [pc, #260]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a41      	ldr	r2, [pc, #260]	; (8001c08 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001b02:	6013      	str	r3, [r2, #0]
		if ((Distance_Calculated == 0 ) && (Position_Now_Degree != Position_Want_Degree)  && (GO == 0)) //Distance not calculated and not arrive at next station
 8001b04:	4b41      	ldr	r3, [pc, #260]	; (8001c0c <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001b06:	881b      	ldrh	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d111      	bne.n	8001b30 <HAL_TIM_PeriodElapsedCallback+0x9c>
 8001b0c:	4b40      	ldr	r3, [pc, #256]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001b0e:	ed93 7a00 	vldr	s14, [r3]
 8001b12:	4b40      	ldr	r3, [pc, #256]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001b14:	edd3 7a00 	vldr	s15, [r3]
 8001b18:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b20:	d006      	beq.n	8001b30 <HAL_TIM_PeriodElapsedCallback+0x9c>
 8001b22:	4b3d      	ldr	r3, [pc, #244]	; (8001c18 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001b24:	881b      	ldrh	r3, [r3, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d102      	bne.n	8001b30 <HAL_TIM_PeriodElapsedCallback+0x9c>
			Distance_Calculation();		//Calculate distance
 8001b2a:	f7ff fa8b 	bl	8001044 <Distance_Calculation>
 8001b2e:	e027      	b.n	8001b80 <HAL_TIM_PeriodElapsedCallback+0xec>
		else if ((Distance_Calculated == 1) && (Position_Now_Degree != Position_Want_Degree) && (Trajectory_Flag < 5) && (GO == 1)) //Distance calculated and not arrive at next station
 8001b30:	4b36      	ldr	r3, [pc, #216]	; (8001c0c <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001b32:	881b      	ldrh	r3, [r3, #0]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d123      	bne.n	8001b80 <HAL_TIM_PeriodElapsedCallback+0xec>
 8001b38:	4b35      	ldr	r3, [pc, #212]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001b3a:	ed93 7a00 	vldr	s14, [r3]
 8001b3e:	4b35      	ldr	r3, [pc, #212]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001b40:	edd3 7a00 	vldr	s15, [r3]
 8001b44:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b4c:	d018      	beq.n	8001b80 <HAL_TIM_PeriodElapsedCallback+0xec>
 8001b4e:	4b33      	ldr	r3, [pc, #204]	; (8001c1c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001b50:	881b      	ldrh	r3, [r3, #0]
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	d814      	bhi.n	8001b80 <HAL_TIM_PeriodElapsedCallback+0xec>
 8001b56:	4b30      	ldr	r3, [pc, #192]	; (8001c18 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001b58:	881b      	ldrh	r3, [r3, #0]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d110      	bne.n	8001b80 <HAL_TIM_PeriodElapsedCallback+0xec>
			Trajectory_Generation();	//Get Velocity_Want_RPM
 8001b5e:	f7ff fba7 	bl	80012b0 <Trajectory_Generation>
			Velocity_Control();
 8001b62:	f7ff f9bb 	bl	8000edc <Velocity_Control>
			Motor_Drive_PWM();			//Drive
 8001b66:	f7ff f973 	bl	8000e50 <Motor_Drive_PWM>
			if(Trajectory_Flag == 4)
 8001b6a:	4b2c      	ldr	r3, [pc, #176]	; (8001c1c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001b6c:	881b      	ldrh	r3, [r3, #0]
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	d106      	bne.n	8001b80 <HAL_TIM_PeriodElapsedCallback+0xec>
				if(Distance_Length == 0)
 8001b72:	4b2b      	ldr	r3, [pc, #172]	; (8001c20 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d102      	bne.n	8001b80 <HAL_TIM_PeriodElapsedCallback+0xec>
					Trajectory_Flag = 5;
 8001b7a:	4b28      	ldr	r3, [pc, #160]	; (8001c1c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001b7c:	2205      	movs	r2, #5
 8001b7e:	801a      	strh	r2, [r3, #0]
		if (Trajectory_Flag == 5)		//Reach next station
 8001b80:	4b26      	ldr	r3, [pc, #152]	; (8001c1c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001b82:	881b      	ldrh	r3, [r3, #0]
 8001b84:	2b05      	cmp	r3, #5
 8001b86:	d123      	bne.n	8001bd0 <HAL_TIM_PeriodElapsedCallback+0x13c>
			if (Position_Prev_Degree != Position_Want_Degree)	//Change goal
 8001b88:	4b26      	ldr	r3, [pc, #152]	; (8001c24 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001b8a:	ed93 7a00 	vldr	s14, [r3]
 8001b8e:	4b21      	ldr	r3, [pc, #132]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001b90:	edd3 7a00 	vldr	s15, [r3]
 8001b94:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b9c:	d010      	beq.n	8001bc0 <HAL_TIM_PeriodElapsedCallback+0x12c>
				Trajectory_Flag = 0;	//Reset flag
 8001b9e:	4b1f      	ldr	r3, [pc, #124]	; (8001c1c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	801a      	strh	r2, [r3, #0]
				Distance_Calculated = 0;//Reset distance
 8001ba4:	4b19      	ldr	r3, [pc, #100]	; (8001c0c <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	801a      	strh	r2, [r3, #0]
				Velocity_Want_RPM = 0;  //Reset Velocity_Want_RPM
 8001baa:	4b1f      	ldr	r3, [pc, #124]	; (8001c28 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
				Velocity_Error_Sum = 0;
 8001bb2:	4b1e      	ldr	r3, [pc, #120]	; (8001c2c <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
				GO = 0;
 8001bba:	4b17      	ldr	r3, [pc, #92]	; (8001c18 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	801a      	strh	r2, [r3, #0]
			Velocity_Want_RPM = 0;
 8001bc0:	4b19      	ldr	r3, [pc, #100]	; (8001c28 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001bc2:	f04f 0200 	mov.w	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
			Velocity_Control();
 8001bc8:	f7ff f988 	bl	8000edc <Velocity_Control>
			Motor_Drive_PWM();			//Drive
 8001bcc:	f7ff f940 	bl	8000e50 <Motor_Drive_PWM>
		Position_Prev_Degree = Position_Want_Degree; //Check that Position_Want_Degree change or not
 8001bd0:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a13      	ldr	r2, [pc, #76]	; (8001c24 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001bd6:	6013      	str	r3, [r2, #0]
}
 8001bd8:	bf00      	nop
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	ecbd 8b02 	vpop	{d8}
 8001be2:	bdb0      	pop	{r4, r5, r7, pc}
 8001be4:	2000039c 	.word	0x2000039c
 8001be8:	200000b0 	.word	0x200000b0
 8001bec:	20000210 	.word	0x20000210
 8001bf0:	200000c8 	.word	0x200000c8
 8001bf4:	461c3c00 	.word	0x461c3c00
 8001bf8:	461c4000 	.word	0x461c4000
 8001bfc:	20000150 	.word	0x20000150
 8001c00:	2000011c 	.word	0x2000011c
 8001c04:	20000154 	.word	0x20000154
 8001c08:	200000f8 	.word	0x200000f8
 8001c0c:	200000c2 	.word	0x200000c2
 8001c10:	200000ec 	.word	0x200000ec
 8001c14:	200000f0 	.word	0x200000f0
 8001c18:	200000c4 	.word	0x200000c4
 8001c1c:	20000144 	.word	0x20000144
 8001c20:	200000c0 	.word	0x200000c0
 8001c24:	200000f4 	.word	0x200000f4
 8001c28:	200000d0 	.word	0x200000d0
 8001c2c:	200000dc 	.word	0x200000dc

08001c30 <UARTInit>:
void UARTInit(UARTStucrture *uart)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8001c38:	4b10      	ldr	r3, [pc, #64]	; (8001c7c <UARTInit+0x4c>)
 8001c3a:	88db      	ldrh	r3, [r3, #6]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	2001      	movs	r0, #1
 8001c40:	f004 f96e 	bl	8005f20 <calloc>
 8001c44:	4603      	mov	r3, r0
 8001c46:	461a      	mov	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <UARTInit+0x4c>)
 8001c4e:	889b      	ldrh	r3, [r3, #4]
 8001c50:	4619      	mov	r1, r3
 8001c52:	2001      	movs	r0, #1
 8001c54:	f004 f964 	bl	8005f20 <calloc>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	81da      	strh	r2, [r3, #14]

}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000178 	.word	0x20000178

08001c80 <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6818      	ldr	r0, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6919      	ldr	r1, [r3, #16]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	88db      	ldrh	r3, [r3, #6]
 8001c94:	461a      	mov	r2, r3
 8001c96:	f003 fb00 	bl	800529a <HAL_UART_Receive_DMA>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <UARTGetRxHead>:
uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	88db      	ldrh	r3, [r3, #6]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	1ad3      	subs	r3, r2, r3
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <UARTReadChar>:
int16_t UARTReadChar(UARTStucrture *uart)
{
 8001cc8:	b590      	push	{r4, r7, lr}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
	int16_t Result = -1; // -1 Mean no new data
 8001cd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cd4:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	8a9b      	ldrh	r3, [r3, #20]
 8001cda:	461c      	mov	r4, r3
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f7ff ffe0 	bl	8001ca2 <UARTGetRxHead>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	429c      	cmp	r4, r3
 8001ce6:	d013      	beq.n	8001d10 <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	691b      	ldr	r3, [r3, #16]
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	8a92      	ldrh	r2, [r2, #20]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	8a9b      	ldrh	r3, [r3, #20]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	88d2      	ldrh	r2, [r2, #6]
 8001d00:	fb93 f1f2 	sdiv	r1, r3, r2
 8001d04:	fb02 f201 	mul.w	r2, r2, r1
 8001d08:	1a9b      	subs	r3, r3, r2
 8001d0a:	b29a      	uxth	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 8001d10:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3714      	adds	r7, #20
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd90      	pop	{r4, r7, pc}

08001d1c <UART_Protocol>:
	}
	UARTTxDumpBuffer(uart);

}
void UART_Protocol(UARTStucrture *uart, int16_t dataIn)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	807b      	strh	r3, [r7, #2]
	static uint8_t Frame = 0;
	static uint16_t N = 0;
	static uint16_t Data = 0;
	static uint16_t Sum = 0;

	switch (State)
 8001d28:	4b88      	ldr	r3, [pc, #544]	; (8001f4c <UART_Protocol+0x230>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b03      	cmp	r3, #3
 8001d2e:	f200 8106 	bhi.w	8001f3e <UART_Protocol+0x222>
 8001d32:	a201      	add	r2, pc, #4	; (adr r2, 8001d38 <UART_Protocol+0x1c>)
 8001d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d38:	08001d49 	.word	0x08001d49
 8001d3c:	08001e37 	.word	0x08001e37
 8001d40:	08001e45 	.word	0x08001e45
 8001d44:	08001f15 	.word	0x08001f15
	{
	case Start_Mode:
		Mode = dataIn;
 8001d48:	887b      	ldrh	r3, [r7, #2]
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	4b80      	ldr	r3, [pc, #512]	; (8001f50 <UART_Protocol+0x234>)
 8001d4e:	701a      	strb	r2, [r3, #0]
		switch (Mode)
 8001d50:	4b7f      	ldr	r3, [pc, #508]	; (8001f50 <UART_Protocol+0x234>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	3b91      	subs	r3, #145	; 0x91
 8001d56:	2b0d      	cmp	r3, #13
 8001d58:	d856      	bhi.n	8001e08 <UART_Protocol+0xec>
 8001d5a:	a201      	add	r2, pc, #4	; (adr r2, 8001d60 <UART_Protocol+0x44>)
 8001d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d60:	08001d99 	.word	0x08001d99
 8001d64:	08001da1 	.word	0x08001da1
 8001d68:	08001da9 	.word	0x08001da9
 8001d6c:	08001db1 	.word	0x08001db1
 8001d70:	08001db9 	.word	0x08001db9
 8001d74:	08001dc1 	.word	0x08001dc1
 8001d78:	08001dc9 	.word	0x08001dc9
 8001d7c:	08001dd1 	.word	0x08001dd1
 8001d80:	08001dd9 	.word	0x08001dd9
 8001d84:	08001de1 	.word	0x08001de1
 8001d88:	08001de9 	.word	0x08001de9
 8001d8c:	08001df1 	.word	0x08001df1
 8001d90:	08001df9 	.word	0x08001df9
 8001d94:	08001e01 	.word	0x08001e01
		{
		case Test_Command:
			Frame = 2;
 8001d98:	4b6e      	ldr	r3, [pc, #440]	; (8001f54 <UART_Protocol+0x238>)
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	701a      	strb	r2, [r3, #0]
			break;
 8001d9e:	e033      	b.n	8001e08 <UART_Protocol+0xec>
		case Connect_MCU:
			Frame = 1;
 8001da0:	4b6c      	ldr	r3, [pc, #432]	; (8001f54 <UART_Protocol+0x238>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	701a      	strb	r2, [r3, #0]
			break;
 8001da6:	e02f      	b.n	8001e08 <UART_Protocol+0xec>
		case Disconnect_MCU:
			Frame = 1;
 8001da8:	4b6a      	ldr	r3, [pc, #424]	; (8001f54 <UART_Protocol+0x238>)
 8001daa:	2201      	movs	r2, #1
 8001dac:	701a      	strb	r2, [r3, #0]
			break;
 8001dae:	e02b      	b.n	8001e08 <UART_Protocol+0xec>
		case Velocity_Set:
			Frame = 2;
 8001db0:	4b68      	ldr	r3, [pc, #416]	; (8001f54 <UART_Protocol+0x238>)
 8001db2:	2202      	movs	r2, #2
 8001db4:	701a      	strb	r2, [r3, #0]
			break;
 8001db6:	e027      	b.n	8001e08 <UART_Protocol+0xec>
		case Position_Set:
			Frame = 2;
 8001db8:	4b66      	ldr	r3, [pc, #408]	; (8001f54 <UART_Protocol+0x238>)
 8001dba:	2202      	movs	r2, #2
 8001dbc:	701a      	strb	r2, [r3, #0]
			break;
 8001dbe:	e023      	b.n	8001e08 <UART_Protocol+0xec>
		case Goal_1_Set:
			Frame = 2;
 8001dc0:	4b64      	ldr	r3, [pc, #400]	; (8001f54 <UART_Protocol+0x238>)
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	701a      	strb	r2, [r3, #0]
			break;
 8001dc6:	e01f      	b.n	8001e08 <UART_Protocol+0xec>
		case Goal_N_Set:
			Frame = 3;
 8001dc8:	4b62      	ldr	r3, [pc, #392]	; (8001f54 <UART_Protocol+0x238>)
 8001dca:	2203      	movs	r2, #3
 8001dcc:	701a      	strb	r2, [r3, #0]
			break;
 8001dce:	e01b      	b.n	8001e08 <UART_Protocol+0xec>
		case Go_to_Goal:
			Frame = 1;
 8001dd0:	4b60      	ldr	r3, [pc, #384]	; (8001f54 <UART_Protocol+0x238>)
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	701a      	strb	r2, [r3, #0]
			break;
 8001dd6:	e017      	b.n	8001e08 <UART_Protocol+0xec>
		case Station_Request:
			Frame = 1;
 8001dd8:	4b5e      	ldr	r3, [pc, #376]	; (8001f54 <UART_Protocol+0x238>)
 8001dda:	2201      	movs	r2, #1
 8001ddc:	701a      	strb	r2, [r3, #0]
			break;
 8001dde:	e013      	b.n	8001e08 <UART_Protocol+0xec>
		case Position_Request:
			Frame = 1;
 8001de0:	4b5c      	ldr	r3, [pc, #368]	; (8001f54 <UART_Protocol+0x238>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	701a      	strb	r2, [r3, #0]
			break;
 8001de6:	e00f      	b.n	8001e08 <UART_Protocol+0xec>
		case Velocity_Request:
			Frame = 1;
 8001de8:	4b5a      	ldr	r3, [pc, #360]	; (8001f54 <UART_Protocol+0x238>)
 8001dea:	2201      	movs	r2, #1
 8001dec:	701a      	strb	r2, [r3, #0]
			break;
 8001dee:	e00b      	b.n	8001e08 <UART_Protocol+0xec>
		case Gripper_On:
			Frame = 1;
 8001df0:	4b58      	ldr	r3, [pc, #352]	; (8001f54 <UART_Protocol+0x238>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	701a      	strb	r2, [r3, #0]
			break;
 8001df6:	e007      	b.n	8001e08 <UART_Protocol+0xec>
		case Gripper_Off:
			Frame = 1;
 8001df8:	4b56      	ldr	r3, [pc, #344]	; (8001f54 <UART_Protocol+0x238>)
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	701a      	strb	r2, [r3, #0]
			break;
 8001dfe:	e003      	b.n	8001e08 <UART_Protocol+0xec>
		case Home_Set:
			Frame = 1;
 8001e00:	4b54      	ldr	r3, [pc, #336]	; (8001f54 <UART_Protocol+0x238>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	701a      	strb	r2, [r3, #0]
			break;
 8001e06:	bf00      	nop
		}


		switch (Frame)
 8001e08:	4b52      	ldr	r3, [pc, #328]	; (8001f54 <UART_Protocol+0x238>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2b03      	cmp	r3, #3
 8001e0e:	d00e      	beq.n	8001e2e <UART_Protocol+0x112>
 8001e10:	2b03      	cmp	r3, #3
 8001e12:	dc10      	bgt.n	8001e36 <UART_Protocol+0x11a>
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d002      	beq.n	8001e1e <UART_Protocol+0x102>
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d004      	beq.n	8001e26 <UART_Protocol+0x10a>
 8001e1c:	e00b      	b.n	8001e36 <UART_Protocol+0x11a>
		{
		case 1:
			State = Check_Sum;
 8001e1e:	4b4b      	ldr	r3, [pc, #300]	; (8001f4c <UART_Protocol+0x230>)
 8001e20:	2203      	movs	r2, #3
 8001e22:	701a      	strb	r2, [r3, #0]
			break;
 8001e24:	e007      	b.n	8001e36 <UART_Protocol+0x11a>
		case 2:
			State = Data_Frame;
 8001e26:	4b49      	ldr	r3, [pc, #292]	; (8001f4c <UART_Protocol+0x230>)
 8001e28:	2202      	movs	r2, #2
 8001e2a:	701a      	strb	r2, [r3, #0]
			break;
 8001e2c:	e003      	b.n	8001e36 <UART_Protocol+0x11a>
		case 3:
			State = N_Station;
 8001e2e:	4b47      	ldr	r3, [pc, #284]	; (8001f4c <UART_Protocol+0x230>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	701a      	strb	r2, [r3, #0]
			break;
 8001e34:	bf00      	nop
		break;
		}
	case N_Station:
		N = dataIn;
 8001e36:	887a      	ldrh	r2, [r7, #2]
 8001e38:	4b47      	ldr	r3, [pc, #284]	; (8001f58 <UART_Protocol+0x23c>)
 8001e3a:	801a      	strh	r2, [r3, #0]
		State = Data_Frame;
 8001e3c:	4b43      	ldr	r3, [pc, #268]	; (8001f4c <UART_Protocol+0x230>)
 8001e3e:	2202      	movs	r2, #2
 8001e40:	701a      	strb	r2, [r3, #0]
		break;
 8001e42:	e07c      	b.n	8001f3e <UART_Protocol+0x222>
	case Data_Frame:
		Data = dataIn;
 8001e44:	887a      	ldrh	r2, [r7, #2]
 8001e46:	4b45      	ldr	r3, [pc, #276]	; (8001f5c <UART_Protocol+0x240>)
 8001e48:	801a      	strh	r2, [r3, #0]
		switch (Mode)
 8001e4a:	4b41      	ldr	r3, [pc, #260]	; (8001f50 <UART_Protocol+0x234>)
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	3b91      	subs	r3, #145	; 0x91
 8001e50:	2b06      	cmp	r3, #6
 8001e52:	d871      	bhi.n	8001f38 <UART_Protocol+0x21c>
 8001e54:	a201      	add	r2, pc, #4	; (adr r2, 8001e5c <UART_Protocol+0x140>)
 8001e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e5a:	bf00      	nop
 8001e5c:	08001e79 	.word	0x08001e79
 8001e60:	08001f39 	.word	0x08001f39
 8001e64:	08001f39 	.word	0x08001f39
 8001e68:	08001e81 	.word	0x08001e81
 8001e6c:	08001eab 	.word	0x08001eab
 8001e70:	08001ed7 	.word	0x08001ed7
 8001e74:	08001ef7 	.word	0x08001ef7
		{
		case Test_Command:
			State = Check_Sum;
 8001e78:	4b34      	ldr	r3, [pc, #208]	; (8001f4c <UART_Protocol+0x230>)
 8001e7a:	2203      	movs	r2, #3
 8001e7c:	701a      	strb	r2, [r3, #0]
			break;
 8001e7e:	e048      	b.n	8001f12 <UART_Protocol+0x1f6>
		case Velocity_Set:
			Velocity_Max_RPM = (float)Data*10/255;
 8001e80:	4b36      	ldr	r3, [pc, #216]	; (8001f5c <UART_Protocol+0x240>)
 8001e82:	881b      	ldrh	r3, [r3, #0]
 8001e84:	ee07 3a90 	vmov	s15, r3
 8001e88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e8c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001e90:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e94:	eddf 6a32 	vldr	s13, [pc, #200]	; 8001f60 <UART_Protocol+0x244>
 8001e98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e9c:	4b31      	ldr	r3, [pc, #196]	; (8001f64 <UART_Protocol+0x248>)
 8001e9e:	edc3 7a00 	vstr	s15, [r3]
			State = Check_Sum;
 8001ea2:	4b2a      	ldr	r3, [pc, #168]	; (8001f4c <UART_Protocol+0x230>)
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	701a      	strb	r2, [r3, #0]
			break;
 8001ea8:	e033      	b.n	8001f12 <UART_Protocol+0x1f6>
		case Position_Set:
			Position_Want_Degree = (float)(Data/10000)*360;
 8001eaa:	4b2c      	ldr	r3, [pc, #176]	; (8001f5c <UART_Protocol+0x240>)
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	4a2e      	ldr	r2, [pc, #184]	; (8001f68 <UART_Protocol+0x24c>)
 8001eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb4:	0b5b      	lsrs	r3, r3, #13
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	ee07 3a90 	vmov	s15, r3
 8001ebc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ec0:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001f6c <UART_Protocol+0x250>
 8001ec4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ec8:	4b29      	ldr	r3, [pc, #164]	; (8001f70 <UART_Protocol+0x254>)
 8001eca:	edc3 7a00 	vstr	s15, [r3]
			State = Check_Sum;
 8001ece:	4b1f      	ldr	r3, [pc, #124]	; (8001f4c <UART_Protocol+0x230>)
 8001ed0:	2203      	movs	r2, #3
 8001ed2:	701a      	strb	r2, [r3, #0]
			break;
 8001ed4:	e01d      	b.n	8001f12 <UART_Protocol+0x1f6>
		case Goal_1_Set:
			Position_Want_Degree = Station_List[dataIn-1];
 8001ed6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001eda:	3b01      	subs	r3, #1
 8001edc:	4a25      	ldr	r2, [pc, #148]	; (8001f74 <UART_Protocol+0x258>)
 8001ede:	5cd3      	ldrb	r3, [r2, r3]
 8001ee0:	ee07 3a90 	vmov	s15, r3
 8001ee4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ee8:	4b21      	ldr	r3, [pc, #132]	; (8001f70 <UART_Protocol+0x254>)
 8001eea:	edc3 7a00 	vstr	s15, [r3]
			State = Check_Sum;
 8001eee:	4b17      	ldr	r3, [pc, #92]	; (8001f4c <UART_Protocol+0x230>)
 8001ef0:	2203      	movs	r2, #3
 8001ef2:	701a      	strb	r2, [r3, #0]
			break;
 8001ef4:	e00d      	b.n	8001f12 <UART_Protocol+0x1f6>
		case Goal_N_Set:
			N -= 1;
 8001ef6:	4b18      	ldr	r3, [pc, #96]	; (8001f58 <UART_Protocol+0x23c>)
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	3b01      	subs	r3, #1
 8001efc:	b29a      	uxth	r2, r3
 8001efe:	4b16      	ldr	r3, [pc, #88]	; (8001f58 <UART_Protocol+0x23c>)
 8001f00:	801a      	strh	r2, [r3, #0]
			if (N == 0)
 8001f02:	4b15      	ldr	r3, [pc, #84]	; (8001f58 <UART_Protocol+0x23c>)
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d102      	bne.n	8001f10 <UART_Protocol+0x1f4>
			{
				State = Check_Sum;
 8001f0a:	4b10      	ldr	r3, [pc, #64]	; (8001f4c <UART_Protocol+0x230>)
 8001f0c:	2203      	movs	r2, #3
 8001f0e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001f10:	bf00      	nop
		break;
		}

		break;
 8001f12:	e011      	b.n	8001f38 <UART_Protocol+0x21c>
	case Check_Sum:
		Sum = dataIn;
 8001f14:	887a      	ldrh	r2, [r7, #2]
 8001f16:	4b18      	ldr	r3, [pc, #96]	; (8001f78 <UART_Protocol+0x25c>)
 8001f18:	801a      	strh	r2, [r3, #0]
		switch (Frame)
 8001f1a:	4b0e      	ldr	r3, [pc, #56]	; (8001f54 <UART_Protocol+0x238>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b03      	cmp	r3, #3
 8001f20:	d006      	beq.n	8001f30 <UART_Protocol+0x214>
 8001f22:	2b03      	cmp	r3, #3
 8001f24:	dc0a      	bgt.n	8001f3c <UART_Protocol+0x220>
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d004      	beq.n	8001f34 <UART_Protocol+0x218>
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d106      	bne.n	8001f3c <UART_Protocol+0x220>
		{
		case 1:
			break;
		case 2:
			break;
 8001f2e:	e002      	b.n	8001f36 <UART_Protocol+0x21a>
		case 3:
			break;
 8001f30:	bf00      	nop
 8001f32:	e003      	b.n	8001f3c <UART_Protocol+0x220>
			break;
 8001f34:	bf00      	nop

		break;
		}

		break;
 8001f36:	e001      	b.n	8001f3c <UART_Protocol+0x220>
		break;
 8001f38:	bf00      	nop
 8001f3a:	e000      	b.n	8001f3e <UART_Protocol+0x222>
		break;
 8001f3c:	bf00      	nop

	break;
	}

}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	2000019c 	.word	0x2000019c
 8001f50:	20000014 	.word	0x20000014
 8001f54:	2000019d 	.word	0x2000019d
 8001f58:	2000019e 	.word	0x2000019e
 8001f5c:	200001a0 	.word	0x200001a0
 8001f60:	437f0000 	.word	0x437f0000
 8001f64:	20000008 	.word	0x20000008
 8001f68:	d1b71759 	.word	0xd1b71759
 8001f6c:	43b40000 	.word	0x43b40000
 8001f70:	200000f0 	.word	0x200000f0
 8001f74:	08006990 	.word	0x08006990
 8001f78:	200001a2 	.word	0x200001a2

08001f7c <micros>:
uint64_t micros()
{
 8001f7c:	b4b0      	push	{r4, r5, r7}
 8001f7e:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 8001f80:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <micros+0x2c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f86:	4618      	mov	r0, r3
 8001f88:	f04f 0100 	mov.w	r1, #0
 8001f8c:	4b07      	ldr	r3, [pc, #28]	; (8001fac <micros+0x30>)
 8001f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f92:	1884      	adds	r4, r0, r2
 8001f94:	eb41 0503 	adc.w	r5, r1, r3
 8001f98:	4622      	mov	r2, r4
 8001f9a:	462b      	mov	r3, r5
}
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bcb0      	pop	{r4, r5, r7}
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	2000039c 	.word	0x2000039c
 8001fac:	200000b0 	.word	0x200000b0

08001fb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fb4:	b672      	cpsid	i
}
 8001fb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fb8:	e7fe      	b.n	8001fb8 <Error_Handler+0x8>
	...

08001fbc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	607b      	str	r3, [r7, #4]
 8001fc6:	4b10      	ldr	r3, [pc, #64]	; (8002008 <HAL_MspInit+0x4c>)
 8001fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fca:	4a0f      	ldr	r2, [pc, #60]	; (8002008 <HAL_MspInit+0x4c>)
 8001fcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fd2:	4b0d      	ldr	r3, [pc, #52]	; (8002008 <HAL_MspInit+0x4c>)
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	603b      	str	r3, [r7, #0]
 8001fe2:	4b09      	ldr	r3, [pc, #36]	; (8002008 <HAL_MspInit+0x4c>)
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe6:	4a08      	ldr	r2, [pc, #32]	; (8002008 <HAL_MspInit+0x4c>)
 8001fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fec:	6413      	str	r3, [r2, #64]	; 0x40
 8001fee:	4b06      	ldr	r3, [pc, #24]	; (8002008 <HAL_MspInit+0x4c>)
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ff6:	603b      	str	r3, [r7, #0]
 8001ff8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ffa:	2007      	movs	r0, #7
 8001ffc:	f000 fbf8 	bl	80027f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002000:	bf00      	nop
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40023800 	.word	0x40023800

0800200c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b08a      	sub	sp, #40	; 0x28
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]
 800201e:	609a      	str	r2, [r3, #8]
 8002020:	60da      	str	r2, [r3, #12]
 8002022:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a19      	ldr	r2, [pc, #100]	; (8002090 <HAL_I2C_MspInit+0x84>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d12c      	bne.n	8002088 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
 8002032:	4b18      	ldr	r3, [pc, #96]	; (8002094 <HAL_I2C_MspInit+0x88>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	4a17      	ldr	r2, [pc, #92]	; (8002094 <HAL_I2C_MspInit+0x88>)
 8002038:	f043 0302 	orr.w	r3, r3, #2
 800203c:	6313      	str	r3, [r2, #48]	; 0x30
 800203e:	4b15      	ldr	r3, [pc, #84]	; (8002094 <HAL_I2C_MspInit+0x88>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	613b      	str	r3, [r7, #16]
 8002048:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800204a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800204e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002050:	2312      	movs	r3, #18
 8002052:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002054:	2301      	movs	r3, #1
 8002056:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002058:	2303      	movs	r3, #3
 800205a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800205c:	2304      	movs	r3, #4
 800205e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	4619      	mov	r1, r3
 8002066:	480c      	ldr	r0, [pc, #48]	; (8002098 <HAL_I2C_MspInit+0x8c>)
 8002068:	f001 f806 	bl	8003078 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800206c:	2300      	movs	r3, #0
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	4b08      	ldr	r3, [pc, #32]	; (8002094 <HAL_I2C_MspInit+0x88>)
 8002072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002074:	4a07      	ldr	r2, [pc, #28]	; (8002094 <HAL_I2C_MspInit+0x88>)
 8002076:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800207a:	6413      	str	r3, [r2, #64]	; 0x40
 800207c:	4b05      	ldr	r3, [pc, #20]	; (8002094 <HAL_I2C_MspInit+0x88>)
 800207e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002080:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002088:	bf00      	nop
 800208a:	3728      	adds	r7, #40	; 0x28
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	40005400 	.word	0x40005400
 8002094:	40023800 	.word	0x40023800
 8002098:	40020400 	.word	0x40020400

0800209c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b08a      	sub	sp, #40	; 0x28
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a4:	f107 0314 	add.w	r3, r7, #20
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a19      	ldr	r2, [pc, #100]	; (8002120 <HAL_TIM_Encoder_MspInit+0x84>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d12c      	bne.n	8002118 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	613b      	str	r3, [r7, #16]
 80020c2:	4b18      	ldr	r3, [pc, #96]	; (8002124 <HAL_TIM_Encoder_MspInit+0x88>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c6:	4a17      	ldr	r2, [pc, #92]	; (8002124 <HAL_TIM_Encoder_MspInit+0x88>)
 80020c8:	f043 0301 	orr.w	r3, r3, #1
 80020cc:	6453      	str	r3, [r2, #68]	; 0x44
 80020ce:	4b15      	ldr	r3, [pc, #84]	; (8002124 <HAL_TIM_Encoder_MspInit+0x88>)
 80020d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	613b      	str	r3, [r7, #16]
 80020d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	4b11      	ldr	r3, [pc, #68]	; (8002124 <HAL_TIM_Encoder_MspInit+0x88>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	4a10      	ldr	r2, [pc, #64]	; (8002124 <HAL_TIM_Encoder_MspInit+0x88>)
 80020e4:	f043 0301 	orr.w	r3, r3, #1
 80020e8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ea:	4b0e      	ldr	r3, [pc, #56]	; (8002124 <HAL_TIM_Encoder_MspInit+0x88>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Encoder_B_Pin|Encoder_A_Pin;
 80020f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fc:	2302      	movs	r3, #2
 80020fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002104:	2300      	movs	r3, #0
 8002106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002108:	2301      	movs	r3, #1
 800210a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210c:	f107 0314 	add.w	r3, r7, #20
 8002110:	4619      	mov	r1, r3
 8002112:	4805      	ldr	r0, [pc, #20]	; (8002128 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002114:	f000 ffb0 	bl	8003078 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002118:	bf00      	nop
 800211a:	3728      	adds	r7, #40	; 0x28
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40010000 	.word	0x40010000
 8002124:	40023800 	.word	0x40023800
 8002128:	40020000 	.word	0x40020000

0800212c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800213c:	d116      	bne.n	800216c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	617b      	str	r3, [r7, #20]
 8002142:	4b24      	ldr	r3, [pc, #144]	; (80021d4 <HAL_TIM_Base_MspInit+0xa8>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	4a23      	ldr	r2, [pc, #140]	; (80021d4 <HAL_TIM_Base_MspInit+0xa8>)
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	6413      	str	r3, [r2, #64]	; 0x40
 800214e:	4b21      	ldr	r3, [pc, #132]	; (80021d4 <HAL_TIM_Base_MspInit+0xa8>)
 8002150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	617b      	str	r3, [r7, #20]
 8002158:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800215a:	2200      	movs	r2, #0
 800215c:	2100      	movs	r1, #0
 800215e:	201c      	movs	r0, #28
 8002160:	f000 fb51 	bl	8002806 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002164:	201c      	movs	r0, #28
 8002166:	f000 fb6a 	bl	800283e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800216a:	e02e      	b.n	80021ca <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a19      	ldr	r2, [pc, #100]	; (80021d8 <HAL_TIM_Base_MspInit+0xac>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d10e      	bne.n	8002194 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	4b16      	ldr	r3, [pc, #88]	; (80021d4 <HAL_TIM_Base_MspInit+0xa8>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	4a15      	ldr	r2, [pc, #84]	; (80021d4 <HAL_TIM_Base_MspInit+0xa8>)
 8002180:	f043 0302 	orr.w	r3, r3, #2
 8002184:	6413      	str	r3, [r2, #64]	; 0x40
 8002186:	4b13      	ldr	r3, [pc, #76]	; (80021d4 <HAL_TIM_Base_MspInit+0xa8>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	613b      	str	r3, [r7, #16]
 8002190:	693b      	ldr	r3, [r7, #16]
}
 8002192:	e01a      	b.n	80021ca <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM4)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a10      	ldr	r2, [pc, #64]	; (80021dc <HAL_TIM_Base_MspInit+0xb0>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d115      	bne.n	80021ca <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	4b0c      	ldr	r3, [pc, #48]	; (80021d4 <HAL_TIM_Base_MspInit+0xa8>)
 80021a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a6:	4a0b      	ldr	r2, [pc, #44]	; (80021d4 <HAL_TIM_Base_MspInit+0xa8>)
 80021a8:	f043 0304 	orr.w	r3, r3, #4
 80021ac:	6413      	str	r3, [r2, #64]	; 0x40
 80021ae:	4b09      	ldr	r3, [pc, #36]	; (80021d4 <HAL_TIM_Base_MspInit+0xa8>)
 80021b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b2:	f003 0304 	and.w	r3, r3, #4
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2100      	movs	r1, #0
 80021be:	201e      	movs	r0, #30
 80021c0:	f000 fb21 	bl	8002806 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021c4:	201e      	movs	r0, #30
 80021c6:	f000 fb3a 	bl	800283e <HAL_NVIC_EnableIRQ>
}
 80021ca:	bf00      	nop
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40023800 	.word	0x40023800
 80021d8:	40000400 	.word	0x40000400
 80021dc:	40000800 	.word	0x40000800

080021e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b088      	sub	sp, #32
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e8:	f107 030c 	add.w	r3, r7, #12
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]
 80021f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a12      	ldr	r2, [pc, #72]	; (8002248 <HAL_TIM_MspPostInit+0x68>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d11d      	bne.n	800223e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002202:	2300      	movs	r3, #0
 8002204:	60bb      	str	r3, [r7, #8]
 8002206:	4b11      	ldr	r3, [pc, #68]	; (800224c <HAL_TIM_MspPostInit+0x6c>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220a:	4a10      	ldr	r2, [pc, #64]	; (800224c <HAL_TIM_MspPostInit+0x6c>)
 800220c:	f043 0302 	orr.w	r3, r3, #2
 8002210:	6313      	str	r3, [r2, #48]	; 0x30
 8002212:	4b0e      	ldr	r3, [pc, #56]	; (800224c <HAL_TIM_MspPostInit+0x6c>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	60bb      	str	r3, [r7, #8]
 800221c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800221e:	2302      	movs	r3, #2
 8002220:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002222:	2302      	movs	r3, #2
 8002224:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222a:	2300      	movs	r3, #0
 800222c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800222e:	2302      	movs	r3, #2
 8002230:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	4619      	mov	r1, r3
 8002238:	4805      	ldr	r0, [pc, #20]	; (8002250 <HAL_TIM_MspPostInit+0x70>)
 800223a:	f000 ff1d 	bl	8003078 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800223e:	bf00      	nop
 8002240:	3720      	adds	r7, #32
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40000400 	.word	0x40000400
 800224c:	40023800 	.word	0x40023800
 8002250:	40020400 	.word	0x40020400

08002254 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b08a      	sub	sp, #40	; 0x28
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800225c:	f107 0314 	add.w	r3, r7, #20
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	60da      	str	r2, [r3, #12]
 800226a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a4c      	ldr	r2, [pc, #304]	; (80023a4 <HAL_UART_MspInit+0x150>)
 8002272:	4293      	cmp	r3, r2
 8002274:	f040 8091 	bne.w	800239a <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002278:	2300      	movs	r3, #0
 800227a:	613b      	str	r3, [r7, #16]
 800227c:	4b4a      	ldr	r3, [pc, #296]	; (80023a8 <HAL_UART_MspInit+0x154>)
 800227e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002280:	4a49      	ldr	r2, [pc, #292]	; (80023a8 <HAL_UART_MspInit+0x154>)
 8002282:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002286:	6413      	str	r3, [r2, #64]	; 0x40
 8002288:	4b47      	ldr	r3, [pc, #284]	; (80023a8 <HAL_UART_MspInit+0x154>)
 800228a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002290:	613b      	str	r3, [r7, #16]
 8002292:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002294:	2300      	movs	r3, #0
 8002296:	60fb      	str	r3, [r7, #12]
 8002298:	4b43      	ldr	r3, [pc, #268]	; (80023a8 <HAL_UART_MspInit+0x154>)
 800229a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229c:	4a42      	ldr	r2, [pc, #264]	; (80023a8 <HAL_UART_MspInit+0x154>)
 800229e:	f043 0301 	orr.w	r3, r3, #1
 80022a2:	6313      	str	r3, [r2, #48]	; 0x30
 80022a4:	4b40      	ldr	r3, [pc, #256]	; (80023a8 <HAL_UART_MspInit+0x154>)
 80022a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022b0:	230c      	movs	r3, #12
 80022b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b4:	2302      	movs	r3, #2
 80022b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022bc:	2303      	movs	r3, #3
 80022be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022c0:	2307      	movs	r3, #7
 80022c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c4:	f107 0314 	add.w	r3, r7, #20
 80022c8:	4619      	mov	r1, r3
 80022ca:	4838      	ldr	r0, [pc, #224]	; (80023ac <HAL_UART_MspInit+0x158>)
 80022cc:	f000 fed4 	bl	8003078 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80022d0:	4b37      	ldr	r3, [pc, #220]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 80022d2:	4a38      	ldr	r2, [pc, #224]	; (80023b4 <HAL_UART_MspInit+0x160>)
 80022d4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80022d6:	4b36      	ldr	r3, [pc, #216]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 80022d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022dc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022de:	4b34      	ldr	r3, [pc, #208]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022e4:	4b32      	ldr	r3, [pc, #200]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022ea:	4b31      	ldr	r3, [pc, #196]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 80022ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022f0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022f2:	4b2f      	ldr	r3, [pc, #188]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022f8:	4b2d      	ldr	r3, [pc, #180]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80022fe:	4b2c      	ldr	r3, [pc, #176]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 8002300:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002304:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002306:	4b2a      	ldr	r3, [pc, #168]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 8002308:	2200      	movs	r2, #0
 800230a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800230c:	4b28      	ldr	r3, [pc, #160]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 800230e:	2200      	movs	r2, #0
 8002310:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002312:	4827      	ldr	r0, [pc, #156]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 8002314:	f000 faae 	bl	8002874 <HAL_DMA_Init>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800231e:	f7ff fe47 	bl	8001fb0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a22      	ldr	r2, [pc, #136]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 8002326:	639a      	str	r2, [r3, #56]	; 0x38
 8002328:	4a21      	ldr	r2, [pc, #132]	; (80023b0 <HAL_UART_MspInit+0x15c>)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800232e:	4b22      	ldr	r3, [pc, #136]	; (80023b8 <HAL_UART_MspInit+0x164>)
 8002330:	4a22      	ldr	r2, [pc, #136]	; (80023bc <HAL_UART_MspInit+0x168>)
 8002332:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002334:	4b20      	ldr	r3, [pc, #128]	; (80023b8 <HAL_UART_MspInit+0x164>)
 8002336:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800233a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800233c:	4b1e      	ldr	r3, [pc, #120]	; (80023b8 <HAL_UART_MspInit+0x164>)
 800233e:	2240      	movs	r2, #64	; 0x40
 8002340:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002342:	4b1d      	ldr	r3, [pc, #116]	; (80023b8 <HAL_UART_MspInit+0x164>)
 8002344:	2200      	movs	r2, #0
 8002346:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002348:	4b1b      	ldr	r3, [pc, #108]	; (80023b8 <HAL_UART_MspInit+0x164>)
 800234a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800234e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002350:	4b19      	ldr	r3, [pc, #100]	; (80023b8 <HAL_UART_MspInit+0x164>)
 8002352:	2200      	movs	r2, #0
 8002354:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002356:	4b18      	ldr	r3, [pc, #96]	; (80023b8 <HAL_UART_MspInit+0x164>)
 8002358:	2200      	movs	r2, #0
 800235a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800235c:	4b16      	ldr	r3, [pc, #88]	; (80023b8 <HAL_UART_MspInit+0x164>)
 800235e:	2200      	movs	r2, #0
 8002360:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002362:	4b15      	ldr	r3, [pc, #84]	; (80023b8 <HAL_UART_MspInit+0x164>)
 8002364:	2200      	movs	r2, #0
 8002366:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002368:	4b13      	ldr	r3, [pc, #76]	; (80023b8 <HAL_UART_MspInit+0x164>)
 800236a:	2200      	movs	r2, #0
 800236c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800236e:	4812      	ldr	r0, [pc, #72]	; (80023b8 <HAL_UART_MspInit+0x164>)
 8002370:	f000 fa80 	bl	8002874 <HAL_DMA_Init>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800237a:	f7ff fe19 	bl	8001fb0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a0d      	ldr	r2, [pc, #52]	; (80023b8 <HAL_UART_MspInit+0x164>)
 8002382:	635a      	str	r2, [r3, #52]	; 0x34
 8002384:	4a0c      	ldr	r2, [pc, #48]	; (80023b8 <HAL_UART_MspInit+0x164>)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800238a:	2200      	movs	r2, #0
 800238c:	2100      	movs	r1, #0
 800238e:	2026      	movs	r0, #38	; 0x26
 8002390:	f000 fa39 	bl	8002806 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002394:	2026      	movs	r0, #38	; 0x26
 8002396:	f000 fa52 	bl	800283e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800239a:	bf00      	nop
 800239c:	3728      	adds	r7, #40	; 0x28
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40004400 	.word	0x40004400
 80023a8:	40023800 	.word	0x40023800
 80023ac:	40020000 	.word	0x40020000
 80023b0:	200001b0 	.word	0x200001b0
 80023b4:	40026088 	.word	0x40026088
 80023b8:	200002f4 	.word	0x200002f4
 80023bc:	400260a0 	.word	0x400260a0

080023c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023c4:	e7fe      	b.n	80023c4 <NMI_Handler+0x4>

080023c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023c6:	b480      	push	{r7}
 80023c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ca:	e7fe      	b.n	80023ca <HardFault_Handler+0x4>

080023cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023d0:	e7fe      	b.n	80023d0 <MemManage_Handler+0x4>

080023d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023d2:	b480      	push	{r7}
 80023d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023d6:	e7fe      	b.n	80023d6 <BusFault_Handler+0x4>

080023d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023dc:	e7fe      	b.n	80023dc <UsageFault_Handler+0x4>

080023de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023de:	b480      	push	{r7}
 80023e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023f0:	bf00      	nop
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023fa:	b480      	push	{r7}
 80023fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800240c:	f000 f900 	bl	8002610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002410:	bf00      	nop
 8002412:	bd80      	pop	{r7, pc}

08002414 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002418:	4802      	ldr	r0, [pc, #8]	; (8002424 <DMA1_Stream5_IRQHandler+0x10>)
 800241a:	f000 fbc3 	bl	8002ba4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	200001b0 	.word	0x200001b0

08002428 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800242c:	4802      	ldr	r0, [pc, #8]	; (8002438 <DMA1_Stream6_IRQHandler+0x10>)
 800242e:	f000 fbb9 	bl	8002ba4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	200002f4 	.word	0x200002f4

0800243c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002440:	4802      	ldr	r0, [pc, #8]	; (800244c <TIM2_IRQHandler+0x10>)
 8002442:	f002 f8dd 	bl	8004600 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	2000039c 	.word	0x2000039c

08002450 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002454:	4802      	ldr	r0, [pc, #8]	; (8002460 <TIM4_IRQHandler+0x10>)
 8002456:	f002 f8d3 	bl	8004600 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000210 	.word	0x20000210

08002464 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002468:	4802      	ldr	r0, [pc, #8]	; (8002474 <USART2_IRQHandler+0x10>)
 800246a:	f002 ff47 	bl	80052fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	200003e4 	.word	0x200003e4

08002478 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800247c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002480:	f000 ff98 	bl	80033b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002484:	bf00      	nop
 8002486:	bd80      	pop	{r7, pc}

08002488 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002490:	4a14      	ldr	r2, [pc, #80]	; (80024e4 <_sbrk+0x5c>)
 8002492:	4b15      	ldr	r3, [pc, #84]	; (80024e8 <_sbrk+0x60>)
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800249c:	4b13      	ldr	r3, [pc, #76]	; (80024ec <_sbrk+0x64>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d102      	bne.n	80024aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024a4:	4b11      	ldr	r3, [pc, #68]	; (80024ec <_sbrk+0x64>)
 80024a6:	4a12      	ldr	r2, [pc, #72]	; (80024f0 <_sbrk+0x68>)
 80024a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024aa:	4b10      	ldr	r3, [pc, #64]	; (80024ec <_sbrk+0x64>)
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4413      	add	r3, r2
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d207      	bcs.n	80024c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024b8:	f003 fd3a 	bl	8005f30 <__errno>
 80024bc:	4603      	mov	r3, r0
 80024be:	220c      	movs	r2, #12
 80024c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024c2:	f04f 33ff 	mov.w	r3, #4294967295
 80024c6:	e009      	b.n	80024dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024c8:	4b08      	ldr	r3, [pc, #32]	; (80024ec <_sbrk+0x64>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024ce:	4b07      	ldr	r3, [pc, #28]	; (80024ec <_sbrk+0x64>)
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4413      	add	r3, r2
 80024d6:	4a05      	ldr	r2, [pc, #20]	; (80024ec <_sbrk+0x64>)
 80024d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024da:	68fb      	ldr	r3, [r7, #12]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3718      	adds	r7, #24
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	20020000 	.word	0x20020000
 80024e8:	00000400 	.word	0x00000400
 80024ec:	200001a4 	.word	0x200001a4
 80024f0:	20000440 	.word	0x20000440

080024f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024f8:	4b06      	ldr	r3, [pc, #24]	; (8002514 <SystemInit+0x20>)
 80024fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024fe:	4a05      	ldr	r2, [pc, #20]	; (8002514 <SystemInit+0x20>)
 8002500:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002504:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002508:	bf00      	nop
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	e000ed00 	.word	0xe000ed00

08002518 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002518:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002550 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800251c:	480d      	ldr	r0, [pc, #52]	; (8002554 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800251e:	490e      	ldr	r1, [pc, #56]	; (8002558 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002520:	4a0e      	ldr	r2, [pc, #56]	; (800255c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002522:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002524:	e002      	b.n	800252c <LoopCopyDataInit>

08002526 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002526:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002528:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800252a:	3304      	adds	r3, #4

0800252c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800252c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800252e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002530:	d3f9      	bcc.n	8002526 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002532:	4a0b      	ldr	r2, [pc, #44]	; (8002560 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002534:	4c0b      	ldr	r4, [pc, #44]	; (8002564 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002536:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002538:	e001      	b.n	800253e <LoopFillZerobss>

0800253a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800253a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800253c:	3204      	adds	r2, #4

0800253e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800253e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002540:	d3fb      	bcc.n	800253a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002542:	f7ff ffd7 	bl	80024f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002546:	f003 fcf9 	bl	8005f3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800254a:	f7fe f8cf 	bl	80006ec <main>
  bx  lr    
 800254e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002550:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002554:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002558:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 800255c:	080069f0 	.word	0x080069f0
  ldr r2, =_sbss
 8002560:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002564:	2000043c 	.word	0x2000043c

08002568 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002568:	e7fe      	b.n	8002568 <ADC_IRQHandler>
	...

0800256c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002570:	4b0e      	ldr	r3, [pc, #56]	; (80025ac <HAL_Init+0x40>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a0d      	ldr	r2, [pc, #52]	; (80025ac <HAL_Init+0x40>)
 8002576:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800257a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800257c:	4b0b      	ldr	r3, [pc, #44]	; (80025ac <HAL_Init+0x40>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a0a      	ldr	r2, [pc, #40]	; (80025ac <HAL_Init+0x40>)
 8002582:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002586:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002588:	4b08      	ldr	r3, [pc, #32]	; (80025ac <HAL_Init+0x40>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a07      	ldr	r2, [pc, #28]	; (80025ac <HAL_Init+0x40>)
 800258e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002592:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002594:	2003      	movs	r0, #3
 8002596:	f000 f92b 	bl	80027f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800259a:	2000      	movs	r0, #0
 800259c:	f000 f808 	bl	80025b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025a0:	f7ff fd0c 	bl	8001fbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40023c00 	.word	0x40023c00

080025b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025b8:	4b12      	ldr	r3, [pc, #72]	; (8002604 <HAL_InitTick+0x54>)
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	4b12      	ldr	r3, [pc, #72]	; (8002608 <HAL_InitTick+0x58>)
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	4619      	mov	r1, r3
 80025c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80025ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ce:	4618      	mov	r0, r3
 80025d0:	f000 f943 	bl	800285a <HAL_SYSTICK_Config>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e00e      	b.n	80025fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2b0f      	cmp	r3, #15
 80025e2:	d80a      	bhi.n	80025fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025e4:	2200      	movs	r2, #0
 80025e6:	6879      	ldr	r1, [r7, #4]
 80025e8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ec:	f000 f90b 	bl	8002806 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025f0:	4a06      	ldr	r2, [pc, #24]	; (800260c <HAL_InitTick+0x5c>)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
 80025f8:	e000      	b.n	80025fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	20000018 	.word	0x20000018
 8002608:	20000020 	.word	0x20000020
 800260c:	2000001c 	.word	0x2000001c

08002610 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002614:	4b06      	ldr	r3, [pc, #24]	; (8002630 <HAL_IncTick+0x20>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	461a      	mov	r2, r3
 800261a:	4b06      	ldr	r3, [pc, #24]	; (8002634 <HAL_IncTick+0x24>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4413      	add	r3, r2
 8002620:	4a04      	ldr	r2, [pc, #16]	; (8002634 <HAL_IncTick+0x24>)
 8002622:	6013      	str	r3, [r2, #0]
}
 8002624:	bf00      	nop
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	20000020 	.word	0x20000020
 8002634:	20000428 	.word	0x20000428

08002638 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return uwTick;
 800263c:	4b03      	ldr	r3, [pc, #12]	; (800264c <HAL_GetTick+0x14>)
 800263e:	681b      	ldr	r3, [r3, #0]
}
 8002640:	4618      	mov	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	20000428 	.word	0x20000428

08002650 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f003 0307 	and.w	r3, r3, #7
 800265e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002660:	4b0c      	ldr	r3, [pc, #48]	; (8002694 <__NVIC_SetPriorityGrouping+0x44>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800266c:	4013      	ands	r3, r2
 800266e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002678:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800267c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002682:	4a04      	ldr	r2, [pc, #16]	; (8002694 <__NVIC_SetPriorityGrouping+0x44>)
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	60d3      	str	r3, [r2, #12]
}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	e000ed00 	.word	0xe000ed00

08002698 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800269c:	4b04      	ldr	r3, [pc, #16]	; (80026b0 <__NVIC_GetPriorityGrouping+0x18>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	0a1b      	lsrs	r3, r3, #8
 80026a2:	f003 0307 	and.w	r3, r3, #7
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	db0b      	blt.n	80026de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	f003 021f 	and.w	r2, r3, #31
 80026cc:	4907      	ldr	r1, [pc, #28]	; (80026ec <__NVIC_EnableIRQ+0x38>)
 80026ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d2:	095b      	lsrs	r3, r3, #5
 80026d4:	2001      	movs	r0, #1
 80026d6:	fa00 f202 	lsl.w	r2, r0, r2
 80026da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026de:	bf00      	nop
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	e000e100 	.word	0xe000e100

080026f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	6039      	str	r1, [r7, #0]
 80026fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002700:	2b00      	cmp	r3, #0
 8002702:	db0a      	blt.n	800271a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	b2da      	uxtb	r2, r3
 8002708:	490c      	ldr	r1, [pc, #48]	; (800273c <__NVIC_SetPriority+0x4c>)
 800270a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270e:	0112      	lsls	r2, r2, #4
 8002710:	b2d2      	uxtb	r2, r2
 8002712:	440b      	add	r3, r1
 8002714:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002718:	e00a      	b.n	8002730 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	b2da      	uxtb	r2, r3
 800271e:	4908      	ldr	r1, [pc, #32]	; (8002740 <__NVIC_SetPriority+0x50>)
 8002720:	79fb      	ldrb	r3, [r7, #7]
 8002722:	f003 030f 	and.w	r3, r3, #15
 8002726:	3b04      	subs	r3, #4
 8002728:	0112      	lsls	r2, r2, #4
 800272a:	b2d2      	uxtb	r2, r2
 800272c:	440b      	add	r3, r1
 800272e:	761a      	strb	r2, [r3, #24]
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr
 800273c:	e000e100 	.word	0xe000e100
 8002740:	e000ed00 	.word	0xe000ed00

08002744 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002744:	b480      	push	{r7}
 8002746:	b089      	sub	sp, #36	; 0x24
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	f1c3 0307 	rsb	r3, r3, #7
 800275e:	2b04      	cmp	r3, #4
 8002760:	bf28      	it	cs
 8002762:	2304      	movcs	r3, #4
 8002764:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	3304      	adds	r3, #4
 800276a:	2b06      	cmp	r3, #6
 800276c:	d902      	bls.n	8002774 <NVIC_EncodePriority+0x30>
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	3b03      	subs	r3, #3
 8002772:	e000      	b.n	8002776 <NVIC_EncodePriority+0x32>
 8002774:	2300      	movs	r3, #0
 8002776:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002778:	f04f 32ff 	mov.w	r2, #4294967295
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43da      	mvns	r2, r3
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	401a      	ands	r2, r3
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800278c:	f04f 31ff 	mov.w	r1, #4294967295
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	fa01 f303 	lsl.w	r3, r1, r3
 8002796:	43d9      	mvns	r1, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800279c:	4313      	orrs	r3, r2
         );
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3724      	adds	r7, #36	; 0x24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
	...

080027ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	3b01      	subs	r3, #1
 80027b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027bc:	d301      	bcc.n	80027c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027be:	2301      	movs	r3, #1
 80027c0:	e00f      	b.n	80027e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027c2:	4a0a      	ldr	r2, [pc, #40]	; (80027ec <SysTick_Config+0x40>)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ca:	210f      	movs	r1, #15
 80027cc:	f04f 30ff 	mov.w	r0, #4294967295
 80027d0:	f7ff ff8e 	bl	80026f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027d4:	4b05      	ldr	r3, [pc, #20]	; (80027ec <SysTick_Config+0x40>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027da:	4b04      	ldr	r3, [pc, #16]	; (80027ec <SysTick_Config+0x40>)
 80027dc:	2207      	movs	r2, #7
 80027de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	e000e010 	.word	0xe000e010

080027f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f7ff ff29 	bl	8002650 <__NVIC_SetPriorityGrouping>
}
 80027fe:	bf00      	nop
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002806:	b580      	push	{r7, lr}
 8002808:	b086      	sub	sp, #24
 800280a:	af00      	add	r7, sp, #0
 800280c:	4603      	mov	r3, r0
 800280e:	60b9      	str	r1, [r7, #8]
 8002810:	607a      	str	r2, [r7, #4]
 8002812:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002814:	2300      	movs	r3, #0
 8002816:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002818:	f7ff ff3e 	bl	8002698 <__NVIC_GetPriorityGrouping>
 800281c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	68b9      	ldr	r1, [r7, #8]
 8002822:	6978      	ldr	r0, [r7, #20]
 8002824:	f7ff ff8e 	bl	8002744 <NVIC_EncodePriority>
 8002828:	4602      	mov	r2, r0
 800282a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800282e:	4611      	mov	r1, r2
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff ff5d 	bl	80026f0 <__NVIC_SetPriority>
}
 8002836:	bf00      	nop
 8002838:	3718      	adds	r7, #24
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	b082      	sub	sp, #8
 8002842:	af00      	add	r7, sp, #0
 8002844:	4603      	mov	r3, r0
 8002846:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff ff31 	bl	80026b4 <__NVIC_EnableIRQ>
}
 8002852:	bf00      	nop
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b082      	sub	sp, #8
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7ff ffa2 	bl	80027ac <SysTick_Config>
 8002868:	4603      	mov	r3, r0
}
 800286a:	4618      	mov	r0, r3
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
	...

08002874 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b086      	sub	sp, #24
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800287c:	2300      	movs	r3, #0
 800287e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002880:	f7ff feda 	bl	8002638 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d101      	bne.n	8002890 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e099      	b.n	80029c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2202      	movs	r2, #2
 800289c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f022 0201 	bic.w	r2, r2, #1
 80028ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028b0:	e00f      	b.n	80028d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028b2:	f7ff fec1 	bl	8002638 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	2b05      	cmp	r3, #5
 80028be:	d908      	bls.n	80028d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2220      	movs	r2, #32
 80028c4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2203      	movs	r2, #3
 80028ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e078      	b.n	80029c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0301 	and.w	r3, r3, #1
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d1e8      	bne.n	80028b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	4b38      	ldr	r3, [pc, #224]	; (80029cc <HAL_DMA_Init+0x158>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	691b      	ldr	r3, [r3, #16]
 8002904:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800290a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	699b      	ldr	r3, [r3, #24]
 8002910:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002916:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a1b      	ldr	r3, [r3, #32]
 800291c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	4313      	orrs	r3, r2
 8002922:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002928:	2b04      	cmp	r3, #4
 800292a:	d107      	bne.n	800293c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002934:	4313      	orrs	r3, r2
 8002936:	697a      	ldr	r2, [r7, #20]
 8002938:	4313      	orrs	r3, r2
 800293a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	697a      	ldr	r2, [r7, #20]
 8002942:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	f023 0307 	bic.w	r3, r3, #7
 8002952:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	4313      	orrs	r3, r2
 800295c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002962:	2b04      	cmp	r3, #4
 8002964:	d117      	bne.n	8002996 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	4313      	orrs	r3, r2
 800296e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00e      	beq.n	8002996 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 fb01 	bl	8002f80 <DMA_CheckFifoParam>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d008      	beq.n	8002996 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2240      	movs	r2, #64	; 0x40
 8002988:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2201      	movs	r2, #1
 800298e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002992:	2301      	movs	r3, #1
 8002994:	e016      	b.n	80029c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f000 fab8 	bl	8002f14 <DMA_CalcBaseAndBitshift>
 80029a4:	4603      	mov	r3, r0
 80029a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ac:	223f      	movs	r2, #63	; 0x3f
 80029ae:	409a      	lsls	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3718      	adds	r7, #24
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	f010803f 	.word	0xf010803f

080029d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
 80029dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029de:	2300      	movs	r3, #0
 80029e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d101      	bne.n	80029f6 <HAL_DMA_Start_IT+0x26>
 80029f2:	2302      	movs	r3, #2
 80029f4:	e040      	b.n	8002a78 <HAL_DMA_Start_IT+0xa8>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d12f      	bne.n	8002a6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2202      	movs	r2, #2
 8002a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	68b9      	ldr	r1, [r7, #8]
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f000 fa4a 	bl	8002eb8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a28:	223f      	movs	r2, #63	; 0x3f
 8002a2a:	409a      	lsls	r2, r3
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f042 0216 	orr.w	r2, r2, #22
 8002a3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d007      	beq.n	8002a58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f042 0208 	orr.w	r2, r2, #8
 8002a56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 0201 	orr.w	r2, r2, #1
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	e005      	b.n	8002a76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a72:	2302      	movs	r3, #2
 8002a74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a76:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a8e:	f7ff fdd3 	bl	8002638 <HAL_GetTick>
 8002a92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d008      	beq.n	8002ab2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2280      	movs	r2, #128	; 0x80
 8002aa4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e052      	b.n	8002b58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0216 	bic.w	r2, r2, #22
 8002ac0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	695a      	ldr	r2, [r3, #20]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ad0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d103      	bne.n	8002ae2 <HAL_DMA_Abort+0x62>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d007      	beq.n	8002af2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0208 	bic.w	r2, r2, #8
 8002af0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f022 0201 	bic.w	r2, r2, #1
 8002b00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b02:	e013      	b.n	8002b2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b04:	f7ff fd98 	bl	8002638 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b05      	cmp	r3, #5
 8002b10:	d90c      	bls.n	8002b2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2220      	movs	r2, #32
 8002b16:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2203      	movs	r2, #3
 8002b24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e015      	b.n	8002b58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1e4      	bne.n	8002b04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b3e:	223f      	movs	r2, #63	; 0x3f
 8002b40:	409a      	lsls	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d004      	beq.n	8002b7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2280      	movs	r2, #128	; 0x80
 8002b78:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e00c      	b.n	8002b98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2205      	movs	r2, #5
 8002b82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 0201 	bic.w	r2, r2, #1
 8002b94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bb0:	4b92      	ldr	r3, [pc, #584]	; (8002dfc <HAL_DMA_IRQHandler+0x258>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a92      	ldr	r2, [pc, #584]	; (8002e00 <HAL_DMA_IRQHandler+0x25c>)
 8002bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bba:	0a9b      	lsrs	r3, r3, #10
 8002bbc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bce:	2208      	movs	r2, #8
 8002bd0:	409a      	lsls	r2, r3
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d01a      	beq.n	8002c10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0304 	and.w	r3, r3, #4
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d013      	beq.n	8002c10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f022 0204 	bic.w	r2, r2, #4
 8002bf6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bfc:	2208      	movs	r2, #8
 8002bfe:	409a      	lsls	r2, r3
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c08:	f043 0201 	orr.w	r2, r3, #1
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c14:	2201      	movs	r2, #1
 8002c16:	409a      	lsls	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d012      	beq.n	8002c46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	695b      	ldr	r3, [r3, #20]
 8002c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00b      	beq.n	8002c46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c32:	2201      	movs	r2, #1
 8002c34:	409a      	lsls	r2, r3
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c3e:	f043 0202 	orr.w	r2, r3, #2
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c4a:	2204      	movs	r2, #4
 8002c4c:	409a      	lsls	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	4013      	ands	r3, r2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d012      	beq.n	8002c7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00b      	beq.n	8002c7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c68:	2204      	movs	r2, #4
 8002c6a:	409a      	lsls	r2, r3
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c74:	f043 0204 	orr.w	r2, r3, #4
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c80:	2210      	movs	r2, #16
 8002c82:	409a      	lsls	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	4013      	ands	r3, r2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d043      	beq.n	8002d14 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0308 	and.w	r3, r3, #8
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d03c      	beq.n	8002d14 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c9e:	2210      	movs	r2, #16
 8002ca0:	409a      	lsls	r2, r3
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d018      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d108      	bne.n	8002cd4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d024      	beq.n	8002d14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	4798      	blx	r3
 8002cd2:	e01f      	b.n	8002d14 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d01b      	beq.n	8002d14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	4798      	blx	r3
 8002ce4:	e016      	b.n	8002d14 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d107      	bne.n	8002d04 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 0208 	bic.w	r2, r2, #8
 8002d02:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d003      	beq.n	8002d14 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d18:	2220      	movs	r2, #32
 8002d1a:	409a      	lsls	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	4013      	ands	r3, r2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	f000 808e 	beq.w	8002e42 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0310 	and.w	r3, r3, #16
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	f000 8086 	beq.w	8002e42 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d3a:	2220      	movs	r2, #32
 8002d3c:	409a      	lsls	r2, r3
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	2b05      	cmp	r3, #5
 8002d4c:	d136      	bne.n	8002dbc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 0216 	bic.w	r2, r2, #22
 8002d5c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	695a      	ldr	r2, [r3, #20]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d6c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d103      	bne.n	8002d7e <HAL_DMA_IRQHandler+0x1da>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d007      	beq.n	8002d8e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 0208 	bic.w	r2, r2, #8
 8002d8c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d92:	223f      	movs	r2, #63	; 0x3f
 8002d94:	409a      	lsls	r2, r3
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2201      	movs	r2, #1
 8002da6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d07d      	beq.n	8002eae <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	4798      	blx	r3
        }
        return;
 8002dba:	e078      	b.n	8002eae <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d01c      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d108      	bne.n	8002dea <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d030      	beq.n	8002e42 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	4798      	blx	r3
 8002de8:	e02b      	b.n	8002e42 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d027      	beq.n	8002e42 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	4798      	blx	r3
 8002dfa:	e022      	b.n	8002e42 <HAL_DMA_IRQHandler+0x29e>
 8002dfc:	20000018 	.word	0x20000018
 8002e00:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10f      	bne.n	8002e32 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f022 0210 	bic.w	r2, r2, #16
 8002e20:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d032      	beq.n	8002eb0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d022      	beq.n	8002e9c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2205      	movs	r2, #5
 8002e5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 0201 	bic.w	r2, r2, #1
 8002e6c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	3301      	adds	r3, #1
 8002e72:	60bb      	str	r3, [r7, #8]
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d307      	bcc.n	8002e8a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0301 	and.w	r3, r3, #1
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d1f2      	bne.n	8002e6e <HAL_DMA_IRQHandler+0x2ca>
 8002e88:	e000      	b.n	8002e8c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002e8a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d005      	beq.n	8002eb0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	4798      	blx	r3
 8002eac:	e000      	b.n	8002eb0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002eae:	bf00      	nop
    }
  }
}
 8002eb0:	3718      	adds	r7, #24
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop

08002eb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
 8002ec4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ed4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	683a      	ldr	r2, [r7, #0]
 8002edc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	2b40      	cmp	r3, #64	; 0x40
 8002ee4:	d108      	bne.n	8002ef8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68ba      	ldr	r2, [r7, #8]
 8002ef4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002ef6:	e007      	b.n	8002f08 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68ba      	ldr	r2, [r7, #8]
 8002efe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	60da      	str	r2, [r3, #12]
}
 8002f08:	bf00      	nop
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	3b10      	subs	r3, #16
 8002f24:	4a14      	ldr	r2, [pc, #80]	; (8002f78 <DMA_CalcBaseAndBitshift+0x64>)
 8002f26:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2a:	091b      	lsrs	r3, r3, #4
 8002f2c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f2e:	4a13      	ldr	r2, [pc, #76]	; (8002f7c <DMA_CalcBaseAndBitshift+0x68>)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	4413      	add	r3, r2
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	461a      	mov	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2b03      	cmp	r3, #3
 8002f40:	d909      	bls.n	8002f56 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f4a:	f023 0303 	bic.w	r3, r3, #3
 8002f4e:	1d1a      	adds	r2, r3, #4
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	659a      	str	r2, [r3, #88]	; 0x58
 8002f54:	e007      	b.n	8002f66 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f5e:	f023 0303 	bic.w	r3, r3, #3
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3714      	adds	r7, #20
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	aaaaaaab 	.word	0xaaaaaaab
 8002f7c:	080069b4 	.word	0x080069b4

08002f80 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f90:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d11f      	bne.n	8002fda <DMA_CheckFifoParam+0x5a>
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	2b03      	cmp	r3, #3
 8002f9e:	d856      	bhi.n	800304e <DMA_CheckFifoParam+0xce>
 8002fa0:	a201      	add	r2, pc, #4	; (adr r2, 8002fa8 <DMA_CheckFifoParam+0x28>)
 8002fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fa6:	bf00      	nop
 8002fa8:	08002fb9 	.word	0x08002fb9
 8002fac:	08002fcb 	.word	0x08002fcb
 8002fb0:	08002fb9 	.word	0x08002fb9
 8002fb4:	0800304f 	.word	0x0800304f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d046      	beq.n	8003052 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fc8:	e043      	b.n	8003052 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002fd2:	d140      	bne.n	8003056 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fd8:	e03d      	b.n	8003056 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fe2:	d121      	bne.n	8003028 <DMA_CheckFifoParam+0xa8>
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	2b03      	cmp	r3, #3
 8002fe8:	d837      	bhi.n	800305a <DMA_CheckFifoParam+0xda>
 8002fea:	a201      	add	r2, pc, #4	; (adr r2, 8002ff0 <DMA_CheckFifoParam+0x70>)
 8002fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff0:	08003001 	.word	0x08003001
 8002ff4:	08003007 	.word	0x08003007
 8002ff8:	08003001 	.word	0x08003001
 8002ffc:	08003019 	.word	0x08003019
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	73fb      	strb	r3, [r7, #15]
      break;
 8003004:	e030      	b.n	8003068 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800300a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d025      	beq.n	800305e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003016:	e022      	b.n	800305e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003020:	d11f      	bne.n	8003062 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003026:	e01c      	b.n	8003062 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	2b02      	cmp	r3, #2
 800302c:	d903      	bls.n	8003036 <DMA_CheckFifoParam+0xb6>
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	2b03      	cmp	r3, #3
 8003032:	d003      	beq.n	800303c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003034:	e018      	b.n	8003068 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	73fb      	strb	r3, [r7, #15]
      break;
 800303a:	e015      	b.n	8003068 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003040:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00e      	beq.n	8003066 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	73fb      	strb	r3, [r7, #15]
      break;
 800304c:	e00b      	b.n	8003066 <DMA_CheckFifoParam+0xe6>
      break;
 800304e:	bf00      	nop
 8003050:	e00a      	b.n	8003068 <DMA_CheckFifoParam+0xe8>
      break;
 8003052:	bf00      	nop
 8003054:	e008      	b.n	8003068 <DMA_CheckFifoParam+0xe8>
      break;
 8003056:	bf00      	nop
 8003058:	e006      	b.n	8003068 <DMA_CheckFifoParam+0xe8>
      break;
 800305a:	bf00      	nop
 800305c:	e004      	b.n	8003068 <DMA_CheckFifoParam+0xe8>
      break;
 800305e:	bf00      	nop
 8003060:	e002      	b.n	8003068 <DMA_CheckFifoParam+0xe8>
      break;   
 8003062:	bf00      	nop
 8003064:	e000      	b.n	8003068 <DMA_CheckFifoParam+0xe8>
      break;
 8003066:	bf00      	nop
    }
  } 
  
  return status; 
 8003068:	7bfb      	ldrb	r3, [r7, #15]
}
 800306a:	4618      	mov	r0, r3
 800306c:	3714      	adds	r7, #20
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop

08003078 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003078:	b480      	push	{r7}
 800307a:	b089      	sub	sp, #36	; 0x24
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003082:	2300      	movs	r3, #0
 8003084:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003086:	2300      	movs	r3, #0
 8003088:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800308a:	2300      	movs	r3, #0
 800308c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800308e:	2300      	movs	r3, #0
 8003090:	61fb      	str	r3, [r7, #28]
 8003092:	e159      	b.n	8003348 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003094:	2201      	movs	r2, #1
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	4013      	ands	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	f040 8148 	bne.w	8003342 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f003 0303 	and.w	r3, r3, #3
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d005      	beq.n	80030ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d130      	bne.n	800312c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	2203      	movs	r2, #3
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	43db      	mvns	r3, r3
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	4013      	ands	r3, r2
 80030e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	68da      	ldr	r2, [r3, #12]
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	fa02 f303 	lsl.w	r3, r2, r3
 80030ee:	69ba      	ldr	r2, [r7, #24]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003100:	2201      	movs	r2, #1
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	43db      	mvns	r3, r3
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	4013      	ands	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	091b      	lsrs	r3, r3, #4
 8003116:	f003 0201 	and.w	r2, r3, #1
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4313      	orrs	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 0303 	and.w	r3, r3, #3
 8003134:	2b03      	cmp	r3, #3
 8003136:	d017      	beq.n	8003168 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	2203      	movs	r2, #3
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	43db      	mvns	r3, r3
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4013      	ands	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	4313      	orrs	r3, r2
 8003160:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f003 0303 	and.w	r3, r3, #3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d123      	bne.n	80031bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	08da      	lsrs	r2, r3, #3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	3208      	adds	r2, #8
 800317c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003180:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	f003 0307 	and.w	r3, r3, #7
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	220f      	movs	r2, #15
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	43db      	mvns	r3, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4013      	ands	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	691a      	ldr	r2, [r3, #16]
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	08da      	lsrs	r2, r3, #3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	3208      	adds	r2, #8
 80031b6:	69b9      	ldr	r1, [r7, #24]
 80031b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	2203      	movs	r2, #3
 80031c8:	fa02 f303 	lsl.w	r3, r2, r3
 80031cc:	43db      	mvns	r3, r3
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	4013      	ands	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f003 0203 	and.w	r2, r3, #3
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f000 80a2 	beq.w	8003342 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031fe:	2300      	movs	r3, #0
 8003200:	60fb      	str	r3, [r7, #12]
 8003202:	4b57      	ldr	r3, [pc, #348]	; (8003360 <HAL_GPIO_Init+0x2e8>)
 8003204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003206:	4a56      	ldr	r2, [pc, #344]	; (8003360 <HAL_GPIO_Init+0x2e8>)
 8003208:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800320c:	6453      	str	r3, [r2, #68]	; 0x44
 800320e:	4b54      	ldr	r3, [pc, #336]	; (8003360 <HAL_GPIO_Init+0x2e8>)
 8003210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003212:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003216:	60fb      	str	r3, [r7, #12]
 8003218:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800321a:	4a52      	ldr	r2, [pc, #328]	; (8003364 <HAL_GPIO_Init+0x2ec>)
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	089b      	lsrs	r3, r3, #2
 8003220:	3302      	adds	r3, #2
 8003222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003226:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	f003 0303 	and.w	r3, r3, #3
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	220f      	movs	r2, #15
 8003232:	fa02 f303 	lsl.w	r3, r2, r3
 8003236:	43db      	mvns	r3, r3
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	4013      	ands	r3, r2
 800323c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a49      	ldr	r2, [pc, #292]	; (8003368 <HAL_GPIO_Init+0x2f0>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d019      	beq.n	800327a <HAL_GPIO_Init+0x202>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a48      	ldr	r2, [pc, #288]	; (800336c <HAL_GPIO_Init+0x2f4>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d013      	beq.n	8003276 <HAL_GPIO_Init+0x1fe>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a47      	ldr	r2, [pc, #284]	; (8003370 <HAL_GPIO_Init+0x2f8>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d00d      	beq.n	8003272 <HAL_GPIO_Init+0x1fa>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a46      	ldr	r2, [pc, #280]	; (8003374 <HAL_GPIO_Init+0x2fc>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d007      	beq.n	800326e <HAL_GPIO_Init+0x1f6>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a45      	ldr	r2, [pc, #276]	; (8003378 <HAL_GPIO_Init+0x300>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d101      	bne.n	800326a <HAL_GPIO_Init+0x1f2>
 8003266:	2304      	movs	r3, #4
 8003268:	e008      	b.n	800327c <HAL_GPIO_Init+0x204>
 800326a:	2307      	movs	r3, #7
 800326c:	e006      	b.n	800327c <HAL_GPIO_Init+0x204>
 800326e:	2303      	movs	r3, #3
 8003270:	e004      	b.n	800327c <HAL_GPIO_Init+0x204>
 8003272:	2302      	movs	r3, #2
 8003274:	e002      	b.n	800327c <HAL_GPIO_Init+0x204>
 8003276:	2301      	movs	r3, #1
 8003278:	e000      	b.n	800327c <HAL_GPIO_Init+0x204>
 800327a:	2300      	movs	r3, #0
 800327c:	69fa      	ldr	r2, [r7, #28]
 800327e:	f002 0203 	and.w	r2, r2, #3
 8003282:	0092      	lsls	r2, r2, #2
 8003284:	4093      	lsls	r3, r2
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4313      	orrs	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800328c:	4935      	ldr	r1, [pc, #212]	; (8003364 <HAL_GPIO_Init+0x2ec>)
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	089b      	lsrs	r3, r3, #2
 8003292:	3302      	adds	r3, #2
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800329a:	4b38      	ldr	r3, [pc, #224]	; (800337c <HAL_GPIO_Init+0x304>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	43db      	mvns	r3, r3
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	4013      	ands	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d003      	beq.n	80032be <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032be:	4a2f      	ldr	r2, [pc, #188]	; (800337c <HAL_GPIO_Init+0x304>)
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80032c4:	4b2d      	ldr	r3, [pc, #180]	; (800337c <HAL_GPIO_Init+0x304>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	43db      	mvns	r3, r3
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4013      	ands	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d003      	beq.n	80032e8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032e8:	4a24      	ldr	r2, [pc, #144]	; (800337c <HAL_GPIO_Init+0x304>)
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032ee:	4b23      	ldr	r3, [pc, #140]	; (800337c <HAL_GPIO_Init+0x304>)
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	43db      	mvns	r3, r3
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	4013      	ands	r3, r2
 80032fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d003      	beq.n	8003312 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	4313      	orrs	r3, r2
 8003310:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003312:	4a1a      	ldr	r2, [pc, #104]	; (800337c <HAL_GPIO_Init+0x304>)
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003318:	4b18      	ldr	r3, [pc, #96]	; (800337c <HAL_GPIO_Init+0x304>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	43db      	mvns	r3, r3
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	4013      	ands	r3, r2
 8003326:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d003      	beq.n	800333c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003334:	69ba      	ldr	r2, [r7, #24]
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	4313      	orrs	r3, r2
 800333a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800333c:	4a0f      	ldr	r2, [pc, #60]	; (800337c <HAL_GPIO_Init+0x304>)
 800333e:	69bb      	ldr	r3, [r7, #24]
 8003340:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	3301      	adds	r3, #1
 8003346:	61fb      	str	r3, [r7, #28]
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	2b0f      	cmp	r3, #15
 800334c:	f67f aea2 	bls.w	8003094 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003350:	bf00      	nop
 8003352:	bf00      	nop
 8003354:	3724      	adds	r7, #36	; 0x24
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	40023800 	.word	0x40023800
 8003364:	40013800 	.word	0x40013800
 8003368:	40020000 	.word	0x40020000
 800336c:	40020400 	.word	0x40020400
 8003370:	40020800 	.word	0x40020800
 8003374:	40020c00 	.word	0x40020c00
 8003378:	40021000 	.word	0x40021000
 800337c:	40013c00 	.word	0x40013c00

08003380 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	460b      	mov	r3, r1
 800338a:	807b      	strh	r3, [r7, #2]
 800338c:	4613      	mov	r3, r2
 800338e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003390:	787b      	ldrb	r3, [r7, #1]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d003      	beq.n	800339e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003396:	887a      	ldrh	r2, [r7, #2]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800339c:	e003      	b.n	80033a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800339e:	887b      	ldrh	r3, [r7, #2]
 80033a0:	041a      	lsls	r2, r3, #16
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	619a      	str	r2, [r3, #24]
}
 80033a6:	bf00      	nop
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
	...

080033b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	4603      	mov	r3, r0
 80033bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80033be:	4b08      	ldr	r3, [pc, #32]	; (80033e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033c0:	695a      	ldr	r2, [r3, #20]
 80033c2:	88fb      	ldrh	r3, [r7, #6]
 80033c4:	4013      	ands	r3, r2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d006      	beq.n	80033d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80033ca:	4a05      	ldr	r2, [pc, #20]	; (80033e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033cc:	88fb      	ldrh	r3, [r7, #6]
 80033ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80033d0:	88fb      	ldrh	r3, [r7, #6]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f000 f806 	bl	80033e4 <HAL_GPIO_EXTI_Callback>
  }
}
 80033d8:	bf00      	nop
 80033da:	3708      	adds	r7, #8
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	40013c00 	.word	0x40013c00

080033e4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	4603      	mov	r3, r0
 80033ec:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80033ee:	bf00      	nop
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
	...

080033fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e12b      	b.n	8003666 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d106      	bne.n	8003428 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7fe fdf2 	bl	800200c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2224      	movs	r2, #36	; 0x24
 800342c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0201 	bic.w	r2, r2, #1
 800343e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800344e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800345e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003460:	f000 fd5c 	bl	8003f1c <HAL_RCC_GetPCLK1Freq>
 8003464:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	4a81      	ldr	r2, [pc, #516]	; (8003670 <HAL_I2C_Init+0x274>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d807      	bhi.n	8003480 <HAL_I2C_Init+0x84>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4a80      	ldr	r2, [pc, #512]	; (8003674 <HAL_I2C_Init+0x278>)
 8003474:	4293      	cmp	r3, r2
 8003476:	bf94      	ite	ls
 8003478:	2301      	movls	r3, #1
 800347a:	2300      	movhi	r3, #0
 800347c:	b2db      	uxtb	r3, r3
 800347e:	e006      	b.n	800348e <HAL_I2C_Init+0x92>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	4a7d      	ldr	r2, [pc, #500]	; (8003678 <HAL_I2C_Init+0x27c>)
 8003484:	4293      	cmp	r3, r2
 8003486:	bf94      	ite	ls
 8003488:	2301      	movls	r3, #1
 800348a:	2300      	movhi	r3, #0
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e0e7      	b.n	8003666 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	4a78      	ldr	r2, [pc, #480]	; (800367c <HAL_I2C_Init+0x280>)
 800349a:	fba2 2303 	umull	r2, r3, r2, r3
 800349e:	0c9b      	lsrs	r3, r3, #18
 80034a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	430a      	orrs	r2, r1
 80034b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	4a6a      	ldr	r2, [pc, #424]	; (8003670 <HAL_I2C_Init+0x274>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d802      	bhi.n	80034d0 <HAL_I2C_Init+0xd4>
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	3301      	adds	r3, #1
 80034ce:	e009      	b.n	80034e4 <HAL_I2C_Init+0xe8>
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80034d6:	fb02 f303 	mul.w	r3, r2, r3
 80034da:	4a69      	ldr	r2, [pc, #420]	; (8003680 <HAL_I2C_Init+0x284>)
 80034dc:	fba2 2303 	umull	r2, r3, r2, r3
 80034e0:	099b      	lsrs	r3, r3, #6
 80034e2:	3301      	adds	r3, #1
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	6812      	ldr	r2, [r2, #0]
 80034e8:	430b      	orrs	r3, r1
 80034ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	69db      	ldr	r3, [r3, #28]
 80034f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80034f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	495c      	ldr	r1, [pc, #368]	; (8003670 <HAL_I2C_Init+0x274>)
 8003500:	428b      	cmp	r3, r1
 8003502:	d819      	bhi.n	8003538 <HAL_I2C_Init+0x13c>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	1e59      	subs	r1, r3, #1
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003512:	1c59      	adds	r1, r3, #1
 8003514:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003518:	400b      	ands	r3, r1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <HAL_I2C_Init+0x138>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	1e59      	subs	r1, r3, #1
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	fbb1 f3f3 	udiv	r3, r1, r3
 800352c:	3301      	adds	r3, #1
 800352e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003532:	e051      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003534:	2304      	movs	r3, #4
 8003536:	e04f      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d111      	bne.n	8003564 <HAL_I2C_Init+0x168>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	1e58      	subs	r0, r3, #1
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6859      	ldr	r1, [r3, #4]
 8003548:	460b      	mov	r3, r1
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	440b      	add	r3, r1
 800354e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003552:	3301      	adds	r3, #1
 8003554:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003558:	2b00      	cmp	r3, #0
 800355a:	bf0c      	ite	eq
 800355c:	2301      	moveq	r3, #1
 800355e:	2300      	movne	r3, #0
 8003560:	b2db      	uxtb	r3, r3
 8003562:	e012      	b.n	800358a <HAL_I2C_Init+0x18e>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	1e58      	subs	r0, r3, #1
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6859      	ldr	r1, [r3, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	0099      	lsls	r1, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	fbb0 f3f3 	udiv	r3, r0, r3
 800357a:	3301      	adds	r3, #1
 800357c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003580:	2b00      	cmp	r3, #0
 8003582:	bf0c      	ite	eq
 8003584:	2301      	moveq	r3, #1
 8003586:	2300      	movne	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_I2C_Init+0x196>
 800358e:	2301      	movs	r3, #1
 8003590:	e022      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10e      	bne.n	80035b8 <HAL_I2C_Init+0x1bc>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	1e58      	subs	r0, r3, #1
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6859      	ldr	r1, [r3, #4]
 80035a2:	460b      	mov	r3, r1
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	440b      	add	r3, r1
 80035a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ac:	3301      	adds	r3, #1
 80035ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035b6:	e00f      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	1e58      	subs	r0, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6859      	ldr	r1, [r3, #4]
 80035c0:	460b      	mov	r3, r1
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	440b      	add	r3, r1
 80035c6:	0099      	lsls	r1, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ce:	3301      	adds	r3, #1
 80035d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035d8:	6879      	ldr	r1, [r7, #4]
 80035da:	6809      	ldr	r1, [r1, #0]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	69da      	ldr	r2, [r3, #28]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	431a      	orrs	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	430a      	orrs	r2, r1
 80035fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003606:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	6911      	ldr	r1, [r2, #16]
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	68d2      	ldr	r2, [r2, #12]
 8003612:	4311      	orrs	r1, r2
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	430b      	orrs	r3, r1
 800361a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	695a      	ldr	r2, [r3, #20]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	431a      	orrs	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	430a      	orrs	r2, r1
 8003636:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0201 	orr.w	r2, r2, #1
 8003646:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2220      	movs	r2, #32
 8003652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	000186a0 	.word	0x000186a0
 8003674:	001e847f 	.word	0x001e847f
 8003678:	003d08ff 	.word	0x003d08ff
 800367c:	431bde83 	.word	0x431bde83
 8003680:	10624dd3 	.word	0x10624dd3

08003684 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b086      	sub	sp, #24
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d101      	bne.n	8003696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e264      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d075      	beq.n	800378e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036a2:	4ba3      	ldr	r3, [pc, #652]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	f003 030c 	and.w	r3, r3, #12
 80036aa:	2b04      	cmp	r3, #4
 80036ac:	d00c      	beq.n	80036c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036ae:	4ba0      	ldr	r3, [pc, #640]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036b6:	2b08      	cmp	r3, #8
 80036b8:	d112      	bne.n	80036e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036ba:	4b9d      	ldr	r3, [pc, #628]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036c6:	d10b      	bne.n	80036e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036c8:	4b99      	ldr	r3, [pc, #612]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d05b      	beq.n	800378c <HAL_RCC_OscConfig+0x108>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d157      	bne.n	800378c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e23f      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036e8:	d106      	bne.n	80036f8 <HAL_RCC_OscConfig+0x74>
 80036ea:	4b91      	ldr	r3, [pc, #580]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a90      	ldr	r2, [pc, #576]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80036f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036f4:	6013      	str	r3, [r2, #0]
 80036f6:	e01d      	b.n	8003734 <HAL_RCC_OscConfig+0xb0>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003700:	d10c      	bne.n	800371c <HAL_RCC_OscConfig+0x98>
 8003702:	4b8b      	ldr	r3, [pc, #556]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a8a      	ldr	r2, [pc, #552]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003708:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800370c:	6013      	str	r3, [r2, #0]
 800370e:	4b88      	ldr	r3, [pc, #544]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a87      	ldr	r2, [pc, #540]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003718:	6013      	str	r3, [r2, #0]
 800371a:	e00b      	b.n	8003734 <HAL_RCC_OscConfig+0xb0>
 800371c:	4b84      	ldr	r3, [pc, #528]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a83      	ldr	r2, [pc, #524]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003726:	6013      	str	r3, [r2, #0]
 8003728:	4b81      	ldr	r3, [pc, #516]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a80      	ldr	r2, [pc, #512]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 800372e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003732:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d013      	beq.n	8003764 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800373c:	f7fe ff7c 	bl	8002638 <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003742:	e008      	b.n	8003756 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003744:	f7fe ff78 	bl	8002638 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b64      	cmp	r3, #100	; 0x64
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e204      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003756:	4b76      	ldr	r3, [pc, #472]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d0f0      	beq.n	8003744 <HAL_RCC_OscConfig+0xc0>
 8003762:	e014      	b.n	800378e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003764:	f7fe ff68 	bl	8002638 <HAL_GetTick>
 8003768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800376a:	e008      	b.n	800377e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800376c:	f7fe ff64 	bl	8002638 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b64      	cmp	r3, #100	; 0x64
 8003778:	d901      	bls.n	800377e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e1f0      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800377e:	4b6c      	ldr	r3, [pc, #432]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d1f0      	bne.n	800376c <HAL_RCC_OscConfig+0xe8>
 800378a:	e000      	b.n	800378e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800378c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0302 	and.w	r3, r3, #2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d063      	beq.n	8003862 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800379a:	4b65      	ldr	r3, [pc, #404]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f003 030c 	and.w	r3, r3, #12
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00b      	beq.n	80037be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037a6:	4b62      	ldr	r3, [pc, #392]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037ae:	2b08      	cmp	r3, #8
 80037b0:	d11c      	bne.n	80037ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037b2:	4b5f      	ldr	r3, [pc, #380]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d116      	bne.n	80037ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037be:	4b5c      	ldr	r3, [pc, #368]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d005      	beq.n	80037d6 <HAL_RCC_OscConfig+0x152>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d001      	beq.n	80037d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e1c4      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037d6:	4b56      	ldr	r3, [pc, #344]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	00db      	lsls	r3, r3, #3
 80037e4:	4952      	ldr	r1, [pc, #328]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ea:	e03a      	b.n	8003862 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d020      	beq.n	8003836 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037f4:	4b4f      	ldr	r3, [pc, #316]	; (8003934 <HAL_RCC_OscConfig+0x2b0>)
 80037f6:	2201      	movs	r2, #1
 80037f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037fa:	f7fe ff1d 	bl	8002638 <HAL_GetTick>
 80037fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003800:	e008      	b.n	8003814 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003802:	f7fe ff19 	bl	8002638 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	2b02      	cmp	r3, #2
 800380e:	d901      	bls.n	8003814 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e1a5      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003814:	4b46      	ldr	r3, [pc, #280]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0f0      	beq.n	8003802 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003820:	4b43      	ldr	r3, [pc, #268]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	691b      	ldr	r3, [r3, #16]
 800382c:	00db      	lsls	r3, r3, #3
 800382e:	4940      	ldr	r1, [pc, #256]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003830:	4313      	orrs	r3, r2
 8003832:	600b      	str	r3, [r1, #0]
 8003834:	e015      	b.n	8003862 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003836:	4b3f      	ldr	r3, [pc, #252]	; (8003934 <HAL_RCC_OscConfig+0x2b0>)
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800383c:	f7fe fefc 	bl	8002638 <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003842:	e008      	b.n	8003856 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003844:	f7fe fef8 	bl	8002638 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	2b02      	cmp	r3, #2
 8003850:	d901      	bls.n	8003856 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e184      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003856:	4b36      	ldr	r3, [pc, #216]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0302 	and.w	r3, r3, #2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d1f0      	bne.n	8003844 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0308 	and.w	r3, r3, #8
 800386a:	2b00      	cmp	r3, #0
 800386c:	d030      	beq.n	80038d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d016      	beq.n	80038a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003876:	4b30      	ldr	r3, [pc, #192]	; (8003938 <HAL_RCC_OscConfig+0x2b4>)
 8003878:	2201      	movs	r2, #1
 800387a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800387c:	f7fe fedc 	bl	8002638 <HAL_GetTick>
 8003880:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003882:	e008      	b.n	8003896 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003884:	f7fe fed8 	bl	8002638 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b02      	cmp	r3, #2
 8003890:	d901      	bls.n	8003896 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e164      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003896:	4b26      	ldr	r3, [pc, #152]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003898:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d0f0      	beq.n	8003884 <HAL_RCC_OscConfig+0x200>
 80038a2:	e015      	b.n	80038d0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038a4:	4b24      	ldr	r3, [pc, #144]	; (8003938 <HAL_RCC_OscConfig+0x2b4>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038aa:	f7fe fec5 	bl	8002638 <HAL_GetTick>
 80038ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038b0:	e008      	b.n	80038c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038b2:	f7fe fec1 	bl	8002638 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e14d      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038c4:	4b1a      	ldr	r3, [pc, #104]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80038c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038c8:	f003 0302 	and.w	r3, r3, #2
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1f0      	bne.n	80038b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0304 	and.w	r3, r3, #4
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 80a0 	beq.w	8003a1e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038de:	2300      	movs	r3, #0
 80038e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038e2:	4b13      	ldr	r3, [pc, #76]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80038e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10f      	bne.n	800390e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ee:	2300      	movs	r3, #0
 80038f0:	60bb      	str	r3, [r7, #8]
 80038f2:	4b0f      	ldr	r3, [pc, #60]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80038f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f6:	4a0e      	ldr	r2, [pc, #56]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 80038f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038fc:	6413      	str	r3, [r2, #64]	; 0x40
 80038fe:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <HAL_RCC_OscConfig+0x2ac>)
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003906:	60bb      	str	r3, [r7, #8]
 8003908:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800390a:	2301      	movs	r3, #1
 800390c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800390e:	4b0b      	ldr	r3, [pc, #44]	; (800393c <HAL_RCC_OscConfig+0x2b8>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003916:	2b00      	cmp	r3, #0
 8003918:	d121      	bne.n	800395e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800391a:	4b08      	ldr	r3, [pc, #32]	; (800393c <HAL_RCC_OscConfig+0x2b8>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a07      	ldr	r2, [pc, #28]	; (800393c <HAL_RCC_OscConfig+0x2b8>)
 8003920:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003926:	f7fe fe87 	bl	8002638 <HAL_GetTick>
 800392a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800392c:	e011      	b.n	8003952 <HAL_RCC_OscConfig+0x2ce>
 800392e:	bf00      	nop
 8003930:	40023800 	.word	0x40023800
 8003934:	42470000 	.word	0x42470000
 8003938:	42470e80 	.word	0x42470e80
 800393c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003940:	f7fe fe7a 	bl	8002638 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b02      	cmp	r3, #2
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e106      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003952:	4b85      	ldr	r3, [pc, #532]	; (8003b68 <HAL_RCC_OscConfig+0x4e4>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0f0      	beq.n	8003940 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	2b01      	cmp	r3, #1
 8003964:	d106      	bne.n	8003974 <HAL_RCC_OscConfig+0x2f0>
 8003966:	4b81      	ldr	r3, [pc, #516]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800396a:	4a80      	ldr	r2, [pc, #512]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 800396c:	f043 0301 	orr.w	r3, r3, #1
 8003970:	6713      	str	r3, [r2, #112]	; 0x70
 8003972:	e01c      	b.n	80039ae <HAL_RCC_OscConfig+0x32a>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	2b05      	cmp	r3, #5
 800397a:	d10c      	bne.n	8003996 <HAL_RCC_OscConfig+0x312>
 800397c:	4b7b      	ldr	r3, [pc, #492]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 800397e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003980:	4a7a      	ldr	r2, [pc, #488]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003982:	f043 0304 	orr.w	r3, r3, #4
 8003986:	6713      	str	r3, [r2, #112]	; 0x70
 8003988:	4b78      	ldr	r3, [pc, #480]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 800398a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800398c:	4a77      	ldr	r2, [pc, #476]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 800398e:	f043 0301 	orr.w	r3, r3, #1
 8003992:	6713      	str	r3, [r2, #112]	; 0x70
 8003994:	e00b      	b.n	80039ae <HAL_RCC_OscConfig+0x32a>
 8003996:	4b75      	ldr	r3, [pc, #468]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800399a:	4a74      	ldr	r2, [pc, #464]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 800399c:	f023 0301 	bic.w	r3, r3, #1
 80039a0:	6713      	str	r3, [r2, #112]	; 0x70
 80039a2:	4b72      	ldr	r3, [pc, #456]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 80039a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a6:	4a71      	ldr	r2, [pc, #452]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 80039a8:	f023 0304 	bic.w	r3, r3, #4
 80039ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d015      	beq.n	80039e2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039b6:	f7fe fe3f 	bl	8002638 <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039bc:	e00a      	b.n	80039d4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039be:	f7fe fe3b 	bl	8002638 <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e0c5      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039d4:	4b65      	ldr	r3, [pc, #404]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 80039d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039d8:	f003 0302 	and.w	r3, r3, #2
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0ee      	beq.n	80039be <HAL_RCC_OscConfig+0x33a>
 80039e0:	e014      	b.n	8003a0c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039e2:	f7fe fe29 	bl	8002638 <HAL_GetTick>
 80039e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039e8:	e00a      	b.n	8003a00 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039ea:	f7fe fe25 	bl	8002638 <HAL_GetTick>
 80039ee:	4602      	mov	r2, r0
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d901      	bls.n	8003a00 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e0af      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a00:	4b5a      	ldr	r3, [pc, #360]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1ee      	bne.n	80039ea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a0c:	7dfb      	ldrb	r3, [r7, #23]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d105      	bne.n	8003a1e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a12:	4b56      	ldr	r3, [pc, #344]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a16:	4a55      	ldr	r2, [pc, #340]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a1c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f000 809b 	beq.w	8003b5e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a28:	4b50      	ldr	r3, [pc, #320]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f003 030c 	and.w	r3, r3, #12
 8003a30:	2b08      	cmp	r3, #8
 8003a32:	d05c      	beq.n	8003aee <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	699b      	ldr	r3, [r3, #24]
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d141      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a3c:	4b4c      	ldr	r3, [pc, #304]	; (8003b70 <HAL_RCC_OscConfig+0x4ec>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a42:	f7fe fdf9 	bl	8002638 <HAL_GetTick>
 8003a46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a48:	e008      	b.n	8003a5c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a4a:	f7fe fdf5 	bl	8002638 <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d901      	bls.n	8003a5c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e081      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a5c:	4b43      	ldr	r3, [pc, #268]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1f0      	bne.n	8003a4a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	69da      	ldr	r2, [r3, #28]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a1b      	ldr	r3, [r3, #32]
 8003a70:	431a      	orrs	r2, r3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a76:	019b      	lsls	r3, r3, #6
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a7e:	085b      	lsrs	r3, r3, #1
 8003a80:	3b01      	subs	r3, #1
 8003a82:	041b      	lsls	r3, r3, #16
 8003a84:	431a      	orrs	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8a:	061b      	lsls	r3, r3, #24
 8003a8c:	4937      	ldr	r1, [pc, #220]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a92:	4b37      	ldr	r3, [pc, #220]	; (8003b70 <HAL_RCC_OscConfig+0x4ec>)
 8003a94:	2201      	movs	r2, #1
 8003a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a98:	f7fe fdce 	bl	8002638 <HAL_GetTick>
 8003a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a9e:	e008      	b.n	8003ab2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aa0:	f7fe fdca 	bl	8002638 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e056      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ab2:	4b2e      	ldr	r3, [pc, #184]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0f0      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x41c>
 8003abe:	e04e      	b.n	8003b5e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ac0:	4b2b      	ldr	r3, [pc, #172]	; (8003b70 <HAL_RCC_OscConfig+0x4ec>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac6:	f7fe fdb7 	bl	8002638 <HAL_GetTick>
 8003aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003acc:	e008      	b.n	8003ae0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ace:	f7fe fdb3 	bl	8002638 <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d901      	bls.n	8003ae0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e03f      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ae0:	4b22      	ldr	r3, [pc, #136]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1f0      	bne.n	8003ace <HAL_RCC_OscConfig+0x44a>
 8003aec:	e037      	b.n	8003b5e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d101      	bne.n	8003afa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e032      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003afa:	4b1c      	ldr	r3, [pc, #112]	; (8003b6c <HAL_RCC_OscConfig+0x4e8>)
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d028      	beq.n	8003b5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d121      	bne.n	8003b5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d11a      	bne.n	8003b5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b24:	68fa      	ldr	r2, [r7, #12]
 8003b26:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b30:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d111      	bne.n	8003b5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b40:	085b      	lsrs	r3, r3, #1
 8003b42:	3b01      	subs	r3, #1
 8003b44:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d107      	bne.n	8003b5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b54:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d001      	beq.n	8003b5e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e000      	b.n	8003b60 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3718      	adds	r7, #24
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40007000 	.word	0x40007000
 8003b6c:	40023800 	.word	0x40023800
 8003b70:	42470060 	.word	0x42470060

08003b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d101      	bne.n	8003b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e0cc      	b.n	8003d22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b88:	4b68      	ldr	r3, [pc, #416]	; (8003d2c <HAL_RCC_ClockConfig+0x1b8>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0307 	and.w	r3, r3, #7
 8003b90:	683a      	ldr	r2, [r7, #0]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d90c      	bls.n	8003bb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b96:	4b65      	ldr	r3, [pc, #404]	; (8003d2c <HAL_RCC_ClockConfig+0x1b8>)
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	b2d2      	uxtb	r2, r2
 8003b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b9e:	4b63      	ldr	r3, [pc, #396]	; (8003d2c <HAL_RCC_ClockConfig+0x1b8>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0307 	and.w	r3, r3, #7
 8003ba6:	683a      	ldr	r2, [r7, #0]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d001      	beq.n	8003bb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e0b8      	b.n	8003d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0302 	and.w	r3, r3, #2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d020      	beq.n	8003bfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0304 	and.w	r3, r3, #4
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d005      	beq.n	8003bd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bc8:	4b59      	ldr	r3, [pc, #356]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	4a58      	ldr	r2, [pc, #352]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003bce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003bd2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0308 	and.w	r3, r3, #8
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d005      	beq.n	8003bec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003be0:	4b53      	ldr	r3, [pc, #332]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	4a52      	ldr	r2, [pc, #328]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003be6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003bea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bec:	4b50      	ldr	r3, [pc, #320]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	494d      	ldr	r1, [pc, #308]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d044      	beq.n	8003c94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d107      	bne.n	8003c22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c12:	4b47      	ldr	r3, [pc, #284]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d119      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e07f      	b.n	8003d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d003      	beq.n	8003c32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c2e:	2b03      	cmp	r3, #3
 8003c30:	d107      	bne.n	8003c42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c32:	4b3f      	ldr	r3, [pc, #252]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d109      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e06f      	b.n	8003d22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c42:	4b3b      	ldr	r3, [pc, #236]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e067      	b.n	8003d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c52:	4b37      	ldr	r3, [pc, #220]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f023 0203 	bic.w	r2, r3, #3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	4934      	ldr	r1, [pc, #208]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c64:	f7fe fce8 	bl	8002638 <HAL_GetTick>
 8003c68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c6a:	e00a      	b.n	8003c82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c6c:	f7fe fce4 	bl	8002638 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d901      	bls.n	8003c82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e04f      	b.n	8003d22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c82:	4b2b      	ldr	r3, [pc, #172]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 020c 	and.w	r2, r3, #12
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d1eb      	bne.n	8003c6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c94:	4b25      	ldr	r3, [pc, #148]	; (8003d2c <HAL_RCC_ClockConfig+0x1b8>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0307 	and.w	r3, r3, #7
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d20c      	bcs.n	8003cbc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ca2:	4b22      	ldr	r3, [pc, #136]	; (8003d2c <HAL_RCC_ClockConfig+0x1b8>)
 8003ca4:	683a      	ldr	r2, [r7, #0]
 8003ca6:	b2d2      	uxtb	r2, r2
 8003ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003caa:	4b20      	ldr	r3, [pc, #128]	; (8003d2c <HAL_RCC_ClockConfig+0x1b8>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0307 	and.w	r3, r3, #7
 8003cb2:	683a      	ldr	r2, [r7, #0]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d001      	beq.n	8003cbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e032      	b.n	8003d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0304 	and.w	r3, r3, #4
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d008      	beq.n	8003cda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cc8:	4b19      	ldr	r3, [pc, #100]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	4916      	ldr	r1, [pc, #88]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0308 	and.w	r3, r3, #8
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d009      	beq.n	8003cfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ce6:	4b12      	ldr	r3, [pc, #72]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	00db      	lsls	r3, r3, #3
 8003cf4:	490e      	ldr	r1, [pc, #56]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003cfa:	f000 f821 	bl	8003d40 <HAL_RCC_GetSysClockFreq>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	4b0b      	ldr	r3, [pc, #44]	; (8003d30 <HAL_RCC_ClockConfig+0x1bc>)
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	091b      	lsrs	r3, r3, #4
 8003d06:	f003 030f 	and.w	r3, r3, #15
 8003d0a:	490a      	ldr	r1, [pc, #40]	; (8003d34 <HAL_RCC_ClockConfig+0x1c0>)
 8003d0c:	5ccb      	ldrb	r3, [r1, r3]
 8003d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d12:	4a09      	ldr	r2, [pc, #36]	; (8003d38 <HAL_RCC_ClockConfig+0x1c4>)
 8003d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d16:	4b09      	ldr	r3, [pc, #36]	; (8003d3c <HAL_RCC_ClockConfig+0x1c8>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f7fe fc48 	bl	80025b0 <HAL_InitTick>

  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	40023c00 	.word	0x40023c00
 8003d30:	40023800 	.word	0x40023800
 8003d34:	0800699c 	.word	0x0800699c
 8003d38:	20000018 	.word	0x20000018
 8003d3c:	2000001c 	.word	0x2000001c

08003d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003d44:	b084      	sub	sp, #16
 8003d46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	607b      	str	r3, [r7, #4]
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	60fb      	str	r3, [r7, #12]
 8003d50:	2300      	movs	r3, #0
 8003d52:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003d54:	2300      	movs	r3, #0
 8003d56:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d58:	4b67      	ldr	r3, [pc, #412]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f003 030c 	and.w	r3, r3, #12
 8003d60:	2b08      	cmp	r3, #8
 8003d62:	d00d      	beq.n	8003d80 <HAL_RCC_GetSysClockFreq+0x40>
 8003d64:	2b08      	cmp	r3, #8
 8003d66:	f200 80bd 	bhi.w	8003ee4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d002      	beq.n	8003d74 <HAL_RCC_GetSysClockFreq+0x34>
 8003d6e:	2b04      	cmp	r3, #4
 8003d70:	d003      	beq.n	8003d7a <HAL_RCC_GetSysClockFreq+0x3a>
 8003d72:	e0b7      	b.n	8003ee4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d74:	4b61      	ldr	r3, [pc, #388]	; (8003efc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003d76:	60bb      	str	r3, [r7, #8]
       break;
 8003d78:	e0b7      	b.n	8003eea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d7a:	4b61      	ldr	r3, [pc, #388]	; (8003f00 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003d7c:	60bb      	str	r3, [r7, #8]
      break;
 8003d7e:	e0b4      	b.n	8003eea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d80:	4b5d      	ldr	r3, [pc, #372]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d88:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d8a:	4b5b      	ldr	r3, [pc, #364]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d04d      	beq.n	8003e32 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d96:	4b58      	ldr	r3, [pc, #352]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	099b      	lsrs	r3, r3, #6
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	f04f 0300 	mov.w	r3, #0
 8003da2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003da6:	f04f 0100 	mov.w	r1, #0
 8003daa:	ea02 0800 	and.w	r8, r2, r0
 8003dae:	ea03 0901 	and.w	r9, r3, r1
 8003db2:	4640      	mov	r0, r8
 8003db4:	4649      	mov	r1, r9
 8003db6:	f04f 0200 	mov.w	r2, #0
 8003dba:	f04f 0300 	mov.w	r3, #0
 8003dbe:	014b      	lsls	r3, r1, #5
 8003dc0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003dc4:	0142      	lsls	r2, r0, #5
 8003dc6:	4610      	mov	r0, r2
 8003dc8:	4619      	mov	r1, r3
 8003dca:	ebb0 0008 	subs.w	r0, r0, r8
 8003dce:	eb61 0109 	sbc.w	r1, r1, r9
 8003dd2:	f04f 0200 	mov.w	r2, #0
 8003dd6:	f04f 0300 	mov.w	r3, #0
 8003dda:	018b      	lsls	r3, r1, #6
 8003ddc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003de0:	0182      	lsls	r2, r0, #6
 8003de2:	1a12      	subs	r2, r2, r0
 8003de4:	eb63 0301 	sbc.w	r3, r3, r1
 8003de8:	f04f 0000 	mov.w	r0, #0
 8003dec:	f04f 0100 	mov.w	r1, #0
 8003df0:	00d9      	lsls	r1, r3, #3
 8003df2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003df6:	00d0      	lsls	r0, r2, #3
 8003df8:	4602      	mov	r2, r0
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	eb12 0208 	adds.w	r2, r2, r8
 8003e00:	eb43 0309 	adc.w	r3, r3, r9
 8003e04:	f04f 0000 	mov.w	r0, #0
 8003e08:	f04f 0100 	mov.w	r1, #0
 8003e0c:	0259      	lsls	r1, r3, #9
 8003e0e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003e12:	0250      	lsls	r0, r2, #9
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	4610      	mov	r0, r2
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	461a      	mov	r2, r3
 8003e20:	f04f 0300 	mov.w	r3, #0
 8003e24:	f7fc fae6 	bl	80003f4 <__aeabi_uldivmod>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	60fb      	str	r3, [r7, #12]
 8003e30:	e04a      	b.n	8003ec8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e32:	4b31      	ldr	r3, [pc, #196]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	099b      	lsrs	r3, r3, #6
 8003e38:	461a      	mov	r2, r3
 8003e3a:	f04f 0300 	mov.w	r3, #0
 8003e3e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003e42:	f04f 0100 	mov.w	r1, #0
 8003e46:	ea02 0400 	and.w	r4, r2, r0
 8003e4a:	ea03 0501 	and.w	r5, r3, r1
 8003e4e:	4620      	mov	r0, r4
 8003e50:	4629      	mov	r1, r5
 8003e52:	f04f 0200 	mov.w	r2, #0
 8003e56:	f04f 0300 	mov.w	r3, #0
 8003e5a:	014b      	lsls	r3, r1, #5
 8003e5c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003e60:	0142      	lsls	r2, r0, #5
 8003e62:	4610      	mov	r0, r2
 8003e64:	4619      	mov	r1, r3
 8003e66:	1b00      	subs	r0, r0, r4
 8003e68:	eb61 0105 	sbc.w	r1, r1, r5
 8003e6c:	f04f 0200 	mov.w	r2, #0
 8003e70:	f04f 0300 	mov.w	r3, #0
 8003e74:	018b      	lsls	r3, r1, #6
 8003e76:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003e7a:	0182      	lsls	r2, r0, #6
 8003e7c:	1a12      	subs	r2, r2, r0
 8003e7e:	eb63 0301 	sbc.w	r3, r3, r1
 8003e82:	f04f 0000 	mov.w	r0, #0
 8003e86:	f04f 0100 	mov.w	r1, #0
 8003e8a:	00d9      	lsls	r1, r3, #3
 8003e8c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003e90:	00d0      	lsls	r0, r2, #3
 8003e92:	4602      	mov	r2, r0
 8003e94:	460b      	mov	r3, r1
 8003e96:	1912      	adds	r2, r2, r4
 8003e98:	eb45 0303 	adc.w	r3, r5, r3
 8003e9c:	f04f 0000 	mov.w	r0, #0
 8003ea0:	f04f 0100 	mov.w	r1, #0
 8003ea4:	0299      	lsls	r1, r3, #10
 8003ea6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003eaa:	0290      	lsls	r0, r2, #10
 8003eac:	4602      	mov	r2, r0
 8003eae:	460b      	mov	r3, r1
 8003eb0:	4610      	mov	r0, r2
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	f04f 0300 	mov.w	r3, #0
 8003ebc:	f7fc fa9a 	bl	80003f4 <__aeabi_uldivmod>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	460b      	mov	r3, r1
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ec8:	4b0b      	ldr	r3, [pc, #44]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	0c1b      	lsrs	r3, r3, #16
 8003ece:	f003 0303 	and.w	r3, r3, #3
 8003ed2:	3301      	adds	r3, #1
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee0:	60bb      	str	r3, [r7, #8]
      break;
 8003ee2:	e002      	b.n	8003eea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ee4:	4b05      	ldr	r3, [pc, #20]	; (8003efc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003ee6:	60bb      	str	r3, [r7, #8]
      break;
 8003ee8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003eea:	68bb      	ldr	r3, [r7, #8]
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3710      	adds	r7, #16
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003ef6:	bf00      	nop
 8003ef8:	40023800 	.word	0x40023800
 8003efc:	00f42400 	.word	0x00f42400
 8003f00:	007a1200 	.word	0x007a1200

08003f04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f08:	4b03      	ldr	r3, [pc, #12]	; (8003f18 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	20000018 	.word	0x20000018

08003f1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f20:	f7ff fff0 	bl	8003f04 <HAL_RCC_GetHCLKFreq>
 8003f24:	4602      	mov	r2, r0
 8003f26:	4b05      	ldr	r3, [pc, #20]	; (8003f3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	0a9b      	lsrs	r3, r3, #10
 8003f2c:	f003 0307 	and.w	r3, r3, #7
 8003f30:	4903      	ldr	r1, [pc, #12]	; (8003f40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f32:	5ccb      	ldrb	r3, [r1, r3]
 8003f34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	40023800 	.word	0x40023800
 8003f40:	080069ac 	.word	0x080069ac

08003f44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f48:	f7ff ffdc 	bl	8003f04 <HAL_RCC_GetHCLKFreq>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	4b05      	ldr	r3, [pc, #20]	; (8003f64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	0b5b      	lsrs	r3, r3, #13
 8003f54:	f003 0307 	and.w	r3, r3, #7
 8003f58:	4903      	ldr	r1, [pc, #12]	; (8003f68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f5a:	5ccb      	ldrb	r3, [r1, r3]
 8003f5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	40023800 	.word	0x40023800
 8003f68:	080069ac 	.word	0x080069ac

08003f6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e041      	b.n	8004002 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d106      	bne.n	8003f98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7fe f8ca 	bl	800212c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	3304      	adds	r3, #4
 8003fa8:	4619      	mov	r1, r3
 8003faa:	4610      	mov	r0, r2
 8003fac:	f000 fdda 	bl	8004b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
	...

0800400c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800400c:	b480      	push	{r7}
 800400e:	b085      	sub	sp, #20
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800401a:	b2db      	uxtb	r3, r3
 800401c:	2b01      	cmp	r3, #1
 800401e:	d001      	beq.n	8004024 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e03c      	b.n	800409e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2202      	movs	r2, #2
 8004028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a1e      	ldr	r2, [pc, #120]	; (80040ac <HAL_TIM_Base_Start+0xa0>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d018      	beq.n	8004068 <HAL_TIM_Base_Start+0x5c>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800403e:	d013      	beq.n	8004068 <HAL_TIM_Base_Start+0x5c>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a1a      	ldr	r2, [pc, #104]	; (80040b0 <HAL_TIM_Base_Start+0xa4>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d00e      	beq.n	8004068 <HAL_TIM_Base_Start+0x5c>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a19      	ldr	r2, [pc, #100]	; (80040b4 <HAL_TIM_Base_Start+0xa8>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d009      	beq.n	8004068 <HAL_TIM_Base_Start+0x5c>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a17      	ldr	r2, [pc, #92]	; (80040b8 <HAL_TIM_Base_Start+0xac>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d004      	beq.n	8004068 <HAL_TIM_Base_Start+0x5c>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a16      	ldr	r2, [pc, #88]	; (80040bc <HAL_TIM_Base_Start+0xb0>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d111      	bne.n	800408c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2b06      	cmp	r3, #6
 8004078:	d010      	beq.n	800409c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f042 0201 	orr.w	r2, r2, #1
 8004088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800408a:	e007      	b.n	800409c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f042 0201 	orr.w	r2, r2, #1
 800409a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3714      	adds	r7, #20
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr
 80040aa:	bf00      	nop
 80040ac:	40010000 	.word	0x40010000
 80040b0:	40000400 	.word	0x40000400
 80040b4:	40000800 	.word	0x40000800
 80040b8:	40000c00 	.word	0x40000c00
 80040bc:	40014000 	.word	0x40014000

080040c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d001      	beq.n	80040d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e044      	b.n	8004162 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2202      	movs	r2, #2
 80040dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68da      	ldr	r2, [r3, #12]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 0201 	orr.w	r2, r2, #1
 80040ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a1e      	ldr	r2, [pc, #120]	; (8004170 <HAL_TIM_Base_Start_IT+0xb0>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d018      	beq.n	800412c <HAL_TIM_Base_Start_IT+0x6c>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004102:	d013      	beq.n	800412c <HAL_TIM_Base_Start_IT+0x6c>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a1a      	ldr	r2, [pc, #104]	; (8004174 <HAL_TIM_Base_Start_IT+0xb4>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d00e      	beq.n	800412c <HAL_TIM_Base_Start_IT+0x6c>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a19      	ldr	r2, [pc, #100]	; (8004178 <HAL_TIM_Base_Start_IT+0xb8>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d009      	beq.n	800412c <HAL_TIM_Base_Start_IT+0x6c>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a17      	ldr	r2, [pc, #92]	; (800417c <HAL_TIM_Base_Start_IT+0xbc>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d004      	beq.n	800412c <HAL_TIM_Base_Start_IT+0x6c>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a16      	ldr	r2, [pc, #88]	; (8004180 <HAL_TIM_Base_Start_IT+0xc0>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d111      	bne.n	8004150 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 0307 	and.w	r3, r3, #7
 8004136:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2b06      	cmp	r3, #6
 800413c:	d010      	beq.n	8004160 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f042 0201 	orr.w	r2, r2, #1
 800414c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800414e:	e007      	b.n	8004160 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 0201 	orr.w	r2, r2, #1
 800415e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3714      	adds	r7, #20
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	40010000 	.word	0x40010000
 8004174:	40000400 	.word	0x40000400
 8004178:	40000800 	.word	0x40000800
 800417c:	40000c00 	.word	0x40000c00
 8004180:	40014000 	.word	0x40014000

08004184 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d101      	bne.n	8004196 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e041      	b.n	800421a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800419c:	b2db      	uxtb	r3, r3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d106      	bne.n	80041b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f839 	bl	8004222 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2202      	movs	r2, #2
 80041b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	3304      	adds	r3, #4
 80041c0:	4619      	mov	r1, r3
 80041c2:	4610      	mov	r0, r2
 80041c4:	f000 fcce 	bl	8004b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3708      	adds	r7, #8
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004222:	b480      	push	{r7}
 8004224:	b083      	sub	sp, #12
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
	...

08004238 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d109      	bne.n	800425c <HAL_TIM_PWM_Start+0x24>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800424e:	b2db      	uxtb	r3, r3
 8004250:	2b01      	cmp	r3, #1
 8004252:	bf14      	ite	ne
 8004254:	2301      	movne	r3, #1
 8004256:	2300      	moveq	r3, #0
 8004258:	b2db      	uxtb	r3, r3
 800425a:	e022      	b.n	80042a2 <HAL_TIM_PWM_Start+0x6a>
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	2b04      	cmp	r3, #4
 8004260:	d109      	bne.n	8004276 <HAL_TIM_PWM_Start+0x3e>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b01      	cmp	r3, #1
 800426c:	bf14      	ite	ne
 800426e:	2301      	movne	r3, #1
 8004270:	2300      	moveq	r3, #0
 8004272:	b2db      	uxtb	r3, r3
 8004274:	e015      	b.n	80042a2 <HAL_TIM_PWM_Start+0x6a>
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b08      	cmp	r3, #8
 800427a:	d109      	bne.n	8004290 <HAL_TIM_PWM_Start+0x58>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004282:	b2db      	uxtb	r3, r3
 8004284:	2b01      	cmp	r3, #1
 8004286:	bf14      	ite	ne
 8004288:	2301      	movne	r3, #1
 800428a:	2300      	moveq	r3, #0
 800428c:	b2db      	uxtb	r3, r3
 800428e:	e008      	b.n	80042a2 <HAL_TIM_PWM_Start+0x6a>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b01      	cmp	r3, #1
 800429a:	bf14      	ite	ne
 800429c:	2301      	movne	r3, #1
 800429e:	2300      	moveq	r3, #0
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d001      	beq.n	80042aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e068      	b.n	800437c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d104      	bne.n	80042ba <HAL_TIM_PWM_Start+0x82>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2202      	movs	r2, #2
 80042b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042b8:	e013      	b.n	80042e2 <HAL_TIM_PWM_Start+0xaa>
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	2b04      	cmp	r3, #4
 80042be:	d104      	bne.n	80042ca <HAL_TIM_PWM_Start+0x92>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2202      	movs	r2, #2
 80042c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042c8:	e00b      	b.n	80042e2 <HAL_TIM_PWM_Start+0xaa>
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2b08      	cmp	r3, #8
 80042ce:	d104      	bne.n	80042da <HAL_TIM_PWM_Start+0xa2>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2202      	movs	r2, #2
 80042d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042d8:	e003      	b.n	80042e2 <HAL_TIM_PWM_Start+0xaa>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2202      	movs	r2, #2
 80042de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2201      	movs	r2, #1
 80042e8:	6839      	ldr	r1, [r7, #0]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f000 fee0 	bl	80050b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a23      	ldr	r2, [pc, #140]	; (8004384 <HAL_TIM_PWM_Start+0x14c>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d107      	bne.n	800430a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004308:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a1d      	ldr	r2, [pc, #116]	; (8004384 <HAL_TIM_PWM_Start+0x14c>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d018      	beq.n	8004346 <HAL_TIM_PWM_Start+0x10e>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800431c:	d013      	beq.n	8004346 <HAL_TIM_PWM_Start+0x10e>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a19      	ldr	r2, [pc, #100]	; (8004388 <HAL_TIM_PWM_Start+0x150>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d00e      	beq.n	8004346 <HAL_TIM_PWM_Start+0x10e>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a17      	ldr	r2, [pc, #92]	; (800438c <HAL_TIM_PWM_Start+0x154>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d009      	beq.n	8004346 <HAL_TIM_PWM_Start+0x10e>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a16      	ldr	r2, [pc, #88]	; (8004390 <HAL_TIM_PWM_Start+0x158>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d004      	beq.n	8004346 <HAL_TIM_PWM_Start+0x10e>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a14      	ldr	r2, [pc, #80]	; (8004394 <HAL_TIM_PWM_Start+0x15c>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d111      	bne.n	800436a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f003 0307 	and.w	r3, r3, #7
 8004350:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2b06      	cmp	r3, #6
 8004356:	d010      	beq.n	800437a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f042 0201 	orr.w	r2, r2, #1
 8004366:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004368:	e007      	b.n	800437a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f042 0201 	orr.w	r2, r2, #1
 8004378:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800437a:	2300      	movs	r3, #0
}
 800437c:	4618      	mov	r0, r3
 800437e:	3710      	adds	r7, #16
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}
 8004384:	40010000 	.word	0x40010000
 8004388:	40000400 	.word	0x40000400
 800438c:	40000800 	.word	0x40000800
 8004390:	40000c00 	.word	0x40000c00
 8004394:	40014000 	.word	0x40014000

08004398 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d101      	bne.n	80043ac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e097      	b.n	80044dc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d106      	bne.n	80043c6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f7fd fe6b 	bl	800209c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2202      	movs	r2, #2
 80043ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6812      	ldr	r2, [r2, #0]
 80043d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043dc:	f023 0307 	bic.w	r3, r3, #7
 80043e0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	3304      	adds	r3, #4
 80043ea:	4619      	mov	r1, r3
 80043ec:	4610      	mov	r0, r2
 80043ee:	f000 fbb9 	bl	8004b64 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	6a1b      	ldr	r3, [r3, #32]
 8004408:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	697a      	ldr	r2, [r7, #20]
 8004410:	4313      	orrs	r3, r2
 8004412:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800441a:	f023 0303 	bic.w	r3, r3, #3
 800441e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	021b      	lsls	r3, r3, #8
 800442a:	4313      	orrs	r3, r2
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	4313      	orrs	r3, r2
 8004430:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004438:	f023 030c 	bic.w	r3, r3, #12
 800443c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004444:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004448:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	68da      	ldr	r2, [r3, #12]
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	021b      	lsls	r3, r3, #8
 8004454:	4313      	orrs	r3, r2
 8004456:	693a      	ldr	r2, [r7, #16]
 8004458:	4313      	orrs	r3, r2
 800445a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	691b      	ldr	r3, [r3, #16]
 8004460:	011a      	lsls	r2, r3, #4
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	031b      	lsls	r3, r3, #12
 8004468:	4313      	orrs	r3, r2
 800446a:	693a      	ldr	r2, [r7, #16]
 800446c:	4313      	orrs	r3, r2
 800446e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004476:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800447e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685a      	ldr	r2, [r3, #4]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	695b      	ldr	r3, [r3, #20]
 8004488:	011b      	lsls	r3, r3, #4
 800448a:	4313      	orrs	r3, r2
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	4313      	orrs	r3, r2
 8004490:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2201      	movs	r2, #1
 80044ae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2201      	movs	r2, #1
 80044ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3718      	adds	r7, #24
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044f4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80044fc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004504:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800450c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d110      	bne.n	8004536 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004514:	7bfb      	ldrb	r3, [r7, #15]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d102      	bne.n	8004520 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800451a:	7b7b      	ldrb	r3, [r7, #13]
 800451c:	2b01      	cmp	r3, #1
 800451e:	d001      	beq.n	8004524 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e069      	b.n	80045f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2202      	movs	r2, #2
 8004528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004534:	e031      	b.n	800459a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b04      	cmp	r3, #4
 800453a:	d110      	bne.n	800455e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800453c:	7bbb      	ldrb	r3, [r7, #14]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d102      	bne.n	8004548 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004542:	7b3b      	ldrb	r3, [r7, #12]
 8004544:	2b01      	cmp	r3, #1
 8004546:	d001      	beq.n	800454c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e055      	b.n	80045f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2202      	movs	r2, #2
 8004550:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2202      	movs	r2, #2
 8004558:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800455c:	e01d      	b.n	800459a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800455e:	7bfb      	ldrb	r3, [r7, #15]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d108      	bne.n	8004576 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004564:	7bbb      	ldrb	r3, [r7, #14]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d105      	bne.n	8004576 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800456a:	7b7b      	ldrb	r3, [r7, #13]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d102      	bne.n	8004576 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004570:	7b3b      	ldrb	r3, [r7, #12]
 8004572:	2b01      	cmp	r3, #1
 8004574:	d001      	beq.n	800457a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e03e      	b.n	80045f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2202      	movs	r2, #2
 800457e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2202      	movs	r2, #2
 8004586:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2202      	movs	r2, #2
 800458e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2202      	movs	r2, #2
 8004596:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d003      	beq.n	80045a8 <HAL_TIM_Encoder_Start+0xc4>
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	2b04      	cmp	r3, #4
 80045a4:	d008      	beq.n	80045b8 <HAL_TIM_Encoder_Start+0xd4>
 80045a6:	e00f      	b.n	80045c8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2201      	movs	r2, #1
 80045ae:	2100      	movs	r1, #0
 80045b0:	4618      	mov	r0, r3
 80045b2:	f000 fd7d 	bl	80050b0 <TIM_CCxChannelCmd>
      break;
 80045b6:	e016      	b.n	80045e6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2201      	movs	r2, #1
 80045be:	2104      	movs	r1, #4
 80045c0:	4618      	mov	r0, r3
 80045c2:	f000 fd75 	bl	80050b0 <TIM_CCxChannelCmd>
      break;
 80045c6:	e00e      	b.n	80045e6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2201      	movs	r2, #1
 80045ce:	2100      	movs	r1, #0
 80045d0:	4618      	mov	r0, r3
 80045d2:	f000 fd6d 	bl	80050b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2201      	movs	r2, #1
 80045dc:	2104      	movs	r1, #4
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 fd66 	bl	80050b0 <TIM_CCxChannelCmd>
      break;
 80045e4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f042 0201 	orr.w	r2, r2, #1
 80045f4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b02      	cmp	r3, #2
 8004614:	d122      	bne.n	800465c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b02      	cmp	r3, #2
 8004622:	d11b      	bne.n	800465c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f06f 0202 	mvn.w	r2, #2
 800462c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2201      	movs	r2, #1
 8004632:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	f003 0303 	and.w	r3, r3, #3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 fa70 	bl	8004b28 <HAL_TIM_IC_CaptureCallback>
 8004648:	e005      	b.n	8004656 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 fa62 	bl	8004b14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f000 fa73 	bl	8004b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	f003 0304 	and.w	r3, r3, #4
 8004666:	2b04      	cmp	r3, #4
 8004668:	d122      	bne.n	80046b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f003 0304 	and.w	r3, r3, #4
 8004674:	2b04      	cmp	r3, #4
 8004676:	d11b      	bne.n	80046b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f06f 0204 	mvn.w	r2, #4
 8004680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2202      	movs	r2, #2
 8004686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004692:	2b00      	cmp	r3, #0
 8004694:	d003      	beq.n	800469e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fa46 	bl	8004b28 <HAL_TIM_IC_CaptureCallback>
 800469c:	e005      	b.n	80046aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 fa38 	bl	8004b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 fa49 	bl	8004b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	f003 0308 	and.w	r3, r3, #8
 80046ba:	2b08      	cmp	r3, #8
 80046bc:	d122      	bne.n	8004704 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	f003 0308 	and.w	r3, r3, #8
 80046c8:	2b08      	cmp	r3, #8
 80046ca:	d11b      	bne.n	8004704 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f06f 0208 	mvn.w	r2, #8
 80046d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2204      	movs	r2, #4
 80046da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	f003 0303 	and.w	r3, r3, #3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d003      	beq.n	80046f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 fa1c 	bl	8004b28 <HAL_TIM_IC_CaptureCallback>
 80046f0:	e005      	b.n	80046fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 fa0e 	bl	8004b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f000 fa1f 	bl	8004b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	f003 0310 	and.w	r3, r3, #16
 800470e:	2b10      	cmp	r3, #16
 8004710:	d122      	bne.n	8004758 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	f003 0310 	and.w	r3, r3, #16
 800471c:	2b10      	cmp	r3, #16
 800471e:	d11b      	bne.n	8004758 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f06f 0210 	mvn.w	r2, #16
 8004728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2208      	movs	r2, #8
 800472e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	69db      	ldr	r3, [r3, #28]
 8004736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800473a:	2b00      	cmp	r3, #0
 800473c:	d003      	beq.n	8004746 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 f9f2 	bl	8004b28 <HAL_TIM_IC_CaptureCallback>
 8004744:	e005      	b.n	8004752 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f000 f9e4 	bl	8004b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 f9f5 	bl	8004b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	2b01      	cmp	r3, #1
 8004764:	d10e      	bne.n	8004784 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	f003 0301 	and.w	r3, r3, #1
 8004770:	2b01      	cmp	r3, #1
 8004772:	d107      	bne.n	8004784 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f06f 0201 	mvn.w	r2, #1
 800477c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f7fd f988 	bl	8001a94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800478e:	2b80      	cmp	r3, #128	; 0x80
 8004790:	d10e      	bne.n	80047b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800479c:	2b80      	cmp	r3, #128	; 0x80
 800479e:	d107      	bne.n	80047b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80047a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 fd1e 	bl	80051ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ba:	2b40      	cmp	r3, #64	; 0x40
 80047bc:	d10e      	bne.n	80047dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047c8:	2b40      	cmp	r3, #64	; 0x40
 80047ca:	d107      	bne.n	80047dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80047d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 f9ba 	bl	8004b50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	f003 0320 	and.w	r3, r3, #32
 80047e6:	2b20      	cmp	r3, #32
 80047e8:	d10e      	bne.n	8004808 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	f003 0320 	and.w	r3, r3, #32
 80047f4:	2b20      	cmp	r3, #32
 80047f6:	d107      	bne.n	8004808 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f06f 0220 	mvn.w	r2, #32
 8004800:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f000 fce8 	bl	80051d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004808:	bf00      	nop
 800480a:	3708      	adds	r7, #8
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004822:	2b01      	cmp	r3, #1
 8004824:	d101      	bne.n	800482a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004826:	2302      	movs	r3, #2
 8004828:	e0ac      	b.n	8004984 <HAL_TIM_PWM_ConfigChannel+0x174>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2b0c      	cmp	r3, #12
 8004836:	f200 809f 	bhi.w	8004978 <HAL_TIM_PWM_ConfigChannel+0x168>
 800483a:	a201      	add	r2, pc, #4	; (adr r2, 8004840 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800483c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004840:	08004875 	.word	0x08004875
 8004844:	08004979 	.word	0x08004979
 8004848:	08004979 	.word	0x08004979
 800484c:	08004979 	.word	0x08004979
 8004850:	080048b5 	.word	0x080048b5
 8004854:	08004979 	.word	0x08004979
 8004858:	08004979 	.word	0x08004979
 800485c:	08004979 	.word	0x08004979
 8004860:	080048f7 	.word	0x080048f7
 8004864:	08004979 	.word	0x08004979
 8004868:	08004979 	.word	0x08004979
 800486c:	08004979 	.word	0x08004979
 8004870:	08004937 	.word	0x08004937
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68b9      	ldr	r1, [r7, #8]
 800487a:	4618      	mov	r0, r3
 800487c:	f000 f9f2 	bl	8004c64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	699a      	ldr	r2, [r3, #24]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f042 0208 	orr.w	r2, r2, #8
 800488e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	699a      	ldr	r2, [r3, #24]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f022 0204 	bic.w	r2, r2, #4
 800489e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6999      	ldr	r1, [r3, #24]
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	691a      	ldr	r2, [r3, #16]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	430a      	orrs	r2, r1
 80048b0:	619a      	str	r2, [r3, #24]
      break;
 80048b2:	e062      	b.n	800497a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68b9      	ldr	r1, [r7, #8]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 fa38 	bl	8004d30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	699a      	ldr	r2, [r3, #24]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	699a      	ldr	r2, [r3, #24]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	6999      	ldr	r1, [r3, #24]
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	021a      	lsls	r2, r3, #8
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	430a      	orrs	r2, r1
 80048f2:	619a      	str	r2, [r3, #24]
      break;
 80048f4:	e041      	b.n	800497a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68b9      	ldr	r1, [r7, #8]
 80048fc:	4618      	mov	r0, r3
 80048fe:	f000 fa83 	bl	8004e08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	69da      	ldr	r2, [r3, #28]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f042 0208 	orr.w	r2, r2, #8
 8004910:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	69da      	ldr	r2, [r3, #28]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f022 0204 	bic.w	r2, r2, #4
 8004920:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	69d9      	ldr	r1, [r3, #28]
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	691a      	ldr	r2, [r3, #16]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	430a      	orrs	r2, r1
 8004932:	61da      	str	r2, [r3, #28]
      break;
 8004934:	e021      	b.n	800497a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68b9      	ldr	r1, [r7, #8]
 800493c:	4618      	mov	r0, r3
 800493e:	f000 facd 	bl	8004edc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	69da      	ldr	r2, [r3, #28]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004950:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	69da      	ldr	r2, [r3, #28]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004960:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	69d9      	ldr	r1, [r3, #28]
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	691b      	ldr	r3, [r3, #16]
 800496c:	021a      	lsls	r2, r3, #8
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	430a      	orrs	r2, r1
 8004974:	61da      	str	r2, [r3, #28]
      break;
 8004976:	e000      	b.n	800497a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004978:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004982:	2300      	movs	r3, #0
}
 8004984:	4618      	mov	r0, r3
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800499c:	2b01      	cmp	r3, #1
 800499e:	d101      	bne.n	80049a4 <HAL_TIM_ConfigClockSource+0x18>
 80049a0:	2302      	movs	r3, #2
 80049a2:	e0b3      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x180>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80049c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049ca:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049dc:	d03e      	beq.n	8004a5c <HAL_TIM_ConfigClockSource+0xd0>
 80049de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049e2:	f200 8087 	bhi.w	8004af4 <HAL_TIM_ConfigClockSource+0x168>
 80049e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049ea:	f000 8085 	beq.w	8004af8 <HAL_TIM_ConfigClockSource+0x16c>
 80049ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049f2:	d87f      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x168>
 80049f4:	2b70      	cmp	r3, #112	; 0x70
 80049f6:	d01a      	beq.n	8004a2e <HAL_TIM_ConfigClockSource+0xa2>
 80049f8:	2b70      	cmp	r3, #112	; 0x70
 80049fa:	d87b      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x168>
 80049fc:	2b60      	cmp	r3, #96	; 0x60
 80049fe:	d050      	beq.n	8004aa2 <HAL_TIM_ConfigClockSource+0x116>
 8004a00:	2b60      	cmp	r3, #96	; 0x60
 8004a02:	d877      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x168>
 8004a04:	2b50      	cmp	r3, #80	; 0x50
 8004a06:	d03c      	beq.n	8004a82 <HAL_TIM_ConfigClockSource+0xf6>
 8004a08:	2b50      	cmp	r3, #80	; 0x50
 8004a0a:	d873      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x168>
 8004a0c:	2b40      	cmp	r3, #64	; 0x40
 8004a0e:	d058      	beq.n	8004ac2 <HAL_TIM_ConfigClockSource+0x136>
 8004a10:	2b40      	cmp	r3, #64	; 0x40
 8004a12:	d86f      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x168>
 8004a14:	2b30      	cmp	r3, #48	; 0x30
 8004a16:	d064      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x156>
 8004a18:	2b30      	cmp	r3, #48	; 0x30
 8004a1a:	d86b      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x168>
 8004a1c:	2b20      	cmp	r3, #32
 8004a1e:	d060      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x156>
 8004a20:	2b20      	cmp	r3, #32
 8004a22:	d867      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x168>
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d05c      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x156>
 8004a28:	2b10      	cmp	r3, #16
 8004a2a:	d05a      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004a2c:	e062      	b.n	8004af4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6818      	ldr	r0, [r3, #0]
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	6899      	ldr	r1, [r3, #8]
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	685a      	ldr	r2, [r3, #4]
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	f000 fb17 	bl	8005070 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a50:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	609a      	str	r2, [r3, #8]
      break;
 8004a5a:	e04e      	b.n	8004afa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6818      	ldr	r0, [r3, #0]
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	6899      	ldr	r1, [r3, #8]
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	f000 fb00 	bl	8005070 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689a      	ldr	r2, [r3, #8]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a7e:	609a      	str	r2, [r3, #8]
      break;
 8004a80:	e03b      	b.n	8004afa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6818      	ldr	r0, [r3, #0]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	6859      	ldr	r1, [r3, #4]
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	461a      	mov	r2, r3
 8004a90:	f000 fa74 	bl	8004f7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2150      	movs	r1, #80	; 0x50
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f000 facd 	bl	800503a <TIM_ITRx_SetConfig>
      break;
 8004aa0:	e02b      	b.n	8004afa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6818      	ldr	r0, [r3, #0]
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	6859      	ldr	r1, [r3, #4]
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	f000 fa93 	bl	8004fda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2160      	movs	r1, #96	; 0x60
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 fabd 	bl	800503a <TIM_ITRx_SetConfig>
      break;
 8004ac0:	e01b      	b.n	8004afa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6818      	ldr	r0, [r3, #0]
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	6859      	ldr	r1, [r3, #4]
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f000 fa54 	bl	8004f7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2140      	movs	r1, #64	; 0x40
 8004ada:	4618      	mov	r0, r3
 8004adc:	f000 faad 	bl	800503a <TIM_ITRx_SetConfig>
      break;
 8004ae0:	e00b      	b.n	8004afa <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4619      	mov	r1, r3
 8004aec:	4610      	mov	r0, r2
 8004aee:	f000 faa4 	bl	800503a <TIM_ITRx_SetConfig>
        break;
 8004af2:	e002      	b.n	8004afa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004af4:	bf00      	nop
 8004af6:	e000      	b.n	8004afa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004af8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b1c:	bf00      	nop
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a34      	ldr	r2, [pc, #208]	; (8004c48 <TIM_Base_SetConfig+0xe4>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d00f      	beq.n	8004b9c <TIM_Base_SetConfig+0x38>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b82:	d00b      	beq.n	8004b9c <TIM_Base_SetConfig+0x38>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a31      	ldr	r2, [pc, #196]	; (8004c4c <TIM_Base_SetConfig+0xe8>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d007      	beq.n	8004b9c <TIM_Base_SetConfig+0x38>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a30      	ldr	r2, [pc, #192]	; (8004c50 <TIM_Base_SetConfig+0xec>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d003      	beq.n	8004b9c <TIM_Base_SetConfig+0x38>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a2f      	ldr	r2, [pc, #188]	; (8004c54 <TIM_Base_SetConfig+0xf0>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d108      	bne.n	8004bae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ba2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a25      	ldr	r2, [pc, #148]	; (8004c48 <TIM_Base_SetConfig+0xe4>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d01b      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bbc:	d017      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a22      	ldr	r2, [pc, #136]	; (8004c4c <TIM_Base_SetConfig+0xe8>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d013      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a21      	ldr	r2, [pc, #132]	; (8004c50 <TIM_Base_SetConfig+0xec>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d00f      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a20      	ldr	r2, [pc, #128]	; (8004c54 <TIM_Base_SetConfig+0xf0>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d00b      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a1f      	ldr	r2, [pc, #124]	; (8004c58 <TIM_Base_SetConfig+0xf4>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d007      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a1e      	ldr	r2, [pc, #120]	; (8004c5c <TIM_Base_SetConfig+0xf8>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d003      	beq.n	8004bee <TIM_Base_SetConfig+0x8a>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a1d      	ldr	r2, [pc, #116]	; (8004c60 <TIM_Base_SetConfig+0xfc>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d108      	bne.n	8004c00 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	689a      	ldr	r2, [r3, #8]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a08      	ldr	r2, [pc, #32]	; (8004c48 <TIM_Base_SetConfig+0xe4>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d103      	bne.n	8004c34 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	691a      	ldr	r2, [r3, #16]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	615a      	str	r2, [r3, #20]
}
 8004c3a:	bf00      	nop
 8004c3c:	3714      	adds	r7, #20
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	40010000 	.word	0x40010000
 8004c4c:	40000400 	.word	0x40000400
 8004c50:	40000800 	.word	0x40000800
 8004c54:	40000c00 	.word	0x40000c00
 8004c58:	40014000 	.word	0x40014000
 8004c5c:	40014400 	.word	0x40014400
 8004c60:	40014800 	.word	0x40014800

08004c64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b087      	sub	sp, #28
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a1b      	ldr	r3, [r3, #32]
 8004c72:	f023 0201 	bic.w	r2, r3, #1
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a1b      	ldr	r3, [r3, #32]
 8004c7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f023 0303 	bic.w	r3, r3, #3
 8004c9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f023 0302 	bic.w	r3, r3, #2
 8004cac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a1c      	ldr	r2, [pc, #112]	; (8004d2c <TIM_OC1_SetConfig+0xc8>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d10c      	bne.n	8004cda <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	f023 0308 	bic.w	r3, r3, #8
 8004cc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f023 0304 	bic.w	r3, r3, #4
 8004cd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a13      	ldr	r2, [pc, #76]	; (8004d2c <TIM_OC1_SetConfig+0xc8>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d111      	bne.n	8004d06 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	699b      	ldr	r3, [r3, #24]
 8004d00:	693a      	ldr	r2, [r7, #16]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	685a      	ldr	r2, [r3, #4]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	621a      	str	r2, [r3, #32]
}
 8004d20:	bf00      	nop
 8004d22:	371c      	adds	r7, #28
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr
 8004d2c:	40010000 	.word	0x40010000

08004d30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b087      	sub	sp, #28
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	f023 0210 	bic.w	r2, r3, #16
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a1b      	ldr	r3, [r3, #32]
 8004d4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	699b      	ldr	r3, [r3, #24]
 8004d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	021b      	lsls	r3, r3, #8
 8004d6e:	68fa      	ldr	r2, [r7, #12]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	f023 0320 	bic.w	r3, r3, #32
 8004d7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	011b      	lsls	r3, r3, #4
 8004d82:	697a      	ldr	r2, [r7, #20]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a1e      	ldr	r2, [pc, #120]	; (8004e04 <TIM_OC2_SetConfig+0xd4>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d10d      	bne.n	8004dac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	011b      	lsls	r3, r3, #4
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004daa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a15      	ldr	r2, [pc, #84]	; (8004e04 <TIM_OC2_SetConfig+0xd4>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d113      	bne.n	8004ddc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	693a      	ldr	r2, [r7, #16]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	685a      	ldr	r2, [r3, #4]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	621a      	str	r2, [r3, #32]
}
 8004df6:	bf00      	nop
 8004df8:	371c      	adds	r7, #28
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	40010000 	.word	0x40010000

08004e08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	69db      	ldr	r3, [r3, #28]
 8004e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 0303 	bic.w	r3, r3, #3
 8004e3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	68fa      	ldr	r2, [r7, #12]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	021b      	lsls	r3, r3, #8
 8004e58:	697a      	ldr	r2, [r7, #20]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a1d      	ldr	r2, [pc, #116]	; (8004ed8 <TIM_OC3_SetConfig+0xd0>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d10d      	bne.n	8004e82 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	021b      	lsls	r3, r3, #8
 8004e74:	697a      	ldr	r2, [r7, #20]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a14      	ldr	r2, [pc, #80]	; (8004ed8 <TIM_OC3_SetConfig+0xd0>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d113      	bne.n	8004eb2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	011b      	lsls	r3, r3, #4
 8004ea0:	693a      	ldr	r2, [r7, #16]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	011b      	lsls	r3, r3, #4
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	693a      	ldr	r2, [r7, #16]
 8004eb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	621a      	str	r2, [r3, #32]
}
 8004ecc:	bf00      	nop
 8004ece:	371c      	adds	r7, #28
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr
 8004ed8:	40010000 	.word	0x40010000

08004edc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b087      	sub	sp, #28
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a1b      	ldr	r3, [r3, #32]
 8004eea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6a1b      	ldr	r3, [r3, #32]
 8004ef6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	69db      	ldr	r3, [r3, #28]
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	021b      	lsls	r3, r3, #8
 8004f1a:	68fa      	ldr	r2, [r7, #12]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	031b      	lsls	r3, r3, #12
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a10      	ldr	r2, [pc, #64]	; (8004f78 <TIM_OC4_SetConfig+0x9c>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d109      	bne.n	8004f50 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	019b      	lsls	r3, r3, #6
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685a      	ldr	r2, [r3, #4]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	621a      	str	r2, [r3, #32]
}
 8004f6a:	bf00      	nop
 8004f6c:	371c      	adds	r7, #28
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	40010000 	.word	0x40010000

08004f7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b087      	sub	sp, #28
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	f023 0201 	bic.w	r2, r3, #1
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	699b      	ldr	r3, [r3, #24]
 8004f9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	011b      	lsls	r3, r3, #4
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f023 030a 	bic.w	r3, r3, #10
 8004fb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	693a      	ldr	r2, [r7, #16]
 8004fc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	621a      	str	r2, [r3, #32]
}
 8004fce:	bf00      	nop
 8004fd0:	371c      	adds	r7, #28
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr

08004fda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fda:	b480      	push	{r7}
 8004fdc:	b087      	sub	sp, #28
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	60f8      	str	r0, [r7, #12]
 8004fe2:	60b9      	str	r1, [r7, #8]
 8004fe4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	f023 0210 	bic.w	r2, r3, #16
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6a1b      	ldr	r3, [r3, #32]
 8004ffc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005004:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	031b      	lsls	r3, r3, #12
 800500a:	697a      	ldr	r2, [r7, #20]
 800500c:	4313      	orrs	r3, r2
 800500e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005016:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	011b      	lsls	r3, r3, #4
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	4313      	orrs	r3, r2
 8005020:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	693a      	ldr	r2, [r7, #16]
 800502c:	621a      	str	r2, [r3, #32]
}
 800502e:	bf00      	nop
 8005030:	371c      	adds	r7, #28
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr

0800503a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800503a:	b480      	push	{r7}
 800503c:	b085      	sub	sp, #20
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
 8005042:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005050:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005052:	683a      	ldr	r2, [r7, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4313      	orrs	r3, r2
 8005058:	f043 0307 	orr.w	r3, r3, #7
 800505c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	609a      	str	r2, [r3, #8]
}
 8005064:	bf00      	nop
 8005066:	3714      	adds	r7, #20
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005070:	b480      	push	{r7}
 8005072:	b087      	sub	sp, #28
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	607a      	str	r2, [r7, #4]
 800507c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800508a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	021a      	lsls	r2, r3, #8
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	431a      	orrs	r2, r3
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	4313      	orrs	r3, r2
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	4313      	orrs	r3, r2
 800509c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	697a      	ldr	r2, [r7, #20]
 80050a2:	609a      	str	r2, [r3, #8]
}
 80050a4:	bf00      	nop
 80050a6:	371c      	adds	r7, #28
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b087      	sub	sp, #28
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f003 031f 	and.w	r3, r3, #31
 80050c2:	2201      	movs	r2, #1
 80050c4:	fa02 f303 	lsl.w	r3, r2, r3
 80050c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	6a1a      	ldr	r2, [r3, #32]
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	43db      	mvns	r3, r3
 80050d2:	401a      	ands	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6a1a      	ldr	r2, [r3, #32]
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f003 031f 	and.w	r3, r3, #31
 80050e2:	6879      	ldr	r1, [r7, #4]
 80050e4:	fa01 f303 	lsl.w	r3, r1, r3
 80050e8:	431a      	orrs	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	621a      	str	r2, [r3, #32]
}
 80050ee:	bf00      	nop
 80050f0:	371c      	adds	r7, #28
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
	...

080050fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800510c:	2b01      	cmp	r3, #1
 800510e:	d101      	bne.n	8005114 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005110:	2302      	movs	r3, #2
 8005112:	e050      	b.n	80051b6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2202      	movs	r2, #2
 8005120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800513a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a1c      	ldr	r2, [pc, #112]	; (80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d018      	beq.n	800518a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005160:	d013      	beq.n	800518a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a18      	ldr	r2, [pc, #96]	; (80051c8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d00e      	beq.n	800518a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a16      	ldr	r2, [pc, #88]	; (80051cc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d009      	beq.n	800518a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a15      	ldr	r2, [pc, #84]	; (80051d0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d004      	beq.n	800518a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a13      	ldr	r2, [pc, #76]	; (80051d4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d10c      	bne.n	80051a4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005190:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	68ba      	ldr	r2, [r7, #8]
 8005198:	4313      	orrs	r3, r2
 800519a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68ba      	ldr	r2, [r7, #8]
 80051a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3714      	adds	r7, #20
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	40010000 	.word	0x40010000
 80051c8:	40000400 	.word	0x40000400
 80051cc:	40000800 	.word	0x40000800
 80051d0:	40000c00 	.word	0x40000c00
 80051d4:	40014000 	.word	0x40014000

080051d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051e0:	bf00      	nop
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051f4:	bf00      	nop
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d101      	bne.n	8005212 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e03f      	b.n	8005292 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b00      	cmp	r3, #0
 800521c:	d106      	bne.n	800522c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f7fd f814 	bl	8002254 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2224      	movs	r2, #36	; 0x24
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68da      	ldr	r2, [r3, #12]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005242:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 fca3 	bl	8005b90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	691a      	ldr	r2, [r3, #16]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005258:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	695a      	ldr	r2, [r3, #20]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005268:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68da      	ldr	r2, [r3, #12]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005278:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2220      	movs	r2, #32
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2220      	movs	r2, #32
 800528c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	4618      	mov	r0, r3
 8005294:	3708      	adds	r7, #8
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}

0800529a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b084      	sub	sp, #16
 800529e:	af00      	add	r7, sp, #0
 80052a0:	60f8      	str	r0, [r7, #12]
 80052a2:	60b9      	str	r1, [r7, #8]
 80052a4:	4613      	mov	r3, r2
 80052a6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	2b20      	cmp	r3, #32
 80052b2:	d11d      	bne.n	80052f0 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d002      	beq.n	80052c0 <HAL_UART_Receive_DMA+0x26>
 80052ba:	88fb      	ldrh	r3, [r7, #6]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d101      	bne.n	80052c4 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e016      	b.n	80052f2 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d101      	bne.n	80052d2 <HAL_UART_Receive_DMA+0x38>
 80052ce:	2302      	movs	r3, #2
 80052d0:	e00f      	b.n	80052f2 <HAL_UART_Receive_DMA+0x58>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80052e0:	88fb      	ldrh	r3, [r7, #6]
 80052e2:	461a      	mov	r2, r3
 80052e4:	68b9      	ldr	r1, [r7, #8]
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f000 fa98 	bl	800581c <UART_Start_Receive_DMA>
 80052ec:	4603      	mov	r3, r0
 80052ee:	e000      	b.n	80052f2 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80052f0:	2302      	movs	r3, #2
  }
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3710      	adds	r7, #16
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
	...

080052fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b08a      	sub	sp, #40	; 0x28
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800531c:	2300      	movs	r3, #0
 800531e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005320:	2300      	movs	r3, #0
 8005322:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005326:	f003 030f 	and.w	r3, r3, #15
 800532a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800532c:	69bb      	ldr	r3, [r7, #24]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d10d      	bne.n	800534e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005334:	f003 0320 	and.w	r3, r3, #32
 8005338:	2b00      	cmp	r3, #0
 800533a:	d008      	beq.n	800534e <HAL_UART_IRQHandler+0x52>
 800533c:	6a3b      	ldr	r3, [r7, #32]
 800533e:	f003 0320 	and.w	r3, r3, #32
 8005342:	2b00      	cmp	r3, #0
 8005344:	d003      	beq.n	800534e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 fb8b 	bl	8005a62 <UART_Receive_IT>
      return;
 800534c:	e17c      	b.n	8005648 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 80b1 	beq.w	80054b8 <HAL_UART_IRQHandler+0x1bc>
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	f003 0301 	and.w	r3, r3, #1
 800535c:	2b00      	cmp	r3, #0
 800535e:	d105      	bne.n	800536c <HAL_UART_IRQHandler+0x70>
 8005360:	6a3b      	ldr	r3, [r7, #32]
 8005362:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005366:	2b00      	cmp	r3, #0
 8005368:	f000 80a6 	beq.w	80054b8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800536c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536e:	f003 0301 	and.w	r3, r3, #1
 8005372:	2b00      	cmp	r3, #0
 8005374:	d00a      	beq.n	800538c <HAL_UART_IRQHandler+0x90>
 8005376:	6a3b      	ldr	r3, [r7, #32]
 8005378:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800537c:	2b00      	cmp	r3, #0
 800537e:	d005      	beq.n	800538c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005384:	f043 0201 	orr.w	r2, r3, #1
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800538c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538e:	f003 0304 	and.w	r3, r3, #4
 8005392:	2b00      	cmp	r3, #0
 8005394:	d00a      	beq.n	80053ac <HAL_UART_IRQHandler+0xb0>
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	2b00      	cmp	r3, #0
 800539e:	d005      	beq.n	80053ac <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a4:	f043 0202 	orr.w	r2, r3, #2
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00a      	beq.n	80053cc <HAL_UART_IRQHandler+0xd0>
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	f003 0301 	and.w	r3, r3, #1
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d005      	beq.n	80053cc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c4:	f043 0204 	orr.w	r2, r3, #4
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80053cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ce:	f003 0308 	and.w	r3, r3, #8
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00f      	beq.n	80053f6 <HAL_UART_IRQHandler+0xfa>
 80053d6:	6a3b      	ldr	r3, [r7, #32]
 80053d8:	f003 0320 	and.w	r3, r3, #32
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d104      	bne.n	80053ea <HAL_UART_IRQHandler+0xee>
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	f003 0301 	and.w	r3, r3, #1
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d005      	beq.n	80053f6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ee:	f043 0208 	orr.w	r2, r3, #8
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 811f 	beq.w	800563e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005402:	f003 0320 	and.w	r3, r3, #32
 8005406:	2b00      	cmp	r3, #0
 8005408:	d007      	beq.n	800541a <HAL_UART_IRQHandler+0x11e>
 800540a:	6a3b      	ldr	r3, [r7, #32]
 800540c:	f003 0320 	and.w	r3, r3, #32
 8005410:	2b00      	cmp	r3, #0
 8005412:	d002      	beq.n	800541a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 fb24 	bl	8005a62 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	695b      	ldr	r3, [r3, #20]
 8005420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005424:	2b40      	cmp	r3, #64	; 0x40
 8005426:	bf0c      	ite	eq
 8005428:	2301      	moveq	r3, #1
 800542a:	2300      	movne	r3, #0
 800542c:	b2db      	uxtb	r3, r3
 800542e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005434:	f003 0308 	and.w	r3, r3, #8
 8005438:	2b00      	cmp	r3, #0
 800543a:	d102      	bne.n	8005442 <HAL_UART_IRQHandler+0x146>
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d031      	beq.n	80054a6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 fa64 	bl	8005910 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	695b      	ldr	r3, [r3, #20]
 800544e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005452:	2b40      	cmp	r3, #64	; 0x40
 8005454:	d123      	bne.n	800549e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	695a      	ldr	r2, [r3, #20]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005464:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546a:	2b00      	cmp	r3, #0
 800546c:	d013      	beq.n	8005496 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005472:	4a77      	ldr	r2, [pc, #476]	; (8005650 <HAL_UART_IRQHandler+0x354>)
 8005474:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800547a:	4618      	mov	r0, r3
 800547c:	f7fd fb70 	bl	8002b60 <HAL_DMA_Abort_IT>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d016      	beq.n	80054b4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800548a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005490:	4610      	mov	r0, r2
 8005492:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005494:	e00e      	b.n	80054b4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f8fa 	bl	8005690 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800549c:	e00a      	b.n	80054b4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 f8f6 	bl	8005690 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a4:	e006      	b.n	80054b4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f8f2 	bl	8005690 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80054b2:	e0c4      	b.n	800563e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b4:	bf00      	nop
    return;
 80054b6:	e0c2      	b.n	800563e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054bc:	2b01      	cmp	r3, #1
 80054be:	f040 80a2 	bne.w	8005606 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80054c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c4:	f003 0310 	and.w	r3, r3, #16
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 809c 	beq.w	8005606 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80054ce:	6a3b      	ldr	r3, [r7, #32]
 80054d0:	f003 0310 	and.w	r3, r3, #16
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f000 8096 	beq.w	8005606 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054da:	2300      	movs	r3, #0
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	60fb      	str	r3, [r7, #12]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	60fb      	str	r3, [r7, #12]
 80054ee:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054fa:	2b40      	cmp	r3, #64	; 0x40
 80054fc:	d14f      	bne.n	800559e <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005508:	8a3b      	ldrh	r3, [r7, #16]
 800550a:	2b00      	cmp	r3, #0
 800550c:	f000 8099 	beq.w	8005642 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005514:	8a3a      	ldrh	r2, [r7, #16]
 8005516:	429a      	cmp	r2, r3
 8005518:	f080 8093 	bcs.w	8005642 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	8a3a      	ldrh	r2, [r7, #16]
 8005520:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005526:	69db      	ldr	r3, [r3, #28]
 8005528:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800552c:	d02b      	beq.n	8005586 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68da      	ldr	r2, [r3, #12]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800553c:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	695a      	ldr	r2, [r3, #20]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 0201 	bic.w	r2, r2, #1
 800554c:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	695a      	ldr	r2, [r3, #20]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800555c:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2220      	movs	r2, #32
 8005562:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68da      	ldr	r2, [r3, #12]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 0210 	bic.w	r2, r2, #16
 800557a:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005580:	4618      	mov	r0, r3
 8005582:	f7fd fa7d 	bl	8002a80 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800558e:	b29b      	uxth	r3, r3
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	b29b      	uxth	r3, r3
 8005594:	4619      	mov	r1, r3
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 f884 	bl	80056a4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800559c:	e051      	b.n	8005642 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d047      	beq.n	8005646 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80055b6:	8a7b      	ldrh	r3, [r7, #18]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d044      	beq.n	8005646 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68da      	ldr	r2, [r3, #12]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80055ca:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	695a      	ldr	r2, [r3, #20]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f022 0201 	bic.w	r2, r2, #1
 80055da:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2220      	movs	r2, #32
 80055e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68da      	ldr	r2, [r3, #12]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f022 0210 	bic.w	r2, r2, #16
 80055f8:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055fa:	8a7b      	ldrh	r3, [r7, #18]
 80055fc:	4619      	mov	r1, r3
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f850 	bl	80056a4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005604:	e01f      	b.n	8005646 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800560c:	2b00      	cmp	r3, #0
 800560e:	d008      	beq.n	8005622 <HAL_UART_IRQHandler+0x326>
 8005610:	6a3b      	ldr	r3, [r7, #32]
 8005612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005616:	2b00      	cmp	r3, #0
 8005618:	d003      	beq.n	8005622 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 f9b9 	bl	8005992 <UART_Transmit_IT>
    return;
 8005620:	e012      	b.n	8005648 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00d      	beq.n	8005648 <HAL_UART_IRQHandler+0x34c>
 800562c:	6a3b      	ldr	r3, [r7, #32]
 800562e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005632:	2b00      	cmp	r3, #0
 8005634:	d008      	beq.n	8005648 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 f9fb 	bl	8005a32 <UART_EndTransmit_IT>
    return;
 800563c:	e004      	b.n	8005648 <HAL_UART_IRQHandler+0x34c>
    return;
 800563e:	bf00      	nop
 8005640:	e002      	b.n	8005648 <HAL_UART_IRQHandler+0x34c>
      return;
 8005642:	bf00      	nop
 8005644:	e000      	b.n	8005648 <HAL_UART_IRQHandler+0x34c>
      return;
 8005646:	bf00      	nop
  }
}
 8005648:	3728      	adds	r7, #40	; 0x28
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	0800596b 	.word	0x0800596b

08005654 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005684:	bf00      	nop
 8005686:	370c      	adds	r7, #12
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	460b      	mov	r3, r1
 80056ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80056b0:	bf00      	nop
 80056b2:	370c      	adds	r7, #12
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr

080056bc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d12a      	bne.n	800572e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2200      	movs	r2, #0
 80056dc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68da      	ldr	r2, [r3, #12]
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056ec:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	695a      	ldr	r2, [r3, #20]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f022 0201 	bic.w	r2, r2, #1
 80056fc:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	695a      	ldr	r2, [r3, #20]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800570c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2220      	movs	r2, #32
 8005712:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800571a:	2b01      	cmp	r3, #1
 800571c:	d107      	bne.n	800572e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68da      	ldr	r2, [r3, #12]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 0210 	bic.w	r2, r2, #16
 800572c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005732:	2b01      	cmp	r3, #1
 8005734:	d106      	bne.n	8005744 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800573a:	4619      	mov	r1, r3
 800573c:	68f8      	ldr	r0, [r7, #12]
 800573e:	f7ff ffb1 	bl	80056a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005742:	e002      	b.n	800574a <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f7ff ff8f 	bl	8005668 <HAL_UART_RxCpltCallback>
}
 800574a:	bf00      	nop
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005752:	b580      	push	{r7, lr}
 8005754:	b084      	sub	sp, #16
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005764:	2b01      	cmp	r3, #1
 8005766:	d108      	bne.n	800577a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800576c:	085b      	lsrs	r3, r3, #1
 800576e:	b29b      	uxth	r3, r3
 8005770:	4619      	mov	r1, r3
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f7ff ff96 	bl	80056a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005778:	e002      	b.n	8005780 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f7ff ff7e 	bl	800567c <HAL_UART_RxHalfCpltCallback>
}
 8005780:	bf00      	nop
 8005782:	3710      	adds	r7, #16
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}

08005788 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005790:	2300      	movs	r3, #0
 8005792:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005798:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	695b      	ldr	r3, [r3, #20]
 80057a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057a4:	2b80      	cmp	r3, #128	; 0x80
 80057a6:	bf0c      	ite	eq
 80057a8:	2301      	moveq	r3, #1
 80057aa:	2300      	movne	r3, #0
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b21      	cmp	r3, #33	; 0x21
 80057ba:	d108      	bne.n	80057ce <UART_DMAError+0x46>
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d005      	beq.n	80057ce <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	2200      	movs	r2, #0
 80057c6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80057c8:	68b8      	ldr	r0, [r7, #8]
 80057ca:	f000 f88b 	bl	80058e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	695b      	ldr	r3, [r3, #20]
 80057d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d8:	2b40      	cmp	r3, #64	; 0x40
 80057da:	bf0c      	ite	eq
 80057dc:	2301      	moveq	r3, #1
 80057de:	2300      	movne	r3, #0
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	2b22      	cmp	r3, #34	; 0x22
 80057ee:	d108      	bne.n	8005802 <UART_DMAError+0x7a>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d005      	beq.n	8005802 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	2200      	movs	r2, #0
 80057fa:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80057fc:	68b8      	ldr	r0, [r7, #8]
 80057fe:	f000 f887 	bl	8005910 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005806:	f043 0210 	orr.w	r2, r3, #16
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800580e:	68b8      	ldr	r0, [r7, #8]
 8005810:	f7ff ff3e 	bl	8005690 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005814:	bf00      	nop
 8005816:	3710      	adds	r7, #16
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b086      	sub	sp, #24
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	4613      	mov	r3, r2
 8005828:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800582a:	68ba      	ldr	r2, [r7, #8]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	88fa      	ldrh	r2, [r7, #6]
 8005834:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2222      	movs	r2, #34	; 0x22
 8005840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005848:	4a23      	ldr	r2, [pc, #140]	; (80058d8 <UART_Start_Receive_DMA+0xbc>)
 800584a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005850:	4a22      	ldr	r2, [pc, #136]	; (80058dc <UART_Start_Receive_DMA+0xc0>)
 8005852:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005858:	4a21      	ldr	r2, [pc, #132]	; (80058e0 <UART_Start_Receive_DMA+0xc4>)
 800585a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005860:	2200      	movs	r2, #0
 8005862:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005864:	f107 0308 	add.w	r3, r7, #8
 8005868:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	3304      	adds	r3, #4
 8005874:	4619      	mov	r1, r3
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	88fb      	ldrh	r3, [r7, #6]
 800587c:	f7fd f8a8 	bl	80029d0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005880:	2300      	movs	r3, #0
 8005882:	613b      	str	r3, [r7, #16]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	613b      	str	r3, [r7, #16]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	613b      	str	r3, [r7, #16]
 8005894:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	68da      	ldr	r2, [r3, #12]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058ac:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	695a      	ldr	r2, [r3, #20]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f042 0201 	orr.w	r2, r2, #1
 80058bc:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	695a      	ldr	r2, [r3, #20]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058cc:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3718      	adds	r7, #24
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	080056bd 	.word	0x080056bd
 80058dc:	08005753 	.word	0x08005753
 80058e0:	08005789 	.word	0x08005789

080058e4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68da      	ldr	r2, [r3, #12]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80058fa:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2220      	movs	r2, #32
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68da      	ldr	r2, [r3, #12]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005926:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	695a      	ldr	r2, [r3, #20]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f022 0201 	bic.w	r2, r2, #1
 8005936:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800593c:	2b01      	cmp	r3, #1
 800593e:	d107      	bne.n	8005950 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68da      	ldr	r2, [r3, #12]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f022 0210 	bic.w	r2, r2, #16
 800594e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2220      	movs	r2, #32
 8005954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800595e:	bf00      	nop
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr

0800596a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b084      	sub	sp, #16
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005976:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005984:	68f8      	ldr	r0, [r7, #12]
 8005986:	f7ff fe83 	bl	8005690 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800598a:	bf00      	nop
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}

08005992 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005992:	b480      	push	{r7}
 8005994:	b085      	sub	sp, #20
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b21      	cmp	r3, #33	; 0x21
 80059a4:	d13e      	bne.n	8005a24 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ae:	d114      	bne.n	80059da <UART_Transmit_IT+0x48>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d110      	bne.n	80059da <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a1b      	ldr	r3, [r3, #32]
 80059bc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	881b      	ldrh	r3, [r3, #0]
 80059c2:	461a      	mov	r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059cc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	1c9a      	adds	r2, r3, #2
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	621a      	str	r2, [r3, #32]
 80059d8:	e008      	b.n	80059ec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	1c59      	adds	r1, r3, #1
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	6211      	str	r1, [r2, #32]
 80059e4:	781a      	ldrb	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	3b01      	subs	r3, #1
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	4619      	mov	r1, r3
 80059fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d10f      	bne.n	8005a20 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68da      	ldr	r2, [r3, #12]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a0e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68da      	ldr	r2, [r3, #12]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a1e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	e000      	b.n	8005a26 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a24:	2302      	movs	r3, #2
  }
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3714      	adds	r7, #20
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr

08005a32 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a32:	b580      	push	{r7, lr}
 8005a34:	b082      	sub	sp, #8
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68da      	ldr	r2, [r3, #12]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a48:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2220      	movs	r2, #32
 8005a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f7ff fdfe 	bl	8005654 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a58:	2300      	movs	r3, #0
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3708      	adds	r7, #8
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}

08005a62 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b084      	sub	sp, #16
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	2b22      	cmp	r3, #34	; 0x22
 8005a74:	f040 8087 	bne.w	8005b86 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a80:	d117      	bne.n	8005ab2 <UART_Receive_IT+0x50>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d113      	bne.n	8005ab2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a92:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aaa:	1c9a      	adds	r2, r3, #2
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	629a      	str	r2, [r3, #40]	; 0x28
 8005ab0:	e026      	b.n	8005b00 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ac4:	d007      	beq.n	8005ad6 <UART_Receive_IT+0x74>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10a      	bne.n	8005ae4 <UART_Receive_IT+0x82>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d106      	bne.n	8005ae4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	b2da      	uxtb	r2, r3
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	701a      	strb	r2, [r3, #0]
 8005ae2:	e008      	b.n	8005af6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005afa:	1c5a      	adds	r2, r3, #1
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b04:	b29b      	uxth	r3, r3
 8005b06:	3b01      	subs	r3, #1
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d136      	bne.n	8005b82 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68da      	ldr	r2, [r3, #12]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f022 0220 	bic.w	r2, r2, #32
 8005b22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68da      	ldr	r2, [r3, #12]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	695a      	ldr	r2, [r3, #20]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f022 0201 	bic.w	r2, r2, #1
 8005b42:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d10e      	bne.n	8005b72 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68da      	ldr	r2, [r3, #12]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f022 0210 	bic.w	r2, r2, #16
 8005b62:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b68:	4619      	mov	r1, r3
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f7ff fd9a 	bl	80056a4 <HAL_UARTEx_RxEventCallback>
 8005b70:	e002      	b.n	8005b78 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f7ff fd78 	bl	8005668 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	e002      	b.n	8005b88 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8005b82:	2300      	movs	r3, #0
 8005b84:	e000      	b.n	8005b88 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005b86:	2302      	movs	r3, #2
  }
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b94:	b09f      	sub	sp, #124	; 0x7c
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005ba4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ba6:	68d9      	ldr	r1, [r3, #12]
 8005ba8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	ea40 0301 	orr.w	r3, r0, r1
 8005bb0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bb4:	689a      	ldr	r2, [r3, #8]
 8005bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bbe:	695b      	ldr	r3, [r3, #20]
 8005bc0:	431a      	orrs	r2, r3
 8005bc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bc4:	69db      	ldr	r3, [r3, #28]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005bca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005bd4:	f021 010c 	bic.w	r1, r1, #12
 8005bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005bde:	430b      	orrs	r3, r1
 8005be0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005be2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	695b      	ldr	r3, [r3, #20]
 8005be8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005bec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bee:	6999      	ldr	r1, [r3, #24]
 8005bf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	ea40 0301 	orr.w	r3, r0, r1
 8005bf8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	4bc5      	ldr	r3, [pc, #788]	; (8005f14 <UART_SetConfig+0x384>)
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d004      	beq.n	8005c0e <UART_SetConfig+0x7e>
 8005c04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	4bc3      	ldr	r3, [pc, #780]	; (8005f18 <UART_SetConfig+0x388>)
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d103      	bne.n	8005c16 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c0e:	f7fe f999 	bl	8003f44 <HAL_RCC_GetPCLK2Freq>
 8005c12:	6778      	str	r0, [r7, #116]	; 0x74
 8005c14:	e002      	b.n	8005c1c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c16:	f7fe f981 	bl	8003f1c <HAL_RCC_GetPCLK1Freq>
 8005c1a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c24:	f040 80b6 	bne.w	8005d94 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c2a:	461c      	mov	r4, r3
 8005c2c:	f04f 0500 	mov.w	r5, #0
 8005c30:	4622      	mov	r2, r4
 8005c32:	462b      	mov	r3, r5
 8005c34:	1891      	adds	r1, r2, r2
 8005c36:	6439      	str	r1, [r7, #64]	; 0x40
 8005c38:	415b      	adcs	r3, r3
 8005c3a:	647b      	str	r3, [r7, #68]	; 0x44
 8005c3c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005c40:	1912      	adds	r2, r2, r4
 8005c42:	eb45 0303 	adc.w	r3, r5, r3
 8005c46:	f04f 0000 	mov.w	r0, #0
 8005c4a:	f04f 0100 	mov.w	r1, #0
 8005c4e:	00d9      	lsls	r1, r3, #3
 8005c50:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005c54:	00d0      	lsls	r0, r2, #3
 8005c56:	4602      	mov	r2, r0
 8005c58:	460b      	mov	r3, r1
 8005c5a:	1911      	adds	r1, r2, r4
 8005c5c:	6639      	str	r1, [r7, #96]	; 0x60
 8005c5e:	416b      	adcs	r3, r5
 8005c60:	667b      	str	r3, [r7, #100]	; 0x64
 8005c62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	461a      	mov	r2, r3
 8005c68:	f04f 0300 	mov.w	r3, #0
 8005c6c:	1891      	adds	r1, r2, r2
 8005c6e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c70:	415b      	adcs	r3, r3
 8005c72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c78:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005c7c:	f7fa fbba 	bl	80003f4 <__aeabi_uldivmod>
 8005c80:	4602      	mov	r2, r0
 8005c82:	460b      	mov	r3, r1
 8005c84:	4ba5      	ldr	r3, [pc, #660]	; (8005f1c <UART_SetConfig+0x38c>)
 8005c86:	fba3 2302 	umull	r2, r3, r3, r2
 8005c8a:	095b      	lsrs	r3, r3, #5
 8005c8c:	011e      	lsls	r6, r3, #4
 8005c8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c90:	461c      	mov	r4, r3
 8005c92:	f04f 0500 	mov.w	r5, #0
 8005c96:	4622      	mov	r2, r4
 8005c98:	462b      	mov	r3, r5
 8005c9a:	1891      	adds	r1, r2, r2
 8005c9c:	6339      	str	r1, [r7, #48]	; 0x30
 8005c9e:	415b      	adcs	r3, r3
 8005ca0:	637b      	str	r3, [r7, #52]	; 0x34
 8005ca2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005ca6:	1912      	adds	r2, r2, r4
 8005ca8:	eb45 0303 	adc.w	r3, r5, r3
 8005cac:	f04f 0000 	mov.w	r0, #0
 8005cb0:	f04f 0100 	mov.w	r1, #0
 8005cb4:	00d9      	lsls	r1, r3, #3
 8005cb6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005cba:	00d0      	lsls	r0, r2, #3
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	460b      	mov	r3, r1
 8005cc0:	1911      	adds	r1, r2, r4
 8005cc2:	65b9      	str	r1, [r7, #88]	; 0x58
 8005cc4:	416b      	adcs	r3, r5
 8005cc6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005cc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	461a      	mov	r2, r3
 8005cce:	f04f 0300 	mov.w	r3, #0
 8005cd2:	1891      	adds	r1, r2, r2
 8005cd4:	62b9      	str	r1, [r7, #40]	; 0x28
 8005cd6:	415b      	adcs	r3, r3
 8005cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005cde:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005ce2:	f7fa fb87 	bl	80003f4 <__aeabi_uldivmod>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	460b      	mov	r3, r1
 8005cea:	4b8c      	ldr	r3, [pc, #560]	; (8005f1c <UART_SetConfig+0x38c>)
 8005cec:	fba3 1302 	umull	r1, r3, r3, r2
 8005cf0:	095b      	lsrs	r3, r3, #5
 8005cf2:	2164      	movs	r1, #100	; 0x64
 8005cf4:	fb01 f303 	mul.w	r3, r1, r3
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	00db      	lsls	r3, r3, #3
 8005cfc:	3332      	adds	r3, #50	; 0x32
 8005cfe:	4a87      	ldr	r2, [pc, #540]	; (8005f1c <UART_SetConfig+0x38c>)
 8005d00:	fba2 2303 	umull	r2, r3, r2, r3
 8005d04:	095b      	lsrs	r3, r3, #5
 8005d06:	005b      	lsls	r3, r3, #1
 8005d08:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005d0c:	441e      	add	r6, r3
 8005d0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d10:	4618      	mov	r0, r3
 8005d12:	f04f 0100 	mov.w	r1, #0
 8005d16:	4602      	mov	r2, r0
 8005d18:	460b      	mov	r3, r1
 8005d1a:	1894      	adds	r4, r2, r2
 8005d1c:	623c      	str	r4, [r7, #32]
 8005d1e:	415b      	adcs	r3, r3
 8005d20:	627b      	str	r3, [r7, #36]	; 0x24
 8005d22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d26:	1812      	adds	r2, r2, r0
 8005d28:	eb41 0303 	adc.w	r3, r1, r3
 8005d2c:	f04f 0400 	mov.w	r4, #0
 8005d30:	f04f 0500 	mov.w	r5, #0
 8005d34:	00dd      	lsls	r5, r3, #3
 8005d36:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005d3a:	00d4      	lsls	r4, r2, #3
 8005d3c:	4622      	mov	r2, r4
 8005d3e:	462b      	mov	r3, r5
 8005d40:	1814      	adds	r4, r2, r0
 8005d42:	653c      	str	r4, [r7, #80]	; 0x50
 8005d44:	414b      	adcs	r3, r1
 8005d46:	657b      	str	r3, [r7, #84]	; 0x54
 8005d48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	f04f 0300 	mov.w	r3, #0
 8005d52:	1891      	adds	r1, r2, r2
 8005d54:	61b9      	str	r1, [r7, #24]
 8005d56:	415b      	adcs	r3, r3
 8005d58:	61fb      	str	r3, [r7, #28]
 8005d5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d5e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005d62:	f7fa fb47 	bl	80003f4 <__aeabi_uldivmod>
 8005d66:	4602      	mov	r2, r0
 8005d68:	460b      	mov	r3, r1
 8005d6a:	4b6c      	ldr	r3, [pc, #432]	; (8005f1c <UART_SetConfig+0x38c>)
 8005d6c:	fba3 1302 	umull	r1, r3, r3, r2
 8005d70:	095b      	lsrs	r3, r3, #5
 8005d72:	2164      	movs	r1, #100	; 0x64
 8005d74:	fb01 f303 	mul.w	r3, r1, r3
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	00db      	lsls	r3, r3, #3
 8005d7c:	3332      	adds	r3, #50	; 0x32
 8005d7e:	4a67      	ldr	r2, [pc, #412]	; (8005f1c <UART_SetConfig+0x38c>)
 8005d80:	fba2 2303 	umull	r2, r3, r2, r3
 8005d84:	095b      	lsrs	r3, r3, #5
 8005d86:	f003 0207 	and.w	r2, r3, #7
 8005d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4432      	add	r2, r6
 8005d90:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d92:	e0b9      	b.n	8005f08 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d96:	461c      	mov	r4, r3
 8005d98:	f04f 0500 	mov.w	r5, #0
 8005d9c:	4622      	mov	r2, r4
 8005d9e:	462b      	mov	r3, r5
 8005da0:	1891      	adds	r1, r2, r2
 8005da2:	6139      	str	r1, [r7, #16]
 8005da4:	415b      	adcs	r3, r3
 8005da6:	617b      	str	r3, [r7, #20]
 8005da8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005dac:	1912      	adds	r2, r2, r4
 8005dae:	eb45 0303 	adc.w	r3, r5, r3
 8005db2:	f04f 0000 	mov.w	r0, #0
 8005db6:	f04f 0100 	mov.w	r1, #0
 8005dba:	00d9      	lsls	r1, r3, #3
 8005dbc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005dc0:	00d0      	lsls	r0, r2, #3
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	eb12 0804 	adds.w	r8, r2, r4
 8005dca:	eb43 0905 	adc.w	r9, r3, r5
 8005dce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f04f 0100 	mov.w	r1, #0
 8005dd8:	f04f 0200 	mov.w	r2, #0
 8005ddc:	f04f 0300 	mov.w	r3, #0
 8005de0:	008b      	lsls	r3, r1, #2
 8005de2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005de6:	0082      	lsls	r2, r0, #2
 8005de8:	4640      	mov	r0, r8
 8005dea:	4649      	mov	r1, r9
 8005dec:	f7fa fb02 	bl	80003f4 <__aeabi_uldivmod>
 8005df0:	4602      	mov	r2, r0
 8005df2:	460b      	mov	r3, r1
 8005df4:	4b49      	ldr	r3, [pc, #292]	; (8005f1c <UART_SetConfig+0x38c>)
 8005df6:	fba3 2302 	umull	r2, r3, r3, r2
 8005dfa:	095b      	lsrs	r3, r3, #5
 8005dfc:	011e      	lsls	r6, r3, #4
 8005dfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e00:	4618      	mov	r0, r3
 8005e02:	f04f 0100 	mov.w	r1, #0
 8005e06:	4602      	mov	r2, r0
 8005e08:	460b      	mov	r3, r1
 8005e0a:	1894      	adds	r4, r2, r2
 8005e0c:	60bc      	str	r4, [r7, #8]
 8005e0e:	415b      	adcs	r3, r3
 8005e10:	60fb      	str	r3, [r7, #12]
 8005e12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e16:	1812      	adds	r2, r2, r0
 8005e18:	eb41 0303 	adc.w	r3, r1, r3
 8005e1c:	f04f 0400 	mov.w	r4, #0
 8005e20:	f04f 0500 	mov.w	r5, #0
 8005e24:	00dd      	lsls	r5, r3, #3
 8005e26:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005e2a:	00d4      	lsls	r4, r2, #3
 8005e2c:	4622      	mov	r2, r4
 8005e2e:	462b      	mov	r3, r5
 8005e30:	1814      	adds	r4, r2, r0
 8005e32:	64bc      	str	r4, [r7, #72]	; 0x48
 8005e34:	414b      	adcs	r3, r1
 8005e36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f04f 0100 	mov.w	r1, #0
 8005e42:	f04f 0200 	mov.w	r2, #0
 8005e46:	f04f 0300 	mov.w	r3, #0
 8005e4a:	008b      	lsls	r3, r1, #2
 8005e4c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005e50:	0082      	lsls	r2, r0, #2
 8005e52:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005e56:	f7fa facd 	bl	80003f4 <__aeabi_uldivmod>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	4b2f      	ldr	r3, [pc, #188]	; (8005f1c <UART_SetConfig+0x38c>)
 8005e60:	fba3 1302 	umull	r1, r3, r3, r2
 8005e64:	095b      	lsrs	r3, r3, #5
 8005e66:	2164      	movs	r1, #100	; 0x64
 8005e68:	fb01 f303 	mul.w	r3, r1, r3
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	011b      	lsls	r3, r3, #4
 8005e70:	3332      	adds	r3, #50	; 0x32
 8005e72:	4a2a      	ldr	r2, [pc, #168]	; (8005f1c <UART_SetConfig+0x38c>)
 8005e74:	fba2 2303 	umull	r2, r3, r2, r3
 8005e78:	095b      	lsrs	r3, r3, #5
 8005e7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e7e:	441e      	add	r6, r3
 8005e80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e82:	4618      	mov	r0, r3
 8005e84:	f04f 0100 	mov.w	r1, #0
 8005e88:	4602      	mov	r2, r0
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	1894      	adds	r4, r2, r2
 8005e8e:	603c      	str	r4, [r7, #0]
 8005e90:	415b      	adcs	r3, r3
 8005e92:	607b      	str	r3, [r7, #4]
 8005e94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e98:	1812      	adds	r2, r2, r0
 8005e9a:	eb41 0303 	adc.w	r3, r1, r3
 8005e9e:	f04f 0400 	mov.w	r4, #0
 8005ea2:	f04f 0500 	mov.w	r5, #0
 8005ea6:	00dd      	lsls	r5, r3, #3
 8005ea8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005eac:	00d4      	lsls	r4, r2, #3
 8005eae:	4622      	mov	r2, r4
 8005eb0:	462b      	mov	r3, r5
 8005eb2:	eb12 0a00 	adds.w	sl, r2, r0
 8005eb6:	eb43 0b01 	adc.w	fp, r3, r1
 8005eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f04f 0100 	mov.w	r1, #0
 8005ec4:	f04f 0200 	mov.w	r2, #0
 8005ec8:	f04f 0300 	mov.w	r3, #0
 8005ecc:	008b      	lsls	r3, r1, #2
 8005ece:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005ed2:	0082      	lsls	r2, r0, #2
 8005ed4:	4650      	mov	r0, sl
 8005ed6:	4659      	mov	r1, fp
 8005ed8:	f7fa fa8c 	bl	80003f4 <__aeabi_uldivmod>
 8005edc:	4602      	mov	r2, r0
 8005ede:	460b      	mov	r3, r1
 8005ee0:	4b0e      	ldr	r3, [pc, #56]	; (8005f1c <UART_SetConfig+0x38c>)
 8005ee2:	fba3 1302 	umull	r1, r3, r3, r2
 8005ee6:	095b      	lsrs	r3, r3, #5
 8005ee8:	2164      	movs	r1, #100	; 0x64
 8005eea:	fb01 f303 	mul.w	r3, r1, r3
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	011b      	lsls	r3, r3, #4
 8005ef2:	3332      	adds	r3, #50	; 0x32
 8005ef4:	4a09      	ldr	r2, [pc, #36]	; (8005f1c <UART_SetConfig+0x38c>)
 8005ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8005efa:	095b      	lsrs	r3, r3, #5
 8005efc:	f003 020f 	and.w	r2, r3, #15
 8005f00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4432      	add	r2, r6
 8005f06:	609a      	str	r2, [r3, #8]
}
 8005f08:	bf00      	nop
 8005f0a:	377c      	adds	r7, #124	; 0x7c
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f12:	bf00      	nop
 8005f14:	40011000 	.word	0x40011000
 8005f18:	40011400 	.word	0x40011400
 8005f1c:	51eb851f 	.word	0x51eb851f

08005f20 <calloc>:
 8005f20:	4b02      	ldr	r3, [pc, #8]	; (8005f2c <calloc+0xc>)
 8005f22:	460a      	mov	r2, r1
 8005f24:	4601      	mov	r1, r0
 8005f26:	6818      	ldr	r0, [r3, #0]
 8005f28:	f000 b834 	b.w	8005f94 <_calloc_r>
 8005f2c:	20000024 	.word	0x20000024

08005f30 <__errno>:
 8005f30:	4b01      	ldr	r3, [pc, #4]	; (8005f38 <__errno+0x8>)
 8005f32:	6818      	ldr	r0, [r3, #0]
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	20000024 	.word	0x20000024

08005f3c <__libc_init_array>:
 8005f3c:	b570      	push	{r4, r5, r6, lr}
 8005f3e:	4d0d      	ldr	r5, [pc, #52]	; (8005f74 <__libc_init_array+0x38>)
 8005f40:	4c0d      	ldr	r4, [pc, #52]	; (8005f78 <__libc_init_array+0x3c>)
 8005f42:	1b64      	subs	r4, r4, r5
 8005f44:	10a4      	asrs	r4, r4, #2
 8005f46:	2600      	movs	r6, #0
 8005f48:	42a6      	cmp	r6, r4
 8005f4a:	d109      	bne.n	8005f60 <__libc_init_array+0x24>
 8005f4c:	4d0b      	ldr	r5, [pc, #44]	; (8005f7c <__libc_init_array+0x40>)
 8005f4e:	4c0c      	ldr	r4, [pc, #48]	; (8005f80 <__libc_init_array+0x44>)
 8005f50:	f000 fd12 	bl	8006978 <_init>
 8005f54:	1b64      	subs	r4, r4, r5
 8005f56:	10a4      	asrs	r4, r4, #2
 8005f58:	2600      	movs	r6, #0
 8005f5a:	42a6      	cmp	r6, r4
 8005f5c:	d105      	bne.n	8005f6a <__libc_init_array+0x2e>
 8005f5e:	bd70      	pop	{r4, r5, r6, pc}
 8005f60:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f64:	4798      	blx	r3
 8005f66:	3601      	adds	r6, #1
 8005f68:	e7ee      	b.n	8005f48 <__libc_init_array+0xc>
 8005f6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f6e:	4798      	blx	r3
 8005f70:	3601      	adds	r6, #1
 8005f72:	e7f2      	b.n	8005f5a <__libc_init_array+0x1e>
 8005f74:	080069e8 	.word	0x080069e8
 8005f78:	080069e8 	.word	0x080069e8
 8005f7c:	080069e8 	.word	0x080069e8
 8005f80:	080069ec 	.word	0x080069ec

08005f84 <memset>:
 8005f84:	4402      	add	r2, r0
 8005f86:	4603      	mov	r3, r0
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d100      	bne.n	8005f8e <memset+0xa>
 8005f8c:	4770      	bx	lr
 8005f8e:	f803 1b01 	strb.w	r1, [r3], #1
 8005f92:	e7f9      	b.n	8005f88 <memset+0x4>

08005f94 <_calloc_r>:
 8005f94:	b513      	push	{r0, r1, r4, lr}
 8005f96:	434a      	muls	r2, r1
 8005f98:	4611      	mov	r1, r2
 8005f9a:	9201      	str	r2, [sp, #4]
 8005f9c:	f000 f80a 	bl	8005fb4 <_malloc_r>
 8005fa0:	4604      	mov	r4, r0
 8005fa2:	b118      	cbz	r0, 8005fac <_calloc_r+0x18>
 8005fa4:	9a01      	ldr	r2, [sp, #4]
 8005fa6:	2100      	movs	r1, #0
 8005fa8:	f7ff ffec 	bl	8005f84 <memset>
 8005fac:	4620      	mov	r0, r4
 8005fae:	b002      	add	sp, #8
 8005fb0:	bd10      	pop	{r4, pc}
	...

08005fb4 <_malloc_r>:
 8005fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fb6:	1ccd      	adds	r5, r1, #3
 8005fb8:	f025 0503 	bic.w	r5, r5, #3
 8005fbc:	3508      	adds	r5, #8
 8005fbe:	2d0c      	cmp	r5, #12
 8005fc0:	bf38      	it	cc
 8005fc2:	250c      	movcc	r5, #12
 8005fc4:	2d00      	cmp	r5, #0
 8005fc6:	4606      	mov	r6, r0
 8005fc8:	db01      	blt.n	8005fce <_malloc_r+0x1a>
 8005fca:	42a9      	cmp	r1, r5
 8005fcc:	d903      	bls.n	8005fd6 <_malloc_r+0x22>
 8005fce:	230c      	movs	r3, #12
 8005fd0:	6033      	str	r3, [r6, #0]
 8005fd2:	2000      	movs	r0, #0
 8005fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fd6:	f000 f857 	bl	8006088 <__malloc_lock>
 8005fda:	4921      	ldr	r1, [pc, #132]	; (8006060 <_malloc_r+0xac>)
 8005fdc:	680a      	ldr	r2, [r1, #0]
 8005fde:	4614      	mov	r4, r2
 8005fe0:	b99c      	cbnz	r4, 800600a <_malloc_r+0x56>
 8005fe2:	4f20      	ldr	r7, [pc, #128]	; (8006064 <_malloc_r+0xb0>)
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	b923      	cbnz	r3, 8005ff2 <_malloc_r+0x3e>
 8005fe8:	4621      	mov	r1, r4
 8005fea:	4630      	mov	r0, r6
 8005fec:	f000 f83c 	bl	8006068 <_sbrk_r>
 8005ff0:	6038      	str	r0, [r7, #0]
 8005ff2:	4629      	mov	r1, r5
 8005ff4:	4630      	mov	r0, r6
 8005ff6:	f000 f837 	bl	8006068 <_sbrk_r>
 8005ffa:	1c43      	adds	r3, r0, #1
 8005ffc:	d123      	bne.n	8006046 <_malloc_r+0x92>
 8005ffe:	230c      	movs	r3, #12
 8006000:	6033      	str	r3, [r6, #0]
 8006002:	4630      	mov	r0, r6
 8006004:	f000 f846 	bl	8006094 <__malloc_unlock>
 8006008:	e7e3      	b.n	8005fd2 <_malloc_r+0x1e>
 800600a:	6823      	ldr	r3, [r4, #0]
 800600c:	1b5b      	subs	r3, r3, r5
 800600e:	d417      	bmi.n	8006040 <_malloc_r+0x8c>
 8006010:	2b0b      	cmp	r3, #11
 8006012:	d903      	bls.n	800601c <_malloc_r+0x68>
 8006014:	6023      	str	r3, [r4, #0]
 8006016:	441c      	add	r4, r3
 8006018:	6025      	str	r5, [r4, #0]
 800601a:	e004      	b.n	8006026 <_malloc_r+0x72>
 800601c:	6863      	ldr	r3, [r4, #4]
 800601e:	42a2      	cmp	r2, r4
 8006020:	bf0c      	ite	eq
 8006022:	600b      	streq	r3, [r1, #0]
 8006024:	6053      	strne	r3, [r2, #4]
 8006026:	4630      	mov	r0, r6
 8006028:	f000 f834 	bl	8006094 <__malloc_unlock>
 800602c:	f104 000b 	add.w	r0, r4, #11
 8006030:	1d23      	adds	r3, r4, #4
 8006032:	f020 0007 	bic.w	r0, r0, #7
 8006036:	1ac2      	subs	r2, r0, r3
 8006038:	d0cc      	beq.n	8005fd4 <_malloc_r+0x20>
 800603a:	1a1b      	subs	r3, r3, r0
 800603c:	50a3      	str	r3, [r4, r2]
 800603e:	e7c9      	b.n	8005fd4 <_malloc_r+0x20>
 8006040:	4622      	mov	r2, r4
 8006042:	6864      	ldr	r4, [r4, #4]
 8006044:	e7cc      	b.n	8005fe0 <_malloc_r+0x2c>
 8006046:	1cc4      	adds	r4, r0, #3
 8006048:	f024 0403 	bic.w	r4, r4, #3
 800604c:	42a0      	cmp	r0, r4
 800604e:	d0e3      	beq.n	8006018 <_malloc_r+0x64>
 8006050:	1a21      	subs	r1, r4, r0
 8006052:	4630      	mov	r0, r6
 8006054:	f000 f808 	bl	8006068 <_sbrk_r>
 8006058:	3001      	adds	r0, #1
 800605a:	d1dd      	bne.n	8006018 <_malloc_r+0x64>
 800605c:	e7cf      	b.n	8005ffe <_malloc_r+0x4a>
 800605e:	bf00      	nop
 8006060:	200001a8 	.word	0x200001a8
 8006064:	200001ac 	.word	0x200001ac

08006068 <_sbrk_r>:
 8006068:	b538      	push	{r3, r4, r5, lr}
 800606a:	4d06      	ldr	r5, [pc, #24]	; (8006084 <_sbrk_r+0x1c>)
 800606c:	2300      	movs	r3, #0
 800606e:	4604      	mov	r4, r0
 8006070:	4608      	mov	r0, r1
 8006072:	602b      	str	r3, [r5, #0]
 8006074:	f7fc fa08 	bl	8002488 <_sbrk>
 8006078:	1c43      	adds	r3, r0, #1
 800607a:	d102      	bne.n	8006082 <_sbrk_r+0x1a>
 800607c:	682b      	ldr	r3, [r5, #0]
 800607e:	b103      	cbz	r3, 8006082 <_sbrk_r+0x1a>
 8006080:	6023      	str	r3, [r4, #0]
 8006082:	bd38      	pop	{r3, r4, r5, pc}
 8006084:	2000042c 	.word	0x2000042c

08006088 <__malloc_lock>:
 8006088:	4801      	ldr	r0, [pc, #4]	; (8006090 <__malloc_lock+0x8>)
 800608a:	f000 b809 	b.w	80060a0 <__retarget_lock_acquire_recursive>
 800608e:	bf00      	nop
 8006090:	20000434 	.word	0x20000434

08006094 <__malloc_unlock>:
 8006094:	4801      	ldr	r0, [pc, #4]	; (800609c <__malloc_unlock+0x8>)
 8006096:	f000 b804 	b.w	80060a2 <__retarget_lock_release_recursive>
 800609a:	bf00      	nop
 800609c:	20000434 	.word	0x20000434

080060a0 <__retarget_lock_acquire_recursive>:
 80060a0:	4770      	bx	lr

080060a2 <__retarget_lock_release_recursive>:
 80060a2:	4770      	bx	lr

080060a4 <powf>:
 80060a4:	b508      	push	{r3, lr}
 80060a6:	ed2d 8b04 	vpush	{d8-d9}
 80060aa:	eeb0 9a40 	vmov.f32	s18, s0
 80060ae:	eef0 8a60 	vmov.f32	s17, s1
 80060b2:	f000 f8b5 	bl	8006220 <__ieee754_powf>
 80060b6:	4b43      	ldr	r3, [pc, #268]	; (80061c4 <powf+0x120>)
 80060b8:	f993 3000 	ldrsb.w	r3, [r3]
 80060bc:	3301      	adds	r3, #1
 80060be:	eeb0 8a40 	vmov.f32	s16, s0
 80060c2:	d012      	beq.n	80060ea <powf+0x46>
 80060c4:	eef4 8a68 	vcmp.f32	s17, s17
 80060c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060cc:	d60d      	bvs.n	80060ea <powf+0x46>
 80060ce:	eeb4 9a49 	vcmp.f32	s18, s18
 80060d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060d6:	d70d      	bvc.n	80060f4 <powf+0x50>
 80060d8:	eef5 8a40 	vcmp.f32	s17, #0.0
 80060dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060e0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80060e4:	bf08      	it	eq
 80060e6:	eeb0 8a67 	vmoveq.f32	s16, s15
 80060ea:	eeb0 0a48 	vmov.f32	s0, s16
 80060ee:	ecbd 8b04 	vpop	{d8-d9}
 80060f2:	bd08      	pop	{r3, pc}
 80060f4:	eddf 9a34 	vldr	s19, [pc, #208]	; 80061c8 <powf+0x124>
 80060f8:	eeb4 9a69 	vcmp.f32	s18, s19
 80060fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006100:	d116      	bne.n	8006130 <powf+0x8c>
 8006102:	eef4 8a69 	vcmp.f32	s17, s19
 8006106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800610a:	d057      	beq.n	80061bc <powf+0x118>
 800610c:	eeb0 0a68 	vmov.f32	s0, s17
 8006110:	f000 fb50 	bl	80067b4 <finitef>
 8006114:	2800      	cmp	r0, #0
 8006116:	d0e8      	beq.n	80060ea <powf+0x46>
 8006118:	eef4 8ae9 	vcmpe.f32	s17, s19
 800611c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006120:	d5e3      	bpl.n	80060ea <powf+0x46>
 8006122:	f7ff ff05 	bl	8005f30 <__errno>
 8006126:	2321      	movs	r3, #33	; 0x21
 8006128:	6003      	str	r3, [r0, #0]
 800612a:	ed9f 8a28 	vldr	s16, [pc, #160]	; 80061cc <powf+0x128>
 800612e:	e7dc      	b.n	80060ea <powf+0x46>
 8006130:	f000 fb40 	bl	80067b4 <finitef>
 8006134:	bb50      	cbnz	r0, 800618c <powf+0xe8>
 8006136:	eeb0 0a49 	vmov.f32	s0, s18
 800613a:	f000 fb3b 	bl	80067b4 <finitef>
 800613e:	b328      	cbz	r0, 800618c <powf+0xe8>
 8006140:	eeb0 0a68 	vmov.f32	s0, s17
 8006144:	f000 fb36 	bl	80067b4 <finitef>
 8006148:	b300      	cbz	r0, 800618c <powf+0xe8>
 800614a:	eeb4 8a48 	vcmp.f32	s16, s16
 800614e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006152:	d706      	bvc.n	8006162 <powf+0xbe>
 8006154:	f7ff feec 	bl	8005f30 <__errno>
 8006158:	2321      	movs	r3, #33	; 0x21
 800615a:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 800615e:	6003      	str	r3, [r0, #0]
 8006160:	e7c3      	b.n	80060ea <powf+0x46>
 8006162:	f7ff fee5 	bl	8005f30 <__errno>
 8006166:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800616a:	2322      	movs	r3, #34	; 0x22
 800616c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006170:	6003      	str	r3, [r0, #0]
 8006172:	d508      	bpl.n	8006186 <powf+0xe2>
 8006174:	eeb0 0a68 	vmov.f32	s0, s17
 8006178:	f000 fb30 	bl	80067dc <rintf>
 800617c:	eeb4 0a68 	vcmp.f32	s0, s17
 8006180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006184:	d1d1      	bne.n	800612a <powf+0x86>
 8006186:	ed9f 8a12 	vldr	s16, [pc, #72]	; 80061d0 <powf+0x12c>
 800618a:	e7ae      	b.n	80060ea <powf+0x46>
 800618c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006194:	d1a9      	bne.n	80060ea <powf+0x46>
 8006196:	eeb0 0a49 	vmov.f32	s0, s18
 800619a:	f000 fb0b 	bl	80067b4 <finitef>
 800619e:	2800      	cmp	r0, #0
 80061a0:	d0a3      	beq.n	80060ea <powf+0x46>
 80061a2:	eeb0 0a68 	vmov.f32	s0, s17
 80061a6:	f000 fb05 	bl	80067b4 <finitef>
 80061aa:	2800      	cmp	r0, #0
 80061ac:	d09d      	beq.n	80060ea <powf+0x46>
 80061ae:	f7ff febf 	bl	8005f30 <__errno>
 80061b2:	2322      	movs	r3, #34	; 0x22
 80061b4:	ed9f 8a04 	vldr	s16, [pc, #16]	; 80061c8 <powf+0x124>
 80061b8:	6003      	str	r3, [r0, #0]
 80061ba:	e796      	b.n	80060ea <powf+0x46>
 80061bc:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80061c0:	e793      	b.n	80060ea <powf+0x46>
 80061c2:	bf00      	nop
 80061c4:	20000088 	.word	0x20000088
 80061c8:	00000000 	.word	0x00000000
 80061cc:	ff800000 	.word	0xff800000
 80061d0:	7f800000 	.word	0x7f800000

080061d4 <sqrtf>:
 80061d4:	b508      	push	{r3, lr}
 80061d6:	ed2d 8b02 	vpush	{d8}
 80061da:	eeb0 8a40 	vmov.f32	s16, s0
 80061de:	f000 fadf 	bl	80067a0 <__ieee754_sqrtf>
 80061e2:	4b0d      	ldr	r3, [pc, #52]	; (8006218 <sqrtf+0x44>)
 80061e4:	f993 3000 	ldrsb.w	r3, [r3]
 80061e8:	3301      	adds	r3, #1
 80061ea:	d011      	beq.n	8006210 <sqrtf+0x3c>
 80061ec:	eeb4 8a48 	vcmp.f32	s16, s16
 80061f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061f4:	d60c      	bvs.n	8006210 <sqrtf+0x3c>
 80061f6:	eddf 8a09 	vldr	s17, [pc, #36]	; 800621c <sqrtf+0x48>
 80061fa:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80061fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006202:	d505      	bpl.n	8006210 <sqrtf+0x3c>
 8006204:	f7ff fe94 	bl	8005f30 <__errno>
 8006208:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800620c:	2321      	movs	r3, #33	; 0x21
 800620e:	6003      	str	r3, [r0, #0]
 8006210:	ecbd 8b02 	vpop	{d8}
 8006214:	bd08      	pop	{r3, pc}
 8006216:	bf00      	nop
 8006218:	20000088 	.word	0x20000088
 800621c:	00000000 	.word	0x00000000

08006220 <__ieee754_powf>:
 8006220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006224:	ee10 5a90 	vmov	r5, s1
 8006228:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800622c:	ed2d 8b02 	vpush	{d8}
 8006230:	eeb0 8a40 	vmov.f32	s16, s0
 8006234:	eef0 8a60 	vmov.f32	s17, s1
 8006238:	f000 8291 	beq.w	800675e <__ieee754_powf+0x53e>
 800623c:	ee10 8a10 	vmov	r8, s0
 8006240:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8006244:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006248:	dc06      	bgt.n	8006258 <__ieee754_powf+0x38>
 800624a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800624e:	dd0a      	ble.n	8006266 <__ieee754_powf+0x46>
 8006250:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006254:	f000 8283 	beq.w	800675e <__ieee754_powf+0x53e>
 8006258:	ecbd 8b02 	vpop	{d8}
 800625c:	48d8      	ldr	r0, [pc, #864]	; (80065c0 <__ieee754_powf+0x3a0>)
 800625e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006262:	f000 bab5 	b.w	80067d0 <nanf>
 8006266:	f1b8 0f00 	cmp.w	r8, #0
 800626a:	da1f      	bge.n	80062ac <__ieee754_powf+0x8c>
 800626c:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8006270:	da2e      	bge.n	80062d0 <__ieee754_powf+0xb0>
 8006272:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8006276:	f2c0 827b 	blt.w	8006770 <__ieee754_powf+0x550>
 800627a:	15fb      	asrs	r3, r7, #23
 800627c:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8006280:	fa47 f603 	asr.w	r6, r7, r3
 8006284:	fa06 f303 	lsl.w	r3, r6, r3
 8006288:	42bb      	cmp	r3, r7
 800628a:	f040 8271 	bne.w	8006770 <__ieee754_powf+0x550>
 800628e:	f006 0601 	and.w	r6, r6, #1
 8006292:	f1c6 0602 	rsb	r6, r6, #2
 8006296:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800629a:	d120      	bne.n	80062de <__ieee754_powf+0xbe>
 800629c:	2d00      	cmp	r5, #0
 800629e:	f280 8264 	bge.w	800676a <__ieee754_powf+0x54a>
 80062a2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80062a6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80062aa:	e00d      	b.n	80062c8 <__ieee754_powf+0xa8>
 80062ac:	2600      	movs	r6, #0
 80062ae:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80062b2:	d1f0      	bne.n	8006296 <__ieee754_powf+0x76>
 80062b4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80062b8:	f000 8251 	beq.w	800675e <__ieee754_powf+0x53e>
 80062bc:	dd0a      	ble.n	80062d4 <__ieee754_powf+0xb4>
 80062be:	2d00      	cmp	r5, #0
 80062c0:	f280 8250 	bge.w	8006764 <__ieee754_powf+0x544>
 80062c4:	ed9f 0abf 	vldr	s0, [pc, #764]	; 80065c4 <__ieee754_powf+0x3a4>
 80062c8:	ecbd 8b02 	vpop	{d8}
 80062cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062d0:	2602      	movs	r6, #2
 80062d2:	e7ec      	b.n	80062ae <__ieee754_powf+0x8e>
 80062d4:	2d00      	cmp	r5, #0
 80062d6:	daf5      	bge.n	80062c4 <__ieee754_powf+0xa4>
 80062d8:	eeb1 0a68 	vneg.f32	s0, s17
 80062dc:	e7f4      	b.n	80062c8 <__ieee754_powf+0xa8>
 80062de:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 80062e2:	d102      	bne.n	80062ea <__ieee754_powf+0xca>
 80062e4:	ee28 0a08 	vmul.f32	s0, s16, s16
 80062e8:	e7ee      	b.n	80062c8 <__ieee754_powf+0xa8>
 80062ea:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 80062ee:	eeb0 0a48 	vmov.f32	s0, s16
 80062f2:	d108      	bne.n	8006306 <__ieee754_powf+0xe6>
 80062f4:	f1b8 0f00 	cmp.w	r8, #0
 80062f8:	db05      	blt.n	8006306 <__ieee754_powf+0xe6>
 80062fa:	ecbd 8b02 	vpop	{d8}
 80062fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006302:	f000 ba4d 	b.w	80067a0 <__ieee754_sqrtf>
 8006306:	f000 fa4e 	bl	80067a6 <fabsf>
 800630a:	b124      	cbz	r4, 8006316 <__ieee754_powf+0xf6>
 800630c:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8006310:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8006314:	d117      	bne.n	8006346 <__ieee754_powf+0x126>
 8006316:	2d00      	cmp	r5, #0
 8006318:	bfbc      	itt	lt
 800631a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800631e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8006322:	f1b8 0f00 	cmp.w	r8, #0
 8006326:	dacf      	bge.n	80062c8 <__ieee754_powf+0xa8>
 8006328:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800632c:	ea54 0306 	orrs.w	r3, r4, r6
 8006330:	d104      	bne.n	800633c <__ieee754_powf+0x11c>
 8006332:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006336:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800633a:	e7c5      	b.n	80062c8 <__ieee754_powf+0xa8>
 800633c:	2e01      	cmp	r6, #1
 800633e:	d1c3      	bne.n	80062c8 <__ieee754_powf+0xa8>
 8006340:	eeb1 0a40 	vneg.f32	s0, s0
 8006344:	e7c0      	b.n	80062c8 <__ieee754_powf+0xa8>
 8006346:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800634a:	3801      	subs	r0, #1
 800634c:	ea56 0300 	orrs.w	r3, r6, r0
 8006350:	d104      	bne.n	800635c <__ieee754_powf+0x13c>
 8006352:	ee38 8a48 	vsub.f32	s16, s16, s16
 8006356:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800635a:	e7b5      	b.n	80062c8 <__ieee754_powf+0xa8>
 800635c:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8006360:	dd6b      	ble.n	800643a <__ieee754_powf+0x21a>
 8006362:	4b99      	ldr	r3, [pc, #612]	; (80065c8 <__ieee754_powf+0x3a8>)
 8006364:	429c      	cmp	r4, r3
 8006366:	dc06      	bgt.n	8006376 <__ieee754_powf+0x156>
 8006368:	2d00      	cmp	r5, #0
 800636a:	daab      	bge.n	80062c4 <__ieee754_powf+0xa4>
 800636c:	ed9f 0a97 	vldr	s0, [pc, #604]	; 80065cc <__ieee754_powf+0x3ac>
 8006370:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006374:	e7a8      	b.n	80062c8 <__ieee754_powf+0xa8>
 8006376:	4b96      	ldr	r3, [pc, #600]	; (80065d0 <__ieee754_powf+0x3b0>)
 8006378:	429c      	cmp	r4, r3
 800637a:	dd02      	ble.n	8006382 <__ieee754_powf+0x162>
 800637c:	2d00      	cmp	r5, #0
 800637e:	dcf5      	bgt.n	800636c <__ieee754_powf+0x14c>
 8006380:	e7a0      	b.n	80062c4 <__ieee754_powf+0xa4>
 8006382:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006386:	ee30 0a67 	vsub.f32	s0, s0, s15
 800638a:	eddf 6a92 	vldr	s13, [pc, #584]	; 80065d4 <__ieee754_powf+0x3b4>
 800638e:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8006392:	eee0 6a67 	vfms.f32	s13, s0, s15
 8006396:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800639a:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800639e:	ee20 7a00 	vmul.f32	s14, s0, s0
 80063a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063a6:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80065d8 <__ieee754_powf+0x3b8>
 80063aa:	ee67 7a67 	vnmul.f32	s15, s14, s15
 80063ae:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 80065dc <__ieee754_powf+0x3bc>
 80063b2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80063b6:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80065e0 <__ieee754_powf+0x3c0>
 80063ba:	eef0 6a67 	vmov.f32	s13, s15
 80063be:	eee0 6a07 	vfma.f32	s13, s0, s14
 80063c2:	ee16 3a90 	vmov	r3, s13
 80063c6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80063ca:	f023 030f 	bic.w	r3, r3, #15
 80063ce:	ee00 3a90 	vmov	s1, r3
 80063d2:	eee0 0a47 	vfms.f32	s1, s0, s14
 80063d6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80063da:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 80063de:	f025 050f 	bic.w	r5, r5, #15
 80063e2:	ee07 5a10 	vmov	s14, r5
 80063e6:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80063ea:	ee38 7ac7 	vsub.f32	s14, s17, s14
 80063ee:	ee07 3a90 	vmov	s15, r3
 80063f2:	eee7 0a27 	vfma.f32	s1, s14, s15
 80063f6:	3e01      	subs	r6, #1
 80063f8:	ea56 0200 	orrs.w	r2, r6, r0
 80063fc:	ee07 5a10 	vmov	s14, r5
 8006400:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006404:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8006408:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800640c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8006410:	ee17 4a10 	vmov	r4, s14
 8006414:	bf08      	it	eq
 8006416:	eeb0 8a40 	vmoveq.f32	s16, s0
 800641a:	2c00      	cmp	r4, #0
 800641c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006420:	f340 8184 	ble.w	800672c <__ieee754_powf+0x50c>
 8006424:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8006428:	f340 80fc 	ble.w	8006624 <__ieee754_powf+0x404>
 800642c:	eddf 7a67 	vldr	s15, [pc, #412]	; 80065cc <__ieee754_powf+0x3ac>
 8006430:	ee28 0a27 	vmul.f32	s0, s16, s15
 8006434:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006438:	e746      	b.n	80062c8 <__ieee754_powf+0xa8>
 800643a:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 800643e:	bf01      	itttt	eq
 8006440:	eddf 7a68 	vldreq	s15, [pc, #416]	; 80065e4 <__ieee754_powf+0x3c4>
 8006444:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8006448:	f06f 0217 	mvneq.w	r2, #23
 800644c:	ee17 4a90 	vmoveq	r4, s15
 8006450:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8006454:	bf18      	it	ne
 8006456:	2200      	movne	r2, #0
 8006458:	3b7f      	subs	r3, #127	; 0x7f
 800645a:	4413      	add	r3, r2
 800645c:	4a62      	ldr	r2, [pc, #392]	; (80065e8 <__ieee754_powf+0x3c8>)
 800645e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8006462:	4294      	cmp	r4, r2
 8006464:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8006468:	dd06      	ble.n	8006478 <__ieee754_powf+0x258>
 800646a:	4a60      	ldr	r2, [pc, #384]	; (80065ec <__ieee754_powf+0x3cc>)
 800646c:	4294      	cmp	r4, r2
 800646e:	f340 80a4 	ble.w	80065ba <__ieee754_powf+0x39a>
 8006472:	3301      	adds	r3, #1
 8006474:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8006478:	2400      	movs	r4, #0
 800647a:	4a5d      	ldr	r2, [pc, #372]	; (80065f0 <__ieee754_powf+0x3d0>)
 800647c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8006480:	ee07 1a90 	vmov	s15, r1
 8006484:	ed92 7a00 	vldr	s14, [r2]
 8006488:	4a5a      	ldr	r2, [pc, #360]	; (80065f4 <__ieee754_powf+0x3d4>)
 800648a:	ee37 6a27 	vadd.f32	s12, s14, s15
 800648e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8006492:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8006496:	1049      	asrs	r1, r1, #1
 8006498:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800649c:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80064a0:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80064a4:	ee37 5ac7 	vsub.f32	s10, s15, s14
 80064a8:	ee06 1a10 	vmov	s12, r1
 80064ac:	ee65 4a26 	vmul.f32	s9, s10, s13
 80064b0:	ee36 7a47 	vsub.f32	s14, s12, s14
 80064b4:	ee14 7a90 	vmov	r7, s9
 80064b8:	4017      	ands	r7, r2
 80064ba:	ee05 7a90 	vmov	s11, r7
 80064be:	eea5 5ac6 	vfms.f32	s10, s11, s12
 80064c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80064c6:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80065f8 <__ieee754_powf+0x3d8>
 80064ca:	eea5 5ae7 	vfms.f32	s10, s11, s15
 80064ce:	ee64 7aa4 	vmul.f32	s15, s9, s9
 80064d2:	ee25 6a26 	vmul.f32	s12, s10, s13
 80064d6:	eddf 6a49 	vldr	s13, [pc, #292]	; 80065fc <__ieee754_powf+0x3dc>
 80064da:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80064de:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006600 <__ieee754_powf+0x3e0>
 80064e2:	eee7 6a27 	vfma.f32	s13, s14, s15
 80064e6:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80065d4 <__ieee754_powf+0x3b4>
 80064ea:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80064ee:	eddf 6a45 	vldr	s13, [pc, #276]	; 8006604 <__ieee754_powf+0x3e4>
 80064f2:	eee7 6a27 	vfma.f32	s13, s14, s15
 80064f6:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8006608 <__ieee754_powf+0x3e8>
 80064fa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80064fe:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8006502:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8006506:	ee66 6a86 	vmul.f32	s13, s13, s12
 800650a:	eee5 6a07 	vfma.f32	s13, s10, s14
 800650e:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8006512:	eef0 7a45 	vmov.f32	s15, s10
 8006516:	eee5 7aa5 	vfma.f32	s15, s11, s11
 800651a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800651e:	ee17 1a90 	vmov	r1, s15
 8006522:	4011      	ands	r1, r2
 8006524:	ee07 1a90 	vmov	s15, r1
 8006528:	ee37 7ac5 	vsub.f32	s14, s15, s10
 800652c:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8006530:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006534:	ee27 7a24 	vmul.f32	s14, s14, s9
 8006538:	eea6 7a27 	vfma.f32	s14, s12, s15
 800653c:	eeb0 6a47 	vmov.f32	s12, s14
 8006540:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8006544:	ee16 1a10 	vmov	r1, s12
 8006548:	4011      	ands	r1, r2
 800654a:	ee06 1a90 	vmov	s13, r1
 800654e:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8006552:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800660c <__ieee754_powf+0x3ec>
 8006556:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006610 <__ieee754_powf+0x3f0>
 800655a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800655e:	ee06 1a10 	vmov	s12, r1
 8006562:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006566:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8006614 <__ieee754_powf+0x3f4>
 800656a:	492b      	ldr	r1, [pc, #172]	; (8006618 <__ieee754_powf+0x3f8>)
 800656c:	eea6 7a27 	vfma.f32	s14, s12, s15
 8006570:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006574:	edd1 7a00 	vldr	s15, [r1]
 8006578:	ee37 7a27 	vadd.f32	s14, s14, s15
 800657c:	ee07 3a90 	vmov	s15, r3
 8006580:	4b26      	ldr	r3, [pc, #152]	; (800661c <__ieee754_powf+0x3fc>)
 8006582:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006586:	eef0 7a47 	vmov.f32	s15, s14
 800658a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800658e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006592:	edd4 0a00 	vldr	s1, [r4]
 8006596:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800659a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800659e:	ee17 3a90 	vmov	r3, s15
 80065a2:	4013      	ands	r3, r2
 80065a4:	ee07 3a90 	vmov	s15, r3
 80065a8:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80065ac:	ee76 6ae0 	vsub.f32	s13, s13, s1
 80065b0:	eee6 6a65 	vfms.f32	s13, s12, s11
 80065b4:	ee77 7a66 	vsub.f32	s15, s14, s13
 80065b8:	e70f      	b.n	80063da <__ieee754_powf+0x1ba>
 80065ba:	2401      	movs	r4, #1
 80065bc:	e75d      	b.n	800647a <__ieee754_powf+0x25a>
 80065be:	bf00      	nop
 80065c0:	080069bc 	.word	0x080069bc
 80065c4:	00000000 	.word	0x00000000
 80065c8:	3f7ffff7 	.word	0x3f7ffff7
 80065cc:	7149f2ca 	.word	0x7149f2ca
 80065d0:	3f800007 	.word	0x3f800007
 80065d4:	3eaaaaab 	.word	0x3eaaaaab
 80065d8:	3fb8aa3b 	.word	0x3fb8aa3b
 80065dc:	36eca570 	.word	0x36eca570
 80065e0:	3fb8aa00 	.word	0x3fb8aa00
 80065e4:	4b800000 	.word	0x4b800000
 80065e8:	001cc471 	.word	0x001cc471
 80065ec:	005db3d6 	.word	0x005db3d6
 80065f0:	080069c0 	.word	0x080069c0
 80065f4:	fffff000 	.word	0xfffff000
 80065f8:	3e6c3255 	.word	0x3e6c3255
 80065fc:	3e53f142 	.word	0x3e53f142
 8006600:	3e8ba305 	.word	0x3e8ba305
 8006604:	3edb6db7 	.word	0x3edb6db7
 8006608:	3f19999a 	.word	0x3f19999a
 800660c:	3f76384f 	.word	0x3f76384f
 8006610:	3f763800 	.word	0x3f763800
 8006614:	369dc3a0 	.word	0x369dc3a0
 8006618:	080069d0 	.word	0x080069d0
 800661c:	080069c8 	.word	0x080069c8
 8006620:	3338aa3c 	.word	0x3338aa3c
 8006624:	f040 8092 	bne.w	800674c <__ieee754_powf+0x52c>
 8006628:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8006620 <__ieee754_powf+0x400>
 800662c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006630:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8006634:	eef4 6ac7 	vcmpe.f32	s13, s14
 8006638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800663c:	f73f aef6 	bgt.w	800642c <__ieee754_powf+0x20c>
 8006640:	15db      	asrs	r3, r3, #23
 8006642:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8006646:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800664a:	4103      	asrs	r3, r0
 800664c:	4423      	add	r3, r4
 800664e:	4949      	ldr	r1, [pc, #292]	; (8006774 <__ieee754_powf+0x554>)
 8006650:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006654:	3a7f      	subs	r2, #127	; 0x7f
 8006656:	4111      	asrs	r1, r2
 8006658:	ea23 0101 	bic.w	r1, r3, r1
 800665c:	ee07 1a10 	vmov	s14, r1
 8006660:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8006664:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006668:	f1c2 0217 	rsb	r2, r2, #23
 800666c:	4110      	asrs	r0, r2
 800666e:	2c00      	cmp	r4, #0
 8006670:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006674:	bfb8      	it	lt
 8006676:	4240      	neglt	r0, r0
 8006678:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800667c:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8006778 <__ieee754_powf+0x558>
 8006680:	ee17 3a10 	vmov	r3, s14
 8006684:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006688:	f023 030f 	bic.w	r3, r3, #15
 800668c:	ee07 3a10 	vmov	s14, r3
 8006690:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006694:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8006698:	eddf 7a38 	vldr	s15, [pc, #224]	; 800677c <__ieee754_powf+0x55c>
 800669c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066a0:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80066a4:	eddf 6a36 	vldr	s13, [pc, #216]	; 8006780 <__ieee754_powf+0x560>
 80066a8:	eeb0 0a67 	vmov.f32	s0, s15
 80066ac:	eea7 0a26 	vfma.f32	s0, s14, s13
 80066b0:	eeb0 6a40 	vmov.f32	s12, s0
 80066b4:	eea7 6a66 	vfms.f32	s12, s14, s13
 80066b8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80066bc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80066c0:	eddf 6a30 	vldr	s13, [pc, #192]	; 8006784 <__ieee754_powf+0x564>
 80066c4:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8006788 <__ieee754_powf+0x568>
 80066c8:	eea7 6a26 	vfma.f32	s12, s14, s13
 80066cc:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800678c <__ieee754_powf+0x56c>
 80066d0:	eee6 6a07 	vfma.f32	s13, s12, s14
 80066d4:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8006790 <__ieee754_powf+0x570>
 80066d8:	eea6 6a87 	vfma.f32	s12, s13, s14
 80066dc:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8006794 <__ieee754_powf+0x574>
 80066e0:	eee6 6a07 	vfma.f32	s13, s12, s14
 80066e4:	eeb0 6a40 	vmov.f32	s12, s0
 80066e8:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80066ec:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80066f0:	eeb0 7a46 	vmov.f32	s14, s12
 80066f4:	ee77 6a66 	vsub.f32	s13, s14, s13
 80066f8:	ee20 6a06 	vmul.f32	s12, s0, s12
 80066fc:	eee0 7a27 	vfma.f32	s15, s0, s15
 8006700:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006704:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006708:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800670c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006710:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8006714:	ee10 3a10 	vmov	r3, s0
 8006718:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800671c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006720:	da1a      	bge.n	8006758 <__ieee754_powf+0x538>
 8006722:	f000 f8b7 	bl	8006894 <scalbnf>
 8006726:	ee20 0a08 	vmul.f32	s0, s0, s16
 800672a:	e5cd      	b.n	80062c8 <__ieee754_powf+0xa8>
 800672c:	4a1a      	ldr	r2, [pc, #104]	; (8006798 <__ieee754_powf+0x578>)
 800672e:	4293      	cmp	r3, r2
 8006730:	dd02      	ble.n	8006738 <__ieee754_powf+0x518>
 8006732:	eddf 7a1a 	vldr	s15, [pc, #104]	; 800679c <__ieee754_powf+0x57c>
 8006736:	e67b      	b.n	8006430 <__ieee754_powf+0x210>
 8006738:	d108      	bne.n	800674c <__ieee754_powf+0x52c>
 800673a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800673e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8006742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006746:	f6ff af7b 	blt.w	8006640 <__ieee754_powf+0x420>
 800674a:	e7f2      	b.n	8006732 <__ieee754_powf+0x512>
 800674c:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8006750:	f73f af76 	bgt.w	8006640 <__ieee754_powf+0x420>
 8006754:	2000      	movs	r0, #0
 8006756:	e78f      	b.n	8006678 <__ieee754_powf+0x458>
 8006758:	ee00 3a10 	vmov	s0, r3
 800675c:	e7e3      	b.n	8006726 <__ieee754_powf+0x506>
 800675e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006762:	e5b1      	b.n	80062c8 <__ieee754_powf+0xa8>
 8006764:	eeb0 0a68 	vmov.f32	s0, s17
 8006768:	e5ae      	b.n	80062c8 <__ieee754_powf+0xa8>
 800676a:	eeb0 0a48 	vmov.f32	s0, s16
 800676e:	e5ab      	b.n	80062c8 <__ieee754_powf+0xa8>
 8006770:	2600      	movs	r6, #0
 8006772:	e590      	b.n	8006296 <__ieee754_powf+0x76>
 8006774:	007fffff 	.word	0x007fffff
 8006778:	3f317218 	.word	0x3f317218
 800677c:	35bfbe8c 	.word	0x35bfbe8c
 8006780:	3f317200 	.word	0x3f317200
 8006784:	3331bb4c 	.word	0x3331bb4c
 8006788:	b5ddea0e 	.word	0xb5ddea0e
 800678c:	388ab355 	.word	0x388ab355
 8006790:	bb360b61 	.word	0xbb360b61
 8006794:	3e2aaaab 	.word	0x3e2aaaab
 8006798:	43160000 	.word	0x43160000
 800679c:	0da24260 	.word	0x0da24260

080067a0 <__ieee754_sqrtf>:
 80067a0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80067a4:	4770      	bx	lr

080067a6 <fabsf>:
 80067a6:	ee10 3a10 	vmov	r3, s0
 80067aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067ae:	ee00 3a10 	vmov	s0, r3
 80067b2:	4770      	bx	lr

080067b4 <finitef>:
 80067b4:	b082      	sub	sp, #8
 80067b6:	ed8d 0a01 	vstr	s0, [sp, #4]
 80067ba:	9801      	ldr	r0, [sp, #4]
 80067bc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80067c0:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80067c4:	bfac      	ite	ge
 80067c6:	2000      	movge	r0, #0
 80067c8:	2001      	movlt	r0, #1
 80067ca:	b002      	add	sp, #8
 80067cc:	4770      	bx	lr
	...

080067d0 <nanf>:
 80067d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80067d8 <nanf+0x8>
 80067d4:	4770      	bx	lr
 80067d6:	bf00      	nop
 80067d8:	7fc00000 	.word	0x7fc00000

080067dc <rintf>:
 80067dc:	ee10 2a10 	vmov	r2, s0
 80067e0:	b513      	push	{r0, r1, r4, lr}
 80067e2:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80067e6:	397f      	subs	r1, #127	; 0x7f
 80067e8:	2916      	cmp	r1, #22
 80067ea:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 80067ee:	dc47      	bgt.n	8006880 <rintf+0xa4>
 80067f0:	b32b      	cbz	r3, 800683e <rintf+0x62>
 80067f2:	2900      	cmp	r1, #0
 80067f4:	ee10 3a10 	vmov	r3, s0
 80067f8:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 80067fc:	da21      	bge.n	8006842 <rintf+0x66>
 80067fe:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8006802:	425b      	negs	r3, r3
 8006804:	4921      	ldr	r1, [pc, #132]	; (800688c <rintf+0xb0>)
 8006806:	0a5b      	lsrs	r3, r3, #9
 8006808:	0d12      	lsrs	r2, r2, #20
 800680a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800680e:	0512      	lsls	r2, r2, #20
 8006810:	4313      	orrs	r3, r2
 8006812:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8006816:	ee07 3a90 	vmov	s15, r3
 800681a:	edd1 6a00 	vldr	s13, [r1]
 800681e:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8006822:	ed8d 7a01 	vstr	s14, [sp, #4]
 8006826:	eddd 7a01 	vldr	s15, [sp, #4]
 800682a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800682e:	ee17 3a90 	vmov	r3, s15
 8006832:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006836:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800683a:	ee00 3a10 	vmov	s0, r3
 800683e:	b002      	add	sp, #8
 8006840:	bd10      	pop	{r4, pc}
 8006842:	4a13      	ldr	r2, [pc, #76]	; (8006890 <rintf+0xb4>)
 8006844:	410a      	asrs	r2, r1
 8006846:	4213      	tst	r3, r2
 8006848:	d0f9      	beq.n	800683e <rintf+0x62>
 800684a:	0854      	lsrs	r4, r2, #1
 800684c:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 8006850:	d006      	beq.n	8006860 <rintf+0x84>
 8006852:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006856:	ea23 0304 	bic.w	r3, r3, r4
 800685a:	fa42 f101 	asr.w	r1, r2, r1
 800685e:	430b      	orrs	r3, r1
 8006860:	4a0a      	ldr	r2, [pc, #40]	; (800688c <rintf+0xb0>)
 8006862:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8006866:	ed90 7a00 	vldr	s14, [r0]
 800686a:	ee07 3a90 	vmov	s15, r3
 800686e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006872:	edcd 7a01 	vstr	s15, [sp, #4]
 8006876:	ed9d 0a01 	vldr	s0, [sp, #4]
 800687a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800687e:	e7de      	b.n	800683e <rintf+0x62>
 8006880:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006884:	d3db      	bcc.n	800683e <rintf+0x62>
 8006886:	ee30 0a00 	vadd.f32	s0, s0, s0
 800688a:	e7d8      	b.n	800683e <rintf+0x62>
 800688c:	080069d8 	.word	0x080069d8
 8006890:	007fffff 	.word	0x007fffff

08006894 <scalbnf>:
 8006894:	ee10 3a10 	vmov	r3, s0
 8006898:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800689c:	d025      	beq.n	80068ea <scalbnf+0x56>
 800689e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80068a2:	d302      	bcc.n	80068aa <scalbnf+0x16>
 80068a4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80068a8:	4770      	bx	lr
 80068aa:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 80068ae:	d122      	bne.n	80068f6 <scalbnf+0x62>
 80068b0:	4b2a      	ldr	r3, [pc, #168]	; (800695c <scalbnf+0xc8>)
 80068b2:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8006960 <scalbnf+0xcc>
 80068b6:	4298      	cmp	r0, r3
 80068b8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80068bc:	db16      	blt.n	80068ec <scalbnf+0x58>
 80068be:	ee10 3a10 	vmov	r3, s0
 80068c2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80068c6:	3a19      	subs	r2, #25
 80068c8:	4402      	add	r2, r0
 80068ca:	2afe      	cmp	r2, #254	; 0xfe
 80068cc:	dd15      	ble.n	80068fa <scalbnf+0x66>
 80068ce:	ee10 3a10 	vmov	r3, s0
 80068d2:	eddf 7a24 	vldr	s15, [pc, #144]	; 8006964 <scalbnf+0xd0>
 80068d6:	eddf 6a24 	vldr	s13, [pc, #144]	; 8006968 <scalbnf+0xd4>
 80068da:	2b00      	cmp	r3, #0
 80068dc:	eeb0 7a67 	vmov.f32	s14, s15
 80068e0:	bfb8      	it	lt
 80068e2:	eef0 7a66 	vmovlt.f32	s15, s13
 80068e6:	ee27 0a27 	vmul.f32	s0, s14, s15
 80068ea:	4770      	bx	lr
 80068ec:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800696c <scalbnf+0xd8>
 80068f0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80068f4:	4770      	bx	lr
 80068f6:	0dd2      	lsrs	r2, r2, #23
 80068f8:	e7e6      	b.n	80068c8 <scalbnf+0x34>
 80068fa:	2a00      	cmp	r2, #0
 80068fc:	dd06      	ble.n	800690c <scalbnf+0x78>
 80068fe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006902:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8006906:	ee00 3a10 	vmov	s0, r3
 800690a:	4770      	bx	lr
 800690c:	f112 0f16 	cmn.w	r2, #22
 8006910:	da1a      	bge.n	8006948 <scalbnf+0xb4>
 8006912:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006916:	4298      	cmp	r0, r3
 8006918:	ee10 3a10 	vmov	r3, s0
 800691c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006920:	dd0a      	ble.n	8006938 <scalbnf+0xa4>
 8006922:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8006964 <scalbnf+0xd0>
 8006926:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8006968 <scalbnf+0xd4>
 800692a:	eef0 7a40 	vmov.f32	s15, s0
 800692e:	2b00      	cmp	r3, #0
 8006930:	bf18      	it	ne
 8006932:	eeb0 0a47 	vmovne.f32	s0, s14
 8006936:	e7db      	b.n	80068f0 <scalbnf+0x5c>
 8006938:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800696c <scalbnf+0xd8>
 800693c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8006970 <scalbnf+0xdc>
 8006940:	eef0 7a40 	vmov.f32	s15, s0
 8006944:	2b00      	cmp	r3, #0
 8006946:	e7f3      	b.n	8006930 <scalbnf+0x9c>
 8006948:	3219      	adds	r2, #25
 800694a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800694e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8006952:	eddf 7a08 	vldr	s15, [pc, #32]	; 8006974 <scalbnf+0xe0>
 8006956:	ee07 3a10 	vmov	s14, r3
 800695a:	e7c4      	b.n	80068e6 <scalbnf+0x52>
 800695c:	ffff3cb0 	.word	0xffff3cb0
 8006960:	4c000000 	.word	0x4c000000
 8006964:	7149f2ca 	.word	0x7149f2ca
 8006968:	f149f2ca 	.word	0xf149f2ca
 800696c:	0da24260 	.word	0x0da24260
 8006970:	8da24260 	.word	0x8da24260
 8006974:	33000000 	.word	0x33000000

08006978 <_init>:
 8006978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800697a:	bf00      	nop
 800697c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800697e:	bc08      	pop	{r3}
 8006980:	469e      	mov	lr, r3
 8006982:	4770      	bx	lr

08006984 <_fini>:
 8006984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006986:	bf00      	nop
 8006988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800698a:	bc08      	pop	{r3}
 800698c:	469e      	mov	lr, r3
 800698e:	4770      	bx	lr
