{"sha": "f3d6634ba3d2b6f7ba14a6189ca2452264064d14", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjNkNjYzNGJhM2QyYjZmN2JhMTRhNjE4OWNhMjQ1MjI2NDA2NGQxNA==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:12:14Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:12:14Z"}, "message": "i386: Emulate MMX sse_cvtps2pi/sse_cvttps2pi with SSE\n\nEmulate MMX sse_cvtps2pi/sse_cvttps2pi with SSE.\n\n\tPR target/89021\n\t* config/i386/sse.md (sse_cvtps2pi): Add SSE emulation.\n\t(sse_cvttps2pi): Likewise.\n\nFrom-SVN: r271227", "tree": {"sha": "1e7d4922f3567764c2ac6508b579e7d7d3c338b1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1e7d4922f3567764c2ac6508b579e7d7d3c338b1"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f3d6634ba3d2b6f7ba14a6189ca2452264064d14", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f3d6634ba3d2b6f7ba14a6189ca2452264064d14", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f3d6634ba3d2b6f7ba14a6189ca2452264064d14", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f3d6634ba3d2b6f7ba14a6189ca2452264064d14/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "3d34e8b0ea84b8f2c8db0c32272bc3d84c818b9e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3d34e8b0ea84b8f2c8db0c32272bc3d84c818b9e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3d34e8b0ea84b8f2c8db0c32272bc3d84c818b9e"}], "stats": {"total": 36, "additions": 24, "deletions": 12}, "files": [{"sha": "80bf99434f520e50d19385d4ebd6e8872c3bc72c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3d6634ba3d2b6f7ba14a6189ca2452264064d14/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3d6634ba3d2b6f7ba14a6189ca2452264064d14/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f3d6634ba3d2b6f7ba14a6189ca2452264064d14", "patch": "@@ -1,3 +1,9 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/sse.md (sse_cvtps2pi): Add SSE emulation.\n+\t(sse_cvttps2pi): Likewise.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "2e758089940ba262807f0771fe20cc69b1d2718e", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 18, "deletions": 12, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3d6634ba3d2b6f7ba14a6189ca2452264064d14/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3d6634ba3d2b6f7ba14a6189ca2452264064d14/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=f3d6634ba3d2b6f7ba14a6189ca2452264064d14", "patch": "@@ -5005,26 +5005,32 @@\n    (set_attr \"mode\" \"V4SF\")])\n \n (define_insn \"sse_cvtps2pi\"\n-  [(set (match_operand:V2SI 0 \"register_operand\" \"=y\")\n+  [(set (match_operand:V2SI 0 \"register_operand\" \"=y,Yv\")\n \t(vec_select:V2SI\n-\t  (unspec:V4SI [(match_operand:V4SF 1 \"nonimmediate_operand\" \"xm\")]\n+\t  (unspec:V4SI [(match_operand:V4SF 1 \"register_mmxmem_operand\" \"xm,YvBm\")]\n \t\t       UNSPEC_FIX_NOTRUNC)\n \t  (parallel [(const_int 0) (const_int 1)])))]\n-  \"TARGET_SSE\"\n-  \"cvtps2pi\\t{%1, %0|%0, %q1}\"\n-  [(set_attr \"type\" \"ssecvt\")\n-   (set_attr \"unit\" \"mmx\")\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE) && TARGET_SSE\"\n+  \"@\n+   cvtps2pi\\t{%1, %0|%0, %q1}\n+   %vcvtps2dq\\t{%1, %0|%0, %1}\"\n+  [(set_attr \"mmx_isa\" \"native,x64\")\n+   (set_attr \"type\" \"ssecvt\")\n+   (set_attr \"unit\" \"mmx,*\")\n    (set_attr \"mode\" \"DI\")])\n \n (define_insn \"sse_cvttps2pi\"\n-  [(set (match_operand:V2SI 0 \"register_operand\" \"=y\")\n+  [(set (match_operand:V2SI 0 \"register_operand\" \"=y,Yv\")\n \t(vec_select:V2SI\n-\t  (fix:V4SI (match_operand:V4SF 1 \"nonimmediate_operand\" \"xm\"))\n+\t  (fix:V4SI (match_operand:V4SF 1 \"register_mmxmem_operand\" \"xm,YvBm\"))\n \t  (parallel [(const_int 0) (const_int 1)])))]\n-  \"TARGET_SSE\"\n-  \"cvttps2pi\\t{%1, %0|%0, %q1}\"\n-  [(set_attr \"type\" \"ssecvt\")\n-   (set_attr \"unit\" \"mmx\")\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE) && TARGET_SSE\"\n+  \"@\n+   cvttps2pi\\t{%1, %0|%0, %q1}\n+   %vcvttps2dq\\t{%1, %0|%0, %1}\"\n+  [(set_attr \"mmx_isa\" \"native,x64\")\n+   (set_attr \"type\" \"ssecvt\")\n+   (set_attr \"unit\" \"mmx,*\")\n    (set_attr \"prefix_rep\" \"0\")\n    (set_attr \"mode\" \"SF\")])\n "}]}