#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x6103dbeb8290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6103dbeb8420 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x6103dbeca310 .functor NOT 1, L_0x6103dbeefd40, C4<0>, C4<0>, C4<0>;
L_0x6103dbeefaa0 .functor XOR 1, L_0x6103dbeef940, L_0x6103dbeefa00, C4<0>, C4<0>;
L_0x6103dbeefc30 .functor XOR 1, L_0x6103dbeefaa0, L_0x6103dbeefb60, C4<0>, C4<0>;
v0x6103dbeec550_0 .net *"_ivl_10", 0 0, L_0x6103dbeefb60;  1 drivers
v0x6103dbeec650_0 .net *"_ivl_12", 0 0, L_0x6103dbeefc30;  1 drivers
v0x6103dbeec730_0 .net *"_ivl_2", 0 0, L_0x6103dbeee2d0;  1 drivers
v0x6103dbeec7f0_0 .net *"_ivl_4", 0 0, L_0x6103dbeef940;  1 drivers
v0x6103dbeec8d0_0 .net *"_ivl_6", 0 0, L_0x6103dbeefa00;  1 drivers
v0x6103dbeeca00_0 .net *"_ivl_8", 0 0, L_0x6103dbeefaa0;  1 drivers
v0x6103dbeecae0_0 .net "a", 0 0, v0x6103dbee9980_0;  1 drivers
v0x6103dbeecb80_0 .net "b", 0 0, v0x6103dbee9a20_0;  1 drivers
v0x6103dbeecc20_0 .net "c", 0 0, v0x6103dbee9ac0_0;  1 drivers
v0x6103dbeeccc0_0 .var "clk", 0 0;
v0x6103dbeecd60_0 .net "d", 0 0, v0x6103dbee9c00_0;  1 drivers
v0x6103dbeece00_0 .net "q_dut", 0 0, L_0x6103dbeef6d0;  1 drivers
v0x6103dbeecea0_0 .net "q_ref", 0 0, L_0x6103dbea7b60;  1 drivers
v0x6103dbeecf40_0 .var/2u "stats1", 159 0;
v0x6103dbeecfe0_0 .var/2u "strobe", 0 0;
v0x6103dbeed080_0 .net "tb_match", 0 0, L_0x6103dbeefd40;  1 drivers
v0x6103dbeed140_0 .net "tb_mismatch", 0 0, L_0x6103dbeca310;  1 drivers
v0x6103dbeed200_0 .net "wavedrom_enable", 0 0, v0x6103dbee9cf0_0;  1 drivers
v0x6103dbeed2a0_0 .net "wavedrom_title", 511 0, v0x6103dbee9d90_0;  1 drivers
L_0x6103dbeee2d0 .concat [ 1 0 0 0], L_0x6103dbea7b60;
L_0x6103dbeef940 .concat [ 1 0 0 0], L_0x6103dbea7b60;
L_0x6103dbeefa00 .concat [ 1 0 0 0], L_0x6103dbeef6d0;
L_0x6103dbeefb60 .concat [ 1 0 0 0], L_0x6103dbea7b60;
L_0x6103dbeefd40 .cmp/eeq 1, L_0x6103dbeee2d0, L_0x6103dbeefc30;
S_0x6103dbebcd50 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x6103dbeb8420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x6103dbea7b60 .functor OR 1, v0x6103dbee9ac0_0, v0x6103dbee9a20_0, C4<0>, C4<0>;
v0x6103dbeca4b0_0 .net "a", 0 0, v0x6103dbee9980_0;  alias, 1 drivers
v0x6103dbeca550_0 .net "b", 0 0, v0x6103dbee9a20_0;  alias, 1 drivers
v0x6103dbea7cc0_0 .net "c", 0 0, v0x6103dbee9ac0_0;  alias, 1 drivers
v0x6103dbea7d60_0 .net "d", 0 0, v0x6103dbee9c00_0;  alias, 1 drivers
v0x6103dbee8fc0_0 .net "q", 0 0, L_0x6103dbea7b60;  alias, 1 drivers
S_0x6103dbee9170 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x6103dbeb8420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x6103dbee9980_0 .var "a", 0 0;
v0x6103dbee9a20_0 .var "b", 0 0;
v0x6103dbee9ac0_0 .var "c", 0 0;
v0x6103dbee9b60_0 .net "clk", 0 0, v0x6103dbeeccc0_0;  1 drivers
v0x6103dbee9c00_0 .var "d", 0 0;
v0x6103dbee9cf0_0 .var "wavedrom_enable", 0 0;
v0x6103dbee9d90_0 .var "wavedrom_title", 511 0;
E_0x6103dbeb7d40/0 .event negedge, v0x6103dbee9b60_0;
E_0x6103dbeb7d40/1 .event posedge, v0x6103dbee9b60_0;
E_0x6103dbeb7d40 .event/or E_0x6103dbeb7d40/0, E_0x6103dbeb7d40/1;
E_0x6103dbeb7f90 .event posedge, v0x6103dbee9b60_0;
E_0x6103dbea0820 .event negedge, v0x6103dbee9b60_0;
S_0x6103dbee9480 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x6103dbee9170;
 .timescale -12 -12;
v0x6103dbee9680_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x6103dbee9780 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x6103dbee9170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x6103dbee9ef0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x6103dbeb8420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x6103dbebd780 .functor NOT 1, v0x6103dbee9980_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeed500 .functor NOT 1, v0x6103dbee9a20_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeed5c0 .functor AND 1, L_0x6103dbebd780, L_0x6103dbeed500, C4<1>, C4<1>;
L_0x6103dbeed660 .functor NOT 1, v0x6103dbee9ac0_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeed700 .functor AND 1, L_0x6103dbeed5c0, L_0x6103dbeed660, C4<1>, C4<1>;
L_0x6103dbeed7c0 .functor AND 1, L_0x6103dbeed700, v0x6103dbee9c00_0, C4<1>, C4<1>;
L_0x6103dbeed950 .functor NOT 1, v0x6103dbee9980_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeed9c0 .functor NOT 1, v0x6103dbee9a20_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeeda80 .functor AND 1, L_0x6103dbeed950, L_0x6103dbeed9c0, C4<1>, C4<1>;
L_0x6103dbeedb40 .functor AND 1, L_0x6103dbeeda80, v0x6103dbee9ac0_0, C4<1>, C4<1>;
L_0x6103dbeedc60 .functor NOT 1, v0x6103dbee9c00_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeedcd0 .functor AND 1, L_0x6103dbeedb40, L_0x6103dbeedc60, C4<1>, C4<1>;
L_0x6103dbeede00 .functor OR 1, L_0x6103dbeed7c0, L_0x6103dbeedcd0, C4<0>, C4<0>;
L_0x6103dbeedf10 .functor NOT 1, v0x6103dbee9980_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeedd90 .functor AND 1, L_0x6103dbeedf10, v0x6103dbee9a20_0, C4<1>, C4<1>;
L_0x6103dbeee050 .functor NOT 1, v0x6103dbee9ac0_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeee150 .functor AND 1, L_0x6103dbeedd90, L_0x6103dbeee050, C4<1>, C4<1>;
L_0x6103dbeee260 .functor NOT 1, v0x6103dbee9c00_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeee370 .functor AND 1, L_0x6103dbeee150, L_0x6103dbeee260, C4<1>, C4<1>;
L_0x6103dbeee480 .functor OR 1, L_0x6103dbeede00, L_0x6103dbeee370, C4<0>, C4<0>;
L_0x6103dbeee640 .functor NOT 1, v0x6103dbee9980_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeee6b0 .functor AND 1, L_0x6103dbeee640, v0x6103dbee9a20_0, C4<1>, C4<1>;
L_0x6103dbeee940 .functor NOT 1, v0x6103dbee9ac0_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeeeac0 .functor AND 1, L_0x6103dbeee6b0, L_0x6103dbeee940, C4<1>, C4<1>;
L_0x6103dbeeeca0 .functor AND 1, L_0x6103dbeeeac0, v0x6103dbee9c00_0, C4<1>, C4<1>;
L_0x6103dbeeed60 .functor OR 1, L_0x6103dbeee480, L_0x6103dbeeeca0, C4<0>, C4<0>;
L_0x6103dbeeef50 .functor AND 1, v0x6103dbee9980_0, v0x6103dbee9a20_0, C4<1>, C4<1>;
L_0x6103dbeef0d0 .functor NOT 1, v0x6103dbee9ac0_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeef230 .functor AND 1, L_0x6103dbeeef50, L_0x6103dbeef0d0, C4<1>, C4<1>;
L_0x6103dbeef340 .functor NOT 1, v0x6103dbee9c00_0, C4<0>, C4<0>, C4<0>;
L_0x6103dbeef5c0 .functor AND 1, L_0x6103dbeef230, L_0x6103dbeef340, C4<1>, C4<1>;
L_0x6103dbeef6d0 .functor OR 1, L_0x6103dbeeed60, L_0x6103dbeef5c0, C4<0>, C4<0>;
v0x6103dbeea0d0_0 .net *"_ivl_0", 0 0, L_0x6103dbebd780;  1 drivers
v0x6103dbeea1b0_0 .net *"_ivl_10", 0 0, L_0x6103dbeed7c0;  1 drivers
v0x6103dbeea290_0 .net *"_ivl_12", 0 0, L_0x6103dbeed950;  1 drivers
v0x6103dbeea380_0 .net *"_ivl_14", 0 0, L_0x6103dbeed9c0;  1 drivers
v0x6103dbeea460_0 .net *"_ivl_16", 0 0, L_0x6103dbeeda80;  1 drivers
v0x6103dbeea590_0 .net *"_ivl_18", 0 0, L_0x6103dbeedb40;  1 drivers
v0x6103dbeea670_0 .net *"_ivl_2", 0 0, L_0x6103dbeed500;  1 drivers
v0x6103dbeea750_0 .net *"_ivl_20", 0 0, L_0x6103dbeedc60;  1 drivers
v0x6103dbeea830_0 .net *"_ivl_22", 0 0, L_0x6103dbeedcd0;  1 drivers
v0x6103dbeea910_0 .net *"_ivl_24", 0 0, L_0x6103dbeede00;  1 drivers
v0x6103dbeea9f0_0 .net *"_ivl_26", 0 0, L_0x6103dbeedf10;  1 drivers
v0x6103dbeeaad0_0 .net *"_ivl_28", 0 0, L_0x6103dbeedd90;  1 drivers
v0x6103dbeeabb0_0 .net *"_ivl_30", 0 0, L_0x6103dbeee050;  1 drivers
v0x6103dbeeac90_0 .net *"_ivl_32", 0 0, L_0x6103dbeee150;  1 drivers
v0x6103dbeead70_0 .net *"_ivl_34", 0 0, L_0x6103dbeee260;  1 drivers
v0x6103dbeeae50_0 .net *"_ivl_36", 0 0, L_0x6103dbeee370;  1 drivers
v0x6103dbeeaf30_0 .net *"_ivl_38", 0 0, L_0x6103dbeee480;  1 drivers
v0x6103dbeeb010_0 .net *"_ivl_4", 0 0, L_0x6103dbeed5c0;  1 drivers
v0x6103dbeeb0f0_0 .net *"_ivl_40", 0 0, L_0x6103dbeee640;  1 drivers
v0x6103dbeeb1d0_0 .net *"_ivl_42", 0 0, L_0x6103dbeee6b0;  1 drivers
v0x6103dbeeb2b0_0 .net *"_ivl_44", 0 0, L_0x6103dbeee940;  1 drivers
v0x6103dbeeb390_0 .net *"_ivl_46", 0 0, L_0x6103dbeeeac0;  1 drivers
v0x6103dbeeb470_0 .net *"_ivl_48", 0 0, L_0x6103dbeeeca0;  1 drivers
v0x6103dbeeb550_0 .net *"_ivl_50", 0 0, L_0x6103dbeeed60;  1 drivers
v0x6103dbeeb630_0 .net *"_ivl_52", 0 0, L_0x6103dbeeef50;  1 drivers
v0x6103dbeeb710_0 .net *"_ivl_54", 0 0, L_0x6103dbeef0d0;  1 drivers
v0x6103dbeeb7f0_0 .net *"_ivl_56", 0 0, L_0x6103dbeef230;  1 drivers
v0x6103dbeeb8d0_0 .net *"_ivl_58", 0 0, L_0x6103dbeef340;  1 drivers
v0x6103dbeeb9b0_0 .net *"_ivl_6", 0 0, L_0x6103dbeed660;  1 drivers
v0x6103dbeeba90_0 .net *"_ivl_60", 0 0, L_0x6103dbeef5c0;  1 drivers
v0x6103dbeebb70_0 .net *"_ivl_8", 0 0, L_0x6103dbeed700;  1 drivers
v0x6103dbeebc50_0 .net "a", 0 0, v0x6103dbee9980_0;  alias, 1 drivers
v0x6103dbeebcf0_0 .net "b", 0 0, v0x6103dbee9a20_0;  alias, 1 drivers
v0x6103dbeebff0_0 .net "c", 0 0, v0x6103dbee9ac0_0;  alias, 1 drivers
v0x6103dbeec0e0_0 .net "d", 0 0, v0x6103dbee9c00_0;  alias, 1 drivers
v0x6103dbeec1d0_0 .net "q", 0 0, L_0x6103dbeef6d0;  alias, 1 drivers
S_0x6103dbeec330 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x6103dbeb8420;
 .timescale -12 -12;
E_0x6103dbeb7ae0 .event anyedge, v0x6103dbeecfe0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x6103dbeecfe0_0;
    %nor/r;
    %assign/vec4 v0x6103dbeecfe0_0, 0;
    %wait E_0x6103dbeb7ae0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x6103dbee9170;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9a20_0, 0;
    %assign/vec4 v0x6103dbee9980_0, 0;
    %wait E_0x6103dbea0820;
    %wait E_0x6103dbeb7f90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9a20_0, 0;
    %assign/vec4 v0x6103dbee9980_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6103dbeb7d40;
    %load/vec4 v0x6103dbee9980_0;
    %load/vec4 v0x6103dbee9a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6103dbee9ac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6103dbee9c00_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9a20_0, 0;
    %assign/vec4 v0x6103dbee9980_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x6103dbee9780;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6103dbeb7d40;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6103dbee9a20_0, 0;
    %assign/vec4 v0x6103dbee9980_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x6103dbeb8420;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6103dbeeccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6103dbeecfe0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x6103dbeb8420;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x6103dbeeccc0_0;
    %inv;
    %store/vec4 v0x6103dbeeccc0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x6103dbeb8420;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x6103dbee9b60_0, v0x6103dbeed140_0, v0x6103dbeecae0_0, v0x6103dbeecb80_0, v0x6103dbeecc20_0, v0x6103dbeecd60_0, v0x6103dbeecea0_0, v0x6103dbeece00_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x6103dbeb8420;
T_7 ;
    %load/vec4 v0x6103dbeecf40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x6103dbeecf40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x6103dbeecf40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x6103dbeecf40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x6103dbeecf40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x6103dbeecf40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x6103dbeecf40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x6103dbeb8420;
T_8 ;
    %wait E_0x6103dbeb7d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6103dbeecf40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6103dbeecf40_0, 4, 32;
    %load/vec4 v0x6103dbeed080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x6103dbeecf40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6103dbeecf40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6103dbeecf40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6103dbeecf40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x6103dbeecea0_0;
    %load/vec4 v0x6103dbeecea0_0;
    %load/vec4 v0x6103dbeece00_0;
    %xor;
    %load/vec4 v0x6103dbeecea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x6103dbeecf40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6103dbeecf40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x6103dbeecf40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6103dbeecf40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth1/circuit4/iter1/response5/top_module.sv";
