#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Wed Dec 18 16:51:31 2024
# Process ID: 236962
# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
# Running On        :fmasmitsxps15
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency     :2918.400 MHz
# CPU Physical cores:10
# CPU Logical cores :20
# Host memory       :16599 MB
# Swap memory       :4294 MB
# Total Virtual     :20894 MB
# Available Virtual :19401 MB
#-----------------------------------------------------------
source KC705_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.500 ; gain = 0.023 ; free physical = 12084 ; free virtual = 18120
Command: link_design -top KC705_top -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_data_in.dcp' for cell 'ila_data_inout'
INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.dcp' for cell 'trans_wiz_TxRx'
INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.dcp' for cell 'vio_DRP_settings'
INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.dcp' for cell 'vio_TRANS_settings'
INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.dcp' for cell 'vio_misc_settings'
INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.dcp' for cell 'vio_qppl_lck_pd'
INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.dcp' for cell 'vio_rx_settings'
INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.dcp' for cell 'vio_tx_settings'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1883.289 ; gain = 0.000 ; free physical = 11577 ; free virtual = 17614
INFO: [Netlist 29-17] Analyzing 486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_data_inout UUID: 8e512b21-1398-5db3-82b3-e3ce68303656 
INFO: [Chipscope 16-324] Core: vio_DRP_settings UUID: 253c3ebd-118b-5bb9-8f97-0dde366d7581 
INFO: [Chipscope 16-324] Core: vio_TRANS_settings UUID: 1f26aa8a-764d-51d9-9934-ce1d7d7dabc2 
INFO: [Chipscope 16-324] Core: vio_misc_settings UUID: ec4844a2-195e-5fd1-85f2-fd9d1623efa1 
INFO: [Chipscope 16-324] Core: vio_qppl_lck_pd UUID: d6cace0c-2e8c-53fd-b163-4558ecf232d0 
INFO: [Chipscope 16-324] Core: vio_rx_settings UUID: 76b6765a-e878-55b8-a2fc-4c9d834572e2 
INFO: [Chipscope 16-324] Core: vio_tx_settings UUID: 1b7e8e0c-f80d-5f00-99b1-def7283f4c9b 
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xdc] for cell 'trans_wiz_TxRx/U0'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xdc] for cell 'trans_wiz_TxRx/U0'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xdc] for cell 'vio_DRP_settings'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_DRP/vio_DRP.xdc] for cell 'vio_DRP_settings'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xdc] for cell 'vio_qppl_lck_pd'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_QPLL/vio_QPLL.xdc] for cell 'vio_qppl_lck_pd'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xdc] for cell 'vio_TRANS_settings'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TRANS/vio_TRANS.xdc] for cell 'vio_TRANS_settings'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.xdc] for cell 'vio_rx_settings'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.gen/sources_1/ip/vio_RX/vio_RX.xdc] for cell 'vio_rx_settings'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xdc] for cell 'vio_misc_settings'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_misc/vio_misc.xdc] for cell 'vio_misc_settings'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xdc] for cell 'vio_tx_settings'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_TX/vio_TX.xdc] for cell 'vio_tx_settings'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_data_inout/U0'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_data_inout/U0'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/ila_data_in/ila_v6_2/constraints/ila.xdc] for cell 'ila_data_inout/U0'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.785 ; gain = 0.000 ; free physical = 11464 ; free virtual = 17500
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 252 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.785 ; gain = 680.270 ; free physical = 11464 ; free virtual = 17500
source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
INFO: [Hog:Msg-0] All done
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Parsing TCL File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl] from IP /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci
Sourcing Tcl File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7k325t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/tcl/v7ht.tcl]
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2318.523 ; gain = 191.766 ; free physical = 11423 ; free virtual = 17460

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 141b92a79

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2826.516 ; gain = 507.992 ; free physical = 10963 ; free virtual = 16999

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a5001ff321e03c60.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.016 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16654
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3236.047 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16653
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1344c893c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
Phase 1.1 Core Generation And Design Setup | Checksum: 1344c893c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1344c893c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653
Phase 1 Initialization | Checksum: 1344c893c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16653

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1344c893c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1344c893c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
Phase 2 Timer Update And Timing Data Collection | Checksum: 1344c893c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: e1f77c15

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
Retarget | Checksum: e1f77c15
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Retarget, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 91c1a278

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
Constant propagation | Checksum: 91c1a278
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: d25aec03

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.047 ; gain = 87.844 ; free physical = 10614 ; free virtual = 16654
Sweep | Checksum: d25aec03
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 60 cells
INFO: [Opt 31-1021] In phase Sweep, 3154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_sys_BUFG_inst to drive 6496 load(s) on clock net clk_sys_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: c65ef9d6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
BUFG optimization | Checksum: c65ef9d6
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: c65ef9d6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
Shift Register Optimization | Checksum: c65ef9d6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 153cb7779

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16654
Post Processing Netlist | Checksum: 153cb7779
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 178f22350

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3268.062 ; gain = 0.000 ; free physical = 10614 ; free virtual = 16653
Phase 9.2 Verifying Netlist Connectivity | Checksum: 178f22350

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
Phase 9 Finalization | Checksum: 178f22350

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |              16  |                                            111  |
|  Constant propagation         |               0  |              16  |                                             94  |
|  Sweep                        |               0  |              60  |                                           3154  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            102  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 178f22350

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.062 ; gain = 119.859 ; free physical = 10614 ; free virtual = 16653

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 14b4ea580

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
Ending Power Optimization Task | Checksum: 14b4ea580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3505.969 ; gain = 237.906 ; free physical = 10487 ; free virtual = 16527

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14b4ea580

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
Ending Netlist Obfuscation Task | Checksum: 1d9cd760e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.969 ; gain = 0.000 ; free physical = 10487 ; free virtual = 16527
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3505.969 ; gain = 1390.184 ; free physical = 10487 ; free virtual = 16527
INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10481 ; free virtual = 16521
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10481 ; free virtual = 16521
Writing XDEF routing.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10478 ; free virtual = 16518
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10474 ; free virtual = 16514
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10474 ; free virtual = 16514
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10473 ; free virtual = 16514
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10473 ; free virtual = 16514
INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 20 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa1f0f19

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10455 ; free virtual = 16497

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2a3efc7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10451 ; free virtual = 16493

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d2cd94b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d2cd94b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490
Phase 1 Placer Initialization | Checksum: 1d2cd94b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10448 ; free virtual = 16490

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 156640c52

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10436 ; free virtual = 16478

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c4844241

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10435 ; free virtual = 16478

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f85b89e4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10435 ; free virtual = 16477

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e584c669

Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10442 ; free virtual = 16484

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 16 LUTNM shape to break, 266 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 11, total 16, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 133 nets or LUTs. Breaked 16 LUTs, combined 117 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10442 ; free virtual = 16484

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           16  |            117  |                   133  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           16  |            117  |                   133  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: f90ceffe

Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
Phase 2.4 Global Placement Core | Checksum: 161be6f75

Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483
Phase 2 Global Placement | Checksum: 161be6f75

Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10441 ; free virtual = 16483

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 148e9a8c4

Time (s): cpu = 00:01:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2adb921f6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10449 ; free virtual = 16491

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 253564cc5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10450 ; free virtual = 16492

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 234088507

Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10450 ; free virtual = 16492

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2190ac897

Time (s): cpu = 00:01:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10444 ; free virtual = 16486

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22ffba5db

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21bbabc73

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fa3a4e5b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10440 ; free virtual = 16482

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 279ea59f9

Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10437 ; free virtual = 16480
Phase 3 Detail Placement | Checksum: 279ea59f9

Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10437 ; free virtual = 16480

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2c675c1e4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.152 | TNS=-127.390 |
Phase 1 Physical Synthesis Initialization | Checksum: 2bc1d0ad8

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2b2a55f94

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476
Phase 4.1.1.1 BUFG Insertion | Checksum: 2c675c1e4

Time (s): cpu = 00:01:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10434 ; free virtual = 16476

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.072. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22a8d3bb9

Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470

Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
Phase 4.1 Post Commit Optimization | Checksum: 22a8d3bb9

Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22a8d3bb9

Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22a8d3bb9

Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470
Phase 4.3 Placer Reporting | Checksum: 22a8d3bb9

Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10428 ; free virtual = 16470

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469

Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16931e1f9

Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
Ending Placer Task | Checksum: b3ed590b

Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
105 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10427 ; free virtual = 16469
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10425 ; free virtual = 16467
INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10421 ; free virtual = 16463
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10422 ; free virtual = 16466
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10410 ; free virtual = 16463
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10410 ; free virtual = 16463
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10409 ; free virtual = 16463
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10409 ; free virtual = 16463
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10408 ; free virtual = 16463
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10408 ; free virtual = 16463
INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10412 ; free virtual = 16457
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.53s |  WALL: 0.85s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10412 ; free virtual = 16457

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
Phase 1 Physical Synthesis Initialization | Checksum: 1736dc75d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10407 ; free virtual = 16453
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1736dc75d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10407 ; free virtual = 16453

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-123.057 |
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[7].  Re-placed instance vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]
INFO: [Physopt 32-735] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.072 |
INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]
INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.045 |
INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]
INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.017 |
INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]
INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-123.005 |
INFO: [Physopt 32-663] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[36].  Re-placed instance ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]
INFO: [Physopt 32-735] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16447
Phase 3 Critical Path Optimization | Checksum: 1736dc75d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:05 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16447

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_txresetdone_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vio_tx_settings/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_sys_diff[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_data_inout/U0/ila_core_inst/u_trig/U_TM/probe_data[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gt0_rxdata_out[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.056 | TNS=-122.981 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
Phase 4 Critical Path Optimization | Checksum: 1736dc75d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.056 | TNS=-122.981 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           2  |  00:00:05  |
|  Total          |          0.016  |          0.076  |            0  |              0  |                     5  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10400 ; free virtual = 16446
Ending Physical Synthesis Task | Checksum: 19654b753

Time (s): cpu = 00:01:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10402 ; free virtual = 16448
INFO: [Common 17-83] Releasing license: Implementation
167 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10402 ; free virtual = 16448
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10401 ; free virtual = 16448
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10389 ; free virtual = 16447
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10388 ; free virtual = 16447
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3541.051 ; gain = 0.000 ; free physical = 10388 ; free virtual = 16447
INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 20 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2977a166 ConstDB: 0 ShapeSum: 64b334a8 RouteDB: 287b7a50
Post Restoration Checksum: NetGraph: bf0e8092 | NumContArr: e83c463b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 32c9cbc07

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16113

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 32c9cbc07

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16114

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 32c9cbc07

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3705.059 ; gain = 164.008 ; free physical = 10065 ; free virtual = 16114
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22812aad4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9906 ; free virtual = 15955
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-123.382| WHS=-0.594 | THS=-579.945|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 23a013ec2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9907 ; free virtual = 15955
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.063 | TNS=-149.412| WHS=-1.220 | THS=-123.999|

Phase 2.4 Update Timing for Bus Skew | Checksum: 1f82a1e1c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3861.293 ; gain = 320.242 ; free physical = 9907 ; free virtual = 15955

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00537703 %
  Global Horizontal Routing Utilization  = 0.000671607 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9027
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9027
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24328f109

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3870.543 ; gain = 329.492 ; free physical = 9897 ; free virtual = 15946

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 24328f109

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3870.543 ; gain = 329.492 ; free physical = 9897 ; free virtual = 15946

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 243d3b4be

Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4273.543 ; gain = 732.492 ; free physical = 9502 ; free virtual = 15551
Phase 4 Initial Routing | Checksum: 243d3b4be

Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4273.543 ; gain = 732.492 ; free physical = 9502 ; free virtual = 15551
INFO: [Route 35-580] Design has 104 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=================================================================================+=================================================================================+===================================================================+
| Launch Setup Clock                                                              | Launch Hold Clock                                                               | Pin                                                               |
+=================================================================================+=================================================================================+===================================================================+
| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D |
| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D |
| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D |
| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D  |
| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK | ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D |
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 545
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.798| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 25d123a6d

Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 36452752a

Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
Phase 5 Rip-up And Reroute | Checksum: 36452752a

Time (s): cpu = 00:03:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 34fc49cde

Time (s): cpu = 00:03:13 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.121 | TNS=-204.759| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2904b09d7

Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2904b09d7

Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476
Phase 6 Delay and Skew Optimization | Checksum: 2904b09d7

Time (s): cpu = 00:03:15 ; elapsed = 00:01:00 . Memory (MB): peak = 4331.543 ; gain = 790.492 ; free physical = 9427 ; free virtual = 15476

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.117 | TNS=-215.134| WHS=-0.290 | THS=-21.011|

Phase 7.1 Hold Fix Iter | Checksum: 249be8334

Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2c3002187

Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938
WARNING: [Route 35-468] The router encountered 92 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_28/I1
	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_32/I1
	ila_data_inout/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
	ila_data_inout/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_31/I1
	.. and 82 more pins.

Phase 7 Post Hold Fix | Checksum: 2c3002187

Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.475094 %
  Global Horizontal Routing Utilization  = 0.536128 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2c3002187

Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2c3002187

Time (s): cpu = 00:04:13 ; elapsed = 00:01:10 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8889 ; free virtual = 14938

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2fbf7758e

Time (s): cpu = 00:04:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2fbf7758e

Time (s): cpu = 00:04:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 2fbf7758e

Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.117 | TNS=-295.439| WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2fbf7758e

Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8884 ; free virtual = 14932
Total Elapsed time in route_design: 71.25 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1480e0618

Time (s): cpu = 00:04:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8883 ; free virtual = 14932
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1480e0618

Time (s): cpu = 00:04:15 ; elapsed = 00:01:12 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8883 ; free virtual = 14932

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
184 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:18 ; elapsed = 00:01:13 . Memory (MB): peak = 4875.543 ; gain = 1334.492 ; free physical = 8886 ; free virtual = 14935
INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
Command: report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 20 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status, report_utilization" in parallel.
Running report generation with 4 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file KC705_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file KC705_top_route_status.rpt -pb KC705_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
INFO: [Vivado 12-24828] Executing command : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
INFO: [Vivado 12-24828] Executing command : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
208 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 5147.676 ; gain = 272.133 ; free physical = 8873 ; free virtual = 14932
source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
CRITICAL WARNING: [Hog:Msg-0] List files and project properties not clean, git commit hash be set to 0.
INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v0.0.2-2993113-dirty
INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-2993113-dirty...
INFO: [Hog:Msg-0] Evaluating differences with last commit...
WARNING: [Hog:Msg-0] Found non committed changes:
 .../ip/2024.1.2/a/5/a5001ff321e03c60/stats.txt     |    4 +-
 .../KC705_testing.cache/wt/project.wpc             |    2 +-
 .../KC705_testing.cache/wt/synthesis.wdf           |    8 +-
 .../KC705_testing.cache/wt/webtalk_pa.xml          |    4 +-
 .../impl_1/.init_design.begin.rst                  |    2 +-
 .../impl_1/.opt_design.begin.rst                   |    2 +-
 .../impl_1/.phys_opt_design.begin.rst              |    2 +-
 .../impl_1/.place_design.begin.rst                 |    2 +-
 .../impl_1/.route_design.begin.rst                 |    2 +-
 .../impl_1/.route_design.end.rst                   |    0
 .../KC705_testing.runs/impl_1/.vivado.begin.rst    |   22 +-
 .../KC705_testing.runs/impl_1/.vivado.end.rst      |    0
 .../impl_1/.write_bitstream.begin.rst              |    5 -
 .../impl_1/.write_bitstream.end.rst                |    0
 .../KC705_testing.runs/impl_1/KC705_top.bit        |  Bin 11443718 -> 0 bytes
 .../KC705_testing.runs/impl_1/KC705_top.ltx        | 1405 --------------------
 .../KC705_testing.runs/impl_1/KC705_top.tcl        |   69 +-
 .../KC705_testing.runs/impl_1/KC705_top.vdi        |  469 +++----
 .../impl_1/KC705_top_2312.backup.vdi               | 1126 ----------------
 .../impl_1/KC705_top_bus_skew_routed.rpt           |    2 +-
 .../impl_1/KC705_top_bus_skew_routed.rpx           |  Bin 106871 -> 106871 bytes
 .../impl_1/KC705_top_clock_utilization_routed.rpt  |    2 +-
 .../impl_1/KC705_top_control_sets_placed.rpt       |  366 ++---
 .../impl_1/KC705_top_drc_opted.rpt                 |    2 +-
 .../impl_1/KC705_top_drc_routed.rpt                |    2 +-
 .../impl_1/KC705_top_io_placed.rpt                 |    2 +-
 .../impl_1/KC705_top_methodology_drc_routed.rpt    |    2 +-
 .../KC705_testing.runs/impl_1/KC705_top_opt.dcp    |  Bin 2379342 -> 2380217 bytes
 .../impl_1/KC705_top_physopt.dcp                   |  Bin 3162543 -> 3163908 bytes
 .../KC705_testing.runs/impl_1/KC705_top_placed.dcp |  Bin 3172972 -> 3174269 bytes
 .../impl_1/KC705_top_power_routed.rpt              |    2 +-
 .../impl_1/KC705_top_power_routed.rpx              |  Bin 5235253 -> 5235253 bytes
 .../KC705_testing.runs/impl_1/KC705_top_routed.dcp |  Bin 3720372 -> 0 bytes
 .../impl_1/KC705_top_timing_summary_routed.rpt     |    2 +-
 .../impl_1/KC705_top_timing_summary_routed.rpx     |  Bin 1298933 -> 1298933 bytes
 .../impl_1/KC705_top_timing_summary_routed_1.rpt   |    2 +-
 .../impl_1/KC705_top_timing_summary_routed_1.rpx   |  Bin 1298945 -> 1298945 bytes
 .../impl_1/KC705_top_utilization_placed.rpt        |    2 +-
 .../KC705_testing.runs/impl_1/clockInfo.txt        |    2 +-
 .../KC705_testing.runs/impl_1/debug_nets.ltx       | 1405 --------------------
 .../KC705_testing.runs/impl_1/gen_run.xml          |   14 +-
 .../KC705_testing.runs/impl_1/init_design.pb       |  Bin 10590 -> 9702 bytes
 .../KC705_testing.runs/impl_1/opt_design.pb        |  Bin 19407 -> 19440 bytes
 .../KC705_testing.runs/impl_1/phys_opt_design.pb   |  Bin 22246 -> 22279 bytes
 .../KC705_testing.runs/impl_1/place_design.pb      |  Bin 25137 -> 25188 bytes
 .../KC705_testing.runs/impl_1/route_design.pb      |  Bin 33299 -> 23720 bytes
 .../impl_1/route_report_utilization_0.rpt          |    2 +-
 .../KC705_testing.runs/impl_1/runme.log            |  465 +++----
 .../impl_1/tight_setup_hold_pins.txt               |    4 +-
 .../KC705_testing.runs/impl_1/vivado.jou           |    6 +-
 .../KC705_testing.runs/impl_1/vivado.pb            |  Bin 112 -> 0 bytes
 .../impl_1/vivado_2312.backup.jou                  |   24 -
 .../KC705_testing.runs/impl_1/write_bitstream.pb   |  Bin 11986 -> 0 bytes
 .../KC705_testing.runs/synth_1/.vivado.begin.rst   |    2 +-
 .../KC705_testing.runs/synth_1/KC705_top.dcp       |  Bin 21977 -> 21959 bytes
 .../KC705_testing.runs/synth_1/KC705_top.tcl       |    1 -
 .../KC705_testing.runs/synth_1/KC705_top.vds       |  356 +++--
 .../synth_1/KC705_top_utilization_synth.rpt        |    2 +-
 .../KC705_testing.runs/synth_1/gen_run.xml         |    2 +-
 .../KC705_testing.runs/synth_1/runme.log           |  352 +++--
 .../KC705_testing.runs/synth_1/vivado.jou          |    6 +-
 .../KC705_testing.runs/synth_1/vivado.pb           |  Bin 52998 -> 48914 bytes
 .../KC705_testing/KC705_testing.runs/versions.txt  |   16 +-
 .../utils_1/imports/synth_1/KC705_top.dcp          |  Bin 21967 -> 21977 bytes
 Projects/KC705_testing/KC705_testing.xpr           |   52 +-
 Top/KC705_testing/list/xil_defaultlib.src          |    3 +-
 vivado.log                                         |    2 +
 vivado_pid540.str                                  | 1077 ---------------
 68 files changed, 906 insertions(+), 6397 deletions(-)
INFO: [Hog:Msg-0] All done.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8856 ; free virtual = 14922
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8842 ; free virtual = 14917
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8842 ; free virtual = 14917
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8841 ; free virtual = 14918
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8841 ; free virtual = 14918
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8840 ; free virtual = 14918
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 5147.676 ; gain = 0.000 ; free physical = 8840 ; free virtual = 14918
INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:54:55 2024...
