###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 20:08:09 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [24]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[24] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.819
  Slack Time                    1.869
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.869 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.643 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.430 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.196 | 
     | FECTS_clks_clk___L4_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.196 | 0.247 |   0.919 |   -0.949 | 
     | tx_core/tx_crc/crcpkt1/U394         | A ^ -> Y ^                   | BUFX2   | 0.162 | 0.211 |   1.131 |   -0.738 | 
     | tx_core/tx_crc/crcpkt1/n319__L1_I0  | A ^ -> Y ^                   | CLKBUF1 | 0.065 | 0.179 |   1.310 |   -0.559 | 
     | tx_core/tx_crc/crcpkt1/n319__L2_I0  | A ^ -> Y ^                   | CLKBUF1 | 0.125 | 0.202 |   1.512 |   -0.357 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[24] | CLK ^ -> Q ^                 | DFFSR   | 0.101 | 0.306 |   1.819 |   -0.050 | 
     |                                     | \memif_crcf1.f0_wdata [24] ^ |         | 0.101 | 0.000 |   1.819 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   \w_ach.AWREADY                    (^) checked with  leading edge of 
'clk'
Beginpoint: tx_core/axi_slave/awready_d_reg/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.824
  Slack Time                    1.874
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance             |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                   |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^      |         | 0.000 |       |   0.000 |   -1.874 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^        | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.648 | 
     | FECTS_clks_clk___L2_I2          | A ^ -> Y ^        | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -1.410 | 
     | FECTS_clks_clk___L3_I6          | A ^ -> Y ^        | CLKBUF1 | 0.218 | 0.252 |   0.716 |   -1.157 | 
     | FECTS_clks_clk___L4_I16         | A ^ -> Y ^        | CLKBUF1 | 0.112 | 0.222 |   0.938 |   -0.936 | 
     | FECTS_clks_clk___L5_I22         | A ^ -> Y ^        | CLKBUF1 | 0.089 | 0.178 |   1.116 |   -0.758 | 
     | FECTS_clks_clk___L6_I10         | A ^ -> Y ^        | CLKBUF1 | 0.143 | 0.222 |   1.339 |   -0.535 | 
     | FECTS_clks_clk___L7_I17         | A ^ -> Y ^        | CLKBUF1 | 0.127 | 0.218 |   1.557 |   -0.317 | 
     | tx_core/axi_slave/awready_d_reg | CLK ^ -> Q ^      | DFFSR   | 0.055 | 0.267 |   1.824 |   -0.050 | 
     |                                 | \w_ach.AWREADY  ^ |         | 0.055 | 0.000 |   1.824 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   \w_dch.WREADY                    (^) checked with  leading edge of 
'clk'
Beginpoint: tx_core/axi_slave/wready_d_reg/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.826
  Slack Time                    1.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^     |         | 0.000 |       |   0.000 |   -1.876 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^       | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.650 | 
     | FECTS_clks_clk___L2_I2         | A ^ -> Y ^       | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -1.412 | 
     | FECTS_clks_clk___L3_I6         | A ^ -> Y ^       | CLKBUF1 | 0.218 | 0.252 |   0.716 |   -1.160 | 
     | FECTS_clks_clk___L4_I16        | A ^ -> Y ^       | CLKBUF1 | 0.112 | 0.222 |   0.938 |   -0.938 | 
     | FECTS_clks_clk___L5_I22        | A ^ -> Y ^       | CLKBUF1 | 0.089 | 0.178 |   1.116 |   -0.760 | 
     | FECTS_clks_clk___L6_I10        | A ^ -> Y ^       | CLKBUF1 | 0.143 | 0.222 |   1.339 |   -0.538 | 
     | FECTS_clks_clk___L7_I16        | A ^ -> Y ^       | CLKBUF1 | 0.127 | 0.215 |   1.554 |   -0.322 | 
     | tx_core/axi_slave/wready_d_reg | CLK ^ -> Q ^     | DFFSR   | 0.056 | 0.272 |   1.826 |   -0.050 | 
     |                                | \w_dch.WREADY  ^ |         | 0.056 | 0.000 |   1.826 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_raddr [2]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.853
  Slack Time                    1.903
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.903 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.677 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -1.384 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.245 |   0.765 |   -1.138 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.175 |   0.940 |   -0.963 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.133 | 0.209 |   1.150 |   -0.754 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.109 | 0.206 |   1.356 |   -0.547 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.218 |   1.574 |   -0.329 | 
     | tx_core/tx_crc/crcfifo2/\r_ptr_reg[2] | CLK ^ -> Q ^                | DFFSR   | 0.065 | 0.279 |   1.853 |   -0.050 | 
     |                                       | \memif_crcf2.f0_raddr [2] ^ |         | 0.065 | 0.000 |   1.853 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [28]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt0/\crc_reg[28] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.854
  Slack Time                    1.904
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.904 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.678 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.466 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.231 | 
     | FECTS_clks_clk___L4_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.196 | 0.247 |   0.919 |   -0.985 | 
     | tx_core/tx_crc/crcpkt0/U388         | A ^ -> Y ^                   | BUFX2   | 0.175 | 0.221 |   1.141 |   -0.764 | 
     | tx_core/tx_crc/crcpkt0/n324__L1_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.067 | 0.185 |   1.326 |   -0.578 | 
     | tx_core/tx_crc/crcpkt0/n324__L2_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.109 | 0.191 |   1.517 |   -0.387 | 
     | tx_core/tx_crc/crcpkt0/\crc_reg[28] | CLK ^ -> Q ^                 | DFFSR   | 0.150 | 0.336 |   1.853 |   -0.052 | 
     |                                     | \memif_crcf0.f0_wdata [28] ^ |         | 0.150 | 0.002 |   1.854 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [9]             (v) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt2/\crc_reg[9] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.856
  Slack Time                    1.906
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                             |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.906 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                  | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.680 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                  | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.468 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                  | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.233 | 
     | FECTS_clks_clk___L4_I0             | A ^ -> Y ^                  | CLKBUF1 | 0.196 | 0.247 |   0.919 |   -0.987 | 
     | tx_core/tx_crc/crcpkt2/U394        | A ^ -> Y ^                  | BUFX2   | 0.152 | 0.201 |   1.121 |   -0.785 | 
     | tx_core/tx_crc/crcpkt2/n316__L1_I0 | A ^ -> Y ^                  | CLKBUF1 | 0.097 | 0.198 |   1.318 |   -0.588 | 
     | tx_core/tx_crc/crcpkt2/n316__L2_I0 | A ^ -> Y ^                  | CLKBUF1 | 0.099 | 0.192 |   1.511 |   -0.396 | 
     | tx_core/tx_crc/crcpkt2/\crc_reg[9] | CLK ^ -> Q v                | DFFSR   | 0.135 | 0.344 |   1.854 |   -0.052 | 
     |                                    | \memif_crcf2.f0_wdata [9] v |         | 0.135 | 0.002 |   1.856 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo1/\w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.857
  Slack Time                    1.907
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.907 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.681 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -1.387 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.245 |   0.765 |   -1.142 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.175 |   0.940 |   -0.967 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.133 | 0.209 |   1.150 |   -0.757 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.109 | 0.206 |   1.356 |   -0.551 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.218 |   1.574 |   -0.333 | 
     | tx_core/tx_crc/crcfifo1/\w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.068 | 0.282 |   1.857 |   -0.050 | 
     |                                       | \memif_crcf1.f0_waddr [1] ^ |         | 0.068 | 0.000 |   1.857 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [2]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo1/\r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.858
  Slack Time                    1.908
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.908 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.682 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -1.388 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.245 |   0.765 |   -1.143 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.175 |   0.940 |   -0.968 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.133 | 0.209 |   1.150 |   -0.759 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.109 | 0.206 |   1.356 |   -0.552 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.218 |   1.574 |   -0.334 | 
     | tx_core/tx_crc/crcfifo1/\r_ptr_reg[2] | CLK ^ -> Q ^                | DFFSR   | 0.071 | 0.284 |   1.858 |   -0.050 | 
     |                                       | \memif_crcf1.f0_raddr [2] ^ |         | 0.071 | 0.000 |   1.858 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [13]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[13] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.859
  Slack Time                    1.908
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.909 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.682 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.470 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.236 | 
     | FECTS_clks_clk___L4_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.196 | 0.247 |   0.919 |   -0.989 | 
     | tx_core/tx_crc/crcpkt1/U390         | A ^ -> Y ^                   | BUFX2   | 0.121 | 0.183 |   1.102 |   -0.806 | 
     | tx_core/tx_crc/crcpkt1/n316__L1_I0  | A ^ -> Y ^                   | CLKBUF1 | 0.111 | 0.203 |   1.305 |   -0.603 | 
     | tx_core/tx_crc/crcpkt1/n316__L2_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.181 | 0.238 |   1.543 |   -0.366 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[13] | CLK ^ -> Q ^                 | DFFSR   | 0.094 | 0.315 |   1.858 |   -0.051 | 
     |                                     | \memif_crcf1.f0_wdata [13] ^ |         | 0.094 | 0.001 |   1.859 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.860
  Slack Time                    1.910
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.910 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.684 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -1.390 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.245 |   0.765 |   -1.145 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.175 |   0.940 |   -0.970 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.133 | 0.209 |   1.150 |   -0.760 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.109 | 0.206 |   1.356 |   -0.554 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.218 |   1.574 |   -0.335 | 
     | tx_core/tx_crc/crcfifo2/\w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.075 | 0.285 |   1.859 |   -0.050 | 
     |                                       | \memif_crcf2.f0_waddr [1] ^ |         | 0.075 | 0.000 |   1.860 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_raddr [2]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo0/\r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.865
  Slack Time                    1.915
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.915 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.689 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -1.395 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.245 |   0.765 |   -1.150 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.175 |   0.940 |   -0.975 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.133 | 0.209 |   1.150 |   -0.765 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.109 | 0.206 |   1.356 |   -0.559 | 
     | FECTS_clks_clk___L7_I7                | A ^ -> Y ^                  | CLKBUF1 | 0.143 | 0.225 |   1.580 |   -0.334 | 
     | tx_core/tx_crc/crcfifo0/\r_ptr_reg[2] | CLK ^ -> Q ^                | DFFSR   | 0.073 | 0.284 |   1.864 |   -0.050 | 
     |                                       | \memif_crcf0.f0_raddr [2] ^ |         | 0.073 | 0.000 |   1.865 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [1]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.866
  Slack Time                    1.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.916 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.689 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.477 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.243 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.981 | 
     | tx_core/axi_master/U244                        | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.137 |   -0.779 | 
     | tx_core/axi_master/n200__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.595 | 
     | tx_core/axi_master/n200__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.203 |   1.523 |   -0.393 | 
     | tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.145 | 0.343 |   1.865 |   -0.050 | 
     |                                                | \memif_pcfifo0.f0_waddr [1] ^ |         | 0.145 | 0.000 |   1.866 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [4]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.866
  Slack Time                    1.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.916 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.690 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.478 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.243 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.981 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.766 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.576 | 
     | tx_core/axi_master/n199__L2_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.119 | 0.193 |   1.533 |   -0.383 | 
     | tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR   | 0.130 | 0.333 |   1.865 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_raddr [4] ^ |         | 0.130 | 0.001 |   1.866 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [16]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt0/\crc_reg[16] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.866
  Slack Time                    1.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.916 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.690 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.478 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.243 | 
     | FECTS_clks_clk___L4_I1              | A ^ -> Y ^                   | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.982 | 
     | tx_core/tx_crc/crcpkt0/U384         | A ^ -> Y ^                   | BUFX2   | 0.152 | 0.206 |   1.141 |   -0.775 | 
     | tx_core/tx_crc/crcpkt0/n320__L1_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.064 | 0.176 |   1.316 |   -0.600 | 
     | tx_core/tx_crc/crcpkt0/n320__L2_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.131 | 0.194 |   1.511 |   -0.405 | 
     | tx_core/tx_crc/crcpkt0/\crc_reg[16] | CLK ^ -> Q ^                 | DFFSR   | 0.154 | 0.355 |   1.866 |   -0.051 | 
     |                                     | \memif_crcf0.f0_wdata [16] ^ |         | 0.154 | 0.001 |   1.866 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [15]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[15] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.866
  Slack Time                    1.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.916 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.690 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.478 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.243 | 
     | FECTS_clks_clk___L4_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.196 | 0.247 |   0.919 |   -0.997 | 
     | tx_core/tx_crc/crcpkt1/U390         | A ^ -> Y ^                   | BUFX2   | 0.121 | 0.183 |   1.102 |   -0.814 | 
     | tx_core/tx_crc/crcpkt1/n316__L1_I0  | A ^ -> Y ^                   | CLKBUF1 | 0.111 | 0.203 |   1.305 |   -0.611 | 
     | tx_core/tx_crc/crcpkt1/n316__L2_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.181 | 0.238 |   1.543 |   -0.374 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[15] | CLK ^ -> Q ^                 | DFFSR   | 0.104 | 0.322 |   1.865 |   -0.051 | 
     |                                     | \memif_crcf1.f0_wdata [15] ^ |         | 0.104 | 0.001 |   1.866 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [1]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.867
  Slack Time                    1.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.917 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.691 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.479 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.244 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.982 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.767 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.577 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.196 |   1.536 |   -0.381 | 
     | tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.129 | 0.330 |   1.866 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_raddr [1] ^ |         | 0.129 | 0.001 |   1.867 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [2]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.867
  Slack Time                    1.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.917 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.691 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.479 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.244 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.982 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.767 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.577 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.196 |   1.536 |   -0.381 | 
     | tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.130 | 0.331 |   1.867 |   -0.050 | 
     |                                                | \memif_pcfifo2.f0_waddr [2] ^ |         | 0.130 | 0.000 |   1.867 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [2]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl0_fifo/\r_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.867
  Slack Time                    1.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.917 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.691 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.479 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.245 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.983 | 
     | tx_core/axi_master/U244                        | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.136 |   -0.781 | 
     | tx_core/axi_master/n200__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.597 | 
     | tx_core/axi_master/n200__L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.131 | 0.203 |   1.523 |   -0.395 | 
     | tx_core/axi_master/pktctrl0_fifo/\r_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.139 | 0.344 |   1.867 |   -0.050 | 
     |                                                | \memif_pcfifo0.f0_raddr [2] ^ |         | 0.139 | 0.000 |   1.867 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [4]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl1_fifo/\r_ptr_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.868
  Slack Time                    1.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.918 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.692 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.480 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.245 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.984 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.768 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.578 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.196 |   1.536 |   -0.382 | 
     | tx_core/axi_master/pktctrl1_fifo/\r_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR   | 0.136 | 0.332 |   1.868 |   -0.050 | 
     |                                                | \memif_pcfifo1.f0_raddr [4] ^ |         | 0.136 | 0.000 |   1.868 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [2]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.868
  Slack Time                    1.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.918 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.692 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.480 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.246 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.984 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.768 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.579 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.196 |   1.536 |   -0.382 | 
     | tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.132 | 0.332 |   1.868 |   -0.050 | 
     |                                                | \memif_pcfifo2.f0_raddr [2] ^ |         | 0.132 | 0.000 |   1.868 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [4]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.869
  Slack Time                    1.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.919 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.693 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.481 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.246 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.985 | 
     | tx_core/axi_master/U244                        | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.136 |   -0.783 | 
     | tx_core/axi_master/n200__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.599 | 
     | tx_core/axi_master/n200__L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.131 | 0.203 |   1.523 |   -0.397 | 
     | tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR   | 0.147 | 0.346 |   1.869 |   -0.051 | 
     |                                                | \memif_pcfifo0.f0_waddr [4] ^ |         | 0.147 | 0.001 |   1.869 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [1]                   (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt2_fifo/\w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.870
  Slack Time                    1.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.920 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.694 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.481 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.247 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.985 | 
     | tx_core/axi_master/U244                    | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.136 |   -0.783 | 
     | tx_core/axi_master/n200__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.600 | 
     | tx_core/axi_master/n200__L2_I2             | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.203 |   1.523 |   -0.397 | 
     | tx_core/axi_master/pkt2_fifo/\w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.155 | 0.346 |   1.869 |   -0.050 | 
     |                                            | \memif_pdfifo2.f0_waddr [1] ^ |         | 0.155 | 0.000 |   1.870 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [4]                   (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt2_fifo/\w_ptr_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.870
  Slack Time                    1.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.920 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.694 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.482 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.247 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.986 | 
     | tx_core/axi_master/U244                    | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.137 |   -0.784 | 
     | tx_core/axi_master/n200__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.600 | 
     | tx_core/axi_master/n200__L2_I2             | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.203 |   1.523 |   -0.398 | 
     | tx_core/axi_master/pkt2_fifo/\w_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR   | 0.155 | 0.347 |   1.870 |   -0.050 | 
     |                                            | \memif_pdfifo2.f0_waddr [4] ^ |         | 0.155 | 0.000 |   1.870 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [1]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl0_fifo/\r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.871
  Slack Time                    1.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.921 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.695 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.482 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.248 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.986 | 
     | tx_core/axi_master/U244                        | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.137 |   -0.784 | 
     | tx_core/axi_master/n200__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.601 | 
     | tx_core/axi_master/n200__L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.131 | 0.203 |   1.523 |   -0.398 | 
     | tx_core/axi_master/pktctrl0_fifo/\r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.144 | 0.348 |   1.871 |   -0.050 | 
     |                                                | \memif_pcfifo0.f0_raddr [1] ^ |         | 0.144 | 0.000 |   1.871 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [2]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.872
  Slack Time                    1.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.922 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.695 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.483 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.249 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.987 | 
     | tx_core/axi_master/U244                        | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.136 |   -0.785 | 
     | tx_core/axi_master/n200__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.601 | 
     | tx_core/axi_master/n200__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.203 |   1.523 |   -0.399 | 
     | tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.153 | 0.348 |   1.870 |   -0.051 | 
     |                                                | \memif_pcfifo0.f0_waddr [2] ^ |         | 0.153 | 0.001 |   1.872 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [4]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.872
  Slack Time                    1.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.922 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.696 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.483 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.249 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.987 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.772 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.582 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.196 |   1.536 |   -0.386 | 
     | tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR   | 0.138 | 0.335 |   1.871 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_waddr [4] ^ |         | 0.138 | 0.001 |   1.872 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [3]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.872
  Slack Time                    1.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.922 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.696 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.484 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.249 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.988 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.772 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.582 | 
     | tx_core/axi_master/n199__L2_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.119 | 0.193 |   1.533 |   -0.390 | 
     | tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.137 | 0.338 |   1.871 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_raddr [3] ^ |         | 0.137 | 0.001 |   1.872 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [26]             (v) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt0/\crc_reg[26] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.872
  Slack Time                    1.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.922 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.696 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.484 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.249 | 
     | FECTS_clks_clk___L4_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.196 | 0.247 |   0.919 |   -1.003 | 
     | tx_core/tx_crc/crcpkt0/U388         | A ^ -> Y ^                   | BUFX2   | 0.175 | 0.221 |   1.141 |   -0.781 | 
     | tx_core/tx_crc/crcpkt0/n324__L1_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.067 | 0.185 |   1.326 |   -0.596 | 
     | tx_core/tx_crc/crcpkt0/n324__L2_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.109 | 0.191 |   1.517 |   -0.405 | 
     | tx_core/tx_crc/crcpkt0/\crc_reg[26] | CLK ^ -> Q v                 | DFFSR   | 0.148 | 0.352 |   1.869 |   -0.053 | 
     |                                     | \memif_crcf0.f0_wdata [26] v |         | 0.148 | 0.003 |   1.872 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [1]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.872
  Slack Time                    1.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.922 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.696 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.484 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.249 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.988 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.772 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.582 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.196 |   1.536 |   -0.386 | 
     | tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.137 | 0.336 |   1.872 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_waddr [1] ^ |         | 0.137 | 0.001 |   1.872 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [31]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[31] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.873
  Slack Time                    1.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.923 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.697 | 
     | FECTS_clks_clk___L2_I2              | A ^ -> Y ^                   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -1.459 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^                   | CLKBUF1 | 0.197 | 0.236 |   0.700 |   -1.223 | 
     | FECTS_clks_clk___L4_I18             | A ^ -> Y ^                   | CLKBUF1 | 0.144 | 0.258 |   0.959 |   -0.964 | 
     | FECTS_clks_clk___L5_I26             | A ^ -> Y ^                   | CLKBUF1 | 0.030 | 0.150 |   1.108 |   -0.815 | 
     | tx_core/tx_crc/crcpkt1/U393         | A ^ -> Y ^                   | BUFX2   | 0.190 | 0.195 |   1.304 |   -0.619 | 
     | tx_core/tx_crc/crcpkt1/n320__L1_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.191 | 0.256 |   1.560 |   -0.363 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[31] | CLK ^ -> Q ^                 | DFFSR   | 0.098 | 0.312 |   1.873 |   -0.050 | 
     |                                     | \memif_crcf1.f0_wdata [31] ^ |         | 0.098 | 0.000 |   1.873 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [2]                   (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt2_fifo/\w_ptr_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.873
  Slack Time                    1.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.923 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.697 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.485 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.250 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.988 | 
     | tx_core/axi_master/U244                    | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.136 |   -0.787 | 
     | tx_core/axi_master/n200__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.603 | 
     | tx_core/axi_master/n200__L2_I2             | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.203 |   1.523 |   -0.400 | 
     | tx_core/axi_master/pkt2_fifo/\w_ptr_reg[2] | CLK ^ -> Q v                  | DFFSR   | 0.130 | 0.350 |   1.872 |   -0.051 | 
     |                                            | \memif_pdfifo2.f0_waddr [2] v |         | 0.130 | 0.001 |   1.873 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [18]             (v) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt0/\crc_reg[18] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.873
  Slack Time                    1.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.923 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.697 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.485 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.250 | 
     | FECTS_clks_clk___L4_I1              | A ^ -> Y ^                   | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.989 | 
     | tx_core/tx_crc/crcpkt0/U384         | A ^ -> Y ^                   | BUFX2   | 0.152 | 0.206 |   1.141 |   -0.782 | 
     | tx_core/tx_crc/crcpkt0/n320__L1_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.064 | 0.176 |   1.316 |   -0.607 | 
     | tx_core/tx_crc/crcpkt0/n320__L2_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.131 | 0.194 |   1.511 |   -0.412 | 
     | tx_core/tx_crc/crcpkt0/\crc_reg[18] | CLK ^ -> Q v                 | DFFSR   | 0.136 | 0.361 |   1.872 |   -0.052 | 
     |                                     | \memif_crcf0.f0_wdata [18] v |         | 0.136 | 0.002 |   1.873 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [1]                   (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt1_fifo/\w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.874
  Slack Time                    1.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.924 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.698 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.485 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.251 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.989 | 
     | tx_core/axi_master/U243                    | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.774 | 
     | tx_core/axi_master/n199__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.584 | 
     | tx_core/axi_master/n199__L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.119 | 0.193 |   1.533 |   -0.391 | 
     | tx_core/axi_master/pkt1_fifo/\w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.143 | 0.341 |   1.873 |   -0.050 | 
     |                                            | \memif_pdfifo1.f0_waddr [1] ^ |         | 0.143 | 0.000 |   1.874 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo1/\r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.874
  Slack Time                    1.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.924 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.698 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -1.404 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.245 |   0.765 |   -1.159 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.175 |   0.940 |   -0.984 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.133 | 0.209 |   1.150 |   -0.775 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.109 | 0.206 |   1.356 |   -0.568 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.218 |   1.574 |   -0.350 | 
     | tx_core/tx_crc/crcfifo1/\r_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.094 | 0.300 |   1.874 |   -0.050 | 
     |                                       | \memif_crcf1.f0_raddr [3] ^ |         | 0.094 | 0.000 |   1.874 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.876
  Slack Time                    1.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.926 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.700 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -1.406 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.245 |   0.765 |   -1.161 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.175 |   0.940 |   -0.986 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.133 | 0.209 |   1.150 |   -0.776 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.109 | 0.206 |   1.356 |   -0.570 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.218 |   1.574 |   -0.351 | 
     | tx_core/tx_crc/crcfifo2/\w_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.097 | 0.301 |   1.875 |   -0.050 | 
     |                                       | \memif_crcf2.f0_waddr [3] ^ |         | 0.097 | 0.000 |   1.876 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo0/\w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.876
  Slack Time                    1.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.926 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.700 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -1.406 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.245 |   0.765 |   -1.161 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.175 |   0.940 |   -0.986 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.133 | 0.209 |   1.150 |   -0.776 | 
     | FECTS_clks_clk___L6_I6                | A ^ -> Y ^                  | CLKBUF1 | 0.108 | 0.205 |   1.354 |   -0.572 | 
     | FECTS_clks_clk___L7_I10               | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.225 |   1.579 |   -0.346 | 
     | tx_core/tx_crc/crcfifo0/\w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.088 | 0.296 |   1.875 |   -0.050 | 
     |                                       | \memif_crcf0.f0_waddr [1] ^ |         | 0.088 | 0.000 |   1.876 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [3]                   (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt2_fifo/\w_ptr_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.876
  Slack Time                    1.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.926 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.700 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.488 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.253 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.991 | 
     | tx_core/axi_master/U244                    | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.136 |   -0.789 | 
     | tx_core/axi_master/n200__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.606 | 
     | tx_core/axi_master/n200__L2_I2             | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.203 |   1.523 |   -0.403 | 
     | tx_core/axi_master/pkt2_fifo/\w_ptr_reg[3] | CLK ^ -> Q v                  | DFFSR   | 0.133 | 0.352 |   1.875 |   -0.051 | 
     |                                            | \memif_pdfifo2.f0_waddr [3] v |         | 0.133 | 0.001 |   1.876 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [3]                   (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt1_fifo/\w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.876
  Slack Time                    1.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.926 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.700 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.488 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.253 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.991 | 
     | tx_core/axi_master/U243                    | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.776 | 
     | tx_core/axi_master/n199__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.586 | 
     | tx_core/axi_master/n199__L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.119 | 0.193 |   1.533 |   -0.394 | 
     | tx_core/axi_master/pkt1_fifo/\w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.148 | 0.343 |   1.875 |   -0.051 | 
     |                                            | \memif_pdfifo1.f0_waddr [3] ^ |         | 0.148 | 0.001 |   1.876 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [3]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl0_fifo/\r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.876
  Slack Time                    1.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.926 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.700 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.488 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.253 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.992 | 
     | tx_core/axi_master/U244                        | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.136 |   -0.790 | 
     | tx_core/axi_master/n200__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.606 | 
     | tx_core/axi_master/n200__L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.131 | 0.203 |   1.523 |   -0.403 | 
     | tx_core/axi_master/pktctrl0_fifo/\r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.150 | 0.352 |   1.874 |   -0.052 | 
     |                                                | \memif_pcfifo0.f0_raddr [3] ^ |         | 0.150 | 0.002 |   1.876 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [1]                   (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt1_fifo/\r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.876
  Slack Time                    1.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.926 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.700 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.488 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.253 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.992 | 
     | tx_core/axi_master/U243                    | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.776 | 
     | tx_core/axi_master/n199__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.586 | 
     | tx_core/axi_master/n199__L2_I2             | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.196 |   1.536 |   -0.390 | 
     | tx_core/axi_master/pkt1_fifo/\r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.147 | 0.340 |   1.876 |   -0.050 | 
     |                                            | \memif_pdfifo1.f0_raddr [1] ^ |         | 0.147 | 0.000 |   1.876 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [3]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.877
  Slack Time                    1.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.926 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.700 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.488 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.254 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.992 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.777 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.587 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.196 |   1.536 |   -0.390 | 
     | tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.144 | 0.339 |   1.875 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_waddr [3] ^ |         | 0.144 | 0.001 |   1.877 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [3]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.877
  Slack Time                    1.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.927 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.700 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.488 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.254 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.992 | 
     | tx_core/axi_master/U244                        | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.136 |   -0.790 | 
     | tx_core/axi_master/n200__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.606 | 
     | tx_core/axi_master/n200__L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.131 | 0.203 |   1.523 |   -0.404 | 
     | tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.152 | 0.353 |   1.876 |   -0.050 | 
     |                                                | \memif_pcfifo0.f0_waddr [3] ^ |         | 0.152 | 0.000 |   1.877 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [2]                   (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt1_fifo/\w_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.877
  Slack Time                    1.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.927 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.701 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.489 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.254 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.993 | 
     | tx_core/axi_master/U243                    | A ^ -> Y ^                    | BUFX2   | 0.137 | 0.215 |   1.150 |   -0.777 | 
     | tx_core/axi_master/n199__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.340 |   -0.588 | 
     | tx_core/axi_master/n199__L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.119 | 0.193 |   1.533 |   -0.395 | 
     | tx_core/axi_master/pkt1_fifo/\w_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.149 | 0.345 |   1.877 |   -0.050 | 
     |                                            | \memif_pdfifo1.f0_waddr [2] ^ |         | 0.149 | 0.000 |   1.877 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [4]                   (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\r_ptr_reg[4] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.877
  Slack Time                    1.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.927 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.701 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.489 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.255 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.993 | 
     | tx_core/axi_master/U244                    | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.136 |   -0.791 | 
     | tx_core/axi_master/n200__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.607 | 
     | tx_core/axi_master/n200__L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.199 |   1.519 |   -0.409 | 
     | tx_core/axi_master/pkt0_fifo/\r_ptr_reg[4] | CLK ^ -> Q v                  | DFFSR   | 0.136 | 0.357 |   1.875 |   -0.052 | 
     |                                            | \memif_pdfifo0.f0_raddr [4] v |         | 0.136 | 0.002 |   1.877 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_waddr [2]                   (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\w_ptr_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.877
  Slack Time                    1.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.927 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.701 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.489 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.254 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.993 | 
     | tx_core/axi_master/U244                    | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.137 |   -0.791 | 
     | tx_core/axi_master/n200__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.607 | 
     | tx_core/axi_master/n200__L2_I2             | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.203 |   1.523 |   -0.405 | 
     | tx_core/axi_master/pkt0_fifo/\w_ptr_reg[2] | CLK ^ -> Q v                  | DFFSR   | 0.130 | 0.354 |   1.877 |   -0.050 | 
     |                                            | \memif_pdfifo0.f0_waddr [2] v |         | 0.130 | 0.000 |   1.877 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [3]                   (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\r_ptr_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.878
  Slack Time                    1.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.928 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.701 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.489 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.255 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.262 |   0.935 |   -0.993 | 
     | tx_core/axi_master/U244                    | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.202 |   1.137 |   -0.791 | 
     | tx_core/axi_master/n200__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.320 |   -0.608 | 
     | tx_core/axi_master/n200__L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.199 |   1.519 |   -0.409 | 
     | tx_core/axi_master/pkt0_fifo/\r_ptr_reg[3] | CLK ^ -> Q v                  | DFFSR   | 0.136 | 0.357 |   1.876 |   -0.052 | 
     |                                            | \memif_pdfifo0.f0_raddr [3] v |         | 0.136 | 0.002 |   1.878 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_raddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.878
  Slack Time                    1.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.928 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.702 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -1.408 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.245 |   0.765 |   -1.163 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.175 |   0.940 |   -0.988 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.133 | 0.209 |   1.150 |   -0.778 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.109 | 0.206 |   1.356 |   -0.572 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.218 |   1.574 |   -0.354 | 
     | tx_core/tx_crc/crcfifo2/\r_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.099 | 0.303 |   1.878 |   -0.050 | 
     |                                       | \memif_crcf2.f0_raddr [3] ^ |         | 0.099 | 0.000 |   1.878 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [29]             (v) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt0/\crc_reg[29] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.878
  Slack Time                    1.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.928 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.702 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.151 | 0.212 |   0.438 |   -1.490 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.235 |   0.673 |   -1.255 | 
     | FECTS_clks_clk___L4_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.196 | 0.247 |   0.919 |   -1.009 | 
     | tx_core/tx_crc/crcpkt0/U388         | A ^ -> Y ^                   | BUFX2   | 0.175 | 0.221 |   1.141 |   -0.787 | 
     | tx_core/tx_crc/crcpkt0/n324__L1_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.067 | 0.185 |   1.326 |   -0.602 | 
     | tx_core/tx_crc/crcpkt0/n324__L2_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.109 | 0.191 |   1.517 |   -0.411 | 
     | tx_core/tx_crc/crcpkt0/\crc_reg[29] | CLK ^ -> Q v                 | DFFSR   | 0.151 | 0.359 |   1.876 |   -0.053 | 
     |                                     | \memif_crcf0.f0_wdata [29] v |         | 0.151 | 0.003 |   1.878 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   \memif_swchdata.f0_raddr [1]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchdata_fifo/\r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.878
  Slack Time                    1.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.928 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.702 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -1.464 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.716 |   -1.212 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.112 | 0.222 |   0.938 |   -0.990 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.089 | 0.178 |   1.116 |   -0.812 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.143 | 0.222 |   1.339 |   -0.590 | 
     | FECTS_clks_clk___L7_I15                      | A ^ -> Y ^                     | CLKBUF1 | 0.130 | 0.221 |   1.559 |   -0.369 | 
     | tx_core/axi_slave/wchdata_fifo/\r_ptr_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.125 | 0.319 |   1.878 |   -0.050 | 
     |                                              | \memif_swchdata.f0_raddr [1] ^ |         | 0.125 | 0.000 |   1.878 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [1]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchaddr_fifo/\r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.879
  Slack Time                    1.929
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.929 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -1.703 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -1.465 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.716 |   -1.213 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.112 | 0.222 |   0.938 |   -0.991 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.089 | 0.178 |   1.116 |   -0.813 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.143 | 0.222 |   1.339 |   -0.591 | 
     | FECTS_clks_clk___L7_I17                      | A ^ -> Y ^                     | CLKBUF1 | 0.127 | 0.218 |   1.557 |   -0.372 | 
     | tx_core/axi_slave/wchaddr_fifo/\r_ptr_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.128 | 0.322 |   1.879 |   -0.050 | 
     |                                              | \memif_swchaddr.f0_raddr [1] ^ |         | 0.128 | 0.000 |   1.879 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 

