Analysis & Synthesis report for SG_PnR_proj
Sat Mar 30 16:50:37 2013
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated
 16. Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1
 17. Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated
 18. Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1
 19. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component
 20. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated
 21. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p
 22. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_jgc:wrptr_g1p
 23. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp
 24. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram
 25. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12
 26. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr
 27. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp
 28. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20
 29. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr
 30. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
 31. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_te9:dffpipe25
 32. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated
 33. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated|altsyncram_cbl1:altsyncram1
 34. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ|altsyncram_ium1:auto_generated
 35. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ|altsyncram_ium1:auto_generated|altsyncram_6bl1:altsyncram1
 36. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated
 37. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated|altsyncram_dbl1:altsyncram1
 38. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated
 39. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated|altsyncram_dbl1:altsyncram1
 40. Source assignments for mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1|altsyncram_ojj1:auto_generated
 41. Source assignments for mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1|altsyncram_ojj1:auto_generated|altsyncram_6el1:altsyncram1
 42. Source assignments for mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ|altsyncram_38m1:auto_generated
 43. Source assignments for mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ|altsyncram_38m1:auto_generated|altsyncram_6el1:altsyncram1
 44. Source assignments for mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1|altsyncram_h1k1:auto_generated
 45. Source assignments for sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated
 46. Source assignments for sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated|altsyncram_ogq1:altsyncram1
 47. Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component
 51. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|lpm_mult:un6_ram_addr_wr_8_0_
 52. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98
 53. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ
 54. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|lpm_mult:un1_ram_addr_rd_8_0_
 55. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1
 56. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1
 57. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1
 58. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ
 59. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1
 60. Parameter Settings for Inferred Entity Instance: sld_signaltap:stp
 61. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 62. altpll Parameter Settings by Entity Instance
 63. altsyncram Parameter Settings by Entity Instance
 64. dcfifo Parameter Settings by Entity Instance
 65. lpm_mult Parameter Settings by Entity Instance
 66. SignalTap II Logic Analyzer Settings
 67. Elapsed Time Per Partition
 68. Connections to In-System Debugging Instance "stp"
 69. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 30 16:50:36 2013          ;
; Quartus II 64-Bit Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; SG_PnR_proj                                    ;
; Top-level Entity Name              ; top_synthesis                                  ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 5,490                                          ;
;     Total combinational functions  ; 4,130                                          ;
;     Dedicated logic registers      ; 3,004                                          ;
; Total registers                    ; 3004                                           ;
; Total pins                         ; 142                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 301,940                                        ;
; Embedded Multiplier 9-bit elements ; 2                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; top_synthesis      ; SG_PnR_proj        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+--------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                ;
+--------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+
; ../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm ; yes             ; User Verilog Quartus Mapping File  ; H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm                    ;
; altpll.tdf                                       ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf                   ;
; aglobal110.inc                                   ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc               ;
; stratix_pll.inc                                  ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc              ;
; stratixii_pll.inc                                ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc            ;
; cycloneii_pll.inc                                ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc            ;
; altsyncram.tdf                                   ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                                      ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                                   ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc               ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                                       ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                                       ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                 ;
; db/altsyncram_a4l1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_a4l1.tdf                               ;
; db/altsyncram_s8l1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_s8l1.tdf                               ;
; db/altsyncram_b4l1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_b4l1.tdf                               ;
; db/altsyncram_t8l1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_t8l1.tdf                               ;
; dcfifo.tdf                                       ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf                   ;
; lpm_counter.inc                                  ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc              ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; a_graycounter.inc                                ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/a_graycounter.inc            ;
; a_fefifo.inc                                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.inc                 ;
; a_gray2bin.inc                                   ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/a_gray2bin.inc               ;
; dffpipe.inc                                      ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc                  ;
; alt_sync_fifo.inc                                ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/alt_sync_fifo.inc            ;
; lpm_compare.inc                                  ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc              ;
; altsyncram_fifo.inc                              ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram_fifo.inc          ;
; db/dcfifo_7kl1.tdf                               ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf                                   ;
; db/a_graycounter_s96.tdf                         ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/a_graycounter_s96.tdf                             ;
; db/a_graycounter_jgc.tdf                         ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/a_graycounter_jgc.tdf                             ;
; db/a_graycounter_igc.tdf                         ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/a_graycounter_igc.tdf                             ;
; db/altsyncram_1p61.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_1p61.tdf                               ;
; db/altsyncram_dve1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_dve1.tdf                               ;
; db/decode_o37.tdf                                ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/decode_o37.tdf                                    ;
; db/mux_8u7.tdf                                   ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/mux_8u7.tdf                                       ;
; db/dffpipe_ahe.tdf                               ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/dffpipe_ahe.tdf                                   ;
; db/alt_synch_pipe_vdb.tdf                        ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/alt_synch_pipe_vdb.tdf                            ;
; db/dffpipe_te9.tdf                               ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/dffpipe_te9.tdf                                   ;
; db/dffpipe_9d9.tdf                               ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/dffpipe_9d9.tdf                                   ;
; db/alt_synch_pipe_3e8.tdf                        ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/alt_synch_pipe_3e8.tdf                            ;
; db/cmpr_r16.tdf                                  ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/cmpr_r16.tdf                                      ;
; db/mux_1u7.tdf                                   ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/mux_1u7.tdf                                       ;
; lpm_mult.tdf                                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf                 ;
; multcore.inc                                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/multcore.inc                 ;
; bypassff.inc                                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mult_fpr.tdf                                  ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/mult_fpr.tdf                                      ;
; db/altsyncram_dak1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_dak1.tdf                               ;
; db/altsyncram_cbl1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_cbl1.tdf                               ;
; db/altsyncram_ium1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_ium1.tdf                               ;
; db/altsyncram_6bl1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_6bl1.tdf                               ;
; db/altsyncram_eak1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_eak1.tdf                               ;
; db/altsyncram_dbl1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_dbl1.tdf                               ;
; db/altsyncram_ojj1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_ojj1.tdf                               ;
; db/altsyncram_6el1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_6el1.tdf                               ;
; db/altsyncram_38m1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_38m1.tdf                               ;
; db/altsyncram_h1k1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_h1k1.tdf                               ;
; sld_signaltap.vhd                                ; yes             ; Encrypted Megafunction             ; c:/altera/11.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                              ; yes             ; Encrypted Megafunction             ; c:/altera/11.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                 ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; lpm_constant.inc                                 ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                                       ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                                    ; yes             ; Encrypted Megafunction             ; c:/altera/11.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                     ; yes             ; Encrypted Megafunction             ; c:/altera/11.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                           ; yes             ; Encrypted Megafunction             ; c:/altera/11.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_gs14.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_gs14.tdf                               ;
; db/altsyncram_ogq1.tdf                           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_ogq1.tdf                               ;
; db/decode_1oa.tdf                                ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/decode_1oa.tdf                                    ;
; db/mux_tjb.tdf                                   ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/mux_tjb.tdf                                       ;
; altdpram.tdf                                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                                      ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc                              ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                                   ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                                      ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                                       ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/muxlut.inc                   ;
; db/mux_doc.tdf                                   ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/mux_doc.tdf                                       ;
; lpm_decode.tdf                                   ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                                       ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/declut.inc                   ;
; db/decode_rqf.tdf                                ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/decode_rqf.tdf                                    ;
; lpm_counter.tdf                                  ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; cmpconst.inc                                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/cmpconst.inc                 ;
; alt_counter_stratix.inc                          ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_1ci.tdf                                  ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/cntr_1ci.tdf                                      ;
; db/cmpr_9cc.tdf                                  ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/cmpr_9cc.tdf                                      ;
; db/cntr_65j.tdf                                  ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/cntr_65j.tdf                                      ;
; db/cntr_0ci.tdf                                  ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/cntr_0ci.tdf                                      ;
; db/cntr_gui.tdf                                  ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/cntr_gui.tdf                                      ;
; db/cmpr_5cc.tdf                                  ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/cmpr_5cc.tdf                                      ;
; sld_rom_sr.vhd                                   ; yes             ; Encrypted Megafunction             ; c:/altera/11.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                      ; yes             ; Encrypted Megafunction             ; c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; H:/Project/SG_PnR_proj/db/altsyncram_0t14.tdf    ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_0t14.tdf                               ;
; H:/Project/SG_PnR_proj/db/altsyncram_8hq1.tdf    ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/altsyncram_8hq1.tdf                               ;
; H:/Project/SG_PnR_proj/db/decode_9oa.tdf         ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/decode_9oa.tdf                                    ;
; H:/Project/SG_PnR_proj/db/mux_bkb.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/mux_bkb.tdf                                       ;
; H:/Project/SG_PnR_proj/db/mux_8oc.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/mux_8oc.tdf                                       ;
; H:/Project/SG_PnR_proj/db/cntr_2ci.tdf           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/cntr_2ci.tdf                                      ;
; H:/Project/SG_PnR_proj/db/cmpr_acc.tdf           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/cmpr_acc.tdf                                      ;
; H:/Project/SG_PnR_proj/db/cntr_u6j.tdf           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/cntr_u6j.tdf                                      ;
; H:/Project/SG_PnR_proj/db/cntr_rbi.tdf           ; yes             ; Auto-Generated Megafunction        ; H:/Project/SG_PnR_proj/db/cntr_rbi.tdf                                      ;
+--------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,490                                                                                                ;
;                                             ;                                                                                                      ;
; Total combinational functions               ; 4130                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                      ;
;     -- 4 input functions                    ; 1371                                                                                                 ;
;     -- 3 input functions                    ; 1418                                                                                                 ;
;     -- <=2 input functions                  ; 1341                                                                                                 ;
;                                             ;                                                                                                      ;
; Logic elements by mode                      ;                                                                                                      ;
;     -- normal mode                          ; 3089                                                                                                 ;
;     -- arithmetic mode                      ; 1041                                                                                                 ;
;                                             ;                                                                                                      ;
; Total registers                             ; 3004                                                                                                 ;
;     -- Dedicated logic registers            ; 3004                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; I/O pins                                    ; 142                                                                                                  ;
; Total memory bits                           ; 301940                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 2                                                                                                    ;
; Total PLLs                                  ; 1                                                                                                    ;
;     -- PLLs                                 ; 1                                                                                                    ;
;                                             ;                                                                                                      ;
; Maximum fan-out node                        ; global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 2823                                                                                                 ;
; Total fan-out                               ; 27317                                                                                                ;
; Average fan-out                             ; 3.67                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                             ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_synthesis                                                                                       ; 4130 (3)          ; 3004 (0)     ; 301940      ; 2            ; 2       ; 0         ; 142  ; 0            ; |top_synthesis                                                                                                                                                                                                                                                                                  ;              ;
;    |global_nets_top:global_nets_inst|                                                                ; 4 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst                                                                                                                                                                                                                                                 ;              ;
;       |clk_blk_top:clk_blk_inst|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst                                                                                                                                                                                                                        ;              ;
;          |pll:pll_inst|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst                                                                                                                                                                                                           ;              ;
;             |altpll:altpll_component|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                   ;              ;
;       |reset_blk_top:reset_blk_inst|                                                                 ; 4 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst                                                                                                                                                                                                                    ;              ;
;          |reset_debouncer:rst_deb_inst|                                                              ; 4 (4)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst                                                                                                                                                                                       ;              ;
;          |sync_rst_gen:sync_rst_sdram_inst|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst                                                                                                                                                                                   ;              ;
;          |sync_rst_gen_1:sync_rst_sys_inst|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen_1:sync_rst_sys_inst                                                                                                                                                                                   ;              ;
;          |sync_rst_gen_2:sync_rst_vesa_inst|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen_2:sync_rst_vesa_inst                                                                                                                                                                                  ;              ;
;    |hexss:lsb_mem_hexss_inst|                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss:lsb_mem_hexss_inst                                                                                                                                                                                                                                                         ;              ;
;    |hexss_1:msb_mem_hexss_inst|                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss_1:msb_mem_hexss_inst                                                                                                                                                                                                                                                       ;              ;
;    |hexss_2:lsb_disp_hexss_inst|                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss_2:lsb_disp_hexss_inst                                                                                                                                                                                                                                                      ;              ;
;    |hexss_3:msb_disp_hexss_inst|                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss_3:msb_disp_hexss_inst                                                                                                                                                                                                                                                      ;              ;
;    |hexss_4:lsb_tx_hexss_inst|                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss_4:lsb_tx_hexss_inst                                                                                                                                                                                                                                                        ;              ;
;    |hexss_5:msb_tx_hexss_inst|                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss_5:msb_tx_hexss_inst                                                                                                                                                                                                                                                        ;              ;
;    |hexss_6:lsb_version_hexss_inst|                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss_6:lsb_version_hexss_inst                                                                                                                                                                                                                                                   ;              ;
;    |hexss_7:msb_version_hexss_inst|                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss_7:msb_version_hexss_inst                                                                                                                                                                                                                                                   ;              ;
;    |mds_top:mds_top_inst|                                                                            ; 3603 (0)          ; 2320 (0)     ; 121716      ; 2            ; 2       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst                                                                                                                                                                                                                                                             ;              ;
;       |disp_ctrl_top:disp_ctrl_inst|                                                                 ; 1325 (44)         ; 943 (57)     ; 88876       ; 2            ; 2       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst                                                                                                                                                                                                                                ;              ;
;          |SG_WBM_IF:SG_WBM_IF_inst|                                                                  ; 254 (254)         ; 108 (108)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst                                                                                                                                                                                                       ;              ;
;          |Symbol_Generator_Top:Symbol_Generator_Top_inst|                                            ; 556 (0)           ; 459 (0)      ; 23340       ; 2            ; 2       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst                                                                                                                                                                                 ;              ;
;             |RAM_300:RAM_300_inst|                                                                   ; 18 (18)           ; 14 (14)      ; 3900        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst                                                                                                                                                            ;              ;
;                |altsyncram:mem_cZ|                                                                   ; 0 (0)             ; 0 (0)        ; 3900        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ                                                                                                                                          ;              ;
;                   |altsyncram_ium1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 3900        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ|altsyncram_ium1:auto_generated                                                                                                           ;              ;
;                      |altsyncram_6bl1:altsyncram1|                                                   ; 0 (0)             ; 0 (0)        ; 3900        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ|altsyncram_ium1:auto_generated|altsyncram_6bl1:altsyncram1                                                                               ;              ;
;             |general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|                                 ; 91 (91)           ; 57 (57)      ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A                                                                                                                          ;              ;
;                |altsyncram:mem_34_I_1|                                                               ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1                                                                                                    ;              ;
;                   |altsyncram_eak1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated                                                                     ;              ;
;                      |altsyncram_dbl1:altsyncram1|                                                   ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated|altsyncram_dbl1:altsyncram1                                         ;              ;
;             |general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|                               ; 92 (92)           ; 57 (57)      ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B                                                                                                                        ;              ;
;                |altsyncram:mem_34_I_1|                                                               ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1                                                                                                  ;              ;
;                   |altsyncram_eak1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated                                                                   ;              ;
;                      |altsyncram_dbl1:altsyncram1|                                                   ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated|altsyncram_dbl1:altsyncram1                                       ;              ;
;             |manager:manager_inst|                                                                   ; 182 (182)         ; 121 (121)    ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst                                                                                                                                                            ;              ;
;                |lpm_mult:un1_ram_addr_rd_8_0_|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|lpm_mult:un1_ram_addr_rd_8_0_                                                                                                                              ;              ;
;                   |mult_fpr:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|lpm_mult:un1_ram_addr_rd_8_0_|mult_fpr:auto_generated                                                                                                      ;              ;
;             |mux2:mux2_inst|                                                                         ; 2 (2)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|mux2:mux2_inst                                                                                                                                                                  ;              ;
;             |opcode_store:opcode_store_inst|                                                         ; 166 (78)          ; 172 (74)     ; 9200        ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst                                                                                                                                                  ;              ;
;                |general_fifoZ0:general_fifo_inst|                                                    ; 88 (88)           ; 98 (98)      ; 9200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst                                                                                                                 ;              ;
;                   |altsyncram:mem_98|                                                                ; 0 (0)             ; 0 (0)        ; 9200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98                                                                                               ;              ;
;                      |altsyncram_dak1:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 9200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated                                                                ;              ;
;                         |altsyncram_cbl1:altsyncram1|                                                ; 0 (0)             ; 0 (0)        ; 9200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated|altsyncram_cbl1:altsyncram1                                    ;              ;
;                |lpm_mult:un6_ram_addr_wr_8_0_|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|lpm_mult:un6_ram_addr_wr_8_0_                                                                                                                    ;              ;
;                   |mult_fpr:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|lpm_mult:un6_ram_addr_wr_8_0_|mult_fpr:auto_generated                                                                                            ;              ;
;             |opcode_unite:opcode_unite_inst|                                                         ; 5 (5)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst                                                                                                                                                  ;              ;
;          |dc_fifo:dc_fifo_inst|                                                                      ; 88 (0)            ; 104 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst                                                                                                                                                                                                           ;              ;
;             |dcfifo:dcfifo_component|                                                                ; 88 (0)            ; 104 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                   ;              ;
;                |dcfifo_7kl1:auto_generated|                                                          ; 88 (5)            ; 104 (31)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated                                                                                                                                                        ;              ;
;                   |a_graycounter_igc:wrptr_gp|                                                       ; 26 (26)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp                                                                                                                             ;              ;
;                   |a_graycounter_s96:rdptr_g1p|                                                      ; 26 (26)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p                                                                                                                            ;              ;
;                   |alt_synch_pipe_vdb:rs_dgwp|                                                       ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp                                                                                                                             ;              ;
;                      |dffpipe_te9:dffpipe20|                                                         ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20                                                                                                       ;              ;
;                   |altsyncram_1p61:fifo_ram|                                                         ; 11 (0)            ; 3 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram                                                                                                                               ;              ;
;                      |altsyncram_dve1:altsyncram12|                                                  ; 11 (1)            ; 3 (3)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12                                                                                                  ;              ;
;                         |decode_o37:decode_b|                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode_b                                                                              ;              ;
;                         |mux_8u7:mux16|                                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|mux_8u7:mux16                                                                                    ;              ;
;                   |dffpipe_9d9:wraclr|                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr                                                                                                                                     ;              ;
;                   |dffpipe_ahe:rdaclr|                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr                                                                                                                                     ;              ;
;                   |mux_1u7:rdemp_eq_comp_lsb_mux|                                                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux                                                                                                                          ;              ;
;                   |mux_1u7:rdemp_eq_comp_msb_mux|                                                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux                                                                                                                          ;              ;
;          |gen_regZ4:gen_reg_version_inst|                                                            ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ4:gen_reg_version_inst                                                                                                                                                                                                 ;              ;
;          |gen_regZ5:gen_reg_opcode_unite_inst|                                                       ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ5:gen_reg_opcode_unite_inst                                                                                                                                                                                            ;              ;
;          |gen_regZ6:gen_reg_lower_frame_inst|                                                        ; 5 (5)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ6:gen_reg_lower_frame_inst                                                                                                                                                                                             ;              ;
;          |gen_regZ7:gen_reg_upper_frame_inst|                                                        ; 5 (5)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ7:gen_reg_upper_frame_inst                                                                                                                                                                                             ;              ;
;          |gen_regZ8:gen_reg_type_inst|                                                               ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ8:gen_reg_type_inst                                                                                                                                                                                                    ;              ;
;          |pixel_mng:pixel_mng_inst|                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst                                                                                                                                                                                                       ;              ;
;          |synthetic_frame_generator:synth_pic_gen_inst|                                              ; 132 (132)         ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst                                                                                                                                                                                   ;              ;
;          |vesa_gen_ctrl:vesa_gen_ctrl_inst|                                                          ; 226 (226)         ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst                                                                                                                                                                                               ;              ;
;       |interconZ0:intercon_y_inst|                                                                   ; 28 (28)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|interconZ0:intercon_y_inst                                                                                                                                                                                                                                  ;              ;
;       |interconZ1:intercon_z_inst|                                                                   ; 79 (79)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|interconZ1:intercon_z_inst                                                                                                                                                                                                                                  ;              ;
;       |intercon_mux:intercon_x_inst|                                                                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|intercon_mux:intercon_x_inst                                                                                                                                                                                                                                ;              ;
;       |led:led_inst|                                                                                 ; 64 (64)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|led:led_inst                                                                                                                                                                                                                                                ;              ;
;       |mem_mng_top:mem_mng_inst|                                                                     ; 935 (63)          ; 580 (2)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst                                                                                                                                                                                                                                    ;              ;
;          |gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst|                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst                                                                                                                                                                                      ;              ;
;          |gen_regZ1:dbg_reg_generate_1_gen_reg_dbg_inst|                                             ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ1:dbg_reg_generate_1_gen_reg_dbg_inst                                                                                                                                                                                      ;              ;
;          |gen_regZ2:dbg_reg_generate_2_gen_reg_dbg_inst|                                             ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ2:dbg_reg_generate_2_gen_reg_dbg_inst                                                                                                                                                                                      ;              ;
;          |gen_regZ3:gen_reg_type_inst|                                                               ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst                                                                                                                                                                                                        ;              ;
;          |mem_ctrl_rd:mem_ctrl_rd_inst|                                                              ; 456 (11)          ; 289 (83)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst                                                                                                                                                                                                       ;              ;
;             |altera_16to8_dc_ram:ram1_inst|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst                                                                                                                                                                         ;              ;
;                |altsyncram:altsyncram_component|                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component                                                                                                                                         ;              ;
;                   |altsyncram_b4l1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated                                                                                                          ;              ;
;                      |altsyncram_t8l1:altsyncram1|                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1                                                                              ;              ;
;             |mem_ctrl_rd_wbm:wbm_inst|                                                               ; 379 (379)         ; 152 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst                                                                                                                                                                              ;              ;
;             |mem_ctrl_rd_wbs:wbs_inst|                                                               ; 66 (66)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst                                                                                                                                                                              ;              ;
;          |mem_ctrl_wr:mem_ctrl_wr_inst|                                                              ; 389 (1)           ; 250 (27)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst                                                                                                                                                                                                       ;              ;
;             |altera_8to16_dc_ram:ram1_inst|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst                                                                                                                                                                         ;              ;
;                |altsyncram:altsyncram_component|                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component                                                                                                                                         ;              ;
;                   |altsyncram_a4l1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated                                                                                                          ;              ;
;                      |altsyncram_s8l1:altsyncram1|                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1                                                                              ;              ;
;             |mem_ctrl_wr_wbm:wbm_inst|                                                               ; 317 (317)         ; 185 (185)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst                                                                                                                                                                              ;              ;
;             |mem_ctrl_wr_wbs:wbs_inst|                                                               ; 71 (71)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst                                                                                                                                                                              ;              ;
;          |mem_mng_arbiter:arbiter_inst|                                                              ; 14 (14)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst                                                                                                                                                                                                       ;              ;
;          |wbs_regZ1:wbs_reg_inst|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wbs_regZ1:wbs_reg_inst                                                                                                                                                                                                             ;              ;
;       |rx_path:rx_path_inst|                                                                         ; 441 (233)         ; 281 (77)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst                                                                                                                                                                                                                                        ;              ;
;          |checksum_calc:checksum_inst_dec|                                                           ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec                                                                                                                                                                                                        ;              ;
;          |mp_dec:mp_dec1|                                                                            ; 80 (80)           ; 130 (130)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1                                                                                                                                                                                                                         ;              ;
;          |ram_simple:ram_inst1|                                                                      ; 20 (20)           ; 26 (26)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1                                                                                                                                                                                                                   ;              ;
;             |altsyncram:ram_data_34_I_1|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1                                                                                                                                                                                        ;              ;
;                |altsyncram_ojj1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1|altsyncram_ojj1:auto_generated                                                                                                                                                         ;              ;
;                   |altsyncram_6el1:altsyncram1|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1|altsyncram_ojj1:auto_generated|altsyncram_6el1:altsyncram1                                                                                                                             ;              ;
;          |uart_rx:uart_rx_c|                                                                         ; 84 (84)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c                                                                                                                                                                                                                      ;              ;
;       |sdram_controller:sdr_ctrl|                                                                    ; 247 (247)         ; 162 (162)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl                                                                                                                                                                                                                                   ;              ;
;       |tx_path:tx_path_inst|                                                                         ; 452 (41)          ; 311 (1)      ; 8264        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst                                                                                                                                                                                                                                        ;              ;
;          |checksum_calc_1:checksum_inst_enc|                                                         ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|checksum_calc_1:checksum_inst_enc                                                                                                                                                                                                      ;              ;
;          |gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst|                                  ; 2 (2)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst                                                                                                                                                                               ;              ;
;          |gen_regZ11:gen_reg_addr_reg_inst|                                                          ; 26 (26)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ11:gen_reg_addr_reg_inst                                                                                                                                                                                                       ;              ;
;          |gen_regZ12:gen_dbg_cmd_reg_inst|                                                           ; 4 (4)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ12:gen_dbg_cmd_reg_inst                                                                                                                                                                                                        ;              ;
;          |gen_regZ13:gen_reg_type_inst|                                                              ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ13:gen_reg_type_inst                                                                                                                                                                                                           ;              ;
;          |gen_regZ9:rd_burst_reg_generate_0_gen_rd_burst_reg_inst|                                   ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ9:rd_burst_reg_generate_0_gen_rd_burst_reg_inst                                                                                                                                                                                ;              ;
;          |general_fifoZ3:fifo_inst1|                                                                 ; 41 (41)           ; 39 (39)      ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1                                                                                                                                                                                                              ;              ;
;             |altsyncram:mem_34_I_1|                                                                  ; 0 (0)             ; 0 (0)        ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1                                                                                                                                                                                        ;              ;
;                |altsyncram_h1k1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1|altsyncram_h1k1:auto_generated                                                                                                                                                         ;              ;
;          |mp_enc:mp_enc1|                                                                            ; 107 (107)         ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1                                                                                                                                                                                                                         ;              ;
;          |ram_simple_1:ram_inst1|                                                                    ; 8 (8)             ; 10 (10)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1                                                                                                                                                                                                                 ;              ;
;             |altsyncram:ram_data_cZ|                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ                                                                                                                                                                                          ;              ;
;                |altsyncram_38m1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ|altsyncram_38m1:auto_generated                                                                                                                                                           ;              ;
;                   |altsyncram_6el1:altsyncram1|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ|altsyncram_38m1:auto_generated|altsyncram_6el1:altsyncram1                                                                                                                               ;              ;
;          |tx_path_wbm:tx_wbm_inst|                                                                   ; 147 (147)         ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst                                                                                                                                                                                                                ;              ;
;          |uart_tx:uart_tx_c|                                                                         ; 45 (45)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c                                                                                                                                                                                                                      ;              ;
;          |wbs_regZ1_1:wbs_reg_inst|                                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|wbs_regZ1_1:wbs_reg_inst                                                                                                                                                                                                               ;              ;
;    |sld_hub:auto_hub|                                                                                ; 105 (66)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_hub:auto_hub                                                                                                                                                                                                                                                                 ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                         ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                       ;              ;
;    |sld_signaltap:stp|                                                                               ; 359 (1)           ; 591 (0)      ; 180224      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 358 (20)          ; 591 (170)    ; 180224      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 29 (0)            ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_doc:auto_generated|                                                              ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_doc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 4 (0)             ; 1 (0)        ; 180224      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_gs14:auto_generated|                                                         ; 4 (0)             ; 1 (0)        ; 180224      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated                                                                                                                                           ;              ;
;                |altsyncram_ogq1:altsyncram1|                                                         ; 4 (0)             ; 1 (1)        ; 180224      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated|altsyncram_ogq1:altsyncram1                                                                                                               ;              ;
;                   |decode_1oa:decode4|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated|altsyncram_ogq1:altsyncram1|decode_1oa:decode4                                                                                            ;              ;
;                   |decode_1oa:decode_a|                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated|altsyncram_ogq1:altsyncram1|decode_1oa:decode_a                                                                                           ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 100 (100)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 53 (1)            ; 126 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 44 (0)            ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 44 (0)            ; 44 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 8 (8)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 116 (10)          ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_1ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ci:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_65j:auto_generated|                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_65j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_0ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_0ci:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ|altsyncram_ium1:auto_generated|altsyncram_6bl1:altsyncram1|ALTSYNCRAM                                            ; AUTO ; True Dual Port   ; 300          ; 13           ; 300          ; 13           ; 3900   ; None ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated|altsyncram_dbl1:altsyncram1|ALTSYNCRAM      ; AUTO ; True Dual Port   ; 640          ; 8            ; 640          ; 8            ; 5120   ; None ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated|altsyncram_dbl1:altsyncram1|ALTSYNCRAM    ; AUTO ; True Dual Port   ; 640          ; 8            ; 640          ; 8            ; 5120   ; None ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated|altsyncram_cbl1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 400          ; 24           ; 400          ; 24           ; 9600   ; None ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ALTSYNCRAM                                                               ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ALTSYNCRAM                                           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 512          ; 16           ; 8192   ; None ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ALTSYNCRAM                                           ; AUTO ; True Dual Port   ; 512          ; 16           ; 1024         ; 8            ; 8192   ; None ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1|altsyncram_ojj1:auto_generated|altsyncram_6el1:altsyncram1|ALTSYNCRAM                                                                                          ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1|altsyncram_h1k1:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; 9            ; 8            ; 9            ; 8            ; 72     ; None ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ|altsyncram_38m1:auto_generated|altsyncram_6el1:altsyncram1|ALTSYNCRAM                                                                                            ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated|altsyncram_ogq1:altsyncram1|ALTSYNCRAM                                                                            ; AUTO ; True Dual Port   ; 8192         ; 22           ; 8192         ; 22           ; 180224 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; yes                                                              ; yes                                        ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0] ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                                                                                      ; Reason for Removal ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|din_fifo[23]                                                       ; Lost fanout        ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode_23                                                          ; Lost fanout        ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|addrstall_reg_a[0] ; Lost fanout        ;
; Total Number of Removed Registers = 3                                                                                                                                                              ;                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal ; Registers Removed due to This Register                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|din_fifo[23] ; Lost Fanouts       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode_23 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3004  ;
; Number of registers using Synchronous Clear  ; 509   ;
; Number of registers using Synchronous Load   ; 308   ;
; Number of registers using Asynchronous Clear ; 2431  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1584  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                     ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                     ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a0 ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0 ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                                                ; 2       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                           ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                           ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                           ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                           ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                           ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                           ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                           ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                           ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                           ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                          ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                          ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                          ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                          ; 1       ;
; sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                           ; 1       ;
; Total number of inverted registers = 19                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                               ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                          ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                           ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity4a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity3                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity10a0                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_te9:dffpipe25 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated|altsyncram_cbl1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ|altsyncram_ium1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ|altsyncram_ium1:auto_generated|altsyncram_6bl1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated|altsyncram_dbl1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated|altsyncram_dbl1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1|altsyncram_ojj1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1|altsyncram_ojj1:auto_generated|altsyncram_6el1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ|altsyncram_38m1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ|altsyncram_38m1:auto_generated|altsyncram_6el1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1|altsyncram_h1k1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated|altsyncram_ogq1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                                                                ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                                                             ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                                                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                                                             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                                                             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                                                             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                                                             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                                                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Untyped                                                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                                                             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                                                             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                                                             ;
; LOCK_HIGH                     ; 1                     ; Untyped                                                                             ;
; LOCK_LOW                      ; 1                     ; Untyped                                                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                                                             ;
; SKIP_VCO                      ; OFF                   ; Untyped                                                                             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                                                             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                                                             ;
; BANDWIDTH                     ; 0                     ; Untyped                                                                             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                                                             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                                                             ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                                                             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                                                             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                                                             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                                                             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                                                             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                                                             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                                                             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                                                             ;
; CLK2_MULTIPLY_BY              ; 4                     ; Untyped                                                                             ;
; CLK1_MULTIPLY_BY              ; 2                     ; Untyped                                                                             ;
; CLK0_MULTIPLY_BY              ; 8                     ; Untyped                                                                             ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                                                             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                                                             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                                                             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                                                             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                                                             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                                                             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                                                             ;
; CLK2_DIVIDE_BY                ; 5                     ; Untyped                                                                             ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                                                             ;
; CLK0_DIVIDE_BY                ; 3                     ; Untyped                                                                             ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK0_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                                                             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                                                             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                                                             ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                                                             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                                                             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                                                             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                                                             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                                                             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                                                             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                                                             ;
; VCO_MIN                       ; 0                     ; Untyped                                                                             ;
; VCO_MAX                       ; 0                     ; Untyped                                                                             ;
; VCO_CENTER                    ; 0                     ; Untyped                                                                             ;
; PFD_MIN                       ; 0                     ; Untyped                                                                             ;
; PFD_MAX                       ; 0                     ; Untyped                                                                             ;
; M_INITIAL                     ; 0                     ; Untyped                                                                             ;
; M                             ; 0                     ; Untyped                                                                             ;
; N                             ; 1                     ; Untyped                                                                             ;
; M2                            ; 1                     ; Untyped                                                                             ;
; N2                            ; 1                     ; Untyped                                                                             ;
; SS                            ; 1                     ; Untyped                                                                             ;
; C0_HIGH                       ; 0                     ; Untyped                                                                             ;
; C1_HIGH                       ; 0                     ; Untyped                                                                             ;
; C2_HIGH                       ; 0                     ; Untyped                                                                             ;
; C3_HIGH                       ; 0                     ; Untyped                                                                             ;
; C4_HIGH                       ; 0                     ; Untyped                                                                             ;
; C5_HIGH                       ; 0                     ; Untyped                                                                             ;
; C6_HIGH                       ; 0                     ; Untyped                                                                             ;
; C7_HIGH                       ; 0                     ; Untyped                                                                             ;
; C8_HIGH                       ; 0                     ; Untyped                                                                             ;
; C9_HIGH                       ; 0                     ; Untyped                                                                             ;
; C0_LOW                        ; 0                     ; Untyped                                                                             ;
; C1_LOW                        ; 0                     ; Untyped                                                                             ;
; C2_LOW                        ; 0                     ; Untyped                                                                             ;
; C3_LOW                        ; 0                     ; Untyped                                                                             ;
; C4_LOW                        ; 0                     ; Untyped                                                                             ;
; C5_LOW                        ; 0                     ; Untyped                                                                             ;
; C6_LOW                        ; 0                     ; Untyped                                                                             ;
; C7_LOW                        ; 0                     ; Untyped                                                                             ;
; C8_LOW                        ; 0                     ; Untyped                                                                             ;
; C9_LOW                        ; 0                     ; Untyped                                                                             ;
; C0_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C1_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C2_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C3_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C4_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C5_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C6_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C7_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C8_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C9_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C0_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C1_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C2_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C3_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C4_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C5_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C6_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C7_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C8_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C9_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C0_PH                         ; 0                     ; Untyped                                                                             ;
; C1_PH                         ; 0                     ; Untyped                                                                             ;
; C2_PH                         ; 0                     ; Untyped                                                                             ;
; C3_PH                         ; 0                     ; Untyped                                                                             ;
; C4_PH                         ; 0                     ; Untyped                                                                             ;
; C5_PH                         ; 0                     ; Untyped                                                                             ;
; C6_PH                         ; 0                     ; Untyped                                                                             ;
; C7_PH                         ; 0                     ; Untyped                                                                             ;
; C8_PH                         ; 0                     ; Untyped                                                                             ;
; C9_PH                         ; 0                     ; Untyped                                                                             ;
; L0_HIGH                       ; 1                     ; Untyped                                                                             ;
; L1_HIGH                       ; 1                     ; Untyped                                                                             ;
; G0_HIGH                       ; 1                     ; Untyped                                                                             ;
; G1_HIGH                       ; 1                     ; Untyped                                                                             ;
; G2_HIGH                       ; 1                     ; Untyped                                                                             ;
; G3_HIGH                       ; 1                     ; Untyped                                                                             ;
; E0_HIGH                       ; 1                     ; Untyped                                                                             ;
; E1_HIGH                       ; 1                     ; Untyped                                                                             ;
; E2_HIGH                       ; 1                     ; Untyped                                                                             ;
; E3_HIGH                       ; 1                     ; Untyped                                                                             ;
; L0_LOW                        ; 1                     ; Untyped                                                                             ;
; L1_LOW                        ; 1                     ; Untyped                                                                             ;
; G0_LOW                        ; 1                     ; Untyped                                                                             ;
; G1_LOW                        ; 1                     ; Untyped                                                                             ;
; G2_LOW                        ; 1                     ; Untyped                                                                             ;
; G3_LOW                        ; 1                     ; Untyped                                                                             ;
; E0_LOW                        ; 1                     ; Untyped                                                                             ;
; E1_LOW                        ; 1                     ; Untyped                                                                             ;
; E2_LOW                        ; 1                     ; Untyped                                                                             ;
; E3_LOW                        ; 1                     ; Untyped                                                                             ;
; L0_INITIAL                    ; 1                     ; Untyped                                                                             ;
; L1_INITIAL                    ; 1                     ; Untyped                                                                             ;
; G0_INITIAL                    ; 1                     ; Untyped                                                                             ;
; G1_INITIAL                    ; 1                     ; Untyped                                                                             ;
; G2_INITIAL                    ; 1                     ; Untyped                                                                             ;
; G3_INITIAL                    ; 1                     ; Untyped                                                                             ;
; E0_INITIAL                    ; 1                     ; Untyped                                                                             ;
; E1_INITIAL                    ; 1                     ; Untyped                                                                             ;
; E2_INITIAL                    ; 1                     ; Untyped                                                                             ;
; E3_INITIAL                    ; 1                     ; Untyped                                                                             ;
; L0_MODE                       ; BYPASS                ; Untyped                                                                             ;
; L1_MODE                       ; BYPASS                ; Untyped                                                                             ;
; G0_MODE                       ; BYPASS                ; Untyped                                                                             ;
; G1_MODE                       ; BYPASS                ; Untyped                                                                             ;
; G2_MODE                       ; BYPASS                ; Untyped                                                                             ;
; G3_MODE                       ; BYPASS                ; Untyped                                                                             ;
; E0_MODE                       ; BYPASS                ; Untyped                                                                             ;
; E1_MODE                       ; BYPASS                ; Untyped                                                                             ;
; E2_MODE                       ; BYPASS                ; Untyped                                                                             ;
; E3_MODE                       ; BYPASS                ; Untyped                                                                             ;
; L0_PH                         ; 0                     ; Untyped                                                                             ;
; L1_PH                         ; 0                     ; Untyped                                                                             ;
; G0_PH                         ; 0                     ; Untyped                                                                             ;
; G1_PH                         ; 0                     ; Untyped                                                                             ;
; G2_PH                         ; 0                     ; Untyped                                                                             ;
; G3_PH                         ; 0                     ; Untyped                                                                             ;
; E0_PH                         ; 0                     ; Untyped                                                                             ;
; E1_PH                         ; 0                     ; Untyped                                                                             ;
; E2_PH                         ; 0                     ; Untyped                                                                             ;
; E3_PH                         ; 0                     ; Untyped                                                                             ;
; M_PH                          ; 0                     ; Untyped                                                                             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                                                             ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                                                             ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                                                             ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                                                             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                                                             ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                                                             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                                                             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                                                             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                                                             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                                                             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                                                             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                                                             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                                                             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                                                             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                                                             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                                                             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                                                             ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                                                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                                                             ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                                                             ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                                                             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                                                             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                                                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                                                             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                                                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                                                             ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                                                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                                                             ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                                                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                                                      ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_a4l1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_b4l1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 8           ; Untyped                                                                                             ;
; LPM_NUMWORDS            ; 8192        ; Untyped                                                                                             ;
; LPM_WIDTHU              ; 13          ; Untyped                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Untyped                                                                                             ;
; WRSYNC_DELAYPIPE        ; 5           ; Untyped                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_7kl1 ; Untyped                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|lpm_mult:un6_ram_addr_wr_8_0_ ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                         ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTHA                                     ; 5          ; Untyped                                                                                                                                      ;
; LPM_WIDTHB                                     ; 4          ; Untyped                                                                                                                                      ;
; LPM_WIDTHP                                     ; 9          ; Untyped                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                      ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                      ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                      ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                      ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; yes        ; Untyped                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_fpr   ; Untyped                                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                      ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                             ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                                                                             ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                                                             ;
; NUMWORDS_A                         ; 400                  ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                                                                             ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                                                             ;
; NUMWORDS_B                         ; 400                  ; Untyped                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                             ;
; BYTE_SIZE                          ; 9                    ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_dak1      ; Untyped                                                                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 13                   ; Untyped                                                                                                                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                  ;
; NUMWORDS_A                         ; 300                  ; Untyped                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 13                   ; Untyped                                                                                                                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                  ;
; NUMWORDS_B                         ; 300                  ; Untyped                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 9                    ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ium1      ; Untyped                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|lpm_mult:un1_ram_addr_rd_8_0_ ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                               ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTHA                                     ; 5          ; Untyped                                                                                                                            ;
; LPM_WIDTHB                                     ; 4          ; Untyped                                                                                                                            ;
; LPM_WIDTHP                                     ; 9          ; Untyped                                                                                                                            ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                            ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                            ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; yes        ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_fpr   ; Untyped                                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                            ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                                        ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                        ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                                        ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                        ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                        ;
; BYTE_SIZE                          ; 9                    ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_eak1      ; Untyped                                                                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                          ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                          ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                          ;
; BYTE_SIZE                          ; 9                    ; Untyped                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_eak1      ; Untyped                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 9                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ojj1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 9                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_38m1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 9                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h1k1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:stp                                                                                               ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 22                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 22                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 59563                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 33559                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 8192                                                                                          ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                          ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                          ; String         ;
; sld_state_bits                                  ; 11                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                             ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 93                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------+------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                          ;
+-------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                              ;
; Entity Instance               ; global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                         ;
;     -- PLL_TYPE               ; AUTO                                                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                  ;
; Entity Instance                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                          ;
; Entity Instance                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                          ;
; Entity Instance                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 24                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 400                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                          ;
; Entity Instance                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 13                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 300                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 13                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 300                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                           ;
; Entity Instance                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                          ;
; Entity Instance                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B|altsyncram:mem_34_I_1    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                          ;
; Entity Instance                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                          ;
; Entity Instance                           ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                           ;
; Entity Instance                           ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 9                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 9                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                              ;
; Entity Instance            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                     ;
;     -- LPM_WIDTH           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 8192                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                            ;
;     -- USE_EAB             ; ON                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                        ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                         ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                                                             ;
; Entity Instance                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|lpm_mult:un6_ram_addr_wr_8_0_ ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 4                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 9                                                                                                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; yes                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                            ;
; Entity Instance                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|lpm_mult:un1_ram_addr_rd_8_0_           ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 4                                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 9                                                                                                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; yes                                                                                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; stp           ; 22                  ; 22               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "stp"                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                    ; Details ;
+--------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; clk_100                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk1 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|din_ack    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|din_ack                    ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|din_ack    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|din_ack                    ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_0                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_0                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_1 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_1                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_1 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_1                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_2                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_2                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_3 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_3                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_3 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_3                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_4 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_4                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_4 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_4                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_5 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_5                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_5 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_5                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_6 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_6                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_6 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_6                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_7 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_7                 ; N/A     ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_7 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst|reg_data_7                 ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_0                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_0                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_0                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_0                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_1                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_1                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_1                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_1                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_10                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_10                                        ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_10                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_10                                        ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_11                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_11                                        ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_11                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_11                                        ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_2                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_2                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_2                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_2                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_3                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_3                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_3                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_3                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_4                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_4                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_4                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_4                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_5                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_5                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_5                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_5                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_6                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_6                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_6                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_6                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_7                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_7                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_7                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_7                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_8                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_8                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_8                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_8                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_9                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_9                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_9                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_9                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_we_n_r_i                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_we_n_r_i                                         ; N/A     ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_we_n_r_i                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_we_n_r_i                                         ; N/A     ;
+--------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Mar 30 16:49:54 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SG_PnR_proj -c SG_PnR_proj
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 76 design units, including 76 entities, in source file /project/sg_synthesis_proj/rev_1/sg_synthesis_proj.vqm
    Info: Found entity 1: pll
    Info: Found entity 2: clk_blk_top
    Info: Found entity 3: reset_debouncer
    Info: Found entity 4: sync_rst_gen
    Info: Found entity 5: sync_rst_gen_1
    Info: Found entity 6: sync_rst_gen_2
    Info: Found entity 7: reset_blk_top
    Info: Found entity 8: global_nets_top
    Info: Found entity 9: hexss
    Info: Found entity 10: hexss_1
    Info: Found entity 11: hexss_2
    Info: Found entity 12: hexss_3
    Info: Found entity 13: hexss_4
    Info: Found entity 14: hexss_5
    Info: Found entity 15: hexss_6
    Info: Found entity 16: hexss_7
    Info: Found entity 17: interconZ1
    Info: Found entity 18: interconZ0
    Info: Found entity 19: intercon_mux
    Info: Found entity 20: altera_8to16_dc_ram
    Info: Found entity 21: mem_ctrl_wr_wbs
    Info: Found entity 22: mem_ctrl_wr_wbm
    Info: Found entity 23: mem_ctrl_wr
    Info: Found entity 24: mem_mng_arbiter
    Info: Found entity 25: altera_16to8_dc_ram
    Info: Found entity 26: mem_ctrl_rd_wbs
    Info: Found entity 27: mem_ctrl_rd_wbm
    Info: Found entity 28: mem_ctrl_rd
    Info: Found entity 29: gen_regZ3
    Info: Found entity 30: gen_regZ2
    Info: Found entity 31: gen_regZ1
    Info: Found entity 32: gen_regZ0
    Info: Found entity 33: wbs_regZ1
    Info: Found entity 34: mem_mng_top
    Info: Found entity 35: pixel_mng
    Info: Found entity 36: SG_WBM_IF
    Info: Found entity 37: dc_fifo
    Info: Found entity 38: vesa_gen_ctrl
    Info: Found entity 39: synthetic_frame_generator
    Info: Found entity 40: gen_regZ8
    Info: Found entity 41: gen_regZ7
    Info: Found entity 42: gen_regZ6
    Info: Found entity 43: gen_regZ5
    Info: Found entity 44: gen_regZ4
    Info: Found entity 45: opcode_unite
    Info: Found entity 46: general_fifoZ0
    Info: Found entity 47: opcode_store
    Info: Found entity 48: RAM_300
    Info: Found entity 49: manager
    Info: Found entity 50: general_fifoZ1_Symbol_Generator_Top_inst_fifo_A
    Info: Found entity 51: general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1
    Info: Found entity 52: mux2
    Info: Found entity 53: Symbol_Generator_Top
    Info: Found entity 54: disp_ctrl_top
    Info: Found entity 55: uart_rx
    Info: Found entity 56: mp_dec
    Info: Found entity 57: ram_simple
    Info: Found entity 58: checksum_calc
    Info: Found entity 59: rx_path
    Info: Found entity 60: uart_tx
    Info: Found entity 61: mp_enc
    Info: Found entity 62: checksum_calc_1
    Info: Found entity 63: ram_simple_1
    Info: Found entity 64: general_fifoZ3
    Info: Found entity 65: gen_regZ13
    Info: Found entity 66: gen_regZ12
    Info: Found entity 67: gen_regZ11
    Info: Found entity 68: gen_regZ9
    Info: Found entity 69: gen_regZ10
    Info: Found entity 70: wbs_regZ1_1
    Info: Found entity 71: tx_path_wbm
    Info: Found entity 72: tx_path
    Info: Found entity 73: led
    Info: Found entity 74: sdram_controller
    Info: Found entity 75: mds_top
    Info: Found entity 76: top_synthesis
Info: Elaborating entity "top_synthesis" for the top level hierarchy
Info: Elaborating entity "global_nets_top" for hierarchy "global_nets_top:global_nets_inst"
Info: Elaborating entity "clk_blk_top" for hierarchy "global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst"
Info: Elaborating entity "pll" for hierarchy "global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst"
Info: Elaborating entity "altpll" for hierarchy "global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component"
Info: Instantiated megafunction "global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "3"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "8"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "5"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "4"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "reset_blk_top" for hierarchy "global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst"
Info: Elaborating entity "reset_debouncer" for hierarchy "global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst"
Info: Elaborating entity "sync_rst_gen" for hierarchy "global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst"
Info: Elaborating entity "sync_rst_gen_1" for hierarchy "global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen_1:sync_rst_sys_inst"
Info: Elaborating entity "sync_rst_gen_2" for hierarchy "global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen_2:sync_rst_vesa_inst"
Info: Elaborating entity "hexss" for hierarchy "hexss:lsb_mem_hexss_inst"
Info: Elaborating entity "hexss_1" for hierarchy "hexss_1:msb_mem_hexss_inst"
Info: Elaborating entity "hexss_2" for hierarchy "hexss_2:lsb_disp_hexss_inst"
Info: Elaborating entity "hexss_3" for hierarchy "hexss_3:msb_disp_hexss_inst"
Info: Elaborating entity "hexss_4" for hierarchy "hexss_4:lsb_tx_hexss_inst"
Info: Elaborating entity "hexss_5" for hierarchy "hexss_5:msb_tx_hexss_inst"
Info: Elaborating entity "hexss_6" for hierarchy "hexss_6:lsb_version_hexss_inst"
Info: Elaborating entity "hexss_7" for hierarchy "hexss_7:msb_version_hexss_inst"
Info: Elaborating entity "mds_top" for hierarchy "mds_top:mds_top_inst"
Info: Elaborating entity "interconZ1" for hierarchy "mds_top:mds_top_inst|interconZ1:intercon_z_inst"
Info: Elaborating entity "interconZ0" for hierarchy "mds_top:mds_top_inst|interconZ0:intercon_y_inst"
Info: Elaborating entity "intercon_mux" for hierarchy "mds_top:mds_top_inst|intercon_mux:intercon_x_inst"
Info: Elaborating entity "mem_mng_top" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst"
Info: Elaborating entity "mem_ctrl_wr" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst"
Info: Elaborating entity "altera_8to16_dc_ram" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst"
Info: Elaborating entity "altsyncram" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a4l1.tdf
    Info: Found entity 1: altsyncram_a4l1
Info: Elaborating entity "altsyncram_a4l1" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s8l1.tdf
    Info: Found entity 1: altsyncram_s8l1
Info: Elaborating entity "altsyncram_s8l1" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1"
Info: Elaborating entity "mem_ctrl_wr_wbs" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst"
Info: Elaborating entity "mem_ctrl_wr_wbm" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst"
Info: Elaborating entity "mem_mng_arbiter" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst"
Info: Elaborating entity "mem_ctrl_rd" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"
Info: Elaborating entity "altera_16to8_dc_ram" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst"
Info: Elaborating entity "altsyncram" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b4l1.tdf
    Info: Found entity 1: altsyncram_b4l1
Info: Elaborating entity "altsyncram_b4l1" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t8l1.tdf
    Info: Found entity 1: altsyncram_t8l1
Info: Elaborating entity "altsyncram_t8l1" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1"
Info: Elaborating entity "mem_ctrl_rd_wbs" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst"
Info: Elaborating entity "mem_ctrl_rd_wbm" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst"
Info: Elaborating entity "gen_regZ3" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ3:gen_reg_type_inst"
Info: Elaborating entity "gen_regZ2" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ2:dbg_reg_generate_2_gen_reg_dbg_inst"
Info: Elaborating entity "gen_regZ1" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ1:dbg_reg_generate_1_gen_reg_dbg_inst"
Info: Elaborating entity "gen_regZ0" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst"
Info: Elaborating entity "wbs_regZ1" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wbs_regZ1:wbs_reg_inst"
Info: Elaborating entity "disp_ctrl_top" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"
Info: Elaborating entity "pixel_mng" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst"
Info: Elaborating entity "SG_WBM_IF" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst"
Info: Elaborating entity "dc_fifo" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst"
Info: Elaborating entity "dcfifo" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component"
Info: Instantiated megafunction "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info: Parameter "lpm_numwords" = "8192"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "13"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_7kl1.tdf
    Info: Found entity 1: dcfifo_7kl1
Info: Elaborating entity "dcfifo_7kl1" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf
    Info: Found entity 1: a_graycounter_s96
Info: Elaborating entity "a_graycounter_s96" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_jgc.tdf
    Info: Found entity 1: a_graycounter_jgc
Info: Elaborating entity "a_graycounter_jgc" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_jgc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf
    Info: Found entity 1: a_graycounter_igc
Info: Elaborating entity "a_graycounter_igc" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1p61.tdf
    Info: Found entity 1: altsyncram_1p61
Info: Elaborating entity "altsyncram_1p61" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dve1.tdf
    Info: Found entity 1: altsyncram_dve1
Info: Elaborating entity "altsyncram_dve1" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12"
Info: Found 1 design units, including 1 entities, in source file db/decode_o37.tdf
    Info: Found entity 1: decode_o37
Info: Elaborating entity "decode_o37" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode14"
Info: Found 1 design units, including 1 entities, in source file db/mux_8u7.tdf
    Info: Found entity 1: mux_8u7
Info: Elaborating entity "mux_8u7" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|mux_8u7:mux16"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf
    Info: Found entity 1: dffpipe_ahe
Info: Elaborating entity "dffpipe_ahe" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vdb.tdf
    Info: Found entity 1: alt_synch_pipe_vdb
Info: Elaborating entity "alt_synch_pipe_vdb" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info: Found entity 1: dffpipe_te9
Info: Elaborating entity "dffpipe_te9" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf
    Info: Found entity 1: dffpipe_9d9
Info: Elaborating entity "dffpipe_9d9" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf
    Info: Found entity 1: alt_synch_pipe_3e8
Info: Elaborating entity "alt_synch_pipe_3e8" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf
    Info: Found entity 1: cmpr_r16
Info: Elaborating entity "cmpr_r16" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf
    Info: Found entity 1: mux_1u7
Info: Elaborating entity "mux_1u7" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "vesa_gen_ctrl" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst"
Info: Elaborating entity "synthetic_frame_generator" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst"
Info: Elaborating entity "gen_regZ8" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ8:gen_reg_type_inst"
Info: Elaborating entity "gen_regZ7" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ7:gen_reg_upper_frame_inst"
Info: Elaborating entity "gen_regZ6" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ6:gen_reg_lower_frame_inst"
Info: Elaborating entity "gen_regZ5" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ5:gen_reg_opcode_unite_inst"
Info: Elaborating entity "gen_regZ4" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_regZ4:gen_reg_version_inst"
Info: Elaborating entity "Symbol_Generator_Top" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst"
Info: Elaborating entity "opcode_unite" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst"
Info: Elaborating entity "opcode_store" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst"
Info: Elaborating entity "lpm_mult" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|lpm_mult:un6_ram_addr_wr_8_0_"
Info: Elaborated megafunction instantiation "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|lpm_mult:un6_ram_addr_wr_8_0_"
Info: Instantiated megafunction "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|lpm_mult:un6_ram_addr_wr_8_0_" with the following parameter:
    Info: Parameter "lpm_type" = "lpm_mult"
    Info: Parameter "lpm_widthp" = "9"
    Info: Parameter "lpm_widtha" = "5"
    Info: Parameter "lpm_widthb" = "4"
    Info: Parameter "lpm_hint" = "dedicated_multiplier_circuitry=yes"
    Info: Parameter "lpm_pipeline" = "0"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_widths" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mult_fpr.tdf
    Info: Found entity 1: mult_fpr
Info: Elaborating entity "mult_fpr" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|lpm_mult:un6_ram_addr_wr_8_0_|mult_fpr:auto_generated"
Info: Elaborating entity "general_fifoZ0" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst"
Info: Elaborating entity "altsyncram" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98"
Info: Elaborated megafunction instantiation "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98"
Info: Instantiated megafunction "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98" with the following parameter:
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "byte_size" = "9"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "address_aclr_b" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "UNUSED"
    Info: Parameter "indata_reg_b" = "UNUSED"
    Info: Parameter "rdcontrol_aclr_b" = "UNUSED"
    Info: Parameter "outdata_reg_b" = "UNUSED"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "outdata_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "24"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "numwords_a" = "400"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "width_b" = "24"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "numwords_b" = "400"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "ram_block_type" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dak1.tdf
    Info: Found entity 1: altsyncram_dak1
Info: Elaborating entity "altsyncram_dak1" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cbl1.tdf
    Info: Found entity 1: altsyncram_cbl1
Info: Elaborating entity "altsyncram_cbl1" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated|altsyncram_cbl1:altsyncram1"
Info: Elaborating entity "RAM_300" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst"
Info: Elaborating entity "altsyncram" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ"
Info: Elaborated megafunction instantiation "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ"
Info: Instantiated megafunction "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ" with the following parameter:
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "byte_size" = "9"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "address_aclr_b" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "UNUSED"
    Info: Parameter "indata_reg_b" = "UNUSED"
    Info: Parameter "rdcontrol_aclr_b" = "UNUSED"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "outdata_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "13"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "numwords_a" = "300"
    Info: Parameter "width_b" = "13"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "numwords_b" = "300"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "ram_block_type" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ium1.tdf
    Info: Found entity 1: altsyncram_ium1
Info: Elaborating entity "altsyncram_ium1" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ|altsyncram_ium1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6bl1.tdf
    Info: Found entity 1: altsyncram_6bl1
Info: Elaborating entity "altsyncram_6bl1" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_cZ|altsyncram_ium1:auto_generated|altsyncram_6bl1:altsyncram1"
Info: Elaborating entity "manager" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst"
Info: Elaborating entity "general_fifoZ1_Symbol_Generator_Top_inst_fifo_A" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A"
Info: Elaborating entity "altsyncram" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1"
Info: Elaborated megafunction instantiation "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1"
Info: Instantiated megafunction "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1" with the following parameter:
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "byte_size" = "9"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "address_aclr_b" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "UNUSED"
    Info: Parameter "indata_reg_b" = "UNUSED"
    Info: Parameter "rdcontrol_aclr_b" = "UNUSED"
    Info: Parameter "outdata_reg_b" = "UNUSED"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "outdata_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "8"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "numwords_a" = "640"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "numwords_b" = "640"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "ram_block_type" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eak1.tdf
    Info: Found entity 1: altsyncram_eak1
Info: Elaborating entity "altsyncram_eak1" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dbl1.tdf
    Info: Found entity 1: altsyncram_dbl1
Info: Elaborating entity "altsyncram_dbl1" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A|altsyncram:mem_34_I_1|altsyncram_eak1:auto_generated|altsyncram_dbl1:altsyncram1"
Info: Elaborating entity "general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B"
Info: Elaborating entity "mux2" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|mux2:mux2_inst"
Info: Elaborating entity "rx_path" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst"
Info: Elaborating entity "uart_rx" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c"
Info: Elaborating entity "mp_dec" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1"
Info: Elaborating entity "ram_simple" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1"
Info: Elaborating entity "altsyncram" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1"
Info: Elaborated megafunction instantiation "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1"
Info: Instantiated megafunction "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1" with the following parameter:
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "byte_size" = "9"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "address_aclr_b" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "UNUSED"
    Info: Parameter "indata_reg_b" = "UNUSED"
    Info: Parameter "rdcontrol_aclr_b" = "UNUSED"
    Info: Parameter "outdata_reg_b" = "UNUSED"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "outdata_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "8"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "ram_block_type" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ojj1.tdf
    Info: Found entity 1: altsyncram_ojj1
Info: Elaborating entity "altsyncram_ojj1" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1|altsyncram_ojj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6el1.tdf
    Info: Found entity 1: altsyncram_6el1
Info: Elaborating entity "altsyncram_6el1" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_34_I_1|altsyncram_ojj1:auto_generated|altsyncram_6el1:altsyncram1"
Info: Elaborating entity "checksum_calc" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec"
Info: Elaborating entity "tx_path" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst"
Info: Elaborating entity "uart_tx" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c"
Info: Elaborating entity "mp_enc" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1"
Info: Elaborating entity "checksum_calc_1" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|checksum_calc_1:checksum_inst_enc"
Info: Elaborating entity "ram_simple_1" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1"
Info: Elaborating entity "altsyncram" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ"
Info: Elaborated megafunction instantiation "mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ"
Info: Instantiated megafunction "mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ" with the following parameter:
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "byte_size" = "9"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "address_aclr_b" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "UNUSED"
    Info: Parameter "indata_reg_b" = "UNUSED"
    Info: Parameter "rdcontrol_aclr_b" = "UNUSED"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "outdata_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "8"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "ram_block_type" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_38m1.tdf
    Info: Found entity 1: altsyncram_38m1
Info: Elaborating entity "altsyncram_38m1" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple_1:ram_inst1|altsyncram:ram_data_cZ|altsyncram_38m1:auto_generated"
Info: Elaborating entity "general_fifoZ3" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1"
Info: Elaborating entity "altsyncram" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1"
Info: Elaborated megafunction instantiation "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1"
Info: Instantiated megafunction "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1" with the following parameter:
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "byte_size" = "9"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "address_aclr_b" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "UNUSED"
    Info: Parameter "indata_reg_b" = "UNUSED"
    Info: Parameter "rdcontrol_aclr_b" = "UNUSED"
    Info: Parameter "outdata_reg_b" = "UNUSED"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "outdata_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "8"
    Info: Parameter "widthad_a" = "4"
    Info: Parameter "numwords_a" = "9"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "4"
    Info: Parameter "numwords_b" = "9"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "ram_block_type" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h1k1.tdf
    Info: Found entity 1: altsyncram_h1k1
Info: Elaborating entity "altsyncram_h1k1" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifoZ3:fifo_inst1|altsyncram:mem_34_I_1|altsyncram_h1k1:auto_generated"
Info: Elaborating entity "gen_regZ13" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ13:gen_reg_type_inst"
Info: Elaborating entity "gen_regZ12" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ12:gen_dbg_cmd_reg_inst"
Info: Elaborating entity "gen_regZ11" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ11:gen_reg_addr_reg_inst"
Info: Elaborating entity "gen_regZ9" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ9:rd_burst_reg_generate_0_gen_rd_burst_reg_inst"
Info: Elaborating entity "gen_regZ10" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst"
Info: Elaborating entity "wbs_regZ1_1" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|wbs_regZ1_1:wbs_reg_inst"
Info: Elaborating entity "tx_path_wbm" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst"
Info: Elaborating entity "led" for hierarchy "mds_top:mds_top_inst|led:led_inst"
Info: Elaborating entity "sdram_controller" for hierarchy "mds_top:mds_top_inst|sdram_controller:sdr_ctrl"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gs14.tdf
    Info: Found entity 1: altsyncram_gs14
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ogq1.tdf
    Info: Found entity 1: altsyncram_ogq1
Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info: Found entity 1: decode_1oa
Info: Found 1 design units, including 1 entities, in source file db/mux_tjb.tdf
    Info: Found entity 1: mux_tjb
Info: Found 1 design units, including 1 entities, in source file db/mux_doc.tdf
    Info: Found entity 1: mux_doc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf
    Info: Found entity 1: cntr_1ci
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info: Found entity 1: cmpr_9cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_65j.tdf
    Info: Found entity 1: cntr_65j
Info: Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf
    Info: Found entity 1: cntr_0ci
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "stp"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifoZ0:general_fifo_inst|altsyncram:mem_98|altsyncram_dak1:auto_generated|altsyncram_cbl1:altsyncram1|q_a[23]"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below.
    Info: Register "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|din_fifo[23]" lost all its fanouts during netlist optimizations.
    Info: Register "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode_23" lost all its fanouts during netlist optimizations.
    Info: Register "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|addrstall_reg_a[0]" lost all its fanouts during netlist optimizations.
Warning: Ignored assignments for entity "SG_synthesis_proj.vqm" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Synplify Pro" -entity SG_synthesis_proj.vqm was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE synplcty.lmf -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored
Warning: Ignored assignments for entity "top_synthesis.vhd" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Synplify Pro" -entity top_synthesis.vhd was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE synplcty.lmf -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored
    Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored
Info: Succesfully connected in-system debug instance "stp" to all 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|pll"
Info: Implemented 5984 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 124 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 5682 logic cells
    Info: Implemented 152 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 492 megabytes
    Info: Processing ended: Sat Mar 30 16:50:37 2013
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:18


