InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 21436 8276 29712
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 29933 29934
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 30011 30012
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 30051 30051
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 30090 30090
InceptionV4/Logits/Logits/weights CPU 0 30128 30128
InceptionV4/Logits/Logits/biases CPU 0 30167 30167
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D/Convert Convert 3730 29747 33477
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 37342 33477 70819
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 55867 70866 126733
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool/Convert Convert 61869 70868 132737
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2676 132737 135413
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3311 135478 138789
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1950 138789 140739
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 10128 140799 150927
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4817 140781 145598
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8525 145598 154123
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 22393 150941 173334
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 25415 154164 179579
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28117 179597 207714
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24255 207734 231989
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3295 232007 235302
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1811 235302 237113
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2744 237155 239899
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4863 237158 242021
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 65313 242021 307334
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2881 307364 310245
InceptionV4/InceptionV4/Mixed_5a/concat CPU 975 310245 311220
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3330 311263 314593
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4558 314593 319151
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9302 311260 320562
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 6998 319180 326178
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 6349 320595 326944
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 4309 326231 330540
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4255 330540 334795
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 7898 326966 334864
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6332 334826 341158
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8804 334877 343681
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 4648 343714 348362
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1799 348362 350161
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4551 350200 354751
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 9206 354771 363977
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8027 364013 372040
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 13774 350200 363974
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8118 363974 372092
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2981 372112 375093
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5427 375093 380520
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6189 380565 386754
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2943 386789 389732
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3947 389732 393679
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7715 393723 401438
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2206 401472 403678
InceptionV4/InceptionV4/Mixed_5c/concat CPU 1228 403678 404906
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3488 404960 408448
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4505 408448 412953
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8870 404971 413841
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5876 412988 418864
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5836 413869 419705
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7144 419736 426880
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8441 418887 427328
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 4207 426912 431119
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7835 431153 438988
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2269 439028 441297
InceptionV4/InceptionV4/Mixed_5d/concat CPU 1246 441297 442543
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3218 442613 445831
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4498 445831 450329
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8887 442641 451528
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 5845 450360 456205
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5960 451562 457522
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8442 456230 464672
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7497 457559 465056
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3886 465079 468965
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7762 469001 476763
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2277 476799 479076
InceptionV4/InceptionV4/Mixed_5e/concat CPU 1212 479076 480288
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 16604 480355 496959
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 32839 496992 529831
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3281 480354 483635
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 72734 483635 556369
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 33679 529861 563540
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1154 563577 564731
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 2126 564764 566890
InceptionV4/InceptionV4/Mixed_6a/concat CPU 689 566890 567579
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2800 567626 570426
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8184 570426 578610
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 23809 567627 591436
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13443 578653 592096
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12401 591469 603870
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16319 592121 608440
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18793 603900 622693
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18430 608467 626897
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20610 626926 647536
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26393 622726 649119
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2394 649157 651551
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8277 651589 659866
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 2072 659912 661984
InceptionV4/InceptionV4/Mixed_6b/concat CPU 854 661984 662838
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2793 662905 665698
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8144 665698 673842
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 24205 662905 687110
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13527 673876 687403
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12400 687152 699552
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16162 687426 703588
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18860 699584 718444
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18386 703618 722004
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20788 722033 742821
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26443 718478 744921
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2402 744958 747360
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8252 747399 755651
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2075 755692 757767
InceptionV4/InceptionV4/Mixed_6c/concat CPU 678 757767 758445
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3150 758495 761645
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8144 761645 769789
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 23931 758496 782427
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13525 769829 783354
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12870 782463 795333
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16756 783382 800138
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18719 795366 814085
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18326 800167 818493
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20741 818522 839263
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26369 814122 840491
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2458 840532 842990
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8099 843031 851130
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 2086 851170 853256
InceptionV4/InceptionV4/Mixed_6d/concat CPU 799 853256 854055
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3044 854116 857160
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8172 857160 865332
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 23993 854124 878117
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13490 865369 878859
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12509 878194 890703
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16266 878890 895156
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18965 890739 909704
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18396 895183 913579
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20813 913610 934423
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26360 909744 936104
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2414 936151 938565
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8351 938605 946956
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 2088 946998 949086
InceptionV4/InceptionV4/Mixed_6e/concat CPU 807 949086 949893
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3023 949969 952992
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8152 952992 961144
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 24270 949969 974239
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13432 961192 974624
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12454 974279 986733
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16212 974653 990865
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18856 986769 1005625
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18342 990894 1009236
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20958 1009256 1030214
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26353 1005667 1032020
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2485 1032063 1034548
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8334 1034595 1042929
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 2085 1042975 1045060
InceptionV4/InceptionV4/Mixed_6f/concat CPU 671 1045060 1045731
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3020 1045787 1048807
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8171 1048807 1056978
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 23964 1045787 1069751
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13511 1057015 1070526
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12696 1069790 1082486
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16396 1070558 1086954
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18697 1082526 1101223
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18333 1086986 1105319
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20678 1105353 1126031
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26299 1101263 1127562
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2399 1127608 1130007
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8237 1130051 1138288
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 6273 1138319 1144592
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1546 1144592 1146138
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8274 1146188 1154462
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 15344 1154476 1169820
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16027 1169851 1185878
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 23633 1146192 1169825
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 23793 1169825 1193618
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18757 1185910 1204667
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 22779 1204689 1227468
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 33809 1193667 1227476
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11964 1227476 1239440
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18456 1239492 1257948
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26099 1257992 1284091
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2635 1284137 1286772
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2414 1286772 1289186
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8157 1289241 1297398
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 2178 1297442 1299620
InceptionV4/InceptionV4/Mixed_6h/concat CPU 863 1299620 1300483
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12721 1300559 1313280
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2750 1300544 1303294
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11454 1303294 1314748
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 5485 1313321 1318806
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 655 1318843 1319498
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23527 1314792 1338319
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 29940 1338363 1368303
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10710 1368324 1379034
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1054 1379050 1380104
InceptionV4/InceptionV4/Mixed_7a/concat CPU 247 1380104 1380351
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6716 1380424 1387140
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2209 1380424 1382633
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5034 1382633 1387667
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6250 1387712 1393962
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10002 1387181 1397183
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8007 1393997 1402004
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 5084 1397231 1402315
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4605 1402049 1406654
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4913 1402343 1407256
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 343 1407292 1407635
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1087 1407671 1408758
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4405 1406688 1411093
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1246 1411127 1412373
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6897 1408798 1415695
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1968 1415742 1417710
InceptionV4/InceptionV4/Mixed_7b/concat CPU 276 1417710 1417986
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6672 1418038 1424710
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2269 1418035 1420304
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4799 1420304 1425103
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6074 1425141 1431215
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9599 1424755 1434354
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7860 1431250 1439110
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4985 1434404 1439389
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4560 1439141 1443701
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4972 1439422 1444394
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 273 1444433 1444706
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1062 1444743 1445805
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4382 1443735 1448117
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1251 1448150 1449401
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6873 1445851 1452724
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 2098 1452769 1454867
InceptionV4/InceptionV4/Mixed_7c/concat CPU 403 1454867 1455270
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6573 1455347 1461920
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2293 1455341 1457634
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4781 1457634 1462415
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6068 1462455 1468523
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9530 1461962 1471492
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4731 1471538 1476269
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7905 1468558 1476463
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4558 1476497 1481055
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 5143 1476308 1481451
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 277 1481489 1481766
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1203 1481786 1482989
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4419 1481090 1485509
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1248 1485544 1486792
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6794 1483033 1489827
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 2109 1489870 1491979
InceptionV4/InceptionV4/Mixed_7d/concat CPU 459 1491979 1492438
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 258 1492510 1492768
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1492801 1492802
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1492816 1492816
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1492823 1492823
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 6 1492831 1492837
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1492846 1492849
InceptionV4/Logits/Logits/MatMul CPU 15271 1492859 1508130
InceptionV4/Logits/Logits/BiasAdd CPU 29 1508174 1508203
InceptionV4/Logits/Predictions CPU 20 1508214 1508234
