{"vcs1":{"timestamp_begin":1699251599.444118714, "rt":0.75, "ut":0.41, "st":0.27}}
{"vcselab":{"timestamp_begin":1699251600.288155734, "rt":0.85, "ut":0.58, "st":0.24}}
{"link":{"timestamp_begin":1699251601.203429037, "rt":0.57, "ut":0.19, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699251598.613639394}
{"VCS_COMP_START_TIME": 1699251598.613639394}
{"VCS_COMP_END_TIME": 1699251601.876991406}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337976}}
{"stitch_vcselab": {"peak_mem": 222604}}
