// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _attention_exp_HH_
#define _attention_exp_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct attention_exp : public sc_module {
    // Port declarations 4
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<32> > in_V;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    attention_exp(sc_module_name name);
    SC_HAS_PROCESS(attention_exp);

    ~attention_exp();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<32> > in_V_read_reg_573;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > in_V_read_reg_573_pp0_iter1_reg;
    sc_signal< sc_lv<32> > in_V_read_reg_573_pp0_iter2_reg;
    sc_signal< sc_lv<32> > in_V_read_reg_573_pp0_iter3_reg;
    sc_signal< sc_lv<32> > in_V_read_reg_573_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_28_fu_75_p3;
    sc_signal< sc_lv<1> > tmp_28_reg_581;
    sc_signal< sc_lv<1> > tmp_28_reg_581_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_28_reg_581_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_28_reg_581_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_28_reg_581_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_28_reg_581_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_28_reg_581_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_28_reg_581_pp0_iter7_reg;
    sc_signal< sc_lv<32> > sub_ln703_fu_83_p2;
    sc_signal< sc_lv<32> > sub_ln703_reg_589;
    sc_signal< sc_lv<32> > sub_ln703_reg_589_pp0_iter1_reg;
    sc_signal< sc_lv<32> > sub_ln703_reg_589_pp0_iter2_reg;
    sc_signal< sc_lv<32> > sub_ln703_reg_589_pp0_iter3_reg;
    sc_signal< sc_lv<32> > sub_ln703_reg_589_pp0_iter4_reg;
    sc_signal< sc_lv<1> > select_ln58_fu_105_p3;
    sc_signal< sc_lv<1> > select_ln58_reg_594;
    sc_signal< sc_lv<1> > select_ln58_reg_594_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln58_reg_594_pp0_iter2_reg;
    sc_signal< sc_lv<1> > select_ln58_reg_594_pp0_iter3_reg;
    sc_signal< sc_lv<1> > select_ln58_reg_594_pp0_iter4_reg;
    sc_signal< sc_lv<1> > select_ln58_reg_594_pp0_iter5_reg;
    sc_signal< sc_lv<1> > select_ln58_reg_594_pp0_iter6_reg;
    sc_signal< sc_lv<1> > select_ln58_reg_594_pp0_iter7_reg;
    sc_signal< sc_lv<1> > select_ln58_reg_594_pp0_iter8_reg;
    sc_signal< sc_lv<1> > select_ln58_reg_594_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_31_fu_113_p3;
    sc_signal< sc_lv<1> > tmp_31_reg_598;
    sc_signal< sc_lv<1> > tmp_31_reg_598_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_31_reg_598_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_31_reg_598_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_31_reg_598_pp0_iter4_reg;
    sc_signal< sc_lv<32> > select_ln1148_fu_155_p3;
    sc_signal< sc_lv<32> > select_ln1148_reg_603;
    sc_signal< sc_lv<32> > p_Val2_s_reg_608;
    sc_signal< sc_lv<32> > p_Val2_s_reg_608_pp0_iter2_reg;
    sc_signal< sc_lv<32> > p_Val2_s_reg_608_pp0_iter3_reg;
    sc_signal< sc_lv<32> > p_Val2_s_reg_608_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_32_reg_615;
    sc_signal< sc_lv<1> > tmp_34_reg_620;
    sc_signal< sc_lv<1> > select_ln58_1_fu_214_p3;
    sc_signal< sc_lv<1> > select_ln58_1_reg_625;
    sc_signal< sc_lv<1> > select_ln58_1_reg_625_pp0_iter3_reg;
    sc_signal< sc_lv<1> > select_ln58_1_reg_625_pp0_iter4_reg;
    sc_signal< sc_lv<1> > select_ln58_1_reg_625_pp0_iter5_reg;
    sc_signal< sc_lv<1> > select_ln58_1_reg_625_pp0_iter6_reg;
    sc_signal< sc_lv<1> > select_ln58_1_reg_625_pp0_iter7_reg;
    sc_signal< sc_lv<1> > select_ln58_1_reg_625_pp0_iter8_reg;
    sc_signal< sc_lv<1> > select_ln58_1_reg_625_pp0_iter9_reg;
    sc_signal< sc_lv<65> > sext_ln1148_fu_220_p1;
    sc_signal< sc_lv<65> > sext_ln1148_reg_629;
    sc_signal< sc_lv<65> > sext_ln1148_reg_629_pp0_iter3_reg;
    sc_signal< sc_lv<65> > sext_ln1148_reg_629_pp0_iter4_reg;
    sc_signal< sc_lv<65> > sext_ln1148_reg_629_pp0_iter5_reg;
    sc_signal< sc_lv<65> > sext_ln1148_reg_629_pp0_iter6_reg;
    sc_signal< sc_lv<65> > mul_ln1148_fu_223_p2;
    sc_signal< sc_lv<65> > mul_ln1148_reg_634;
    sc_signal< sc_lv<31> > tmp_reg_639;
    sc_signal< sc_lv<32> > select_ln1148_4_fu_274_p3;
    sc_signal< sc_lv<32> > select_ln1148_4_reg_644;
    sc_signal< sc_lv<32> > p_Val2_43_reg_649;
    sc_signal< sc_lv<32> > p_Val2_43_reg_649_pp0_iter5_reg;
    sc_signal< sc_lv<32> > p_Val2_43_reg_649_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_36_reg_656;
    sc_signal< sc_lv<1> > tmp_38_reg_661;
    sc_signal< sc_lv<32> > add_ln703_fu_319_p2;
    sc_signal< sc_lv<32> > add_ln703_16_fu_324_p2;
    sc_signal< sc_lv<32> > add_ln703_16_reg_671;
    sc_signal< sc_lv<32> > add_ln703_16_reg_671_pp0_iter6_reg;
    sc_signal< sc_lv<1> > select_ln58_2_fu_342_p3;
    sc_signal< sc_lv<1> > select_ln58_2_reg_677;
    sc_signal< sc_lv<1> > select_ln58_2_reg_677_pp0_iter6_reg;
    sc_signal< sc_lv<1> > select_ln58_2_reg_677_pp0_iter7_reg;
    sc_signal< sc_lv<1> > select_ln58_2_reg_677_pp0_iter8_reg;
    sc_signal< sc_lv<1> > select_ln58_2_reg_677_pp0_iter9_reg;
    sc_signal< sc_lv<31> > select_ln1148_1_fu_380_p3;
    sc_signal< sc_lv<31> > select_ln1148_1_reg_681;
    sc_signal< sc_lv<32> > p_Val2_44_reg_686;
    sc_signal< sc_lv<32> > p_Val2_44_reg_686_pp0_iter7_reg;
    sc_signal< sc_lv<32> > p_Val2_44_reg_686_pp0_iter8_reg;
    sc_signal< sc_lv<32> > p_Val2_44_reg_686_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_39_reg_693;
    sc_signal< sc_lv<1> > tmp_41_reg_698;
    sc_signal< sc_lv<32> > add_ln703_17_fu_425_p2;
    sc_signal< sc_lv<32> > add_ln703_17_reg_703;
    sc_signal< sc_lv<32> > add_ln703_17_reg_703_pp0_iter8_reg;
    sc_signal< sc_lv<32> > add_ln703_17_reg_703_pp0_iter9_reg;
    sc_signal< sc_lv<1> > select_ln58_3_fu_442_p3;
    sc_signal< sc_lv<1> > select_ln58_3_reg_709;
    sc_signal< sc_lv<1> > select_ln58_3_reg_709_pp0_iter8_reg;
    sc_signal< sc_lv<1> > select_ln58_3_reg_709_pp0_iter9_reg;
    sc_signal< sc_lv<65> > mul_ln1148_1_fu_448_p2;
    sc_signal< sc_lv<65> > mul_ln1148_1_reg_713;
    sc_signal< sc_lv<30> > tmp_43_reg_718;
    sc_signal< sc_lv<32> > select_ln1148_6_fu_498_p3;
    sc_signal< sc_lv<32> > select_ln1148_6_reg_723;
    sc_signal< sc_lv<32> > p_Val2_45_reg_728;
    sc_signal< sc_lv<1> > tmp_44_reg_734;
    sc_signal< sc_lv<1> > tmp_46_reg_739;
    sc_signal< sc_lv<32> > ap_phi_mux_agg_result_V_0_lcssa_phi_fu_60_p12;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_agg_result_V_0_lcssa_reg_56;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_agg_result_V_0_lcssa_reg_56;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_agg_result_V_0_lcssa_reg_56;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_agg_result_V_0_lcssa_reg_56;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_agg_result_V_0_lcssa_reg_56;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_agg_result_V_0_lcssa_reg_56;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_agg_result_V_0_lcssa_reg_56;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_agg_result_V_0_lcssa_reg_56;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_agg_result_V_0_lcssa_reg_56;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_agg_result_V_0_lcssa_reg_56;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_agg_result_V_0_lcssa_reg_56;
    sc_signal< sc_lv<32> > add_ln703_18_fu_543_p2;
    sc_signal< sc_lv<1> > select_ln58_4_fu_561_p3;
    sc_signal< sc_lv<32> > add_ln703_19_fu_567_p2;
    sc_signal< sc_lv<32> > tmp_28_fu_75_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > sub_ln703_fu_83_p1;
    sc_signal< sc_lv<32> > tmp_30_fu_97_p1;
    sc_signal< sc_lv<1> > tmp_29_fu_89_p3;
    sc_signal< sc_lv<1> > tmp_30_fu_97_p3;
    sc_signal< sc_lv<32> > tmp_31_fu_113_p1;
    sc_signal< sc_lv<31> > lshr_ln1148_8_fu_121_p4;
    sc_signal< sc_lv<32> > zext_ln1148_fu_131_p1;
    sc_signal< sc_lv<32> > lshr_ln1148_9_fu_141_p1;
    sc_signal< sc_lv<31> > lshr_ln1148_9_fu_141_p4;
    sc_signal< sc_lv<32> > sub_ln1148_5_fu_135_p2;
    sc_signal< sc_lv<32> > zext_ln1148_4_fu_151_p1;
    sc_signal< sc_lv<32> > mul_ln1118_fu_169_p0;
    sc_signal< sc_lv<32> > mul_ln1118_fu_169_p1;
    sc_signal< sc_lv<54> > mul_ln1118_fu_169_p2;
    sc_signal< sc_lv<32> > sub_ln703_16_fu_201_p2;
    sc_signal< sc_lv<1> > tmp_33_fu_206_p3;
    sc_signal< sc_lv<32> > mul_ln1148_fu_223_p0;
    sc_signal< sc_lv<65> > sub_ln1148_6_fu_239_p2;
    sc_signal< sc_lv<31> > tmp_35_fu_244_p4;
    sc_signal< sc_lv<32> > sext_ln1148_6_fu_254_p1;
    sc_signal< sc_lv<32> > sext_ln1148_7_fu_258_p1;
    sc_signal< sc_lv<32> > select_ln1148_3_fu_261_p3;
    sc_signal< sc_lv<32> > sub_ln1148_7_fu_268_p2;
    sc_signal< sc_lv<32> > mul_ln1118_1_fu_287_p0;
    sc_signal< sc_lv<32> > mul_ln1118_1_fu_287_p1;
    sc_signal< sc_lv<54> > mul_ln1118_1_fu_287_p2;
    sc_signal< sc_lv<32> > sub_ln703_17_fu_329_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_334_p3;
    sc_signal< sc_lv<30> > tmp_s_fu_348_p4;
    sc_signal< sc_lv<31> > zext_ln1148_5_fu_357_p1;
    sc_signal< sc_lv<30> > tmp_4_fu_367_p4;
    sc_signal< sc_lv<31> > sub_ln1148_fu_361_p2;
    sc_signal< sc_lv<31> > zext_ln1148_6_fu_376_p1;
    sc_signal< sc_lv<31> > mul_ln1118_2_fu_393_p0;
    sc_signal< sc_lv<32> > mul_ln1118_2_fu_393_p1;
    sc_signal< sc_lv<54> > mul_ln1118_2_fu_393_p2;
    sc_signal< sc_lv<32> > sub_ln703_18_fu_429_p2;
    sc_signal< sc_lv<1> > tmp_40_fu_434_p3;
    sc_signal< sc_lv<32> > mul_ln1148_1_fu_448_p0;
    sc_signal< sc_lv<65> > sub_ln1148_8_fu_463_p2;
    sc_signal< sc_lv<30> > tmp_42_fu_468_p4;
    sc_signal< sc_lv<32> > sext_ln1148_8_fu_478_p1;
    sc_signal< sc_lv<32> > sext_ln1148_9_fu_482_p1;
    sc_signal< sc_lv<32> > select_ln1148_5_fu_485_p3;
    sc_signal< sc_lv<32> > sub_ln1148_9_fu_492_p2;
    sc_signal< sc_lv<32> > mul_ln1118_3_fu_511_p0;
    sc_signal< sc_lv<32> > mul_ln1118_3_fu_511_p1;
    sc_signal< sc_lv<61> > mul_ln1118_3_fu_511_p2;
    sc_signal< sc_lv<32> > sub_ln703_19_fu_548_p2;
    sc_signal< sc_lv<1> > tmp_45_fu_553_p3;
    sc_signal< sc_lv<32> > in_V_int_reg;
    sc_signal< bool > ap_condition_251;
    sc_signal< bool > ap_condition_239;
    sc_signal< bool > ap_condition_242;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_400000;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<65> ap_const_lv65_155555556;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<65> ap_const_lv65_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<65> ap_const_lv65_19999999A;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln703_16_fu_324_p2();
    void thread_add_ln703_17_fu_425_p2();
    void thread_add_ln703_18_fu_543_p2();
    void thread_add_ln703_19_fu_567_p2();
    void thread_add_ln703_fu_319_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_condition_239();
    void thread_ap_condition_242();
    void thread_ap_condition_251();
    void thread_ap_phi_mux_agg_result_V_0_lcssa_phi_fu_60_p12();
    void thread_ap_phi_reg_pp0_iter0_agg_result_V_0_lcssa_reg_56();
    void thread_ap_return();
    void thread_lshr_ln1148_8_fu_121_p4();
    void thread_lshr_ln1148_9_fu_141_p1();
    void thread_lshr_ln1148_9_fu_141_p4();
    void thread_mul_ln1118_1_fu_287_p0();
    void thread_mul_ln1118_1_fu_287_p1();
    void thread_mul_ln1118_1_fu_287_p2();
    void thread_mul_ln1118_2_fu_393_p0();
    void thread_mul_ln1118_2_fu_393_p1();
    void thread_mul_ln1118_2_fu_393_p2();
    void thread_mul_ln1118_3_fu_511_p0();
    void thread_mul_ln1118_3_fu_511_p1();
    void thread_mul_ln1118_3_fu_511_p2();
    void thread_mul_ln1118_fu_169_p0();
    void thread_mul_ln1118_fu_169_p1();
    void thread_mul_ln1118_fu_169_p2();
    void thread_mul_ln1148_1_fu_448_p0();
    void thread_mul_ln1148_1_fu_448_p2();
    void thread_mul_ln1148_fu_223_p0();
    void thread_mul_ln1148_fu_223_p2();
    void thread_select_ln1148_1_fu_380_p3();
    void thread_select_ln1148_3_fu_261_p3();
    void thread_select_ln1148_4_fu_274_p3();
    void thread_select_ln1148_5_fu_485_p3();
    void thread_select_ln1148_6_fu_498_p3();
    void thread_select_ln1148_fu_155_p3();
    void thread_select_ln58_1_fu_214_p3();
    void thread_select_ln58_2_fu_342_p3();
    void thread_select_ln58_3_fu_442_p3();
    void thread_select_ln58_4_fu_561_p3();
    void thread_select_ln58_fu_105_p3();
    void thread_sext_ln1148_6_fu_254_p1();
    void thread_sext_ln1148_7_fu_258_p1();
    void thread_sext_ln1148_8_fu_478_p1();
    void thread_sext_ln1148_9_fu_482_p1();
    void thread_sext_ln1148_fu_220_p1();
    void thread_sub_ln1148_5_fu_135_p2();
    void thread_sub_ln1148_6_fu_239_p2();
    void thread_sub_ln1148_7_fu_268_p2();
    void thread_sub_ln1148_8_fu_463_p2();
    void thread_sub_ln1148_9_fu_492_p2();
    void thread_sub_ln1148_fu_361_p2();
    void thread_sub_ln703_16_fu_201_p2();
    void thread_sub_ln703_17_fu_329_p2();
    void thread_sub_ln703_18_fu_429_p2();
    void thread_sub_ln703_19_fu_548_p2();
    void thread_sub_ln703_fu_83_p1();
    void thread_sub_ln703_fu_83_p2();
    void thread_tmp_28_fu_75_p1();
    void thread_tmp_28_fu_75_p3();
    void thread_tmp_29_fu_89_p3();
    void thread_tmp_30_fu_97_p1();
    void thread_tmp_30_fu_97_p3();
    void thread_tmp_31_fu_113_p1();
    void thread_tmp_31_fu_113_p3();
    void thread_tmp_33_fu_206_p3();
    void thread_tmp_35_fu_244_p4();
    void thread_tmp_37_fu_334_p3();
    void thread_tmp_40_fu_434_p3();
    void thread_tmp_42_fu_468_p4();
    void thread_tmp_45_fu_553_p3();
    void thread_tmp_4_fu_367_p4();
    void thread_tmp_s_fu_348_p4();
    void thread_zext_ln1148_4_fu_151_p1();
    void thread_zext_ln1148_5_fu_357_p1();
    void thread_zext_ln1148_6_fu_376_p1();
    void thread_zext_ln1148_fu_131_p1();
};

}

using namespace ap_rtl;

#endif
