\hypertarget{x86_2mmapped__ipr_8hh}{
\section{arch/x86/mmapped\_\-ipr.hh}
\label{x86_2mmapped__ipr_8hh}\index{arch/x86/mmapped\_\-ipr.hh@{arch/x86/mmapped\_\-ipr.hh}}
}
{\ttfamily \#include \char`\"{}arch/generic/mmapped\_\-ipr.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/x86/regs/misc.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/base.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/thread\_\-context.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/packet.hh\char`\"{}}\par
\subsection*{ネームスペース}
\begin{DoxyCompactItemize}
\item 
namespace \hyperlink{namespaceX86ISA}{X86ISA}
\end{DoxyCompactItemize}
\subsection*{関数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classCycles}{Cycles} \hyperlink{namespaceX86ISA_a23dd7789afdb4f219d0c126238ef8052}{handleIprRead} (\hyperlink{classThreadContext}{ThreadContext} $\ast$xc, \hyperlink{classPacket}{Packet} $\ast$pkt)
\item 
\hyperlink{classCycles}{Cycles} \hyperlink{namespaceX86ISA_aa42813d6b9ccfb0d9d72d0a96d923106}{handleIprWrite} (\hyperlink{classThreadContext}{ThreadContext} $\ast$xc, \hyperlink{classPacket}{Packet} $\ast$pkt)
\end{DoxyCompactItemize}


\subsection{説明}
ISA-\/specific helper functions for memory mapped IPR accesses. 