v 20130925 2
C 45400 47900 1 0 0 TMR3.sym
{
T 47200 49600 5 10 1 1 0 6 1
refdes=U1
T 45800 49800 5 10 0 0 0 0 1
device=TMR3-0512
T 45800 50000 5 10 0 0 0 0 1
footprint=TMR3
}
C 44600 47000 1 0 0 BC817-2.sym
{
T 45400 47500 5 10 1 1 0 0 1
refdes=Q2
T 44700 49050 5 10 0 0 0 0 1
device=Transistor NPN
T 44700 47850 5 10 0 0 0 0 1
footprint=SOT23
T 45400 47250 5 10 0 1 0 0 1
value=BC817
}
C 43300 46400 1 0 0 BC817-2.sym
{
T 44100 46900 5 10 1 1 0 0 1
refdes=Q1
T 43400 48450 5 10 0 0 0 0 1
device=Transistor NPN
T 43400 47250 5 10 0 0 0 0 1
footprint=SOT23
T 44100 46650 5 10 0 1 0 0 1
value=BC817
}
C 43000 48700 1 90 0 capacitor-1.sym
{
T 42300 48900 5 10 0 0 90 0 1
device=CAPACITOR
T 43200 49400 5 10 1 1 180 0 1
refdes=C1
T 42100 48900 5 10 0 0 90 0 1
symversion=0.1
T 43000 48900 5 10 1 1 0 0 1
value=2.2u
T 43000 48700 5 10 0 1 0 0 1
footprint=0805
}
C 44200 49000 1 0 0 inductor-1.sym
{
T 44400 49500 5 10 0 0 0 0 1
device=INDUCTOR
T 44400 49300 5 10 1 1 0 0 1
refdes=L1
T 44400 49700 5 10 0 0 0 0 1
symversion=0.1
T 44200 49000 5 10 0 1 0 0 1
footprint=CDRH6D38
T 44400 48900 5 10 1 1 0 0 1
value=3.3uH
}
N 41600 49100 42000 49100 4
N 42000 49100 42000 49600 4
N 42000 49600 43800 49600 4
N 43800 48400 43800 49600 4
N 43800 49100 44200 49100 4
N 45100 49100 45500 49100 4
C 43900 47500 1 90 0 resistor-2.sym
{
T 43550 47900 5 10 0 0 90 0 1
device=RESISTOR
T 43600 47700 5 10 1 1 90 0 1
refdes=R2
T 44100 47700 5 10 1 1 90 0 1
value=7.5k
T 43900 47500 5 10 0 1 0 0 1
footprint=0603
}
N 43800 47200 43800 47500 4
N 43800 47400 44600 47400 4
N 43800 48500 45100 48500 4
N 45100 48500 45100 47800 4
N 45100 46900 46100 46900 4
N 46100 46900 46100 48000 4
C 43700 46100 1 0 0 gnd.sym
N 48500 49100 47500 49100 4
N 48500 48700 47500 48700 4
N 41600 48700 45500 48700 4
C 40500 44500 1 0 0 header10-2.sym
{
T 40500 46500 5 10 0 1 0 0 1
device=HEADER10
T 41100 46600 5 10 1 1 0 0 1
refdes=J1
T 40500 44500 5 10 0 1 0 0 1
footprint=HEADER10_2
}
C 40500 45600 1 180 0 output-2.sym
{
T 39600 45400 5 10 0 0 180 0 1
net=VENT:1
T 40300 44900 5 10 0 0 180 0 1
device=none
T 39600 45500 5 10 1 1 180 1 1
value=VENT
}
C 40500 46400 1 180 0 output-2.sym
{
T 39600 46200 5 10 0 0 180 0 1
net=TX1:1
T 40300 45700 5 10 0 0 180 0 1
device=none
T 39600 46300 5 10 1 1 180 1 1
value=TX1
}
C 41900 46200 1 0 0 output-2.sym
{
T 42800 46400 5 10 0 0 0 0 1
net=TX2:1
T 42100 46900 5 10 0 0 0 0 1
device=none
T 42800 46300 5 10 1 1 0 1 1
value=TX2
}
C 40500 46000 1 180 0 output-2.sym
{
T 39600 45800 5 10 0 0 180 0 1
net=RX1:1
T 40300 45300 5 10 0 0 180 0 1
device=none
T 39600 45900 5 10 1 1 180 1 1
value=RX1
}
C 41900 45800 1 0 0 output-2.sym
{
T 42800 46000 5 10 0 0 0 0 1
net=RX2:1
T 42100 46500 5 10 0 0 0 0 1
device=none
T 42800 45900 5 10 1 1 0 1 1
value=RX2
}
C 41200 48000 1 0 0 input-2.sym
{
T 41200 48200 5 10 0 0 0 0 1
net=VENT:1
T 41800 48700 5 10 0 0 0 0 1
device=none
T 42300 47900 5 10 1 1 0 7 1
value=VENT
}
C 45900 46800 1 0 0 input-2.sym
{
T 45900 47000 5 10 0 0 0 0 1
net=TX1:1
T 46500 47500 5 10 0 0 0 0 1
device=none
T 47000 46700 5 10 1 1 0 7 1
value=TX1
}
C 45900 46000 1 0 0 input-2.sym
{
T 45900 46200 5 10 0 0 0 0 1
net=TX2:1
T 46500 46700 5 10 0 0 0 0 1
device=none
T 47000 45900 5 10 1 1 0 7 1
value=TX2
}
C 48000 46600 1 270 0 gnd.sym
C 45900 44900 1 0 0 input-2.sym
{
T 45900 45100 5 10 0 0 0 0 1
net=RX1:1
T 46500 45600 5 10 0 0 0 0 1
device=none
T 47000 44800 5 10 1 1 0 7 1
value=RX1
}
C 45900 44100 1 0 0 input-2.sym
{
T 45900 44300 5 10 0 0 0 0 1
net=RX2:1
T 46500 44800 5 10 0 0 0 0 1
device=none
T 47000 44000 5 10 1 1 0 7 1
value=RX2
}
C 48000 44700 1 270 0 gnd.sym
N 48300 44600 48400 44600 4
N 48300 46500 48400 46500 4
C 47400 46800 1 0 0 resistor-2.sym
{
T 47800 47150 5 10 0 0 0 0 1
device=RESISTOR
T 47600 47100 5 10 1 1 0 0 1
refdes=R3
T 48000 47100 5 10 1 1 0 0 1
value=220
T 47400 46800 5 10 0 1 0 0 1
footprint=0603
}
C 47400 46000 1 0 0 resistor-2.sym
{
T 47800 46350 5 10 0 0 0 0 1
device=RESISTOR
T 47600 45800 5 10 1 1 0 0 1
refdes=R4
T 48000 45800 5 10 1 1 0 0 1
value=220
T 47400 46000 5 10 0 1 0 0 1
footprint=0603
}
N 48300 46100 48400 46100 4
N 47400 46100 47300 46100 4
N 48300 46900 48400 46900 4
N 47400 46900 47300 46900 4
C 47400 44900 1 0 0 resistor-2.sym
{
T 47800 45250 5 10 0 0 0 0 1
device=RESISTOR
T 47600 45200 5 10 1 1 0 0 1
refdes=R5
T 48000 45200 5 10 1 1 0 0 1
value=220
T 47400 44900 5 10 0 1 0 0 1
footprint=0603
}
N 48300 45000 48400 45000 4
N 47400 45000 47300 45000 4
C 47400 44100 1 0 0 resistor-2.sym
{
T 47800 44450 5 10 0 0 0 0 1
device=RESISTOR
T 47600 43900 5 10 1 1 0 0 1
refdes=R6
T 48000 43900 5 10 1 1 0 0 1
value=220
T 47400 44100 5 10 0 1 0 0 1
footprint=0603
}
N 48300 44200 48400 44200 4
N 47400 44200 47300 44200 4
N 45100 47000 45100 46900 4
C 42800 46900 1 270 1 resistor-2.sym
{
T 43150 47300 5 10 0 0 90 2 1
device=RESISTOR
T 42600 47200 5 10 1 1 90 2 1
refdes=R1
T 43100 47200 5 10 1 1 90 2 1
value=5.1k
T 42800 46900 5 10 0 1 0 0 1
footprint=0603
}
N 42900 46900 42900 46800 4
N 42900 46800 43300 46800 4
N 42600 48100 42900 48100 4
N 42900 48100 42900 47800 4
C 42400 44600 1 90 0 gnd.sym
N 42100 44700 41900 44700 4
C 48400 45900 1 0 0 header3-1.sym
{
T 49400 46500 5 8 0 0 0 0 1
device=HEADER3
T 48800 47200 5 10 1 1 0 0 1
refdes=J2
T 49400 46300 5 8 0 0 0 0 1
footprint=JUMPER3
}
C 48400 44000 1 0 0 header3-1.sym
{
T 49400 44600 5 8 0 0 0 0 1
device=HEADER3
T 48800 45300 5 10 1 1 0 0 1
refdes=J3
T 49400 44400 5 8 0 0 0 0 1
footprint=JUMPER3
}
C 42700 48400 1 0 0 gnd.sym
C 41600 48500 1 0 1 jumper2.sym
{
T 40600 48700 5 8 0 0 0 6 1
device=JUMPER2
T 41200 49400 5 10 1 1 0 6 1
refdes=B2P
T 40600 48500 5 8 0 0 0 6 1
footprint=B2P
}
C 48500 48500 1 0 0 jumper2.sym
{
T 49500 48700 5 8 0 0 0 0 1
device=JUMPER2
T 48900 49400 5 10 1 1 0 0 1
refdes=WF2
T 49500 48500 5 8 0 0 0 0 1
footprint=JUMPER2
}
