compare start gold_if_stage_hello_world_out sim
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/aligner_ready_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/aligner_ready_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/aligner_ready_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/aligner_ready_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/branch_addr_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/branch_addr_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/branch_addr_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/branch_addr_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/branch_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/branch_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/clk gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/clk
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/fetch_rdata_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/fetch_valid_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_valid_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/hwlp_addr_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/hwlp_addr_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/hwlp_addr_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/hwlp_addr_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/hwlp_update_pc_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/hwlp_update_pc_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/hwlp_update_pc_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/hwlp_update_pc_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/if_valid_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/if_valid_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/instr_aligned_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/instr_valid_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_valid_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/instr_valid_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_valid_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/next_state gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/next_state
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/pc_n gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/pc_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/pc_plus2 gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/pc_plus4 gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/pc_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/r_instr_h gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/r_instr_l gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_l
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/rst_n gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/rst_n
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/state gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/state
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_i/update_state gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/update_state
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/aligner_ready gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_ready
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/boot_addr_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/boot_addr_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/branch_addr_n gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/branch_addr_n
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/branch_req gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/branch_req
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/clear_instr_valid_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/clear_instr_valid_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/clk gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/clk
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/compressed_decoder_i/illegal_instr_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/illegal_instr_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/compressed_decoder_i/instr_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/compressed_decoder_i/instr_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/compressed_decoder_i/is_compressed_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/is_compressed_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/csr_mtvec_init_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/csr_mtvec_init_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/depc_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/depc_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/dm_exception_addr_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/dm_exception_addr_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/dm_halt_addr_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/dm_halt_addr_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/exc_pc gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/exc_pc
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/exc_pc_mux_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/exc_pc_mux_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/exc_vec_pc_mux gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/exc_vec_pc_mux
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/fetch_failed gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_failed
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/fetch_rdata gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/fetch_ready gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_ready
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/fetch_valid gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_valid
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/halt_if_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/halt_if_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/hwlp_jump_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/hwlp_jump_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/hwlp_target_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/hwlp_target_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/id_ready_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/id_ready_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/if_busy_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/if_busy_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/if_ready gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/if_ready
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/if_valid gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/if_valid
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/illegal_c_insn gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/illegal_c_insn
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/illegal_c_insn_id_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/illegal_c_insn_id_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_addr_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_addr_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_aligned gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_compressed_int gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_compressed_int
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_decompressed gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_err_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_err_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_err_pmp_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_err_pmp_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_gnt_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_gnt_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_rdata_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_rdata_id_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_req_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_req_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_rvalid_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rvalid_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_valid gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_valid
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/instr_valid_id_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_valid_id_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/is_compressed_id_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/is_compressed_id_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/is_fetch_failed_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/is_fetch_failed_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/jump_target_ex_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/jump_target_ex_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/jump_target_id_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/jump_target_id_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/m_exc_vec_pc_mux_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/m_exc_vec_pc_mux_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/m_trap_base_addr_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/m_trap_base_addr_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/mepc_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/mepc_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/pc_id_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/pc_if_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/pc_mux_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_mux_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/pc_set_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_set_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/perf_imiss_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/perf_imiss_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/branch_addr_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/branch_addr_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/branch_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/branch_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/busy_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/busy_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/clk gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/clk
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fetch_rdata_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fetch_ready_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_ready_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fetch_valid_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_valid_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_cnt gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_empty gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_empty
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_flush gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_flush
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_flush_but_first gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_flush_but_first
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_full gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_full
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/clk_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/clk_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/cnt_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/data_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/empty_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/empty_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/flush_but_first_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/flush_but_first_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/flush_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/flush_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/full_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/full_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/gate_clock gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/gate_clock
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_n gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_n
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/mem_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/pop_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/pop_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/push_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/push_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_n gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_n
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/read_pointer_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/rst_ni gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/rst_ni
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_n gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/status_cnt_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/testmode_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/testmode_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/write_pointer_n gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_n
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_i/write_pointer_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_pop gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_pop
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_push gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_push
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/fifo_rdata gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/hwlp_jump_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/hwlp_jump_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/hwlp_target_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/hwlp_target_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instr_addr_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_addr_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instr_err_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_err_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instr_err_pmp_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_err_pmp_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instr_gnt_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_gnt_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instr_rdata_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_rdata_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instr_req_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_req_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instr_rvalid_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_rvalid_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/clk gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/genblk1/obi_addr_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/genblk1/obi_addr_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/genblk1/obi_atop_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/genblk1/obi_atop_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/genblk1/obi_be_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/genblk1/obi_be_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/genblk1/obi_wdata_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/genblk1/obi_wdata_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/genblk1/obi_we_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/genblk1/obi_we_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/next_state gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/next_state
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_addr_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_atop_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_atop_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_be_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_be_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_err_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_err_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_gnt_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_gnt_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_rdata_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_rdata_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_req_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_req_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_rvalid_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_rvalid_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_wdata_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_wdata_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/obi_we_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_we_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/resp_err_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/resp_err_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/resp_rdata_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/resp_rdata_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/resp_valid_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/resp_valid_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/rst_n gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/rst_n
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/state_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/state_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_addr_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_atop_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_atop_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_be_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_be_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_ready_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_ready_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_valid_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_valid_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_wdata_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_wdata_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/instruction_obi_i/trans_we_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_we_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/aligned_branch_addr gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/aligned_branch_addr
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/branch_addr_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/branch_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/busy_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/busy_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/clk gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/clk
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/count_down gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/count_down
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/count_up gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/count_up
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fetch_ready_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fetch_ready_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fetch_valid_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fetch_valid_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_empty_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_empty_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_flush_but_first_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_flush_but_first_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_flush_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_flush_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_pop_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_pop_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_push_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_push_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/fifo_valid gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_valid
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_after_resp gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_after_resp
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_cnt_delayed_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_cnt_delayed_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_resp gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_resp
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_resp_delayed gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_resp_delayed
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/hwlp_jump_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_jump_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/hwlp_target_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_target_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/hwlp_wait_resp_flush gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_wait_resp_flush
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_cnt gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_flush_cnt gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_flush_cnt
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/next_state gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_state
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/req_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/req_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/resp_valid_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/resp_valid_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/rst_n gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/rst_n
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/state_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_ready_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_ready_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_valid_o gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_valid_o
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/req_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/req_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/resp_err gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/resp_err
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/resp_rdata gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/resp_rdata
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/resp_valid gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/resp_valid
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/rst_n gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/rst_n
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/trans_addr gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_addr
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/trans_ready gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_ready
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_buffer_i/trans_valid gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_valid
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/prefetch_busy gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_busy
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/req_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/req_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/rst_n gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/rst_n
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/trap_addr_mux_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/trap_addr_mux_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/trap_base_addr gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/trap_base_addr
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/u_exc_vec_pc_mux_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/u_exc_vec_pc_mux_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/u_trap_base_addr_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/u_trap_base_addr_i
compare add -tolLead {0 ns} -tolTrail {0 ns} sim:/cv32e40p_if_stage/uepc_i gold_if_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/uepc_i

