## Design of Register using Verilog
