<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jul 03 20:29:36 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     i2c_master
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            742 items scored, 203 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.838ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             bit_index_i0_i0  (from clk_c +)
   Destination:    FD1P3AY    D              sda_out_154  (to clk_c +)

   Delay:                   7.013ns  (18.0% logic, 82.0% route), 7 logic levels.

 Constraint Details:

      7.013ns data_path bit_index_i0_i0 to sda_out_154 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.838ns

 Path Details: bit_index_i0_i0 to sda_out_154

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              bit_index_i0_i0 (from clk_c)
Route        13   e 1.632                                  bit_index[0]
LUT4        ---     0.166              C to Z              i1284_3_lut
Route         1   e 0.020                                  n1618
MUXL5       ---     0.116           ALUT to Z              i1286
Route         1   e 0.020                                  n1620
MUXL5       ---     0.116             D1 to Z              i1287
Route         1   e 1.020                                  sda_out_N_134
LUT4        ---     0.166              B to Z              i1_2_lut_adj_35
Route         1   e 1.020                                  n4
LUT4        ---     0.166              A to Z              i1_4_lut_adj_29
Route         1   e 1.020                                  n1503
LUT4        ---     0.166              A to Z              i1_4_lut_adj_27
Route         1   e 1.020                                  n1472
                  --------
                    7.013  (18.0% logic, 82.0% route), 7 logic levels.


Error:  The following path violates requirements by 1.838ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             bit_index_i0_i0  (from clk_c +)
   Destination:    FD1P3AY    D              sda_out_154  (to clk_c +)

   Delay:                   7.013ns  (18.0% logic, 82.0% route), 7 logic levels.

 Constraint Details:

      7.013ns data_path bit_index_i0_i0 to sda_out_154 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.838ns

 Path Details: bit_index_i0_i0 to sda_out_154

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              bit_index_i0_i0 (from clk_c)
Route        13   e 1.632                                  bit_index[0]
LUT4        ---     0.166              C to Z              i1281_3_lut
Route         1   e 0.020                                  n1615
MUXL5       ---     0.116           BLUT to Z              i1285
Route         1   e 0.020                                  n1619
MUXL5       ---     0.116             D0 to Z              i1287
Route         1   e 1.020                                  sda_out_N_134
LUT4        ---     0.166              B to Z              i1_2_lut_adj_35
Route         1   e 1.020                                  n4
LUT4        ---     0.166              A to Z              i1_4_lut_adj_29
Route         1   e 1.020                                  n1503
LUT4        ---     0.166              A to Z              i1_4_lut_adj_27
Route         1   e 1.020                                  n1472
                  --------
                    7.013  (18.0% logic, 82.0% route), 7 logic levels.


Error:  The following path violates requirements by 1.838ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             bit_index_i0_i0  (from clk_c +)
   Destination:    FD1P3AY    D              sda_out_154  (to clk_c +)

   Delay:                   7.013ns  (18.0% logic, 82.0% route), 7 logic levels.

 Constraint Details:

      7.013ns data_path bit_index_i0_i0 to sda_out_154 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.838ns

 Path Details: bit_index_i0_i0 to sda_out_154

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              bit_index_i0_i0 (from clk_c)
Route        13   e 1.632                                  bit_index[0]
LUT4        ---     0.166              C to Z              i1283_3_lut
Route         1   e 0.020                                  n1617
MUXL5       ---     0.116           BLUT to Z              i1286
Route         1   e 0.020                                  n1620
MUXL5       ---     0.116             D1 to Z              i1287
Route         1   e 1.020                                  sda_out_N_134
LUT4        ---     0.166              B to Z              i1_2_lut_adj_35
Route         1   e 1.020                                  n4
LUT4        ---     0.166              A to Z              i1_4_lut_adj_29
Route         1   e 1.020                                  n1503
LUT4        ---     0.166              A to Z              i1_4_lut_adj_27
Route         1   e 1.020                                  n1472
                  --------
                    7.013  (18.0% logic, 82.0% route), 7 logic levels.

Warning: 6.838 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     6.838 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n900                                    |      17|     112|     55.17%
                                        |        |        |
n1591                                   |       1|     104|     51.23%
                                        |        |        |
n1587                                   |       1|      68|     33.50%
                                        |        |        |
n1577                                   |       1|      34|     16.75%
                                        |        |        |
n1472                                   |       1|      28|     13.79%
                                        |        |        |
n1766                                   |       8|      24|     11.82%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 203  Score: 149101

Constraints cover  742 paths, 177 nets, and 466 connections (90.1% coverage)


Peak memory: 97394688 bytes, TRCE: 851968 bytes, DLYMAN: 147456 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
