{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 12:59:19 2019 " "Info: Processing started: Sat Apr 06 12:59:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Term_BCDcal -c Term_BCDcal " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Term_BCDcal -c Term_BCDcal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "term_bcdcal.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file term_bcdcal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Term_BCDcal " "Info: Found entity 1: Term_BCDcal" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Calculator " "Info: Found entity 2: Calculator" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Full_Adder " "Info: Found entity 3: Full_Adder" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 79 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Convert " "Info: Found entity 4: Convert" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 136 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Term_BCDcal " "Info: Elaborating entity \"Term_BCDcal\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "conv_right Term_BCDcal.v(13) " "Warning (10858): Verilog HDL warning at Term_BCDcal.v(13): object conv_right used but never assigned" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 13 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "conv_right 0 Term_BCDcal.v(13) " "Warning (10030): Net \"conv_right\" at Term_BCDcal.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..0\] Term_BCDcal.v(7) " "Warning (10034): Output port \"LEDG\[5..0\]\" at Term_BCDcal.v(7) has no driver" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculator Calculator:cal " "Info: Elaborating entity \"Calculator\" for hierarchy \"Calculator:cal\"" {  } { { "Term_BCDcal.v" "cal" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "c_out Term_BCDcal.v(72) " "Error (10663): Verilog HDL Port Connection error at Term_BCDcal.v(72): output or inout port \"c_out\" must be connected to a structural net expression" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 72 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Calculator:cal " "Error: Can't elaborate user hierarchy \"Calculator:cal\"" {  } { { "Term_BCDcal.v" "cal" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 16 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Error: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 06 12:59:20 2019 " "Error: Processing ended: Sat Apr 06 12:59:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
