<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32_CMSIS: DMA_interrupts_definition</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32_CMSIS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___d_m_a__interrupts__definition.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DMA_interrupts_definition<div class="ingroups"><a class="el" href="group___s_t_m32_f10x___std_periph___driver.html">STM32F10x_StdPeriph_Driver</a> &raquo; <a class="el" href="group___d_m_a.html">DMA</a> &raquo; <a class="el" href="group___d_m_a___exported___constants.html">DMA_Exported_Constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DMA_interrupts_definition:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___d_m_a__interrupts__definition.png" border="0" alt="" usemap="#group______d__m__a____interrupts____definition"/>
<map name="group______d__m__a____interrupts____definition" id="group______d__m__a____interrupts____definition">
<area shape="rect" id="node1" href="group___d_m_a___exported___constants.html" title="DMA_Exported_Constants" alt="" coords="5,5,181,32"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga06e83dd277e0d3e5635cf8ce8dfd6e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga06e83dd277e0d3e5635cf8ce8dfd6e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf11c572b9797e04a14b105fdc2e5f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gadf11c572b9797e04a14b105fdc2e5f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d92649d2a0146f663ff253d8f3b59e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaf9d92649d2a0146f663ff253d8f3b59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f6af7da302c19aba24516037d305e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga47f6af7da302c19aba24516037d305e7">IS_DMA_CONFIG_IT</a>(IT)&#160;&#160;&#160;((((IT) &amp; 0xFFFFFFF1) == 0x00) &amp;&amp; ((IT) != 0x00))</td></tr>
<tr class="separator:ga47f6af7da302c19aba24516037d305e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017d35f4f6fbf5689ef39af7227bc5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga017d35f4f6fbf5689ef39af7227bc5b0">DMA1_IT_GL1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga017d35f4f6fbf5689ef39af7227bc5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783532083dcc6e9752feb2e982ce7426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga783532083dcc6e9752feb2e982ce7426">DMA1_IT_TC1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga783532083dcc6e9752feb2e982ce7426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8c98e79c8cb420c81f7380a4c8e1da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gaea8c98e79c8cb420c81f7380a4c8e1da">DMA1_IT_HT1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaea8c98e79c8cb420c81f7380a4c8e1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0121b479efafe485719d14634a02d542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga0121b479efafe485719d14634a02d542">DMA1_IT_TE1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga0121b479efafe485719d14634a02d542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183f3044b39da5e3b3c688239086f836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga183f3044b39da5e3b3c688239086f836">DMA1_IT_GL2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga183f3044b39da5e3b3c688239086f836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14171253268d69143102594cde56b0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga14171253268d69143102594cde56b0e1">DMA1_IT_TC2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga14171253268d69143102594cde56b0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d608582c350ed00412f7a09fe10ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gab2d608582c350ed00412f7a09fe10ae7">DMA1_IT_HT2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gab2d608582c350ed00412f7a09fe10ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e2ed429ff0c0b03c7fec8f4bc8bcc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga24e2ed429ff0c0b03c7fec8f4bc8bcc8">DMA1_IT_TE2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga24e2ed429ff0c0b03c7fec8f4bc8bcc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e71e661eb2ebab146b48b3aee5ad9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga3e71e661eb2ebab146b48b3aee5ad9b1">DMA1_IT_GL3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga3e71e661eb2ebab146b48b3aee5ad9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c375d4e3d681efecddc9f25c0c7bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga37c375d4e3d681efecddc9f25c0c7bcd">DMA1_IT_TC3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga37c375d4e3d681efecddc9f25c0c7bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3b12ceb8ba5b8d129d5bdee21904de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga1e3b12ceb8ba5b8d129d5bdee21904de">DMA1_IT_HT3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1e3b12ceb8ba5b8d129d5bdee21904de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e8f93512a446fcaf2b10cd92f81379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga54e8f93512a446fcaf2b10cd92f81379">DMA1_IT_TE3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga54e8f93512a446fcaf2b10cd92f81379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d5f98faba722d1ab54812ee7ad8eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga24d5f98faba722d1ab54812ee7ad8eea">DMA1_IT_GL4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga24d5f98faba722d1ab54812ee7ad8eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6dd1c5092ca262f38c8bb8a7dc2986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga4f6dd1c5092ca262f38c8bb8a7dc2986">DMA1_IT_TC4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga4f6dd1c5092ca262f38c8bb8a7dc2986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e74c117ead07f4a8749e076316cf9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga1e74c117ead07f4a8749e076316cf9d0">DMA1_IT_HT4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga1e74c117ead07f4a8749e076316cf9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c3fecb70662a786f32d5cea0a894f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga48c3fecb70662a786f32d5cea0a894f8">DMA1_IT_TE4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga48c3fecb70662a786f32d5cea0a894f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a8d925c490ea6e7eaf9fbceea9774f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga6a8d925c490ea6e7eaf9fbceea9774f6">DMA1_IT_GL5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga6a8d925c490ea6e7eaf9fbceea9774f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf916fe8154ad4a956eec66ecfe0e7e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gaf916fe8154ad4a956eec66ecfe0e7e36">DMA1_IT_TC5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaf916fe8154ad4a956eec66ecfe0e7e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ddcb696d05b414be7a533993efa849f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga3ddcb696d05b414be7a533993efa849f">DMA1_IT_HT5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga3ddcb696d05b414be7a533993efa849f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1f1a465bd0e9755e5fbf2cd7054528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga7c1f1a465bd0e9755e5fbf2cd7054528">DMA1_IT_TE5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga7c1f1a465bd0e9755e5fbf2cd7054528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623e986da940dbdbc4155f0c1fc4eae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga623e986da940dbdbc4155f0c1fc4eae8">DMA1_IT_GL6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga623e986da940dbdbc4155f0c1fc4eae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466bad6bf0a2c115aee96d2a1e3b8ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga466bad6bf0a2c115aee96d2a1e3b8ddf">DMA1_IT_TC6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga466bad6bf0a2c115aee96d2a1e3b8ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a86890a8aa84b5c4f12f1684850fa91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga0a86890a8aa84b5c4f12f1684850fa91">DMA1_IT_HT6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga0a86890a8aa84b5c4f12f1684850fa91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bbf515c1154a5ad359cbd0ace724e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga2bbf515c1154a5ad359cbd0ace724e64">DMA1_IT_TE6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga2bbf515c1154a5ad359cbd0ace724e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df39a2f922a5f33ebf1ba3f1adfc15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga3df39a2f922a5f33ebf1ba3f1adfc15d">DMA1_IT_GL7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga3df39a2f922a5f33ebf1ba3f1adfc15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17efb3180f536c295853e64e5ca508c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga17efb3180f536c295853e64e5ca508c2">DMA1_IT_TC7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga17efb3180f536c295853e64e5ca508c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8a6dd7fc4978c95cbd9de63c85bc37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga9f8a6dd7fc4978c95cbd9de63c85bc37">DMA1_IT_HT7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga9f8a6dd7fc4978c95cbd9de63c85bc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1261e2bfa461a8097603b7737eb7698c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga1261e2bfa461a8097603b7737eb7698c">DMA1_IT_TE7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga1261e2bfa461a8097603b7737eb7698c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe096e037c0b7cc498cdb993d32e06c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gafe096e037c0b7cc498cdb993d32e06c5">DMA2_IT_GL1</a>&#160;&#160;&#160;((uint32_t)0x10000001)</td></tr>
<tr class="separator:gafe096e037c0b7cc498cdb993d32e06c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6a86186eb56749032aa18b9baff850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga2b6a86186eb56749032aa18b9baff850">DMA2_IT_TC1</a>&#160;&#160;&#160;((uint32_t)0x10000002)</td></tr>
<tr class="separator:ga2b6a86186eb56749032aa18b9baff850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9544576514917f9a1fcbb3100c3c2ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gab9544576514917f9a1fcbb3100c3c2ae">DMA2_IT_HT1</a>&#160;&#160;&#160;((uint32_t)0x10000004)</td></tr>
<tr class="separator:gab9544576514917f9a1fcbb3100c3c2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912b0a1e7104dc70d25ca1a33338b6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga912b0a1e7104dc70d25ca1a33338b6eb">DMA2_IT_TE1</a>&#160;&#160;&#160;((uint32_t)0x10000008)</td></tr>
<tr class="separator:ga912b0a1e7104dc70d25ca1a33338b6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b225f7053b88eeee62e5ed1801b5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gad1b225f7053b88eeee62e5ed1801b5c3">DMA2_IT_GL2</a>&#160;&#160;&#160;((uint32_t)0x10000010)</td></tr>
<tr class="separator:gad1b225f7053b88eeee62e5ed1801b5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174df6fdfa25046c1481ede66ff1eb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga174df6fdfa25046c1481ede66ff1eb6d">DMA2_IT_TC2</a>&#160;&#160;&#160;((uint32_t)0x10000020)</td></tr>
<tr class="separator:ga174df6fdfa25046c1481ede66ff1eb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1cb017935477795a7bfb0d1a271e69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gaf1cb017935477795a7bfb0d1a271e69a">DMA2_IT_HT2</a>&#160;&#160;&#160;((uint32_t)0x10000040)</td></tr>
<tr class="separator:gaf1cb017935477795a7bfb0d1a271e69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f32004b492a225495c9c1dcd5002042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga5f32004b492a225495c9c1dcd5002042">DMA2_IT_TE2</a>&#160;&#160;&#160;((uint32_t)0x10000080)</td></tr>
<tr class="separator:ga5f32004b492a225495c9c1dcd5002042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9876a20bc7ae5ccff6d4e62a8b767070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga9876a20bc7ae5ccff6d4e62a8b767070">DMA2_IT_GL3</a>&#160;&#160;&#160;((uint32_t)0x10000100)</td></tr>
<tr class="separator:ga9876a20bc7ae5ccff6d4e62a8b767070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249abc1068e8979f52d7d867b5de5a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga249abc1068e8979f52d7d867b5de5a75">DMA2_IT_TC3</a>&#160;&#160;&#160;((uint32_t)0x10000200)</td></tr>
<tr class="separator:ga249abc1068e8979f52d7d867b5de5a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c0d024e03f9fdca539710c7e528904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gab3c0d024e03f9fdca539710c7e528904">DMA2_IT_HT3</a>&#160;&#160;&#160;((uint32_t)0x10000400)</td></tr>
<tr class="separator:gab3c0d024e03f9fdca539710c7e528904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd4ce5d7e2d67c05379f826ae1b1da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga2fd4ce5d7e2d67c05379f826ae1b1da6">DMA2_IT_TE3</a>&#160;&#160;&#160;((uint32_t)0x10000800)</td></tr>
<tr class="separator:ga2fd4ce5d7e2d67c05379f826ae1b1da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004761fbcd7dba2f242639b2992ada17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga004761fbcd7dba2f242639b2992ada17">DMA2_IT_GL4</a>&#160;&#160;&#160;((uint32_t)0x10001000)</td></tr>
<tr class="separator:ga004761fbcd7dba2f242639b2992ada17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b6716e82894f76c87926afe2a65f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga54b6716e82894f76c87926afe2a65f30">DMA2_IT_TC4</a>&#160;&#160;&#160;((uint32_t)0x10002000)</td></tr>
<tr class="separator:ga54b6716e82894f76c87926afe2a65f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa775a2f1e10783bd43911ad65bb28b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga4aa775a2f1e10783bd43911ad65bb28b">DMA2_IT_HT4</a>&#160;&#160;&#160;((uint32_t)0x10004000)</td></tr>
<tr class="separator:ga4aa775a2f1e10783bd43911ad65bb28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54dfd8a41ad683f01e3103e6473a7aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga54dfd8a41ad683f01e3103e6473a7aff">DMA2_IT_TE4</a>&#160;&#160;&#160;((uint32_t)0x10008000)</td></tr>
<tr class="separator:ga54dfd8a41ad683f01e3103e6473a7aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2205d7e002767d98f7aa206634374082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga2205d7e002767d98f7aa206634374082">DMA2_IT_GL5</a>&#160;&#160;&#160;((uint32_t)0x10010000)</td></tr>
<tr class="separator:ga2205d7e002767d98f7aa206634374082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1134531a0aeb8daeb516985562129b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gaa1134531a0aeb8daeb516985562129b0">DMA2_IT_TC5</a>&#160;&#160;&#160;((uint32_t)0x10020000)</td></tr>
<tr class="separator:gaa1134531a0aeb8daeb516985562129b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1e0d1572267c1d48d787009148e3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga4c1e0d1572267c1d48d787009148e3ef">DMA2_IT_HT5</a>&#160;&#160;&#160;((uint32_t)0x10040000)</td></tr>
<tr class="separator:ga4c1e0d1572267c1d48d787009148e3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47115e9a4d0d3f5d9101097983b5525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gad47115e9a4d0d3f5d9101097983b5525">DMA2_IT_TE5</a>&#160;&#160;&#160;((uint32_t)0x10080000)</td></tr>
<tr class="separator:gad47115e9a4d0d3f5d9101097983b5525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390481b083355ed774b04f70a42f0dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#ga390481b083355ed774b04f70a42f0dfb">IS_DMA_CLEAR_IT</a>(IT)&#160;&#160;&#160;(((((IT) &amp; 0xF0000000) == 0x00) || (((IT) &amp; 0xEFF00000) == 0x00)) &amp;&amp; ((IT) != 0x00))</td></tr>
<tr class="separator:ga390481b083355ed774b04f70a42f0dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafa1bd74bc5e78e276c731faa8eed22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupts__definition.html#gaaafa1bd74bc5e78e276c731faa8eed22">IS_DMA_GET_IT</a>(IT)</td></tr>
<tr class="separator:gaaafa1bd74bc5e78e276c731faa8eed22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga017d35f4f6fbf5689ef39af7227bc5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga017d35f4f6fbf5689ef39af7227bc5b0">&#9670;&nbsp;</a></span>DMA1_IT_GL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_GL1&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00220">220</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga183f3044b39da5e3b3c688239086f836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183f3044b39da5e3b3c688239086f836">&#9670;&nbsp;</a></span>DMA1_IT_GL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_GL2&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00224">224</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga3e71e661eb2ebab146b48b3aee5ad9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e71e661eb2ebab146b48b3aee5ad9b1">&#9670;&nbsp;</a></span>DMA1_IT_GL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_GL3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00228">228</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga24d5f98faba722d1ab54812ee7ad8eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24d5f98faba722d1ab54812ee7ad8eea">&#9670;&nbsp;</a></span>DMA1_IT_GL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_GL4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00232">232</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga6a8d925c490ea6e7eaf9fbceea9774f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a8d925c490ea6e7eaf9fbceea9774f6">&#9670;&nbsp;</a></span>DMA1_IT_GL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_GL5&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00236">236</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga623e986da940dbdbc4155f0c1fc4eae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga623e986da940dbdbc4155f0c1fc4eae8">&#9670;&nbsp;</a></span>DMA1_IT_GL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_GL6&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00240">240</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga3df39a2f922a5f33ebf1ba3f1adfc15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df39a2f922a5f33ebf1ba3f1adfc15d">&#9670;&nbsp;</a></span>DMA1_IT_GL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_GL7&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00244">244</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gaea8c98e79c8cb420c81f7380a4c8e1da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea8c98e79c8cb420c81f7380a4c8e1da">&#9670;&nbsp;</a></span>DMA1_IT_HT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_HT1&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00222">222</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gab2d608582c350ed00412f7a09fe10ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d608582c350ed00412f7a09fe10ae7">&#9670;&nbsp;</a></span>DMA1_IT_HT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_HT2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00226">226</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga1e3b12ceb8ba5b8d129d5bdee21904de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e3b12ceb8ba5b8d129d5bdee21904de">&#9670;&nbsp;</a></span>DMA1_IT_HT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_HT3&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00230">230</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga1e74c117ead07f4a8749e076316cf9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e74c117ead07f4a8749e076316cf9d0">&#9670;&nbsp;</a></span>DMA1_IT_HT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_HT4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00234">234</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga3ddcb696d05b414be7a533993efa849f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ddcb696d05b414be7a533993efa849f">&#9670;&nbsp;</a></span>DMA1_IT_HT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_HT5&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00238">238</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga0a86890a8aa84b5c4f12f1684850fa91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a86890a8aa84b5c4f12f1684850fa91">&#9670;&nbsp;</a></span>DMA1_IT_HT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_HT6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00242">242</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga9f8a6dd7fc4978c95cbd9de63c85bc37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f8a6dd7fc4978c95cbd9de63c85bc37">&#9670;&nbsp;</a></span>DMA1_IT_HT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_HT7&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00246">246</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga783532083dcc6e9752feb2e982ce7426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga783532083dcc6e9752feb2e982ce7426">&#9670;&nbsp;</a></span>DMA1_IT_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TC1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00221">221</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga14171253268d69143102594cde56b0e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14171253268d69143102594cde56b0e1">&#9670;&nbsp;</a></span>DMA1_IT_TC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TC2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00225">225</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga37c375d4e3d681efecddc9f25c0c7bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c375d4e3d681efecddc9f25c0c7bcd">&#9670;&nbsp;</a></span>DMA1_IT_TC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TC3&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00229">229</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga4f6dd1c5092ca262f38c8bb8a7dc2986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f6dd1c5092ca262f38c8bb8a7dc2986">&#9670;&nbsp;</a></span>DMA1_IT_TC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TC4&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00233">233</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gaf916fe8154ad4a956eec66ecfe0e7e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf916fe8154ad4a956eec66ecfe0e7e36">&#9670;&nbsp;</a></span>DMA1_IT_TC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TC5&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00237">237</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga466bad6bf0a2c115aee96d2a1e3b8ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga466bad6bf0a2c115aee96d2a1e3b8ddf">&#9670;&nbsp;</a></span>DMA1_IT_TC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TC6&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00241">241</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga17efb3180f536c295853e64e5ca508c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17efb3180f536c295853e64e5ca508c2">&#9670;&nbsp;</a></span>DMA1_IT_TC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TC7&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00245">245</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga0121b479efafe485719d14634a02d542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0121b479efafe485719d14634a02d542">&#9670;&nbsp;</a></span>DMA1_IT_TE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TE1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00223">223</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga24e2ed429ff0c0b03c7fec8f4bc8bcc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24e2ed429ff0c0b03c7fec8f4bc8bcc8">&#9670;&nbsp;</a></span>DMA1_IT_TE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TE2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00227">227</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga54e8f93512a446fcaf2b10cd92f81379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e8f93512a446fcaf2b10cd92f81379">&#9670;&nbsp;</a></span>DMA1_IT_TE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TE3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00231">231</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga48c3fecb70662a786f32d5cea0a894f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48c3fecb70662a786f32d5cea0a894f8">&#9670;&nbsp;</a></span>DMA1_IT_TE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TE4&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00235">235</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga7c1f1a465bd0e9755e5fbf2cd7054528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c1f1a465bd0e9755e5fbf2cd7054528">&#9670;&nbsp;</a></span>DMA1_IT_TE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TE5&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00239">239</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga2bbf515c1154a5ad359cbd0ace724e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bbf515c1154a5ad359cbd0ace724e64">&#9670;&nbsp;</a></span>DMA1_IT_TE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TE6&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00243">243</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga1261e2bfa461a8097603b7737eb7698c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1261e2bfa461a8097603b7737eb7698c">&#9670;&nbsp;</a></span>DMA1_IT_TE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_IT_TE7&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00247">247</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gafe096e037c0b7cc498cdb993d32e06c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe096e037c0b7cc498cdb993d32e06c5">&#9670;&nbsp;</a></span>DMA2_IT_GL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_GL1&#160;&#160;&#160;((uint32_t)0x10000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00249">249</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gad1b225f7053b88eeee62e5ed1801b5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1b225f7053b88eeee62e5ed1801b5c3">&#9670;&nbsp;</a></span>DMA2_IT_GL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_GL2&#160;&#160;&#160;((uint32_t)0x10000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00253">253</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga9876a20bc7ae5ccff6d4e62a8b767070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9876a20bc7ae5ccff6d4e62a8b767070">&#9670;&nbsp;</a></span>DMA2_IT_GL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_GL3&#160;&#160;&#160;((uint32_t)0x10000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00257">257</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga004761fbcd7dba2f242639b2992ada17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga004761fbcd7dba2f242639b2992ada17">&#9670;&nbsp;</a></span>DMA2_IT_GL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_GL4&#160;&#160;&#160;((uint32_t)0x10001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00261">261</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga2205d7e002767d98f7aa206634374082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2205d7e002767d98f7aa206634374082">&#9670;&nbsp;</a></span>DMA2_IT_GL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_GL5&#160;&#160;&#160;((uint32_t)0x10010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00265">265</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gab9544576514917f9a1fcbb3100c3c2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9544576514917f9a1fcbb3100c3c2ae">&#9670;&nbsp;</a></span>DMA2_IT_HT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_HT1&#160;&#160;&#160;((uint32_t)0x10000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00251">251</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gaf1cb017935477795a7bfb0d1a271e69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1cb017935477795a7bfb0d1a271e69a">&#9670;&nbsp;</a></span>DMA2_IT_HT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_HT2&#160;&#160;&#160;((uint32_t)0x10000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00255">255</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gab3c0d024e03f9fdca539710c7e528904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c0d024e03f9fdca539710c7e528904">&#9670;&nbsp;</a></span>DMA2_IT_HT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_HT3&#160;&#160;&#160;((uint32_t)0x10000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00259">259</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga4aa775a2f1e10783bd43911ad65bb28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa775a2f1e10783bd43911ad65bb28b">&#9670;&nbsp;</a></span>DMA2_IT_HT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_HT4&#160;&#160;&#160;((uint32_t)0x10004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00263">263</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga4c1e0d1572267c1d48d787009148e3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c1e0d1572267c1d48d787009148e3ef">&#9670;&nbsp;</a></span>DMA2_IT_HT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_HT5&#160;&#160;&#160;((uint32_t)0x10040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00267">267</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga2b6a86186eb56749032aa18b9baff850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b6a86186eb56749032aa18b9baff850">&#9670;&nbsp;</a></span>DMA2_IT_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_TC1&#160;&#160;&#160;((uint32_t)0x10000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00250">250</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga174df6fdfa25046c1481ede66ff1eb6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga174df6fdfa25046c1481ede66ff1eb6d">&#9670;&nbsp;</a></span>DMA2_IT_TC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_TC2&#160;&#160;&#160;((uint32_t)0x10000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00254">254</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga249abc1068e8979f52d7d867b5de5a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga249abc1068e8979f52d7d867b5de5a75">&#9670;&nbsp;</a></span>DMA2_IT_TC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_TC3&#160;&#160;&#160;((uint32_t)0x10000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00258">258</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga54b6716e82894f76c87926afe2a65f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54b6716e82894f76c87926afe2a65f30">&#9670;&nbsp;</a></span>DMA2_IT_TC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_TC4&#160;&#160;&#160;((uint32_t)0x10002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00262">262</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gaa1134531a0aeb8daeb516985562129b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1134531a0aeb8daeb516985562129b0">&#9670;&nbsp;</a></span>DMA2_IT_TC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_TC5&#160;&#160;&#160;((uint32_t)0x10020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00266">266</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga912b0a1e7104dc70d25ca1a33338b6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga912b0a1e7104dc70d25ca1a33338b6eb">&#9670;&nbsp;</a></span>DMA2_IT_TE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_TE1&#160;&#160;&#160;((uint32_t)0x10000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00252">252</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga5f32004b492a225495c9c1dcd5002042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f32004b492a225495c9c1dcd5002042">&#9670;&nbsp;</a></span>DMA2_IT_TE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_TE2&#160;&#160;&#160;((uint32_t)0x10000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00256">256</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga2fd4ce5d7e2d67c05379f826ae1b1da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fd4ce5d7e2d67c05379f826ae1b1da6">&#9670;&nbsp;</a></span>DMA2_IT_TE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_TE3&#160;&#160;&#160;((uint32_t)0x10000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00260">260</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga54dfd8a41ad683f01e3103e6473a7aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54dfd8a41ad683f01e3103e6473a7aff">&#9670;&nbsp;</a></span>DMA2_IT_TE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_TE4&#160;&#160;&#160;((uint32_t)0x10008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00264">264</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gad47115e9a4d0d3f5d9101097983b5525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad47115e9a4d0d3f5d9101097983b5525">&#9670;&nbsp;</a></span>DMA2_IT_TE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_IT_TE5&#160;&#160;&#160;((uint32_t)0x10080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00268">268</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gadf11c572b9797e04a14b105fdc2e5f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf11c572b9797e04a14b105fdc2e5f66">&#9670;&nbsp;</a></span>DMA_IT_HT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IT_HT&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00216">216</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga06e83dd277e0d3e5635cf8ce8dfd6e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06e83dd277e0d3e5635cf8ce8dfd6e16">&#9670;&nbsp;</a></span>DMA_IT_TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IT_TC&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00215">215</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gaf9d92649d2a0146f663ff253d8f3b59e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9d92649d2a0146f663ff253d8f3b59e">&#9670;&nbsp;</a></span>DMA_IT_TE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IT_TE&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00217">217</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga390481b083355ed774b04f70a42f0dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga390481b083355ed774b04f70a42f0dfb">&#9670;&nbsp;</a></span>IS_DMA_CLEAR_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_DMA_CLEAR_IT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">IT</td><td>)</td>
          <td>&#160;&#160;&#160;(((((IT) &amp; 0xF0000000) == 0x00) || (((IT) &amp; 0xEFF00000) == 0x00)) &amp;&amp; ((IT) != 0x00))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00270">270</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="ga47f6af7da302c19aba24516037d305e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47f6af7da302c19aba24516037d305e7">&#9670;&nbsp;</a></span>IS_DMA_CONFIG_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_DMA_CONFIG_IT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">IT</td><td>)</td>
          <td>&#160;&#160;&#160;((((IT) &amp; 0xFFFFFFF1) == 0x00) &amp;&amp; ((IT) != 0x00))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00218">218</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
<a id="gaaafa1bd74bc5e78e276c731faa8eed22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaafa1bd74bc5e78e276c731faa8eed22">&#9670;&nbsp;</a></span>IS_DMA_GET_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_DMA_GET_IT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">IT</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga017d35f4f6fbf5689ef39af7227bc5b0">DMA1_IT_GL1</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga783532083dcc6e9752feb2e982ce7426">DMA1_IT_TC1</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#gaea8c98e79c8cb420c81f7380a4c8e1da">DMA1_IT_HT1</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga0121b479efafe485719d14634a02d542">DMA1_IT_TE1</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga183f3044b39da5e3b3c688239086f836">DMA1_IT_GL2</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga14171253268d69143102594cde56b0e1">DMA1_IT_TC2</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#gab2d608582c350ed00412f7a09fe10ae7">DMA1_IT_HT2</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga24e2ed429ff0c0b03c7fec8f4bc8bcc8">DMA1_IT_TE2</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga3e71e661eb2ebab146b48b3aee5ad9b1">DMA1_IT_GL3</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga37c375d4e3d681efecddc9f25c0c7bcd">DMA1_IT_TC3</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga1e3b12ceb8ba5b8d129d5bdee21904de">DMA1_IT_HT3</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga54e8f93512a446fcaf2b10cd92f81379">DMA1_IT_TE3</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga24d5f98faba722d1ab54812ee7ad8eea">DMA1_IT_GL4</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga4f6dd1c5092ca262f38c8bb8a7dc2986">DMA1_IT_TC4</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga1e74c117ead07f4a8749e076316cf9d0">DMA1_IT_HT4</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga48c3fecb70662a786f32d5cea0a894f8">DMA1_IT_TE4</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga6a8d925c490ea6e7eaf9fbceea9774f6">DMA1_IT_GL5</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#gaf916fe8154ad4a956eec66ecfe0e7e36">DMA1_IT_TC5</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga3ddcb696d05b414be7a533993efa849f">DMA1_IT_HT5</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga7c1f1a465bd0e9755e5fbf2cd7054528">DMA1_IT_TE5</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga623e986da940dbdbc4155f0c1fc4eae8">DMA1_IT_GL6</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga466bad6bf0a2c115aee96d2a1e3b8ddf">DMA1_IT_TC6</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga0a86890a8aa84b5c4f12f1684850fa91">DMA1_IT_HT6</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga2bbf515c1154a5ad359cbd0ace724e64">DMA1_IT_TE6</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga3df39a2f922a5f33ebf1ba3f1adfc15d">DMA1_IT_GL7</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga17efb3180f536c295853e64e5ca508c2">DMA1_IT_TC7</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga9f8a6dd7fc4978c95cbd9de63c85bc37">DMA1_IT_HT7</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga1261e2bfa461a8097603b7737eb7698c">DMA1_IT_TE7</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#gafe096e037c0b7cc498cdb993d32e06c5">DMA2_IT_GL1</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga2b6a86186eb56749032aa18b9baff850">DMA2_IT_TC1</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#gab9544576514917f9a1fcbb3100c3c2ae">DMA2_IT_HT1</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga912b0a1e7104dc70d25ca1a33338b6eb">DMA2_IT_TE1</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#gad1b225f7053b88eeee62e5ed1801b5c3">DMA2_IT_GL2</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga174df6fdfa25046c1481ede66ff1eb6d">DMA2_IT_TC2</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#gaf1cb017935477795a7bfb0d1a271e69a">DMA2_IT_HT2</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga5f32004b492a225495c9c1dcd5002042">DMA2_IT_TE2</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga9876a20bc7ae5ccff6d4e62a8b767070">DMA2_IT_GL3</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga249abc1068e8979f52d7d867b5de5a75">DMA2_IT_TC3</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#gab3c0d024e03f9fdca539710c7e528904">DMA2_IT_HT3</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga2fd4ce5d7e2d67c05379f826ae1b1da6">DMA2_IT_TE3</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga004761fbcd7dba2f242639b2992ada17">DMA2_IT_GL4</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga54b6716e82894f76c87926afe2a65f30">DMA2_IT_TC4</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga4aa775a2f1e10783bd43911ad65bb28b">DMA2_IT_HT4</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga54dfd8a41ad683f01e3103e6473a7aff">DMA2_IT_TE4</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga2205d7e002767d98f7aa206634374082">DMA2_IT_GL5</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#gaa1134531a0aeb8daeb516985562129b0">DMA2_IT_TC5</a>) || \</div><div class="line">                           ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#ga4c1e0d1572267c1d48d787009148e3ef">DMA2_IT_HT5</a>) || ((IT) == <a class="code" href="group___d_m_a__interrupts__definition.html#gad47115e9a4d0d3f5d9101097983b5525">DMA2_IT_TE5</a>))</div><div class="ttc" id="group___d_m_a__interrupts__definition_html_ga004761fbcd7dba2f242639b2992ada17"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga004761fbcd7dba2f242639b2992ada17">DMA2_IT_GL4</a></div><div class="ttdeci">#define DMA2_IT_GL4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00261">stm32f10x_dma.h:261</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga0121b479efafe485719d14634a02d542"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga0121b479efafe485719d14634a02d542">DMA1_IT_TE1</a></div><div class="ttdeci">#define DMA1_IT_TE1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00223">stm32f10x_dma.h:223</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_gad1b225f7053b88eeee62e5ed1801b5c3"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#gad1b225f7053b88eeee62e5ed1801b5c3">DMA2_IT_GL2</a></div><div class="ttdeci">#define DMA2_IT_GL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00253">stm32f10x_dma.h:253</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga9876a20bc7ae5ccff6d4e62a8b767070"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga9876a20bc7ae5ccff6d4e62a8b767070">DMA2_IT_GL3</a></div><div class="ttdeci">#define DMA2_IT_GL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00257">stm32f10x_dma.h:257</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga4aa775a2f1e10783bd43911ad65bb28b"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga4aa775a2f1e10783bd43911ad65bb28b">DMA2_IT_HT4</a></div><div class="ttdeci">#define DMA2_IT_HT4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00263">stm32f10x_dma.h:263</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga183f3044b39da5e3b3c688239086f836"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga183f3044b39da5e3b3c688239086f836">DMA1_IT_GL2</a></div><div class="ttdeci">#define DMA1_IT_GL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00224">stm32f10x_dma.h:224</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_gad47115e9a4d0d3f5d9101097983b5525"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#gad47115e9a4d0d3f5d9101097983b5525">DMA2_IT_TE5</a></div><div class="ttdeci">#define DMA2_IT_TE5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00268">stm32f10x_dma.h:268</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga24d5f98faba722d1ab54812ee7ad8eea"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga24d5f98faba722d1ab54812ee7ad8eea">DMA1_IT_GL4</a></div><div class="ttdeci">#define DMA1_IT_GL4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00232">stm32f10x_dma.h:232</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga912b0a1e7104dc70d25ca1a33338b6eb"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga912b0a1e7104dc70d25ca1a33338b6eb">DMA2_IT_TE1</a></div><div class="ttdeci">#define DMA2_IT_TE1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00252">stm32f10x_dma.h:252</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_gab2d608582c350ed00412f7a09fe10ae7"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#gab2d608582c350ed00412f7a09fe10ae7">DMA1_IT_HT2</a></div><div class="ttdeci">#define DMA1_IT_HT2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00226">stm32f10x_dma.h:226</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga0a86890a8aa84b5c4f12f1684850fa91"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga0a86890a8aa84b5c4f12f1684850fa91">DMA1_IT_HT6</a></div><div class="ttdeci">#define DMA1_IT_HT6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00242">stm32f10x_dma.h:242</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga783532083dcc6e9752feb2e982ce7426"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga783532083dcc6e9752feb2e982ce7426">DMA1_IT_TC1</a></div><div class="ttdeci">#define DMA1_IT_TC1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00221">stm32f10x_dma.h:221</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga2bbf515c1154a5ad359cbd0ace724e64"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga2bbf515c1154a5ad359cbd0ace724e64">DMA1_IT_TE6</a></div><div class="ttdeci">#define DMA1_IT_TE6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00243">stm32f10x_dma.h:243</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga14171253268d69143102594cde56b0e1"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga14171253268d69143102594cde56b0e1">DMA1_IT_TC2</a></div><div class="ttdeci">#define DMA1_IT_TC2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00225">stm32f10x_dma.h:225</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga24e2ed429ff0c0b03c7fec8f4bc8bcc8"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga24e2ed429ff0c0b03c7fec8f4bc8bcc8">DMA1_IT_TE2</a></div><div class="ttdeci">#define DMA1_IT_TE2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00227">stm32f10x_dma.h:227</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_gaea8c98e79c8cb420c81f7380a4c8e1da"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#gaea8c98e79c8cb420c81f7380a4c8e1da">DMA1_IT_HT1</a></div><div class="ttdeci">#define DMA1_IT_HT1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00222">stm32f10x_dma.h:222</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga48c3fecb70662a786f32d5cea0a894f8"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga48c3fecb70662a786f32d5cea0a894f8">DMA1_IT_TE4</a></div><div class="ttdeci">#define DMA1_IT_TE4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00235">stm32f10x_dma.h:235</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga2fd4ce5d7e2d67c05379f826ae1b1da6"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga2fd4ce5d7e2d67c05379f826ae1b1da6">DMA2_IT_TE3</a></div><div class="ttdeci">#define DMA2_IT_TE3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00260">stm32f10x_dma.h:260</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_gab9544576514917f9a1fcbb3100c3c2ae"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#gab9544576514917f9a1fcbb3100c3c2ae">DMA2_IT_HT1</a></div><div class="ttdeci">#define DMA2_IT_HT1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00251">stm32f10x_dma.h:251</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga54b6716e82894f76c87926afe2a65f30"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga54b6716e82894f76c87926afe2a65f30">DMA2_IT_TC4</a></div><div class="ttdeci">#define DMA2_IT_TC4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00262">stm32f10x_dma.h:262</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga623e986da940dbdbc4155f0c1fc4eae8"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga623e986da940dbdbc4155f0c1fc4eae8">DMA1_IT_GL6</a></div><div class="ttdeci">#define DMA1_IT_GL6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00240">stm32f10x_dma.h:240</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga466bad6bf0a2c115aee96d2a1e3b8ddf"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga466bad6bf0a2c115aee96d2a1e3b8ddf">DMA1_IT_TC6</a></div><div class="ttdeci">#define DMA1_IT_TC6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00241">stm32f10x_dma.h:241</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga37c375d4e3d681efecddc9f25c0c7bcd"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga37c375d4e3d681efecddc9f25c0c7bcd">DMA1_IT_TC3</a></div><div class="ttdeci">#define DMA1_IT_TC3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00229">stm32f10x_dma.h:229</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga3ddcb696d05b414be7a533993efa849f"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga3ddcb696d05b414be7a533993efa849f">DMA1_IT_HT5</a></div><div class="ttdeci">#define DMA1_IT_HT5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00238">stm32f10x_dma.h:238</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga54e8f93512a446fcaf2b10cd92f81379"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga54e8f93512a446fcaf2b10cd92f81379">DMA1_IT_TE3</a></div><div class="ttdeci">#define DMA1_IT_TE3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00231">stm32f10x_dma.h:231</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga5f32004b492a225495c9c1dcd5002042"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga5f32004b492a225495c9c1dcd5002042">DMA2_IT_TE2</a></div><div class="ttdeci">#define DMA2_IT_TE2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00256">stm32f10x_dma.h:256</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga3e71e661eb2ebab146b48b3aee5ad9b1"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga3e71e661eb2ebab146b48b3aee5ad9b1">DMA1_IT_GL3</a></div><div class="ttdeci">#define DMA1_IT_GL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00228">stm32f10x_dma.h:228</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_gaf1cb017935477795a7bfb0d1a271e69a"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#gaf1cb017935477795a7bfb0d1a271e69a">DMA2_IT_HT2</a></div><div class="ttdeci">#define DMA2_IT_HT2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00255">stm32f10x_dma.h:255</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga6a8d925c490ea6e7eaf9fbceea9774f6"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga6a8d925c490ea6e7eaf9fbceea9774f6">DMA1_IT_GL5</a></div><div class="ttdeci">#define DMA1_IT_GL5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00236">stm32f10x_dma.h:236</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga1e3b12ceb8ba5b8d129d5bdee21904de"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga1e3b12ceb8ba5b8d129d5bdee21904de">DMA1_IT_HT3</a></div><div class="ttdeci">#define DMA1_IT_HT3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00230">stm32f10x_dma.h:230</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga1261e2bfa461a8097603b7737eb7698c"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga1261e2bfa461a8097603b7737eb7698c">DMA1_IT_TE7</a></div><div class="ttdeci">#define DMA1_IT_TE7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00247">stm32f10x_dma.h:247</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga4f6dd1c5092ca262f38c8bb8a7dc2986"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga4f6dd1c5092ca262f38c8bb8a7dc2986">DMA1_IT_TC4</a></div><div class="ttdeci">#define DMA1_IT_TC4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00233">stm32f10x_dma.h:233</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga17efb3180f536c295853e64e5ca508c2"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga17efb3180f536c295853e64e5ca508c2">DMA1_IT_TC7</a></div><div class="ttdeci">#define DMA1_IT_TC7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00245">stm32f10x_dma.h:245</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_gaa1134531a0aeb8daeb516985562129b0"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#gaa1134531a0aeb8daeb516985562129b0">DMA2_IT_TC5</a></div><div class="ttdeci">#define DMA2_IT_TC5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00266">stm32f10x_dma.h:266</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga174df6fdfa25046c1481ede66ff1eb6d"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga174df6fdfa25046c1481ede66ff1eb6d">DMA2_IT_TC2</a></div><div class="ttdeci">#define DMA2_IT_TC2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00254">stm32f10x_dma.h:254</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga4c1e0d1572267c1d48d787009148e3ef"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga4c1e0d1572267c1d48d787009148e3ef">DMA2_IT_HT5</a></div><div class="ttdeci">#define DMA2_IT_HT5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00267">stm32f10x_dma.h:267</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_gaf916fe8154ad4a956eec66ecfe0e7e36"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#gaf916fe8154ad4a956eec66ecfe0e7e36">DMA1_IT_TC5</a></div><div class="ttdeci">#define DMA1_IT_TC5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00237">stm32f10x_dma.h:237</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_gafe096e037c0b7cc498cdb993d32e06c5"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#gafe096e037c0b7cc498cdb993d32e06c5">DMA2_IT_GL1</a></div><div class="ttdeci">#define DMA2_IT_GL1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00249">stm32f10x_dma.h:249</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga9f8a6dd7fc4978c95cbd9de63c85bc37"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga9f8a6dd7fc4978c95cbd9de63c85bc37">DMA1_IT_HT7</a></div><div class="ttdeci">#define DMA1_IT_HT7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00246">stm32f10x_dma.h:246</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga2b6a86186eb56749032aa18b9baff850"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga2b6a86186eb56749032aa18b9baff850">DMA2_IT_TC1</a></div><div class="ttdeci">#define DMA2_IT_TC1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00250">stm32f10x_dma.h:250</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga249abc1068e8979f52d7d867b5de5a75"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga249abc1068e8979f52d7d867b5de5a75">DMA2_IT_TC3</a></div><div class="ttdeci">#define DMA2_IT_TC3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00258">stm32f10x_dma.h:258</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga54dfd8a41ad683f01e3103e6473a7aff"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga54dfd8a41ad683f01e3103e6473a7aff">DMA2_IT_TE4</a></div><div class="ttdeci">#define DMA2_IT_TE4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00264">stm32f10x_dma.h:264</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga017d35f4f6fbf5689ef39af7227bc5b0"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga017d35f4f6fbf5689ef39af7227bc5b0">DMA1_IT_GL1</a></div><div class="ttdeci">#define DMA1_IT_GL1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00220">stm32f10x_dma.h:220</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga2205d7e002767d98f7aa206634374082"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga2205d7e002767d98f7aa206634374082">DMA2_IT_GL5</a></div><div class="ttdeci">#define DMA2_IT_GL5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00265">stm32f10x_dma.h:265</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga3df39a2f922a5f33ebf1ba3f1adfc15d"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga3df39a2f922a5f33ebf1ba3f1adfc15d">DMA1_IT_GL7</a></div><div class="ttdeci">#define DMA1_IT_GL7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00244">stm32f10x_dma.h:244</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga7c1f1a465bd0e9755e5fbf2cd7054528"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga7c1f1a465bd0e9755e5fbf2cd7054528">DMA1_IT_TE5</a></div><div class="ttdeci">#define DMA1_IT_TE5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00239">stm32f10x_dma.h:239</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga1e74c117ead07f4a8749e076316cf9d0"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga1e74c117ead07f4a8749e076316cf9d0">DMA1_IT_HT4</a></div><div class="ttdeci">#define DMA1_IT_HT4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00234">stm32f10x_dma.h:234</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_gab3c0d024e03f9fdca539710c7e528904"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#gab3c0d024e03f9fdca539710c7e528904">DMA2_IT_HT3</a></div><div class="ttdeci">#define DMA2_IT_HT3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00259">stm32f10x_dma.h:259</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32f10x__dma_8h_source.html#l00272">272</a> of file <a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
