Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Sep 21 12:20:30 2018
| Host         : Mykho_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pwm_generator_system_wrapper_timing_summary_routed.rpt -rpx pwm_generator_system_wrapper_timing_summary_routed.rpx
| Design       : pwm_generator_system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.586        0.000                      0                 2370        0.036        0.000                      0                 2370        4.020        0.000                       0                  1116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.586        0.000                      0                 2370        0.036        0.000                      0                 2370        4.020        0.000                       0                  1116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 2.803ns (39.297%)  route 4.330ns (60.703%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.680     2.988    pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y41         FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.881     4.387    pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.511 f  pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.243     5.754    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y52          LUT6 (Prop_lut6_I4_O)        0.124     5.878 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.579     7.458    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X16Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.582 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.582    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.115 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.115    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.334 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.625     8.959    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X17Y49         LUT3 (Prop_lut3_I0_O)        0.295     9.254 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     9.254    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.786 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.787    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.121 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.121    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X17Y50         FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.491    12.683    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X17Y50         FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X17Y50         FDRE (Setup_fdre_C_D)        0.062    12.707    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 2.782ns (39.118%)  route 4.330ns (60.882%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.680     2.988    pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y41         FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.881     4.387    pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.511 f  pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.243     5.754    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y52          LUT6 (Prop_lut6_I4_O)        0.124     5.878 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.579     7.458    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X16Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.582 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.582    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.115 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.115    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.334 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.625     8.959    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X17Y49         LUT3 (Prop_lut3_I0_O)        0.295     9.254 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     9.254    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.786 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.787    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.100 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.100    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X17Y50         FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.491    12.683    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X17Y50         FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X17Y50         FDRE (Setup_fdre_C_D)        0.062    12.707    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 3.265ns (48.426%)  route 3.477ns (51.574%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.681     2.989    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=3, routed)           0.728     4.235    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/slv_reg1_reg[31][4]
    SLICE_X11Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.359 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.359    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.760 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.760    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.874    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.988    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.102    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.216    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.330    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     5.445    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.684 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.959     6.642    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6_n_5
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.302     6.944 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.944    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.320 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.320    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.574 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.665     8.239    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.367     8.606 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.125     9.731    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.501    12.693    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[10]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.429    12.341    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[10]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 3.265ns (48.426%)  route 3.477ns (51.574%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.681     2.989    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=3, routed)           0.728     4.235    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/slv_reg1_reg[31][4]
    SLICE_X11Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.359 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.359    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.760 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.760    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.874    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.988    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.102    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.216    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.330    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     5.445    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.684 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.959     6.642    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6_n_5
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.302     6.944 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.944    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.320 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.320    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.574 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.665     8.239    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.367     8.606 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.125     9.731    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.501    12.693    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[11]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.429    12.341    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[11]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 3.265ns (48.426%)  route 3.477ns (51.574%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.681     2.989    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=3, routed)           0.728     4.235    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/slv_reg1_reg[31][4]
    SLICE_X11Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.359 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.359    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.760 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.760    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.874    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.988    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.102    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.216    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.330    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     5.445    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.684 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.959     6.642    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6_n_5
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.302     6.944 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.944    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.320 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.320    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.574 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.665     8.239    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.367     8.606 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.125     9.731    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.501    12.693    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[8]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.429    12.341    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[8]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 3.265ns (48.426%)  route 3.477ns (51.574%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.681     2.989    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=3, routed)           0.728     4.235    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/slv_reg1_reg[31][4]
    SLICE_X11Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.359 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.359    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.760 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.760    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.874    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.988    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.102    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.216    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.330    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     5.445    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.684 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.959     6.642    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6_n_5
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.302     6.944 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.944    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.320 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.320    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.574 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.665     8.239    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.367     8.606 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.125     9.731    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.501    12.693    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/s00_axi_aclk
    SLICE_X14Y44         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[9]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.429    12.341    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[9]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 3.265ns (48.449%)  route 3.474ns (51.551%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.681     2.989    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=3, routed)           0.728     4.235    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/slv_reg1_reg[31][4]
    SLICE_X11Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.359 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.359    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.760 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.760    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.874    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.988    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.102    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.216    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.330    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     5.445    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.684 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.959     6.642    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6_n_5
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.302     6.944 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.944    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.320 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.320    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.574 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.665     8.239    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.367     8.606 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.122     9.728    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.501    12.693    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[12]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.429    12.341    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[12]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 3.265ns (48.449%)  route 3.474ns (51.551%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.681     2.989    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=3, routed)           0.728     4.235    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/slv_reg1_reg[31][4]
    SLICE_X11Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.359 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.359    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.760 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.760    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.874    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.988    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.102    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.216    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.330    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     5.445    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.684 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.959     6.642    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6_n_5
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.302     6.944 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.944    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.320 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.320    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.574 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.665     8.239    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.367     8.606 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.122     9.728    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.501    12.693    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[13]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.429    12.341    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[13]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 3.265ns (48.449%)  route 3.474ns (51.551%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.681     2.989    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=3, routed)           0.728     4.235    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/slv_reg1_reg[31][4]
    SLICE_X11Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.359 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.359    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.760 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.760    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.874    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.988    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.102    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.216    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.330    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     5.445    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.684 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.959     6.642    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6_n_5
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.302     6.944 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.944    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.320 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.320    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.574 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.665     8.239    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.367     8.606 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.122     9.728    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.501    12.693    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[14]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.429    12.341    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[14]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 3.265ns (48.449%)  route 3.474ns (51.551%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.681     2.989    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=3, routed)           0.728     4.235    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/slv_reg1_reg[31][4]
    SLICE_X11Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.359 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.359    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.760 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.760    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.874    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.988    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.102    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.216    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.330    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     5.445    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.684 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6/O[2]
                         net (fo=2, routed)           0.959     6.642    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/minusOp_inferred__0/i__carry__6_n_5
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.302     6.944 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.944    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/i__carry__2_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.320 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.320    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.574 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3/CO[0]
                         net (fo=1, routed)           0.665     8.239    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/geqOp_inferred__0/i__carry__3_n_3
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.367     8.606 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.122     9.728    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        1.501    12.693    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[15]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.429    12.341    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/freq_ce/freq_cnt_s_reg[15]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  2.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.400%)  route 0.178ns (54.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.584     0.925    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.178     1.250    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][23]
    SLICE_X3Y51          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.853     1.223    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y51          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.021     1.215    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.584     0.925    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y51          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.182    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y51          SRL16E                                       r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.851     1.221    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y51          SRL16E                                       r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.263     0.958    
    SLICE_X0Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.141    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.768%)  route 0.229ns (52.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.567     0.908    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg3_reg[25]/Q
                         net (fo=1, routed)           0.229     1.300    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg3[25]
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.345 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.345    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X10Y50         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.834     1.204    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.121     1.296    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.529%)  route 0.231ns (52.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.567     0.908    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg3_reg[24]/Q
                         net (fo=1, routed)           0.231     1.302    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/slv_reg3[24]
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.347 r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.347    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X10Y50         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.834     1.204    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.120     1.295    pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.212%)  route 0.216ns (62.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.585     0.926    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y46          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.216     1.269    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][17]
    SLICE_X3Y53          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.852     1.222    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.022     1.215    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.906%)  route 0.227ns (58.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.584     0.925    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.227     1.316    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][22]
    SLICE_X3Y52          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.853     1.223    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.066     1.260    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.564     0.905    pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y39          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  pwm_generator_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.116     1.162    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X6Y39          SRLC32E                                      r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.832     1.202    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y39          SRLC32E                                      r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.285     0.918    
    SLICE_X6Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.100    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.584     0.925    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.244    pwm_generator_system_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.893     1.263    pwm_generator_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    pwm_generator_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.582     0.923    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y37          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.118     1.205    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X0Y37          SRLC32E                                      r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.847     1.217    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y37          SRLC32E                                      r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.262     0.955    
    SLICE_X0Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.138    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.540%)  route 0.245ns (63.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.584     0.925    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.245     1.310    pwm_generator_system_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pwm_generator_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1116, routed)        0.893     1.263    pwm_generator_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pwm_generator_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    pwm_generator_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pwm_generator_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22   pwm_generator_system_i/modulator_axi_ip_0/U0/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/sine/sine_s_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  pwm_generator_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y39   pwm_generator_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y39   pwm_generator_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y39   pwm_generator_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y39   pwm_generator_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y39   pwm_generator_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y34    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y34    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y34    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y36    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y36    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y36    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y43    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y43    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y43    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y43    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y43    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y43    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y43    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y37    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y36    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y37    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y36    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y36    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y39    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y39    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y39    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y39    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y39    pwm_generator_system_i/microblaze_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



