// Seed: 1029124934
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri1 id_9
);
  assign id_6 = -1 > id_5 <-> id_1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1
    , id_18,
    input supply1 id_2,
    output tri id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wor id_8,
    output wor id_9,
    output wor id_10
    , id_19,
    input wand id_11,
    input tri0 id_12,
    output tri id_13,
    output tri1 id_14,
    input wor id_15
    , id_20,
    input tri0 id_16
);
  logic id_21;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_7,
      id_8,
      id_2,
      id_8,
      id_14,
      id_12,
      id_0,
      id_10
  );
  assign modCall_1.id_7 = 0;
endmodule
