0.7
2020.2
Oct 14 2022
05:20:55
F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/common.vh,1745162960,verilog,,,,,,,,,,,,
F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/first_round.v,1745163065,verilog,,F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/normal_round.v,F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/common.vh,first_round,,,../../../../C22110173.srcs/sources_1/new,,,,,
F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/normal_round.v,1745168043,verilog,,F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/round_cal.v,F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/common.vh,normal_round,,,../../../../C22110173.srcs/sources_1/new,,,,,
F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/round_cal.v,1745161990,verilog,,F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/round_top.v,F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/common.vh,round_cal,,,../../../../C22110173.srcs/sources_1/new,,,,,
F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/round_top.v,1745195970,verilog,,F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/top.v,,round_top,,,../../../../C22110173.srcs/sources_1/new,,,,,
F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/top.v,1745196264,verilog,,,F:/Repository/FPGA-midterm/HDL/C22110173/C22110173.srcs/sources_1/new/common.vh,top,,,../../../../C22110173.srcs/sources_1/new,,,,,
