# Project-TFE4152-H21
SPICE and Verilog files used in the project. The project is in relation to the course design of integrated circuits.

Project members: Aria Alinejad & Thomas Bruflot - 3rd year students at M.Sc. Electronic systemdesign and innovation @ NTNU.
