Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: async_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "async_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "async_controller"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : async_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/VirtualBox_Box/Nexy3-Async-Mem-Controller-master/disp_hex.v" into library work
Parsing module <disp_hex_mux>.
Analyzing Verilog file "/home/ise/VirtualBox_Box/Nexy3-Async-Mem-Controller-master/async_controller.v" into library work
Parsing module <async_controller>.
Parsing module <audio_pulse>.
Parsing module <async_fsm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <async_controller>.

Elaborating module <audio_pulse>.

Elaborating module <async_fsm>.

Elaborating module <disp_hex_mux>.
WARNING:HDLCompiler:634 - "/home/ise/VirtualBox_Box/Nexy3-Async-Mem-Controller-master/disp_hex.v" Line 24: Net <dp> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <async_controller>.
    Related source file is "/home/ise/VirtualBox_Box/Nexy3-Async-Mem-Controller-master/async_controller.v".
    Found 1-bit register for signal <WR>.
    Found 4-bit register for signal <addr>.
    Found 16-bit register for signal <data_read>.
    Found 4-bit adder for signal <addr[3]_GND_1_o_add_5_OUT> created at line 35.
    Found 1-bit tristate buffer for signal <MemDB<15>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<14>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<13>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<12>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<11>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<10>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<9>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<8>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<7>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<6>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<5>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<4>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<3>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<2>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<1>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<0>> created at line 24
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <async_controller> synthesized.

Synthesizing Unit <audio_pulse>.
    Related source file is "/home/ise/VirtualBox_Box/Nexy3-Async-Mem-Controller-master/async_controller.v".
    Found 1-bit register for signal <pulse_out>.
    Found 27-bit register for signal <count>.
    Found 27-bit adder for signal <count[26]_GND_18_o_add_2_OUT> created at line 75.
    Found 27-bit comparator greater for signal <n0000> created at line 70
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <audio_pulse> synthesized.

Synthesizing Unit <async_fsm>.
    Related source file is "/home/ise/VirtualBox_Box/Nexy3-Async-Mem-Controller-master/async_controller.v".
    Found 3-bit register for signal <cycle_count>.
    Found 2-bit register for signal <current>.
    Found finite state machine <FSM_0> for signal <current>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <cycle_count[2]_GND_19_o_add_3_OUT> created at line 114.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <async_fsm> synthesized.

Synthesizing Unit <disp_hex_mux>.
    Related source file is "/home/ise/VirtualBox_Box/Nexy3-Async-Mem-Controller-master/disp_hex.v".
WARNING:Xst:647 - Input <dp_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 18-bit register for signal <q_reg>.
    Found 18-bit adder for signal <q_next> created at line 34.
    Found 4x4-bit Read Only RAM for signal <an>
    Found 16x7-bit Read Only RAM for signal <_n0045[0:6]>
    Found 1-bit 4-to-1 multiplexer for signal <hex_in<3>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <hex_in<2>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <hex_in<1>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <hex_in<0>> created at line 67.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <disp_hex_mux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 18-bit adder                                          : 1
 27-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 2
 16-bit register                                       : 1
 18-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 27-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <async_controller>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
Unit <async_controller> synthesized (advanced).

Synthesizing (advanced) Unit <async_fsm>.
The following registers are absorbed into counter <cycle_count>: 1 register on signal <cycle_count>.
Unit <async_fsm> synthesized (advanced).

Synthesizing (advanced) Unit <audio_pulse>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <audio_pulse> synthesized (advanced).

Synthesizing (advanced) Unit <disp_hex_mux>.
The following registers are absorbed into counter <q_reg>: 1 register on signal <q_reg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <q_reg>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0045[0:6]> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex_in>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <disp_hex_mux> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 4
 18-bit up counter                                     : 1
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 1
 27-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------

Optimizing unit <async_controller> ...
WARNING:Xst:1293 - FF/Latch <_audio_pulse/count_24> has a constant value of 0 in block <async_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_audio_pulse/count_25> has a constant value of 0 in block <async_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_audio_pulse/count_26> has a constant value of 0 in block <async_controller>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block async_controller, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : async_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 189
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 40
#      LUT2                        : 31
#      LUT3                        : 4
#      LUT4                        : 9
#      LUT5                        : 3
#      LUT6                        : 10
#      MUXCY                       : 40
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 69
#      FD                          : 62
#      FDE                         : 4
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 67
#      IBUF                        : 9
#      IOBUF                       : 16
#      OBUF                        : 42

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  18224     0%  
 Number of Slice LUTs:                  104  out of   9112     1%  
    Number used as Logic:               104  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    105
   Number with an unused Flip Flop:      52  out of    105    49%  
   Number with an unused LUT:             1  out of    105     0%  
   Number of fully used LUT-FF pairs:    52  out of    105    49%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          68
 Number of bonded IOBs:                  68  out of    232    29%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.956ns (Maximum Frequency: 252.784MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 6.217ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.956ns (frequency: 252.784MHz)
  Total number of paths / destination ports: 1241 / 59
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            _audio_pulse/count_11 (FF)
  Destination:       _audio_pulse/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: _audio_pulse/count_11 to _audio_pulse/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  _audio_pulse/count_11 (_audio_pulse/count_11)
     LUT6:I0->O            3   0.203   0.879  _audio_pulse/n000032 (_audio_pulse/n000031)
     LUT6:I3->O           13   0.205   0.933  _audio_pulse/n0000_inv1 (_audio_pulse/n0000_inv)
     LUT2:I1->O            1   0.205   0.000  _audio_pulse/count_0_rstpot (_audio_pulse/count_0_rstpot)
     FD:D                      0.102          _audio_pulse/count_0
    ----------------------------------------
    Total                      3.956ns (1.162ns logic, 2.794ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            WE (PAD)
  Destination:       WR (FF)
  Destination Clock: clk rising

  Data Path: WE to WR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  WE_IBUF (WE_IBUF)
     FD:D                      0.102          WR
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 204 / 38
-------------------------------------------------------------------------
Offset:              6.217ns (Levels of Logic = 3)
  Source:            hex_display/q_reg_16 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: hex_display/q_reg_16 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.194  hex_display/q_reg_16 (hex_display/q_reg_16)
     LUT6:I0->O            7   0.203   1.021  hex_display/Mmux_hex_in<0>11 (hex_display/hex_in<0>)
     LUT4:I0->O            1   0.203   0.579  hex_display/Mram__n0045[0:6]41 (seg_4_OBUF)
     OBUF:I->O                 2.571          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                      6.217ns (3.424ns logic, 2.793ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            data_write<7> (PAD)
  Destination:       MemDB<15> (PAD)

  Data Path: data_write<7> to MemDB<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  data_write_7_IBUF (data_write_7_IBUF)
     IOBUF:I->IO               2.571          MemDB_15_IOBUF (MemDB<15>)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.956|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 19.54 secs
 
--> 


Total memory usage is 482088 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

