ENOMEM	,	V_90
panel_node	,	V_83
dev_get_drvdata	,	F_48
spin_lock_init	,	F_51
get_modes	,	V_80
dp_data	,	V_75
drm_encoder_helper_add	,	F_46
rockchip_drm_psr_register	,	F_53
"failed to enable pclk %d\n"	,	L_5
"Could not write to GRF: %d\n"	,	L_12
"vop %s output to dp\n"	,	L_8
drm_encoder_cleanup	,	F_35
drm_device	,	V_67
DRM_COLOR_FORMAT_YCRCB422	,	V_34
dev	,	V_7
rockchip_dp_get_modes	,	F_24
drm_encoder_init	,	F_44
drm_panel	,	V_86
of_graph_get_remote_port_parent	,	F_62
val	,	V_41
"failed to get pclk property\n"	,	L_18
"Entry"	,	L_2
work	,	V_13
analogix_dp_plat_data	,	V_24
encoder	,	V_2
color_formats	,	V_35
of_device_get_match_data	,	F_50
adjusted_mode	,	V_39
of_drm_find_panel	,	F_63
DRM_COLOR_FORMAT_RGB444	,	V_36
crtc	,	V_15
"no output endpoint found\n"	,	L_26
connector	,	V_28
"possible_crtcs = 0x%x\n"	,	L_22
reset_control_deassert	,	F_18
"failed to get dp reset control\n"	,	L_20
of_node	,	V_42
"Swapping display color format from YUV to RGB\n"	,	L_7
GFP_KERNEL	,	V_89
plat_data	,	V_25
device	,	V_62
ROCKCHIP_OUT_MODE_AAAA	,	V_56
DRM_MODE_ENCODER_TMDS	,	V_71
syscon_regmap_lookup_by_phandle	,	F_37
ENODEV	,	V_76
rockchip_dp_chip_data	,	V_74
to_dp	,	F_2
rockchip_dp_drm_encoder_atomic_check	,	F_32
flags	,	V_6
usleep_range	,	F_17
display_info	,	V_31
rockchip_dp_probe	,	F_58
device_node	,	V_63
enabled	,	V_3
rockchip_dp_bind	,	F_47
power_off	,	V_79
rst	,	V_23
endpoint	,	V_85
DRM_COLOR_FORMAT_YCRCB444	,	V_33
rockchip_crtc_state	,	V_53
analogix_dp_enable_psr	,	F_13
rockchip_dp_powerdown	,	F_23
"failed to get grf clock\n"	,	L_16
drm_crtc	,	V_14
panel	,	V_87
typeof	,	F_10
clk_prepare_enable	,	F_21
grfclk	,	V_46
analogix_dp_psr_set	,	F_1
INIT_WORK	,	F_52
lcdsel_big	,	V_45
psr_state	,	V_9
output_type	,	V_57
psr_work	,	V_11
EPROBE_DEFER	,	V_66
RK3399_EDP	,	V_60
ENOENT	,	V_65
drm_connector_state	,	V_51
"failed to get rockchip,grf property\n"	,	L_14
ROCKCHIP_OUT_MODE_P888	,	V_61
EINVAL	,	V_88
"rockchip,grf"	,	L_13
component_del	,	F_68
s	,	V_54
power_on	,	V_78
of_get_child_by_name	,	F_60
rockchip_drm_wait_line_flag	,	F_11
vtotal	,	V_19
psr_lock	,	V_8
platform_device	,	V_81
of_node_put	,	F_61
DRM_DEBUG_KMS	,	F_25
"failed to initialize encoder with drm\n"	,	L_23
"failed to dp pre init %d\n"	,	L_6
rockchip_dp_init	,	F_36
data	,	V_43
di	,	V_30
vsync_start	,	V_20
pclk	,	V_26
lcdsel_lit	,	V_44
dev_dbg	,	F_4
rockchip_dp_drm_encoder_nop	,	F_31
possible_crtcs	,	V_69
dp	,	V_5
mode	,	V_18
pdev	,	V_82
drm_encoder	,	V_1
rockchip_dp_drm_encoder_destroy	,	F_34
"pclk"	,	L_17
u32	,	T_1
analogix_dp_unbind	,	F_57
"endpoint"	,	L_25
to_rockchip_crtc_state	,	F_33
"BIG"	,	L_10
drm_of_find_possible_crtcs	,	F_43
rockchip_dp_poweron	,	F_19
reset_control_assert	,	F_16
ret	,	V_17
rockchip_dp_encoder_funcs	,	V_70
rockchip_dp_unbind	,	F_55
analogix_dp_psr_work	,	F_8
drm_display_mode	,	V_38
rockchip_dp_drm_encoder_mode_set	,	F_27
chip_type	,	V_59
rockchip_dp_component_ops	,	V_91
"dp"	,	L_19
adjusted	,	V_40
crtc_state	,	V_50
drm_display_info	,	V_29
PTR_ERR	,	F_39
"LIT"	,	L_9
"no output node found\n"	,	L_27
spin_unlock_irqrestore	,	F_7
drm_of_encoder_active_endpoint_id	,	F_29
DRM_ERROR	,	F_45
spin_lock_irqsave	,	F_5
port	,	V_84
rockchip_dp_pre_init	,	F_15
schedule_work	,	F_6
DRM_MODE_CONNECTOR_eDP	,	V_58
dev_type	,	V_77
"%s PSR...\n"	,	L_1
dev_set_drvdata	,	F_49
platform_set_drvdata	,	F_65
work_struct	,	V_12
devm_kzalloc	,	F_64
np	,	V_64
drm_crtc_state	,	V_49
"grf"	,	L_15
"failed to create drm encoder\n"	,	L_24
drm_connector	,	V_27
rockchip_dp_drm_create_encoder	,	F_42
"Exit"	,	L_3
rockchip_dp_drm_encoder_mode_fixup	,	F_26
devm_reset_control_get	,	F_41
dev_err	,	F_12
drm_dev	,	V_68
analogix_dp_bind	,	F_54
rockchip_drm_psr_unregister	,	F_56
cancel_work_sync	,	F_20
bpc	,	V_37
analogix_dp_psr_supported	,	F_3
conn_state	,	V_52
regmap_write	,	F_30
rockchip_dp_device	,	V_4
grf	,	V_47
rockchip_dp_drm_encoder_enable	,	F_28
"failed to enable grfclk %d\n"	,	L_11
mask	,	V_32
rockchip_dp_encoder_helper_funcs	,	V_72
vdisplay	,	V_21
devm_clk_get	,	F_40
lcdsel_grf_reg	,	V_48
component_add	,	F_66
rockchip_dp_remove	,	F_67
clk_disable_unprepare	,	F_22
master	,	V_73
container_of	,	F_9
"failed to pre init %d\n"	,	L_21
EDP_VSC_PSR_STATE_ACTIVE	,	V_10
output_mode	,	V_55
"line flag interrupt did not arrive\n"	,	L_4
of_graph_get_port_by_id	,	F_59
analogix_dp_disable_psr	,	F_14
vact_end	,	V_16
PSR_WAIT_LINE_FLAG_TIMEOUT_MS	,	V_22
IS_ERR	,	F_38
