Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win32) Build 1071353 Tue Nov 18 18:06:20 MST 2014
| Date              : Thu Apr 07 19:17:24 2016
| Host              : user-PC running 32-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -rpx XADCdemo_timing_summary_routed.rpx
| Design            : XADCdemo
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.402     -103.426                     13                  138        0.263        0.000                      0                  138        4.500        0.000                       0                    98  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.402     -103.426                     13                  138        0.263        0.000                      0                  138        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           13  Failing Endpoints,  Worst Slack       -8.402ns,  Total Violation     -103.426ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.402ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.370ns  (logic 6.606ns (35.961%)  route 11.764ns (64.039%))
  Logic Levels:           15  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0                                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XLXI_7/U0/DO[4]
                         net (fo=2, routed)           1.100     7.369    data[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_P[29])
                                                      3.656    11.025 r  dig35/P[29]
                         net (fo=12, routed)          1.064    12.089    n_76_dig35
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.213 f  dig5[3]_i_57/O
                         net (fo=8, routed)           0.742    12.955    n_0_dig5[3]_i_57
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  dig5[3]_i_65/O
                         net (fo=2, routed)           0.530    13.609    n_0_dig5[3]_i_65
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  dig5[3]_i_58/O
                         net (fo=6, routed)           0.637    14.370    n_0_dig5[3]_i_58
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    14.494 r  dig3[3]_i_54/O
                         net (fo=2, routed)           0.694    15.188    n_0_dig3[3]_i_54
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.312 f  dig3[3]_i_48/O
                         net (fo=7, routed)           0.911    16.224    n_0_dig3[3]_i_48
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.124    16.348 r  dig5[3]_i_43/O
                         net (fo=3, routed)           0.818    17.166    n_0_dig5[3]_i_43
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124    17.290 f  dig5[3]_i_17/O
                         net (fo=1, routed)           0.667    17.956    n_0_dig5[3]_i_17
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    18.080 r  dig5[3]_i_8/O
                         net (fo=9, routed)           0.959    19.040    n_0_dig5[3]_i_8
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.124    19.164 r  dig3[3]_i_38/O
                         net (fo=1, routed)           0.573    19.737    n_0_dig3[3]_i_38
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    19.861 f  dig3[3]_i_28/O
                         net (fo=4, routed)           0.620    20.481    n_0_dig3[3]_i_28
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    20.605 f  dig3[3]_i_18/O
                         net (fo=9, routed)           0.851    21.456    n_0_dig3[3]_i_18
    SLICE_X11Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.580 r  dig3[3]_i_11/O
                         net (fo=12, routed)          0.733    22.313    n_0_dig3[3]_i_11
    SLICE_X13Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.437 f  dig4[3]_i_3/O
                         net (fo=4, routed)           0.864    23.301    n_0_dig4[3]_i_3
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124    23.425 r  dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    23.425    n_0_dig4[3]_i_1
    SLICE_X13Y71         FDRE                                         r  dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.428    14.769    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y71                                                      r  dig4_reg[3]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.031    15.023    dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                 -8.402    

Slack (VIOLATED) :        -8.389ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.402ns  (logic 6.606ns (35.899%)  route 11.796ns (64.101%))
  Logic Levels:           15  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0                                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XLXI_7/U0/DO[4]
                         net (fo=2, routed)           1.100     7.369    data[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_P[29])
                                                      3.656    11.025 r  dig35/P[29]
                         net (fo=12, routed)          1.064    12.089    n_76_dig35
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.213 f  dig5[3]_i_57/O
                         net (fo=8, routed)           0.742    12.955    n_0_dig5[3]_i_57
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  dig5[3]_i_65/O
                         net (fo=2, routed)           0.530    13.609    n_0_dig5[3]_i_65
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  dig5[3]_i_58/O
                         net (fo=6, routed)           0.637    14.370    n_0_dig5[3]_i_58
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    14.494 r  dig3[3]_i_54/O
                         net (fo=2, routed)           0.694    15.188    n_0_dig3[3]_i_54
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.312 f  dig3[3]_i_48/O
                         net (fo=7, routed)           0.911    16.224    n_0_dig3[3]_i_48
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.124    16.348 r  dig5[3]_i_43/O
                         net (fo=3, routed)           0.818    17.166    n_0_dig5[3]_i_43
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124    17.290 f  dig5[3]_i_17/O
                         net (fo=1, routed)           0.667    17.956    n_0_dig5[3]_i_17
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    18.080 r  dig5[3]_i_8/O
                         net (fo=9, routed)           0.959    19.040    n_0_dig5[3]_i_8
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.124    19.164 r  dig3[3]_i_38/O
                         net (fo=1, routed)           0.573    19.737    n_0_dig3[3]_i_38
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    19.861 f  dig3[3]_i_28/O
                         net (fo=4, routed)           0.620    20.481    n_0_dig3[3]_i_28
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    20.605 f  dig3[3]_i_18/O
                         net (fo=9, routed)           0.851    21.456    n_0_dig3[3]_i_18
    SLICE_X11Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.580 r  dig3[3]_i_11/O
                         net (fo=12, routed)          0.797    22.376    n_0_dig3[3]_i_11
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.124    22.500 r  dig3[3]_i_7/O
                         net (fo=4, routed)           0.832    23.332    n_0_dig3[3]_i_7
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.456 r  dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    23.456    n_0_dig4[0]_i_1
    SLICE_X10Y72         FDRE                                         r  dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.427    14.768    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72                                                      r  dig4_reg[0]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)        0.077    15.068    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -23.456    
  -------------------------------------------------------------------
                         slack                                 -8.389    

Slack (VIOLATED) :        -8.380ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.345ns  (logic 6.606ns (36.009%)  route 11.739ns (63.991%))
  Logic Levels:           15  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0                                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XLXI_7/U0/DO[4]
                         net (fo=2, routed)           1.100     7.369    data[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_P[29])
                                                      3.656    11.025 r  dig35/P[29]
                         net (fo=12, routed)          1.064    12.089    n_76_dig35
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.213 f  dig5[3]_i_57/O
                         net (fo=8, routed)           0.742    12.955    n_0_dig5[3]_i_57
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  dig5[3]_i_65/O
                         net (fo=2, routed)           0.530    13.609    n_0_dig5[3]_i_65
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  dig5[3]_i_58/O
                         net (fo=6, routed)           0.637    14.370    n_0_dig5[3]_i_58
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    14.494 r  dig3[3]_i_54/O
                         net (fo=2, routed)           0.694    15.188    n_0_dig3[3]_i_54
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.312 f  dig3[3]_i_48/O
                         net (fo=7, routed)           0.911    16.224    n_0_dig3[3]_i_48
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.124    16.348 r  dig5[3]_i_43/O
                         net (fo=3, routed)           0.818    17.166    n_0_dig5[3]_i_43
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124    17.290 f  dig5[3]_i_17/O
                         net (fo=1, routed)           0.667    17.956    n_0_dig5[3]_i_17
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    18.080 r  dig5[3]_i_8/O
                         net (fo=9, routed)           0.959    19.040    n_0_dig5[3]_i_8
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.124    19.164 r  dig3[3]_i_38/O
                         net (fo=1, routed)           0.573    19.737    n_0_dig3[3]_i_38
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    19.861 r  dig3[3]_i_28/O
                         net (fo=4, routed)           0.620    20.481    n_0_dig3[3]_i_28
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    20.605 r  dig3[3]_i_18/O
                         net (fo=9, routed)           1.006    21.611    n_0_dig3[3]_i_18
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.735 r  dig5[3]_i_2/O
                         net (fo=5, routed)           0.604    22.339    n_0_dig5[3]_i_2
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.124    22.463 r  dig4[3]_i_2/O
                         net (fo=4, routed)           0.813    23.276    n_0_dig4[3]_i_2
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.400 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    23.400    n_0_dig5[0]_i_1
    SLICE_X15Y73         FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y73                                                      r  dig5_reg[0]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.032    15.021    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -23.400    
  -------------------------------------------------------------------
                         slack                                 -8.380    

Slack (VIOLATED) :        -8.377ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.394ns  (logic 6.606ns (35.915%)  route 11.788ns (64.085%))
  Logic Levels:           15  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0                                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XLXI_7/U0/DO[4]
                         net (fo=2, routed)           1.100     7.369    data[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_P[29])
                                                      3.656    11.025 r  dig35/P[29]
                         net (fo=12, routed)          1.064    12.089    n_76_dig35
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.213 f  dig5[3]_i_57/O
                         net (fo=8, routed)           0.742    12.955    n_0_dig5[3]_i_57
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  dig5[3]_i_65/O
                         net (fo=2, routed)           0.530    13.609    n_0_dig5[3]_i_65
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  dig5[3]_i_58/O
                         net (fo=6, routed)           0.637    14.370    n_0_dig5[3]_i_58
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    14.494 r  dig3[3]_i_54/O
                         net (fo=2, routed)           0.694    15.188    n_0_dig3[3]_i_54
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.312 f  dig3[3]_i_48/O
                         net (fo=7, routed)           0.911    16.224    n_0_dig3[3]_i_48
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.124    16.348 r  dig5[3]_i_43/O
                         net (fo=3, routed)           0.818    17.166    n_0_dig5[3]_i_43
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124    17.290 f  dig5[3]_i_17/O
                         net (fo=1, routed)           0.667    17.956    n_0_dig5[3]_i_17
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    18.080 r  dig5[3]_i_8/O
                         net (fo=9, routed)           0.959    19.040    n_0_dig5[3]_i_8
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.124    19.164 r  dig3[3]_i_38/O
                         net (fo=1, routed)           0.573    19.737    n_0_dig3[3]_i_38
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    19.861 f  dig3[3]_i_28/O
                         net (fo=4, routed)           0.620    20.481    n_0_dig3[3]_i_28
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    20.605 f  dig3[3]_i_18/O
                         net (fo=9, routed)           0.851    21.456    n_0_dig3[3]_i_18
    SLICE_X11Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.580 r  dig3[3]_i_11/O
                         net (fo=12, routed)          0.797    22.376    n_0_dig3[3]_i_11
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.124    22.500 r  dig3[3]_i_7/O
                         net (fo=4, routed)           0.824    23.324    n_0_dig3[3]_i_7
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.448 r  dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    23.448    p_1_in[2]
    SLICE_X10Y72         FDRE                                         r  dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.427    14.768    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72                                                      r  dig3_reg[2]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)        0.081    15.072    dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -23.448    
  -------------------------------------------------------------------
                         slack                                 -8.377    

Slack (VIOLATED) :        -8.305ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.273ns  (logic 6.606ns (36.152%)  route 11.667ns (63.848%))
  Logic Levels:           15  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0                                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XLXI_7/U0/DO[4]
                         net (fo=2, routed)           1.100     7.369    data[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_P[29])
                                                      3.656    11.025 r  dig35/P[29]
                         net (fo=12, routed)          1.064    12.089    n_76_dig35
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.213 f  dig5[3]_i_57/O
                         net (fo=8, routed)           0.742    12.955    n_0_dig5[3]_i_57
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  dig5[3]_i_65/O
                         net (fo=2, routed)           0.530    13.609    n_0_dig5[3]_i_65
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  dig5[3]_i_58/O
                         net (fo=6, routed)           0.637    14.370    n_0_dig5[3]_i_58
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    14.494 r  dig3[3]_i_54/O
                         net (fo=2, routed)           0.694    15.188    n_0_dig3[3]_i_54
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.312 f  dig3[3]_i_48/O
                         net (fo=7, routed)           0.911    16.224    n_0_dig3[3]_i_48
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.124    16.348 r  dig5[3]_i_43/O
                         net (fo=3, routed)           0.818    17.166    n_0_dig5[3]_i_43
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124    17.290 f  dig5[3]_i_17/O
                         net (fo=1, routed)           0.667    17.956    n_0_dig5[3]_i_17
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    18.080 r  dig5[3]_i_8/O
                         net (fo=9, routed)           0.959    19.040    n_0_dig5[3]_i_8
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.124    19.164 r  dig3[3]_i_38/O
                         net (fo=1, routed)           0.573    19.737    n_0_dig3[3]_i_38
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    19.861 f  dig3[3]_i_28/O
                         net (fo=4, routed)           0.620    20.481    n_0_dig3[3]_i_28
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    20.605 f  dig3[3]_i_18/O
                         net (fo=9, routed)           0.851    21.456    n_0_dig3[3]_i_18
    SLICE_X11Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.580 r  dig3[3]_i_11/O
                         net (fo=12, routed)          0.641    22.221    n_0_dig3[3]_i_11
    SLICE_X13Y72         LUT6 (Prop_lut6_I4_O)        0.124    22.345 r  dig3[3]_i_10/O
                         net (fo=8, routed)           0.859    23.204    n_0_dig3[3]_i_10
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124    23.328 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    23.328    n_0_dig4[1]_i_1
    SLICE_X13Y71         FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.428    14.769    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y71                                                      r  dig4_reg[1]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.031    15.023    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -23.328    
  -------------------------------------------------------------------
                         slack                                 -8.305    

Slack (VIOLATED) :        -8.271ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.237ns  (logic 6.606ns (36.222%)  route 11.631ns (63.778%))
  Logic Levels:           15  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0                                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XLXI_7/U0/DO[4]
                         net (fo=2, routed)           1.100     7.369    data[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_P[29])
                                                      3.656    11.025 r  dig35/P[29]
                         net (fo=12, routed)          1.064    12.089    n_76_dig35
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.213 f  dig5[3]_i_57/O
                         net (fo=8, routed)           0.742    12.955    n_0_dig5[3]_i_57
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  dig5[3]_i_65/O
                         net (fo=2, routed)           0.530    13.609    n_0_dig5[3]_i_65
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  dig5[3]_i_58/O
                         net (fo=6, routed)           0.637    14.370    n_0_dig5[3]_i_58
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    14.494 r  dig3[3]_i_54/O
                         net (fo=2, routed)           0.694    15.188    n_0_dig3[3]_i_54
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.312 f  dig3[3]_i_48/O
                         net (fo=7, routed)           0.911    16.224    n_0_dig3[3]_i_48
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.124    16.348 r  dig5[3]_i_43/O
                         net (fo=3, routed)           0.818    17.166    n_0_dig5[3]_i_43
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124    17.290 f  dig5[3]_i_17/O
                         net (fo=1, routed)           0.667    17.956    n_0_dig5[3]_i_17
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    18.080 r  dig5[3]_i_8/O
                         net (fo=9, routed)           0.959    19.040    n_0_dig5[3]_i_8
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.124    19.164 r  dig3[3]_i_38/O
                         net (fo=1, routed)           0.573    19.737    n_0_dig3[3]_i_38
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    19.861 f  dig3[3]_i_28/O
                         net (fo=4, routed)           0.620    20.481    n_0_dig3[3]_i_28
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    20.605 f  dig3[3]_i_18/O
                         net (fo=9, routed)           0.851    21.456    n_0_dig3[3]_i_18
    SLICE_X11Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.580 r  dig3[3]_i_11/O
                         net (fo=12, routed)          0.797    22.376    n_0_dig3[3]_i_11
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.124    22.500 r  dig3[3]_i_7/O
                         net (fo=4, routed)           0.668    23.168    n_0_dig3[3]_i_7
    SLICE_X11Y71         LUT6 (Prop_lut6_I0_O)        0.124    23.292 r  dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    23.292    p_1_in[3]
    SLICE_X11Y71         FDRE                                         r  dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y71                                                      r  dig3_reg[3]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.029    15.022    dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -23.292    
  -------------------------------------------------------------------
                         slack                                 -8.271    

Slack (VIOLATED) :        -8.227ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.193ns  (logic 6.606ns (36.310%)  route 11.587ns (63.690%))
  Logic Levels:           15  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0                                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XLXI_7/U0/DO[4]
                         net (fo=2, routed)           1.100     7.369    data[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_P[29])
                                                      3.656    11.025 r  dig35/P[29]
                         net (fo=12, routed)          1.064    12.089    n_76_dig35
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.213 f  dig5[3]_i_57/O
                         net (fo=8, routed)           0.742    12.955    n_0_dig5[3]_i_57
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  dig5[3]_i_65/O
                         net (fo=2, routed)           0.530    13.609    n_0_dig5[3]_i_65
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  dig5[3]_i_58/O
                         net (fo=6, routed)           0.637    14.370    n_0_dig5[3]_i_58
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    14.494 r  dig3[3]_i_54/O
                         net (fo=2, routed)           0.694    15.188    n_0_dig3[3]_i_54
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.312 f  dig3[3]_i_48/O
                         net (fo=7, routed)           0.911    16.224    n_0_dig3[3]_i_48
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.124    16.348 r  dig5[3]_i_43/O
                         net (fo=3, routed)           0.818    17.166    n_0_dig5[3]_i_43
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124    17.290 f  dig5[3]_i_17/O
                         net (fo=1, routed)           0.667    17.956    n_0_dig5[3]_i_17
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    18.080 r  dig5[3]_i_8/O
                         net (fo=9, routed)           0.959    19.040    n_0_dig5[3]_i_8
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.124    19.164 r  dig3[3]_i_38/O
                         net (fo=1, routed)           0.573    19.737    n_0_dig3[3]_i_38
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    19.861 f  dig3[3]_i_28/O
                         net (fo=4, routed)           0.620    20.481    n_0_dig3[3]_i_28
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    20.605 f  dig3[3]_i_18/O
                         net (fo=9, routed)           0.851    21.456    n_0_dig3[3]_i_18
    SLICE_X11Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.580 r  dig3[3]_i_11/O
                         net (fo=12, routed)          0.585    22.164    n_0_dig3[3]_i_11
    SLICE_X10Y73         LUT5 (Prop_lut5_I2_O)        0.124    22.288 r  dig3[3]_i_12/O
                         net (fo=5, routed)           0.836    23.124    n_0_dig3[3]_i_12
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.248 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    23.248    n_0_dig3[1]_i_1
    SLICE_X11Y72         FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.427    14.768    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y72                                                      r  dig3_reg[1]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.031    15.022    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -23.248    
  -------------------------------------------------------------------
                         slack                                 -8.227    

Slack (VIOLATED) :        -8.218ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.229ns  (logic 6.606ns (36.240%)  route 11.623ns (63.760%))
  Logic Levels:           15  (DSP48E1=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0                                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XLXI_7/U0/DO[4]
                         net (fo=2, routed)           1.100     7.369    data[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_P[29])
                                                      3.656    11.025 r  dig35/P[29]
                         net (fo=12, routed)          1.064    12.089    n_76_dig35
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.213 f  dig5[3]_i_57/O
                         net (fo=8, routed)           0.742    12.955    n_0_dig5[3]_i_57
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  dig5[3]_i_65/O
                         net (fo=2, routed)           0.530    13.609    n_0_dig5[3]_i_65
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  dig5[3]_i_58/O
                         net (fo=6, routed)           0.637    14.370    n_0_dig5[3]_i_58
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    14.494 r  dig3[3]_i_54/O
                         net (fo=2, routed)           0.694    15.188    n_0_dig3[3]_i_54
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.312 f  dig3[3]_i_48/O
                         net (fo=7, routed)           0.911    16.224    n_0_dig3[3]_i_48
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.124    16.348 r  dig5[3]_i_43/O
                         net (fo=3, routed)           0.997    17.344    n_0_dig5[3]_i_43
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124    17.468 r  dig4[3]_i_18/O
                         net (fo=4, routed)           0.494    17.962    n_0_dig4[3]_i_18
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124    18.086 r  dig4[3]_i_10/O
                         net (fo=8, routed)           0.839    18.925    n_0_dig4[3]_i_10
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124    19.049 r  dig3[3]_i_25/O
                         net (fo=8, routed)           0.568    19.617    n_0_dig3[3]_i_25
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.741 r  dig3[3]_i_24/O
                         net (fo=13, routed)          0.816    20.557    n_0_dig3[3]_i_24
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.124    20.681 f  dig3[0]_i_8/O
                         net (fo=9, routed)           0.760    21.440    n_0_dig3[0]_i_8
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124    21.564 f  dig3[0]_i_11/O
                         net (fo=2, routed)           0.699    22.263    n_0_dig3[0]_i_11
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124    22.387 f  dig3[0]_i_2/O
                         net (fo=1, routed)           0.772    23.159    n_0_dig3[0]_i_2
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    23.283 r  dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    23.283    p_1_in[0]
    SLICE_X8Y73          FDRE                                         r  dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73                                                       r  dig3_reg[0]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.077    15.066    dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -23.283    
  -------------------------------------------------------------------
                         slack                                 -8.218    

Slack (VIOLATED) :        -8.194ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.209ns  (logic 6.606ns (36.278%)  route 11.603ns (63.722%))
  Logic Levels:           15  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0                                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XLXI_7/U0/DO[4]
                         net (fo=2, routed)           1.100     7.369    data[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_P[29])
                                                      3.656    11.025 r  dig35/P[29]
                         net (fo=12, routed)          1.064    12.089    n_76_dig35
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.213 f  dig5[3]_i_57/O
                         net (fo=8, routed)           0.742    12.955    n_0_dig5[3]_i_57
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  dig5[3]_i_65/O
                         net (fo=2, routed)           0.530    13.609    n_0_dig5[3]_i_65
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  dig5[3]_i_58/O
                         net (fo=6, routed)           0.637    14.370    n_0_dig5[3]_i_58
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    14.494 r  dig3[3]_i_54/O
                         net (fo=2, routed)           0.694    15.188    n_0_dig3[3]_i_54
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.312 f  dig3[3]_i_48/O
                         net (fo=7, routed)           0.911    16.224    n_0_dig3[3]_i_48
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.124    16.348 r  dig5[3]_i_43/O
                         net (fo=3, routed)           0.818    17.166    n_0_dig5[3]_i_43
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124    17.290 f  dig5[3]_i_17/O
                         net (fo=1, routed)           0.667    17.956    n_0_dig5[3]_i_17
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    18.080 r  dig5[3]_i_8/O
                         net (fo=9, routed)           0.959    19.040    n_0_dig5[3]_i_8
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.124    19.164 r  dig3[3]_i_38/O
                         net (fo=1, routed)           0.573    19.737    n_0_dig3[3]_i_38
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    19.861 r  dig3[3]_i_28/O
                         net (fo=4, routed)           0.620    20.481    n_0_dig3[3]_i_28
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    20.605 r  dig3[3]_i_18/O
                         net (fo=9, routed)           1.006    21.611    n_0_dig3[3]_i_18
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.735 r  dig5[3]_i_2/O
                         net (fo=5, routed)           0.604    22.339    n_0_dig5[3]_i_2
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.124    22.463 r  dig4[3]_i_2/O
                         net (fo=4, routed)           0.677    23.140    n_0_dig4[3]_i_2
    SLICE_X12Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.264 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    23.264    n_0_dig4[2]_i_1
    SLICE_X12Y73         FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y73                                                      r  dig4_reg[2]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X12Y73         FDRE (Setup_fdre_C_D)        0.081    15.070    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -23.264    
  -------------------------------------------------------------------
                         slack                                 -8.194    

Slack (VIOLATED) :        -7.686ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.698ns  (logic 6.482ns (36.626%)  route 11.216ns (63.374%))
  Logic Levels:           14  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0                                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  XLXI_7/U0/DO[4]
                         net (fo=2, routed)           1.100     7.369    data[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_P[29])
                                                      3.656    11.025 r  dig35/P[29]
                         net (fo=12, routed)          1.064    12.089    n_76_dig35
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.213 f  dig5[3]_i_57/O
                         net (fo=8, routed)           0.742    12.955    n_0_dig5[3]_i_57
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.079 r  dig5[3]_i_65/O
                         net (fo=2, routed)           0.530    13.609    n_0_dig5[3]_i_65
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  dig5[3]_i_58/O
                         net (fo=6, routed)           0.637    14.370    n_0_dig5[3]_i_58
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    14.494 r  dig3[3]_i_54/O
                         net (fo=2, routed)           0.694    15.188    n_0_dig3[3]_i_54
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.312 f  dig3[3]_i_48/O
                         net (fo=7, routed)           0.911    16.224    n_0_dig3[3]_i_48
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.124    16.348 r  dig5[3]_i_43/O
                         net (fo=3, routed)           0.818    17.166    n_0_dig5[3]_i_43
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124    17.290 f  dig5[3]_i_17/O
                         net (fo=1, routed)           0.667    17.956    n_0_dig5[3]_i_17
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    18.080 r  dig5[3]_i_8/O
                         net (fo=9, routed)           0.959    19.040    n_0_dig5[3]_i_8
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.124    19.164 r  dig3[3]_i_38/O
                         net (fo=1, routed)           0.573    19.737    n_0_dig3[3]_i_38
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    19.861 r  dig3[3]_i_28/O
                         net (fo=4, routed)           0.620    20.481    n_0_dig3[3]_i_28
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    20.605 r  dig3[3]_i_18/O
                         net (fo=9, routed)           1.006    21.611    n_0_dig3[3]_i_18
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.735 r  dig5[3]_i_2/O
                         net (fo=5, routed)           0.894    22.629    n_0_dig5[3]_i_2
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.753 r  dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    22.753    n_0_dig5[1]_i_1
    SLICE_X12Y72         FDRE                                         r  dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72                                                      r  dig5_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X12Y72         FDRE (Setup_fdre_C_D)        0.077    15.067    dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -22.753    
  -------------------------------------------------------------------
                         slack                                 -7.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.562     1.445    segment1/XLXI_47/I1
    SLICE_X39Y50                                                      r  segment1/XLXI_47/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  segment1/XLXI_47/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.754    segment1/XLXI_47/count[0]
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  segment1/XLXI_47/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    segment1/XLXI_47/count_0[0]
    SLICE_X39Y50         FDRE                                         r  segment1/XLXI_47/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.831     1.958    segment1/XLXI_47/I1
    SLICE_X39Y50                                                      r  segment1/XLXI_47/count_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.091     1.536    segment1/XLXI_47/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77                                                      r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.727    count[27]
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    n_5_count_reg[28]_i_1
    SLICE_X14Y77         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.821     1.948    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77                                                      r  count_reg[27]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X14Y77         FDRE (Hold_fdre_C_D)         0.134     1.571    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y78                                                      r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  count_reg[31]/Q
                         net (fo=2, routed)           0.126     1.727    count[31]
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  count_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    n_5_count_reg[32]_i_1
    SLICE_X14Y78         FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.822     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y78                                                      r  count_reg[31]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.134     1.571    count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y71                                                      r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  count_reg[3]/Q
                         net (fo=2, routed)           0.126     1.727    count[3]
    SLICE_X14Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    n_5_count_reg[4]_i_1
    SLICE_X14Y71         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.822     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y71                                                      r  count_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X14Y71         FDRE (Hold_fdre_C_D)         0.134     1.571    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.552     1.435    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y73                                                      r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.726    count[11]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    n_5_count_reg[12]_i_1
    SLICE_X14Y73         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.818     1.946    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y73                                                      r  count_reg[11]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.134     1.569    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y71                                                      r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.758    n_0_count_reg[0]
    SLICE_X15Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    n_0_count[0]_i_1__0
    SLICE_X15Y71         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.822     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y71                                                      r  count_reg[0]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X15Y71         FDRE (Hold_fdre_C_D)         0.091     1.528    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.560     1.443    segment1/XLXI_47/I1
    SLICE_X36Y58                                                      r  segment1/XLXI_47/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  segment1/XLXI_47/clk_div_reg/Q
                         net (fo=4, routed)           0.185     1.769    segment1/XLXI_47/CLK
    SLICE_X36Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.814 r  segment1/XLXI_47/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.814    segment1/XLXI_47/n_0_clk_div_i_1
    SLICE_X36Y58         FDRE                                         r  segment1/XLXI_47/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.828     1.956    segment1/XLXI_47/I1
    SLICE_X36Y58                                                      r  segment1/XLXI_47/clk_div_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.091     1.534    segment1/XLXI_47/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y75                                                      r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  count_reg[20]/Q
                         net (fo=7, routed)           0.160     1.759    n_0_count_reg[20]
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.804    count[20]
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    n_4_count_reg[20]_i_1
    SLICE_X14Y75         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.817     1.945    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y75                                                      r  count_reg[20]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.134     1.568    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77                                                      r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.727    count[27]
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.873 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    n_4_count_reg[28]_i_1
    SLICE_X14Y77         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.821     1.948    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77                                                      r  count_reg[28]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X14Y77         FDRE (Hold_fdre_C_D)         0.134     1.571    count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y78                                                      r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  count_reg[31]/Q
                         net (fo=2, routed)           0.126     1.727    count[31]
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.873 r  count_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    n_4_count_reg[32]_i_1
    SLICE_X14Y78         FDRE                                         r  count_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.822     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y78                                                      r  count_reg[32]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.134     1.571    count_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required  Actual  Slack  Location       Pin                         
Min Period        n/a     XADC/DCLK  n/a            4.000     10.000  6.000  XADC_X0Y0      XLXI_7/U0/DCLK              
Min Period        n/a     BUFG/I     n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I  
Min Period        n/a     FDRE/C     n/a            1.000     10.000  9.000  SLICE_X14Y43   Address_in_reg[0]/C         
Min Period        n/a     FDRE/C     n/a            1.000     10.000  9.000  SLICE_X14Y44   Address_in_reg[3]/C         
Min Period        n/a     FDRE/C     n/a            1.000     10.000  9.000  SLICE_X64Y37   LED_reg[10]/C               
Min Period        n/a     FDRE/C     n/a            1.000     10.000  9.000  SLICE_X64Y31   LED_reg[11]/C               
Min Period        n/a     FDRE/C     n/a            1.000     10.000  9.000  SLICE_X64Y75   LED_reg[12]/C               
Min Period        n/a     FDRE/C     n/a            1.000     10.000  9.000  SLICE_X64Y75   LED_reg[13]/C               
Min Period        n/a     FDRE/C     n/a            1.000     10.000  9.000  SLICE_X64Y61   LED_reg[14]/C               
Min Period        n/a     FDRE/C     n/a            1.000     10.000  9.000  SLICE_X38Y76   LED_reg[15]/C               
Low Pulse Width   Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X0Y19    LED_reg[2]/C                
Low Pulse Width   Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X0Y19    LED_reg[3]/C                
Low Pulse Width   Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X14Y73   count_reg[10]/C             
Low Pulse Width   Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X14Y73   count_reg[11]/C             
Low Pulse Width   Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X14Y73   count_reg[12]/C             
Low Pulse Width   Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X14Y76   count_reg[21]/C             
Low Pulse Width   Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X14Y76   count_reg[22]/C             
Low Pulse Width   Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X14Y76   count_reg[23]/C             
Low Pulse Width   Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X14Y76   count_reg[24]/C             
Low Pulse Width   Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X14Y77   count_reg[25]/C             
High Pulse Width  Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X64Y31   LED_reg[11]/C               
High Pulse Width  Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X0Y19    LED_reg[2]/C                
High Pulse Width  Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X0Y19    LED_reg[3]/C                
High Pulse Width  Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X0Y7     LED_reg[5]/C                
High Pulse Width  Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X0Y7     LED_reg[6]/C                
High Pulse Width  Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X0Y7     LED_reg[7]/C                
High Pulse Width  Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X0Y7     LED_reg[8]/C                
High Pulse Width  Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X15Y71   count_reg[0]/C              
High Pulse Width  Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X14Y71   count_reg[1]/C              
High Pulse Width  Slow    FDRE/C     n/a            0.500     5.000   4.500  SLICE_X14Y78   count_reg[29]/C             



