{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635298132919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635298132925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 09:28:52 2021 " "Processing started: Wed Oct 27 09:28:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635298132925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298132925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298132925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635298133443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635298133444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/testbench_week1(1).sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/testbench_week1(1).sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/testbench_week1(1).sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/testbench_week1(1).sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635298140471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file updated_ece385_lab6_provided_spring_2018/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_slc " "Found entity 1: my_slc" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Resigter " "Found entity 1: Resigter" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Register.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140492 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux.sv(47) " "Verilog HDL warning at Mux.sv(47): extended using \"x\" or \"z\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635298140495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/mux.sv 3 3 " "Found 3 design units, including 3 entities, in source file updated_ece385_lab6_provided_spring_2018/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140497 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX3_1 " "Found entity 2: MUX3_1" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140497 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX4_1 " "Found entity 3: MUX4_1" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updated_ece385_lab6_provided_spring_2018/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file updated_ece385_lab6_provided_spring_2018/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter_load " "Found entity 1: up_counter_load" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/counter.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635298140522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298140522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus datapath.sv(77) " "Verilog HDL Implicit Net warning at datapath.sv(77): created implicit net for \"bus\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635298140570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_slc my_slc:my_slc " "Elaborating entity \"my_slc\" for hierarchy \"my_slc:my_slc\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_slc" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140573 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(37) " "Net \"BEN\" at slc3.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635298140574 "|lab6_toplevel|my_slc:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(22) " "Output port \"LED\" at slc3.sv(22) has no driver" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1635298140574 "|lab6_toplevel|my_slc:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver my_slc:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"my_slc:my_slc\|HexDriver:hex_driver3\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "hex_driver3" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath my_slc:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"my_slc:my_slc\|datapath:d0\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "d0" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Resigter my_slc:my_slc\|datapath:d0\|Resigter:MAR_RE " "Elaborating entity \"Resigter\" for hierarchy \"my_slc:my_slc\|datapath:d0\|Resigter:MAR_RE\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "MAR_RE" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter_load my_slc:my_slc\|datapath:d0\|up_counter_load:PC_COUN " "Elaborating entity \"up_counter_load\" for hierarchy \"my_slc:my_slc\|datapath:d0\|up_counter_load:PC_COUN\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "PC_COUN" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.sv(16) " "Verilog HDL assignment warning at counter.sv(16): truncated value with size 32 to match size of target (16)" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/counter.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/counter.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635298140597 "|lab6_toplevel|slc3:my_slc|datapath:d0|up_counter_load:PC_COUN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3_1 my_slc:my_slc\|datapath:d0\|MUX3_1:PC_MUX " "Elaborating entity \"MUX3_1\" for hierarchy \"my_slc:my_slc\|datapath:d0\|MUX3_1:PC_MUX\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "PC_MUX" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 my_slc:my_slc\|datapath:d0\|MUX2_1:MDR_MUX " "Elaborating entity \"MUX2_1\" for hierarchy \"my_slc:my_slc\|datapath:d0\|MUX2_1:MDR_MUX\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "MDR_MUX" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 my_slc:my_slc\|datapath:d0\|MUX4_1:Bus_Gate " "Elaborating entity \"MUX4_1\" for hierarchy \"my_slc:my_slc\|datapath:d0\|MUX4_1:Bus_Gate\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" "Bus_Gate" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140603 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mux.sv(42) " "Verilog HDL Case Statement information at Mux.sv(42): all case item expressions in this case statement are onehot" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/Mux.sv" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1635298140604 "|lab6_toplevel|slc3:my_slc|datapath:d0|MUX4_1:Bus_Gate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO my_slc:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"my_slc:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "memory_subsystem" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate my_slc:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"my_slc:my_slc\|tristate:tr0\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "tr0" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU my_slc:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"my_slc:my_slc\|ISDU:state_controller\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "state_controller" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140613 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635298140614 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "parser" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298140616 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635298141039 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[0\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[0\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[1\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[1\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[2\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[2\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[3\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[3\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[4\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[4\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[5\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[5\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[6\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[6\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[7\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[7\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[8\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[8\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[9\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[9\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[10\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[10\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[11\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[11\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[12\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[12\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[13\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[13\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[14\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[14\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "my_slc:my_slc\|tristate:tr0\|Data\[15\]~synth " "Node \"my_slc:my_slc\|tristate:tr0\|Data\[15\]~synth\"" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635298141077 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1635298141077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635298141077 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635298141077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635298141143 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635298141466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Howar/Desktop/ECE 385/LAB6/output_files/LAB6.map.smsg " "Generated suppressed messages file C:/Users/Howar/Desktop/ECE 385/LAB6/output_files/LAB6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298141493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635298141584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635298141584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635298141626 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635298141626 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1635298141626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Implemented 203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635298141626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635298141626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635298141639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 09:29:01 2021 " "Processing ended: Wed Oct 27 09:29:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635298141639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635298141639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635298141639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635298141639 ""}
