circuit AllToAllController :
  module AllToAllController :
    input clock : Clock
    input reset : UInt<1>
    output io : { processor : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { rd : UInt<5>, data : UInt<64>}}, busy : UInt<1>, interrupt : UInt<1>, flip exception : UInt<1>}, flip mesh : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { load : UInt<1>, store : UInt<1>, doAllToAll : UInt<1>, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>}}, busy : UInt<1>}}

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[AllToAllController.scala 45:22]
    reg rd_address : UInt<5>, clock with :
      reset => (UInt<1>("h0"), rd_address) @[AllToAllController.scala 46:23]
    node _T = eq(state, UInt<3>("h0")) @[AllToAllController.scala 53:43]
    node _T_1 = mux(_T, io.processor.cmd.bits.inst.rd, rd_address) @[AllToAllController.scala 53:35]
    io.processor.resp.bits.rd <= _T_1 @[AllToAllController.scala 53:29]
    io.processor.interrupt <= UInt<1>("h0") @[AllToAllController.scala 61:26]
    io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 63:21]
    io.mesh.cmd.bits.rs1 <= io.processor.cmd.bits.rs1 @[AllToAllController.scala 64:24]
    io.mesh.cmd.bits.rs2 <= io.processor.cmd.bits.rs2 @[AllToAllController.scala 65:24]
    io.processor.resp.bits.data <= io.mesh.resp.bits.data @[AllToAllController.scala 67:19]
    io.processor.resp.valid <= io.mesh.resp.ready @[AllToAllController.scala 69:15]
    node _T_2 = eq(io.processor.cmd.bits.inst.opcode, UInt<6>("h2b")) @[AllToAllController.scala 77:59]
    node goto_excange = and(io.processor.cmd.valid, _T_2) @[AllToAllController.scala 77:33]
    node goto_done_exchange = eq(io.mesh.busy, UInt<1>("h0")) @[AllToAllController.scala 80:28]
    node loadSignal = eq(io.processor.cmd.bits.inst.funct, UInt<1>("h1")) @[AllToAllController.scala 81:41]
    node storeSignal = eq(io.processor.cmd.bits.inst.funct, UInt<2>("h2")) @[AllToAllController.scala 82:42]
    node _T_3 = eq(io.processor.cmd.bits.inst.opcode, UInt<4>("hb")) @[AllToAllController.scala 83:54]
    node mem_cmd = and(io.processor.cmd.valid, _T_3) @[AllToAllController.scala 83:28]
    node _T_4 = eq(state, UInt<3>("h0")) @[AllToAllController.scala 85:14]
    when _T_4 : @[AllToAllController.scala 85:23]
      io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 87:23]
      io.processor.cmd.ready <= UInt<1>("h1") @[AllToAllController.scala 89:16]
      io.mesh.cmd.bits.load <= UInt<1>("h0") @[AllToAllController.scala 93:27]
      io.mesh.cmd.bits.store <= UInt<1>("h0") @[AllToAllController.scala 94:28]
      io.mesh.cmd.bits.doAllToAll <= UInt<1>("h0") @[AllToAllController.scala 95:33]
      io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 97:24]
      when goto_excange : @[AllToAllController.scala 100:23]
        state <= UInt<3>("h1") @[AllToAllController.scala 101:13]
      else :
        when mem_cmd : @[AllToAllController.scala 102:24]
          state <= UInt<3>("h3") @[AllToAllController.scala 103:13]
        else :
          state <= UInt<3>("h0") @[AllToAllController.scala 105:13]
    else :
      node _T_5 = eq(state, UInt<3>("h3")) @[AllToAllController.scala 107:20]
      when _T_5 : @[AllToAllController.scala 107:38]
        io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 110:23]
        io.processor.cmd.ready <= UInt<1>("h1") @[AllToAllController.scala 112:16]
        rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 114:16]
        io.mesh.cmd.bits.doAllToAll <= UInt<1>("h0") @[AllToAllController.scala 116:33]
        io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 117:24]
        when loadSignal : @[AllToAllController.scala 119:21]
          io.mesh.cmd.bits.load <= UInt<1>("h1") @[AllToAllController.scala 120:29]
          io.mesh.cmd.bits.store <= UInt<1>("h0") @[AllToAllController.scala 121:30]
        else :
          when storeSignal : @[AllToAllController.scala 122:28]
            io.mesh.cmd.bits.load <= UInt<1>("h0") @[AllToAllController.scala 123:29]
            io.mesh.cmd.bits.store <= UInt<1>("h1") @[AllToAllController.scala 124:30]
          else :
            io.mesh.cmd.bits.load <= UInt<1>("h0") @[AllToAllController.scala 126:29]
            io.mesh.cmd.bits.store <= UInt<1>("h0") @[AllToAllController.scala 127:30]
        when goto_excange : @[AllToAllController.scala 130:23]
          state <= UInt<3>("h6") @[AllToAllController.scala 131:13]
        else :
          when mem_cmd : @[AllToAllController.scala 132:24]
            state <= UInt<3>("h4") @[AllToAllController.scala 133:13]
          else :
            state <= UInt<3>("h5") @[AllToAllController.scala 135:13]
      else :
        node _T_6 = eq(state, UInt<3>("h5")) @[AllToAllController.scala 138:20]
        when _T_6 : @[AllToAllController.scala 138:38]
          io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 140:23]
          io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 142:16]
          rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 144:16]
          io.mesh.cmd.bits.load <= UInt<1>("h0") @[AllToAllController.scala 146:27]
          io.mesh.cmd.bits.store <= UInt<1>("h0") @[AllToAllController.scala 147:28]
          io.mesh.cmd.bits.doAllToAll <= UInt<1>("h0") @[AllToAllController.scala 148:33]
          io.mesh.resp.ready <= UInt<1>("h1") @[AllToAllController.scala 149:24]
          state <= UInt<3>("h0") @[AllToAllController.scala 151:11]
        else :
          node _T_7 = eq(state, UInt<3>("h4")) @[AllToAllController.scala 153:20]
          when _T_7 : @[AllToAllController.scala 153:41]
            io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 155:23]
            io.processor.cmd.ready <= UInt<1>("h1") @[AllToAllController.scala 157:16]
            rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 159:16]
            io.mesh.cmd.bits.doAllToAll <= UInt<1>("h0") @[AllToAllController.scala 161:33]
            io.mesh.resp.ready <= UInt<1>("h1") @[AllToAllController.scala 162:24]
            when loadSignal : @[AllToAllController.scala 164:21]
              io.mesh.cmd.bits.load <= UInt<1>("h1") @[AllToAllController.scala 165:29]
              io.mesh.cmd.bits.store <= UInt<1>("h0") @[AllToAllController.scala 166:30]
            else :
              when storeSignal : @[AllToAllController.scala 167:28]
                io.mesh.cmd.bits.load <= UInt<1>("h0") @[AllToAllController.scala 168:29]
                io.mesh.cmd.bits.store <= UInt<1>("h1") @[AllToAllController.scala 169:30]
              else :
                io.mesh.cmd.bits.load <= UInt<1>("h0") @[AllToAllController.scala 171:29]
                io.mesh.cmd.bits.store <= UInt<1>("h0") @[AllToAllController.scala 172:30]
            when goto_excange : @[AllToAllController.scala 175:23]
              state <= UInt<3>("h6") @[AllToAllController.scala 176:13]
            else :
              when mem_cmd : @[AllToAllController.scala 177:24]
                state <= UInt<3>("h4") @[AllToAllController.scala 178:13]
              else :
                state <= UInt<3>("h5") @[AllToAllController.scala 180:13]
          else :
            node _T_8 = eq(state, UInt<3>("h6")) @[AllToAllController.scala 183:20]
            when _T_8 : @[AllToAllController.scala 183:44]
              io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 185:23]
              io.processor.cmd.ready <= UInt<1>("h1") @[AllToAllController.scala 187:16]
              rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 189:16]
              io.mesh.cmd.bits.load <= UInt<1>("h0") @[AllToAllController.scala 191:27]
              io.mesh.cmd.bits.store <= UInt<1>("h0") @[AllToAllController.scala 192:28]
              io.mesh.cmd.bits.doAllToAll <= UInt<1>("h1") @[AllToAllController.scala 193:33]
              io.mesh.resp.ready <= UInt<1>("h1") @[AllToAllController.scala 194:24]
              state <= UInt<3>("h7") @[AllToAllController.scala 197:11]
            else :
              node _T_9 = eq(state, UInt<3>("h1")) @[AllToAllController.scala 198:20]
              when _T_9 : @[AllToAllController.scala 198:31]
                io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 200:23]
                io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 202:16]
                rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 204:16]
                io.mesh.cmd.bits.load <= UInt<1>("h0") @[AllToAllController.scala 206:27]
                io.mesh.cmd.bits.store <= UInt<1>("h0") @[AllToAllController.scala 207:28]
                io.mesh.cmd.bits.doAllToAll <= UInt<1>("h1") @[AllToAllController.scala 208:33]
                io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 209:24]
                state <= UInt<3>("h7") @[AllToAllController.scala 212:11]
              else :
                node _T_10 = eq(state, UInt<3>("h7")) @[AllToAllController.scala 213:20]
                when _T_10 : @[AllToAllController.scala 213:41]
                  io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 215:23]
                  io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 217:16]
                  io.mesh.cmd.bits.load <= UInt<1>("h0") @[AllToAllController.scala 220:27]
                  io.mesh.cmd.bits.store <= UInt<1>("h0") @[AllToAllController.scala 221:28]
                  io.mesh.cmd.bits.doAllToAll <= UInt<1>("h0") @[AllToAllController.scala 222:33]
                  io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 223:24]
                  when goto_done_exchange : @[AllToAllController.scala 226:29]
                    state <= UInt<3>("h2") @[AllToAllController.scala 227:13]
                  else :
                    state <= UInt<3>("h7") @[AllToAllController.scala 229:13]
                else :
                  node _T_11 = eq(state, UInt<3>("h2")) @[AllToAllController.scala 231:20]
                  when _T_11 : @[AllToAllController.scala 231:36]
                    io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 232:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 234:16]
                    io.mesh.cmd.bits.load <= UInt<1>("h0") @[AllToAllController.scala 237:27]
                    io.mesh.cmd.bits.store <= UInt<1>("h0") @[AllToAllController.scala 238:28]
                    io.mesh.cmd.bits.doAllToAll <= UInt<1>("h0") @[AllToAllController.scala 239:33]
                    io.mesh.resp.ready <= UInt<1>("h1") @[AllToAllController.scala 240:24]
                  else :
                    io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 244:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 246:16]
                    io.mesh.cmd.bits.load <= UInt<1>("h0") @[AllToAllController.scala 250:27]
                    io.mesh.cmd.bits.store <= UInt<1>("h0") @[AllToAllController.scala 251:28]
                    io.mesh.cmd.bits.doAllToAll <= UInt<1>("h0") @[AllToAllController.scala 252:33]
                    io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 254:24]

