couldn't open "transcript": permission denied
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project Minilab2
# Compile of DE1_SoC_CAMERA.v was successful.
# Compile of Grayscale_Buffer.v was successful.
# Compile of CCD_Capture.v was successful.
# Compile of I2C_CCD_Config.v was successful.
# Compile of I2C_Controller.v was successful.
# Compile of image_proc.sv was successful.
# Compile of image_proc_tb.sv was successful.
# Compile of Line_Buffer1.v was successful.
# Compile of RAW2RGB.v was successful.
# Compile of Reset_Delay.v was successful.
# Compile of sdram_pll.v was successful.
# Compile of SEG7_LUT.v was successful.
# Compile of SEG7_LUT_6.v was successful.
# Compile of VGA_Controller.v was successful.
# 14 compiles, 0 failed with no errors.
# Compile of image_proc_tb.sv failed with 1 errors.
# Compile of image_proc_tb.sv was successful.
vsim work.image_proc_tb
# vsim work.image_proc_tb 
# Start time: 16:10:40 on Feb 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/image_proc_tb.sv(11): (vopt-13259) Missing instance name in instantiation of module/program/interface 'image_proc'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 16:10:45 on Feb 06,2025, Elapsed time: 0:00:05
# Errors: 1, Warnings: 8
# Compile of image_proc_tb.sv was successful.
vsim work.image_proc_tb -vopt -voptargs=+acc -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf
# vsim work.image_proc_tb -vopt -voptargs="+acc" -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf 
# Start time: 16:16:26 on Feb 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/image_proc.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'u0'.  Expected 6, found 5.
# ** Warning: I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/image_proc.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'shiftout'.
# ** Warning: I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/image_proc.sv(60): (vopt-2685) [TFMPC] - Too few port connections for 'u1'.  Expected 6, found 5.
# ** Warning: I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/image_proc.sv(60): (vopt-2718) [TFMPC] - Missing connection for port 'shiftout'.
# ** Warning: I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/image_proc.sv(67): (vopt-2685) [TFMPC] - Too few port connections for 'u2'.  Expected 6, found 5.
# ** Warning: I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/image_proc.sv(67): (vopt-2718) [TFMPC] - Missing connection for port 'shiftout'.
# ** Warning: I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/Line_Buffer1.v(69): (vopt-2685) [TFMPC] - Too few port connections for 'ALTSHIFT_TAPS_component'.  Expected 7, found 6.
# ** Warning: I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/Line_Buffer1.v(69): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.image_proc_tb(fast)
# Loading work.image_proc(fast)
# Loading work.Line_Buffer1(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'image_proc_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /image_proc_tb/iDUT/u0 File: I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/Line_Buffer1.v
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altshift_taps(fast)
# Loading work.Grayscale_Buffer(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altshift_taps(fast__1)
# Error loading design
# End time: 16:16:33 on Feb 06,2025, Elapsed time: 0:00:07
# Errors: 1, Warnings: 11
# Compile of image_proc_tb.sv was successful.
vsim work.image_proc_tb -vopt -voptargs=+acc -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf
# vsim work.image_proc_tb -vopt -voptargs="+acc" -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf 
# Start time: 16:17:07 on Feb 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.image_proc_tb(fast)
# Loading work.image_proc(fast)
# Loading work.Line_Buffer1(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altshift_taps(fast)
# Loading work.Grayscale_Buffer(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altshift_taps(fast__1)
add wave -position insertpoint sim:/image_proc_tb/iDUT/*
run -all
# Reseting device!
# Checking grayscale image!
# Checking convolutions are different for horizontal and vertical image!
# ERROR: vertical and horizontal convolutions match at 000!
# Errors detected! See above!
# ** Note: $stop    : I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/image_proc_tb.sv(53)
#    Time: 384500 ps  Iteration: 1  Instance: /image_proc_tb
# Break in Module image_proc_tb at I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/image_proc_tb.sv line 53
# Causality operation skipped due to absence of debug database file
# Compile of image_proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.image_proc_tb(fast)
# Loading work.image_proc(fast)
# Loading work.Line_Buffer1(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altshift_taps(fast)
# Loading work.Grayscale_Buffer(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altshift_taps(fast__1)
run -all
# Reseting device!
# Checking grayscale image!
# Checking convolutions are different for horizontal and vertical image!
# YAHOO!!! All tests passed!
# ** Note: $stop    : I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/image_proc_tb.sv(53)
#    Time: 384500 ps  Iteration: 1  Instance: /image_proc_tb
# Break in Module image_proc_tb at I:/Desktop/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab2/v/image_proc_tb.sv line 53
