<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: n22_dm</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_n22_dm'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_n22_dm')">n22_dm</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.83</td>
<td class="s5 cl rt"><a href="mod3122.html#Line" > 56.25</a></td>
<td class="s3 cl rt"><a href="mod3122.html#Cond" > 37.16</a></td>
<td class="s0 cl rt"><a href="mod3122.html#Toggle" >  9.18</a></td>
<td class="s0 cl rt"><a href="mod3122.html#FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod3122.html#Branch" > 41.58</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/common/uvc_lib/rs_base_vc/../../../../design/ip/Andes_N22/andes_ip/n22_core/ucore/hdl/n22_dm.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/common/uvc_lib/rs_base_vc/../../../../design/ip/Andes_N22/andes_ip/n22_core/ucore/hdl/n22_dm.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3122.html#inst_tag_231994"  onclick="showContent('inst_tag_231994')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_debug_subsystem.n22_dm</a></td>
<td class="s2 cl rt"> 28.83</td>
<td class="s5 cl rt"><a href="mod3122.html#Line" > 56.25</a></td>
<td class="s3 cl rt"><a href="mod3122.html#Cond" > 37.16</a></td>
<td class="s0 cl rt"><a href="mod3122.html#Toggle" >  9.18</a></td>
<td class="s0 cl rt"><a href="mod3122.html#FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod3122.html#Branch" > 41.58</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_n22_dm'>
<hr>
<a name="inst_tag_231994"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_231994" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_debug_subsystem.n22_dm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.83</td>
<td class="s5 cl rt"><a href="mod3122.html#Line" > 56.25</a></td>
<td class="s3 cl rt"><a href="mod3122.html#Cond" > 37.16</a></td>
<td class="s0 cl rt"><a href="mod3122.html#Toggle" >  9.18</a></td>
<td class="s0 cl rt"><a href="mod3122.html#FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod3122.html#Branch" > 41.58</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.83</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 37.16</td>
<td class="s0 cl rt">  9.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 41.58</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  7.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2158.html#inst_tag_149713" >u_n22_debug_subsystem</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_n22_dm'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod3122.html" >n22_dm</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>352</td><td>198</td><td>56.25</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>802</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>816</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>830</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>842</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>854</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>897</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>912</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>928</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1202</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1213</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1224</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1235</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1278</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1287</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1296</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1305</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1365</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1378</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1387</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1403</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1412</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1419</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1426</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1433</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1440</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1466</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1514</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1526</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>1537</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1552</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1562</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1615</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1633</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1649</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1658</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1676</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1689</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1707</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1725</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1743</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1761</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1779</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1797</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1815</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2869</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>2877</td><td>87</td><td>5</td><td>5.75</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2987</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2996</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3011</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3350</td><td>35</td><td>35</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
801                     always @* begin
802        1/1          	casez({s185,s186[12],s186[5]})
803        1/1          	3'b00?:  s207 = ABS_READ_CSR_0;
804        <font color = "red">0/1     ==>  	3'b010:  s207 = s221 | {7'd0, s186[4:0], 20'd0};</font>
805        <font color = "red">0/1     ==>          3'b011:  s207 = s223 | {7'd0, s186[4:0], 20'd0};</font>
806        <font color = "red">0/1     ==>  	3'b10?:  s207 = ABS_WRITE_CSR_0;</font>
807        <font color = "red">0/1     ==>  	3'b110:  s207 = s220 | {20'd0, s186[4:0], 7'd0};</font>
808        <font color = "red">0/1     ==>          3'b111:  s207 = s222 | {20'd0, s186[4:0], 7'd0};</font>
809        1/1          	default: s207 = 32'hxxxxxxxx;
810                     	endcase
811                     end
812                     
813                     wire [31:0] s224 = (s182 == ABS_SIZE_32) ? ABS_WRITE_CSR_1_32 : ABS_WRITE_CSR_1_64;
814                     
815                     always @* begin
816        1/1          	casez({s185,s186[12],s186[5]})
817        1/1          	3'b00?:  s208 = ABS_READ_CSR_1 | {s186[11:0],20'd0};
818        <font color = "red">0/1     ==>  	3'b010:  s208 = s183 ? ABS_J_PROGBUF0_1 : ABS_READ_GPR_1;</font>
819        <font color = "red">0/1     ==>  	3'b011:  s208 = s183 ? ABS_J_PROGBUF0_1 : ABS_READ_FPR_1;</font>
820        <font color = "red">0/1     ==>  	3'b10?:  s208 = s224;</font>
821        <font color = "red">0/1     ==>  	3'b110:  s208 = s183 ? ABS_J_PROGBUF0_1 : ABS_WRITE_GPR_1;</font>
822        <font color = "red">0/1     ==>  	3'b111:  s208 = s183 ? ABS_J_PROGBUF0_1 : ABS_WRITE_FPR_1;</font>
823        1/1          	default: s208 = 32'hxxxxxxxx;
824                     	endcase
825                     end
826                     
827                     wire [31:0] s225  = (s182 == ABS_SIZE_32) ? ABS_READ_CSR_2_32  : ABS_READ_CSR_2_64;
828                     
829                     always @* begin
830        1/1          	casez({s185,s186[12],s186[5]})
831        1/1          	3'b00?:  s209 = s225;
832        <font color = "red">0/1     ==>  	3'b010:  s209 = ABS_READ_GPR_2;</font>
833        <font color = "red">0/1     ==>  	3'b011:  s209 = ABS_READ_FPR_2;</font>
834        <font color = "red">0/1     ==>  	3'b10?:  s209 = ABS_WRITE_CSR_2 | {s186[11:0],20'd0};</font>
835        <font color = "red">0/1     ==>  	3'b110:  s209 = ABS_WRITE_GPR_2;</font>
836        <font color = "red">0/1     ==>  	3'b111:  s209 = ABS_WRITE_FPR_2;</font>
837        1/1          	default: s209 = 32'hxxxxxxxx;
838                     	endcase
839                     end
840                     
841                     always @* begin
842        1/1          	casez({s185,s186[12],s186[5]})
843        1/1          	3'b00?:  s210 = ABS_READ_CSR_3;
844        <font color = "red">0/1     ==>  	3'b010:  s210 = ABS_READ_GPR_3;</font>
845        <font color = "red">0/1     ==>  	3'b011:  s210 = ABS_READ_FPR_3;</font>
846        <font color = "red">0/1     ==>  	3'b10?:  s210 = ABS_WRITE_CSR_3;</font>
847        <font color = "red">0/1     ==>  	3'b110:  s210 = ABS_WRITE_GPR_3;</font>
848        <font color = "red">0/1     ==>  	3'b111:  s210 = ABS_WRITE_FPR_3;</font>
849        <font color = "red">0/1     ==>  	default: s210 = 32'hxxxxxxxx;</font>
850                     	endcase
851                     end
852                     
853                     always @* begin
854        1/1          	casez({s185,s186[12],s186[5]})
855        1/1          	3'b00?:  s211 = s183 ? ABS_J_PROGBUF0_4 : ABS_READ_CSR_4;
856        <font color = "red">0/1     ==>  	3'b010:  s211 = ABS_READ_GPR_4;</font>
857        <font color = "red">0/1     ==>  	3'b011:  s211 = ABS_READ_FPR_4;</font>
858        <font color = "red">0/1     ==>  	3'b10?:  s211 = s183 ? ABS_J_PROGBUF0_4 : ABS_WRITE_CSR_4;</font>
859        <font color = "red">0/1     ==>  	3'b110:  s211 = ABS_WRITE_GPR_4;</font>
860        <font color = "red">0/1     ==>  	3'b111:  s211 = ABS_WRITE_FPR_4;</font>
861        <font color = "red">0/1     ==>  	default: s211 = 32'hxxxxxxxx;</font>
862                     	endcase
863                     end
864                     
865                     assign s212 = ABS_MEM_ACCESS_0;
866                     assign s213 = ABS_MEM_ACCESS_1;
867                     assign s214 = (s188 ==  ABS_CMD_SIZE_64)? ABS_MEM_ACCESS_2_64 : ABS_MEM_ACCESS_2_32;
868                     assign s215 = (s185)? ABS_MEM_ACCESS_3_ST | {17'd0, s188, 12'd0} :
869                                                                 ABS_MEM_ACCESS_3_LD | {17'd0, s188, 12'd0} ;
870                     assign s216 = (s185)? ABS_MEM_ACCESS_4_ST | {17'd0, s188, 12'd0} :
871                                                                 ABS_MEM_ACCESS_4_LD | {17'd0, s188, 12'd0} ;
872                     assign s217 = (s189)? (ABS_MEM_ACCESS_POSTINCR_5 | (32'h100000 &lt;&lt; s188)) : ABS_MEM_ACCESS_5;
873                     assign s218 = (s188 ==  ABS_CMD_SIZE_64)? ABS_MEM_ACCESS_POSTINCR_6_64 : ABS_MEM_ACCESS_POSTINCR_6_32;
874                     assign s219 = ABS_MEM_ACCESS_POSTINCR_7;
875                     
876                     assign s199 = s194 ? s212 :
877                                        s191 ? (s184 ? s207 :
878                     	                                (s183 ? ABS_J_PROGBUF0_0 : INSN_EBREAK)) :
879                     		                        ABS_J_PROGBUF0_0;
880                     assign s200 = s194 ? s213 : s208;
881                     assign s201 = s194 ? s214 : s209;
882                     assign s202 = s194 ? s215 : s210;
883                     assign s203 = s194 ? s216 : s211;
884                     assign s204 = s194 ? s217 : INSN_EBREAK;
885                     assign s205 = s194 ? s218 : INSN_EBREAK;
886                     assign s206 = s194 ? s219 : INSN_EBREAK;
887                     
888                     localparam HTRANS_IDLE = 2'b00;
889                     localparam HTRANS_BUSY = 2'b01;
890                     localparam HRESP_OKAY = 2'b00;
891                     assign s7 = dmi_hsel &amp; dmi_htrans[1] &amp; dmi_hready;
892                     reg s226;
893                     reg s227;
894                     reg [8:2] s228;
895                     
896                     always @(posedge clk or negedge reset_n) begin
897        1/1          	if (!reset_n) begin
898        1/1          		s226 &lt;= 1'b0;
899                     	end
900        1/1          	else if (dmi_hready) begin
901        1/1          		s226 &lt;= s7;
902                     	end
                   <font color = "red">==>  MISSING_ELSE</font>
903                     end
904                     
905                     reg dmi_hreadyout;
906                     wire s229;
907                     
908                     wire s230 = (dmi_htrans[1]==1'b0);
909                     wire s231 = s227 &amp; s226 &amp; !dmi_hwrite;
910                     assign s229 = s230 | !s231;
911                     always @(posedge clk or negedge reset_n) begin
912        1/1          	if (!reset_n) begin
913        1/1          		dmi_hreadyout &lt;= 1'b1;
914                     	end
915                     	else begin
916        1/1          		dmi_hreadyout &lt;= s229;
917                     	end
918                     end
919                     
920                     assign dmi_hresp = HRESP_OKAY;
921                     
922                     assign s22 = 32'd0;
923                     assign s23 = 32'd0;
924                     assign s24 = 32'd0;
925                     assign s25 = 32'd0;
926                     
927                     always @(posedge clk or negedge reset_n) begin
928        1/1          	if (!reset_n) begin
929        1/1          		s227 &lt;= 1'b0;
930        1/1          		s228 &lt;= 7'd0;
931                     	end
932        1/1          	else if (dmi_hready) begin
933        1/1          		s227 &lt;= dmi_hwrite;
934        1/1          		s228 &lt;= dmi_haddr[8:2];
935                     	end
                   <font color = "red">==>  MISSING_ELSE</font>
936                     end
937                     
938                     assign s65    = s226 &amp; s227 &amp; (s228 == DMI_ADDR_DMCONTROL);
939                     assign s67     = s226 &amp; s227 &amp; (s228 == DMI_ADDR_DMSTATUS);
940                     
941                     wire   s232   = s226 &amp; s227 &amp; (s228 == DMI_ADDR_ABSTRACTCS);
942                     wire   s233   = ~s78 &amp; s232;
943                     wire   s234      = s226 &amp; s227 &amp; (s228 == DMI_ADDR_COMMAND);
944                     wire   s235      = s226 &amp; ((s228 == DMI_ADDR_DATA0) |
945                                                                       (s228 == DMI_ADDR_DATA1) |
946                     						  (s228 == DMI_ADDR_DATA2) |
947                     						  (s228 == DMI_ADDR_DATA3) |
948                     						  (s228 == DMI_ADDR_DATA4) |
949                     						  (s228 == DMI_ADDR_DATA5) |
950                     						  (s228 == DMI_ADDR_DATA6) |
951                     						  (s228 == DMI_ADDR_DATA7) |
952                     						  (s228 == DMI_ADDR_DATA8) |
953                     						  (s228 == DMI_ADDR_DATA9) |
954                     						  (s228 == DMI_ADDR_DATA10)|
955                     						  (s228 == DMI_ADDR_DATA11));
956                     
957                     wire   s236;
958                     wire   s237 = s226 &amp; s227 &amp; (s228 == DMI_ADDR_ABSTRACTAUTO);
959                     wire   s238 = ~s78 &amp; s237;
960                     
961                     wire   s239        = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_DATA0) | s170;
962                     wire   s240        = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_DATA1) | s171;
963                     wire   s241        = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_DATA2) | s172;
964                     wire   s242        = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_DATA3) | s173;
965                     
966                     assign s64 = ((s228 == DMI_ADDR_DATA0       ) &amp; (ABS_DATA_COUNT &gt; 0 ))
967                                                 | ((s228 == DMI_ADDR_DATA1       ) &amp; (ABS_DATA_COUNT &gt; 1 ))
968                                                 | ((s228 == DMI_ADDR_DATA2       ) &amp; (ABS_DATA_COUNT &gt; 2 ))
969                                                 | ((s228 == DMI_ADDR_DATA3       ) &amp; (ABS_DATA_COUNT &gt; 3 ))
970                                                 | ((s228 == DMI_ADDR_DATA4       ) &amp; (ABS_DATA_COUNT &gt; 4 ))
971                                                 | ((s228 == DMI_ADDR_DATA5       ) &amp; (ABS_DATA_COUNT &gt; 5 ))
972                                                 | ((s228 == DMI_ADDR_DATA6       ) &amp; (ABS_DATA_COUNT &gt; 6 ))
973                                                 | ((s228 == DMI_ADDR_DATA7       ) &amp; (ABS_DATA_COUNT &gt; 7 ))
974                                                 | ((s228 == DMI_ADDR_DATA8       ) &amp; (ABS_DATA_COUNT &gt; 8 ))
975                                                 | ((s228 == DMI_ADDR_DATA9       ) &amp; (ABS_DATA_COUNT &gt; 9 ))
976                                                 | ((s228 == DMI_ADDR_DATA10      ) &amp; (ABS_DATA_COUNT &gt; 10))
977                                                 | ((s228 == DMI_ADDR_DATA11      ) &amp; (ABS_DATA_COUNT &gt; 11))
978                                                 |  (s228 == DMI_ADDR_DMCONTROL   )
979                                                 |  (s228 == DMI_ADDR_DMSTATUS    )
980                                                 |  (s228 == DMI_ADDR_HARTINFO    )
981                     	                    |  (s228 == DMI_ADDR_HALTSUM     )
982                     	                    |  (s228 == DMI_ADDR_ABSTRACTCS  )
983                     	                    |  (s228 == DMI_ADDR_COMMAND     )
984                     	                    |  (s228 == DMI_ADDR_ABSTRACTAUTO)
985                     	                    |  (s228 == DMI_ADDR_DEVTREEADDR0)
986                     	                    |  (s228 == DMI_ADDR_DEVTREEADDR1)
987                     	                    |  (s228 == DMI_ADDR_DEVTREEADDR2)
988                     	                    |  (s228 == DMI_ADDR_DEVTREEADDR3)
989                     	                    | ((s228 == DMI_ADDR_PROGBUF0    ) &amp; (PROGBUF_SIZE &gt;  0))
990                     	                    | ((s228 == DMI_ADDR_PROGBUF1    ) &amp; (PROGBUF_SIZE &gt;  1))
991                     	                    | ((s228 == DMI_ADDR_PROGBUF2    ) &amp; (PROGBUF_SIZE &gt;  2))
992                     	                    | ((s228 == DMI_ADDR_PROGBUF3    ) &amp; (PROGBUF_SIZE &gt;  3))
993                     	                    | ((s228 == DMI_ADDR_PROGBUF4    ) &amp; (PROGBUF_SIZE &gt;  4))
994                     	                    | ((s228 == DMI_ADDR_PROGBUF5    ) &amp; (PROGBUF_SIZE &gt;  5))
995                     	                    | ((s228 == DMI_ADDR_PROGBUF6    ) &amp; (PROGBUF_SIZE &gt;  6))
996                     	                    | ((s228 == DMI_ADDR_PROGBUF7    ) &amp; (PROGBUF_SIZE &gt;  7))
997                     	                    | ((s228 == DMI_ADDR_PROGBUF8    ) &amp; (PROGBUF_SIZE &gt;  8))
998                     	                    | ((s228 == DMI_ADDR_PROGBUF9    ) &amp; (PROGBUF_SIZE &gt;  9))
999                     	                    | ((s228 == DMI_ADDR_PROGBUF10   ) &amp; (PROGBUF_SIZE &gt; 10))
1000                    	                    | ((s228 == DMI_ADDR_PROGBUF11   ) &amp; (PROGBUF_SIZE &gt; 11))
1001                    	                    | ((s228 == DMI_ADDR_PROGBUF12   ) &amp; (PROGBUF_SIZE &gt; 12))
1002                    	                    | ((s228 == DMI_ADDR_PROGBUF13   ) &amp; (PROGBUF_SIZE &gt; 13))
1003                    	                    | ((s228 == DMI_ADDR_PROGBUF14   ) &amp; (PROGBUF_SIZE &gt; 14))
1004                    	                    | ((s228 == DMI_ADDR_PROGBUF15   ) &amp; (PROGBUF_SIZE &gt; 15))
1005                    			    ;
1006                    
1007                    wire   s243 = s226 &amp;
1008                    	(
1009                    		(                         (s228 == DMI_ADDR_DATA0    ) &amp; s17[0]    ) |
1010                    		(                         (s228 == DMI_ADDR_DATA1    ) &amp; s17[1]    ) |
1011                    		(                         (s228 == DMI_ADDR_DATA2    ) &amp; s17[2]    ) |
1012                    		(                         (s228 == DMI_ADDR_DATA3    ) &amp; s17[3]    ) |
1013                    		((PROGBUF_SIZE &gt; 0 ) &amp; (s228 == DMI_ADDR_PROGBUF0 ) &amp; s18[0] ) |
1014                    		((PROGBUF_SIZE &gt; 1 ) &amp; (s228 == DMI_ADDR_PROGBUF1 ) &amp; s18[1] ) |
1015                    		((PROGBUF_SIZE &gt; 2 ) &amp; (s228 == DMI_ADDR_PROGBUF2 ) &amp; s18[2] ) |
1016                    		((PROGBUF_SIZE &gt; 3 ) &amp; (s228 == DMI_ADDR_PROGBUF3 ) &amp; s18[3] ) |
1017                    		((PROGBUF_SIZE &gt; 4 ) &amp; (s228 == DMI_ADDR_PROGBUF4 ) &amp; s18[4] ) |
1018                    		((PROGBUF_SIZE &gt; 5 ) &amp; (s228 == DMI_ADDR_PROGBUF5 ) &amp; s18[5] ) |
1019                    		((PROGBUF_SIZE &gt; 6 ) &amp; (s228 == DMI_ADDR_PROGBUF6 ) &amp; s18[6] ) |
1020                    		((PROGBUF_SIZE &gt; 7 ) &amp; (s228 == DMI_ADDR_PROGBUF7 ) &amp; s18[7] ) |
1021                    		((PROGBUF_SIZE &gt; 8 ) &amp; (s228 == DMI_ADDR_PROGBUF8 ) &amp; s18[8] ) |
1022                    		((PROGBUF_SIZE &gt; 9 ) &amp; (s228 == DMI_ADDR_PROGBUF9 ) &amp; s18[9] ) |
1023                    		((PROGBUF_SIZE &gt; 10) &amp; (s228 == DMI_ADDR_PROGBUF10) &amp; s18[10]) |
1024                    		((PROGBUF_SIZE &gt; 11) &amp; (s228 == DMI_ADDR_PROGBUF11) &amp; s18[11]) |
1025                    		((PROGBUF_SIZE &gt; 12) &amp; (s228 == DMI_ADDR_PROGBUF12) &amp; s18[12]) |
1026                    		((PROGBUF_SIZE &gt; 13) &amp; (s228 == DMI_ADDR_PROGBUF13) &amp; s18[13]) |
1027                    		((PROGBUF_SIZE &gt; 14) &amp; (s228 == DMI_ADDR_PROGBUF14) &amp; s18[14]) |
1028                    		((PROGBUF_SIZE &gt; 15) &amp; (s228 == DMI_ADDR_PROGBUF15) &amp; s18[15])
1029                    	)
1030                    	&amp; !s78 &amp; (s19 == 3'd0);
1031                    
1032                    
1033                    wire   s244     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF0);
1034                    wire   s245     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF1);
1035                    wire   s246     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF2);
1036                    wire   s247     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF3);
1037                    wire   s248     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF4);
1038                    wire   s249     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF5);
1039                    wire   s250     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF6);
1040                    wire   s251     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF7);
1041                    wire   s252     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF8);
1042                    wire   s253     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF9);
1043                    wire   s254     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF10);
1044                    wire   s255     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF11);
1045                    wire   s256     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF12);
1046                    wire   s257     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF13);
1047                    wire   s258     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF14);
1048                    wire   s259     = ~s78 &amp; s226 &amp; s227 &amp; (s228 == DMI_ADDR_PROGBUF15);
1049                    
1050                    wire   s260    = s226 &amp; ( (s228 == DMI_ADDR_PROGBUF0)
1051                                                                      | (s228 == DMI_ADDR_PROGBUF1)
1052                                                                      | (s228 == DMI_ADDR_PROGBUF2)
1053                                                                      | (s228 == DMI_ADDR_PROGBUF3)
1054                                                                      | (s228 == DMI_ADDR_PROGBUF4)
1055                                                                      | (s228 == DMI_ADDR_PROGBUF5)
1056                                                                      | (s228 == DMI_ADDR_PROGBUF6)
1057                                                                      | (s228 == DMI_ADDR_PROGBUF7)
1058                                                                      | (s228 == DMI_ADDR_PROGBUF8)
1059                                                                      | (s228 == DMI_ADDR_PROGBUF9)
1060                                                                      | (s228 == DMI_ADDR_PROGBUF10)
1061                                                                      | (s228 == DMI_ADDR_PROGBUF11)
1062                                                                      | (s228 == DMI_ADDR_PROGBUF12)
1063                                                                      | (s228 == DMI_ADDR_PROGBUF13)
1064                                                                      | (s228 == DMI_ADDR_PROGBUF14)
1065                                                                      | (s228 == DMI_ADDR_PROGBUF15)
1066                                                                      );
1067                    
1068                    wire   s261;
1069                    wire   s262;
1070                    wire   s263;
1071                    wire   s264;
1072                    wire   s265;
1073                    wire   s266;
1074                    wire   s267;
1075                    wire   s268;
1076                    wire   s269;
1077                    wire   s270;
1078                    wire   s271;
1079                    wire   s272;
1080                    wire   s273;
1081                    wire   s274;
1082                    wire   s275;
1083                    wire   s276;
1084                    
1085                    wire   s277 = s244 | s261;
1086                    wire   s278 = s245 | s262;
1087                    wire   s279 = s246 | s263;
1088                    wire   s280 = s247 | s264;
1089                    wire   s281 = s248 | s265;
1090                    wire   s282 = s249 | s266;
1091                    wire   s283 = s250 | s267;
1092                    wire   s284 = s251 | s268;
1093                    wire   s285 = s252 | s269;
1094                    wire   s286 = s253 | s270;
1095                    wire   s287 = s254 | s271;
1096                    wire   s288 = s255 | s272;
1097                    wire   s289 = s256 | s273;
1098                    wire   s290 = s257 | s274;
1099                    wire   s291 = s258 | s275;
1100                    wire   s292 = s259 | s276;
1101                    
1102                    
1103                    wire   s293     = s226 &amp; s227 &amp; (s228 == DMI_ADDR_AUTHDATA);
1104                    
1105                    wire   s294        = s226 &amp; s227 &amp; (s228 == DMI_ADDR_SERCS);
1106                    wire   s295        = s226 &amp; s227 &amp; (s228 == DMI_ADDR_SERRX);
1107                    
1108                    wire   s296         = s226 &amp; s227 &amp; (s228 == DMI_ADDR_SBCS);
1109                    wire   s297   = s226 &amp; s227 &amp; (s228 == DMI_ADDR_SBADDRESS0);
1110                    wire   s298   = s226 &amp; s227 &amp; (s228 == DMI_ADDR_SBADDRESS1);
1111                    wire   s299   = s226 &amp; s227 &amp; (s228 == DMI_ADDR_SBADDRESS2);
1112                    wire   s300   = s226 &amp; s227 &amp; (s228 == DMI_ADDR_SBADDRESS3);
1113                    wire   s301      = s226 &amp; s227 &amp; (s228 == DMI_ADDR_SBDATA0);
1114                    wire   s302      = s226 &amp; s227 &amp; (s228 == DMI_ADDR_SBDATA1);
1115                    wire   s303      = s226 &amp; s227 &amp; (s228 == DMI_ADDR_SBDATA2);
1116                    wire   s304      = s226 &amp; s227 &amp; (s228 == DMI_ADDR_SBDATA3);
1117                    wire   s305      = s7    &amp; ~dmi_hwrite   &amp; (dmi_haddr[8:2] == DMI_ADDR_SBDATA0);
1118                    
1119                    assign s68      = s65 &amp; dmi_hwdata[28];
1120                    
1121                    assign s70      = dmi_hwdata;
1122                    
1123                    assign s71        = s170 ? s144[31:0] : dmi_hwdata;
1124                    assign s72        = s171 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
1125                    assign s73        = s172 ? s144[31:0] : dmi_hwdata;
1126                    assign s74        = s173 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
1127                    
1128                    
1129                    assign s81     = s261 ? s144[31:0] : dmi_hwdata;
1130                    assign s82     = s262 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
1131                    assign s83     = s263 ? s144[31:0] : dmi_hwdata;
1132                    assign s84     = s264 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
1133                    assign s85     = s265 ? s144[31:0] : dmi_hwdata;
1134                    assign s86     = s266 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
1135                    assign s87     = s267 ? s144[31:0] : dmi_hwdata;
1136                    assign s88     = s268 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
1137                    
1138                    assign s89     = s269 ? s144[31:0] : dmi_hwdata;
1139                    assign s90     = s270 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
1140                    assign s91     = s271 ? s144[31:0] : dmi_hwdata;
1141                    assign s92     = s272 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
1142                    assign s93     = s273 ? s144[31:0] : dmi_hwdata;
1143                    assign s94     = s274 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
1144                    assign s95     = s275 ? s144[31:0] : dmi_hwdata;
1145                    assign s96     = s276 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
1146                    
1147                    
1148                    assign s97     = dmi_hwdata;
1149                    
1150                    assign s98        = dmi_hwdata;
1151                    
1152                    localparam DMI_VERSION_V0P13 = 4'd2;
1153                    
1154                    wire       s306;
1155                    wire       s307;
1156                    wire       s308;
1157                    wire       s309;
1158                    reg        s310;
1159                    wire       s311;
1160                    reg        s312;
1161                    wire       s313;
1162                    reg        s314;
1163                    wire       s315;
1164                    reg        s316;
1165                    wire       s317;
1166                    wire       s318 = 1'b1;
1167                    wire       s319 = 1'b0;
1168                    wire       s320 = 1'b1;
1169                    wire       s321 = 1'b0;
1170                    wire [3:0] s322 = DMI_VERSION_V0P13;
1171                    
1172                    reg	   [NHART-1:0] s323;
1173                    wire	   [NHART-1:0] s324;
1174                    wire	   [NHART-1:0] s325;
1175                    wire	   [NHART-1:0] s326;
1176                    
1177                    reg        [NHART-1:0] debugint;
1178                    wire       [NHART-1:0] s327;
1179                    reg	   [NHART-1:0] s328;
1180                    wire	   [NHART-1:0] s329;
1181                    wire	               s330;
1182                    
1183                    reg	   [NHART-1:0] s331;
1184                    wire	   [NHART-1:0] s332;
1185                    wire	               s333;
1186                    
1187                    reg	   [NHART-1:0] s334;
1188                    wire	   [NHART-1:0] s335;
1189                    wire	   [NHART-1:0] s336;
1190                    wire	   [NHART-1:0] s337;
1191                    
1192                    wire       [NHART-1:0] s338;
1193                    
1194                    
1195                    wire                   s339;
1196                    reg              [9:0] s340;
1197                    wire             [9:0] s341 = s340 + 10'd1;
1198                    wire             [9:0] s342;
1199                    wire                   s343;
1200                    
1201                    always @(posedge clk or negedge reset_n) begin
1202       1/1          	if (!reset_n) begin
1203       1/1          		s1 &lt;= {NHART{1'b0}};
1204       1/1          		s2 &lt;= {NHART{1'b0}};
1205                    	end
1206                    	else begin
1207       1/1          		s1 &lt;= hart_unavail;
1208       1/1          		s2 &lt;= s1;
1209                    	end
1210                    end
1211                    
1212                    always @(posedge clk_aon or negedge reset_n) begin
1213       1/1          	if (!reset_n) begin
1214       1/1          		s5 &lt;= {NHART{1'b0}};
1215       1/1          		s6 &lt;= {NHART{1'b0}};
1216                    	end
1217                    	else begin
1218       1/1          		s5 &lt;= hart_under_reset;
1219       1/1          		s6 &lt;= s5;
1220                    	end
1221                    end
1222                    
1223                    always @(posedge clk or negedge reset_n) begin
1224       1/1          	if (!reset_n) begin
1225       1/1          		s3 &lt;= {NHART{1'b0}};
1226       1/1          		s4 &lt;= {NHART{1'b0}};
1227                    	end
1228                    	else begin
1229       1/1          		s3 &lt;= hart_halted;
1230       1/1          		s4 &lt;= s3;
1231                    	end
1232                    end
1233                    
1234                    always @(posedge clk_aon or negedge reset_n) begin
1235       1/1          	if (!reset_n) begin
1236       1/1          		s323 &lt;= {NHART{1'b0}};
1237                    	end
1238                    	else begin
1239       1/1          		s323 &lt;= s324;
1240                    	end
1241                    end
1242                    
1243                    assign s103[NHART-1:0]  = s4[NHART-1:0];
1244                    assign s104[NHART-1:0] = s2[NHART-1:0];
1245                    assign s105[NHART-1:0] = s323[NHART-1:0];
1246                    assign s106[NHART-1:0] = s334[NHART-1:0];
1247                    
1248                    generate
1249                    if (NHART &lt; 1024) begin : gen_dmi_hart_hardwired
1250                    	assign s103[1023:NHART]    = {(1024-NHART){1'b0}};
1251                    	assign s104[1023:NHART]   = {(1024-NHART){1'b0}};
1252                    	assign s105[1023:NHART] = {(1024-NHART){1'b0}};
1253                    	assign s106[1023:NHART] = {(1024-NHART){1'b0}};
1254                    end
1255                    endgenerate
1256                    
1257                    wire   s344   = |s2;
1258                    
1259                    assign s324  = s326 | (~s325 &amp; s323);
1260                    assign s326 = s6;
1261                    assign s325 = {NHART{s69}} &amp;  s102[NHART-1:0];
1262                    
1263                    assign s307  = s306;
1264                    assign s309   = s308;
1265                    assign s311 = s310;
1266                    assign s313     = s312;
1267                    assign s315     = s314;
1268                    assign s317      = s316;
1269                    
1270                    assign s306      = s105[s101];
1271                    assign s308      = s106[s101];
1272                    wire   s345 = (s101 &gt;= NHART[9:0]);
1273                    wire   s346     = s104[s101];
1274                    wire   s347     = ~s103[s101];
1275                    wire   s348      =  s103[s101];
1276                    
1277                    always @(posedge clk or negedge reset_n) begin
1278       1/1          	if (!reset_n) begin
1279       1/1          		s310 &lt;= 1'b0;
1280                    	end
1281                    	else begin
1282       1/1          		s310 &lt;= s345;
1283                    	end
1284                    end
1285                    
1286                    always @(posedge clk or negedge reset_n) begin
1287       1/1          	if (!reset_n) begin
1288       1/1          		s312 &lt;= 1'b0;
1289                    	end
1290                    	else begin
1291       1/1          		s312 &lt;= s346;
1292                    	end
1293                    end
1294                    
1295                    always @(posedge clk or negedge reset_n) begin
1296       1/1          	if (!reset_n) begin
1297       1/1          		s314 &lt;= 1'b0;
1298                    	end
1299                    	else begin
1300       1/1          		s314 &lt;= s347;
1301                    	end
1302                    end
1303                    
1304                    always @(posedge clk or negedge reset_n) begin
1305       1/1          	if (!reset_n) begin
1306       1/1          		s316 &lt;= 1'b0;
1307                    	end
1308                    	else begin
1309       1/1          		s316 &lt;= s348;
1310                    	end
1311                    end
1312                    
1313                    assign s8[31:27] = 5'd0;
1314                    assign s8[26:24] = 3'd0;
1315                    assign s8[23]    = 1'd0;
1316                    assign s8[22]    = 1'b1;
1317                    assign s8[21:20] = 2'd0;
1318                    assign s8[19]    = s306;
1319                    assign s8[18]    = s307;
1320                    assign s8[17]    = s308;
1321                    assign s8[16]    = s309;
1322                    assign s8[15]    = s310;
1323                    assign s8[14]    = s311;
1324                    assign s8[13]    = s312;
1325                    assign s8[12]    = s313;
1326                    assign s8[11]    = s314;
1327                    assign s8[10]    = s315;
1328                    assign s8[9]     = s316;
1329                    assign s8[8]     = s317;
1330                    assign s8[7]     = s318;
1331                    assign s8[6]     = s319;
1332                    assign s8[5]     = s320;
1333                    assign s8[4]     = s321;
1334                    assign s8[3:0]   = s322;
1335                    
1336                    
1337                    assign s9[31]    = 1'b0;
1338                    assign s9[30]    = 1'b0;
1339                    assign s9[29]    = 1'b0;
1340                    assign s9[28]    = 1'b0;
1341                    assign s9[27]    = 1'b0;
1342                    assign s9[26]    = 1'b0;
1343                    assign s9[25:16] = s101;
1344                    assign s9[15:2]  = 14'd0;
1345                    assign s9[1]     = s107;
1346                    assign s9[0]     = s108;
1347                    
1348                    assign dmactive = s108;
1349                    assign ndmreset = s107;
1350                    
1351                    reg			s349;
1352                    wire			s350;
1353                    reg			s351;
1354                    wire			s352;
1355                    reg        [NHART-1:0]	resethaltreq;
1356                    wire       [NHART-1:0]	s353;
1357                    
1358                    assign s353 =   ({NHART{s349}} &amp; s102[NHART-1:0])
1359                    		       | (~({NHART{s351}} &amp; s102[NHART-1:0]) &amp; resethaltreq);
1360                    
1361                    assign s350 = dmi_hwdata[3] &amp; s65;
1362                    assign s352 = dmi_hwdata[2] &amp; s65;
1363                    
1364                    always @(posedge clk or negedge reset_n) begin
1365       1/1          	if (!reset_n) begin
1366       1/1          		resethaltreq	    &lt;= {NHART{1'b0}};
1367       1/1          		s349 &lt;= 1'b0;
1368       1/1          		s351 &lt;= 1'b0;
1369                    	end
1370                    	else begin
1371       1/1          		resethaltreq	    &lt;= s353;
1372       1/1          		s349 &lt;= s350;
1373       1/1          		s351 &lt;= s352;
1374                    	end
1375                    end
1376                    
1377                    always @(posedge clk or negedge reset_n) begin
1378       1/1          	if (!reset_n) begin
1379       1/1          		s108  &lt;=  1'b0;
1380                    	end
1381       1/1          	else if (s65) begin
1382       <font color = "red">0/1     ==>  		s108  &lt;= dmi_hwdata[0];</font>
1383                    	end
                        MISSING_ELSE
1384                    end
1385                    
1386                    always @(posedge clk or negedge reset_n) begin
1387       1/1          	if (!reset_n) begin
1388       1/1          		s99   &lt;=  1'b0;
1389       1/1          		s100 &lt;=  1'b0;
1390       1/1          		s101   &lt;= 10'd0;
1391       1/1          		s107  &lt;=  1'b0;
1392                    	end
1393       1/1          	else if (s65) begin
1394       <font color = "red">0/1     ==>  		s99   &lt;= dmi_hwdata[31] &amp; dmi_hwdata[0];</font>
1395       <font color = "red">0/1     ==>  		s100 &lt;= dmi_hwdata[30] &amp; dmi_hwdata[0];</font>
1396       <font color = "red">0/1     ==>  		s101   &lt;= dmi_hwdata[25:16] &amp; {10{dmi_hwdata[0]}};</font>
1397       <font color = "red">0/1     ==>  		s107  &lt;= dmi_hwdata[1] &amp; dmi_hwdata[0];</font>
1398                    	end
                        MISSING_ELSE
1399                    end
1400                    
1401                    
1402                    always @(posedge clk or negedge reset_n) begin
1403       1/1          	if (!reset_n) begin
1404       1/1          		s69 &lt;= 1'b0;
1405                    	end
1406                    	else begin
1407       1/1          		s69 &lt;= s68;
1408                    	end
1409                    end
1410                    
1411                    always @(posedge clk or negedge reset_n) begin
1412       1/1          	if (!reset_n)
1413       1/1          		s66 &lt;= 1'b0;
1414                    	else
1415       1/1          		s66 &lt;= s65;
1416                    end
1417                    
1418                    always @(posedge clk or negedge reset_n) begin
1419       1/1          	if (!reset_n)
1420       1/1          		s328   &lt;= {NHART{1'b0}};
1421       1/1          	else if (s330)
1422       1/1          		s328   &lt;= s329;
                   <font color = "red">==>  MISSING_ELSE</font>
1423                    end
1424                    
1425                    always @(posedge clk or negedge reset_n) begin
1426       1/1          	if (!reset_n)
1427       1/1          		s331 &lt;= {NHART{1'b0}};
1428       1/1          	else if (s333)
1429       1/1          		s331 &lt;= s332;
                   <font color = "red">==>  MISSING_ELSE</font>
1430                    end
1431                    
1432                    always @(posedge clk or negedge reset_n) begin
1433       1/1          	if (!reset_n)
1434       1/1          		s334 &lt;= {NHART{1'b1}};
1435                    	else
1436       1/1          		s334 &lt;= s335;
1437                    end
1438                    
1439                    always @(posedge clk or negedge reset_n) begin
1440       1/1          	if (!reset_n)
1441       1/1          		debugint &lt;= {NHART{1'b0}};
1442                    	else
1443       1/1          		debugint &lt;= s327;
1444                    end
1445                    
1446                    assign s330    = s66 | ~s108;
1447                    assign s329    = ( s102[NHART-1:0] &amp; {NHART{s99}}   &amp; {NHART{s108}})
1448                                              | (~s102[NHART-1:0] &amp; s328           &amp; {NHART{s108}})
1449                    			  ;
1450                    assign s333  = s66 | ~s108;
1451                    assign s332  = ( s102[NHART-1:0] &amp; {NHART{s100}} &amp; {NHART{s108}})
1452                                              | (~s102[NHART-1:0] &amp; s331         &amp; {NHART{s108}})
1453                    			  ;
1454                    
1455                    
1456                    wire  [1023:0] s354 = 1024'd1 &lt;&lt; s144[9:0];
1457                    
1458                    assign s336 = s354[NHART-1:0] &amp; s331[NHART-1:0] &amp; {NHART{s176}};
1459                    assign s337 = (s102[NHART-1:0] &amp; {NHART{s100 &amp; s66}})
1460                                              | {NHART{~s108}};
1461                    assign s335  = ~s337 &amp; (s334 |  s336);
1462                    
1463                    assign s327 = s328 | s338;
1464                    
1465                    always @(posedge clk or negedge reset_n) begin
1466       1/1          	if (!reset_n)
1467       1/1          		s340 &lt;= 10'd0;
1468       1/1          	else if (s339)
1469       1/1          		s340 &lt;= s342;
                   <font color = "red">==>  MISSING_ELSE</font>
1470                    end
1471                    
1472                    wire [1023:0] s355;
1473                    assign s355[NHART-1:0] =  s331[NHART-1:0] &amp; ~s328[NHART-1:0] &amp; ~s334[NHART-1:0];
1474                    
1475                    generate
1476                    if (NHART &lt; 1024) begin : hart_resumereq_active_zero_extend
1477                    	assign s355[1023:NHART] = {(1024-NHART){1'b0}};
1478                    end
1479                    endgenerate
1480                    
1481                    assign s343 = s355[s340];
1482                    
1483                    assign s339 = ~s108 | (~s343 &amp; |s355);
1484                    assign s342 = (s108 &amp; (s341 != NHART[9:0])) ?  s341 : 10'd0;
1485                    
1486                    
1487                    assign s10[31:24] = 8'd0;
1488                    assign s10[23:20] = 4'd2;
1489                    assign s10[19:17] = 3'd0;
1490                    assign s10[16]    = 1'b1;
1491                    assign s10[15:12] = 4'd4;
1492                    assign s10[11:0]  = {3'b000, RV_ADDR_DATA0,2'b00};
1493                    
1494                    assign s0 = |s4;
1495                    assign s11 = {31'd0,s0};
1496                    
1497                    assign s12 = 32'd0;
1498                    assign s13 = 32'd0;
1499                    
1500                    
1501                    wire	[31:0]	s356   = PROGBUF_SIZE;
1502                    wire	[31:0]	s357 = ABS_DATA_COUNT;
1503                    
1504                    assign s14[31:29] = 3'd0;
1505                    assign s14[28:24] = s356[4:0];
1506                    assign s14[23:13] = 11'd0;
1507                    assign s14[12]    = s78;
1508                    assign s14[11]    = 1'b0;
1509                    assign s14[10:8]  = s19;
1510                    assign s14[7:5]  = 3'd0;
1511                    assign s14[4:0]  = s357[4:0];
1512                    
1513                    always @(posedge clk or negedge reset_n) begin
1514       1/1          	if (!reset_n) begin
1515       1/1          		s19 &lt;= 3'd0;
1516                    	end
1517       1/1          	else if (!s108) begin
1518       1/1          		s19 &lt;= 3'd0;
1519                    	end
1520       <font color = "red">0/1     ==>  	else if (s21) begin</font>
1521       <font color = "red">0/1     ==>  		s19 &lt;= s20;</font>
1522                    	end
                   <font color = "red">==>  MISSING_ELSE</font>
1523                    end
1524                    
1525                    always @(posedge clk or negedge reset_n) begin
1526       1/1          	if (!reset_n)
1527       1/1          		s75 &lt;= ABS_STATE_IDLE;
1528                    	else
1529       1/1          		s75 &lt;= s77;
1530                    end
1531                    assign s77 = s107 ? ABS_STATE_IDLE : s76;
1532                    
1533                    wire s358 = s176 &amp; (s144[9:0] == s79[9:0]);
1534                    wire s359    = s175 &amp; ((s160 ? s144[DATA_WIDTH-23:DATA_WIDTH-32] : s144[9:0]) == s79[9:0]);
1535                    
1536                    always @* begin
1537       1/1          	case (s75)
1538       1/1          	ABS_STATE_IDLE:   s76 = (s236 | s243) ? ABS_STATE_CHECK : ABS_STATE_IDLE;
1539       <font color = "red">0/1     ==>  	ABS_STATE_CHECK:  s76 = s197 ? ABS_STATE_CMD : ABS_STATE_IDLE;</font>
1540       <font color = "red">0/1     ==>  	ABS_STATE_CMD:    s76 = s174 ? ABS_STATE_EXE : ABS_STATE_CMD;</font>
1541       <font color = "red">0/1     ==>  	ABS_STATE_EXE:    s76 = s359 ? (s192 ? ABS_STATE_RESUME : ABS_STATE_IDLE) : ABS_STATE_EXE;</font>
1542       <font color = "red">0/1     ==>  	ABS_STATE_RESUME: s76 = s358 ? ABS_STATE_IDLE : ABS_STATE_RESUME;</font>
1543       <font color = "red">0/1     ==>  	default:           s76 = 3'bx;</font>
1544                    	endcase
1545                    end
1546                    
1547                    assign s154 = s151 &amp; s177;
1548                    assign s155 = s359 | s107;
1549                    assign s156  = s154 | (~s155 &amp; s153);
1550                    
1551                    always @(posedge clk) begin
1552       1/1          	if (!s108) begin
1553       1/1          		s153 &lt;= 1'b0;
1554                    	end
1555                    	else begin
1556       <font color = "red">0/1     ==>  		s153 &lt;= s156;</font>
1557                    	end
1558                    end
1559                    
1560                    assign s236 = s234 &amp; !s78 &amp; (s19 == 3'd0);
1561                    always @(posedge clk) begin
1562       1/1          	if (!s108) begin
1563       1/1          		s15 &lt;= 32'd0;
1564       1/1          		s79 &lt;= 10'd0;
1565                    	end
1566       <font color = "red">0/1     ==>  	else if (s236) begin</font>
1567       <font color = "red">0/1     ==>  		s15 &lt;= s70;</font>
1568       <font color = "red">0/1     ==>  		s79 &lt;= s101;</font>
1569                    	end
                   <font color = "red">==>  MISSING_ELSE</font>
1570                    end
1571                    
1572                    localparam CMDERR_NONE        = 3'd0;
1573                    localparam CMDERR_BUSY        = 3'd1;
1574                    localparam CMDERR_UNSUPPORTED = 3'd2;
1575                    localparam CMDERR_EXCEPTION   = 3'd3;
1576                    localparam CMDERR_HALTRESUME  = 3'd4;
1577                    localparam CMDERR_OTHER       = 3'd7;
1578                    
1579                    wire s360        = (s234 | s243 | s235 | s260 | s232 | s237) &amp; s78;
1580                    
1581                    assign s196 = (s191   &amp;  s198)
1582                                              | (s192 &amp; ~s198)
1583                                              | (s194   &amp;  s198);
1584                    
1585                    wire s361 = s149 &amp; ~s197;
1586                    wire s362 = s177;
1587                    
1588                    wire [2:0] s363 = s19[2:0] &amp; ~dmi_hwdata[10:8];
1589                    
1590                    assign s21 = s233 | s360 | s361 | s362;
1591                    assign s20 = s233     ? s363     :
1592                    		       (s19 != 3'd0)   ? s19         :
1593                    		       s360        ? CMDERR_BUSY        :
1594                    		       s362   ? CMDERR_EXCEPTION   :
1595                    		       ~s195 ? CMDERR_UNSUPPORTED :
1596                    		       ~s196    ? CMDERR_HALTRESUME  :
1597                    						CMDERR_OTHER;
1598                    
1599                    assign s338 = s80[NHART-1:0] &amp; {NHART{(s75 == ABS_STATE_CMD) &amp; s192}};
1600                    
1601                    assign s198 = |(s4[NHART-1:0] &amp; s80[NHART-1:0]);
1602                    
1603                    assign s164   = s150 | s152 | s343;
1604                    assign s162 = (s150 | s152) ?  s79 : s340;
1605                    assign s163  = ~s150;
1606                    
1607                    assign s16[11:0]  = s17;
1608                    assign s16[15:12] = 4'd0;
1609                    assign s16[31:16] = s18;
1610                    
1611                    generate
1612                    if (ABS_DATA_COUNT &gt; 0) begin : gen_autoexecdata
1613                            reg  [ABS_DATA_COUNT-1:0] s364;
1614                            always @(posedge clk) begin
1615       1/1                          if (!s108) begin
1616       1/1                                  s364 &lt;= {ABS_DATA_COUNT{1'b0}};
1617                                    end
1618       <font color = "red">0/1     ==>                  else if (s238) begin</font>
1619       <font color = "red">0/1     ==>                          s364 &lt;= dmi_hwdata[ABS_DATA_COUNT-1:0];</font>
1620                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1621                            end
1622                            assign s17[ABS_DATA_COUNT-1:0]   = s364;
1623                    end
1624                    if (ABS_DATA_COUNT &lt; 12) begin : gen_autoexecdata_harwired
1625                    	assign s17[11:ABS_DATA_COUNT] = {(12-ABS_DATA_COUNT){1'b0}};
1626                    end
1627                    endgenerate
1628                    
1629                    generate
1630                    if (PROGBUF_SIZE &gt; 0) begin : gen_autoexecprogbuf
1631                            reg  [PROGBUF_SIZE-1:0]  s365;
1632                            always @(posedge clk) begin
1633       1/1                          if (!s108) begin
1634       1/1                                  s365 &lt;= {PROGBUF_SIZE{1'b0}};
1635                                    end
1636       <font color = "red">0/1     ==>                  else if (s238) begin</font>
1637       <font color = "red">0/1     ==>                          s365 &lt;= dmi_hwdata[(PROGBUF_SIZE+16-1):16];</font>
1638                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1639                            end
1640                            assign s18[PROGBUF_SIZE-1:0] = s365;
1641                    end
1642                    if (PROGBUF_SIZE &lt; 16) begin : gen_autoexecprogbuf_harwired
1643                    	assign s18[15:PROGBUF_SIZE] = {(16-PROGBUF_SIZE){1'b0}};
1644                    end
1645                    endgenerate
1646                    
1647                    
1648                    always @(posedge clk) begin
1649       1/1          	if (!s108) begin
1650       1/1          		s26 &lt;= 32'd0;
1651                    	end
1652       <font color = "red">0/1     ==>  	else if (s239) begin</font>
1653       <font color = "red">0/1     ==>  		s26 &lt;= s71;</font>
1654                    	end
                   <font color = "red">==>  MISSING_ELSE</font>
1655                    end
1656                    
1657                    always @(posedge clk) begin
1658       1/1          	if (!s108) begin
1659       1/1          		s27 &lt;= 32'd0;
1660                    	end
1661       <font color = "red">0/1     ==>  	else if (s240) begin</font>
1662       <font color = "red">0/1     ==>  		s27 &lt;= s72;</font>
1663                    	end
                   <font color = "red">==>  MISSING_ELSE</font>
1664                    end
1665                    
1666                    always @(posedge clk) begin
1667       1/1          	if (!s108) begin
1668       1/1          		s28 &lt;= 32'd0;
1669                    	end
1670       <font color = "red">0/1     ==>  	else if (s241) begin</font>
1671       <font color = "red">0/1     ==>  		s28 &lt;= s73;</font>
1672                    	end
                   <font color = "red">==>  MISSING_ELSE</font>
1673                    end
1674                    
1675                    always @(posedge clk) begin
1676       1/1          	if (!s108) begin
1677       1/1          		s29 &lt;= 32'd0;
1678                    	end
1679       <font color = "red">0/1     ==>  	else if (s242) begin</font>
1680       <font color = "red">0/1     ==>  		s29 &lt;= s74;</font>
1681                    	end
                   <font color = "red">==>  MISSING_ELSE</font>
1682                    end
1683                    
1684                    
1685                    generate
1686                    if (PROGBUF_SIZE &gt; 0) begin : gen_progbuf0
1687                    	reg  [31:0] s366;
1688                    	always @(posedge clk) begin
1689       1/1          		if (!s108) begin
1690       1/1          			s366 &lt;= 32'd0;
1691                    		end
1692       <font color = "red">0/1     ==>  		else if (s277) begin</font>
1693       <font color = "red">0/1     ==>  			s366 &lt;= s81;</font>
1694                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
1695                    	end
1696                    	assign s30 = s366;
1697                    end
1698                    else begin : gen_progbuf0_hardwired
1699                    	assign s30 = INSN_EBREAK;
1700                    end
1701                    endgenerate
1702                    
1703                    generate
1704                    if (PROGBUF_SIZE &gt; 1) begin : gen_progbuf1
1705                    	reg  [31:0] s367;
1706                    	always @(posedge clk) begin
1707       1/1          		if (!s108) begin
1708       1/1          			s367 &lt;= 32'd0;
1709                    		end
1710       <font color = "red">0/1     ==>  		else if (s278) begin</font>
1711       <font color = "red">0/1     ==>  			s367 &lt;= s82;</font>
1712                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
1713                    	end
1714                    	assign s31 = s367;
1715                    end
1716                    else begin : gen_progbuf1_hardwired
1717                    	assign s31 = INSN_EBREAK;
1718                    end
1719                    endgenerate
1720                    
1721                    generate
1722                    if (PROGBUF_SIZE &gt; 2) begin : gen_progbuf2
1723                    	reg  [31:0] s368;
1724                    	always @(posedge clk) begin
1725       1/1          		if (!s108) begin
1726       1/1          			s368 &lt;= 32'd0;
1727                    		end
1728       <font color = "red">0/1     ==>  		else if (s279) begin</font>
1729       <font color = "red">0/1     ==>  			s368 &lt;= s83;</font>
1730                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
1731                    	end
1732                    	assign s32 = s368;
1733                    end
1734                    else begin : gen_progbuf2_hardwired
1735                    	assign s32 = INSN_EBREAK;
1736                    end
1737                    endgenerate
1738                    
1739                    generate
1740                    if (PROGBUF_SIZE &gt; 3) begin : gen_progbuf3
1741                    	reg  [31:0] s369;
1742                    	always @(posedge clk) begin
1743       1/1          		if (!s108) begin
1744       1/1          			s369 &lt;= 32'd0;
1745                    		end
1746       <font color = "red">0/1     ==>  		else if (s280) begin</font>
1747       <font color = "red">0/1     ==>  			s369 &lt;= s84;</font>
1748                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
1749                    	end
1750                    	assign s33 = s369;
1751                    end
1752                    else begin : gen_progbuf3_hardwired
1753                    	assign s33 = INSN_EBREAK;
1754                    end
1755                    endgenerate
1756                    
1757                    generate
1758                    if (PROGBUF_SIZE &gt; 4) begin : gen_progbuf4
1759                    	reg  [31:0] s370;
1760                    	always @(posedge clk) begin
1761       1/1          		if (!s108) begin
1762       1/1          			s370 &lt;= 32'd0;
1763                    		end
1764       <font color = "red">0/1     ==>  		else if (s281) begin</font>
1765       <font color = "red">0/1     ==>  			s370 &lt;= s85;</font>
1766                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
1767                    	end
1768                    	assign s34 = s370;
1769                    end
1770                    else begin : gen_progbuf4_hardwired
1771                    	assign s34 = INSN_EBREAK;
1772                    end
1773                    endgenerate
1774                    
1775                    generate
1776                    if (PROGBUF_SIZE &gt; 5) begin : gen_progbuf5
1777                    	reg  [31:0] s371;
1778                    	always @(posedge clk) begin
1779       1/1          		if (!s108) begin
1780       1/1          			s371 &lt;= 32'd0;
1781                    		end
1782       <font color = "red">0/1     ==>  		else if (s282) begin</font>
1783       <font color = "red">0/1     ==>  			s371 &lt;= s86;</font>
1784                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
1785                    	end
1786                    	assign s35 = s371;
1787                    end
1788                    else begin : gen_progbuf5_hardwired
1789                    	assign s35 = INSN_EBREAK;
1790                    end
1791                    endgenerate
1792                    
1793                    generate
1794                    if (PROGBUF_SIZE &gt; 6) begin : gen_progbuf6
1795                    	reg  [31:0] s372;
1796                    	always @(posedge clk) begin
1797       1/1          		if (!s108) begin
1798       1/1          			s372 &lt;= 32'd0;
1799                    		end
1800       <font color = "red">0/1     ==>  		else if (s283) begin</font>
1801       <font color = "red">0/1     ==>  			s372 &lt;= s87;</font>
1802                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
1803                    	end
1804                    	assign s36 = s372;
1805                    end
1806                    else begin : gen_progbuf6_hardwired
1807                    	assign s36 = INSN_EBREAK;
1808                    end
1809                    endgenerate
1810                    
1811                    generate
1812                    if (PROGBUF_SIZE &gt; 7) begin : gen_progbuf7
1813                    	reg  [31:0] s373;
1814                    	always @(posedge clk) begin
1815       1/1          		if (!s108) begin
1816       1/1          			s373 &lt;= 32'd0;
1817                    		end
1818       <font color = "red">0/1     ==>  		else if (s284) begin</font>
1819       <font color = "red">0/1     ==>  			s373 &lt;= s88;</font>
1820                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
1821                    	end
1822                    	assign s37 = s373;
1823                    end
1824                    else begin : gen_progbuf7_hardwired
1825                    	assign s37 = INSN_EBREAK;
1826                    end
1827                    endgenerate
1828                    
1829                    generate
1830                    if (PROGBUF_SIZE &gt; 8) begin : gen_progbuf8
1831                    	reg  [31:0] s374;
1832                    	always @(posedge clk) begin
1833                    		if (!s108) begin
1834                    			s374 &lt;= 32'd0;
1835                    		end
1836                    		else if (s285) begin
1837                    			s374 &lt;= s89;
1838                    		end
1839                    	end
1840                    	assign s38 = s374;
1841                    end
1842                    else begin : gen_progbuf8_hardwired
1843                    	assign s38 = INSN_EBREAK;
1844                    end
1845                    endgenerate
1846                    
1847                    generate
1848                    if (PROGBUF_SIZE &gt; 9) begin : gen_progbuf9
1849                    	reg  [31:0] s375;
1850                    	always @(posedge clk) begin
1851                    		if (!s108) begin
1852                    			s375 &lt;= 32'd0;
1853                    		end
1854                    		else if (s286) begin
1855                    			s375 &lt;= s90;
1856                    		end
1857                    	end
1858                    	assign s39 = s375;
1859                    end
1860                    else begin : gen_progbuf9_hardwired
1861                    	assign s39 = INSN_EBREAK;
1862                    end
1863                    endgenerate
1864                    
1865                    generate
1866                    if (PROGBUF_SIZE &gt; 10) begin : gen_progbuf10
1867                    	reg  [31:0] s376;
1868                    	always @(posedge clk) begin
1869                    		if (!s108) begin
1870                    			s376 &lt;= 32'd0;
1871                    		end
1872                    		else if (s287) begin
1873                    			s376 &lt;= s91;
1874                    		end
1875                    	end
1876                    	assign s40 = s376;
1877                    end
1878                    else begin : gen_progbuf10_hardwired
1879                    	assign s40 = INSN_EBREAK;
1880                    end
1881                    endgenerate
1882                    
1883                    generate
1884                    if (PROGBUF_SIZE &gt; 11) begin : gen_progbuf11
1885                    	reg  [31:0] s377;
1886                    	always @(posedge clk) begin
1887                    		if (!s108) begin
1888                    			s377 &lt;= 32'd0;
1889                    		end
1890                    		else if (s288) begin
1891                    			s377 &lt;= s92;
1892                    		end
1893                    	end
1894                    	assign s41 = s377;
1895                    end
1896                    else begin : gen_progbuf11_hardwired
1897                    	assign s41 = INSN_EBREAK;
1898                    end
1899                    endgenerate
1900                    
1901                    generate
1902                    if (PROGBUF_SIZE &gt; 12) begin : gen_progbuf12
1903                    	reg  [31:0] s378;
1904                    	always @(posedge clk) begin
1905                    		if (!s108) begin
1906                    			s378 &lt;= 32'd0;
1907                    		end
1908                    		else if (s289) begin
1909                    			s378 &lt;= s93;
1910                    		end
1911                    	end
1912                    	assign s42 = s378;
1913                    end
1914                    else begin : gen_progbuf12_hardwired
1915                    	assign s42 = INSN_EBREAK;
1916                    end
1917                    endgenerate
1918                    
1919                    generate
1920                    if (PROGBUF_SIZE &gt; 13) begin : gen_progbuf13
1921                    	reg  [31:0] s379;
1922                    	always @(posedge clk) begin
1923                    		if (!s108) begin
1924                    			s379 &lt;= 32'd0;
1925                    		end
1926                    		else if (s290) begin
1927                    			s379 &lt;= s94;
1928                    		end
1929                    	end
1930                    	assign s43 = s379;
1931                    end
1932                    else begin : gen_progbuf13_hardwired
1933                    	assign s43 = INSN_EBREAK;
1934                    end
1935                    endgenerate
1936                    
1937                    generate
1938                    if (PROGBUF_SIZE &gt; 14) begin : gen_progbuf14
1939                    	reg  [31:0] s380;
1940                    	always @(posedge clk) begin
1941                    		if (!s108) begin
1942                    			s380 &lt;= 32'd0;
1943                    		end
1944                    		else if (s291) begin
1945                    			s380 &lt;= s95;
1946                    		end
1947                    	end
1948                    	assign s44 = s380;
1949                    end
1950                    else begin : gen_progbuf14_hardwired
1951                    	assign s44 = INSN_EBREAK;
1952                    end
1953                    endgenerate
1954                    
1955                    generate
1956                    if (PROGBUF_SIZE &gt; 15) begin : gen_progbuf15
1957                    	reg  [31:0] s381;
1958                    	always @(posedge clk) begin
1959                    		if (!s108) begin
1960                    			s381 &lt;= 32'd0;
1961                    		end
1962                    		else if (s292) begin
1963                    			s381 &lt;= s96;
1964                    		end
1965                    	end
1966                    	assign s45 = s381;
1967                    end
1968                    else begin : gen_progbuf15_hardwired
1969                    	assign s45 = INSN_EBREAK;
1970                    end
1971                    endgenerate
1972                    
1973                    
1974                    
1975                    wire	[31:0] s382 = SERIAL_COUNT;
1976                    wire	[31:0] s383      = SERIAL0;
1977                    
1978                    assign s46 = {s382[3:0],1'b0,s383[2:0],21'd0,s51,s50,s49};
1979                    assign s48 = 32'd0;
1980                    
1981                    
1982                    
1983                    generate if (SERIAL_COUNT &gt; 0) begin : gen_serial0
1984                    	reg  [2:0]  s384;
1985                    	reg  [2:0]  s385;
1986                    	wire        s386;
1987                    	wire        s387;
1988                    	wire        s388;
1989                    	wire        s389;
1990                    	wire        s390;
1991                    	wire        s391;
1992                    	reg  [31:0] s392[0:3];
1993                    
1994                    	reg  [2:0]  s393;
1995                    	reg  [2:0]  s394;
1996                    	wire        s395;
1997                    	wire        s396;
1998                    	wire        s397;
1999                    	wire        s398;
2000                    	wire        s399;
2001                    	reg  [31:0] s400[0:3];
2002                    
2003                    	reg         s401;
2004                    
2005                    	wire s402  = s143 &amp; (dmi_haddr[8:2] == DMI_ADDR_SERTX);
2006                    
2007                    	wire s403 = s294 &amp; dmi_hwdata[2];
2008                    	wire s404 = s388 | s397;
2009                    	wire s405 = ~s403 &amp; (s404 | s401);
2010                    	always @(posedge clk) begin
2011                    		if (!s108) begin
2012                    			s401 &lt;= 1'b0;
2013                    		end
2014                    		else begin
2015                    			s401 &lt;= s405;
2016                    		end
2017                    	end
2018                    
2019                    	wire [2:0] s406 = s384 + 3'd1;
2020                    	wire [2:0] s407 = s385 + 3'd1;
2021                    
2022                    	wire [2:0] s408 = s393 + 3'd1;
2023                    	wire [2:0] s409 = s394 + 3'd1;
2024                    
2025                    	assign     s389        = (s384 == s385);
2026                    	assign     s390         = (s384 == (s385 ^ 3'b100));
2027                    	assign     s391  = (s384 == (s407 ^ 3'b100));
2028                    
2029                    	assign     s398 = (s393 == s394);
2030                    	assign     s399  = (s393 == (s394 ^ 3'b100));
2031                    
2032                    	assign s49 = s399;
2033                    	assign s50 = !s389;
2034                    
2035                    	assign s386       = s402 &amp; !s389;
2036                    	assign s387       = s178 &amp; !s390;
2037                    	assign s388 = s402 &amp; s389;
2038                    
2039                    	assign s395       = s179 &amp; !s398;
2040                    	assign s396       = s295 &amp; !s399;
2041                    	assign s397  = s295 &amp; s399;
2042                    
2043                    	always @(posedge clk or negedge reset_n) begin
2044                    		if (!reset_n) begin
2045                    			s384 &lt;= 3'd0;
2046                    		end
2047                    		else if (s386) begin
2048                    			s384 &lt;= s406;
2049                    		end
2050                    	end
2051                    
2052                    	always @(posedge clk or negedge reset_n) begin
2053                    		if (!reset_n) begin
2054                    			s385 &lt;= 3'd0;
2055                    		end
2056                    		else if (s387) begin
2057                    			s385 &lt;= s407;
2058                    		end
2059                    	end
2060                    
2061                    	always @(posedge clk or negedge reset_n) begin
2062                    		if (!reset_n) begin
2063                    			s393 &lt;= 3'd0;
2064                    		end
2065                    		else if (s395) begin
2066                    			s393 &lt;= s408;
2067                    		end
2068                    	end
2069                    
2070                    	always @(posedge clk or negedge reset_n) begin
2071                    		if (!reset_n) begin
2072                    			s394 &lt;= 3'd0;
2073                    		end
2074                    		else if (s396) begin
2075                    			s394 &lt;= s409;
2076                    		end
2077                    	end
2078                    
2079                    	assign s47 = s392[s384[1:0]];
2080                    	assign s169  = s400[s393[1:0]];
2081                    
2082                    	integer s410, s411;
2083                    	always @(posedge clk or negedge reset_n) begin
2084                    		if (!reset_n) begin
2085                    			for (s410 = 0; s410 &lt; 4; s410 = s410 + 1) begin
2086                    				s392[s410] &lt;= 32'd0;
2087                    			end
2088                    		end
2089                    		else if (s387) begin
2090                    			s392[s385[1:0]] &lt;= s144[31:0];
2091                    		end
2092                    	end
2093                    	always @(posedge clk or negedge reset_n) begin
2094                    		if (!reset_n) begin
2095                    			for (s411 = 0; s411 &lt; 4; s411 = s411 + 1) begin
2096                    				s400[s411] &lt;= 32'd0;
2097                    			end
2098                    		end
2099                    		else if (s396) begin
2100                    			s400[s394[1:0]] &lt;= s98;
2101                    		end
2102                    	end
2103                    
2104                    	assign s51          = s401;
2105                    	assign s52   = s178    &amp; s391;
2106                    	assign s53  = s180 &amp; s390;
2107                    	assign s54 = s179    &amp; s398;
2108                    
2109                    end
2110                    else begin : gen_serial0_no
2111                    	assign s51 = 1'b0;
2112                    	assign s50 = 1'b0;
2113                    	assign s49 = 1'b0;
2114                    
2115                    	assign s47       = 32'b0;
2116                    
2117                    	assign s169        = 32'd0;
2118                    
2119                    	assign s52 = 1'b0;
2120                    	assign s53 = 1'b0;
2121                    	assign s54 = 1'b0;
2122                    end
2123                    endgenerate
2124                    
2125                    localparam SBCS_8BIT_SUPPORT   = ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_DATA_WIDTH &gt;=8));
2126                    localparam SBCS_16BIT_SUPPORT  = ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_DATA_WIDTH &gt;=16));
2127                    localparam SBCS_32BIT_SUPPORT  = ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_DATA_WIDTH &gt;=32));
2128                    localparam SBCS_64BIT_SUPPORT  = ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_DATA_WIDTH &gt;=64));
2129                    localparam SBCS_128BIT_SUPPORT = ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_DATA_WIDTH &gt;=128));
2130                    localparam SBCS_SBASIZE = (SYSTEM_BUS_ACCESS_SUPPORT == &quot;no&quot;) ? 7'd0 : SYS_ADDR_WIDTH;
2131                    
2132                    localparam SBCS_SBACCESS_8BIT   = 3'd0;
2133                    localparam SBCS_SBACCESS_16BIT  = 3'd1;
2134                    localparam SBCS_SBACCESS_32BIT  = 3'd2;
2135                    localparam SBCS_SBACCESS_64BIT  = 3'd3;
2136                    localparam SBCS_SBACCESS_128BIT = 3'd4;
2137                    
2138                    wire		s412;
2139                    wire		s413;
2140                    wire	[2:0]	s414;
2141                    
2142                    wire		s415;
2143                    wire		s416;
2144                    wire	[127:0]	s417;
2145                    wire	[127:0]	s418;
2146                    wire	[127:0]	s419;
2147                    wire		s420;
2148                    wire		s421;
2149                    wire		s422;
2150                    wire		s423;
2151                    wire		s424;
2152                    wire		s425;
2153                    wire		s426;
2154                    
2155                    assign s412    = s55[20];
2156                    assign s413    = s55[15];
2157                    assign s414	 = s55[19:17];
2158                    assign s423	 = s413 &amp; s305;
2159                    assign s422	 = s412 &amp; s297;
2160                    assign s424	 = s301 &amp; ~s426;
2161                    assign s425	 = (s423 | s422) &amp; ~s426;
2162                    assign s426	 = (|s55[14:12]) | s55[22];
2163                    
2164                    assign s419  = {s59, s58, s57, s56};
2165                    
2166                    generate
2167                    if (SYSTEM_BUS_ACCESS_SUPPORT == &quot;no&quot;) begin : gen_no_sys_bus_surrpot
2168                    	assign s417  = 128'd0;
2169                    	assign s418 = 128'd0;
2170                    	assign s415    = 1'b0;
2171                    	assign s416      = 1'b0;
2172                    	assign s420    = 1'b0;
2173                    	assign s421	  = 1'b0;
2174                    end
2175                    endgenerate
2176                    
2177                    genvar i_aw, i_w, i_ar, i_r, i_hr, i_ha, i_hw, i_hr_w, i_r_w;
2178                    generate
2179                    if ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_BUS_TYPE == &quot;axi&quot;)) begin : gen_sys_bus_axi_mst
2180                    	wire		s427;
2181                    	wire		s428;
2182                    	wire		s429;
2183                    	wire		s430;
2184                    	wire		s431;
2185                    
2186                    	wire	[1:0]	s432;
2187                    
2188                    	reg		s433;
2189                    	wire		s434;
2190                    	wire		s435;
2191                    	wire		s436;
2192                    
2193                    	reg		s437;
2194                    	wire		s438;
2195                    	wire		s439;
2196                    	wire		s440;
2197                    	reg	[15:0]	s441;
2198                    	reg	[15:0]	s442;
2199                    	reg	[15:0]	s443;
2200                    
2201                    	reg		s444;
2202                    	wire		s445;
2203                    	wire		s446;
2204                    	wire		s447;
2205                    
2206                    	wire	[127:0] s448;
2207                    
2208                    	always @(posedge clk or negedge reset_n) begin
2209                    		if (!reset_n) begin
2210                    			s433 &lt;= 1'b0;
2211                    			s437  &lt;= 1'b0;
2212                    			s444 &lt;= 1'b0;
2213                    		end
2214                    		else begin
2215                    			s433 &lt;= s436;
2216                    			s437  &lt;= s440;
2217                    			s444 &lt;= s447;
2218                    		end
2219                    	end
2220                    
2221                    	always @(posedge clk or negedge reset_n) begin
2222                    		if (!reset_n) begin
2223                    			s441 &lt;= 16'd0;
2224                    		end
2225                    		else if (s424) begin
2226                    			s441 &lt;= s443;
2227                    		end
2228                    	end
2229                    
2230                    	assign s427 = sys_awvalid &amp; sys_awready;
2231                    	assign s428  = sys_wvalid  &amp; sys_wready;
2232                    	assign s429  = sys_bvalid  &amp; sys_bready;
2233                    	assign s430 = sys_arvalid &amp; sys_arready;
2234                    	assign s431  = sys_rvalid  &amp; sys_rready;
2235                    
2236                    	assign s415 = s429 | s431;
2237                    	assign s432	       = ({2{s429}} &amp; sys_bresp) | ({2{s431}} &amp; sys_rresp);
2238                    	assign s416   = (s432 == NDS_ARESP_SLVERR) | (s432 == NDS_ARESP_DECERR);
2239                    	assign s420 = s431;
2240                    	assign s421   = s429;
2241                    
2242                    	assign s434 = s424;
2243                    	assign s435 = s427 | s107;
2244                    	assign s436  = s434 | (~s435 &amp; s433);
2245                    
2246                    	for (i_aw = 0; i_aw &lt; SYS_ADDR_WIDTH; i_aw = i_aw+32) begin: gen_sys_awaddr_by_sbaddress_128
2247                    		if ((i_aw+32) &gt; SYS_ADDR_WIDTH) begin: gen_sys_awaddr_to_MSB
2248                    			assign sys_awaddr[SYS_ADDR_WIDTH-1:i_aw] = s419[SYS_ADDR_WIDTH-1:i_aw];
2249                    		end
2250                    		else begin: gen_sys_awaddr_32bit
2251                    			assign sys_awaddr[(i_aw+31):i_aw] = s419[(i_aw+31):i_aw];
2252                    		end
2253                    	end
2254                    
2255                    	assign sys_awsize  = s414;
2256                    	assign sys_awvalid = s433;
2257                    	assign sys_awid	   = {SYS_ID_WIDTH{1'b0}};
2258                    	assign sys_awlen   = 8'd0;
2259                    	assign sys_awburst = NDS_ABURST_FIXED;
2260                    	assign sys_awlock  = NDS_ALOCK_NORMAL;
2261                    	assign sys_awcache = 4'd0;
2262                    	assign sys_awprot  = 3'd0;
2263                    
2264                    	assign s438 = s424;
2265                    	assign s439 = s428 | s107;
2266                    	assign s440  = s438 | (~s439 &amp; s437);
2267                    
2268                    	for (i_w = 0; i_w &lt; SYS_DATA_WIDTH; i_w = i_w+32) begin: gen_sys_wdata_by_write_data_128
2269                    		assign sys_wdata[(i_w+31):i_w] = s418[(i_w+31):i_w];
2270                    	end
2271                    
2272                    	always @* begin
2273                    		case (s414)
2274                    		3'b000: s442 = (16'h0001 &lt;&lt;  s419[3:0]);
2275                    		3'b001: s442 = (16'h0003 &lt;&lt; {s419[3:1], 1'b0});
2276                    		3'b010: s442 = (16'h000f &lt;&lt; {s419[3:1], 1'b0});
2277                    		3'b011: s442 = (16'h00ff &lt;&lt; {s419[3],   2'b0});
2278                    		3'b100: s442 =  16'hffff;
2279                    		default: s442 = 16'd0;
2280                    		endcase
2281                    	end
2282                    
2283                    	always @* begin
2284                    		case ({s55[4], s55[3]})
2285                    		2'b00: s443 = {12'd0, (s442[15:12] | s442[11:8] | s442[7:4] | s442[3:0])};
2286                    		2'b01: s443 = {8'd0,  (s442[15:8]  | s442[7:0])};
2287                    		2'b11: s443 =  s442;
2288                    		default: s443 = 16'd0;
2289                    		endcase
2290                    	end
2291                    
2292                    
2293                    	assign sys_wstrb[(SYS_DATA_WIDTH/8)-1:0] = s441[(SYS_DATA_WIDTH/8)-1:0];
2294                    	assign sys_wlast  = 1'd1;
2295                    	assign sys_wvalid = s437;
2296                    
2297                    	assign sys_bready = 1'b1;
2298                    
2299                    	assign s445 = s425;
2300                    	assign s446 = s430 | s107;
2301                    	assign s447  = s445 | (~s446 &amp; s444);
2302                    
2303                    	for (i_ar = 0; i_ar &lt; SYS_ADDR_WIDTH; i_ar=i_ar+32) begin: gen_araddr_by_sys_address_128
2304                    		if ((i_ar+32) &gt; SYS_ADDR_WIDTH) begin: gen_sys_araddr_to_MSB
2305                    			assign sys_araddr[SYS_ADDR_WIDTH-1:i_ar] = s419[SYS_ADDR_WIDTH-1:i_ar];
2306                    		end
2307                    		else begin: gen_sys_araddr_32bit
2308                    			assign sys_araddr[(i_ar+31):i_ar] = s419[(i_ar+31):i_ar];
2309                    		end
2310                    	end
2311                    	assign sys_arsize  = s414;
2312                    	assign sys_arvalid = s444;
2313                    	assign sys_arid	  = {SYS_ID_WIDTH{1'b0}};
2314                    	assign sys_arlen   = 8'd0;
2315                    	assign sys_arburst = NDS_ABURST_FIXED;
2316                    	assign sys_arlock  = NDS_ALOCK_NORMAL;
2317                    	assign sys_arcache = 4'd0;
2318                    	assign sys_arprot  = 3'd0;
2319                    
2320                    	assign sys_rready = 1'b1;
2321                    
2322                    	for (i_r = 0; i_r &lt; 128; i_r=i_r+32) begin: gen_read_rdata_128_by_sys_rdata
2323                    		if (i_r &lt; SYS_DATA_WIDTH) begin: gen_valid_rdata_from_rdata
2324                    			assign s448[(i_r+31):i_r] = sys_rdata[(i_r+31):i_r];
2325                    		end
2326                    		else begin: gen_axi_unused_rdata_by_word0
2327                    			assign s448[(i_r+31):i_r] = sys_rdata[31:0];
2328                    		end
2329                    	end
2330                    	assign s417[31:0]   = s448[31:0];
2331                    	assign s417[63:32]  = s448[63:32];
2332                    	assign s417[95:64]  = s448[95:64];
2333                    	assign s417[127:96] = (SYS_DATA_WIDTH == 64) ? s448[63:32] : s448[127:96];
2334                    
2335                    
2336                    end
2337                    endgenerate
2338                    
2339                    generate
2340                    if (((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_BUS_TYPE != &quot;axi&quot;)) || (SYSTEM_BUS_ACCESS_SUPPORT == &quot;no&quot;)) begin : gen_sys_bus_axi_dummy_output
2341                    	assign sys_awid    = {SYS_ID_WIDTH{1'b0}};
2342                    	assign sys_awaddr  = {SYS_ADDR_WIDTH{1'b0}};
2343                    	assign sys_awlen   = 8'd0;
2344                    	assign sys_awsize  = 3'd0;
2345                    	assign sys_awburst = 2'd0;
2346                    	assign sys_awlock  = 1'b0;
2347                    	assign sys_awcache = 4'd0;
2348                    	assign sys_awprot  = 3'd0;
2349                    	assign sys_awvalid = 1'b0;
2350                    	assign sys_wdata   = {SYS_DATA_WIDTH{1'b0}};
2351                    	assign sys_wstrb   = {(SYS_DATA_WIDTH/8){1'b0}};
2352                    	assign sys_wlast   = 1'b0;
2353                    	assign sys_wvalid  = 1'b0;
2354                    	assign sys_bready  = 1'b0;
2355                    	assign sys_arid    = {SYS_ID_WIDTH{1'b0}};
2356                    	assign sys_araddr  = {SYS_ADDR_WIDTH{1'b0}};
2357                    	assign sys_arlen   = 8'd0;
2358                    	assign sys_arsize  = 3'd0;
2359                    	assign sys_arburst = 2'd0;
2360                    	assign sys_arlock  = 1'b0;
2361                    	assign sys_arcache = 4'd0;
2362                    	assign sys_arprot  = 3'd0;
2363                    	assign sys_arvalid = 1'b0;
2364                    	assign sys_rready  = 1'b0;
2365                    end
2366                    endgenerate
2367                    
2368                    generate
2369                    if ((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_BUS_TYPE == &quot;ahb&quot;)) begin : gen_sys_bus_ahb_mst
2370                    	reg	s449;
2371                    	wire	s450;
2372                    	wire	s451;
2373                    	wire	s452;
2374                    	wire	s453;
2375                    	reg	s454;
2376                    	wire	s455;
2377                    	wire	s456;
2378                    	wire	s457;
2379                    	reg	s458;
2380                    
2381                    	wire	s459;
2382                    	reg	s460;
2383                    	reg	s461;
2384                    	wire	s462;
2385                    	wire	s463;
2386                    
2387                    	wire	[127:0] s464;
2388                    
2389                    	always @(posedge clk or negedge reset_n) begin
2390                    		if (~reset_n) begin
2391                    			s449  &lt;= 1'b0;
2392                    			s460       &lt;= 1'b0;
2393                    			s461       &lt;= 1'b0;
2394                    			s454   &lt;= 1'b0;
2395                    			s458    &lt;= 1'b0;
2396                    		end
2397                    		else if (sys_hready) begin
2398                    			s449  &lt;= s453;
2399                    			s460       &lt;= s462;
2400                    			s461       &lt;= s463;
2401                    			s454   &lt;= s457;
2402                    			s458    &lt;= s454;
2403                    		end
2404                    	end
2405                    
2406                    	assign s459 = s7 &amp; dmi_hwrite &amp; (dmi_haddr[8:2] == DMI_ADDR_SBDATA0);
2407                    
2408                    	assign s415 = s461 &amp; sys_hready;
2409                    	assign s416   = (sys_hresp == NDS_HRESP_ERROR);
2410                    	assign s420 = s461 &amp; sys_hready &amp; ~s458;
2411                    
2412                    	assign s450 = (s459 | s425) &amp; ~s426;
2413                    	assign s451 = s449 &amp; sys_hgrant;
2414                    	assign s453  = s450 | (~s451 &amp; s449);
2415                    
2416                    	assign s462 = sys_hbusreq &amp; sys_hgrant;
2417                    	assign s463 = s460;
2418                    	assign s452  = s460;
2419                    
2420                    	assign s455 = s424 &amp; sys_hbusreq;
2421                    	assign s456 = s460 &amp; s454;
2422                    	assign s457  = s455 | (~s456 &amp; s454);
2423                    
2424                    
2425                    	for (i_ha = 0; i_ha &lt; SYS_ADDR_WIDTH; i_ha=i_ha+32) begin: gen_sys_haddr_by_sys_address_128
2426                    		if ((i_ha+32) &gt; SYS_ADDR_WIDTH) begin: gen_haddr_to_MSB
2427                    			assign sys_haddr[SYS_ADDR_WIDTH-1:i_ha] = s419[SYS_ADDR_WIDTH-1:i_ha];
2428                    		end
2429                    		else begin: gen_haddr_32bit
2430                    			assign sys_haddr[(i_ha+31):i_ha] = s419[(i_ha+31):i_ha];
2431                    		end
2432                    	end
2433                    
2434                    	for (i_hw = 0; i_hw &lt; SYS_DATA_WIDTH; i_hw = i_hw+32) begin: gen_sys_hwdata_by_write_data_128
2435                    		assign sys_hwdata[(i_hw+31):i_hw] = s418[(i_hw+31):i_hw];
2436                    	end
2437                    
2438                    	for (i_hr = 0; i_hr &lt; 128; i_hr=i_hr+32) begin: gen_read_data_128_by_hrdata
2439                    		if (i_hr &lt; SYS_DATA_WIDTH) begin: gen_valid_rdata_from_hrdata
2440                    			assign s464[(i_hr+31):i_hr] = sys_hrdata[(i_hr+31):i_hr];
2441                    		end
2442                    		else begin: gen_ahb_unused_rdata_by_word0
2443                    			assign s464[(i_hr+31):i_hr] = sys_hrdata[31:0];
2444                    		end
2445                    	end
2446                    	assign s417[31:0]   = s464[31:0];
2447                    	assign s417[63:32]  = s464[63:32];
2448                    	assign s417[95:64]  = s464[95:64];
2449                    	assign s417[127:96] = (SYS_DATA_WIDTH == 64) ? s464[63:32] : s464[127:96];
2450                    
2451                    	assign sys_htrans  = {s452, 1'b0};
2452                    	assign sys_hwrite  = s454;
2453                    	assign sys_hsize   = s414;
2454                    	assign sys_hburst  = NDS_HBURST_SINGLE;
2455                    	assign sys_hprot   = 0;
2456                    	assign sys_hbusreq = s449;
2457                    
2458                    end
2459                    endgenerate
2460                    
2461                    generate
2462                    if (((SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) &amp;&amp; (SYS_BUS_TYPE != &quot;ahb&quot;)) || (SYSTEM_BUS_ACCESS_SUPPORT == &quot;no&quot;)) begin : gen_sys_bus_ahb_dummy_output
2463                    	assign sys_haddr   = {SYS_ADDR_WIDTH{1'd0}};
2464                    	assign sys_htrans  = 2'd0;
2465                    	assign sys_hwrite  = 1'd0;
2466                    	assign sys_hsize   = 3'd0;
2467                    	assign sys_hburst  = 3'd0;
2468                    	assign sys_hprot   = 4'd0;
2469                    	assign sys_hwdata  = {SYS_DATA_WIDTH{1'd0}};
2470                    	assign sys_hbusreq = 1'd0;
2471                    end
2472                    endgenerate
2473                    
2474                    generate if (SYSTEM_BUS_ACCESS_SUPPORT == &quot;yes&quot;) begin : gen_sys_bus_ctrl
2475                    	reg  [31:0] s465;
2476                    	reg  [31:0] s466;
2477                    	reg  [31:0] s467;
2478                    	reg  [31:0] s468;
2479                    	reg  [31:0] s469;
2480                    	reg  [31:0] s470;
2481                    	reg  [31:0] s471;
2482                    	reg  [31:0] s472;
2483                    
2484                    	wire [31:0] s473;
2485                    	wire [31:0] s474;
2486                    	wire [31:0] s475;
2487                    	wire [31:0] s476;
2488                    	wire [31:0] s477;
2489                    	wire [31:0] s478;
2490                    	wire [31:0] s479;
2491                    	wire [31:0] s480;
2492                    	wire [31:0] s481;
2493                    	wire [31:0] s482;
2494                    	wire [31:0] s483;
2495                    	wire [31:0] s484;
2496                    	reg  [31:0] s485;
2497                    	wire [31:0] s486;
2498                    	wire [31:0] s487;
2499                    	wire [31:0] s488;
2500                    
2501                    	wire	[2:0]	s489 = 3'd1;
2502                    	reg		s490;
2503                    	reg		s491;
2504                    	reg		s492;
2505                    	reg	[2:0]	s493;
2506                    	reg		s494;
2507                    	reg		s495;
2508                    	reg	[2:0]	s496;
2509                    	wire	[6:0]	s497     = SBCS_SBASIZE;
2510                    	wire		s498 = SBCS_128BIT_SUPPORT;
2511                    	wire		s499  = SBCS_64BIT_SUPPORT;
2512                    	wire		s500  = SBCS_32BIT_SUPPORT;
2513                    	wire		s501  = SBCS_16BIT_SUPPORT;
2514                    	wire		s502   = SBCS_8BIT_SUPPORT;
2515                    
2516                    	wire		s503;
2517                    	wire		s504;
2518                    	wire		s505;
2519                    	wire	[2:0]	s506;
2520                    	wire		s507;
2521                    	wire		s508;
2522                    	wire		s509;
2523                    	wire		s510;
2524                    	wire		s511;
2525                    	wire		s512;
2526                    	wire		s513;
2527                    	wire		s514;
2528                    	wire		s515;
2529                    	wire	[4:0]	s516;
2530                    
2531                    	wire	[2:0]	s517;
2532                    	wire		s518;
2533                    
2534                    	wire		s519;
2535                    
2536                    	wire		s520;
2537                    	wire		s521;
2538                    	wire		s522;
2539                    	wire		s523;
2540                    
2541                    	wire	[127:0]	s524;
2542                    	wire	[127:0]	s525;
2543                    	wire	[31:0]	s526;
2544                    	wire		s527;
2545                    	wire		s528;
2546                    	wire		s529;
2547                    	wire		s530;
2548                    	wire		s531;
2549                    	wire		s532;
2550                    	wire		s533;
2551                    	wire		s534;
2552                    	wire		s535;
2553                    	wire		s536;
2554                    	wire		s537;
2555                    	wire		s538;
2556                    
2557                    	reg	[15:0]	s539;
2558                    	wire	[15:0]	s540;
2559                    	reg		s541;
2560                    	reg		s542;
2561                    	reg		s543;
2562                    	reg		s544;
2563                    	wire		s545;
2564                    	wire		s546;
2565                    	wire		s547;
2566                    	wire		s548;
2567                    	wire		s549;
2568                    	wire	[31:0]	s550;
2569                    	wire	[31:0]	s551;
2570                    	wire	[31:0]	s552;
2571                    	wire	[31:0]	s553;
2572                    
2573                    	always @(posedge clk or negedge reset_n) begin
2574                    		if (!reset_n) begin
2575                    			s491	 &lt;= 1'b0;
2576                    			s490 &lt;= 1'b0;
2577                    		end
2578                    		else begin
2579                    			s491	 &lt;= s504;
2580                    			s490 &lt;= s503;
2581                    		end
2582                    	end
2583                    
2584                    	always @(posedge clk or negedge reset_n) begin
2585                    		if (!reset_n) begin
2586                    			s496	 &lt;= 3'd0;
2587                    		end
2588                    		else if (s518) begin
2589                    			s496	 &lt;= s517;
2590                    		end
2591                    	end
2592                    
2593                    	always @(posedge clk or negedge reset_n) begin
2594                    		if (!reset_n) begin
2595                    			s492    &lt;= 1'b0;
2596                    			s493	     &lt;= SBCS_SBACCESS_32BIT;
2597                    			s494 &lt;= 1'b0;
2598                    			s495    &lt;= 1'b0;
2599                    			s542	     &lt;= 1'b0;
2600                    			s543	     &lt;= 1'b0;
2601                    			s541	     &lt;= 1'b0;
2602                    			s544	     &lt;= 1'b0;
2603                    		end
2604                    		else if (s296) begin
2605                    			s492    &lt;= s505;
2606                    			s493	     &lt;= s506;
2607                    			s494 &lt;= s507;
2608                    			s495    &lt;= s508;
2609                    			s542	     &lt;= s546;
2610                    			s543	     &lt;= s547;
2611                    			s541	     &lt;= s545;
2612                    			s544	     &lt;= s548;
2613                    		end
2614                    	end
2615                    
2616                    	always @(posedge clk or negedge reset_n) begin
2617                    		if (!reset_n) begin
2618                    			s465 &lt;= 32'd0;
2619                    		end
2620                    		else if (s527) begin
2621                    			s465 &lt;= s473;
2622                    		end
2623                    	end
2624                    
2625                    	always @(posedge clk or negedge reset_n) begin
2626                    		if (!reset_n) begin
2627                    			s466 &lt;= 32'd0;
2628                    		end
2629                    		else if (s528) begin
2630                    			s466 &lt;= s474;
2631                    		end
2632                    	end
2633                    
2634                    	always @(posedge clk or negedge reset_n) begin
2635                    		if (!reset_n) begin
2636                    			s467 &lt;= 32'd0;
2637                    		end
2638                    		else if (s529) begin
2639                    			s467 &lt;= s475;
2640                    		end
2641                    	end
2642                    
2643                    	always @(posedge clk or negedge reset_n) begin
2644                    		if (!reset_n) begin
2645                    			s468 &lt;= 32'd0;
2646                    		end
2647                    		else if (s530) begin
2648                    			s468 &lt;= s476;
2649                    		end
2650                    	end
2651                    
2652                    	always @(posedge clk or negedge reset_n) begin
2653                    		if (!reset_n) begin
2654                    			s539 &lt;= 32'd0;
2655                    		end
2656                    		else if (s549) begin
2657                    			s539 &lt;= s540;
2658                    		end
2659                    	end
2660                    
2661                    	always @(posedge clk or negedge reset_n) begin
2662                    		if (!reset_n) begin
2663                    			s469 &lt;= 32'd0;
2664                    		end
2665                    		else if (s531) begin
2666                    			s469 &lt;= s477;
2667                    		end
2668                    	end
2669                    
2670                    	always @(posedge clk or negedge reset_n) begin
2671                    		if (!reset_n) begin
2672                    			s470 &lt;= 32'd0;
2673                    		end
2674                    		else if (s532) begin
2675                    			s470 &lt;= s478;
2676                    		end
2677                    	end
2678                    
2679                    	always @(posedge clk or negedge reset_n) begin
2680                    		if (!reset_n) begin
2681                    			s471 &lt;= 32'd0;
2682                    		end
2683                    		else if (s533) begin
2684                    			s471 &lt;= s479;
2685                    		end
2686                    	end
2687                    
2688                    	always @(posedge clk or negedge reset_n) begin
2689                    		if (!reset_n) begin
2690                    			s472 &lt;= 32'd0;
2691                    		end
2692                    		else if (s534) begin
2693                    			s472 &lt;= s480;
2694                    		end
2695                    	end
2696                    
2697                    	assign s520 = s297 &amp; s492;
2698                    	assign s521 = s305    &amp; s495;
2699                    	assign s522 = s301 | s520 | s521;
2700                    	assign s523 = s415;
2701                    	assign s504  = s522 | (~s523 &amp; s491);
2702                    
2703                    	assign s519 = s491 &amp; (s520 | s521);
2704                    	assign s503     = dmi_hwdata[22]  ? 1'b0 :
2705                    					 s519 ? 1'b1 :
2706                    							   s490;
2707                    	assign s505    = dmi_hwdata[20];
2708                    	assign s506	       = dmi_hwdata[19:17];
2709                    	assign s507 = dmi_hwdata[16];
2710                    	assign s508    = dmi_hwdata[15];
2711                    
2712                    	assign s516  = {s498, s499, s500, s501, s502};
2713                    	assign s509 = (dmi_hwdata[14:12] == 3'd1);
2714                    	assign s510 = s415 &amp; s416;
2715                    
2716                    	assign s511    = (s493 == SBCS_SBACCESS_16BIT) &amp;   s56[0];
2717                    	assign s512    = (s493 == SBCS_SBACCESS_32BIT) &amp; (|s56[1:0]);
2718                    	assign s513    = (s493 == SBCS_SBACCESS_64BIT) &amp; (|s56[2:0]);
2719                    	assign s514 = ~s515 &amp; (s511 | s512 | s513);
2720                    	assign s515 = ~|((5'b00001 &lt;&lt; s493) &amp; s516);
2721                    	assign s518 = s415 | s296;
2722                    	assign s517	= ({3{s509}} &amp; 3'd0)
2723                    				| ({3{s510}} &amp; 3'd2)
2724                    				| ({3{s514}} &amp; 3'd3)
2725                    				| ({3{s515}} &amp; 3'd4);
2726                    
2727                    	assign s527 = s297 | (s494 &amp; s415);
2728                    	assign s528 = s298 | (s494 &amp; s415);
2729                    	assign s529 = s299 | (s494 &amp; s415);
2730                    	assign s530 = s300 | (s494 &amp; s415);
2731                    
2732                    	assign s526 = (32'd1 &lt;&lt; s493);
2733                    	assign s524 = {s59, s58, s57, s56};
2734                    	assign s525  = s524 + {96'd0, s526};
2735                    
2736                    	assign s473 = s297 ? dmi_hwdata : s525[31:0];
2737                    	assign s474 = s298 ? dmi_hwdata : s525[63:32];
2738                    	assign s475 = s299 ? dmi_hwdata : s525[95:64];
2739                    	assign s476 = s300 ? dmi_hwdata : s525[127:96];
2740                    
2741                    	assign s481 = dmi_hwdata;
2742                    	assign s482 = dmi_hwdata;
2743                    	assign s483 = dmi_hwdata;
2744                    	assign s484 = dmi_hwdata;
2745                    
2746                    	assign s546  = (s506 == SBCS_SBACCESS_32BIT) &amp; s499;
2747                    	assign s547  = (s506 == SBCS_SBACCESS_64BIT) &amp; s498;
2748                    	assign s545 = (s506 &lt;  SBCS_SBACCESS_32BIT);
2749                    	assign s549       = s301 &amp; s541;
2750                    	assign s540  = s493[0] ? dmi_hwdata[15:0] : {dmi_hwdata[7:0], dmi_hwdata[7:0]};
2751                    	assign s548	 = ~(s545 | s546 | s547);
2752                    
2753                    	assign s550 = ({32{ s541}} &amp; {s539, s539})
2754                    			    | ({32{~s541}} &amp; s469);
2755                    
2756                    	assign s551 = ({32{s541}} &amp; {s539, s539})
2757                    			    | ({32{s542}}  &amp; s469)
2758                    			    | ({32{(s544 | s543)}} &amp; s470);
2759                    
2760                    	assign s552 = ({32{s541}} &amp; {s539, s539})
2761                    			    | ({32{s544}}	    &amp; s471)
2762                    			    | ({32{(s542 | s543)}} &amp; s469);
2763                    
2764                    	assign s553 = ({32{s541}} &amp; {s539, s539})
2765                    			    | ({32{s542}}  &amp; s469)
2766                    			    | ({32{s543}}  &amp; s470)
2767                    			    | ({32{s544}}	    &amp; s472);
2768                    
2769                    	assign s418[31:0]   = s550;
2770                    	assign s418[63:32]  = s551;
2771                        	assign s418[95:64]  = s552;
2772                    	assign s418[127:96] = s553;
2773                    
2774                    	always @* begin
2775                    		case (s493[2:0])
2776                    		3'b000:
2777                    			case ({(s56[3] &amp; s498), (s56[2] &amp; s499), s56[1:0]})
2778                    				4'b0000: s485 = {24'd0, s417[7:0]};
2779                    				4'b0001: s485 = {24'd0, s417[15:8]};
2780                    				4'b0010: s485 = {24'd0, s417[23:16]};
2781                    				4'b0011: s485 = {24'd0, s417[31:24]};
2782                    				4'b0100: s485 = {24'd0, s417[39:32]};
2783                    				4'b0101: s485 = {24'd0, s417[47:40]};
2784                    				4'b0110: s485 = {24'd0, s417[55:48]};
2785                    				4'b0111: s485 = {24'd0, s417[63:56]};
2786                    				4'b1000: s485 = {24'd0, s417[71:64]};
2787                    				4'b1001: s485 = {24'd0, s417[79:72]};
2788                    				4'b1010: s485 = {24'd0, s417[87:80]};
2789                    				4'b1011: s485 = {24'd0, s417[95:88]};
2790                    				4'b1100: s485 = {24'd0, s417[103:96]};
2791                    				4'b1101: s485 = {24'd0, s417[111:104]};
2792                    				4'b1110: s485 = {24'd0, s417[119:112]};
2793                    				4'b1111: s485 = {24'd0, s417[127:120]};
2794                    				default: s485 = 32'dx;
2795                    			endcase
2796                    		3'b001:
2797                    			case (s56[3:1])
2798                    				3'b000: s485 = {16'd0, s417[15:0]};
2799                    				3'b001: s485 = {16'd0, s417[31:16]};
2800                    				3'b010: s485 = {16'd0, s417[47:32]};
2801                    				3'b011: s485 = {16'd0, s417[63:48]};
2802                    				3'b100: s485 = {16'd0, s417[79:64]};
2803                    				3'b101: s485 = {16'd0, s417[95:80]};
2804                    				3'b110: s485 = {16'd0, s417[111:96]};
2805                    				3'b111: s485 = {16'd0, s417[127:112]};
2806                    				default: s485 = 32'dx;
2807                    			endcase
2808                    		3'b010:
2809                    			case (s56[3:2])
2810                    				2'b00: s485 = s417[31:0];
2811                    				2'b01: s485 = s417[63:32];
2812                    				2'b10: s485 = s417[95:64];
2813                    				2'b11: s485 = s417[127:96];
2814                    			endcase
2815                    		3'b011:	s485 = s56[3] ? s417[95:64] : s417[31:0];
2816                    		3'b100:	s485 = s417[31:0];
2817                    		default: s485 = s417[31:0];
2818                    		endcase
2819                    	end
2820                    	assign s486 = s56[3] ? s417[127:96] : s417[63:32];
2821                    	assign s487 = s417[95:64];
2822                    	assign s488 = s417[127:96];
2823                    
2824                    	assign s535 = s420;
2825                    	assign s536 = s420 &amp; (s493 &gt;= SBCS_SBACCESS_64BIT);
2826                    	assign s537 = s420 &amp; (s493 &gt;= SBCS_SBACCESS_128BIT);
2827                    	assign s538 = s420 &amp; (s493 &gt;= SBCS_SBACCESS_128BIT);
2828                    
2829                    	assign s477 = s301 ? s481 : s485;
2830                    	assign s478 = s302 ? s482 : s486;
2831                    	assign s479 = s303 ? s483 : s487;
2832                    	assign s480 = s304 ? s484 : s488;
2833                    
2834                    	assign s531 =  s301 | s535;
2835                    	assign s532 = (s302 | s536) &amp; s499;
2836                    	assign s533 = (s303 | s537) &amp; s498;
2837                    	assign s534 = (s304 | s538) &amp; s498;
2838                    
2839                    	assign s55 = {s489, 6'd0, s490, s491, s492, s493,
2840                    			   s494, s495, s496, s497, s498,
2841                    			   s499, s500, s501, s502};
2842                    	assign s56 = s465;
2843                    	assign s57 = s466;
2844                    	assign s58 = s467;
2845                    	assign s59 = s468;
2846                    	assign s60    = s469;
2847                    	assign s61    = s470;
2848                    	assign s62    = s471;
2849                    	assign s63    = s472;
2850                    end
2851                    else begin : gen_system_bus_access_reg_0
2852                    	assign s55       = 32'd0;
2853                    	assign s56 = 32'd0;
2854                    	assign s57 = 32'd0;
2855                    	assign s58 = 32'd0;
2856                    	assign s59 = 32'd0;
2857                    	assign s60    = 32'd0;
2858                    	assign s61    = 32'd0;
2859                    	assign s62    = 32'd0;
2860                    	assign s63    = 32'd0;
2861                    end
2862                    endgenerate
2863                    
2864                    
2865                    assign s142     = dmi_hready;
2866                    assign s143     = s142 &amp; s7 &amp; !dmi_hwrite;
2867                    
2868                    always @(posedge clk or negedge reset_n) begin
2869       1/1          	if (!reset_n) begin
2870       1/1          		dmi_hrdata &lt;= 32'd0;
2871                    	end
2872       1/1          	else if (s143) begin
2873       1/1          		dmi_hrdata &lt;= s141;
2874                    	end
                        MISSING_ELSE
2875                    end
2876                    always @* begin
2877       1/1          	case(dmi_haddr[8:2])
2878       1/1          	DMI_ADDR_DMSTATUS:     s141 = s8;
2879       <font color = "red">0/1     ==>  	DMI_ADDR_DMCONTROL:    s141 = s9;</font>
2880       1/1          	DMI_ADDR_HARTINFO:     s141 = s10;
2881       <font color = "red">0/1     ==>  	DMI_ADDR_HALTSUM:      s141 = s11;</font>
2882       <font color = "red">0/1     ==>  	DMI_ADDR_HAWINDOWSEL:  s141 = s12;</font>
2883       <font color = "red">0/1     ==>  	DMI_ADDR_HAWINDOW:     s141 = s13;</font>
2884       1/1          	DMI_ADDR_ABSTRACTCS:   s141 = s14;
2885       <font color = "red">0/1     ==>  	DMI_ADDR_COMMAND:      s141 = s15;</font>
2886       <font color = "red">0/1     ==>  	DMI_ADDR_ABSTRACTAUTO: s141 = s16;</font>
2887       <font color = "red">0/1     ==>  	DMI_ADDR_DEVTREEADDR0: s141 = s22;</font>
2888       <font color = "red">0/1     ==>  	DMI_ADDR_DEVTREEADDR1: s141 = s23;</font>
2889       <font color = "red">0/1     ==>  	DMI_ADDR_DEVTREEADDR2: s141 = s24;</font>
2890       <font color = "red">0/1     ==>  	DMI_ADDR_DEVTREEADDR3: s141 = s25;</font>
2891       <font color = "red">0/1     ==>  	DMI_ADDR_DATA0:        s141 = s26;</font>
2892       <font color = "red">0/1     ==>  	DMI_ADDR_DATA1:        s141 = s27;</font>
2893       <font color = "red">0/1     ==>  	DMI_ADDR_DATA2:        s141 = s28;</font>
2894       <font color = "red">0/1     ==>  	DMI_ADDR_DATA3:        s141 = s29;</font>
2895       <font color = "red">0/1     ==>  	DMI_ADDR_DATA4:        s141 = 32'd0;</font>
2896       <font color = "red">0/1     ==>  	DMI_ADDR_DATA5:        s141 = 32'd0;</font>
2897       <font color = "red">0/1     ==>  	DMI_ADDR_DATA6:        s141 = 32'd0;</font>
2898       <font color = "red">0/1     ==>  	DMI_ADDR_DATA7:        s141 = 32'd0;</font>
2899       <font color = "red">0/1     ==>  	DMI_ADDR_DATA8:        s141 = 32'd0;</font>
2900       <font color = "red">0/1     ==>  	DMI_ADDR_DATA9:        s141 = 32'd0;</font>
2901       <font color = "red">0/1     ==>  	DMI_ADDR_DATA10:       s141 = 32'd0;</font>
2902       <font color = "red">0/1     ==>  	DMI_ADDR_DATA11:       s141 = 32'd0;</font>
2903       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF0:     s141 = s30;</font>
2904       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF1:     s141 = s31;</font>
2905       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF2:     s141 = s32;</font>
2906       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF3:     s141 = s33;</font>
2907       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF4:     s141 = s34;</font>
2908       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF5:     s141 = s35;</font>
2909       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF6:     s141 = s36;</font>
2910       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF7:     s141 = s37;</font>
2911       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF8:     s141 = s38;</font>
2912       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF9:     s141 = s39;</font>
2913       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF10:    s141 = s40;</font>
2914       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF11:    s141 = s41;</font>
2915       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF12:    s141 = s42;</font>
2916       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF13:    s141 = s43;</font>
2917       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF14:    s141 = s44;</font>
2918       <font color = "red">0/1     ==>  	DMI_ADDR_PROGBUF15:    s141 = s45;</font>
2919       <font color = "red">0/1     ==>  	DMI_ADDR_SERCS:        s141 = s46;</font>
2920       <font color = "red">0/1     ==>  	DMI_ADDR_SERTX:        s141 = s47;</font>
2921       <font color = "red">0/1     ==>  	DMI_ADDR_SERRX:        s141 = s48;</font>
2922       <font color = "red">0/1     ==>  	DMI_ADDR_SBCS:         s141 = s55;</font>
2923       <font color = "red">0/1     ==>  	DMI_ADDR_SBADDRESS0:   s141 = s56;</font>
2924       <font color = "red">0/1     ==>  	DMI_ADDR_SBADDRESS1:   s141 = s57;</font>
2925       <font color = "red">0/1     ==>  	DMI_ADDR_SBADDRESS2:   s141 = s58;</font>
2926       <font color = "red">0/1     ==>  	DMI_ADDR_SBADDRESS3:   s141 = s59;</font>
2927       <font color = "red">0/1     ==>  	DMI_ADDR_SBDATA0:      s141 = s60;</font>
2928       <font color = "red">0/1     ==>  	DMI_ADDR_SBDATA1:      s141 = s61;</font>
2929       <font color = "red">0/1     ==>  	DMI_ADDR_SBDATA2:      s141 = s62;</font>
2930       <font color = "red">0/1     ==>  	DMI_ADDR_SBDATA3:      s141 = s63;</font>
2931                    
2932       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION0:  s141 = s109;</font>
2933       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION1:  s141 = s110;</font>
2934       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION2:  s141 = s111;</font>
2935       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION3:  s141 = s112;</font>
2936       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION4:  s141 = s113;</font>
2937       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION5:  s141 = s114;</font>
2938       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION6:  s141 = s115;</font>
2939       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION7:  s141 = s116;</font>
2940       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION8:  s141 = s117;</font>
2941       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION9:  s141 = s118;</font>
2942       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION10:  s141 = s119;</font>
2943       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION11:  s141 = s120;</font>
2944       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION12:  s141 = s121;</font>
2945       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION13:  s141 = s122;</font>
2946       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION14:  s141 = s123;</font>
2947       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION15:  s141 = s124;</font>
2948       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION16:  s141 = s125;</font>
2949       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION17:  s141 = s126;</font>
2950       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION18:  s141 = s127;</font>
2951       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION19:  s141 = s128;</font>
2952       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION20:  s141 = s129;</font>
2953       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION21:  s141 = s130;</font>
2954       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION22:  s141 = s131;</font>
2955       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION23:  s141 = s132;</font>
2956       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION24:  s141 = s133;</font>
2957       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION25:  s141 = s134;</font>
2958       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION26:  s141 = s135;</font>
2959       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION27:  s141 = s136;</font>
2960       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION28:  s141 = s137;</font>
2961       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION29:  s141 = s138;</font>
2962       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION30:  s141 = s139;</font>
2963       <font color = "red">0/1     ==>  	DMI_ADDR_HALTREGION31:  s141 = s140;</font>
2964       1/1          	default:               s141 = 32'h0;
2965                    	endcase
2966                    end
2967                    
2968                    genvar i_rv_hrd;
2969                    generate
2970                    if (RV_BUS_TYPE == &quot;ahb&quot;) begin : rv_interface_ahb
2971                    	reg				s554;
2972                    	reg	[8:2]			s555;
2973                    	reg	[2:0]			s556;
2974                    	reg				s557;
2975                    	wire	[63:0]			s558;
2976                    	wire	[DATA_WIDTH-1:0]	s559;
2977                    	reg	[DATA_WIDTH-1:0]	s560;
2978                    	wire				s561;
2979                    
2980                    	wire				s562;
2981                    
2982                    	reg				s563;
2983                    	wire				s564;
2984                    	wire 				s565;
2985                    
2986                    	always @(posedge clk or negedge reset_n) begin
2987       1/1          		if (!reset_n) begin
2988       1/1          			s563 &lt;= 1'b1;
2989                    		end
2990                    		else begin
2991       1/1          			s563 &lt;= s564;
2992                    		end
2993                    	end
2994                    
2995                    	always @(posedge clk or negedge reset_n) begin
2996       1/1          		if (!reset_n) begin
2997       1/1          			s555	      &lt;= 7'h0;
2998       1/1          			s556	      &lt;= 3'h0;
2999       1/1          			s557	      &lt;= 1'b0;
3000       1/1          			s554 &lt;= 1'b0;
3001                    		end
3002       1/1          		else if (rv_hready) begin
3003       1/1          			s555	      &lt;= rv_haddr[8:2];
3004       1/1          			s556	      &lt;= rv_hsize;
3005       1/1          			s557	      &lt;= rv_hwrite;
3006       1/1          			s554 &lt;= s157;
3007                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
3008                    	end
3009                    
3010                    	always @(posedge clk or negedge reset_n) begin
3011       1/1          		if (!reset_n) begin
3012       1/1          			s560 &lt;= {DATA_WIDTH{1'b0}};
3013                    		end
3014       1/1          		else if (s159) begin
3015       <font color = "red">0/1     ==>  			s560 &lt;= s559;</font>
3016                    		end
                        MISSING_ELSE
3017                    	end
3018                    
3019                    	assign s562 = rv_hsel &amp; rv_htrans[1] &amp; rv_hready;
3020                    	assign s157 = s562 &amp; rv_hwrite;
3021                    	assign s158 = s554;
3022                    	assign s160 = (s556 == 3'h3) | ((s556 == 3'h2) &amp;  s145[2]);
3023                    	assign s161  = (s556 == 3'h3) | ((s556 == 3'h2) &amp; ~s145[2]);
3024                    
3025                    	assign s565 = (rv_htrans[1]==1'b0);
3026                    	assign s564    =  s565 |
3027                    				       !(s157 | s52 | s53 | s54);
3028                    
3029                    	assign rv_hreadyout = s563;
3030                    
3031                    	assign s561 = (DATA_WIDTH == 32) &amp; s146[2];
3032                    
3033                    	for (i_rv_hrd = 0; i_rv_hrd&lt;DATA_WIDTH; i_rv_hrd=i_rv_hrd+32) begin: gen_rv_hrdata_nx
3034                    		if (i_rv_hrd == 32) begin: gen_rv_hrdata_63_32
3035                    			assign s559[(i_rv_hrd+31):i_rv_hrd] = s147[(i_rv_hrd+31):i_rv_hrd];
3036                    		end
3037                    		else begin: gen_rv_hrdata_31_0
3038                    			assign s559[(i_rv_hrd+31):i_rv_hrd] = s561 ? s147[63:32] : s147[31:0];
3039                    		end
3040                    	end
3041                    
3042                    	assign s159 = s562 &amp; !rv_hwrite;
3043                    
3044                    	assign s558[63:32] = rv_hwdata[(DATA_WIDTH-1):(DATA_WIDTH-32)];
3045                    	assign s558[31:0]  = rv_hwdata[31:0];
3046                    
3047                    	assign s145 = s555;
3048                    	assign s144[63:32] = rv_hwdata[(DATA_WIDTH-1):(DATA_WIDTH-32)];
3049                    	assign s144[31:0]  = rv_hwdata[31:0];
3050                    	assign s146 = rv_haddr[8:2];
3051                    
3052                    	assign rv_hrdata  = s560;
3053                    	assign rv_hresp = HRESP_OKAY;
3054                    
3055                    end
3056                    endgenerate
3057                    
3058                    generate
3059                    if (RV_BUS_TYPE != &quot;ahb&quot;) begin : gen_rv_interface_axi_dummy
3060                    	assign rv_hrdata    = {DATA_WIDTH{1'b0}};
3061                    	assign rv_hreadyout = 1'b1;
3062                    	assign rv_hresp     = 2'd0;
3063                    end
3064                    endgenerate
3065                    
3066                    genvar i_rv_rd;
3067                    generate
3068                    if (RV_BUS_TYPE == &quot;axi&quot;) begin : rv_interface_axi
3069                    	reg	[8:2]			s566;
3070                    	reg	[3:0]			s567;
3071                    	reg	[(DATA_WIDTH/8)-1:0]	s568;
3072                    	wire	[(DATA_WIDTH/8)-1:0]	s569;
3073                    	reg				s570;
3074                    	reg				 s571;
3075                    	reg				s572;
3076                    
3077                    	wire 				s573;
3078                    	wire 				 s574;
3079                    	wire 				 s575;
3080                    
3081                    	wire				s576;
3082                    	wire				s577;
3083                    	wire				s578;
3084                    
3085                    	wire				s579;
3086                    	wire				s580;
3087                    	wire				s581;
3088                    
3089                    	wire				s582;
3090                    	wire				s583;
3091                    	wire				s584;
3092                    
3093                    	reg	[DATA_WIDTH-1:0]	s585;
3094                    	wire	[DATA_WIDTH-1:0]	s586;
3095                    	wire				s587;
3096                    	wire				s588;
3097                    
3098                    	reg				s589;
3099                    	reg	[RV_ID_WIDTH-1:0]	s590;
3100                    	wire	[RV_ID_WIDTH-1:0]	s591;
3101                    	wire				s592;
3102                    	wire				s593;
3103                    	wire				s594;
3104                    	wire				s595;
3105                    
3106                    	reg				s596;
3107                    	wire				s597;
3108                    	wire				s598;
3109                    	wire				s599;
3110                    	wire				s600;
3111                    
3112                    	reg	[RV_ID_WIDTH-1:0]	s601;
3113                    	wire	[RV_ID_WIDTH-1:0]	s602;
3114                    	reg	[DATA_WIDTH-1:0]	s603;
3115                    	wire 	[DATA_WIDTH-1:0] 	s604;
3116                    	wire				s605;
3117                    
3118                    	wire 				s606;
3119                    	wire 		 		s607;
3120                    
3121                    	always @(posedge clk or negedge reset_n) begin
3122                    		if (!reset_n) begin
3123                    			s566 &lt;= 7'h0;
3124                    			s567   &lt;= {RV_ID_WIDTH{1'b0}};
3125                    		end
3126                    		else if (s573) begin
3127                    			s566 &lt;= rv_awaddr[8:2];
3128                    			s567   &lt;= rv_awid;
3129                    		end
3130                    	end
3131                    
3132                    	always @(posedge clk or negedge reset_n) begin
3133                    		if (!reset_n) begin
3134                    			s585 &lt;= {DATA_WIDTH{1'b0}};
3135                    			s568 &lt;= {(DATA_WIDTH/8){1'b0}};
3136                    		end
3137                    		else if (s574) begin
3138                    			s585 &lt;= s586;
3139                    			s568 &lt;= rv_wstrb;
3140                    		end
3141                    	end
3142                    
3143                    	always @(posedge clk or negedge reset_n) begin
3144                    		if (!reset_n) begin
3145                    			s603 &lt;= {DATA_WIDTH{1'b0}};
3146                    		end
3147                    		else if (s606) begin
3148                    			s603 &lt;= s604;
3149                    		end
3150                    	end
3151                    
3152                    	always @(posedge clk or negedge reset_n) begin
3153                    		if (!reset_n) begin
3154                    			s570 &lt;= 1'b0;
3155                    			 s571 &lt;= 1'b0;
3156                    			s572 &lt;= 1'b0;
3157                    			s596 &lt;= 1'b0;
3158                    			s589 &lt;= 1'b0;
3159                    		end
3160                    		else begin
3161                    			s570 &lt;= s578;
3162                    			 s571 &lt;=  s581;
3163                    			s572 &lt;= s584;
3164                    			s589 &lt;= s594;
3165                    			s596 &lt;= s599;
3166                    		end
3167                    	end
3168                    
3169                    	always @(posedge clk or negedge reset_n) begin
3170                    		if (!reset_n) begin
3171                    			s590    &lt;= {RV_ID_WIDTH{1'b0}};
3172                    		end
3173                    		else if (s595) begin
3174                    			s590    &lt;= s591;
3175                    		end
3176                    	end
3177                    
3178                    	always @(posedge clk or negedge reset_n) begin
3179                    		if (!reset_n) begin
3180                    			s601    &lt;= {RV_ID_WIDTH{1'b0}};
3181                    		end
3182                    		else if (s605) begin
3183                    			s601    &lt;= s602;
3184                    		end
3185                    	end
3186                    
3187                    	assign s573 = rv_awvalid &amp; rv_awready;
3188                    	assign  s574 = rv_wvalid  &amp; rv_wready;
3189                    
3190                    	assign s576 =  s573   &amp; ~s574 &amp; ~s571;
3191                    	assign s577 = (s570 &amp;  s574 &amp; ~s573) | s107;
3192                    	assign s578  = s576 | (s570 &amp; ~s577);
3193                    
3194                    	assign s579 =  s574   &amp; ~s573 &amp; ~s570;
3195                    	assign s580 = (s571 &amp;  s573 &amp; ~s574) | s107;
3196                    	assign  s581 = s579 | (s571 &amp; ~s580);
3197                    
3198                    	assign s569 = s571 ? s568 : rv_wstrb;
3199                    	assign s588 = |s569;
3200                    	assign s587  = (s573 &amp; s574) | (s574 &amp; s570) | (s573 &amp; s571);
3201                    	assign s157 = s587 &amp; s588;
3202                    	assign s158 = s587 &amp; s588;
3203                    	assign s160 = (DATA_WIDTH == 64) &amp; (&amp;s569[((DATA_WIDTH/8)-1):((DATA_WIDTH/8)-4)]);
3204                    	assign s161 = &amp;s569[3:0];
3205                    
3206                    	assign s586 = rv_wdata;
3207                    
3208                    	assign s145 = s570 ? s566 : rv_awaddr[8:2];
3209                    	assign s144[63:32] = s571 ? s585[(DATA_WIDTH-1):(DATA_WIDTH-32)] : rv_wdata[(DATA_WIDTH-1):(DATA_WIDTH-32)];
3210                    	assign s144[31:0]  = s571 ? s585[31:0] : rv_wdata[31:0];
3211                    
3212                    	assign rv_awready = ~s570;
3213                    	assign rv_wready  = ~s571;
3214                    
3215                    	assign s575 = rv_bvalid &amp; rv_bready;
3216                    	assign s592 = s587;
3217                    	assign s593 = s575 | s107;
3218                    	assign s594  = s592 | (~s593 &amp; s589);
3219                    	assign s591 = s570 ? s567 : rv_awid;
3220                    	assign s595 = s573;
3221                    
3222                    	assign rv_bvalid = s589;
3223                    	assign rv_bid    = s590;
3224                    	assign rv_bresp  = NDS_ARESP_OK;
3225                    
3226                    
3227                    	assign s606 = rv_arvalid &amp; rv_arready;
3228                    	assign  s607 = rv_rvalid  &amp; rv_rready;
3229                    
3230                    	assign s159 = rv_arvalid &amp; rv_arready;
3231                    
3232                    	assign s582 = s606;
3233                    	assign s583 = (s607 &amp; s572) | s107;
3234                    	assign s584  = s582 | (s572 &amp; ~s583);
3235                    
3236                    	assign rv_arready = ~s572;
3237                    
3238                    	assign s597 = s606;
3239                    	assign s598 = s607 | s107;
3240                    	assign s599  = s597 | (~s598 &amp; s596);
3241                    
3242                    	assign s600 = (DATA_WIDTH == 32) &amp; rv_araddr[2];
3243                    
3244                    	for (i_rv_rd = 0; i_rv_rd&lt;DATA_WIDTH; i_rv_rd=i_rv_rd+32) begin: gen_rv_rdata_nx
3245                    		if (i_rv_rd == 32) begin: gen_rv_rdata_63_32
3246                    			assign s604[(i_rv_rd+31):i_rv_rd] = s147[(i_rv_rd+31):i_rv_rd];
3247                    		end
3248                    		else begin: gen_rv_rdata_31_0
3249                    			assign s604[(i_rv_rd+31):i_rv_rd] = s600 ? s147[63:32] : s147[31:0];
3250                    		end
3251                    	end
3252                    
3253                    	assign s605    = s606;
3254                    	assign s602 = rv_arid;
3255                    
3256                    	assign s146 = rv_araddr[8:2];
3257                    
3258                    	assign rv_rid	 = s601;
3259                    	assign rv_rresp  = NDS_ARESP_OK;
3260                    	assign rv_rdata  = s603;
3261                    	assign rv_rvalid = s596;
3262                    	assign rv_rlast  = 1'b1;
3263                    
3264                    end
3265                    endgenerate
3266                    
3267                    generate
3268                    if (RV_BUS_TYPE != &quot;axi&quot;) begin : gen_rv_interface_ahb_dummy
3269                    	assign rv_awready = 1'b0;
3270                    	assign rv_wready  = 1'b0;
3271                    	assign rv_bid     = {RV_ID_WIDTH{1'b0}};
3272                    	assign rv_bresp   = 2'd0;
3273                    	assign rv_bvalid  = 1'b0;
3274                    	assign rv_arready = 1'b0;
3275                    	assign rv_rid     = {RV_ID_WIDTH{1'b0}};
3276                    	assign rv_rdata   = {DATA_WIDTH{1'b0}};
3277                    	assign rv_rresp   = 2'd0;
3278                    	assign rv_rlast   = 1'd0;
3279                    	assign rv_rvalid  = 1'd0;
3280                    end
3281                    endgenerate
3282                    
3283                    
3284                    
3285                    generate
3286                    if (DATA_WIDTH == 64) begin: gen_write_enable_for_64bit_bus
3287                    	assign s261 = s158 &amp; ( s145             == RV_ADDR_PROGBUF0) &amp;  s161;
3288                    	assign s262 = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_PROGBUF0) &amp; (s145[2] | s160);
3289                    	assign s263 = s158 &amp; ( s145             == RV_ADDR_PROGBUF2) &amp;  s161;
3290                    	assign s264 = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_PROGBUF2) &amp; (s145[2] | s160);
3291                    	assign s265 = s158 &amp; ( s145             == RV_ADDR_PROGBUF4) &amp;  s161;
3292                    	assign s266 = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_PROGBUF4) &amp; (s145[2] | s160);
3293                    	assign s267 = s158 &amp; ( s145             == RV_ADDR_PROGBUF6) &amp;  s161;
3294                    	assign s268 = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_PROGBUF6) &amp; (s145[2] | s160);
3295                    	assign s269 = s158 &amp; ( s145             == RV_ADDR_PROGBUF8) &amp;  s161;
3296                    	assign s270 = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_PROGBUF8) &amp; (s145[2] | s160);
3297                    	assign s271 = s158 &amp; ( s145             == RV_ADDR_PROGBUF10) &amp;  s161;
3298                    	assign s272 = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_PROGBUF10) &amp; (s145[2] | s160);
3299                    	assign s273 = s158 &amp; ( s145             == RV_ADDR_PROGBUF12) &amp;  s161;
3300                    	assign s274 = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_PROGBUF12) &amp; (s145[2] | s160);
3301                    	assign s275 = s158 &amp; ( s145             == RV_ADDR_PROGBUF14) &amp;  s161;
3302                    	assign s276 = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_PROGBUF14) &amp; (s145[2] | s160);
3303                    
3304                    	assign s170      = s158 &amp; ( s145             == RV_ADDR_DATA0) &amp;  s161;
3305                    	assign s171      = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_DATA0) &amp; (s145[2] | s160);
3306                    	assign s172      = s158 &amp; ( s145             == RV_ADDR_DATA2) &amp;  s161;
3307                    	assign s173      = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_DATA2) &amp; (s145[2] | s160);
3308                    
3309                    	assign s174        = s158 &amp; ( s145             == RV_ADDR_COMMAND) &amp;  s161;
3310                    	assign s175     = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_COMMAND) &amp; (s145[2] | s160);
3311                    	assign s176     = s158 &amp; ( s145             == RV_ADDR_RESUME)  &amp;  s161;
3312                    	assign s177  = s158 &amp; ({s145[8:3], 1'b0} == RV_ADDR_RESUME)  &amp; (s145[2] | s160);
3313                    end
3314                    else begin: gen_write_enable_for_32bit_bus
3315                    	assign s261 = s158 &amp; (s145 == RV_ADDR_PROGBUF0);
3316                    	assign s262 = s158 &amp; (s145 == RV_ADDR_PROGBUF1);
3317                    	assign s263 = s158 &amp; (s145 == RV_ADDR_PROGBUF2);
3318                    	assign s264 = s158 &amp; (s145 == RV_ADDR_PROGBUF3);
3319                    	assign s265 = s158 &amp; (s145 == RV_ADDR_PROGBUF4);
3320                    	assign s266 = s158 &amp; (s145 == RV_ADDR_PROGBUF5);
3321                    	assign s267 = s158 &amp; (s145 == RV_ADDR_PROGBUF6);
3322                    	assign s268 = s158 &amp; (s145 == RV_ADDR_PROGBUF7);
3323                    	assign s269 = s158 &amp; (s145 == RV_ADDR_PROGBUF8);
3324                    	assign s270 = s158 &amp; (s145 == RV_ADDR_PROGBUF9);
3325                    	assign s271 = s158 &amp; (s145 == RV_ADDR_PROGBUF10);
3326                    	assign s272 = s158 &amp; (s145 == RV_ADDR_PROGBUF11);
3327                    	assign s273 = s158 &amp; (s145 == RV_ADDR_PROGBUF12);
3328                    	assign s274 = s158 &amp; (s145 == RV_ADDR_PROGBUF13);
3329                    	assign s275 = s158 &amp; (s145 == RV_ADDR_PROGBUF14);
3330                    	assign s276 = s158 &amp; (s145 == RV_ADDR_PROGBUF15);
3331                    	assign s170      = s158 &amp; (s145 == RV_ADDR_DATA0);
3332                    	assign s171      = s158 &amp; (s145 == RV_ADDR_DATA1);
3333                    	assign s172      = s158 &amp; (s145 == RV_ADDR_DATA2);
3334                    	assign s173      = s158 &amp; (s145 == RV_ADDR_DATA3);
3335                    
3336                    	assign s174        = s158 &amp; (s145 == RV_ADDR_COMMAND);
3337                    	assign s175     = s158 &amp; (s145 == RV_ADDR_NOTIFY);
3338                    	assign s176     = s158 &amp; (s145 == RV_ADDR_RESUME);
3339                    	assign s177  = s158 &amp; (s145 == RV_ADDR_EXCEPTION);
3340                    end
3341                    endgenerate
3342                    
3343                    assign s178 = s158 &amp; (s145 == RV_ADDR_SERIAL0);
3344                    
3345                    assign s180 = s157 &amp; (s145 == RV_ADDR_SERIAL0);
3346                    
3347                    assign s179 = s159 &amp; (s146 == RV_ADDR_SERIAL0);
3348                    
3349                    always @* begin
3350       1/1          	case({s146[8:3], 1'b0})
3351       1/1          	7'h00:			s147 = {32'h00c0006f, 32'h0180006f};
3352       1/1          	7'h02:			s147 = {32'h00c0006f, 32'h0080006f};
3353       1/1          	7'h04:			s147 = {32'h00c0006f, 32'h12802623};
3354       1/1          	7'h06:			s147 = {32'h7b349073, 32'h7b241073};
3355       1/1          	7'h08:			s147 = {32'hf1402473, 32'h12002483};
3356       1/1          	7'h0a:			s147 = {32'h02848a63, 32'h12802223};
3357       1/1          	7'h0c:			s147 = {32'h00848663, 32'h4004c493};
3358       1/1          	7'h0e:			s147 = {32'hff1ff06f, 32'h12002483};
3359       1/1          	7'h10:			s147 = {32'h7b202473, 32'h12802423};
3360       1/1          	7'h12:			s147 = {32'h7b200073, 32'h7b3024f3};
3361       1/1          	7'h14:			s147 = {32'h7b3024f3, 32'h00000013};
3362       1/1          	7'h16:			s147 = {32'h00100073, 32'h7b202473};
3363       1/1          	7'h18:			s147 = {32'h7b202473, 32'h12902023};
3364       1/1          	7'h1a:			s147 = {32'h10000067, 32'h7b3024f3};
3365       1/1          	RV_ADDR_PROGBUF0:	s147 = {s31, s30};
3366       1/1          	RV_ADDR_PROGBUF2:	s147 = {s33, s32};
3367       1/1          	RV_ADDR_PROGBUF4:	s147 = {s35, s34};
3368       1/1          	RV_ADDR_PROGBUF6:	s147 = {s37, s36};
3369       1/1          	RV_ADDR_PROGBUF8:	s147 = {s39, s38};
3370       1/1          	RV_ADDR_PROGBUF10:	s147 = {s41, s40};
3371       1/1          	RV_ADDR_PROGBUF12:	s147 = {s43, s42};
3372       1/1          	RV_ADDR_PROGBUF14:	s147 = {s45, s44};
3373       1/1          	RV_ADDR_DATA0:		s147 = {s27, s26};
3374       1/1          	RV_ADDR_DATA2:		s147 = {s29, s28};
3375       1/1          	RV_ADDR_DATA4:		s147 = 64'd0;
3376       1/1          	RV_ADDR_DATA6:		s147 = 64'd0;
3377                    
3378       1/1          	RV_ADDR_ABSPROG0:	s147 = {s200, s199};
3379       1/1          	RV_ADDR_ABSPROG2:	s147 = {s202, s201};
3380       1/1          	RV_ADDR_ABSPROG4:	s147 = {s204, s203};
3381       1/1          	RV_ADDR_ABSPROG6:	s147 = {s206, s205};
3382                    
3383       1/1          	RV_ADDR_COMMAND:	s147 = {s166,    s165};
3384       1/1          	RV_ADDR_RESUME:		s147 = {s168, s167};
3385       1/1          	RV_ADDR_SERIAL0:	s147 = {32'h0,        s169};
3386       1/1          	default:		s147 = 64'h0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod3122.html" >n22_dm</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>148</td><td>55</td><td>37.16</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>148</td><td>55</td><td>37.16</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       796
 EXPRESSION ((s182 == ABS_SIZE_32) ? ABS_WRITE_GPR_0_32 : ABS_WRITE_GPR_0_64)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       797
 EXPRESSION ((s182 == ABS_SIZE_32) ? ABS_READ_GPR_0_32 : ABS_READ_GPR_0_64)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       798
 EXPRESSION ((s182 == ABS_SIZE_32) ? ABS_WRITE_FPR_0_32 : ABS_WRITE_FPR_0_64)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       799
 EXPRESSION ((s182 == ABS_SIZE_32) ? ABS_READ_FPR_0_32 : ABS_READ_FPR_0_64)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       813
 EXPRESSION ((s182 == ABS_SIZE_32) ? ABS_WRITE_CSR_1_32 : ABS_WRITE_CSR_1_64)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       818
 EXPRESSION (s183 ? ABS_J_PROGBUF0_1 : ABS_READ_GPR_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       819
 EXPRESSION (s183 ? ABS_J_PROGBUF0_1 : ABS_READ_FPR_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       821
 EXPRESSION (s183 ? ABS_J_PROGBUF0_1 : ABS_WRITE_GPR_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       822
 EXPRESSION (s183 ? ABS_J_PROGBUF0_1 : ABS_WRITE_FPR_1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       827
 EXPRESSION ((s182 == ABS_SIZE_32) ? ABS_READ_CSR_2_32 : ABS_READ_CSR_2_64)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       855
 EXPRESSION (s183 ? ABS_J_PROGBUF0_4 : ABS_READ_CSR_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       858
 EXPRESSION (s183 ? ABS_J_PROGBUF0_4 : ABS_WRITE_CSR_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       867
 EXPRESSION ((s188 == ABS_CMD_SIZE_64) ? ABS_MEM_ACCESS_2_64 : ABS_MEM_ACCESS_2_32)
             ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       868
 EXPRESSION (s185 ? ((ABS_MEM_ACCESS_3_ST | {17'b0, s188, 12'b0})) : ((ABS_MEM_ACCESS_3_LD | {17'b0, s188, 12'b0})))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       870
 EXPRESSION (s185 ? ((ABS_MEM_ACCESS_4_ST | {17'b0, s188, 12'b0})) : ((ABS_MEM_ACCESS_4_LD | {17'b0, s188, 12'b0})))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       872
 EXPRESSION (s189 ? ((ABS_MEM_ACCESS_POSTINCR_5 | (32'h00100000 &lt;&lt; s188))) : ABS_MEM_ACCESS_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       873
 EXPRESSION ((s188 == ABS_CMD_SIZE_64) ? ABS_MEM_ACCESS_POSTINCR_6_64 : ABS_MEM_ACCESS_POSTINCR_6_32)
             ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       876
 EXPRESSION (s194 ? s212 : (s191 ? (s184 ? s207 : (s183 ? ABS_J_PROGBUF0_0 : INSN_EBREAK)) : ABS_J_PROGBUF0_0))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       876
 SUB-EXPRESSION (s191 ? (s184 ? s207 : (s183 ? ABS_J_PROGBUF0_0 : INSN_EBREAK)) : ABS_J_PROGBUF0_0)
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       876
 SUB-EXPRESSION (s184 ? s207 : (s183 ? ABS_J_PROGBUF0_0 : INSN_EBREAK))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       876
 SUB-EXPRESSION (s183 ? ABS_J_PROGBUF0_0 : INSN_EBREAK)
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       880
 EXPRESSION (s194 ? s213 : s208)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       881
 EXPRESSION (s194 ? s214 : s209)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       882
 EXPRESSION (s194 ? s215 : s210)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       883
 EXPRESSION (s194 ? s216 : s211)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       884
 EXPRESSION (s194 ? s217 : INSN_EBREAK)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       885
 EXPRESSION (s194 ? s218 : INSN_EBREAK)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       886
 EXPRESSION (s194 ? s219 : INSN_EBREAK)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1123
 EXPRESSION (s170 ? s144[31:0] : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1124
 EXPRESSION (s171 ? (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0]) : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1124
 SUB-EXPRESSION (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0])
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1125
 EXPRESSION (s172 ? s144[31:0] : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1126
 EXPRESSION (s173 ? (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0]) : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1126
 SUB-EXPRESSION (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0])
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1129
 EXPRESSION (s261 ? s144[31:0] : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1130
 EXPRESSION (s262 ? (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0]) : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1130
 SUB-EXPRESSION (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0])
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1131
 EXPRESSION (s263 ? s144[31:0] : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1132
 EXPRESSION (s264 ? (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0]) : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1132
 SUB-EXPRESSION (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0])
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1133
 EXPRESSION (s265 ? s144[31:0] : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1134
 EXPRESSION (s266 ? (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0]) : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1134
 SUB-EXPRESSION (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0])
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1135
 EXPRESSION (s267 ? s144[31:0] : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1136
 EXPRESSION (s268 ? (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0]) : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1136
 SUB-EXPRESSION (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0])
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1138
 EXPRESSION (s269 ? s144[31:0] : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1139
 EXPRESSION (s270 ? (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0]) : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1139
 SUB-EXPRESSION (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0])
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1140
 EXPRESSION (s271 ? s144[31:0] : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1141
 EXPRESSION (s272 ? (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0]) : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1141
 SUB-EXPRESSION (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0])
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1142
 EXPRESSION (s273 ? s144[31:0] : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1143
 EXPRESSION (s274 ? (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0]) : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1143
 SUB-EXPRESSION (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0])
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1144
 EXPRESSION (s275 ? s144[31:0] : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1145
 EXPRESSION (s276 ? (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0]) : dmi_hwdata)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1145
 SUB-EXPRESSION (s160 ? s144[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s144[31:0])
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1484
 EXPRESSION (((s108 &amp; (s341 != NHART[9:0]))) ? s341 : 10'b0)
             ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1531
 EXPRESSION (s107 ? ABS_STATE_IDLE : s76)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1538
 EXPRESSION (((s236 | s243)) ? ABS_STATE_CHECK : ABS_STATE_IDLE)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1539
 EXPRESSION (s197 ? ABS_STATE_CMD : ABS_STATE_IDLE)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1540
 EXPRESSION (s174 ? ABS_STATE_EXE : ABS_STATE_CMD)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1541
 EXPRESSION (s359 ? (s192 ? ABS_STATE_RESUME : ABS_STATE_IDLE) : ABS_STATE_EXE)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1541
 SUB-EXPRESSION (s192 ? ABS_STATE_RESUME : ABS_STATE_IDLE)
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1542
 EXPRESSION (s358 ? ABS_STATE_IDLE : ABS_STATE_RESUME)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1591
 EXPRESSION 
 Number  Term
      1  s233 ? s363 : ((s19 != 3'b0) ? s19 : (s360 ? CMDERR_BUSY : (s362 ? CMDERR_EXCEPTION : (((~s195)) ? CMDERR_UNSUPPORTED : (((~s196)) ? CMDERR_HALTRESUME : CMDERR_OTHER))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1591
 SUB-EXPRESSION 
 Number  Term
      1  (s19 != 3'b0) ? s19 : (s360 ? CMDERR_BUSY : (s362 ? CMDERR_EXCEPTION : (((~s195)) ? CMDERR_UNSUPPORTED : (((~s196)) ? CMDERR_HALTRESUME : CMDERR_OTHER)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1591
 SUB-EXPRESSION (s360 ? CMDERR_BUSY : (s362 ? CMDERR_EXCEPTION : (((~s195)) ? CMDERR_UNSUPPORTED : (((~s196)) ? CMDERR_HALTRESUME : CMDERR_OTHER))))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1591
 SUB-EXPRESSION (s362 ? CMDERR_EXCEPTION : (((~s195)) ? CMDERR_UNSUPPORTED : (((~s196)) ? CMDERR_HALTRESUME : CMDERR_OTHER)))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1591
 SUB-EXPRESSION (((~s195)) ? CMDERR_UNSUPPORTED : (((~s196)) ? CMDERR_HALTRESUME : CMDERR_OTHER))
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1591
 SUB-EXPRESSION (((~s196)) ? CMDERR_HALTRESUME : CMDERR_OTHER)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1604
 EXPRESSION (((s150 | s152)) ? s79 : s340)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3038
 EXPRESSION (rv_interface_ahb.s561 ? s147[63:32] : s147[31:0])
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod3122.html" >n22_dm</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">116</td>
<td class="rt">6</td>
<td class="rt">5.17  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1482</td>
<td class="rt">136</td>
<td class="rt">9.18  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">741</td>
<td class="rt">87</td>
<td class="rt">11.74 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">741</td>
<td class="rt">49</td>
<td class="rt">6.61  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">116</td>
<td class="rt">6</td>
<td class="rt">5.17  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1482</td>
<td class="rt">136</td>
<td class="rt">9.18  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">741</td>
<td class="rt">87</td>
<td class="rt">11.74 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">741</td>
<td class="rt">49</td>
<td class="rt">6.61  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>debugint</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>resethaltreq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmactive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ndmreset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_aon</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hart_unavail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hart_halted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hart_under_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_haddr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_hrdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_hreadyout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_hresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awaddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_wstrb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_bvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_araddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rv_arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rv_rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awaddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_wstrb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_bvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_araddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hbusreq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_hrdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_hresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_hgrant</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_haddr[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_htrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_htrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dmi_hrdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[22:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[26:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hrdata[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hreadyout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dmi_hresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod3122.html" >n22_dm</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s19</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s19</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>CMDERR_BUSY</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">1515</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>CMDERR_BUSY->'h0</td>
<td class="rt">1515</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_BUSY->CMDERR_EXCEPTION</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_BUSY->CMDERR_HALTRESUME</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_BUSY->CMDERR_OTHER</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_BUSY->CMDERR_UNSUPPORTED</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION->'h0</td>
<td class="rt">1515</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION->CMDERR_BUSY</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION->CMDERR_HALTRESUME</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION->CMDERR_OTHER</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_EXCEPTION->CMDERR_UNSUPPORTED</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME->'h0</td>
<td class="rt">1515</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME->CMDERR_BUSY</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME->CMDERR_EXCEPTION</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME->CMDERR_OTHER</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_HALTRESUME->CMDERR_UNSUPPORTED</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER->'h0</td>
<td class="rt">1515</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER->CMDERR_BUSY</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER->CMDERR_EXCEPTION</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER->CMDERR_HALTRESUME</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_OTHER->CMDERR_UNSUPPORTED</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED->'h0</td>
<td class="rt">1515</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED->CMDERR_BUSY</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED->CMDERR_EXCEPTION</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED->CMDERR_HALTRESUME</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CMDERR_UNSUPPORTED->CMDERR_OTHER</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->CMDERR_BUSY</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->CMDERR_EXCEPTION</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->CMDERR_HALTRESUME</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->CMDERR_OTHER</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->CMDERR_UNSUPPORTED</td>
<td class="rt">1591</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s75</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s75</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>ABS_STATE_CHECK</td>
<td class="rt">1538</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_CMD</td>
<td class="rt">1539</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_EXE</td>
<td class="rt">1540</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ABS_STATE_IDLE</td>
<td class="rt">1527</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_RESUME</td>
<td class="rt">1541</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>ABS_STATE_CHECK->ABS_STATE_CMD</td>
<td class="rt">1539</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_CHECK->ABS_STATE_IDLE</td>
<td class="rt">1527</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_CMD->ABS_STATE_EXE</td>
<td class="rt">1540</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_CMD->ABS_STATE_IDLE</td>
<td class="rt">1527</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_EXE->ABS_STATE_IDLE</td>
<td class="rt">1527</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_EXE->ABS_STATE_RESUME</td>
<td class="rt">1541</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_IDLE->ABS_STATE_CHECK</td>
<td class="rt">1538</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ABS_STATE_RESUME->ABS_STATE_IDLE</td>
<td class="rt">1527</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod3122.html" >n22_dm</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">392</td>
<td class="rt">163</td>
<td class="rt">41.58 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">796</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">797</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">798</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">799</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">813</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">827</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">867</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">868</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">870</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">872</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">873</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">876</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">880</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">881</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">882</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">883</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">884</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">885</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">886</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1123</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1124</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1125</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1126</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1129</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1130</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1131</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1132</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1133</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1134</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1135</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1136</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1138</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1139</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1140</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1141</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1142</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1143</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1144</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1484</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1531</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">1591</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1604</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3038</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">802</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">816</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">830</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">842</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">854</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">897</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">912</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">928</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1202</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1213</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1224</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1235</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1278</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1287</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1296</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1365</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1378</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1387</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1403</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1412</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1419</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1426</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1433</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1440</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1514</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1526</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">1537</td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1552</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1562</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1649</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1658</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1676</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2869</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">2877</td>
<td class="rt">86</td>
<td class="rt">4</td>
<td class="rt">4.65  </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">3350</td>
<td class="rt">34</td>
<td class="rt">34</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1615</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1633</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1689</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1707</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1725</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1743</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1761</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1779</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1797</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1815</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2987</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2996</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">3011</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
796        wire [31:0] s220 = (s182 == ABS_SIZE_32) ? ABS_WRITE_GPR_0_32 : ABS_WRITE_GPR_0_64;
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
797        wire [31:0] s221  = (s182 == ABS_SIZE_32) ? ABS_READ_GPR_0_32  : ABS_READ_GPR_0_64;
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
798        wire [31:0] s222 = (s182 == ABS_SIZE_32) ? ABS_WRITE_FPR_0_32 : ABS_WRITE_FPR_0_64;
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
799        wire [31:0] s223  = (s182 == ABS_SIZE_32) ? ABS_READ_FPR_0_32  : ABS_READ_FPR_0_64;
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
813        wire [31:0] s224 = (s182 == ABS_SIZE_32) ? ABS_WRITE_CSR_1_32 : ABS_WRITE_CSR_1_64;
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
827        wire [31:0] s225  = (s182 == ABS_SIZE_32) ? ABS_READ_CSR_2_32  : ABS_READ_CSR_2_64;
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
867        assign s214 = (s188 ==  ABS_CMD_SIZE_64)? ABS_MEM_ACCESS_2_64 : ABS_MEM_ACCESS_2_32;
                                                   <font color = "red">-1-</font>  
                                                   <font color = "red">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
868        assign s215 = (s185)? ABS_MEM_ACCESS_3_ST | {17'd0, s188, 12'd0} :
                               <font color = "red">-1-</font>  
                               <font color = "red">==></font>  
                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
870        assign s216 = (s185)? ABS_MEM_ACCESS_4_ST | {17'd0, s188, 12'd0} :
                               <font color = "red">-1-</font>  
                               <font color = "red">==></font>  
                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
872        assign s217 = (s189)? (ABS_MEM_ACCESS_POSTINCR_5 | (32'h100000 << s188)) : ABS_MEM_ACCESS_5;
                               <font color = "red">-1-</font>  
                               <font color = "red">==></font>  
                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
873        assign s218 = (s188 ==  ABS_CMD_SIZE_64)? ABS_MEM_ACCESS_POSTINCR_6_64 : ABS_MEM_ACCESS_POSTINCR_6_32;
                                                   <font color = "red">-1-</font>  
                                                   <font color = "red">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
876        assign s199 = s194 ? s212 :
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
877                           s191 ? (s184 ? s207 :
                                   <font color = "red">-2-</font>     <font color = "red">-3-</font>   
                                           <font color = "red">==></font>  
                                   <font color = "red">==></font>        
878        	                                (s183 ? ABS_J_PROGBUF0_0 : INSN_EBREAK)) :
           	                                      <font color = "red">-4-</font>  
           	                                      <font color = "red">==></font>  
           	                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
880        assign s200 = s194 ? s213 : s208;
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
881        assign s201 = s194 ? s214 : s209;
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
882        assign s202 = s194 ? s215 : s210;
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
883        assign s203 = s194 ? s216 : s211;
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
884        assign s204 = s194 ? s217 : INSN_EBREAK;
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
885        assign s205 = s194 ? s218 : INSN_EBREAK;
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
886        assign s206 = s194 ? s219 : INSN_EBREAK;
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1123       assign s71        = s170 ? s144[31:0] : dmi_hwdata;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1124       assign s72        = s171 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
                                    <font color = "red">-1-</font>     <font color = "red">-2-</font>   
                                            <font color = "red">==></font>  
                                    <font color = "green">==></font>     <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1125       assign s73        = s172 ? s144[31:0] : dmi_hwdata;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1126       assign s74        = s173 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
                                    <font color = "red">-1-</font>     <font color = "red">-2-</font>   
                                            <font color = "red">==></font>  
                                    <font color = "green">==></font>     <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1129       assign s81     = s261 ? s144[31:0] : dmi_hwdata;
                                 <font color = "red">-1-</font>  
                                 <font color = "red">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1130       assign s82     = s262 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
                                 <font color = "red">-1-</font>     <font color = "red">-2-</font>   
                                         <font color = "red">==></font>  
                                 <font color = "green">==></font>     <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1131       assign s83     = s263 ? s144[31:0] : dmi_hwdata;
                                 <font color = "red">-1-</font>  
                                 <font color = "red">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1132       assign s84     = s264 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
                                 <font color = "red">-1-</font>     <font color = "red">-2-</font>   
                                         <font color = "red">==></font>  
                                 <font color = "green">==></font>     <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1133       assign s85     = s265 ? s144[31:0] : dmi_hwdata;
                                 <font color = "red">-1-</font>  
                                 <font color = "red">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1134       assign s86     = s266 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
                                 <font color = "red">-1-</font>     <font color = "red">-2-</font>   
                                         <font color = "red">==></font>  
                                 <font color = "green">==></font>     <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1135       assign s87     = s267 ? s144[31:0] : dmi_hwdata;
                                 <font color = "red">-1-</font>  
                                 <font color = "red">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1136       assign s88     = s268 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
                                 <font color = "red">-1-</font>     <font color = "red">-2-</font>   
                                         <font color = "red">==></font>  
                                 <font color = "green">==></font>     <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1138       assign s89     = s269 ? s144[31:0] : dmi_hwdata;
                                 <font color = "red">-1-</font>  
                                 <font color = "red">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1139       assign s90     = s270 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
                                 <font color = "red">-1-</font>     <font color = "red">-2-</font>   
                                         <font color = "red">==></font>  
                                 <font color = "green">==></font>     <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1140       assign s91     = s271 ? s144[31:0] : dmi_hwdata;
                                 <font color = "red">-1-</font>  
                                 <font color = "red">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1141       assign s92     = s272 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
                                 <font color = "red">-1-</font>     <font color = "red">-2-</font>   
                                         <font color = "red">==></font>  
                                 <font color = "green">==></font>     <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1142       assign s93     = s273 ? s144[31:0] : dmi_hwdata;
                                 <font color = "red">-1-</font>  
                                 <font color = "red">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1143       assign s94     = s274 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
                                 <font color = "red">-1-</font>     <font color = "red">-2-</font>   
                                         <font color = "red">==></font>  
                                 <font color = "green">==></font>     <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1144       assign s95     = s275 ? s144[31:0] : dmi_hwdata;
                                 <font color = "red">-1-</font>  
                                 <font color = "red">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1145       assign s96     = s276 ? (s160 ? s144[DATA_WIDTH-1:DATA_WIDTH-32] : s144[31:0]) : dmi_hwdata;
                                 <font color = "red">-1-</font>     <font color = "red">-2-</font>   
                                         <font color = "red">==></font>  
                                 <font color = "green">==></font>     <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1484       assign s342 = (s108 & (s341 != NHART[9:0])) ?  s341 : 10'd0;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1531       assign s77 = s107 ? ABS_STATE_IDLE : s76;
                             <font color = "red">-1-</font>  
                             <font color = "red">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1591       assign s20 = s233     ? s363     :
                                 <font color = "red">-1-</font>  
                                 <font color = "red">==></font>  
1592       		       (s19 != 3'd0)   ? s19         :
           		                       <font color = "red">-2-</font>  
           		                       <font color = "red">==></font>  
1593       		       s360        ? CMDERR_BUSY        :
           		                   <font color = "red">-3-</font>  
           		                   <font color = "red">==></font>  
1594       		       s362   ? CMDERR_EXCEPTION   :
           		              <font color = "red">-4-</font>  
           		              <font color = "red">==></font>  
1595       		       ~s195 ? CMDERR_UNSUPPORTED :
           		             <font color = "red">-5-</font>  
           		             <font color = "red">==></font>  
1596       		       ~s196    ? CMDERR_HALTRESUME  :
           		                <font color = "red">-6-</font>  
           		                <font color = "green">==></font>  
           		                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1604       assign s162 = (s150 | s152) ?  s79 : s340;
                                       <font color = "red">-1-</font>  
                                       <font color = "red">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3038       			assign s559[(i_rv_hrd+31):i_rv_hrd] = s561 ? s147[63:32] : s147[31:0];
           			                                           <font color = "green">-1-</font>  
           			                                           <font color = "green">==></font>  
           			                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
802        	casez({s185,s186[12],s186[5]})
           	<font color = "red">-1-</font>  
803        	3'b00?:  s207 = ABS_READ_CSR_0;
           <font color = "green">	==></font>
804        	3'b010:  s207 = s221 | {7'd0, s186[4:0], 20'd0};
           <font color = "red">	==></font>
805                3'b011:  s207 = s223 | {7'd0, s186[4:0], 20'd0};
           <font color = "red">        ==></font>
806        	3'b10?:  s207 = ABS_WRITE_CSR_0;
           <font color = "red">	==></font>
807        	3'b110:  s207 = s220 | {20'd0, s186[4:0], 7'd0};
           <font color = "red">	==></font>
808                3'b111:  s207 = s222 | {20'd0, s186[4:0], 7'd0};
           <font color = "red">        ==></font>
809        	default: s207 = 32'hxxxxxxxx;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b00z </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b10z </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
816        	casez({s185,s186[12],s186[5]})
           	<font color = "red">-1-</font>  
817        	3'b00?:  s208 = ABS_READ_CSR_1 | {s186[11:0],20'd0};
           <font color = "green">	==></font>
818        	3'b010:  s208 = s183 ? ABS_J_PROGBUF0_1 : ABS_READ_GPR_1;
           	                     <font color = "red">-2-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "red">==></font>  
819        	3'b011:  s208 = s183 ? ABS_J_PROGBUF0_1 : ABS_READ_FPR_1;
           	                     <font color = "red">-3-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "red">==></font>  
820        	3'b10?:  s208 = s224;
           <font color = "red">	==></font>
821        	3'b110:  s208 = s183 ? ABS_J_PROGBUF0_1 : ABS_WRITE_GPR_1;
           	                     <font color = "red">-4-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "red">==></font>  
822        	3'b111:  s208 = s183 ? ABS_J_PROGBUF0_1 : ABS_WRITE_FPR_1;
           	                     <font color = "red">-5-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "red">==></font>  
823        	default: s208 = 32'hxxxxxxxx;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b00z </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b10z </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
830        	casez({s185,s186[12],s186[5]})
           	<font color = "red">-1-</font>  
831        	3'b00?:  s209 = s225;
           <font color = "green">	==></font>
832        	3'b010:  s209 = ABS_READ_GPR_2;
           <font color = "red">	==></font>
833        	3'b011:  s209 = ABS_READ_FPR_2;
           <font color = "red">	==></font>
834        	3'b10?:  s209 = ABS_WRITE_CSR_2 | {s186[11:0],20'd0};
           <font color = "red">	==></font>
835        	3'b110:  s209 = ABS_WRITE_GPR_2;
           <font color = "red">	==></font>
836        	3'b111:  s209 = ABS_WRITE_FPR_2;
           <font color = "red">	==></font>
837        	default: s209 = 32'hxxxxxxxx;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b00z </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b10z </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
842        	casez({s185,s186[12],s186[5]})
           	<font color = "red">-1-</font>  
843        	3'b00?:  s210 = ABS_READ_CSR_3;
           <font color = "green">	==></font>
844        	3'b010:  s210 = ABS_READ_GPR_3;
           <font color = "red">	==></font>
845        	3'b011:  s210 = ABS_READ_FPR_3;
           <font color = "red">	==></font>
846        	3'b10?:  s210 = ABS_WRITE_CSR_3;
           <font color = "red">	==></font>
847        	3'b110:  s210 = ABS_WRITE_GPR_3;
           <font color = "red">	==></font>
848        	3'b111:  s210 = ABS_WRITE_FPR_3;
           <font color = "red">	==></font>
849        	default: s210 = 32'hxxxxxxxx;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b00z </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b10z </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
854        	casez({s185,s186[12],s186[5]})
           	<font color = "red">-1-</font>  
855        	3'b00?:  s211 = s183 ? ABS_J_PROGBUF0_4 : ABS_READ_CSR_4;
           	                     <font color = "red">-2-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "green">==></font>  
856        	3'b010:  s211 = ABS_READ_GPR_4;
           <font color = "red">	==></font>
857        	3'b011:  s211 = ABS_READ_FPR_4;
           <font color = "red">	==></font>
858        	3'b10?:  s211 = s183 ? ABS_J_PROGBUF0_4 : ABS_WRITE_CSR_4;
           	                     <font color = "red">-3-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "red">==></font>  
859        	3'b110:  s211 = ABS_WRITE_GPR_4;
           <font color = "red">	==></font>
860        	3'b111:  s211 = ABS_WRITE_FPR_4;
           <font color = "red">	==></font>
861        	default: s211 = 32'hxxxxxxxx;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b00z </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b00z </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b10z </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b10z </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b111 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
897        	if (!reset_n) begin
           	<font color = "green">-1-</font>  
898        		s226 <= 1'b0;
           <font color = "green">		==></font>
899        	end
900        	else if (dmi_hready) begin
           	     <font color = "red">-2-</font>  
901        		s226 <= s7;
           <font color = "green">		==></font>
902        	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
912        	if (!reset_n) begin
           	<font color = "green">-1-</font>  
913        		dmi_hreadyout <= 1'b1;
           <font color = "green">		==></font>
914        	end
915        	else begin
916        		dmi_hreadyout <= s229;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
928        	if (!reset_n) begin
           	<font color = "green">-1-</font>  
929        		s227 <= 1'b0;
           <font color = "green">		==></font>
930        		s228 <= 7'd0;
931        	end
932        	else if (dmi_hready) begin
           	     <font color = "red">-2-</font>  
933        		s227 <= dmi_hwrite;
           <font color = "green">		==></font>
934        		s228 <= dmi_haddr[8:2];
935        	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1202       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1203       		s1 <= {NHART{1'b0}};
           <font color = "green">		==></font>
1204       		s2 <= {NHART{1'b0}};
1205       	end
1206       	else begin
1207       		s1 <= hart_unavail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1213       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1214       		s5 <= {NHART{1'b0}};
           <font color = "green">		==></font>
1215       		s6 <= {NHART{1'b0}};
1216       	end
1217       	else begin
1218       		s5 <= hart_under_reset;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1224       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1225       		s3 <= {NHART{1'b0}};
           <font color = "green">		==></font>
1226       		s4 <= {NHART{1'b0}};
1227       	end
1228       	else begin
1229       		s3 <= hart_halted;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1235       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1236       		s323 <= {NHART{1'b0}};
           <font color = "green">		==></font>
1237       	end
1238       	else begin
1239       		s323 <= s324;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1278       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1279       		s310 <= 1'b0;
           <font color = "green">		==></font>
1280       	end
1281       	else begin
1282       		s310 <= s345;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1287       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1288       		s312 <= 1'b0;
           <font color = "green">		==></font>
1289       	end
1290       	else begin
1291       		s312 <= s346;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1296       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1297       		s314 <= 1'b0;
           <font color = "green">		==></font>
1298       	end
1299       	else begin
1300       		s314 <= s347;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1305       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1306       		s316 <= 1'b0;
           <font color = "green">		==></font>
1307       	end
1308       	else begin
1309       		s316 <= s348;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1365       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1366       		resethaltreq	    <= {NHART{1'b0}};
           <font color = "green">		==></font>
1367       		s349 <= 1'b0;
1368       		s351 <= 1'b0;
1369       	end
1370       	else begin
1371       		resethaltreq	    <= s353;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1378       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1379       		s108  <=  1'b0;
           <font color = "green">		==></font>
1380       	end
1381       	else if (s65) begin
           	     <font color = "red">-2-</font>  
1382       		s108  <= dmi_hwdata[0];
           <font color = "red">		==></font>
1383       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1387       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1388       		s99   <=  1'b0;
           <font color = "green">		==></font>
1389       		s100 <=  1'b0;
1390       		s101   <= 10'd0;
1391       		s107  <=  1'b0;
1392       	end
1393       	else if (s65) begin
           	     <font color = "red">-2-</font>  
1394       		s99   <= dmi_hwdata[31] & dmi_hwdata[0];
           <font color = "red">		==></font>
1395       		s100 <= dmi_hwdata[30] & dmi_hwdata[0];
1396       		s101   <= dmi_hwdata[25:16] & {10{dmi_hwdata[0]}};
1397       		s107  <= dmi_hwdata[1] & dmi_hwdata[0];
1398       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1403       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1404       		s69 <= 1'b0;
           <font color = "green">		==></font>
1405       	end
1406       	else begin
1407       		s69 <= s68;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1412       	if (!reset_n)
           	<font color = "green">-1-</font>  
1413       		s66 <= 1'b0;
           <font color = "green">		==></font>
1414       	else
1415       		s66 <= s65;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1419       	if (!reset_n)
           	<font color = "green">-1-</font>  
1420       		s328   <= {NHART{1'b0}};
           <font color = "green">		==></font>
1421       	else if (s330)
           	     <font color = "red">-2-</font>  
1422       		s328   <= s329;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1426       	if (!reset_n)
           	<font color = "green">-1-</font>  
1427       		s331 <= {NHART{1'b0}};
           <font color = "green">		==></font>
1428       	else if (s333)
           	     <font color = "red">-2-</font>  
1429       		s331 <= s332;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1433       	if (!reset_n)
           	<font color = "green">-1-</font>  
1434       		s334 <= {NHART{1'b1}};
           <font color = "green">		==></font>
1435       	else
1436       		s334 <= s335;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1440       	if (!reset_n)
           	<font color = "green">-1-</font>  
1441       		debugint <= {NHART{1'b0}};
           <font color = "green">		==></font>
1442       	else
1443       		debugint <= s327;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1466       	if (!reset_n)
           	<font color = "green">-1-</font>  
1467       		s340 <= 10'd0;
           <font color = "green">		==></font>
1468       	else if (s339)
           	     <font color = "red">-2-</font>  
1469       		s340 <= s342;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1514       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
1515       		s19 <= 3'd0;
           <font color = "green">		==></font>
1516       	end
1517       	else if (!s108) begin
           	     <font color = "red">-2-</font>  
1518       		s19 <= 3'd0;
           <font color = "green">		==></font>
1519       	end
1520       	else if (s21) begin
           	     <font color = "red">-3-</font>  
1521       		s19 <= s20;
           <font color = "red">		==></font>
1522       	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1526       	if (!reset_n)
           	<font color = "green">-1-</font>  
1527       		s75 <= ABS_STATE_IDLE;
           <font color = "green">		==></font>
1528       	else
1529       		s75 <= s77;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1537       	case (s75)
           	<font color = "red">-1-</font>  
1538       	ABS_STATE_IDLE:   s76 = (s236 | s243) ? ABS_STATE_CHECK : ABS_STATE_IDLE;
           	                                      <font color = "red">-2-</font>  
           	                                      <font color = "red">==></font>  
           	                                      <font color = "green">==></font>  
1539       	ABS_STATE_CHECK:  s76 = s197 ? ABS_STATE_CMD : ABS_STATE_IDLE;
           	                             <font color = "red">-3-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "red">==></font>  
1540       	ABS_STATE_CMD:    s76 = s174 ? ABS_STATE_EXE : ABS_STATE_CMD;
           	                             <font color = "red">-4-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "red">==></font>  
1541       	ABS_STATE_EXE:    s76 = s359 ? (s192 ? ABS_STATE_RESUME : ABS_STATE_IDLE) : ABS_STATE_EXE;
           	                             <font color = "red">-5-</font>     <font color = "red">-6-</font>   
           	                                     <font color = "red">==></font>  
           	                             <font color = "red">==></font>     <font color = "red">==></font>   
1542       	ABS_STATE_RESUME: s76 = s358 ? ABS_STATE_IDLE : ABS_STATE_RESUME;
           	                             <font color = "red">-7-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "red">==></font>  
1543       	default:           s76 = 3'bx;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>ABS_STATE_IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ABS_STATE_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_CHECK </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_CHECK </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_CMD </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_CMD </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_EXE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_EXE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_EXE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_RESUME </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ABS_STATE_RESUME </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1552       	if (!s108) begin
           	<font color = "red">-1-</font>  
1553       		s153 <= 1'b0;
           <font color = "green">		==></font>
1554       	end
1555       	else begin
1556       		s153 <= s156;
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1562       	if (!s108) begin
           	<font color = "red">-1-</font>  
1563       		s15 <= 32'd0;
           <font color = "green">		==></font>
1564       		s79 <= 10'd0;
1565       	end
1566       	else if (s236) begin
           	     <font color = "red">-2-</font>  
1567       		s15 <= s70;
           <font color = "red">		==></font>
1568       		s79 <= s101;
1569       	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1649       	if (!s108) begin
           	<font color = "red">-1-</font>  
1650       		s26 <= 32'd0;
           <font color = "green">		==></font>
1651       	end
1652       	else if (s239) begin
           	     <font color = "red">-2-</font>  
1653       		s26 <= s71;
           <font color = "red">		==></font>
1654       	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658       	if (!s108) begin
           	<font color = "red">-1-</font>  
1659       		s27 <= 32'd0;
           <font color = "green">		==></font>
1660       	end
1661       	else if (s240) begin
           	     <font color = "red">-2-</font>  
1662       		s27 <= s72;
           <font color = "red">		==></font>
1663       	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1667       	if (!s108) begin
           	<font color = "red">-1-</font>  
1668       		s28 <= 32'd0;
           <font color = "green">		==></font>
1669       	end
1670       	else if (s241) begin
           	     <font color = "red">-2-</font>  
1671       		s28 <= s73;
           <font color = "red">		==></font>
1672       	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1676       	if (!s108) begin
           	<font color = "red">-1-</font>  
1677       		s29 <= 32'd0;
           <font color = "green">		==></font>
1678       	end
1679       	else if (s242) begin
           	     <font color = "red">-2-</font>  
1680       		s29 <= s74;
           <font color = "red">		==></font>
1681       	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2869       	if (!reset_n) begin
           	<font color = "green">-1-</font>  
2870       		dmi_hrdata <= 32'd0;
           <font color = "green">		==></font>
2871       	end
2872       	else if (s143) begin
           	     <font color = "green">-2-</font>  
2873       		dmi_hrdata <= s141;
           <font color = "green">		==></font>
2874       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2877       	case(dmi_haddr[8:2])
           	<font color = "red">-1-</font>  
2878       	DMI_ADDR_DMSTATUS:     s141 = s8;
           <font color = "green">	==></font>
2879       	DMI_ADDR_DMCONTROL:    s141 = s9;
           <font color = "red">	==></font>
2880       	DMI_ADDR_HARTINFO:     s141 = s10;
           <font color = "green">	==></font>
2881       	DMI_ADDR_HALTSUM:      s141 = s11;
           <font color = "red">	==></font>
2882       	DMI_ADDR_HAWINDOWSEL:  s141 = s12;
           <font color = "red">	==></font>
2883       	DMI_ADDR_HAWINDOW:     s141 = s13;
           <font color = "red">	==></font>
2884       	DMI_ADDR_ABSTRACTCS:   s141 = s14;
           <font color = "green">	==></font>
2885       	DMI_ADDR_COMMAND:      s141 = s15;
           <font color = "red">	==></font>
2886       	DMI_ADDR_ABSTRACTAUTO: s141 = s16;
           <font color = "red">	==></font>
2887       	DMI_ADDR_DEVTREEADDR0: s141 = s22;
           <font color = "red">	==></font>
2888       	DMI_ADDR_DEVTREEADDR1: s141 = s23;
           <font color = "red">	==></font>
2889       	DMI_ADDR_DEVTREEADDR2: s141 = s24;
           <font color = "red">	==></font>
2890       	DMI_ADDR_DEVTREEADDR3: s141 = s25;
           <font color = "red">	==></font>
2891       	DMI_ADDR_DATA0:        s141 = s26;
           <font color = "red">	==></font>
2892       	DMI_ADDR_DATA1:        s141 = s27;
           <font color = "red">	==></font>
2893       	DMI_ADDR_DATA2:        s141 = s28;
           <font color = "red">	==></font>
2894       	DMI_ADDR_DATA3:        s141 = s29;
           <font color = "red">	==></font>
2895       	DMI_ADDR_DATA4:        s141 = 32'd0;
           <font color = "red">	==></font>
2896       	DMI_ADDR_DATA5:        s141 = 32'd0;
           <font color = "red">	==></font>
2897       	DMI_ADDR_DATA6:        s141 = 32'd0;
           <font color = "red">	==></font>
2898       	DMI_ADDR_DATA7:        s141 = 32'd0;
           <font color = "red">	==></font>
2899       	DMI_ADDR_DATA8:        s141 = 32'd0;
           <font color = "red">	==></font>
2900       	DMI_ADDR_DATA9:        s141 = 32'd0;
           <font color = "red">	==></font>
2901       	DMI_ADDR_DATA10:       s141 = 32'd0;
           <font color = "red">	==></font>
2902       	DMI_ADDR_DATA11:       s141 = 32'd0;
           <font color = "red">	==></font>
2903       	DMI_ADDR_PROGBUF0:     s141 = s30;
           <font color = "red">	==></font>
2904       	DMI_ADDR_PROGBUF1:     s141 = s31;
           <font color = "red">	==></font>
2905       	DMI_ADDR_PROGBUF2:     s141 = s32;
           <font color = "red">	==></font>
2906       	DMI_ADDR_PROGBUF3:     s141 = s33;
           <font color = "red">	==></font>
2907       	DMI_ADDR_PROGBUF4:     s141 = s34;
           <font color = "red">	==></font>
2908       	DMI_ADDR_PROGBUF5:     s141 = s35;
           <font color = "red">	==></font>
2909       	DMI_ADDR_PROGBUF6:     s141 = s36;
           <font color = "red">	==></font>
2910       	DMI_ADDR_PROGBUF7:     s141 = s37;
           <font color = "red">	==></font>
2911       	DMI_ADDR_PROGBUF8:     s141 = s38;
           <font color = "red">	==></font>
2912       	DMI_ADDR_PROGBUF9:     s141 = s39;
           <font color = "red">	==></font>
2913       	DMI_ADDR_PROGBUF10:    s141 = s40;
           <font color = "red">	==></font>
2914       	DMI_ADDR_PROGBUF11:    s141 = s41;
           <font color = "red">	==></font>
2915       	DMI_ADDR_PROGBUF12:    s141 = s42;
           <font color = "red">	==></font>
2916       	DMI_ADDR_PROGBUF13:    s141 = s43;
           <font color = "red">	==></font>
2917       	DMI_ADDR_PROGBUF14:    s141 = s44;
           <font color = "red">	==></font>
2918       	DMI_ADDR_PROGBUF15:    s141 = s45;
           <font color = "red">	==></font>
2919       	DMI_ADDR_SERCS:        s141 = s46;
           <font color = "red">	==></font>
2920       	DMI_ADDR_SERTX:        s141 = s47;
           <font color = "red">	==></font>
2921       	DMI_ADDR_SERRX:        s141 = s48;
           <font color = "red">	==></font>
2922       	DMI_ADDR_SBCS:         s141 = s55;
           <font color = "red">	==></font>
2923       	DMI_ADDR_SBADDRESS0:   s141 = s56;
           <font color = "red">	==></font>
2924       	DMI_ADDR_SBADDRESS1:   s141 = s57;
           <font color = "red">	==></font>
2925       	DMI_ADDR_SBADDRESS2:   s141 = s58;
           <font color = "red">	==></font>
2926       	DMI_ADDR_SBADDRESS3:   s141 = s59;
           <font color = "red">	==></font>
2927       	DMI_ADDR_SBDATA0:      s141 = s60;
           <font color = "red">	==></font>
2928       	DMI_ADDR_SBDATA1:      s141 = s61;
           <font color = "red">	==></font>
2929       	DMI_ADDR_SBDATA2:      s141 = s62;
           <font color = "red">	==></font>
2930       	DMI_ADDR_SBDATA3:      s141 = s63;
           <font color = "red">	==></font>
2931       
2932       	DMI_ADDR_HALTREGION0:  s141 = s109;
           <font color = "red">	==></font>
2933       	DMI_ADDR_HALTREGION1:  s141 = s110;
           <font color = "red">	==></font>
2934       	DMI_ADDR_HALTREGION2:  s141 = s111;
           <font color = "red">	==></font>
2935       	DMI_ADDR_HALTREGION3:  s141 = s112;
           <font color = "red">	==></font>
2936       	DMI_ADDR_HALTREGION4:  s141 = s113;
           <font color = "red">	==></font>
2937       	DMI_ADDR_HALTREGION5:  s141 = s114;
           <font color = "red">	==></font>
2938       	DMI_ADDR_HALTREGION6:  s141 = s115;
           <font color = "red">	==></font>
2939       	DMI_ADDR_HALTREGION7:  s141 = s116;
           <font color = "red">	==></font>
2940       	DMI_ADDR_HALTREGION8:  s141 = s117;
           <font color = "red">	==></font>
2941       	DMI_ADDR_HALTREGION9:  s141 = s118;
           <font color = "red">	==></font>
2942       	DMI_ADDR_HALTREGION10:  s141 = s119;
           <font color = "red">	==></font>
2943       	DMI_ADDR_HALTREGION11:  s141 = s120;
           <font color = "red">	==></font>
2944       	DMI_ADDR_HALTREGION12:  s141 = s121;
           <font color = "red">	==></font>
2945       	DMI_ADDR_HALTREGION13:  s141 = s122;
           <font color = "red">	==></font>
2946       	DMI_ADDR_HALTREGION14:  s141 = s123;
           <font color = "red">	==></font>
2947       	DMI_ADDR_HALTREGION15:  s141 = s124;
           <font color = "red">	==></font>
2948       	DMI_ADDR_HALTREGION16:  s141 = s125;
           <font color = "red">	==></font>
2949       	DMI_ADDR_HALTREGION17:  s141 = s126;
           <font color = "red">	==></font>
2950       	DMI_ADDR_HALTREGION18:  s141 = s127;
           <font color = "red">	==></font>
2951       	DMI_ADDR_HALTREGION19:  s141 = s128;
           <font color = "red">	==></font>
2952       	DMI_ADDR_HALTREGION20:  s141 = s129;
           <font color = "red">	==></font>
2953       	DMI_ADDR_HALTREGION21:  s141 = s130;
           <font color = "red">	==></font>
2954       	DMI_ADDR_HALTREGION22:  s141 = s131;
           <font color = "red">	==></font>
2955       	DMI_ADDR_HALTREGION23:  s141 = s132;
           <font color = "red">	==></font>
2956       	DMI_ADDR_HALTREGION24:  s141 = s133;
           <font color = "red">	==></font>
2957       	DMI_ADDR_HALTREGION25:  s141 = s134;
           <font color = "red">	==></font>
2958       	DMI_ADDR_HALTREGION26:  s141 = s135;
           <font color = "red">	==></font>
2959       	DMI_ADDR_HALTREGION27:  s141 = s136;
           <font color = "red">	==></font>
2960       	DMI_ADDR_HALTREGION28:  s141 = s137;
           <font color = "red">	==></font>
2961       	DMI_ADDR_HALTREGION29:  s141 = s138;
           <font color = "red">	==></font>
2962       	DMI_ADDR_HALTREGION30:  s141 = s139;
           <font color = "red">	==></font>
2963       	DMI_ADDR_HALTREGION31:  s141 = s140;
           <font color = "red">	==></font>
2964       	default:               s141 = 32'h0;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>DMI_ADDR_DMSTATUS </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DMCONTROL </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DMI_ADDR_HARTINFO </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTSUM </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HAWINDOWSEL </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HAWINDOW </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DMI_ADDR_ABSTRACTCS </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_COMMAND </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_ABSTRACTAUTO </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DEVTREEADDR0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DEVTREEADDR1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DEVTREEADDR2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DEVTREEADDR3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA6 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA7 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_DATA11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF6 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF7 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF12 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF13 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF14 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_PROGBUF15 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SERCS </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SERTX </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SERRX </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBCS </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBADDRESS0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBADDRESS1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBADDRESS2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBADDRESS3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBDATA0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBDATA1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBDATA2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_SBDATA3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION6 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION7 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION12 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION13 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION14 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION15 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION16 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION17 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION18 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION19 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION21 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION22 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION23 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION24 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION25 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION26 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION27 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION28 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION29 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION30 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DMI_ADDR_HALTREGION31 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3350       	case({s146[8:3], 1'b0})
           	<font color = "green">-1-</font>  
3351       	7'h00:			s147 = {32'h00c0006f, 32'h0180006f};
           <font color = "green">	==></font>
3352       	7'h02:			s147 = {32'h00c0006f, 32'h0080006f};
           <font color = "green">	==></font>
3353       	7'h04:			s147 = {32'h00c0006f, 32'h12802623};
           <font color = "green">	==></font>
3354       	7'h06:			s147 = {32'h7b349073, 32'h7b241073};
           <font color = "green">	==></font>
3355       	7'h08:			s147 = {32'hf1402473, 32'h12002483};
           <font color = "green">	==></font>
3356       	7'h0a:			s147 = {32'h02848a63, 32'h12802223};
           <font color = "green">	==></font>
3357       	7'h0c:			s147 = {32'h00848663, 32'h4004c493};
           <font color = "green">	==></font>
3358       	7'h0e:			s147 = {32'hff1ff06f, 32'h12002483};
           <font color = "green">	==></font>
3359       	7'h10:			s147 = {32'h7b202473, 32'h12802423};
           <font color = "green">	==></font>
3360       	7'h12:			s147 = {32'h7b200073, 32'h7b3024f3};
           <font color = "green">	==></font>
3361       	7'h14:			s147 = {32'h7b3024f3, 32'h00000013};
           <font color = "green">	==></font>
3362       	7'h16:			s147 = {32'h00100073, 32'h7b202473};
           <font color = "green">	==></font>
3363       	7'h18:			s147 = {32'h7b202473, 32'h12902023};
           <font color = "green">	==></font>
3364       	7'h1a:			s147 = {32'h10000067, 32'h7b3024f3};
           <font color = "green">	==></font>
3365       	RV_ADDR_PROGBUF0:	s147 = {s31, s30};
           <font color = "green">	==></font>
3366       	RV_ADDR_PROGBUF2:	s147 = {s33, s32};
           <font color = "green">	==></font>
3367       	RV_ADDR_PROGBUF4:	s147 = {s35, s34};
           <font color = "green">	==></font>
3368       	RV_ADDR_PROGBUF6:	s147 = {s37, s36};
           <font color = "green">	==></font>
3369       	RV_ADDR_PROGBUF8:	s147 = {s39, s38};
           <font color = "green">	==></font>
3370       	RV_ADDR_PROGBUF10:	s147 = {s41, s40};
           <font color = "green">	==></font>
3371       	RV_ADDR_PROGBUF12:	s147 = {s43, s42};
           <font color = "green">	==></font>
3372       	RV_ADDR_PROGBUF14:	s147 = {s45, s44};
           <font color = "green">	==></font>
3373       	RV_ADDR_DATA0:		s147 = {s27, s26};
           <font color = "green">	==></font>
3374       	RV_ADDR_DATA2:		s147 = {s29, s28};
           <font color = "green">	==></font>
3375       	RV_ADDR_DATA4:		s147 = 64'd0;
           <font color = "green">	==></font>
3376       	RV_ADDR_DATA6:		s147 = 64'd0;
           <font color = "green">	==></font>
3377       
3378       	RV_ADDR_ABSPROG0:	s147 = {s200, s199};
           <font color = "green">	==></font>
3379       	RV_ADDR_ABSPROG2:	s147 = {s202, s201};
           <font color = "green">	==></font>
3380       	RV_ADDR_ABSPROG4:	s147 = {s204, s203};
           <font color = "green">	==></font>
3381       	RV_ADDR_ABSPROG6:	s147 = {s206, s205};
           <font color = "green">	==></font>
3382       
3383       	RV_ADDR_COMMAND:	s147 = {s166,    s165};
           <font color = "green">	==></font>
3384       	RV_ADDR_RESUME:		s147 = {s168, s167};
           <font color = "green">	==></font>
3385       	RV_ADDR_SERIAL0:	s147 = {32'h0,        s169};
           <font color = "green">	==></font>
3386       	default:		s147 = 64'h0;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'h00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h02 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h04 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h06 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h08 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h0a </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h0c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h0e </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h12 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h14 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h16 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h18 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'h1a </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_PROGBUF0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_PROGBUF2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_PROGBUF4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_PROGBUF6 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_PROGBUF8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_PROGBUF10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_PROGBUF12 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_PROGBUF14 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_DATA0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_DATA2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_DATA4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_DATA6 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_ABSPROG0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_ABSPROG2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_ABSPROG4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_ABSPROG6 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_COMMAND </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_RESUME </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RV_ADDR_SERIAL0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1615                       if (!s108) begin
                           <font color = "red">-1-</font>  
1616                               s364 <= {ABS_DATA_COUNT{1'b0}};
           <font color = "green">                        ==></font>
1617                       end
1618                       else if (s238) begin
                                <font color = "red">-2-</font>  
1619                               s364 <= dmi_hwdata[ABS_DATA_COUNT-1:0];
           <font color = "red">                        ==></font>
1620                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1633                       if (!s108) begin
                           <font color = "red">-1-</font>  
1634                               s365 <= {PROGBUF_SIZE{1'b0}};
           <font color = "green">                        ==></font>
1635                       end
1636                       else if (s238) begin
                                <font color = "red">-2-</font>  
1637                               s365 <= dmi_hwdata[(PROGBUF_SIZE+16-1):16];
           <font color = "red">                        ==></font>
1638                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1689       		if (!s108) begin
           		<font color = "red">-1-</font>  
1690       			s366 <= 32'd0;
           <font color = "green">			==></font>
1691       		end
1692       		else if (s277) begin
           		     <font color = "red">-2-</font>  
1693       			s366 <= s81;
           <font color = "red">			==></font>
1694       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1707       		if (!s108) begin
           		<font color = "red">-1-</font>  
1708       			s367 <= 32'd0;
           <font color = "green">			==></font>
1709       		end
1710       		else if (s278) begin
           		     <font color = "red">-2-</font>  
1711       			s367 <= s82;
           <font color = "red">			==></font>
1712       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1725       		if (!s108) begin
           		<font color = "red">-1-</font>  
1726       			s368 <= 32'd0;
           <font color = "green">			==></font>
1727       		end
1728       		else if (s279) begin
           		     <font color = "red">-2-</font>  
1729       			s368 <= s83;
           <font color = "red">			==></font>
1730       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1743       		if (!s108) begin
           		<font color = "red">-1-</font>  
1744       			s369 <= 32'd0;
           <font color = "green">			==></font>
1745       		end
1746       		else if (s280) begin
           		     <font color = "red">-2-</font>  
1747       			s369 <= s84;
           <font color = "red">			==></font>
1748       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1761       		if (!s108) begin
           		<font color = "red">-1-</font>  
1762       			s370 <= 32'd0;
           <font color = "green">			==></font>
1763       		end
1764       		else if (s281) begin
           		     <font color = "red">-2-</font>  
1765       			s370 <= s85;
           <font color = "red">			==></font>
1766       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1779       		if (!s108) begin
           		<font color = "red">-1-</font>  
1780       			s371 <= 32'd0;
           <font color = "green">			==></font>
1781       		end
1782       		else if (s282) begin
           		     <font color = "red">-2-</font>  
1783       			s371 <= s86;
           <font color = "red">			==></font>
1784       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1797       		if (!s108) begin
           		<font color = "red">-1-</font>  
1798       			s372 <= 32'd0;
           <font color = "green">			==></font>
1799       		end
1800       		else if (s283) begin
           		     <font color = "red">-2-</font>  
1801       			s372 <= s87;
           <font color = "red">			==></font>
1802       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1815       		if (!s108) begin
           		<font color = "red">-1-</font>  
1816       			s373 <= 32'd0;
           <font color = "green">			==></font>
1817       		end
1818       		else if (s284) begin
           		     <font color = "red">-2-</font>  
1819       			s373 <= s88;
           <font color = "red">			==></font>
1820       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2987       		if (!reset_n) begin
           		<font color = "green">-1-</font>  
2988       			s563 <= 1'b1;
           <font color = "green">			==></font>
2989       		end
2990       		else begin
2991       			s563 <= s564;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2996       		if (!reset_n) begin
           		<font color = "green">-1-</font>  
2997       			s555	      <= 7'h0;
           <font color = "green">			==></font>
2998       			s556	      <= 3'h0;
2999       			s557	      <= 1'b0;
3000       			s554 <= 1'b0;
3001       		end
3002       		else if (rv_hready) begin
           		     <font color = "red">-2-</font>  
3003       			s555	      <= rv_haddr[8:2];
           <font color = "green">			==></font>
3004       			s556	      <= rv_hsize;
3005       			s557	      <= rv_hwrite;
3006       			s554 <= s157;
3007       		end
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3011       		if (!reset_n) begin
           		<font color = "green">-1-</font>  
3012       			s560 <= {DATA_WIDTH{1'b0}};
           <font color = "green">			==></font>
3013       		end
3014       		else if (s159) begin
           		     <font color = "red">-2-</font>  
3015       			s560 <= s559;
           <font color = "red">			==></font>
3016       		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_231994">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_n22_dm">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
