#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Oct 31 20:03:49 2015
# Process ID: 20682
# Log file: /home/yanni/DSPDude/modules/akm4396/settingscontroller/settingscontroller.runs/synth_1/akm4396settingscontroller.vds
# Journal file: /home/yanni/DSPDude/modules/akm4396/settingscontroller/settingscontroller.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source akm4396settingscontroller.tcl -notrace
Command: synth_design -top akm4396settingscontroller -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 939.691 ; gain = 140.520 ; free physical = 22184 ; free virtual = 28011
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'akm4396settingscontroller' [/home/yanni/DSPDude/modules/akm4396/settingscontroller/settingscontroller.srcs/sources_1/new/akm4396.v:23]
	Parameter CONTROL2_DEFAULT_QUADSPEED bound to: 16'b0010000100011010 
	Parameter CONTROL1_MODE3_RSTN_AUTO_SETTING bound to: 16'b0010000010000110 
	Parameter CONTROL1_MODE3_AUTO_SETTING bound to: 16'b0010000010000111 
	Parameter CONTROL3_DEFAULT bound to: 16'b0010001000000000 
	Parameter LCH_FULL_VOLUME bound to: 16'b0010001111111111 
	Parameter RCH_FULL_VOLUME bound to: 16'b0010010011111111 
	Parameter PDNCOUNT bound to: 301 - type: integer 
	Parameter SERIALCOUNT bound to: 10 - type: integer 
	Parameter RESET_STATE bound to: 21'b000000000000000000001 
	Parameter RESET_BRINGUP_STATE bound to: 21'b000000000000000000010 
	Parameter CONFIG_REG2_STATE bound to: 21'b000000000000000000100 
	Parameter CONFIG_REG2_STATE_WAITFOR_DONE_LOW bound to: 21'b000000000000000001000 
	Parameter CONFIG_REG2_STATE_WAITFOR_DONE_HIGH bound to: 21'b000000000000000010000 
	Parameter CONFIG_REG1_TIMING_RESET_STATE bound to: 21'b000000000000000100000 
	Parameter CONFIG_REG1_TIMING_RESET_STATE_WAITFOR_DONE_LOW bound to: 21'b000000000000001000000 
	Parameter CONFIG_REG1_TIMING_RESET_STATE_WAITFOR_DONE_HIGH bound to: 21'b000000000000010000000 
	Parameter CONFIG_REG1_STATE bound to: 21'b000000000000100000000 
	Parameter CONFIG_REG1_STATE_WAITFOR_DONE_LOW bound to: 21'b000000000001000000000 
	Parameter CONFIG_REG1_STATE_WAITFOR_DONE_HIGH bound to: 21'b000000000010000000000 
	Parameter CONFIG_REG3_STATE bound to: 21'b000000000100000000000 
	Parameter CONFIG_REG3_STATE_WAITFOR_DONE_LOW bound to: 21'b000000001000000000000 
	Parameter CONFIG_REG3_STATE_WAITFOR_DONE_HIGH bound to: 21'b000000010000000000000 
	Parameter CONFIG_LCH_STATE bound to: 21'b000000100000000000000 
	Parameter CONFIG_LCH_STATE_WAITFOR_DONE_LOW bound to: 21'b000001000000000000000 
	Parameter CONFIG_LCH_STATE_WAITFOR_DONE_HIGH bound to: 21'b000010000000000000000 
	Parameter CONFIG_RCH_STATE bound to: 21'b000100000000000000000 
	Parameter CONFIG_RCH_STATE_WAITFOR_DONE_LOW bound to: 21'b001000000000000000000 
	Parameter CONFIG_RCH_STATE_WAITFOR_DONE_HIGH bound to: 21'b010000000000000000000 
	Parameter RUNNING_STATE bound to: 21'b100000000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yanni/DSPDude/modules/akm4396/settingscontroller/settingscontroller.srcs/sources_1/new/akm4396.v:78]
INFO: [Synth 8-256] done synthesizing module 'akm4396settingscontroller' (1#1) [/home/yanni/DSPDude/modules/akm4396/settingscontroller/settingscontroller.srcs/sources_1/new/akm4396.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 974.980 ; gain = 175.809 ; free physical = 22148 ; free virtual = 27975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 974.980 ; gain = 175.809 ; free physical = 22147 ; free virtual = 27975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 982.980 ; gain = 183.809 ; free physical = 22147 ; free virtual = 27975
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curstate_reg' in module 'akm4396settingscontroller'
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "idle" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "data" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "start" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 998.992 ; gain = 199.820 ; free physical = 22132 ; free virtual = 27959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  22 Input     21 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module akm4396settingscontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  22 Input     21 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.000 ; gain = 289.828 ; free physical = 22048 ; free virtual = 27875
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "data" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "start" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "idle" won't be mapped to RAM because address size (21) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.008 ; gain = 290.836 ; free physical = 22044 ; free virtual = 27871
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.008 ; gain = 290.836 ; free physical = 22044 ; free virtual = 27871

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[15] )
WARNING: [Synth 8-3332] Sequential element (\data_reg[15] ) is unused and will be removed from module akm4396settingscontroller.
WARNING: [Synth 8-3332] Sequential element (\data_reg[14] ) is unused and will be removed from module akm4396settingscontroller.
WARNING: [Synth 8-3332] Sequential element (\data_reg[13] ) is unused and will be removed from module akm4396settingscontroller.
WARNING: [Synth 8-3332] Sequential element (\data_reg[12] ) is unused and will be removed from module akm4396settingscontroller.
WARNING: [Synth 8-3332] Sequential element (\data_reg[11] ) is unused and will be removed from module akm4396settingscontroller.
WARNING: [Synth 8-3332] Sequential element (\data_reg[5] ) is unused and will be removed from module akm4396settingscontroller.
WARNING: [Synth 8-3332] Sequential element (\data_reg[3] ) is unused and will be removed from module akm4396settingscontroller.
WARNING: [Synth 8-3332] Sequential element (\data_reg[2] ) is unused and will be removed from module akm4396settingscontroller.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.055 ; gain = 314.883 ; free physical = 22021 ; free virtual = 27849
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.055 ; gain = 314.883 ; free physical = 22021 ; free virtual = 27849

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.055 ; gain = 314.883 ; free physical = 22021 ; free virtual = 27849
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.055 ; gain = 314.883 ; free physical = 22021 ; free virtual = 27849
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.055 ; gain = 315.883 ; free physical = 22020 ; free virtual = 27847
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.055 ; gain = 315.883 ; free physical = 22019 ; free virtual = 27847
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.055 ; gain = 315.883 ; free physical = 22019 ; free virtual = 27847
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.055 ; gain = 315.883 ; free physical = 22019 ; free virtual = 27847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.055 ; gain = 315.883 ; free physical = 22019 ; free virtual = 27847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.055 ; gain = 315.883 ; free physical = 22019 ; free virtual = 27847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     7|
|4     |LUT3 |     8|
|5     |LUT4 |     8|
|6     |LUT5 |     8|
|7     |LUT6 |    18|
|8     |FDRE |    41|
|9     |FDSE |     1|
|10    |IBUF |     3|
|11    |OBUF |    19|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   115|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.055 ; gain = 315.883 ; free physical = 22019 ; free virtual = 27847
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.055 ; gain = 199.363 ; free physical = 22019 ; free virtual = 27847
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.055 ; gain = 315.883 ; free physical = 22019 ; free virtual = 27847
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.074 ; gain = 309.383 ; free physical = 21958 ; free virtual = 27785
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1249.094 ; gain = 0.000 ; free physical = 21955 ; free virtual = 27783
INFO: [Common 17-206] Exiting Vivado at Sat Oct 31 20:03:59 2015...
