# 2023

* ISCA 2023

   * ISA-Grid: Architecture of Fine-grained Privilege Control for Instructions and Registers
 
   * Metior: A Comprehensive Model to Evaluate Obfuscating Side-Channel Defense Schemes
 
   * Doppelganger Loads: A Safe, Complexity-Effective Optimization for Secure Speculation Schemes
 
   * Pensieve: Microarchitectural Modeling for Security Evaluation
 
   * All your PC are belong to us: Exploiting Non-control-transfer Instruction BTB Updates for Dynamic PC Extraction

* ASPLOS 2023

  * [**AfterImage: Leaking Control Flow and Tracking Load Operations via the Hardware Prefetcher**](https://arxiv.org/pdf/2109.00474.pdf)
 
  * Hacky Racers: Exploiting Instruction-Level Parallelism to Generate Stealthy Fine-Grained Timers
 
  * Untangle: A Principled Framework to Design Low-Leakage, High-Performance Dynamic Partitioning Schemes
 

* S&P 2023

  * SQUIP: Exploiting the Scheduler Queue Contention Side Channel

# 2022

* MICRO 2022

  * CRONUS: Fault-Isolated, Secure and High-Performance Heterogeneous Computing for Trusted Execution Environments

  * Revisiting Residue Codes for Modern Memories

  * PageORAM: An Efficient DRAM Page Aware ORAM Strategy

  * AQUA: Scalable Rowhammer Mitigation by Quarantining Aggressor Rows at Runtime

  * [**SwiftDir: Secure Cache Coherence Without Overprotection**](https://list.zju.edu.cn/kaibu/swiftdir.pdf)

  * Leaky Way: A Conflict-Based Cache Covert Channel Bypassing Set Associativity

  * Eager Memory Cryptography in Caches

  * Self-Reinforcing Memoization for Cryptography Calculations in Secure Memory Systems

* ISCA 2022

  * [**Securing GPU via region-based bounds checking**](https://dl.acm.org/doi/abs/10.1145/3470496.3527420)

  * [**Axiomatic Hardware-Software Contracts for Security**](https://hnemati.github.io/paper/lcms_ISCA22_cameraready.pdf)
    * [codes](https://github.com/nmosier/clou)

  * [**PPMLAC: High Performance Chipset Architecture for Secure Multi-Party Computation**](https://dl.acm.org/doi/abs/10.1145/3470496.3527392)

  * [**INSPIRE: In-Storage Private Information Retrieval via Protocol and Architecture Co-design**](https://dl.acm.org/doi/10.1145/3470496.3527433)

  * [**SoftVN: Efficient Memory Protection via Software-Provided Version Numbers**](https://dl.acm.org/doi/abs/10.1145/3470496.3527378)

  * [**CraterLake: A Hardware Accelerator for Efficient Unbounded Computation on Encrypted Data**](https://people.csail.mit.edu/devadas/pubs/craterlake.pdf)

  * [**PS-ORAM: Efficient Crash Consistency Support for Oblivious RAM on NVM**](https://arxiv.org/pdf/2011.03669.pdf)

  * [**There's Always a Bigger Fish: A Clarifying Analysis of a Machine-Learning-Assisted Side-Channel Attack**](https://people.csail.mit.edu/mengjia/data/Bigger_Fish_ISCA_2022.pdf)

  * [**MOESI-prime: Preventing Coherence-Induced Hammering in Commodity Workloads**](https://dl.acm.org/doi/abs/10.1145/3470496.3527427)

  * [**PACMAN: Attacking ARM Pointer Authentication with Speculative Execution**](https://pacmanattack.com/paper.pdf)
    * [website](https://pacmanattack.com/)

  * [**MGX: Near-Zero Overhead Memory Protection for Data-Intensive Accelerators**](https://arxiv.org/pdf/2004.09679.pdf)

  * [**Hydra: Enabling Low-Overhead Mitigation of Row-Hammer at Ultra-Low Thresholds via Hybrid Tracking**](https://memlab.ece.gatech.edu/papers/ISCA_2022_1.pdf)

  * [**BTS: An Accelerator for Bootstrappable Fully Homomorphic Encryption**](https://arxiv.org/pdf/2112.15479.pdf)

* HPCA 2022

  * [**Leaky Frontends: Security Vulnerabilities in Processor Frontends**](https://arxiv.org/pdf/2105.12224.pdf)
    * [codes](https://caslab.csl.yale.edu/code/leaky-frontends/)

  * [**DPrime+DAbort: A High-Precision and Timer-Free Directory-Based Side-Channel Attack in Non-Inclusive Cache Hierarchies using Intel TSX**](https://ieeexplore.ieee.org/document/9773224)

  * [**Abusing Cache Line Dirty States to Leak Information in Commercial Processors**](https://arxiv.org/abs/2104.08559)
    * [codes](https://github.com/Yujie-Cui/WB-channels)

  * [**unXpec: Breaking Undo-Based Safe Speculation**](https://list.zju.edu.cn/kaibu/unxpec.pdf)
    * [codes](https://github.com/RISEGp/unXpec)
    * [slides](https://list.zju.edu.cn/kaibu/unxpec.pptx)

  * [**Adaptive Security Support for Heterogeneous Memory on GPUs**](https://people.engr.ncsu.edu/hzhou/HPCA22_SHM.pdf)

  * [**TNPU: Supporting Trusted Execution with Tree-Less Integrity Protection for Neural Processing Unit**](https://myshlee417.github.io/files/tnpu_hpca_2022.pdf)
    * [slides](https://myshlee417.github.io/files/tnpu_slide_hpca_2022.pdf)

  * [**SecNDP: Secure Near-Data Processing with Untrusted Memory**](https://hsienhsinlee.github.io/MARS/pub/hpca2022-1.pdf)

  * [**HyBP: Hybrid Isolation-Randomization Secure Branch Predictor**](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9773264)

  * [**IR-ORAM: Path Access Type Based Memory Intensity Reduction for Path-ORAM**](https://mehrnoosh.net/publication/IR-ORAM-HPCA'22.pdf)

  * [**SafeGuard: Reducing the Security Risk from Row-Hammer via Low-Cost Integrity Protection**](https://memlab.ece.gatech.edu/papers/HPCA_2022_1.pdf)

* ASPLOS 2022

  * [**Pinned Loads: Taming Speculative Loads in Secure Processors**](https://iacoma.cs.uiuc.edu/iacoma-papers/asplos22_2.pdf)
    * [codes](https://github.com/zzrcxb/PinnedLoads)

  * [**DAGguise: Mitigating Memory Timing Side Channels**](https://people.csail.mit.edu/mengjia/data/DAGguise_ASPLOS22.pdf)
    * [codes](https://github.com/CSAIL-Arch-Sec/DAGguise)
    * [slides](https://people.csail.mit.edu/mengjia/data/DAGguise_presentation.pdf)

  * [**SRAM Has No Chill: Exploiting Power Domain Separation to Steal On-chip Secrets**](http://static1.1.sqspcdn.com/static/f/543048/28505993/1646325160627/VoltBoot_ASPLOS_2022.pdf?token=RW5qYuOJXe9ll%2BucFGJh80SP5F8%3D)

  * [**Randomized Row-Swap: Mitigating Row Hammer by Breaking Spatial Correlation Between Aggressor and Victim Rows**](https://memlab.ece.gatech.edu/papers/ASPLOS_2022_3.pdf)
    * [slides](https://gururaj-s.github.io/assets/slides/ASPLOS22_Saileshwar_slides.pdf)

  * [**ShEF: Shielded Enclaves for Cloud FPGAs**](https://arxiv.org/pdf/2103.03500.pdf)

  * [**Invisible Bits: Hiding Secret Messages in SRAM’s Analog Domain**](https://dl.acm.org/doi/pdf/10.1145/3503222.3507756)

* CCS 2022

  * [**ATTRITION: Attacking Static Hardware Trojan Detection Techniques Using Reinforcement Learning**](https://arxiv.org/pdf/2208.12897.pdf)

  * [**Automatic Detection of Speculative Execution Combinations**](https://arxiv.org/pdf/2209.01179.pdf)

  * [**Cache Refinement Type for Side-Channel Detection of Cryptographic Software**](https://arxiv.org/pdf/2209.04610.pdf)

  * [**Microarchitectural Leakage Templates and Their Application to Cache-Based Side Channels**](https://www.usenix.org/system/files/sec20fall_moghimi_prepub.pdf)

* S&P 2022

  * [**A Secret-Free Hypervisor: Rethinking Isolation in the Age of Speculative Vulnerabilities**](https://ieeexplore.ieee.org/document/9833726)

  * [**SoK: Practical Foundations for Software Spectre Defenses**](https://moghimi.org/papers/ieeesp22-spectresok.pdf)

  * [**Graphics Peeping Unit: Exploiting EM Side-Channel Information of GPUs to Eavesdrop on Your Neighbors**](http://fan-yao.com/paper/2022_SP_EM.pdf)

  * [**Adversarial Prefetch: New Cross-Core Cache Side Channel Attacks**](https://arxiv.org/pdf/2110.12340.pdf)

  * [**Finding and Exploiting CPU Features using MSR Templating**](https://gruss.cc/files/msrtemplating.pdf)

  * [**Augury: Using Data Memory-Dependent Prefetchers to Leak Data at Rest**](https://www.prefetchers.info/augury.pdf)

  * [**MeshUp: Stateless Cache Side-channel Attack on CPU Mesh**](https://cpb-us-e2.wpmucdn.com/faculty.sites.uci.edu/dist/5/764/files/2022/01/oakland22.pdf)
    * [codes](https://github.com/stefan1wan/MeshUp)

  * [**Graphics Peeping Unit: Exploiting EM Side-Channel Information of GPUs to Eavesdrop on Your Neighbors**](http://fan-yao.com/paper/2022_SP_EM.pdf)

  * [**SpecHammer: Combining Spectre and Rowhammer for New Speculative Attacks**](https://rtcl.eecs.umich.edu/rtclweb/assets/publications/2022/oakland22-tobah.pdf)

  * [**Spook.js: Attacking Chrome Strict Site Isolation via Speculative Execution**](https://www.spookjs.com/files/spook-js.pdf)

* SEC 2022

  * [**Hiding in Plain Sight? On the Efficacy of Power Side Channel-Based Control Flow Monitoring**](https://www.usenix.org/system/files/sec22summer_han.pdf)

  * [**Hertzbleed: Turning Power Side-Channel Attacks Into Remote Timing Attacks on x86**](https://www.hertzbleed.com/hertzbleed.pdf)

  * [**Binoculars: Contention-Based Side-Channel Attacks Exploiting the Page Walker**](https://iacoma.cs.uiuc.edu/iacoma-papers/usenix_sec22.pdf)

  * [**Jenny: Securing Syscalls for PKU-based Memory Isolation Systems**](https://www.usenix.org/system/files/sec22summer_schrammel.pdf)

  * [**Branch History Injection: On the Effectiveness of Hardware Mitigations Against Cross-Privilege Spectre-v2 Attacks**](https://www.usenix.org/system/files/sec22-barberis.pdf)

  * [**TLB;DR: Enhancing TLB-based Attacks with TLB Desynchronized Reverse Engineering**](https://www.usenix.org/system/files/sec22fall_tatar.pdf)

  * [**Double Trouble: Combined Heterogeneous Attacks on Non-Inclusive Cache Hierarchies**](https://www.usenix.org/system/files/sec22fall_purnal.pdf)
    * [codes](https://github.com/KULeuven-COSIC/Double-Trouble)

  * [**SecSMT: Securing SMT Processors against Contention-Based Covert Channels**](https://www.usenix.org/system/files/sec22summer_taram.pdf)

  * [**AMD Prefetch Attacks through Power and Time**](https://www.usenix.org/system/files/sec22summer_lipp.pdf)

  * [**Rapid Prototyping for Microarchitectural Attacks**](https://www.usenix.org/system/files/sec22summer_easdon.pdf)

  * [**Targeted Deanonymization via the Cache Side Channel: Attacks and Defenses**](https://leakuidatorplusteam.github.io/preprint.pdf)

  * [**HyperDegrade: From GHz to MHz Effective CPU Frequencies**](https://www.usenix.org/system/files/sec22summer_aldaya.pdf)

  * [**Don't Mesh Around: Side-Channel Attacks and Mitigations on Mesh Interconnects**](https://people.csail.mit.edu/mengjia/data/Mesh_Attack_USENIX_22.pdf)

  * [**Composable Cachelets: Protecting Enclaves from Cache Side-Channel Attacks**](http://www.cs.binghamton.edu/~dima/Sec22_CC.pdf)

  * [**RETBLEED: Arbitrary Speculative Code Execution with Return Instructions**](https://comsec.ethz.ch/wp-content/files/retbleed_sec22.pdf)

  * [**Can one hear the shape of a neural network?: Snooping the GPU via Magnetic Side Channel**](https://www.usenix.org/system/files/sec22summer_maia.pdf)


* NDSS 2022

  * [**Remote Memory-Deduplication Attacks**](https://arxiv.org/pdf/2111.08553.pdf)

  * [**Chunked-Cache: On-Demand and Scalable Cache Isolation for Security Architectures**](https://arxiv.org/pdf/2110.08139.pdf)

  * [**KASPER: Scanning for Generalized Transient Execution Gadgets in the Linux**](https://download.vusec.net/papers/kasper_ndss22.pdf)

# 2021

* MICRO 2021

  * [**UC-Check: Characterizing Micro-Operation Caches in x86 Processors and Implications in Security and Performance**](https://dl.acm.org/doi/abs/10.1145/3466752.3480079)
    * [codes](https://github.com/SNU-HPCS/UC-Check)

  * [**Network-on-Chip Microarchitecture-Based Covert Channel in GPUs**](https://people.bu.edu/joshi/files/Ahn_Micro_2021.pdf)
  
  * [**Validation of Side-Channel Models via Observation Refinement**](https://hnemati.github.io/paper/micro21.pdf)
  
  * [**GhostMinion: A Strictness-Ordered Cache System for Spectre Mitigation**](https://arxiv.org/pdf/2104.05532.pdf)

  * [**Speculative Privacy Tracking (SPT): Leaking Information From Speculative Execution Without Compromising Privacy**](https://www.cs.tau.ac.il/~mad/publications/micro2021-spt.pdf)

* ISCA 2021

  * [**Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture Can Leak Private Data**](https://ieeexplore.ieee.org/document/9499823)

  * [**I See Dead μops: Leaking Secrets via Intel/AMD Micro-Op Caches**](https://www.cs.virginia.edu/venkat/papers/isca2021a.pdf)

  * [**TimeCache: Using Time to Eliminate Cache Side Channels when Sharing Software**](https://www.cs.rochester.edu/u/sandhya/papers/isca2021.pdf)

  * [**IntroSpectre: A Pre-Silicon Framework for Discovery and Analysis of Transient Execution Vulnerabilities**](https://web.cse.ohio-state.edu/~teodorescu.1/resources/introspectre-isca2021.pdf)

  * [**Maya: Using Formal Control to Obfuscate Power Side Channels**](https://iacoma.cs.uiuc.edu/iacoma-papers/isca21_1.pdf)

  * [**Demystifying the System Vulnerability Stack: Transient Fault Effects Across the Layers**](https://ieeexplore.ieee.org/document/9499847)

  * [**No-FAT: Architectural Support for Low Overhead Memory Safety Checks**](https://www.cs.columbia.edu/~mtarek/files/preprint_ISCA21_NoFAT.pdf)

  * [**Leaky Buddies: Cross-Component Covert Channels on Integrated CPU-GPU Systems**](https://www.cs.ucr.edu/~nael/pubs/isca21.pdf)

  * [**IChannels: Exploiting Current Management Mechanisms to Create Covert Channels in Modern Processors**](https://people.inf.ethz.ch/omutlu/pub/IChannels-covert-channels_isca21.pdf)

  * [**ZeRØ: Zero-Overhead Resilient Operation Under Pointer Integrity Attacks**](https://www.cs.columbia.edu/~simha/preprint_isca20_zero.pdf)

* ASPLOS 2021

  * [PIBE: Practical Kernel Control-Flow Hardening with Profile-Guided Indirect Branch Elimination](https://download.vusec.net/papers/pibe_asplos21.pdf)

  * [Computing with Time: Microarchitectural Weird Machines](https://dl.acm.org/doi/pdf/10.1145/3445814.3446729)

  * [HerQules: Securing Programs via Hardware-Enforced Message Queues](https://www.andrew.cmu.edu/user/bparno/papers/herqules.pdf)

  * [Speculative Interference Attacks: Breaking Invisible Speculation Schemes](https://iacoma.cs.uiuc.edu/iacoma-papers/asplos21_2.pdf)

  * [Jamais Vu: Thwarting Microarchitectural Replay Attacks](https://iacoma.cs.uiuc.edu/iacoma-papers/asplos21_1.pdf)

  * [Streamline: A Fast, Flushless Cache Covert-Channel Attack by Enabling Asynchronous Collusion](https://memlab.ece.gatech.edu/papers/ASPLOS_2021_1.pdf)

* HPCA 2021

  * [**Common Counters: Compressed Encryption Counters for Secure GPU Memory**](https://jongse-park.github.io/files/paper/2021-hpca-commonctr.pdf)

  * [**Streamline Ring ORAM Accesses through Spatial and Temporal Optimization**](https://ieeexplore.ieee.org/document/9407129)

  * [**New Models for Understanding and Reasoning about Speculative Execution Attacks**](https://arxiv.org/pdf/2009.07998.pdf)

  * [**Heat Behind the Meter: A Hidden Threat of Thermal Attacks in Edge Colocation Data Centers**](https://intra.ece.ucr.edu/~sren/doc/paper/hpca_2021.pdf)

  * [**Trident: A Hybrid Correlation-Collision GPU Cache Timing Attack for AES Key Recovery**](https://ieeexplore.ieee.org/document/9407157)
  

* CCS 2021

  * [**Prime+Scope: Overcoming the Observer Effect for High-Precision Cache Contention Attacks**](https://www.esat.kuleuven.be/cosic/publications/article-3405.pdf)

  * [**Exorcising Spectres with Secure Compilers**](https://publications.cispa.saarland/3501/1/fp034-patrignaniA.pdf)

* SEC 2021

  * [**Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical**](https://arxiv.org/pdf/2103.03443.pdf)

  * [**Cross-VM and Cross-Processor Covert Channels Exploiting Processor Idle Power Management**](https://www.usenix.org/system/files/sec21-chen-paizhuo.pdf)

  * [**Database Reconstruction from Noisy Volumes: A Cache Side-Channel Attack on SQLite**](https://www.usenix.org/system/files/sec21-shahverdi.pdf)

  * [**MIRAGE: Mitigating Conflict-Based Cache Attacks with a Practical Fully-Associative Design**](https://www.usenix.org/system/files/sec21fall-saileshwar.pdf)

  * [**DOLMA: Securing Speculation with the Principle of Transient Non-Observability**](https://www.usenix.org/system/files/sec21summer_loughlin.pdf)

  * [**Osiris: Automated Discovery of Microarchitectural Side Channels**](https://publications.cispa.saarland/3431/2/osiris.pdf)

  * [**Swivel: Hardening WebAssembly against Spectre**](https://cseweb.ucsd.edu/~dstefan/pubs/narayan:2021:swivel.pdf)

  * [**Rage Against the Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks**](https://www.usenix.org/system/files/sec21-ragab.pdf)


* S&P 2021

  * [**Invisible Probe: Timing Attacks with PCIe Congestion Side-channel**](https://cpb-us-e2.wpmucdn.com/faculty.sites.uci.edu/dist/5/764/files/2021/06/oakland21b.pdf)

  * [**CacheOut: Leaking Data on Intel CPUs via Cache Evictions**](https://cacheoutattack.com/files/CacheOut.pdf)

  * [**PLATYPUS: Software-based Power Side-Channel Attacks on x86**](https://platypusattack.com/platypus.pdf)

  * [**Randomized Last-Level Caches Are Still Vulnerable to Cache Side-Channel Attacks! But We Can Fix It**](https://arxiv.org/pdf/2008.01957.pdf)

  * [**Systematic Analysis of Randomization-Based Protected Cache Architectures**](https://gruss.cc/files/randomized_caches.pdf)

  * [**CrossTalk: Speculative Data Leaks Across Cores Are Real**](https://download.vusec.net/papers/crosstalk_sp21.pdf)

  * [**Hardware-Software Contracts for Secure Speculation**](https://spectector.github.io/papers/hwsw-contracts.pdf)

  * [**High-Assurance Cryptography in the Spectre Era**](https://cryptojedi.org/papers/sctpreserv-20210115.pdf)


* NDSS 2021

  * [**PhantomCache: Obfuscating Cache Conflicts with Localized Randomization**](https://list.zju.edu.cn/kaibu/phantomcache.pdf)

  * [**SpecTaint: Speculative Taint Analysis for Discovering Spectre Gadgets**](https://www.cs.ucr.edu/~heng/pubs/SpecTaint.pdf)

  * [**Hunting the Haunter — Efficient Relational Symbolic Execution for Spectre with Haunted RelSE**](https://www.ndss-symposium.org/wp-content/uploads/ndss2021_4B-4_24286_paper.pdf)
