
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002777                       # Number of seconds simulated
sim_ticks                                  2777228000                       # Number of ticks simulated
final_tick                                 2777228000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143858                       # Simulator instruction rate (inst/s)
host_op_rate                                   288922                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30823809                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449296                       # Number of bytes of host memory used
host_seconds                                    90.10                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2777228000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          94336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         299264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             393600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        31808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           31808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          497                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                497                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33967683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         107756367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             141724050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33967683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33967683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       11453147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11453147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       11453147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33967683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        107756367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            153177197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003048664250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           88                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           88                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13482                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1344                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1456                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 390336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   91648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  393664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                93184                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2777226000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1456                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.705655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   223.201583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.457659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          384     29.74%     29.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          296     22.93%     52.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          145     11.23%     63.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           82      6.35%     70.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      3.64%     73.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           74      5.73%     79.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      2.87%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.55%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          206     15.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1291                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           88                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      69.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.403663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    147.576690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             58     65.91%     65.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            11     12.50%     78.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9     10.23%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      2.27%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.14%     92.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      1.14%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      1.14%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.14%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.14%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.14%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.14%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      1.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            88                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           88                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.272727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.258485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.706737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               76     86.36%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.14%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10     11.36%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            88                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        91584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       298752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        91648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 32976766.761677470058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 107572010.652348309755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32999811.322656977922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56971750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    168387750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  71006463500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38624.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36011.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48768175.48                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    111003250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               225359500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   30495000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18200.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36950.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       140.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    141.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5133                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1093                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     365088.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6126120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3233340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26025300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5021640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         49171200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             55577850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1951680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       201923070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        23560800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        518928480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              891519480                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            321.010547                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2650137500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2473000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2146096000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     61357250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     103668000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    442833750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3191580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1666005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17514420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2453400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             49073580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2991360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       171009690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        36678240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        531982740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              862176345                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            310.444927                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2661479500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5481500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      19240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2190989500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     95516500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      91027000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    374973500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2777228000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  582553                       # Number of BP lookups
system.cpu.branchPred.condPredicted            582553                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17492                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               353102                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                315                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          353102                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             322761                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            30341                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1625                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2777228000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5193664                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      498557                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           629                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           151                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2777228000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2777228000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1226759                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           283                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2777228000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5554457                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1276608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13319991                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      582553                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             414150                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4179471                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   35258                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1168                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           92                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          213                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1226585                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2862                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5475267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.892515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.545293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1597300     29.17%     29.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    24068      0.44%     29.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   237996      4.35%     33.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   203602      3.72%     37.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    58236      1.06%     38.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   370204      6.76%     45.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    42461      0.78%     46.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   192968      3.52%     49.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2748432     50.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5475267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.104880                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.398073                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1244041                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                375814                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3819276                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 18507                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  17629                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26641871                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  17629                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1265026                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  141035                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7027                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3815191                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                229359                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26529712                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2921                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11534                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  10130                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 201961                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                4                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            29258574                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55631565                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19227026                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27221659                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   576883                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                154                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            116                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     94326                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5129482                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              502870                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            148348                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            41970                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26396207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 239                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26298838                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             21653                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          364554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       693166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            175                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5475267                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.803206                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.455579                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              439392      8.03%      8.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              179242      3.27%     11.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              472484      8.63%     19.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              462014      8.44%     28.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              839902     15.34%     43.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              742721     13.57%     57.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              691093     12.62%     69.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              618537     11.30%     81.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1029882     18.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5475267                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   42251      3.63%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    21      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   195      0.02%      3.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%      3.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            599780     51.53%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           489784     42.08%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    835      0.07%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   757      0.07%     97.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30357      2.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               39      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15027      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8883190     33.78%     33.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40082      0.15%     33.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1895      0.01%     33.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282314     16.28%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  608      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81302      0.31%     50.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1508      0.01%     50.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960854     11.26%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                647      0.00%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310006      8.78%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30010      0.11%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      7.91%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               848707      3.23%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              348740      1.33%     83.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4263252     16.21%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150632      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26298838                       # Type of FU issued
system.cpu.iq.rate                           4.734727                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1164042                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044262                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18135728                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6657704                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6291446                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            41122910                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           20103376                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19889721                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6326467                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21121386                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           428577                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       136364                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8296                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10010                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           479                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  17629                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   97383                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3589                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26396446                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1632                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5129482                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               502870                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                151                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    639                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2579                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12581                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6551                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19132                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26243199                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5068604                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55639                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5567151                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   545890                       # Number of branches executed
system.cpu.iew.exec_stores                     498547                       # Number of stores executed
system.cpu.iew.exec_rate                     4.724710                       # Inst execution rate
system.cpu.iew.wb_sent                       26184944                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26181167                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16430747                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25003207                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.713542                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.657146                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          364579                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17567                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5415109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.807270                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.762248                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       525931      9.71%      9.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       376673      6.96%     16.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       559758     10.34%     27.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148714      2.75%     29.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       875929     16.18%     45.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       435787      8.05%     53.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       531064      9.81%     63.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       469499      8.67%     72.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1491754     27.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5415109                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1491754                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30319825                       # The number of ROB reads
system.cpu.rob.rob_writes                    52853539                       # The number of ROB writes
system.cpu.timesIdled                             771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.428530                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.428530                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.333558                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.333558                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18812510                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5431298                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27112117                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19738807                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2282497                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3686557                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6642958                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2777228000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3163.796310                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              372596                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               971                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            383.723996                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3163.796310                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772411                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.772411                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3705                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3666                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.904541                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10502000                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10502000                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2777228000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4740700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4740700                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492151                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492151                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5232851                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5232851                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5232851                       # number of overall hits
system.cpu.dcache.overall_hits::total         5232851                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13384                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2427                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15811                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15811                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15811                       # number of overall misses
system.cpu.dcache.overall_misses::total         15811                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    756936000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    756936000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    164121999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    164121999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    921057999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    921057999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    921057999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    921057999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4754084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4754084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5248662                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5248662                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5248662                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5248662                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002815                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004907                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004907                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003012                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003012                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003012                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56555.289898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56555.289898                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67623.402967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67623.402967                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58254.253305                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58254.253305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58254.253305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58254.253305                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12570                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1128                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.378698                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   125.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          497                       # number of writebacks
system.cpu.dcache.writebacks::total               497                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11131                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11135                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11135                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2253                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2423                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4676                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4676                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    154333000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    154333000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161506999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161506999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    315839999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    315839999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    315839999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    315839999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000891                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000891                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000891                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000891                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68501.109632                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68501.109632                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66655.798184                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66655.798184                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67544.909966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67544.909966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67544.909966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67544.909966                       # average overall mshr miss latency
system.cpu.dcache.replacements                    971                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2777228000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.051002                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              377640                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               962                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            392.557173                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.051002                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990334                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990334                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2454642                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2454642                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2777228000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1224520                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1224520                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1224520                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1224520                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1224520                       # number of overall hits
system.cpu.icache.overall_hits::total         1224520                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2064                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2064                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2064                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2064                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2064                       # number of overall misses
system.cpu.icache.overall_misses::total          2064                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136227499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136227499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    136227499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136227499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136227499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136227499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1226584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1226584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1226584                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1226584                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1226584                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1226584                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001683                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001683                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001683                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66001.695252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66001.695252                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66001.695252                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66001.695252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66001.695252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66001.695252                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2964                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   105.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          962                       # number of writebacks
system.cpu.icache.writebacks::total               962                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          589                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          589                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          589                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          589                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          589                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          589                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1475                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1475                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1475                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1475                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1475                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104294499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104294499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104294499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104294499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104294499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104294499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001203                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001203                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001203                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001203                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70708.134915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70708.134915                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70708.134915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70708.134915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70708.134915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70708.134915                       # average overall mshr miss latency
system.cpu.icache.replacements                    962                       # number of replacements
system.membus.snoop_filter.tot_requests          8084                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2777228000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3727                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          497                       # Transaction distribution
system.membus.trans_dist::WritebackClean          962                       # Transaction distribution
system.membus.trans_dist::CleanEvict              474                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2423                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2423                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2253                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       155904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       155904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       331072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       331072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  486976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6151                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001138                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033718                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6144     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6151                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14790500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7806748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24670500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
