

================================================================
== Vitis HLS Report for 'kernel_nlp'
================================================================
* Date:           Mon Oct  7 21:30:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  5.556 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   563152|   563152|  3.129 ms|  3.129 ms|  563153|  563153|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_79_1_fu_425                     |kernel_nlp_Pipeline_VITIS_LOOP_79_1                     |     7503|     7503|  34.101 us|  34.101 us|  7503|  7503|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_90_3_fu_433                     |kernel_nlp_Pipeline_VITIS_LOOP_90_3                     |      228|      228|   1.036 us|   1.036 us|   228|   228|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_100_5_fu_442                    |kernel_nlp_Pipeline_VITIS_LOOP_100_5                    |     7503|     7503|  34.101 us|  34.101 us|  7503|  7503|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_114_9_VITIS_LOOP_115_10_fu_450  |kernel_nlp_Pipeline_VITIS_LOOP_114_9_VITIS_LOOP_115_10  |      257|      257|   1.428 us|   1.428 us|   257|   257|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_256_11_fu_513                   |kernel_nlp_Pipeline_VITIS_LOOP_256_11                   |       13|       13|  59.085 ns|  59.085 ns|    13|    13|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_287_12_fu_546                   |kernel_nlp_Pipeline_VITIS_LOOP_287_12                   |     7503|     7503|  34.101 us|  34.101 us|  7503|  7503|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_299_14_fu_554                   |kernel_nlp_Pipeline_VITIS_LOOP_299_14                   |      227|      227|   1.032 us|   1.032 us|   227|   227|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_310_16_fu_562                   |kernel_nlp_Pipeline_VITIS_LOOP_310_16                   |     7503|     7503|  34.101 us|  34.101 us|  7503|  7503|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_7_VITIS_LOOP_113_8  |   548000|   548000|       274|          -|          -|  2000|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      154|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|   221|    23594|    21703|    0|
|Memory               |      510|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     2473|    -|
|Register             |        -|     -|      608|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      600|   221|    24202|    24330|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       41|     9|        3|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       13|     3|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-----+------+------+-----+
    |control_s_axi_U                                                    |control_s_axi                                           |        0|    0|   246|   424|    0|
    |gmem0_m_axi_U                                                      |gmem0_m_axi                                             |       30|    0|  3521|  2695|    0|
    |gmem1_m_axi_U                                                      |gmem1_m_axi                                             |       30|    0|  3521|  2695|    0|
    |gmem2_m_axi_U                                                      |gmem2_m_axi                                             |       30|    0|  3521|  2695|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_100_5_fu_442                    |kernel_nlp_Pipeline_VITIS_LOOP_100_5                    |        0|    0|    50|    89|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_114_9_VITIS_LOOP_115_10_fu_450  |kernel_nlp_Pipeline_VITIS_LOOP_114_9_VITIS_LOOP_115_10  |        0|   45|  7330|  8724|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_256_11_fu_513                   |kernel_nlp_Pipeline_VITIS_LOOP_256_11                   |        0|  176|  5166|  3956|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_287_12_fu_546                   |kernel_nlp_Pipeline_VITIS_LOOP_287_12                   |        0|    0|    50|    89|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_299_14_fu_554                   |kernel_nlp_Pipeline_VITIS_LOOP_299_14                   |        0|    0|    11|    79|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_310_16_fu_562                   |kernel_nlp_Pipeline_VITIS_LOOP_310_16                   |        0|    0|    50|    89|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_79_1_fu_425                     |kernel_nlp_Pipeline_VITIS_LOOP_79_1                     |        0|    0|    50|    89|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_90_3_fu_433                     |kernel_nlp_Pipeline_VITIS_LOOP_90_3                     |        0|    0|    78|    79|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-----+------+------+-----+
    |Total                                                              |                                                        |       90|  221| 23594| 21703|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v0_U     |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v0_1_U   |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v0_2_U   |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v0_3_U   |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v0_4_U   |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v0_5_U   |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v0_6_U   |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v0_7_U   |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v0_8_U   |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v0_9_U   |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v0_10_U  |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v0_11_U  |v0_RAM_T2P_BRAM_1R1W    |       20|  0|   0|    0|  10000|   32|     1|       320000|
    |v1_1_U   |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_2_U   |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_3_U   |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_4_U   |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_5_U   |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_6_U   |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_7_U   |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_8_U   |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_9_U   |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_10_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_11_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_12_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_13_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_14_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_15_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_16_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_17_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_18_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_19_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_20_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_21_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_22_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_23_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_24_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_25_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_26_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_27_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_28_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_29_U  |v1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v1_U     |v1_RAM_T2P_BRAM_1R1W    |        1|  0|   0|    0|    120|   32|     1|         3840|
    |v2_1_U   |v2_1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_2_U   |v2_1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_4_U   |v2_1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_5_U   |v2_1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_7_U   |v2_1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_8_U   |v2_1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_10_U  |v2_1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_11_U  |v2_1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_13_U  |v2_1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_14_U  |v2_1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_U     |v2_RAM_T2P_BRAM_1R1W    |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_3_U   |v2_RAM_T2P_BRAM_1R1W    |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_6_U   |v2_RAM_T2P_BRAM_1R1W    |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_9_U   |v2_RAM_T2P_BRAM_1R1W    |       16|  0|   0|    0|   8000|   32|     1|       256000|
    |v2_12_U  |v2_RAM_T2P_BRAM_1R1W    |       16|  0|   0|    0|   8000|   32|     1|       256000|
    +---------+------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                        |      510|  0|   0|    0| 243600| 1824|    57|      7795200|
    +---------+------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_657_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln112_fu_669_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln113_fu_769_p2               |         +|   0|  0|  13|           6|           1|
    |empty_39_fu_721_p2                |         +|   0|  0|  17|          12|          12|
    |empty_40_fu_731_p2                |         +|   0|  0|  17|          12|          12|
    |empty_42_fu_762_p2                |         +|   0|  0|  21|          14|          14|
    |icmp_ln112_fu_651_p2              |      icmp|   0|  0|  18|          11|           7|
    |icmp_ln113_fu_675_p2              |      icmp|   0|  0|  13|           6|           6|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state150                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state80_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state82_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln112_1_fu_689_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln112_fu_681_p3            |    select|   0|  0|   6|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 154|          86|          67|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  796|        151|    1|        151|
    |ap_done                 |    9|          2|    1|          2|
    |gmem0_ARADDR            |   14|          3|   64|        192|
    |gmem0_ARLEN             |   14|          3|   32|         96|
    |gmem0_ARVALID           |   14|          3|    1|          3|
    |gmem0_AWADDR            |   14|          3|   64|        192|
    |gmem0_AWLEN             |   14|          3|   32|         96|
    |gmem0_AWVALID           |   14|          3|    1|          3|
    |gmem0_BREADY            |   14|          3|    1|          3|
    |gmem0_RREADY            |    9|          2|    1|          2|
    |gmem0_WVALID            |    9|          2|    1|          2|
    |gmem0_blk_n_AR          |    9|          2|    1|          2|
    |gmem0_blk_n_AW          |    9|          2|    1|          2|
    |gmem0_blk_n_B           |    9|          2|    1|          2|
    |gmem1_ARADDR            |   14|          3|   64|        192|
    |gmem1_ARLEN             |   14|          3|   32|         96|
    |gmem1_ARVALID           |   14|          3|    1|          3|
    |gmem1_AWADDR            |   14|          3|   64|        192|
    |gmem1_AWLEN             |   14|          3|   32|         96|
    |gmem1_AWVALID           |   14|          3|    1|          3|
    |gmem1_BREADY            |   14|          3|    1|          3|
    |gmem1_RREADY            |    9|          2|    1|          2|
    |gmem1_WVALID            |    9|          2|    1|          2|
    |gmem1_blk_n_AR          |    9|          2|    1|          2|
    |gmem1_blk_n_AW          |    9|          2|    1|          2|
    |gmem1_blk_n_B           |    9|          2|    1|          2|
    |gmem2_ARADDR            |   14|          3|   64|        192|
    |gmem2_ARLEN             |   14|          3|   32|         96|
    |gmem2_ARVALID           |   14|          3|    1|          3|
    |gmem2_AWADDR            |   14|          3|   64|        192|
    |gmem2_AWLEN             |   14|          3|   32|         96|
    |gmem2_AWVALID           |   14|          3|    1|          3|
    |gmem2_BREADY            |   14|          3|    1|          3|
    |gmem2_RREADY            |    9|          2|    1|          2|
    |gmem2_WVALID            |    9|          2|    1|          2|
    |gmem2_blk_n_AR          |    9|          2|    1|          2|
    |gmem2_blk_n_AW          |    9|          2|    1|          2|
    |gmem2_blk_n_B           |    9|          2|    1|          2|
    |indvar_flatten6_fu_144  |    9|          2|   11|         22|
    |v0_10_address0          |   14|          3|   14|         42|
    |v0_10_ce0               |   14|          3|    1|          3|
    |v0_10_we0               |    9|          2|    1|          2|
    |v0_11_address0          |   14|          3|   14|         42|
    |v0_11_ce0               |   14|          3|    1|          3|
    |v0_11_we0               |    9|          2|    1|          2|
    |v0_1_address0           |   14|          3|   14|         42|
    |v0_1_ce0                |   14|          3|    1|          3|
    |v0_1_we0                |    9|          2|    1|          2|
    |v0_2_address0           |   14|          3|   14|         42|
    |v0_2_ce0                |   14|          3|    1|          3|
    |v0_2_we0                |    9|          2|    1|          2|
    |v0_3_address0           |   14|          3|   14|         42|
    |v0_3_ce0                |   14|          3|    1|          3|
    |v0_3_we0                |    9|          2|    1|          2|
    |v0_4_address0           |   14|          3|   14|         42|
    |v0_4_ce0                |   14|          3|    1|          3|
    |v0_4_we0                |    9|          2|    1|          2|
    |v0_5_address0           |   14|          3|   14|         42|
    |v0_5_ce0                |   14|          3|    1|          3|
    |v0_5_we0                |    9|          2|    1|          2|
    |v0_6_address0           |   14|          3|   14|         42|
    |v0_6_ce0                |   14|          3|    1|          3|
    |v0_6_we0                |    9|          2|    1|          2|
    |v0_7_address0           |   14|          3|   14|         42|
    |v0_7_ce0                |   14|          3|    1|          3|
    |v0_7_we0                |    9|          2|    1|          2|
    |v0_8_address0           |   14|          3|   14|         42|
    |v0_8_ce0                |   14|          3|    1|          3|
    |v0_8_we0                |    9|          2|    1|          2|
    |v0_9_address0           |   14|          3|   14|         42|
    |v0_9_ce0                |   14|          3|    1|          3|
    |v0_9_we0                |    9|          2|    1|          2|
    |v0_address0             |   26|          5|   14|         70|
    |v0_ce0                  |   26|          5|    1|          5|
    |v0_d0                   |   14|          3|   32|         96|
    |v0_we0                  |   14|          3|    1|          3|
    |v1_address0             |   14|          3|    7|         21|
    |v1_ce0                  |   14|          3|    1|          3|
    |v1_we0                  |    9|          2|    1|          2|
    |v2_10_address0          |   14|          3|   13|         39|
    |v2_10_ce0               |   14|          3|    1|          3|
    |v2_10_ce1               |    9|          2|    1|          2|
    |v2_10_we0               |    9|          2|    1|          2|
    |v2_11_address0          |   14|          3|   13|         39|
    |v2_11_ce0               |   14|          3|    1|          3|
    |v2_11_ce1               |    9|          2|    1|          2|
    |v2_11_we0               |    9|          2|    1|          2|
    |v2_12_address0          |   14|          3|   13|         39|
    |v2_12_ce0               |   14|          3|    1|          3|
    |v2_12_we0               |    9|          2|    1|          2|
    |v2_13_address0          |   14|          3|   13|         39|
    |v2_13_ce0               |   14|          3|    1|          3|
    |v2_13_ce1               |    9|          2|    1|          2|
    |v2_13_we0               |    9|          2|    1|          2|
    |v2_14_address0          |   14|          3|   13|         39|
    |v2_14_ce0               |   14|          3|    1|          3|
    |v2_14_ce1               |    9|          2|    1|          2|
    |v2_14_we0               |    9|          2|    1|          2|
    |v2_1_address0           |   14|          3|   13|         39|
    |v2_1_ce0                |   14|          3|    1|          3|
    |v2_1_ce1                |    9|          2|    1|          2|
    |v2_1_we0                |    9|          2|    1|          2|
    |v2_2_address0           |   14|          3|   13|         39|
    |v2_2_ce0                |   14|          3|    1|          3|
    |v2_2_ce1                |    9|          2|    1|          2|
    |v2_2_we0                |    9|          2|    1|          2|
    |v2_3_address0           |   14|          3|   13|         39|
    |v2_3_ce0                |   14|          3|    1|          3|
    |v2_3_we0                |    9|          2|    1|          2|
    |v2_4_address0           |   14|          3|   13|         39|
    |v2_4_ce0                |   14|          3|    1|          3|
    |v2_4_ce1                |    9|          2|    1|          2|
    |v2_4_we0                |    9|          2|    1|          2|
    |v2_5_address0           |   14|          3|   13|         39|
    |v2_5_ce0                |   14|          3|    1|          3|
    |v2_5_ce1                |    9|          2|    1|          2|
    |v2_5_we0                |    9|          2|    1|          2|
    |v2_6_address0           |   14|          3|   13|         39|
    |v2_6_ce0                |   14|          3|    1|          3|
    |v2_6_we0                |    9|          2|    1|          2|
    |v2_7_address0           |   14|          3|   13|         39|
    |v2_7_ce0                |   14|          3|    1|          3|
    |v2_7_ce1                |    9|          2|    1|          2|
    |v2_7_we0                |    9|          2|    1|          2|
    |v2_8_address0           |   14|          3|   13|         39|
    |v2_8_ce0                |   14|          3|    1|          3|
    |v2_8_ce1                |    9|          2|    1|          2|
    |v2_8_we0                |    9|          2|    1|          2|
    |v2_9_address0           |   14|          3|   13|         39|
    |v2_9_ce0                |   14|          3|    1|          3|
    |v2_9_we0                |    9|          2|    1|          2|
    |v2_address0             |   26|          5|   13|         65|
    |v2_ce0                  |   26|          5|    1|          5|
    |v2_d0                   |   14|          3|   32|         96|
    |v2_we0                  |   14|          3|    1|          3|
    |v3_fu_140               |    9|          2|    6|         12|
    |v4_fu_136               |    9|          2|    6|         12|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   | 2473|        512| 1125|       3506|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                      Name                                      |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  150|   0|  150|          0|
    |ap_done_reg                                                                     |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                    |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                    |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                    |    1|   0|    1|          0|
    |bitcast_ln304_reg_875                                                           |   32|   0|   32|          0|
    |empty_42_reg_869                                                                |   14|   0|   14|          0|
    |gmem0_addr_reg_842                                                              |   64|   0|   64|          0|
    |gmem1_addr_reg_847                                                              |   64|   0|   64|          0|
    |gmem2_addr_reg_852                                                              |   64|   0|   64|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_100_5_fu_442_ap_start_reg                    |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_114_9_VITIS_LOOP_115_10_fu_450_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_256_11_fu_513_ap_start_reg                   |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_287_12_fu_546_ap_start_reg                   |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_299_14_fu_554_ap_start_reg                   |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_310_16_fu_562_ap_start_reg                   |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_79_1_fu_425_ap_start_reg                     |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_90_3_fu_433_ap_start_reg                     |    1|   0|    1|          0|
    |indvar_flatten6_fu_144                                                          |   11|   0|   11|          0|
    |p_cast1_reg_863                                                                 |   11|   0|   13|          2|
    |trunc_ln1_reg_828                                                               |   58|   0|   58|          0|
    |trunc_ln3_reg_835                                                               |   58|   0|   58|          0|
    |trunc_ln_reg_821                                                                |   58|   0|   58|          0|
    |v3_fu_140                                                                       |    6|   0|    6|          0|
    |v4_fu_136                                                                       |    6|   0|    6|          0|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                           |  608|   0|  610|          2|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  512|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  512|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

