/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Sun Jun 13 18:24:54 KST 2021
 * 
 */
#include "bluesim_primitives.h"
#include "mkMemory.h"


/* Literal declarations */
static unsigned int const UWide_literal_67_h2aaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									2u };
static tUWide const UWide_literal_67_h2aaaaaaaaaaaaaaaa(67u,
							UWide_literal_67_h2aaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_3("(req.addr>>2: 0x%x,dMemCnt:0x%x)", 32u);
static std::string const __str_literal_2("idx = 0x%x", 10u);
static std::string const __str_literal_1("memory.vmh", 10u);


/* Constructor */
MOD_mkMemory::MOD_mkMemory(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_dMemCnt(simHdl, "dMemCnt", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dMemReqQ_clearReq_ehrReg(simHdl, "dMemReqQ_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dMemReqQ_clearReq_ignored_wires_0(simHdl,
					   "dMemReqQ_clearReq_ignored_wires_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_dMemReqQ_clearReq_ignored_wires_1(simHdl,
					   "dMemReqQ_clearReq_ignored_wires_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_dMemReqQ_clearReq_virtual_reg_0(simHdl,
					 "dMemReqQ_clearReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_dMemReqQ_clearReq_virtual_reg_1(simHdl,
					 "dMemReqQ_clearReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_dMemReqQ_clearReq_wires_0(simHdl, "dMemReqQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_dMemReqQ_clearReq_wires_1(simHdl, "dMemReqQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_dMemReqQ_data_0(simHdl, "dMemReqQ_data_0", this, 66u),
    INST_dMemReqQ_data_1(simHdl, "dMemReqQ_data_1", this, 66u),
    INST_dMemReqQ_deqP(simHdl, "dMemReqQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dMemReqQ_deqReq_ehrReg(simHdl, "dMemReqQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dMemReqQ_deqReq_ignored_wires_0(simHdl,
					 "dMemReqQ_deqReq_ignored_wires_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_dMemReqQ_deqReq_ignored_wires_1(simHdl,
					 "dMemReqQ_deqReq_ignored_wires_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_dMemReqQ_deqReq_ignored_wires_2(simHdl,
					 "dMemReqQ_deqReq_ignored_wires_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_dMemReqQ_deqReq_virtual_reg_0(simHdl, "dMemReqQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_dMemReqQ_deqReq_virtual_reg_1(simHdl, "dMemReqQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_dMemReqQ_deqReq_virtual_reg_2(simHdl, "dMemReqQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_dMemReqQ_deqReq_wires_0(simHdl, "dMemReqQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_dMemReqQ_deqReq_wires_1(simHdl, "dMemReqQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_dMemReqQ_deqReq_wires_2(simHdl, "dMemReqQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_dMemReqQ_empty(simHdl, "dMemReqQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_dMemReqQ_enqP(simHdl, "dMemReqQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dMemReqQ_enqReq_ehrReg(simHdl,
				"dMemReqQ_enqReq_ehrReg",
				this,
				67u,
				bs_wide_tmp(67u).set_bits_in_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
															0u,
															3u),
								  2u,
								  0u,
								  3u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(1u),
										     1u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(0u),
													0u),
				(tUInt8)0u),
    INST_dMemReqQ_enqReq_ignored_wires_0(simHdl,
					 "dMemReqQ_enqReq_ignored_wires_0",
					 this,
					 67u,
					 (tUInt8)0u),
    INST_dMemReqQ_enqReq_ignored_wires_1(simHdl,
					 "dMemReqQ_enqReq_ignored_wires_1",
					 this,
					 67u,
					 (tUInt8)0u),
    INST_dMemReqQ_enqReq_ignored_wires_2(simHdl,
					 "dMemReqQ_enqReq_ignored_wires_2",
					 this,
					 67u,
					 (tUInt8)0u),
    INST_dMemReqQ_enqReq_virtual_reg_0(simHdl, "dMemReqQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_dMemReqQ_enqReq_virtual_reg_1(simHdl, "dMemReqQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_dMemReqQ_enqReq_virtual_reg_2(simHdl, "dMemReqQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_dMemReqQ_enqReq_wires_0(simHdl, "dMemReqQ_enqReq_wires_0", this, 67u, (tUInt8)0u),
    INST_dMemReqQ_enqReq_wires_1(simHdl, "dMemReqQ_enqReq_wires_1", this, 67u, (tUInt8)0u),
    INST_dMemReqQ_enqReq_wires_2(simHdl, "dMemReqQ_enqReq_wires_2", this, 67u, (tUInt8)0u),
    INST_dMemReqQ_full(simHdl, "dMemReqQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dMemRespQ_clearReq_ehrReg(simHdl,
				   "dMemRespQ_clearReq_ehrReg",
				   this,
				   1u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_dMemRespQ_clearReq_ignored_wires_0(simHdl,
					    "dMemRespQ_clearReq_ignored_wires_0",
					    this,
					    1u,
					    (tUInt8)0u),
    INST_dMemRespQ_clearReq_ignored_wires_1(simHdl,
					    "dMemRespQ_clearReq_ignored_wires_1",
					    this,
					    1u,
					    (tUInt8)0u),
    INST_dMemRespQ_clearReq_virtual_reg_0(simHdl,
					  "dMemRespQ_clearReq_virtual_reg_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_dMemRespQ_clearReq_virtual_reg_1(simHdl,
					  "dMemRespQ_clearReq_virtual_reg_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_dMemRespQ_clearReq_wires_0(simHdl, "dMemRespQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_dMemRespQ_clearReq_wires_1(simHdl, "dMemRespQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_dMemRespQ_data_0(simHdl, "dMemRespQ_data_0", this, 32u),
    INST_dMemRespQ_data_1(simHdl, "dMemRespQ_data_1", this, 32u),
    INST_dMemRespQ_deqP(simHdl, "dMemRespQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dMemRespQ_deqReq_ehrReg(simHdl, "dMemRespQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dMemRespQ_deqReq_ignored_wires_0(simHdl,
					  "dMemRespQ_deqReq_ignored_wires_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_dMemRespQ_deqReq_ignored_wires_1(simHdl,
					  "dMemRespQ_deqReq_ignored_wires_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_dMemRespQ_deqReq_ignored_wires_2(simHdl,
					  "dMemRespQ_deqReq_ignored_wires_2",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_dMemRespQ_deqReq_virtual_reg_0(simHdl, "dMemRespQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_dMemRespQ_deqReq_virtual_reg_1(simHdl, "dMemRespQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_dMemRespQ_deqReq_virtual_reg_2(simHdl, "dMemRespQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_dMemRespQ_deqReq_wires_0(simHdl, "dMemRespQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_dMemRespQ_deqReq_wires_1(simHdl, "dMemRespQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_dMemRespQ_deqReq_wires_2(simHdl, "dMemRespQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_dMemRespQ_empty(simHdl, "dMemRespQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_dMemRespQ_enqP(simHdl, "dMemRespQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dMemRespQ_enqReq_ehrReg(simHdl,
				 "dMemRespQ_enqReq_ehrReg",
				 this,
				 33u,
				 2863311530llu,
				 (tUInt8)0u),
    INST_dMemRespQ_enqReq_ignored_wires_0(simHdl,
					  "dMemRespQ_enqReq_ignored_wires_0",
					  this,
					  33u,
					  (tUInt8)0u),
    INST_dMemRespQ_enqReq_ignored_wires_1(simHdl,
					  "dMemRespQ_enqReq_ignored_wires_1",
					  this,
					  33u,
					  (tUInt8)0u),
    INST_dMemRespQ_enqReq_ignored_wires_2(simHdl,
					  "dMemRespQ_enqReq_ignored_wires_2",
					  this,
					  33u,
					  (tUInt8)0u),
    INST_dMemRespQ_enqReq_virtual_reg_0(simHdl, "dMemRespQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_dMemRespQ_enqReq_virtual_reg_1(simHdl, "dMemRespQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_dMemRespQ_enqReq_virtual_reg_2(simHdl, "dMemRespQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_dMemRespQ_enqReq_wires_0(simHdl, "dMemRespQ_enqReq_wires_0", this, 33u, (tUInt8)0u),
    INST_dMemRespQ_enqReq_wires_1(simHdl, "dMemRespQ_enqReq_wires_1", this, 33u, (tUInt8)0u),
    INST_dMemRespQ_enqReq_wires_2(simHdl, "dMemRespQ_enqReq_wires_2", this, 33u, (tUInt8)0u),
    INST_dMemRespQ_full(simHdl, "dMemRespQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dMemStatus(simHdl, "dMemStatus", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_dMemTempData(simHdl, "dMemTempData", this, 32u),
    INST_iMemCnt(simHdl, "iMemCnt", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_iMemReqQ_clearReq_ehrReg(simHdl, "iMemReqQ_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_iMemReqQ_clearReq_ignored_wires_0(simHdl,
					   "iMemReqQ_clearReq_ignored_wires_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_iMemReqQ_clearReq_ignored_wires_1(simHdl,
					   "iMemReqQ_clearReq_ignored_wires_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_iMemReqQ_clearReq_virtual_reg_0(simHdl,
					 "iMemReqQ_clearReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_iMemReqQ_clearReq_virtual_reg_1(simHdl,
					 "iMemReqQ_clearReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_iMemReqQ_clearReq_wires_0(simHdl, "iMemReqQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_iMemReqQ_clearReq_wires_1(simHdl, "iMemReqQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_iMemReqQ_data_0(simHdl, "iMemReqQ_data_0", this, 66u),
    INST_iMemReqQ_data_1(simHdl, "iMemReqQ_data_1", this, 66u),
    INST_iMemReqQ_deqP(simHdl, "iMemReqQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_iMemReqQ_deqReq_ehrReg(simHdl, "iMemReqQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_iMemReqQ_deqReq_ignored_wires_0(simHdl,
					 "iMemReqQ_deqReq_ignored_wires_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_iMemReqQ_deqReq_ignored_wires_1(simHdl,
					 "iMemReqQ_deqReq_ignored_wires_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_iMemReqQ_deqReq_ignored_wires_2(simHdl,
					 "iMemReqQ_deqReq_ignored_wires_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_iMemReqQ_deqReq_virtual_reg_0(simHdl, "iMemReqQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_iMemReqQ_deqReq_virtual_reg_1(simHdl, "iMemReqQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_iMemReqQ_deqReq_virtual_reg_2(simHdl, "iMemReqQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_iMemReqQ_deqReq_wires_0(simHdl, "iMemReqQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_iMemReqQ_deqReq_wires_1(simHdl, "iMemReqQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_iMemReqQ_deqReq_wires_2(simHdl, "iMemReqQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_iMemReqQ_empty(simHdl, "iMemReqQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_iMemReqQ_enqP(simHdl, "iMemReqQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_iMemReqQ_enqReq_ehrReg(simHdl,
				"iMemReqQ_enqReq_ehrReg",
				this,
				67u,
				bs_wide_tmp(67u).set_bits_in_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
															0u,
															3u),
								  2u,
								  0u,
								  3u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(1u),
										     1u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(0u),
													0u),
				(tUInt8)0u),
    INST_iMemReqQ_enqReq_ignored_wires_0(simHdl,
					 "iMemReqQ_enqReq_ignored_wires_0",
					 this,
					 67u,
					 (tUInt8)0u),
    INST_iMemReqQ_enqReq_ignored_wires_1(simHdl,
					 "iMemReqQ_enqReq_ignored_wires_1",
					 this,
					 67u,
					 (tUInt8)0u),
    INST_iMemReqQ_enqReq_ignored_wires_2(simHdl,
					 "iMemReqQ_enqReq_ignored_wires_2",
					 this,
					 67u,
					 (tUInt8)0u),
    INST_iMemReqQ_enqReq_virtual_reg_0(simHdl, "iMemReqQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_iMemReqQ_enqReq_virtual_reg_1(simHdl, "iMemReqQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_iMemReqQ_enqReq_virtual_reg_2(simHdl, "iMemReqQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_iMemReqQ_enqReq_wires_0(simHdl, "iMemReqQ_enqReq_wires_0", this, 67u, (tUInt8)0u),
    INST_iMemReqQ_enqReq_wires_1(simHdl, "iMemReqQ_enqReq_wires_1", this, 67u, (tUInt8)0u),
    INST_iMemReqQ_enqReq_wires_2(simHdl, "iMemReqQ_enqReq_wires_2", this, 67u, (tUInt8)0u),
    INST_iMemReqQ_full(simHdl, "iMemReqQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_iMemRespQ_clearReq_ehrReg(simHdl,
				   "iMemRespQ_clearReq_ehrReg",
				   this,
				   1u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_iMemRespQ_clearReq_ignored_wires_0(simHdl,
					    "iMemRespQ_clearReq_ignored_wires_0",
					    this,
					    1u,
					    (tUInt8)0u),
    INST_iMemRespQ_clearReq_ignored_wires_1(simHdl,
					    "iMemRespQ_clearReq_ignored_wires_1",
					    this,
					    1u,
					    (tUInt8)0u),
    INST_iMemRespQ_clearReq_virtual_reg_0(simHdl,
					  "iMemRespQ_clearReq_virtual_reg_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_iMemRespQ_clearReq_virtual_reg_1(simHdl,
					  "iMemRespQ_clearReq_virtual_reg_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_iMemRespQ_clearReq_wires_0(simHdl, "iMemRespQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_iMemRespQ_clearReq_wires_1(simHdl, "iMemRespQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_iMemRespQ_data_0(simHdl, "iMemRespQ_data_0", this, 32u),
    INST_iMemRespQ_data_1(simHdl, "iMemRespQ_data_1", this, 32u),
    INST_iMemRespQ_deqP(simHdl, "iMemRespQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_iMemRespQ_deqReq_ehrReg(simHdl, "iMemRespQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_iMemRespQ_deqReq_ignored_wires_0(simHdl,
					  "iMemRespQ_deqReq_ignored_wires_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_iMemRespQ_deqReq_ignored_wires_1(simHdl,
					  "iMemRespQ_deqReq_ignored_wires_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_iMemRespQ_deqReq_ignored_wires_2(simHdl,
					  "iMemRespQ_deqReq_ignored_wires_2",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_iMemRespQ_deqReq_virtual_reg_0(simHdl, "iMemRespQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_iMemRespQ_deqReq_virtual_reg_1(simHdl, "iMemRespQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_iMemRespQ_deqReq_virtual_reg_2(simHdl, "iMemRespQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_iMemRespQ_deqReq_wires_0(simHdl, "iMemRespQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_iMemRespQ_deqReq_wires_1(simHdl, "iMemRespQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_iMemRespQ_deqReq_wires_2(simHdl, "iMemRespQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_iMemRespQ_empty(simHdl, "iMemRespQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_iMemRespQ_enqP(simHdl, "iMemRespQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_iMemRespQ_enqReq_ehrReg(simHdl,
				 "iMemRespQ_enqReq_ehrReg",
				 this,
				 33u,
				 2863311530llu,
				 (tUInt8)0u),
    INST_iMemRespQ_enqReq_ignored_wires_0(simHdl,
					  "iMemRespQ_enqReq_ignored_wires_0",
					  this,
					  33u,
					  (tUInt8)0u),
    INST_iMemRespQ_enqReq_ignored_wires_1(simHdl,
					  "iMemRespQ_enqReq_ignored_wires_1",
					  this,
					  33u,
					  (tUInt8)0u),
    INST_iMemRespQ_enqReq_ignored_wires_2(simHdl,
					  "iMemRespQ_enqReq_ignored_wires_2",
					  this,
					  33u,
					  (tUInt8)0u),
    INST_iMemRespQ_enqReq_virtual_reg_0(simHdl, "iMemRespQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_iMemRespQ_enqReq_virtual_reg_1(simHdl, "iMemRespQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_iMemRespQ_enqReq_virtual_reg_2(simHdl, "iMemRespQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_iMemRespQ_enqReq_wires_0(simHdl, "iMemRespQ_enqReq_wires_0", this, 33u, (tUInt8)0u),
    INST_iMemRespQ_enqReq_wires_1(simHdl, "iMemRespQ_enqReq_wires_1", this, 33u, (tUInt8)0u),
    INST_iMemRespQ_enqReq_wires_2(simHdl, "iMemRespQ_enqReq_wires_2", this, 33u, (tUInt8)0u),
    INST_iMemRespQ_full(simHdl, "iMemRespQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_iMemStatus(simHdl, "iMemStatus", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_iMemTempData(simHdl, "iMemTempData", this, 32u),
    INST_mem(simHdl, "mem", this, __str_literal_1, 32u, 32u, 0u, 4294967295u, (tUInt8)0u),
    INST_penaltyCnt(simHdl, "penaltyCnt", this, 32u, 0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_dMemReqQ_data_1___d371(66u),
    DEF_dMemReqQ_data_0___d369(66u),
    DEF_iMemReqQ_data_1___d435(66u),
    DEF_iMemReqQ_data_0___d433(66u),
    DEF__0_CONCAT_DONTCARE___d90(67u),
    DEF_dMemReqQ_enqReq_wires_2_wget____d186(67u),
    DEF_dMemReqQ_enqReq_wires_1_wget____d189(67u),
    DEF_dMemReqQ_enqReq_wires_0_wget____d192(67u),
    DEF_dMemReqQ_enqReq_ehrReg___d194(67u),
    DEF_iMemReqQ_enqReq_wires_2_wget____d2(67u),
    DEF_iMemReqQ_enqReq_wires_1_wget____d5(67u),
    DEF_iMemReqQ_enqReq_wires_0_wget____d8(67u),
    DEF_iMemReqQ_enqReq_ehrReg___d10(67u),
    DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209(66u),
    DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208(66u),
    DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207(66u),
    DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206(66u),
    DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25(66u),
    DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24(66u),
    DEF_iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22(66u),
    DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23(66u),
    DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271(66u),
    DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211(66u),
    DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213(66u),
    DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212(66u),
    DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274(66u),
    DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473(66u),
    DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210(66u),
    DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87(66u),
    DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27(66u),
    DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29(66u),
    DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28(66u),
    DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91(66u),
    DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465(66u),
    DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26(66u),
    DEF__1_CONCAT_dReq_r___d472(67u),
    DEF__1_CONCAT_iReq_r___d464(67u),
    DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214(67u),
    DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275(67u),
    DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474(67u),
    DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30(67u),
    DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92(67u),
    DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466(67u)
{
  PORT_dReq_r.setSize(66u);
  PORT_dReq_r.clear();
  PORT_iReq_r.setSize(66u);
  PORT_iReq_r.clear();
  symbol_count = 181u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkMemory::init_symbols_0()
{
  init_symbol(&symbols[0u], "_read__h30820", SYM_DEF, &DEF__read__h30820, 32u);
  init_symbol(&symbols[1u], "_read_burstLength__h31005", SYM_DEF, &DEF__read_burstLength__h31005, 1u);
  init_symbol(&symbols[2u], "_read_burstLength__h31013", SYM_DEF, &DEF__read_burstLength__h31013, 1u);
  init_symbol(&symbols[3u], "_read_burstLength__h32271", SYM_DEF, &DEF__read_burstLength__h32271, 1u);
  init_symbol(&symbols[4u], "_read_burstLength__h32279", SYM_DEF, &DEF__read_burstLength__h32279, 1u);
  init_symbol(&symbols[5u], "dMemCnt", SYM_MODULE, &INST_dMemCnt);
  init_symbol(&symbols[6u], "dMemReqQ_clearReq_ehrReg", SYM_MODULE, &INST_dMemReqQ_clearReq_ehrReg);
  init_symbol(&symbols[7u],
	      "dMemReqQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_dMemReqQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[8u],
	      "dMemReqQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_dMemReqQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[9u],
	      "dMemReqQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_dMemReqQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[10u],
	      "dMemReqQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_dMemReqQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[11u],
	      "dMemReqQ_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_dMemReqQ_clearReq_wires_0);
  init_symbol(&symbols[12u],
	      "dMemReqQ_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_dMemReqQ_clearReq_wires_1);
  init_symbol(&symbols[13u], "dMemReqQ_data_0", SYM_MODULE, &INST_dMemReqQ_data_0);
  init_symbol(&symbols[14u], "dMemReqQ_data_1", SYM_MODULE, &INST_dMemReqQ_data_1);
  init_symbol(&symbols[15u], "dMemReqQ_deqP", SYM_MODULE, &INST_dMemReqQ_deqP);
  init_symbol(&symbols[16u], "dMemReqQ_deqReq_ehrReg", SYM_MODULE, &INST_dMemReqQ_deqReq_ehrReg);
  init_symbol(&symbols[17u],
	      "dMemReqQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_dMemReqQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[18u],
	      "dMemReqQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_dMemReqQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[19u],
	      "dMemReqQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_dMemReqQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[20u],
	      "dMemReqQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_dMemReqQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[21u],
	      "dMemReqQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_dMemReqQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[22u],
	      "dMemReqQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_dMemReqQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[23u], "dMemReqQ_deqReq_wires_0", SYM_MODULE, &INST_dMemReqQ_deqReq_wires_0);
  init_symbol(&symbols[24u], "dMemReqQ_deqReq_wires_1", SYM_MODULE, &INST_dMemReqQ_deqReq_wires_1);
  init_symbol(&symbols[25u], "dMemReqQ_deqReq_wires_2", SYM_MODULE, &INST_dMemReqQ_deqReq_wires_2);
  init_symbol(&symbols[26u], "dMemReqQ_empty", SYM_MODULE, &INST_dMemReqQ_empty);
  init_symbol(&symbols[27u], "dMemReqQ_empty__h21978", SYM_DEF, &DEF_dMemReqQ_empty__h21978, 1u);
  init_symbol(&symbols[28u], "dMemReqQ_enqP", SYM_MODULE, &INST_dMemReqQ_enqP);
  init_symbol(&symbols[29u], "dMemReqQ_enqReq_ehrReg", SYM_MODULE, &INST_dMemReqQ_enqReq_ehrReg);
  init_symbol(&symbols[30u],
	      "dMemReqQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_dMemReqQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[31u],
	      "dMemReqQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_dMemReqQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[32u],
	      "dMemReqQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_dMemReqQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[33u],
	      "dMemReqQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_dMemReqQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[34u],
	      "dMemReqQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_dMemReqQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[35u],
	      "dMemReqQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_dMemReqQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[36u], "dMemReqQ_enqReq_wires_0", SYM_MODULE, &INST_dMemReqQ_enqReq_wires_0);
  init_symbol(&symbols[37u], "dMemReqQ_enqReq_wires_1", SYM_MODULE, &INST_dMemReqQ_enqReq_wires_1);
  init_symbol(&symbols[38u], "dMemReqQ_enqReq_wires_2", SYM_MODULE, &INST_dMemReqQ_enqReq_wires_2);
  init_symbol(&symbols[39u], "dMemReqQ_full", SYM_MODULE, &INST_dMemReqQ_full);
  init_symbol(&symbols[40u], "dMemReqQ_full__h21949", SYM_DEF, &DEF_dMemReqQ_full__h21949, 1u);
  init_symbol(&symbols[41u],
	      "dMemRespQ_clearReq_ehrReg",
	      SYM_MODULE,
	      &INST_dMemRespQ_clearReq_ehrReg);
  init_symbol(&symbols[42u],
	      "dMemRespQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_dMemRespQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[43u],
	      "dMemRespQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_dMemRespQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[44u],
	      "dMemRespQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_dMemRespQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[45u],
	      "dMemRespQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_dMemRespQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[46u],
	      "dMemRespQ_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_dMemRespQ_clearReq_wires_0);
  init_symbol(&symbols[47u],
	      "dMemRespQ_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_dMemRespQ_clearReq_wires_1);
  init_symbol(&symbols[48u], "dMemRespQ_data_0", SYM_MODULE, &INST_dMemRespQ_data_0);
  init_symbol(&symbols[49u], "dMemRespQ_data_1", SYM_MODULE, &INST_dMemRespQ_data_1);
  init_symbol(&symbols[50u], "dMemRespQ_deqP", SYM_MODULE, &INST_dMemRespQ_deqP);
  init_symbol(&symbols[51u], "dMemRespQ_deqReq_ehrReg", SYM_MODULE, &INST_dMemRespQ_deqReq_ehrReg);
  init_symbol(&symbols[52u],
	      "dMemRespQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_dMemRespQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[53u],
	      "dMemRespQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_dMemRespQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[54u],
	      "dMemRespQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_dMemRespQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[55u],
	      "dMemRespQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_dMemRespQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[56u],
	      "dMemRespQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_dMemRespQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[57u],
	      "dMemRespQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_dMemRespQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[58u], "dMemRespQ_deqReq_wires_0", SYM_MODULE, &INST_dMemRespQ_deqReq_wires_0);
  init_symbol(&symbols[59u], "dMemRespQ_deqReq_wires_1", SYM_MODULE, &INST_dMemRespQ_deqReq_wires_1);
  init_symbol(&symbols[60u], "dMemRespQ_deqReq_wires_2", SYM_MODULE, &INST_dMemRespQ_deqReq_wires_2);
  init_symbol(&symbols[61u], "dMemRespQ_empty", SYM_MODULE, &INST_dMemRespQ_empty);
  init_symbol(&symbols[62u], "dMemRespQ_empty__h29499", SYM_DEF, &DEF_dMemRespQ_empty__h29499, 1u);
  init_symbol(&symbols[63u], "dMemRespQ_enqP", SYM_MODULE, &INST_dMemRespQ_enqP);
  init_symbol(&symbols[64u], "dMemRespQ_enqReq_ehrReg", SYM_MODULE, &INST_dMemRespQ_enqReq_ehrReg);
  init_symbol(&symbols[65u],
	      "dMemRespQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_dMemRespQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[66u],
	      "dMemRespQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_dMemRespQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[67u],
	      "dMemRespQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_dMemRespQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[68u],
	      "dMemRespQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_dMemRespQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[69u],
	      "dMemRespQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_dMemRespQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[70u],
	      "dMemRespQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_dMemRespQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[71u], "dMemRespQ_enqReq_wires_0", SYM_MODULE, &INST_dMemRespQ_enqReq_wires_0);
  init_symbol(&symbols[72u], "dMemRespQ_enqReq_wires_1", SYM_MODULE, &INST_dMemRespQ_enqReq_wires_1);
  init_symbol(&symbols[73u], "dMemRespQ_enqReq_wires_2", SYM_MODULE, &INST_dMemRespQ_enqReq_wires_2);
  init_symbol(&symbols[74u], "dMemRespQ_full", SYM_MODULE, &INST_dMemRespQ_full);
  init_symbol(&symbols[75u], "dMemRespQ_full__h29470", SYM_DEF, &DEF_dMemRespQ_full__h29470, 1u);
  init_symbol(&symbols[76u], "dMemStatus", SYM_MODULE, &INST_dMemStatus);
  init_symbol(&symbols[77u], "dMemStatus__h30956", SYM_DEF, &DEF_dMemStatus__h30956, 3u);
  init_symbol(&symbols[78u], "dMemTempData", SYM_MODULE, &INST_dMemTempData);
  init_symbol(&symbols[79u], "dReq_r", SYM_PORT, &PORT_dReq_r, 66u);
  init_symbol(&symbols[80u], "iMemCnt", SYM_MODULE, &INST_iMemCnt);
  init_symbol(&symbols[81u], "iMemReqQ_clearReq_ehrReg", SYM_MODULE, &INST_iMemReqQ_clearReq_ehrReg);
  init_symbol(&symbols[82u],
	      "iMemReqQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_iMemReqQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[83u],
	      "iMemReqQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_iMemReqQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[84u],
	      "iMemReqQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_iMemReqQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[85u],
	      "iMemReqQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_iMemReqQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[86u],
	      "iMemReqQ_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_iMemReqQ_clearReq_wires_0);
  init_symbol(&symbols[87u],
	      "iMemReqQ_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_iMemReqQ_clearReq_wires_1);
  init_symbol(&symbols[88u], "iMemReqQ_data_0", SYM_MODULE, &INST_iMemReqQ_data_0);
  init_symbol(&symbols[89u], "iMemReqQ_data_1", SYM_MODULE, &INST_iMemReqQ_data_1);
  init_symbol(&symbols[90u], "iMemReqQ_deqP", SYM_MODULE, &INST_iMemReqQ_deqP);
  init_symbol(&symbols[91u], "iMemReqQ_deqReq_ehrReg", SYM_MODULE, &INST_iMemReqQ_deqReq_ehrReg);
  init_symbol(&symbols[92u],
	      "iMemReqQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_iMemReqQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[93u],
	      "iMemReqQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_iMemReqQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[94u],
	      "iMemReqQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_iMemReqQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[95u],
	      "iMemReqQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_iMemReqQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[96u],
	      "iMemReqQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_iMemReqQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[97u],
	      "iMemReqQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_iMemReqQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[98u], "iMemReqQ_deqReq_wires_0", SYM_MODULE, &INST_iMemReqQ_deqReq_wires_0);
  init_symbol(&symbols[99u], "iMemReqQ_deqReq_wires_1", SYM_MODULE, &INST_iMemReqQ_deqReq_wires_1);
  init_symbol(&symbols[100u], "iMemReqQ_deqReq_wires_2", SYM_MODULE, &INST_iMemReqQ_deqReq_wires_2);
  init_symbol(&symbols[101u], "iMemReqQ_empty", SYM_MODULE, &INST_iMemReqQ_empty);
  init_symbol(&symbols[102u], "iMemReqQ_empty__h6721", SYM_DEF, &DEF_iMemReqQ_empty__h6721, 1u);
  init_symbol(&symbols[103u], "iMemReqQ_enqP", SYM_MODULE, &INST_iMemReqQ_enqP);
  init_symbol(&symbols[104u], "iMemReqQ_enqReq_ehrReg", SYM_MODULE, &INST_iMemReqQ_enqReq_ehrReg);
  init_symbol(&symbols[105u],
	      "iMemReqQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_iMemReqQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[106u],
	      "iMemReqQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_iMemReqQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[107u],
	      "iMemReqQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_iMemReqQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[108u],
	      "iMemReqQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_iMemReqQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[109u],
	      "iMemReqQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_iMemReqQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[110u],
	      "iMemReqQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_iMemReqQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[111u], "iMemReqQ_enqReq_wires_0", SYM_MODULE, &INST_iMemReqQ_enqReq_wires_0);
  init_symbol(&symbols[112u], "iMemReqQ_enqReq_wires_1", SYM_MODULE, &INST_iMemReqQ_enqReq_wires_1);
  init_symbol(&symbols[113u], "iMemReqQ_enqReq_wires_2", SYM_MODULE, &INST_iMemReqQ_enqReq_wires_2);
  init_symbol(&symbols[114u], "iMemReqQ_full", SYM_MODULE, &INST_iMemReqQ_full);
  init_symbol(&symbols[115u], "iMemReqQ_full__h6692", SYM_DEF, &DEF_iMemReqQ_full__h6692, 1u);
  init_symbol(&symbols[116u],
	      "iMemRespQ_clearReq_ehrReg",
	      SYM_MODULE,
	      &INST_iMemRespQ_clearReq_ehrReg);
  init_symbol(&symbols[117u],
	      "iMemRespQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_iMemRespQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[118u],
	      "iMemRespQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_iMemRespQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[119u],
	      "iMemRespQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_iMemRespQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[120u],
	      "iMemRespQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_iMemRespQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[121u],
	      "iMemRespQ_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_iMemRespQ_clearReq_wires_0);
  init_symbol(&symbols[122u],
	      "iMemRespQ_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_iMemRespQ_clearReq_wires_1);
  init_symbol(&symbols[123u], "iMemRespQ_data_0", SYM_MODULE, &INST_iMemRespQ_data_0);
  init_symbol(&symbols[124u], "iMemRespQ_data_1", SYM_MODULE, &INST_iMemRespQ_data_1);
  init_symbol(&symbols[125u], "iMemRespQ_deqP", SYM_MODULE, &INST_iMemRespQ_deqP);
  init_symbol(&symbols[126u], "iMemRespQ_deqReq_ehrReg", SYM_MODULE, &INST_iMemRespQ_deqReq_ehrReg);
  init_symbol(&symbols[127u],
	      "iMemRespQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_iMemRespQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[128u],
	      "iMemRespQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_iMemRespQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[129u],
	      "iMemRespQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_iMemRespQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[130u],
	      "iMemRespQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_iMemRespQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[131u],
	      "iMemRespQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_iMemRespQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[132u],
	      "iMemRespQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_iMemRespQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[133u], "iMemRespQ_deqReq_wires_0", SYM_MODULE, &INST_iMemRespQ_deqReq_wires_0);
  init_symbol(&symbols[134u], "iMemRespQ_deqReq_wires_1", SYM_MODULE, &INST_iMemRespQ_deqReq_wires_1);
  init_symbol(&symbols[135u], "iMemRespQ_deqReq_wires_2", SYM_MODULE, &INST_iMemRespQ_deqReq_wires_2);
  init_symbol(&symbols[136u], "iMemRespQ_empty", SYM_MODULE, &INST_iMemRespQ_empty);
  init_symbol(&symbols[137u], "iMemRespQ_empty__h14248", SYM_DEF, &DEF_iMemRespQ_empty__h14248, 1u);
  init_symbol(&symbols[138u], "iMemRespQ_enqP", SYM_MODULE, &INST_iMemRespQ_enqP);
  init_symbol(&symbols[139u], "iMemRespQ_enqReq_ehrReg", SYM_MODULE, &INST_iMemRespQ_enqReq_ehrReg);
  init_symbol(&symbols[140u],
	      "iMemRespQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_iMemRespQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[141u],
	      "iMemRespQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_iMemRespQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[142u],
	      "iMemRespQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_iMemRespQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[143u],
	      "iMemRespQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_iMemRespQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[144u],
	      "iMemRespQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_iMemRespQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[145u],
	      "iMemRespQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_iMemRespQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[146u], "iMemRespQ_enqReq_wires_0", SYM_MODULE, &INST_iMemRespQ_enqReq_wires_0);
  init_symbol(&symbols[147u], "iMemRespQ_enqReq_wires_1", SYM_MODULE, &INST_iMemRespQ_enqReq_wires_1);
  init_symbol(&symbols[148u], "iMemRespQ_enqReq_wires_2", SYM_MODULE, &INST_iMemRespQ_enqReq_wires_2);
  init_symbol(&symbols[149u], "iMemRespQ_full", SYM_MODULE, &INST_iMemRespQ_full);
  init_symbol(&symbols[150u], "iMemRespQ_full__h14219", SYM_DEF, &DEF_iMemRespQ_full__h14219, 1u);
  init_symbol(&symbols[151u], "iMemStatus", SYM_MODULE, &INST_iMemStatus);
  init_symbol(&symbols[152u], "iMemStatus__h32242", SYM_DEF, &DEF_iMemStatus__h32242, 3u);
  init_symbol(&symbols[153u], "iMemTempData", SYM_MODULE, &INST_iMemTempData);
  init_symbol(&symbols[154u], "iReq_r", SYM_PORT, &PORT_iReq_r, 66u);
  init_symbol(&symbols[155u], "mem", SYM_MODULE, &INST_mem);
  init_symbol(&symbols[156u], "penaltyCnt", SYM_MODULE, &INST_penaltyCnt);
  init_symbol(&symbols[157u], "RL_dMemReqQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[158u], "RL_dMemReqQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[159u], "RL_dMemReqQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[160u], "RL_dMemReqQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[161u], "RL_dMemRespQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[162u], "RL_dMemRespQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[163u], "RL_dMemRespQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[164u], "RL_dMemRespQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[165u], "RL_getDResp", SYM_RULE);
  init_symbol(&symbols[166u], "RL_getIResp", SYM_RULE);
  init_symbol(&symbols[167u], "RL_iMemReqQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[168u], "RL_iMemReqQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[169u], "RL_iMemReqQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[170u], "RL_iMemReqQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[171u], "RL_iMemRespQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[172u], "RL_iMemRespQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[173u], "RL_iMemRespQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[174u], "RL_iMemRespQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[175u], "x__h30987", SYM_DEF, &DEF_x__h30987, 1u);
  init_symbol(&symbols[176u], "x__h32221", SYM_DEF, &DEF_x__h32221, 1u);
  init_symbol(&symbols[177u], "x__h32253", SYM_DEF, &DEF_x__h32253, 1u);
  init_symbol(&symbols[178u], "x__h33113", SYM_DEF, &DEF_x__h33113, 1u);
  init_symbol(&symbols[179u], "y__h31062", SYM_DEF, &DEF_y__h31062, 1u);
  init_symbol(&symbols[180u], "y__h32250", SYM_DEF, &DEF_y__h32250, 1u);
}


/* Rule actions */

void MOD_mkMemory::RL_iMemReqQ_enqReq_canonicalize()
{
  tUInt8 DEF_iMemReqQ_enqReq_wires_2_whas____d1;
  DEF_iMemReqQ_enqReq_wires_2_wget____d2 = INST_iMemReqQ_enqReq_wires_2.METH_wget();
  DEF_iMemReqQ_enqReq_wires_1_wget____d5 = INST_iMemReqQ_enqReq_wires_1.METH_wget();
  DEF_iMemReqQ_enqReq_wires_0_wget____d8 = INST_iMemReqQ_enqReq_wires_0.METH_wget();
  DEF_iMemReqQ_enqReq_ehrReg___d10 = INST_iMemReqQ_enqReq_ehrReg.METH_read();
  DEF_iMemReqQ_enqReq_wires_2_whas____d1 = INST_iMemReqQ_enqReq_wires_2.METH_whas();
  DEF_iMemReqQ_enqReq_wires_1_whas____d4 = INST_iMemReqQ_enqReq_wires_1.METH_whas();
  DEF_iMemReqQ_enqReq_wires_0_whas____d7 = INST_iMemReqQ_enqReq_wires_0.METH_whas();
  wop_primExtractWide(66u,
		      67u,
		      DEF_iMemReqQ_enqReq_ehrReg___d10,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25);
  wop_primExtractWide(66u,
		      67u,
		      DEF_iMemReqQ_enqReq_wires_0_wget____d8,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24);
  wop_primExtractWide(66u,
		      67u,
		      DEF_iMemReqQ_enqReq_wires_2_wget____d2,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22);
  DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11 = DEF_iMemReqQ_enqReq_ehrReg___d10.get_bits_in_word8(2u,
												 2u,
												 1u);
  DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13 = DEF_iMemReqQ_enqReq_wires_1_whas____d4 ? DEF_iMemReqQ_enqReq_wires_1_wget____d5.get_bits_in_word8(2u,
																				   2u,
																				   1u) : (DEF_iMemReqQ_enqReq_wires_0_whas____d7 ? DEF_iMemReqQ_enqReq_wires_0_wget____d8.get_bits_in_word8(2u,
																																	    2u,
																																	    1u) : DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11);
  wop_primExtractWide(66u,
		      67u,
		      DEF_iMemReqQ_enqReq_wires_1_wget____d5,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23);
  DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26 = DEF_iMemReqQ_enqReq_wires_0_whas____d7 ? DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24 : DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25;
  DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27 = DEF_iMemReqQ_enqReq_wires_1_whas____d4 ? DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23 : DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26;
  DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28 = DEF_iMemReqQ_enqReq_wires_2_whas____d1 ? DEF_iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22 : DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27;
  DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29 = DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28;
  DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30.set_bits_in_word((tUInt8)7u & (((DEF_iMemReqQ_enqReq_wires_2_whas____d1 ? DEF_iMemReqQ_enqReq_wires_2_wget____d2.get_bits_in_word8(2u,
																								  2u,
																								  1u) : DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13) << 2u) | DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29.get_bits_in_word8(2u,
																																											      0u,
																																											      2u)),
										2u,
										0u,
										3u).set_whole_word(DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29.get_whole_word(1u),
												   1u).set_whole_word(DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29.get_whole_word(0u),
														      0u);
  INST_iMemReqQ_enqReq_ehrReg.METH_write(DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30);
}

void MOD_mkMemory::RL_iMemReqQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_iMemReqQ_deqReq_wires_2_whas__1_THEN_iMemRe_ETC___d40;
  DEF_iMemReqQ_deqReq_ehrReg___d37 = INST_iMemReqQ_deqReq_ehrReg.METH_read();
  DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39 = INST_iMemReqQ_deqReq_wires_1.METH_whas() ? INST_iMemReqQ_deqReq_wires_1.METH_wget() : (INST_iMemReqQ_deqReq_wires_0.METH_whas() ? INST_iMemReqQ_deqReq_wires_0.METH_wget() : DEF_iMemReqQ_deqReq_ehrReg___d37);
  DEF_IF_iMemReqQ_deqReq_wires_2_whas__1_THEN_iMemRe_ETC___d40 = INST_iMemReqQ_deqReq_wires_2.METH_whas() ? INST_iMemReqQ_deqReq_wires_2.METH_wget() : DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39;
  INST_iMemReqQ_deqReq_ehrReg.METH_write(DEF_IF_iMemReqQ_deqReq_wires_2_whas__1_THEN_iMemRe_ETC___d40);
}

void MOD_mkMemory::RL_iMemReqQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_iMemReqQ_clearReq_wires_1_whas__1_THEN_iMem_ETC___d47;
  DEF_iMemReqQ_clearReq_wires_0_whas____d43 = INST_iMemReqQ_clearReq_wires_0.METH_whas();
  DEF_iMemReqQ_clearReq_wires_0_wget____d44 = INST_iMemReqQ_clearReq_wires_0.METH_wget();
  DEF_iMemReqQ_clearReq_ehrReg___d45 = INST_iMemReqQ_clearReq_ehrReg.METH_read();
  DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46 = DEF_iMemReqQ_clearReq_wires_0_whas____d43 ? DEF_iMemReqQ_clearReq_wires_0_wget____d44 : DEF_iMemReqQ_clearReq_ehrReg___d45;
  DEF_IF_iMemReqQ_clearReq_wires_1_whas__1_THEN_iMem_ETC___d47 = INST_iMemReqQ_clearReq_wires_1.METH_whas() ? INST_iMemReqQ_clearReq_wires_1.METH_wget() : DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46;
  INST_iMemReqQ_clearReq_ehrReg.METH_write(DEF_IF_iMemReqQ_clearReq_wires_1_whas__1_THEN_iMem_ETC___d47);
}

void MOD_mkMemory::RL_iMemReqQ_canonicalize()
{
  tUInt8 DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d70;
  tUInt8 DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d61;
  tUInt8 DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d75;
  tUInt8 DEF_iMemReqQ_enqP_6_EQ_0_3_AND_iMemReqQ_clearReq_v_ETC___d85;
  tUInt8 DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d84;
  tUInt8 DEF_iMemReqQ_enqP_6_EQ_1_8_AND_iMemReqQ_clearReq_v_ETC___d89;
  tUInt8 DEF_NOT_iMemReqQ_clearReq_virtual_reg_1_read__8_6__ETC___d82;
  tUInt8 DEF_v__h5158;
  tUInt8 DEF_NOT_iMemReqQ_enqReq_virtual_reg_2_read__3_4_AN_ETC___d55;
  tUInt8 DEF_next_deqP___1__h6618;
  tUInt8 DEF_NOT_iMemReqQ_deqReq_virtual_reg_2_read__2_3_AN_ETC___d64;
  tUInt8 DEF_iMemReqQ_clearReq_virtual_reg_1_read____d48;
  tUInt8 DEF_v__h4805;
  tUInt8 DEF__theResult_____2__h6219;
  tUInt8 DEF_IF_NOT_iMemReqQ_deqReq_virtual_reg_2_read__2_3_ETC___d71;
  tUInt8 DEF_iMemReqQ_enqP__h6202;
  tUInt8 DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d52;
  DEF__0_CONCAT_DONTCARE___d90.set_bits_in_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      3u),
						2u,
						0u,
						3u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  DEF_iMemReqQ_enqP__h6202 = INST_iMemReqQ_enqP.METH_read();
  DEF_iMemReqQ_enqReq_wires_1_wget____d5 = INST_iMemReqQ_enqReq_wires_1.METH_wget();
  DEF_iMemReqQ_enqReq_wires_0_wget____d8 = INST_iMemReqQ_enqReq_wires_0.METH_wget();
  DEF_iMemReqQ_enqReq_ehrReg___d10 = INST_iMemReqQ_enqReq_ehrReg.METH_read();
  DEF_iMemReqQ_clearReq_virtual_reg_1_read____d48 = INST_iMemReqQ_clearReq_virtual_reg_1.METH_read();
  DEF_iMemReqQ_clearReq_wires_0_whas____d43 = INST_iMemReqQ_clearReq_wires_0.METH_whas();
  DEF_iMemReqQ_clearReq_ehrReg___d45 = INST_iMemReqQ_clearReq_ehrReg.METH_read();
  DEF_iMemReqQ_clearReq_wires_0_wget____d44 = INST_iMemReqQ_clearReq_wires_0.METH_wget();
  DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d52 = DEF_iMemReqQ_clearReq_virtual_reg_1_read____d48 || (DEF_iMemReqQ_clearReq_wires_0_whas____d43 ? !DEF_iMemReqQ_clearReq_wires_0_wget____d44 : !DEF_iMemReqQ_clearReq_ehrReg___d45);
  DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46 = DEF_iMemReqQ_clearReq_wires_0_whas____d43 ? DEF_iMemReqQ_clearReq_wires_0_wget____d44 : DEF_iMemReqQ_clearReq_ehrReg___d45;
  DEF_iMemReqQ_deqReq_ehrReg___d37 = INST_iMemReqQ_deqReq_ehrReg.METH_read();
  DEF_iMemReqQ_enqReq_wires_1_whas____d4 = INST_iMemReqQ_enqReq_wires_1.METH_whas();
  DEF_iMemReqQ_enqReq_wires_0_whas____d7 = INST_iMemReqQ_enqReq_wires_0.METH_whas();
  DEF_iMemReqQ_full__h6692 = INST_iMemReqQ_full.METH_read();
  DEF_iMemReqQ_empty__h6721 = INST_iMemReqQ_empty.METH_read();
  DEF_x__h32253 = INST_iMemReqQ_deqP.METH_read();
  wop_primExtractWide(66u,
		      67u,
		      DEF_iMemReqQ_enqReq_ehrReg___d10,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25);
  wop_primExtractWide(66u,
		      67u,
		      DEF_iMemReqQ_enqReq_wires_0_wget____d8,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24);
  wop_primExtractWide(66u,
		      67u,
		      DEF_iMemReqQ_enqReq_wires_1_wget____d5,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23);
  DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11 = DEF_iMemReqQ_enqReq_ehrReg___d10.get_bits_in_word8(2u,
												 2u,
												 1u);
  DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13 = DEF_iMemReqQ_enqReq_wires_1_whas____d4 ? DEF_iMemReqQ_enqReq_wires_1_wget____d5.get_bits_in_word8(2u,
																				   2u,
																				   1u) : (DEF_iMemReqQ_enqReq_wires_0_whas____d7 ? DEF_iMemReqQ_enqReq_wires_0_wget____d8.get_bits_in_word8(2u,
																																	    2u,
																																	    1u) : DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11);
  DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26 = DEF_iMemReqQ_enqReq_wires_0_whas____d7 ? DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24 : DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25;
  DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27 = DEF_iMemReqQ_enqReq_wires_1_whas____d4 ? DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23 : DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26;
  DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87 = DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27;
  DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91 = DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27;
  DEF_next_deqP___1__h6618 = !DEF_x__h32253 && (tUInt8)1u & (DEF_x__h32253 + (tUInt8)1u);
  DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39 = INST_iMemReqQ_deqReq_wires_1.METH_whas() ? INST_iMemReqQ_deqReq_wires_1.METH_wget() : (INST_iMemReqQ_deqReq_wires_0.METH_whas() ? INST_iMemReqQ_deqReq_wires_0.METH_wget() : DEF_iMemReqQ_deqReq_ehrReg___d37);
  DEF_NOT_iMemReqQ_deqReq_virtual_reg_2_read__2_3_AN_ETC___d64 = !INST_iMemReqQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39;
  DEF__theResult_____2__h6219 = DEF_NOT_iMemReqQ_deqReq_virtual_reg_2_read__2_3_AN_ETC___d64 ? DEF_next_deqP___1__h6618 : DEF_x__h32253;
  DEF_NOT_iMemReqQ_enqReq_virtual_reg_2_read__3_4_AN_ETC___d55 = !INST_iMemReqQ_enqReq_virtual_reg_2.METH_read() && DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13;
  DEF_v__h5158 = !DEF_iMemReqQ_enqP__h6202 && (tUInt8)1u & (DEF_iMemReqQ_enqP__h6202 + (tUInt8)1u);
  DEF_v__h4805 = DEF_NOT_iMemReqQ_enqReq_virtual_reg_2_read__3_4_AN_ETC___d55 ? DEF_v__h5158 : DEF_iMemReqQ_enqP__h6202;
  DEF_IF_NOT_iMemReqQ_deqReq_virtual_reg_2_read__2_3_ETC___d71 = DEF__theResult_____2__h6219 == DEF_v__h4805;
  DEF_NOT_iMemReqQ_clearReq_virtual_reg_1_read__8_6__ETC___d82 = (!DEF_iMemReqQ_clearReq_virtual_reg_1_read____d48 && DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46) || (DEF_IF_NOT_iMemReqQ_deqReq_virtual_reg_2_read__2_3_ETC___d71 && (DEF_NOT_iMemReqQ_enqReq_virtual_reg_2_read__3_4_AN_ETC___d55 ? DEF_iMemReqQ_empty__h6721 : DEF_NOT_iMemReqQ_deqReq_virtual_reg_2_read__2_3_AN_ETC___d64 || DEF_iMemReqQ_empty__h6721));
  DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d84 = DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d52 && DEF_NOT_iMemReqQ_enqReq_virtual_reg_2_read__3_4_AN_ETC___d55;
  DEF_iMemReqQ_enqP_6_EQ_1_8_AND_iMemReqQ_clearReq_v_ETC___d89 = DEF_iMemReqQ_enqP__h6202 == (tUInt8)1u && DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d84;
  DEF_iMemReqQ_enqP_6_EQ_0_3_AND_iMemReqQ_clearReq_v_ETC___d85 = DEF_iMemReqQ_enqP__h6202 == (tUInt8)0u && DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d84;
  DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d75 = DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d52 && (DEF_IF_NOT_iMemReqQ_deqReq_virtual_reg_2_read__2_3_ETC___d71 && (DEF_NOT_iMemReqQ_enqReq_virtual_reg_2_read__3_4_AN_ETC___d55 || DEF_iMemReqQ_full__h6692));
  DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d61 = DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d52 && DEF_v__h4805;
  DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d70 = DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d52 && DEF__theResult_____2__h6219;
  DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92.set_bits_in_word((tUInt8)7u & ((DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13 << 2u) | DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91.get_bits_in_word8(2u,
																														    0u,
																														    2u)),
										2u,
										0u,
										3u).set_whole_word(DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91.get_whole_word(1u),
												   1u).set_whole_word(DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91.get_whole_word(0u),
														      0u);
  INST_iMemReqQ_enqP.METH_write(DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d61);
  INST_iMemReqQ_deqP.METH_write(DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d70);
  INST_iMemReqQ_full.METH_write(DEF_iMemReqQ_clearReq_virtual_reg_1_read__8_OR_IF__ETC___d75);
  INST_iMemReqQ_empty.METH_write(DEF_NOT_iMemReqQ_clearReq_virtual_reg_1_read__8_6__ETC___d82);
  if (DEF_iMemReqQ_enqP_6_EQ_0_3_AND_iMemReqQ_clearReq_v_ETC___d85)
    INST_iMemReqQ_data_0.METH_write(DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87);
  if (DEF_iMemReqQ_enqP_6_EQ_1_8_AND_iMemReqQ_clearReq_v_ETC___d89)
    INST_iMemReqQ_data_1.METH_write(DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87);
  INST_iMemReqQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46);
  INST_iMemReqQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_iMemReqQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_iMemReqQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d90);
  INST_iMemReqQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92);
  INST_iMemReqQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_iMemReqQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_iMemReqQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_iMemReqQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39);
}

void MOD_mkMemory::RL_iMemRespQ_enqReq_canonicalize()
{
  tUInt64 DEF_IF_iMemRespQ_enqReq_wires_2_whas__3_THEN_iMemR_ETC___d122;
  tUInt8 DEF_iMemRespQ_enqReq_wires_2_whas____d93;
  tUInt64 DEF_iMemRespQ_enqReq_wires_2_wget____d94;
  DEF_iMemRespQ_enqReq_wires_2_wget____d94 = INST_iMemRespQ_enqReq_wires_2.METH_wget();
  DEF_iMemRespQ_enqReq_wires_1_wget____d97 = INST_iMemRespQ_enqReq_wires_1.METH_wget();
  DEF_iMemRespQ_enqReq_wires_0_wget____d100 = INST_iMemRespQ_enqReq_wires_0.METH_wget();
  DEF_iMemRespQ_enqReq_ehrReg___d102 = INST_iMemRespQ_enqReq_ehrReg.METH_read();
  DEF_iMemRespQ_enqReq_wires_1_whas____d96 = INST_iMemRespQ_enqReq_wires_1.METH_whas();
  DEF_iMemRespQ_enqReq_wires_2_whas____d93 = INST_iMemRespQ_enqReq_wires_2.METH_whas();
  DEF_iMemRespQ_enqReq_wires_0_whas____d99 = INST_iMemRespQ_enqReq_wires_0.METH_whas();
  DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117 = (tUInt32)(DEF_iMemRespQ_enqReq_ehrReg___d102);
  DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103 = (tUInt8)(DEF_iMemRespQ_enqReq_ehrReg___d102 >> 32u);
  DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105 = DEF_iMemRespQ_enqReq_wires_1_whas____d96 ? (tUInt8)(DEF_iMemRespQ_enqReq_wires_1_wget____d97 >> 32u) : (DEF_iMemRespQ_enqReq_wires_0_whas____d99 ? (tUInt8)(DEF_iMemRespQ_enqReq_wires_0_wget____d100 >> 32u) : DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103);
  DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119 = DEF_iMemRespQ_enqReq_wires_1_whas____d96 ? (tUInt32)(DEF_iMemRespQ_enqReq_wires_1_wget____d97) : (DEF_iMemRespQ_enqReq_wires_0_whas____d99 ? (tUInt32)(DEF_iMemRespQ_enqReq_wires_0_wget____d100) : DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117);
  DEF_IF_iMemRespQ_enqReq_wires_2_whas__3_THEN_iMemR_ETC___d122 = 8589934591llu & ((((tUInt64)(DEF_iMemRespQ_enqReq_wires_2_whas____d93 ? (tUInt8)(DEF_iMemRespQ_enqReq_wires_2_wget____d94 >> 32u) : DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105)) << 32u) | (tUInt64)(DEF_iMemRespQ_enqReq_wires_2_whas____d93 ? (tUInt32)(DEF_iMemRespQ_enqReq_wires_2_wget____d94) : DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119));
  INST_iMemRespQ_enqReq_ehrReg.METH_write(DEF_IF_iMemRespQ_enqReq_wires_2_whas__3_THEN_iMemR_ETC___d122);
}

void MOD_mkMemory::RL_iMemRespQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_iMemRespQ_deqReq_wires_2_whas__23_THEN_iMem_ETC___d132;
  DEF_iMemRespQ_deqReq_ehrReg___d129 = INST_iMemRespQ_deqReq_ehrReg.METH_read();
  DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131 = INST_iMemRespQ_deqReq_wires_1.METH_whas() ? INST_iMemRespQ_deqReq_wires_1.METH_wget() : (INST_iMemRespQ_deqReq_wires_0.METH_whas() ? INST_iMemRespQ_deqReq_wires_0.METH_wget() : DEF_iMemRespQ_deqReq_ehrReg___d129);
  DEF_IF_iMemRespQ_deqReq_wires_2_whas__23_THEN_iMem_ETC___d132 = INST_iMemRespQ_deqReq_wires_2.METH_whas() ? INST_iMemRespQ_deqReq_wires_2.METH_wget() : DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131;
  INST_iMemRespQ_deqReq_ehrReg.METH_write(DEF_IF_iMemRespQ_deqReq_wires_2_whas__23_THEN_iMem_ETC___d132);
}

void MOD_mkMemory::RL_iMemRespQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_iMemRespQ_clearReq_wires_1_whas__33_THEN_iM_ETC___d139;
  DEF_iMemRespQ_clearReq_wires_0_whas____d135 = INST_iMemRespQ_clearReq_wires_0.METH_whas();
  DEF_iMemRespQ_clearReq_wires_0_wget____d136 = INST_iMemRespQ_clearReq_wires_0.METH_wget();
  DEF_iMemRespQ_clearReq_ehrReg___d137 = INST_iMemRespQ_clearReq_ehrReg.METH_read();
  DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138 = DEF_iMemRespQ_clearReq_wires_0_whas____d135 ? DEF_iMemRespQ_clearReq_wires_0_wget____d136 : DEF_iMemRespQ_clearReq_ehrReg___d137;
  DEF_IF_iMemRespQ_clearReq_wires_1_whas__33_THEN_iM_ETC___d139 = INST_iMemRespQ_clearReq_wires_1.METH_whas() ? INST_iMemRespQ_clearReq_wires_1.METH_wget() : DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138;
  INST_iMemRespQ_clearReq_ehrReg.METH_write(DEF_IF_iMemRespQ_clearReq_wires_1_whas__33_THEN_iM_ETC___d139);
}

void MOD_mkMemory::RL_iMemRespQ_canonicalize()
{
  tUInt64 DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d184;
  tUInt8 DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d162;
  tUInt8 DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d153;
  tUInt8 DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d167;
  tUInt8 DEF_iMemRespQ_enqP_48_EQ_0_75_AND_iMemRespQ_clearR_ETC___d177;
  tUInt8 DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d176;
  tUInt8 DEF_iMemRespQ_enqP_48_EQ_1_80_AND_iMemRespQ_clearR_ETC___d181;
  tUInt8 DEF_NOT_iMemRespQ_clearReq_virtual_reg_1_read__40__ETC___d174;
  tUInt8 DEF_v__h12873;
  tUInt8 DEF_NOT_iMemRespQ_enqReq_virtual_reg_2_read__45_46_ETC___d147;
  tUInt8 DEF_next_deqP___1__h14145;
  tUInt8 DEF_NOT_iMemRespQ_deqReq_virtual_reg_2_read__54_55_ETC___d156;
  tUInt32 DEF_IF_iMemRespQ_enqReq_virtual_reg_2_read__45_OR__ETC___d179;
  tUInt8 DEF_iMemRespQ_clearReq_virtual_reg_1_read____d140;
  tUInt8 DEF_v__h12520;
  tUInt8 DEF__theResult_____2__h13746;
  tUInt8 DEF_IF_NOT_iMemRespQ_deqReq_virtual_reg_2_read__54_ETC___d163;
  tUInt8 DEF_iMemRespQ_enqP__h13729;
  tUInt8 DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d144;
  DEF__0_CONCAT_DONTCARE___d182 = 2863311530llu;
  DEF_iMemRespQ_empty__h14248 = INST_iMemRespQ_empty.METH_read();
  DEF_iMemRespQ_enqP__h13729 = INST_iMemRespQ_enqP.METH_read();
  DEF_iMemRespQ_enqReq_wires_1_wget____d97 = INST_iMemRespQ_enqReq_wires_1.METH_wget();
  DEF_iMemRespQ_enqReq_wires_0_wget____d100 = INST_iMemRespQ_enqReq_wires_0.METH_wget();
  DEF_iMemRespQ_enqReq_ehrReg___d102 = INST_iMemRespQ_enqReq_ehrReg.METH_read();
  DEF_iMemRespQ_clearReq_virtual_reg_1_read____d140 = INST_iMemRespQ_clearReq_virtual_reg_1.METH_read();
  DEF_iMemRespQ_clearReq_wires_0_whas____d135 = INST_iMemRespQ_clearReq_wires_0.METH_whas();
  DEF_iMemRespQ_clearReq_wires_0_wget____d136 = INST_iMemRespQ_clearReq_wires_0.METH_wget();
  DEF_iMemRespQ_clearReq_ehrReg___d137 = INST_iMemRespQ_clearReq_ehrReg.METH_read();
  DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d144 = DEF_iMemRespQ_clearReq_virtual_reg_1_read____d140 || (DEF_iMemRespQ_clearReq_wires_0_whas____d135 ? !DEF_iMemRespQ_clearReq_wires_0_wget____d136 : !DEF_iMemRespQ_clearReq_ehrReg___d137);
  DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138 = DEF_iMemRespQ_clearReq_wires_0_whas____d135 ? DEF_iMemRespQ_clearReq_wires_0_wget____d136 : DEF_iMemRespQ_clearReq_ehrReg___d137;
  DEF_iMemRespQ_deqReq_ehrReg___d129 = INST_iMemRespQ_deqReq_ehrReg.METH_read();
  DEF_iMemRespQ_enqReq_wires_1_whas____d96 = INST_iMemRespQ_enqReq_wires_1.METH_whas();
  DEF_iMemRespQ_enqReq_wires_0_whas____d99 = INST_iMemRespQ_enqReq_wires_0.METH_whas();
  DEF_iMemRespQ_full__h14219 = INST_iMemRespQ_full.METH_read();
  DEF_x__h33981 = INST_iMemRespQ_deqP.METH_read();
  DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117 = (tUInt32)(DEF_iMemRespQ_enqReq_ehrReg___d102);
  DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103 = (tUInt8)(DEF_iMemRespQ_enqReq_ehrReg___d102 >> 32u);
  DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105 = DEF_iMemRespQ_enqReq_wires_1_whas____d96 ? (tUInt8)(DEF_iMemRespQ_enqReq_wires_1_wget____d97 >> 32u) : (DEF_iMemRespQ_enqReq_wires_0_whas____d99 ? (tUInt8)(DEF_iMemRespQ_enqReq_wires_0_wget____d100 >> 32u) : DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103);
  DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119 = DEF_iMemRespQ_enqReq_wires_1_whas____d96 ? (tUInt32)(DEF_iMemRespQ_enqReq_wires_1_wget____d97) : (DEF_iMemRespQ_enqReq_wires_0_whas____d99 ? (tUInt32)(DEF_iMemRespQ_enqReq_wires_0_wget____d100) : DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117);
  DEF_IF_iMemRespQ_enqReq_virtual_reg_2_read__45_OR__ETC___d179 = DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119;
  DEF_next_deqP___1__h14145 = !DEF_x__h33981 && (tUInt8)1u & (DEF_x__h33981 + (tUInt8)1u);
  DEF_NOT_iMemRespQ_enqReq_virtual_reg_2_read__45_46_ETC___d147 = !INST_iMemRespQ_enqReq_virtual_reg_2.METH_read() && DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105;
  DEF_v__h12873 = !DEF_iMemRespQ_enqP__h13729 && (tUInt8)1u & (DEF_iMemRespQ_enqP__h13729 + (tUInt8)1u);
  DEF_v__h12520 = DEF_NOT_iMemRespQ_enqReq_virtual_reg_2_read__45_46_ETC___d147 ? DEF_v__h12873 : DEF_iMemRespQ_enqP__h13729;
  DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131 = INST_iMemRespQ_deqReq_wires_1.METH_whas() ? INST_iMemRespQ_deqReq_wires_1.METH_wget() : (INST_iMemRespQ_deqReq_wires_0.METH_whas() ? INST_iMemRespQ_deqReq_wires_0.METH_wget() : DEF_iMemRespQ_deqReq_ehrReg___d129);
  DEF_NOT_iMemRespQ_deqReq_virtual_reg_2_read__54_55_ETC___d156 = !INST_iMemRespQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131;
  DEF__theResult_____2__h13746 = DEF_NOT_iMemRespQ_deqReq_virtual_reg_2_read__54_55_ETC___d156 ? DEF_next_deqP___1__h14145 : DEF_x__h33981;
  DEF_IF_NOT_iMemRespQ_deqReq_virtual_reg_2_read__54_ETC___d163 = DEF__theResult_____2__h13746 == DEF_v__h12520;
  DEF_NOT_iMemRespQ_clearReq_virtual_reg_1_read__40__ETC___d174 = (!DEF_iMemRespQ_clearReq_virtual_reg_1_read____d140 && DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138) || (DEF_IF_NOT_iMemRespQ_deqReq_virtual_reg_2_read__54_ETC___d163 && (DEF_NOT_iMemRespQ_enqReq_virtual_reg_2_read__45_46_ETC___d147 ? DEF_iMemRespQ_empty__h14248 : DEF_NOT_iMemRespQ_deqReq_virtual_reg_2_read__54_55_ETC___d156 || DEF_iMemRespQ_empty__h14248));
  DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d176 = DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d144 && DEF_NOT_iMemRespQ_enqReq_virtual_reg_2_read__45_46_ETC___d147;
  DEF_iMemRespQ_enqP_48_EQ_1_80_AND_iMemRespQ_clearR_ETC___d181 = DEF_iMemRespQ_enqP__h13729 == (tUInt8)1u && DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d176;
  DEF_iMemRespQ_enqP_48_EQ_0_75_AND_iMemRespQ_clearR_ETC___d177 = DEF_iMemRespQ_enqP__h13729 == (tUInt8)0u && DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d176;
  DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d167 = DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d144 && (DEF_IF_NOT_iMemRespQ_deqReq_virtual_reg_2_read__54_ETC___d163 && (DEF_NOT_iMemRespQ_enqReq_virtual_reg_2_read__45_46_ETC___d147 || DEF_iMemRespQ_full__h14219));
  DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d153 = DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d144 && DEF_v__h12520;
  DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d162 = DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d144 && DEF__theResult_____2__h13746;
  DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d184 = 8589934591llu & ((((tUInt64)(DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105)) << 32u) | (tUInt64)(DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119));
  INST_iMemRespQ_enqP.METH_write(DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d153);
  INST_iMemRespQ_deqP.METH_write(DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d162);
  INST_iMemRespQ_full.METH_write(DEF_iMemRespQ_clearReq_virtual_reg_1_read__40_OR_I_ETC___d167);
  INST_iMemRespQ_empty.METH_write(DEF_NOT_iMemRespQ_clearReq_virtual_reg_1_read__40__ETC___d174);
  if (DEF_iMemRespQ_enqP_48_EQ_0_75_AND_iMemRespQ_clearR_ETC___d177)
    INST_iMemRespQ_data_0.METH_write(DEF_IF_iMemRespQ_enqReq_virtual_reg_2_read__45_OR__ETC___d179);
  if (DEF_iMemRespQ_enqP_48_EQ_1_80_AND_iMemRespQ_clearR_ETC___d181)
    INST_iMemRespQ_data_1.METH_write(DEF_IF_iMemRespQ_enqReq_virtual_reg_2_read__45_OR__ETC___d179);
  INST_iMemRespQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_iMemRespQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_iMemRespQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138);
  INST_iMemRespQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d182);
  INST_iMemRespQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d184);
  INST_iMemRespQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_iMemRespQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_iMemRespQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131);
  INST_iMemRespQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
}

void MOD_mkMemory::RL_dMemReqQ_enqReq_canonicalize()
{
  tUInt8 DEF_dMemReqQ_enqReq_wires_2_whas____d185;
  DEF_dMemReqQ_enqReq_wires_2_wget____d186 = INST_dMemReqQ_enqReq_wires_2.METH_wget();
  DEF_dMemReqQ_enqReq_wires_1_wget____d189 = INST_dMemReqQ_enqReq_wires_1.METH_wget();
  DEF_dMemReqQ_enqReq_wires_0_wget____d192 = INST_dMemReqQ_enqReq_wires_0.METH_wget();
  DEF_dMemReqQ_enqReq_ehrReg___d194 = INST_dMemReqQ_enqReq_ehrReg.METH_read();
  DEF_dMemReqQ_enqReq_wires_2_whas____d185 = INST_dMemReqQ_enqReq_wires_2.METH_whas();
  DEF_dMemReqQ_enqReq_wires_1_whas____d188 = INST_dMemReqQ_enqReq_wires_1.METH_whas();
  DEF_dMemReqQ_enqReq_wires_0_whas____d191 = INST_dMemReqQ_enqReq_wires_0.METH_whas();
  wop_primExtractWide(66u,
		      67u,
		      DEF_dMemReqQ_enqReq_ehrReg___d194,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209);
  wop_primExtractWide(66u,
		      67u,
		      DEF_dMemReqQ_enqReq_wires_0_wget____d192,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208);
  wop_primExtractWide(66u,
		      67u,
		      DEF_dMemReqQ_enqReq_wires_1_wget____d189,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207);
  DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195 = DEF_dMemReqQ_enqReq_ehrReg___d194.get_bits_in_word8(2u,
												    2u,
												    1u);
  DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197 = DEF_dMemReqQ_enqReq_wires_1_whas____d188 ? DEF_dMemReqQ_enqReq_wires_1_wget____d189.get_bits_in_word8(2u,
																					2u,
																					1u) : (DEF_dMemReqQ_enqReq_wires_0_whas____d191 ? DEF_dMemReqQ_enqReq_wires_0_wget____d192.get_bits_in_word8(2u,
																																		     2u,
																																		     1u) : DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195);
  wop_primExtractWide(66u,
		      67u,
		      DEF_dMemReqQ_enqReq_wires_2_wget____d186,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206);
  DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210 = DEF_dMemReqQ_enqReq_wires_0_whas____d191 ? DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208 : DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209;
  DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211 = DEF_dMemReqQ_enqReq_wires_1_whas____d188 ? DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207 : DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210;
  DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212 = DEF_dMemReqQ_enqReq_wires_2_whas____d185 ? DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206 : DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211;
  DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213 = DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212;
  DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214.set_bits_in_word((tUInt8)7u & (((DEF_dMemReqQ_enqReq_wires_2_whas____d185 ? DEF_dMemReqQ_enqReq_wires_2_wget____d186.get_bits_in_word8(2u,
																								       2u,
																								       1u) : DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197) << 2u) | DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213.get_bits_in_word8(2u,
																																												     0u,
																																												     2u)),
										 2u,
										 0u,
										 3u).set_whole_word(DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213.get_whole_word(1u),
												    1u).set_whole_word(DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213.get_whole_word(0u),
														       0u);
  INST_dMemReqQ_enqReq_ehrReg.METH_write(DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214);
}

void MOD_mkMemory::RL_dMemReqQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_dMemReqQ_deqReq_wires_2_whas__15_THEN_dMemR_ETC___d224;
  DEF_dMemReqQ_deqReq_ehrReg___d221 = INST_dMemReqQ_deqReq_ehrReg.METH_read();
  DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223 = INST_dMemReqQ_deqReq_wires_1.METH_whas() ? INST_dMemReqQ_deqReq_wires_1.METH_wget() : (INST_dMemReqQ_deqReq_wires_0.METH_whas() ? INST_dMemReqQ_deqReq_wires_0.METH_wget() : DEF_dMemReqQ_deqReq_ehrReg___d221);
  DEF_IF_dMemReqQ_deqReq_wires_2_whas__15_THEN_dMemR_ETC___d224 = INST_dMemReqQ_deqReq_wires_2.METH_whas() ? INST_dMemReqQ_deqReq_wires_2.METH_wget() : DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223;
  INST_dMemReqQ_deqReq_ehrReg.METH_write(DEF_IF_dMemReqQ_deqReq_wires_2_whas__15_THEN_dMemR_ETC___d224);
}

void MOD_mkMemory::RL_dMemReqQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_dMemReqQ_clearReq_wires_1_whas__25_THEN_dMe_ETC___d231;
  DEF_dMemReqQ_clearReq_wires_0_whas____d227 = INST_dMemReqQ_clearReq_wires_0.METH_whas();
  DEF_dMemReqQ_clearReq_wires_0_wget____d228 = INST_dMemReqQ_clearReq_wires_0.METH_wget();
  DEF_dMemReqQ_clearReq_ehrReg___d229 = INST_dMemReqQ_clearReq_ehrReg.METH_read();
  DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230 = DEF_dMemReqQ_clearReq_wires_0_whas____d227 ? DEF_dMemReqQ_clearReq_wires_0_wget____d228 : DEF_dMemReqQ_clearReq_ehrReg___d229;
  DEF_IF_dMemReqQ_clearReq_wires_1_whas__25_THEN_dMe_ETC___d231 = INST_dMemReqQ_clearReq_wires_1.METH_whas() ? INST_dMemReqQ_clearReq_wires_1.METH_wget() : DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230;
  INST_dMemReqQ_clearReq_ehrReg.METH_write(DEF_IF_dMemReqQ_clearReq_wires_1_whas__25_THEN_dMe_ETC___d231);
}

void MOD_mkMemory::RL_dMemReqQ_canonicalize()
{
  tUInt8 DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d254;
  tUInt8 DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d245;
  tUInt8 DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d259;
  tUInt8 DEF_dMemReqQ_enqP_40_EQ_0_67_AND_dMemReqQ_clearReq_ETC___d269;
  tUInt8 DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d268;
  tUInt8 DEF_dMemReqQ_enqP_40_EQ_1_72_AND_dMemReqQ_clearReq_ETC___d273;
  tUInt8 DEF_NOT_dMemReqQ_clearReq_virtual_reg_1_read__32_6_ETC___d266;
  tUInt8 DEF_v__h20415;
  tUInt8 DEF_NOT_dMemReqQ_enqReq_virtual_reg_2_read__37_38__ETC___d239;
  tUInt8 DEF_next_deqP___1__h21875;
  tUInt8 DEF_NOT_dMemReqQ_deqReq_virtual_reg_2_read__46_47__ETC___d248;
  tUInt8 DEF_dMemReqQ_clearReq_virtual_reg_1_read____d232;
  tUInt8 DEF_v__h20062;
  tUInt8 DEF__theResult_____2__h21476;
  tUInt8 DEF_IF_NOT_dMemReqQ_deqReq_virtual_reg_2_read__46__ETC___d255;
  tUInt8 DEF_dMemReqQ_enqP__h21459;
  tUInt8 DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d236;
  DEF__0_CONCAT_DONTCARE___d90.set_bits_in_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      3u),
						2u,
						0u,
						3u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  DEF_x__h30987 = INST_dMemReqQ_deqP.METH_read();
  DEF_dMemReqQ_enqP__h21459 = INST_dMemReqQ_enqP.METH_read();
  DEF_dMemReqQ_enqReq_wires_1_wget____d189 = INST_dMemReqQ_enqReq_wires_1.METH_wget();
  DEF_dMemReqQ_enqReq_wires_0_wget____d192 = INST_dMemReqQ_enqReq_wires_0.METH_wget();
  DEF_dMemReqQ_enqReq_ehrReg___d194 = INST_dMemReqQ_enqReq_ehrReg.METH_read();
  DEF_dMemReqQ_clearReq_virtual_reg_1_read____d232 = INST_dMemReqQ_clearReq_virtual_reg_1.METH_read();
  DEF_dMemReqQ_clearReq_wires_0_wget____d228 = INST_dMemReqQ_clearReq_wires_0.METH_wget();
  DEF_dMemReqQ_clearReq_wires_0_whas____d227 = INST_dMemReqQ_clearReq_wires_0.METH_whas();
  DEF_dMemReqQ_clearReq_ehrReg___d229 = INST_dMemReqQ_clearReq_ehrReg.METH_read();
  DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d236 = DEF_dMemReqQ_clearReq_virtual_reg_1_read____d232 || (DEF_dMemReqQ_clearReq_wires_0_whas____d227 ? !DEF_dMemReqQ_clearReq_wires_0_wget____d228 : !DEF_dMemReqQ_clearReq_ehrReg___d229);
  DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230 = DEF_dMemReqQ_clearReq_wires_0_whas____d227 ? DEF_dMemReqQ_clearReq_wires_0_wget____d228 : DEF_dMemReqQ_clearReq_ehrReg___d229;
  DEF_dMemReqQ_deqReq_ehrReg___d221 = INST_dMemReqQ_deqReq_ehrReg.METH_read();
  DEF_dMemReqQ_enqReq_wires_1_whas____d188 = INST_dMemReqQ_enqReq_wires_1.METH_whas();
  DEF_dMemReqQ_enqReq_wires_0_whas____d191 = INST_dMemReqQ_enqReq_wires_0.METH_whas();
  DEF_dMemReqQ_full__h21949 = INST_dMemReqQ_full.METH_read();
  DEF_dMemReqQ_empty__h21978 = INST_dMemReqQ_empty.METH_read();
  wop_primExtractWide(66u,
		      67u,
		      DEF_dMemReqQ_enqReq_ehrReg___d194,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209);
  wop_primExtractWide(66u,
		      67u,
		      DEF_dMemReqQ_enqReq_wires_0_wget____d192,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208);
  wop_primExtractWide(66u,
		      67u,
		      DEF_dMemReqQ_enqReq_wires_1_wget____d189,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207);
  DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195 = DEF_dMemReqQ_enqReq_ehrReg___d194.get_bits_in_word8(2u,
												    2u,
												    1u);
  DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197 = DEF_dMemReqQ_enqReq_wires_1_whas____d188 ? DEF_dMemReqQ_enqReq_wires_1_wget____d189.get_bits_in_word8(2u,
																					2u,
																					1u) : (DEF_dMemReqQ_enqReq_wires_0_whas____d191 ? DEF_dMemReqQ_enqReq_wires_0_wget____d192.get_bits_in_word8(2u,
																																		     2u,
																																		     1u) : DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195);
  DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210 = DEF_dMemReqQ_enqReq_wires_0_whas____d191 ? DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208 : DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209;
  DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211 = DEF_dMemReqQ_enqReq_wires_1_whas____d188 ? DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207 : DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210;
  DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271 = DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211;
  DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274 = DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211;
  DEF_next_deqP___1__h21875 = !DEF_x__h30987 && (tUInt8)1u & (DEF_x__h30987 + (tUInt8)1u);
  DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223 = INST_dMemReqQ_deqReq_wires_1.METH_whas() ? INST_dMemReqQ_deqReq_wires_1.METH_wget() : (INST_dMemReqQ_deqReq_wires_0.METH_whas() ? INST_dMemReqQ_deqReq_wires_0.METH_wget() : DEF_dMemReqQ_deqReq_ehrReg___d221);
  DEF_NOT_dMemReqQ_deqReq_virtual_reg_2_read__46_47__ETC___d248 = !INST_dMemReqQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223;
  DEF__theResult_____2__h21476 = DEF_NOT_dMemReqQ_deqReq_virtual_reg_2_read__46_47__ETC___d248 ? DEF_next_deqP___1__h21875 : DEF_x__h30987;
  DEF_NOT_dMemReqQ_enqReq_virtual_reg_2_read__37_38__ETC___d239 = !INST_dMemReqQ_enqReq_virtual_reg_2.METH_read() && DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197;
  DEF_v__h20415 = !DEF_dMemReqQ_enqP__h21459 && (tUInt8)1u & (DEF_dMemReqQ_enqP__h21459 + (tUInt8)1u);
  DEF_v__h20062 = DEF_NOT_dMemReqQ_enqReq_virtual_reg_2_read__37_38__ETC___d239 ? DEF_v__h20415 : DEF_dMemReqQ_enqP__h21459;
  DEF_IF_NOT_dMemReqQ_deqReq_virtual_reg_2_read__46__ETC___d255 = DEF__theResult_____2__h21476 == DEF_v__h20062;
  DEF_NOT_dMemReqQ_clearReq_virtual_reg_1_read__32_6_ETC___d266 = (!DEF_dMemReqQ_clearReq_virtual_reg_1_read____d232 && DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230) || (DEF_IF_NOT_dMemReqQ_deqReq_virtual_reg_2_read__46__ETC___d255 && (DEF_NOT_dMemReqQ_enqReq_virtual_reg_2_read__37_38__ETC___d239 ? DEF_dMemReqQ_empty__h21978 : DEF_NOT_dMemReqQ_deqReq_virtual_reg_2_read__46_47__ETC___d248 || DEF_dMemReqQ_empty__h21978));
  DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d268 = DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d236 && DEF_NOT_dMemReqQ_enqReq_virtual_reg_2_read__37_38__ETC___d239;
  DEF_dMemReqQ_enqP_40_EQ_1_72_AND_dMemReqQ_clearReq_ETC___d273 = DEF_dMemReqQ_enqP__h21459 == (tUInt8)1u && DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d268;
  DEF_dMemReqQ_enqP_40_EQ_0_67_AND_dMemReqQ_clearReq_ETC___d269 = DEF_dMemReqQ_enqP__h21459 == (tUInt8)0u && DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d268;
  DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d259 = DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d236 && (DEF_IF_NOT_dMemReqQ_deqReq_virtual_reg_2_read__46__ETC___d255 && (DEF_NOT_dMemReqQ_enqReq_virtual_reg_2_read__37_38__ETC___d239 || DEF_dMemReqQ_full__h21949));
  DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d245 = DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d236 && DEF_v__h20062;
  DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d254 = DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d236 && DEF__theResult_____2__h21476;
  DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275.set_bits_in_word((tUInt8)7u & ((DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197 << 2u) | DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274.get_bits_in_word8(2u,
																														       0u,
																														       2u)),
										 2u,
										 0u,
										 3u).set_whole_word(DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274.get_whole_word(1u),
												    1u).set_whole_word(DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274.get_whole_word(0u),
														       0u);
  INST_dMemReqQ_enqP.METH_write(DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d245);
  INST_dMemReqQ_deqP.METH_write(DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d254);
  INST_dMemReqQ_full.METH_write(DEF_dMemReqQ_clearReq_virtual_reg_1_read__32_OR_IF_ETC___d259);
  INST_dMemReqQ_empty.METH_write(DEF_NOT_dMemReqQ_clearReq_virtual_reg_1_read__32_6_ETC___d266);
  if (DEF_dMemReqQ_enqP_40_EQ_0_67_AND_dMemReqQ_clearReq_ETC___d269)
    INST_dMemReqQ_data_0.METH_write(DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271);
  if (DEF_dMemReqQ_enqP_40_EQ_1_72_AND_dMemReqQ_clearReq_ETC___d273)
    INST_dMemReqQ_data_1.METH_write(DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271);
  INST_dMemReqQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230);
  INST_dMemReqQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_dMemReqQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_dMemReqQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d90);
  INST_dMemReqQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275);
  INST_dMemReqQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_dMemReqQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_dMemReqQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_dMemReqQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223);
}

void MOD_mkMemory::RL_dMemRespQ_enqReq_canonicalize()
{
  tUInt64 DEF_IF_dMemRespQ_enqReq_wires_2_whas__76_THEN_dMem_ETC___d305;
  tUInt8 DEF_dMemRespQ_enqReq_wires_2_whas____d276;
  tUInt64 DEF_dMemRespQ_enqReq_wires_2_wget____d277;
  DEF_dMemRespQ_enqReq_wires_2_wget____d277 = INST_dMemRespQ_enqReq_wires_2.METH_wget();
  DEF_dMemRespQ_enqReq_wires_1_wget____d280 = INST_dMemRespQ_enqReq_wires_1.METH_wget();
  DEF_dMemRespQ_enqReq_wires_0_wget____d283 = INST_dMemRespQ_enqReq_wires_0.METH_wget();
  DEF_dMemRespQ_enqReq_ehrReg___d285 = INST_dMemRespQ_enqReq_ehrReg.METH_read();
  DEF_dMemRespQ_enqReq_wires_1_whas____d279 = INST_dMemRespQ_enqReq_wires_1.METH_whas();
  DEF_dMemRespQ_enqReq_wires_2_whas____d276 = INST_dMemRespQ_enqReq_wires_2.METH_whas();
  DEF_dMemRespQ_enqReq_wires_0_whas____d282 = INST_dMemRespQ_enqReq_wires_0.METH_whas();
  DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300 = (tUInt32)(DEF_dMemRespQ_enqReq_ehrReg___d285);
  DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286 = (tUInt8)(DEF_dMemRespQ_enqReq_ehrReg___d285 >> 32u);
  DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288 = DEF_dMemRespQ_enqReq_wires_1_whas____d279 ? (tUInt8)(DEF_dMemRespQ_enqReq_wires_1_wget____d280 >> 32u) : (DEF_dMemRespQ_enqReq_wires_0_whas____d282 ? (tUInt8)(DEF_dMemRespQ_enqReq_wires_0_wget____d283 >> 32u) : DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286);
  DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302 = DEF_dMemRespQ_enqReq_wires_1_whas____d279 ? (tUInt32)(DEF_dMemRespQ_enqReq_wires_1_wget____d280) : (DEF_dMemRespQ_enqReq_wires_0_whas____d282 ? (tUInt32)(DEF_dMemRespQ_enqReq_wires_0_wget____d283) : DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300);
  DEF_IF_dMemRespQ_enqReq_wires_2_whas__76_THEN_dMem_ETC___d305 = 8589934591llu & ((((tUInt64)(DEF_dMemRespQ_enqReq_wires_2_whas____d276 ? (tUInt8)(DEF_dMemRespQ_enqReq_wires_2_wget____d277 >> 32u) : DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288)) << 32u) | (tUInt64)(DEF_dMemRespQ_enqReq_wires_2_whas____d276 ? (tUInt32)(DEF_dMemRespQ_enqReq_wires_2_wget____d277) : DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302));
  INST_dMemRespQ_enqReq_ehrReg.METH_write(DEF_IF_dMemRespQ_enqReq_wires_2_whas__76_THEN_dMem_ETC___d305);
}

void MOD_mkMemory::RL_dMemRespQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_dMemRespQ_deqReq_wires_2_whas__06_THEN_dMem_ETC___d315;
  DEF_dMemRespQ_deqReq_ehrReg___d312 = INST_dMemRespQ_deqReq_ehrReg.METH_read();
  DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314 = INST_dMemRespQ_deqReq_wires_1.METH_whas() ? INST_dMemRespQ_deqReq_wires_1.METH_wget() : (INST_dMemRespQ_deqReq_wires_0.METH_whas() ? INST_dMemRespQ_deqReq_wires_0.METH_wget() : DEF_dMemRespQ_deqReq_ehrReg___d312);
  DEF_IF_dMemRespQ_deqReq_wires_2_whas__06_THEN_dMem_ETC___d315 = INST_dMemRespQ_deqReq_wires_2.METH_whas() ? INST_dMemRespQ_deqReq_wires_2.METH_wget() : DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314;
  INST_dMemRespQ_deqReq_ehrReg.METH_write(DEF_IF_dMemRespQ_deqReq_wires_2_whas__06_THEN_dMem_ETC___d315);
}

void MOD_mkMemory::RL_dMemRespQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_dMemRespQ_clearReq_wires_1_whas__16_THEN_dM_ETC___d322;
  DEF_dMemRespQ_clearReq_wires_0_whas____d318 = INST_dMemRespQ_clearReq_wires_0.METH_whas();
  DEF_dMemRespQ_clearReq_wires_0_wget____d319 = INST_dMemRespQ_clearReq_wires_0.METH_wget();
  DEF_dMemRespQ_clearReq_ehrReg___d320 = INST_dMemRespQ_clearReq_ehrReg.METH_read();
  DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321 = DEF_dMemRespQ_clearReq_wires_0_whas____d318 ? DEF_dMemRespQ_clearReq_wires_0_wget____d319 : DEF_dMemRespQ_clearReq_ehrReg___d320;
  DEF_IF_dMemRespQ_clearReq_wires_1_whas__16_THEN_dM_ETC___d322 = INST_dMemRespQ_clearReq_wires_1.METH_whas() ? INST_dMemRespQ_clearReq_wires_1.METH_wget() : DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321;
  INST_dMemRespQ_clearReq_ehrReg.METH_write(DEF_IF_dMemRespQ_clearReq_wires_1_whas__16_THEN_dM_ETC___d322);
}

void MOD_mkMemory::RL_dMemRespQ_canonicalize()
{
  tUInt64 DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d366;
  tUInt8 DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d345;
  tUInt8 DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d336;
  tUInt8 DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d350;
  tUInt8 DEF_dMemRespQ_enqP_31_EQ_0_58_AND_dMemRespQ_clearR_ETC___d360;
  tUInt8 DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d359;
  tUInt8 DEF_dMemRespQ_enqP_31_EQ_1_63_AND_dMemRespQ_clearR_ETC___d364;
  tUInt8 DEF_NOT_dMemRespQ_clearReq_virtual_reg_1_read__23__ETC___d357;
  tUInt8 DEF_v__h28124;
  tUInt8 DEF_NOT_dMemRespQ_enqReq_virtual_reg_2_read__28_29_ETC___d330;
  tUInt8 DEF_next_deqP___1__h29396;
  tUInt8 DEF_NOT_dMemRespQ_deqReq_virtual_reg_2_read__37_38_ETC___d339;
  tUInt32 DEF_IF_dMemRespQ_enqReq_virtual_reg_2_read__28_OR__ETC___d362;
  tUInt8 DEF_dMemRespQ_clearReq_virtual_reg_1_read____d323;
  tUInt8 DEF_v__h27771;
  tUInt8 DEF__theResult_____2__h28997;
  tUInt8 DEF_IF_NOT_dMemRespQ_deqReq_virtual_reg_2_read__37_ETC___d346;
  tUInt8 DEF_dMemRespQ_enqP__h28980;
  tUInt8 DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d327;
  DEF__0_CONCAT_DONTCARE___d182 = 2863311530llu;
  DEF_dMemRespQ_empty__h29499 = INST_dMemRespQ_empty.METH_read();
  DEF_dMemRespQ_enqP__h28980 = INST_dMemRespQ_enqP.METH_read();
  DEF_dMemRespQ_enqReq_wires_1_wget____d280 = INST_dMemRespQ_enqReq_wires_1.METH_wget();
  DEF_dMemRespQ_enqReq_wires_0_wget____d283 = INST_dMemRespQ_enqReq_wires_0.METH_wget();
  DEF_dMemRespQ_enqReq_ehrReg___d285 = INST_dMemRespQ_enqReq_ehrReg.METH_read();
  DEF_dMemRespQ_clearReq_virtual_reg_1_read____d323 = INST_dMemRespQ_clearReq_virtual_reg_1.METH_read();
  DEF_dMemRespQ_clearReq_wires_0_whas____d318 = INST_dMemRespQ_clearReq_wires_0.METH_whas();
  DEF_dMemRespQ_clearReq_wires_0_wget____d319 = INST_dMemRespQ_clearReq_wires_0.METH_wget();
  DEF_dMemRespQ_clearReq_ehrReg___d320 = INST_dMemRespQ_clearReq_ehrReg.METH_read();
  DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d327 = DEF_dMemRespQ_clearReq_virtual_reg_1_read____d323 || (DEF_dMemRespQ_clearReq_wires_0_whas____d318 ? !DEF_dMemRespQ_clearReq_wires_0_wget____d319 : !DEF_dMemRespQ_clearReq_ehrReg___d320);
  DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321 = DEF_dMemRespQ_clearReq_wires_0_whas____d318 ? DEF_dMemRespQ_clearReq_wires_0_wget____d319 : DEF_dMemRespQ_clearReq_ehrReg___d320;
  DEF_dMemRespQ_deqReq_ehrReg___d312 = INST_dMemRespQ_deqReq_ehrReg.METH_read();
  DEF_dMemRespQ_enqReq_wires_1_whas____d279 = INST_dMemRespQ_enqReq_wires_1.METH_whas();
  DEF_dMemRespQ_enqReq_wires_0_whas____d282 = INST_dMemRespQ_enqReq_wires_0.METH_whas();
  DEF_dMemRespQ_full__h29470 = INST_dMemRespQ_full.METH_read();
  DEF_x__h34947 = INST_dMemRespQ_deqP.METH_read();
  DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300 = (tUInt32)(DEF_dMemRespQ_enqReq_ehrReg___d285);
  DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286 = (tUInt8)(DEF_dMemRespQ_enqReq_ehrReg___d285 >> 32u);
  DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288 = DEF_dMemRespQ_enqReq_wires_1_whas____d279 ? (tUInt8)(DEF_dMemRespQ_enqReq_wires_1_wget____d280 >> 32u) : (DEF_dMemRespQ_enqReq_wires_0_whas____d282 ? (tUInt8)(DEF_dMemRespQ_enqReq_wires_0_wget____d283 >> 32u) : DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286);
  DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302 = DEF_dMemRespQ_enqReq_wires_1_whas____d279 ? (tUInt32)(DEF_dMemRespQ_enqReq_wires_1_wget____d280) : (DEF_dMemRespQ_enqReq_wires_0_whas____d282 ? (tUInt32)(DEF_dMemRespQ_enqReq_wires_0_wget____d283) : DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300);
  DEF_IF_dMemRespQ_enqReq_virtual_reg_2_read__28_OR__ETC___d362 = DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302;
  DEF_next_deqP___1__h29396 = !DEF_x__h34947 && (tUInt8)1u & (DEF_x__h34947 + (tUInt8)1u);
  DEF_NOT_dMemRespQ_enqReq_virtual_reg_2_read__28_29_ETC___d330 = !INST_dMemRespQ_enqReq_virtual_reg_2.METH_read() && DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288;
  DEF_v__h28124 = !DEF_dMemRespQ_enqP__h28980 && (tUInt8)1u & (DEF_dMemRespQ_enqP__h28980 + (tUInt8)1u);
  DEF_v__h27771 = DEF_NOT_dMemRespQ_enqReq_virtual_reg_2_read__28_29_ETC___d330 ? DEF_v__h28124 : DEF_dMemRespQ_enqP__h28980;
  DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314 = INST_dMemRespQ_deqReq_wires_1.METH_whas() ? INST_dMemRespQ_deqReq_wires_1.METH_wget() : (INST_dMemRespQ_deqReq_wires_0.METH_whas() ? INST_dMemRespQ_deqReq_wires_0.METH_wget() : DEF_dMemRespQ_deqReq_ehrReg___d312);
  DEF_NOT_dMemRespQ_deqReq_virtual_reg_2_read__37_38_ETC___d339 = !INST_dMemRespQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314;
  DEF__theResult_____2__h28997 = DEF_NOT_dMemRespQ_deqReq_virtual_reg_2_read__37_38_ETC___d339 ? DEF_next_deqP___1__h29396 : DEF_x__h34947;
  DEF_IF_NOT_dMemRespQ_deqReq_virtual_reg_2_read__37_ETC___d346 = DEF__theResult_____2__h28997 == DEF_v__h27771;
  DEF_NOT_dMemRespQ_clearReq_virtual_reg_1_read__23__ETC___d357 = (!DEF_dMemRespQ_clearReq_virtual_reg_1_read____d323 && DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321) || (DEF_IF_NOT_dMemRespQ_deqReq_virtual_reg_2_read__37_ETC___d346 && (DEF_NOT_dMemRespQ_enqReq_virtual_reg_2_read__28_29_ETC___d330 ? DEF_dMemRespQ_empty__h29499 : DEF_NOT_dMemRespQ_deqReq_virtual_reg_2_read__37_38_ETC___d339 || DEF_dMemRespQ_empty__h29499));
  DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d359 = DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d327 && DEF_NOT_dMemRespQ_enqReq_virtual_reg_2_read__28_29_ETC___d330;
  DEF_dMemRespQ_enqP_31_EQ_1_63_AND_dMemRespQ_clearR_ETC___d364 = DEF_dMemRespQ_enqP__h28980 == (tUInt8)1u && DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d359;
  DEF_dMemRespQ_enqP_31_EQ_0_58_AND_dMemRespQ_clearR_ETC___d360 = DEF_dMemRespQ_enqP__h28980 == (tUInt8)0u && DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d359;
  DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d350 = DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d327 && (DEF_IF_NOT_dMemRespQ_deqReq_virtual_reg_2_read__37_ETC___d346 && (DEF_NOT_dMemRespQ_enqReq_virtual_reg_2_read__28_29_ETC___d330 || DEF_dMemRespQ_full__h29470));
  DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d336 = DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d327 && DEF_v__h27771;
  DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d345 = DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d327 && DEF__theResult_____2__h28997;
  DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d366 = 8589934591llu & ((((tUInt64)(DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288)) << 32u) | (tUInt64)(DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302));
  INST_dMemRespQ_enqP.METH_write(DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d336);
  INST_dMemRespQ_deqP.METH_write(DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d345);
  INST_dMemRespQ_full.METH_write(DEF_dMemRespQ_clearReq_virtual_reg_1_read__23_OR_I_ETC___d350);
  INST_dMemRespQ_empty.METH_write(DEF_NOT_dMemRespQ_clearReq_virtual_reg_1_read__23__ETC___d357);
  if (DEF_dMemRespQ_enqP_31_EQ_0_58_AND_dMemRespQ_clearR_ETC___d360)
    INST_dMemRespQ_data_0.METH_write(DEF_IF_dMemRespQ_enqReq_virtual_reg_2_read__28_OR__ETC___d362);
  if (DEF_dMemRespQ_enqP_31_EQ_1_63_AND_dMemRespQ_clearR_ETC___d364)
    INST_dMemRespQ_data_1.METH_write(DEF_IF_dMemRespQ_enqReq_virtual_reg_2_read__28_OR__ETC___d362);
  INST_dMemRespQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_dMemRespQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_dMemRespQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321);
  INST_dMemRespQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d182);
  INST_dMemRespQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d366);
  INST_dMemRespQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_dMemRespQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_dMemRespQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314);
  INST_dMemRespQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
}

void MOD_mkMemory::RL_getDResp()
{
  tUInt64 DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32_86_CONCAT_IF_ETC___d419;
  tUInt64 DEF__1_CONCAT_dMemTempData_16___d417;
  tUInt32 DEF__0_CONCAT_SEL_ARR_dMemReqQ_data_0_69_BITS_64_TO_ETC___d400;
  tUInt8 DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d413;
  tUInt8 DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d415;
  tUInt8 DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d420;
  tUInt8 DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d411;
  tUInt8 DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d428;
  tUInt8 DEF_IF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BI_ETC___d412;
  tUInt32 DEF_IF_dMemCnt_68_THEN_dMemTempData_16_ELSE_mem_su_ETC___d430;
  tUInt32 DEF_IF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BI_ETC___d408;
  tUInt32 DEF_x__h31076;
  tUInt32 DEF_x__h31152;
  tUInt32 DEF_SEL_ARR_dMemReqQ_data_0_69_BITS_64_TO_33_95_dM_ETC___d398;
  tUInt32 DEF__read_addr__h31011;
  tUInt32 DEF__read_addr__h31003;
  tUInt32 DEF_idx__h30961;
  tUInt32 DEF_data__h30963;
  tUInt32 DEF_dMemTempData__h31938;
  tUInt8 DEF_SEL_ARR_dMemReqQ_data_0_69_BIT_65_80_dMemReqQ__ETC___d404;
  tUInt8 DEF_penaltyCnt_77_EQ_5_78_OR_NOT_dMemCnt_68_EQ_SEL_ETC___d409;
  tUInt8 DEF_x__h32196;
  tUInt8 DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d405;
  DEF_x__h32221 = INST_dMemCnt.METH_read();
  DEF_x__h30987 = INST_dMemReqQ_deqP.METH_read();
  DEF_x__h32196 = (tUInt8)1u & (DEF_x__h32221 + (tUInt8)1u);
  DEF__read__h30820 = INST_penaltyCnt.METH_read();
  DEF_dMemReqQ_data_1___d371 = INST_dMemReqQ_data_1.METH_read();
  DEF_dMemReqQ_data_0___d369 = INST_dMemReqQ_data_0.METH_read();
  DEF_dMemRespQ_enqReq_ehrReg___d285 = INST_dMemRespQ_enqReq_ehrReg.METH_read();
  DEF_dMemTempData__h31938 = INST_dMemTempData.METH_read();
  DEF_dMemReqQ_deqReq_ehrReg___d221 = INST_dMemReqQ_deqReq_ehrReg.METH_read();
  DEF__read_addr__h31003 = primExtract32(32u, 66u, DEF_dMemReqQ_data_0___d369, 32u, 64u, 32u, 33u);
  DEF__read_addr__h31011 = primExtract32(32u, 66u, DEF_dMemReqQ_data_1___d371, 32u, 64u, 32u, 33u);
  DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300 = (tUInt32)(DEF_dMemRespQ_enqReq_ehrReg___d285);
  switch (DEF_x__h30987) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dMemReqQ_data_0_69_BITS_64_TO_33_95_dM_ETC___d398 = DEF__read_addr__h31003;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dMemReqQ_data_0_69_BITS_64_TO_33_95_dM_ETC___d398 = DEF__read_addr__h31011;
    break;
  default:
    DEF_SEL_ARR_dMemReqQ_data_0_69_BITS_64_TO_33_95_dM_ETC___d398 = 2863311530u;
  }
  DEF_dMemReqQ_data_0_69_BIT_65___d380 = DEF_dMemReqQ_data_0___d369.get_bits_in_word8(2u, 1u, 1u);
  DEF__read_burstLength__h31005 = DEF_dMemReqQ_data_0___d369.get_bits_in_word8(0u, 0u, 1u);
  DEF_dMemReqQ_data_1_71_BIT_65___d382 = DEF_dMemReqQ_data_1___d371.get_bits_in_word8(2u, 1u, 1u);
  switch (DEF_x__h30987) {
  case (tUInt8)0u:
    DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385 = !DEF_dMemReqQ_data_0_69_BIT_65___d380;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385 = !DEF_dMemReqQ_data_1_71_BIT_65___d382;
    break;
  default:
    DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385 = (tUInt8)0u;
  }
  switch (DEF_x__h30987) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dMemReqQ_data_0_69_BIT_65_80_dMemReqQ__ETC___d404 = DEF_dMemReqQ_data_0_69_BIT_65___d380;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dMemReqQ_data_0_69_BIT_65_80_dMemReqQ__ETC___d404 = DEF_dMemReqQ_data_1_71_BIT_65___d382;
    break;
  default:
    DEF_SEL_ARR_dMemReqQ_data_0_69_BIT_65_80_dMemReqQ__ETC___d404 = (tUInt8)0u;
  }
  DEF__read_burstLength__h31013 = DEF_dMemReqQ_data_1___d371.get_bits_in_word8(0u, 0u, 1u);
  switch (DEF_x__h30987) {
  case (tUInt8)0u:
    DEF_x__h31152 = primExtract32(32u, 66u, DEF_dMemReqQ_data_0___d369, 32u, 32u, 32u, 1u);
    break;
  case (tUInt8)1u:
    DEF_x__h31152 = primExtract32(32u, 66u, DEF_dMemReqQ_data_1___d371, 32u, 32u, 32u, 1u);
    break;
  default:
    DEF_x__h31152 = 2863311530u;
  }
  DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286 = (tUInt8)(DEF_dMemRespQ_enqReq_ehrReg___d285 >> 32u);
  switch (DEF_x__h30987) {
  case (tUInt8)0u:
    DEF_y__h31062 = DEF__read_burstLength__h31005;
    break;
  case (tUInt8)1u:
    DEF_y__h31062 = DEF__read_burstLength__h31013;
    break;
  default:
    DEF_y__h31062 = (tUInt8)0u;
  }
  DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375 = DEF_x__h32221 == DEF_y__h31062;
  DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d405 = DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375 || DEF_SEL_ARR_dMemReqQ_data_0_69_BIT_65_80_dMemReqQ__ETC___d404;
  DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376 = !DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375;
  DEF_penaltyCnt_77_EQ_5___d378 = DEF__read__h30820 == 5u;
  DEF_penaltyCnt_77_EQ_5_78_OR_NOT_dMemCnt_68_EQ_SEL_ETC___d409 = DEF_penaltyCnt_77_EQ_5___d378 || DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376;
  DEF_x__h31076 = DEF__read__h30820 + 1u;
  DEF_IF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BI_ETC___d408 = DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375 ? (DEF_penaltyCnt_77_EQ_5___d378 ? 0u : DEF_x__h31076) : 0u;
  DEF_IF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BI_ETC___d412 = DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375 ? (tUInt8)0u : (tUInt8)1u;
  DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d428 = DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376 && !DEF_SEL_ARR_dMemReqQ_data_0_69_BIT_65_80_dMemReqQ__ETC___d404;
  DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d411 = DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376 && DEF_x__h32196;
  DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d420 = DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376 && DEF_SEL_ARR_dMemReqQ_data_0_69_BIT_65_80_dMemReqQ__ETC___d404;
  DEF__0_CONCAT_SEL_ARR_dMemReqQ_data_0_69_BITS_64_TO_ETC___d400 = (((tUInt32)((tUInt8)0u)) << 30u) | (tUInt32)(DEF_SEL_ARR_dMemReqQ_data_0_69_BITS_64_TO_33_95_dM_ETC___d398 >> 2u);
  DEF_idx__h30961 = DEF__0_CONCAT_SEL_ARR_dMemReqQ_data_0_69_BITS_64_TO_ETC___d400 + ((tUInt32)(DEF_x__h32221));
  DEF_data__h30963 = INST_mem.METH_sub(DEF_idx__h30961);
  DEF_IF_dMemCnt_68_THEN_dMemTempData_16_ELSE_mem_su_ETC___d430 = DEF_x__h32221 ? DEF_dMemTempData__h31938 : DEF_data__h30963;
  DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d415 = DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375 && (DEF_penaltyCnt_77_EQ_5___d378 && DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385);
  DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d413 = DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375 && DEF_penaltyCnt_77_EQ_5___d378;
  DEF__1_CONCAT_dMemTempData_16___d417 = 8589934591llu & ((((tUInt64)((tUInt8)1u)) << 32u) | (tUInt64)(DEF_dMemTempData__h31938));
  DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32_86_CONCAT_IF_ETC___d419 = 8589934591llu & ((((tUInt64)(DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286)) << 32u) | (tUInt64)(DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300));
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s,32", &__str_literal_2, DEF_idx__h30961);
    dollar_display(sim_hdl,
		   this,
		   "s,32,1",
		   &__str_literal_3,
		   DEF__0_CONCAT_SEL_ARR_dMemReqQ_data_0_69_BITS_64_TO_ETC___d400,
		   DEF_x__h32221);
  }
  if (DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d405)
    INST_penaltyCnt.METH_write(DEF_IF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BI_ETC___d408);
  if (DEF_penaltyCnt_77_EQ_5_78_OR_NOT_dMemCnt_68_EQ_SEL_ETC___d409)
    INST_dMemCnt.METH_write(DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d411);
  if (DEF_penaltyCnt_77_EQ_5_78_OR_NOT_dMemCnt_68_EQ_SEL_ETC___d409)
    INST_dMemStatus.METH_write(DEF_IF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BI_ETC___d412);
  if (DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d413)
    INST_dMemReqQ_deqReq_ignored_wires_0.METH_wset(DEF_dMemReqQ_deqReq_ehrReg___d221);
  if (DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d413)
    INST_dMemReqQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  if (DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d413)
    INST_dMemReqQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d415)
    INST_dMemRespQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_dMemTempData_16___d417);
  if (DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d415)
    INST_dMemRespQ_enqReq_ignored_wires_0.METH_wset(DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32_86_CONCAT_IF_ETC___d419);
  if (DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d415)
    INST_dMemRespQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d420)
    INST_mem.METH_upd(DEF_idx__h30961, DEF_x__h31152);
  if (DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d428)
    INST_dMemTempData.METH_write(DEF_IF_dMemCnt_68_THEN_dMemTempData_16_ELSE_mem_su_ETC___d430);
}

void MOD_mkMemory::RL_getIResp()
{
  tUInt64 DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32_03_CONCAT_IF_ETC___d453;
  tUInt64 DEF__1_CONCAT_iMemTempData_50___d451;
  tUInt8 DEF_x__h33103;
  tUInt8 DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d448;
  tUInt8 DEF_IF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BI_ETC___d449;
  tUInt32 DEF_IF_iMemCnt_32_THEN_iMemTempData_50_ELSE_mem_su_ETC___d463;
  tUInt32 DEF_SEL_ARR_iMemReqQ_data_0_33_BITS_64_TO_33_54_iM_ETC___d457;
  tUInt32 DEF__read_addr__h32269;
  tUInt32 DEF__read_addr__h32277;
  tUInt32 DEF_i__h32478;
  tUInt32 DEF_data__h32248;
  tUInt32 DEF_iMemTempData__h32849;
  DEF_x__h33113 = INST_iMemCnt.METH_read();
  DEF_iMemReqQ_data_1___d435 = INST_iMemReqQ_data_1.METH_read();
  DEF_iMemReqQ_data_0___d433 = INST_iMemReqQ_data_0.METH_read();
  DEF_iMemRespQ_enqReq_ehrReg___d102 = INST_iMemRespQ_enqReq_ehrReg.METH_read();
  DEF_iMemTempData__h32849 = INST_iMemTempData.METH_read();
  DEF_iMemReqQ_deqReq_ehrReg___d37 = INST_iMemReqQ_deqReq_ehrReg.METH_read();
  DEF_x__h32253 = INST_iMemReqQ_deqP.METH_read();
  DEF__read_addr__h32277 = primExtract32(32u, 66u, DEF_iMemReqQ_data_1___d435, 32u, 64u, 32u, 33u);
  DEF__read_addr__h32269 = primExtract32(32u, 66u, DEF_iMemReqQ_data_0___d433, 32u, 64u, 32u, 33u);
  DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117 = (tUInt32)(DEF_iMemRespQ_enqReq_ehrReg___d102);
  switch (DEF_x__h32253) {
  case (tUInt8)0u:
    DEF_SEL_ARR_iMemReqQ_data_0_33_BITS_64_TO_33_54_iM_ETC___d457 = DEF__read_addr__h32269;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_iMemReqQ_data_0_33_BITS_64_TO_33_54_iM_ETC___d457 = DEF__read_addr__h32277;
    break;
  default:
    DEF_SEL_ARR_iMemReqQ_data_0_33_BITS_64_TO_33_54_iM_ETC___d457 = 2863311530u;
  }
  DEF_i__h32478 = ((((tUInt32)((tUInt8)0u)) << 30u) | (tUInt32)(DEF_SEL_ARR_iMemReqQ_data_0_33_BITS_64_TO_33_54_iM_ETC___d457 >> 2u)) + ((tUInt32)(DEF_x__h33113));
  DEF_data__h32248 = INST_mem.METH_sub(DEF_i__h32478);
  DEF__read_burstLength__h32279 = DEF_iMemReqQ_data_1___d435.get_bits_in_word8(0u, 0u, 1u);
  DEF__read_burstLength__h32271 = DEF_iMemReqQ_data_0___d433.get_bits_in_word8(0u, 0u, 1u);
  DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103 = (tUInt8)(DEF_iMemRespQ_enqReq_ehrReg___d102 >> 32u);
  switch (DEF_x__h32253) {
  case (tUInt8)0u:
    DEF_y__h32250 = DEF__read_burstLength__h32271;
    break;
  case (tUInt8)1u:
    DEF_y__h32250 = DEF__read_burstLength__h32279;
    break;
  default:
    DEF_y__h32250 = (tUInt8)0u;
  }
  DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439 = DEF_x__h33113 == DEF_y__h32250;
  DEF_IF_iMemCnt_32_THEN_iMemTempData_50_ELSE_mem_su_ETC___d463 = DEF_x__h33113 ? DEF_iMemTempData__h32849 : DEF_data__h32248;
  DEF_IF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BI_ETC___d449 = DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439 ? (tUInt8)0u : (tUInt8)1u;
  DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440 = !DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439;
  DEF_x__h33103 = (tUInt8)1u & (DEF_x__h33113 + (tUInt8)1u);
  DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d448 = DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440 && DEF_x__h33103;
  DEF__1_CONCAT_iMemTempData_50___d451 = 8589934591llu & ((((tUInt64)((tUInt8)1u)) << 32u) | (tUInt64)(DEF_iMemTempData__h32849));
  DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32_03_CONCAT_IF_ETC___d453 = 8589934591llu & ((((tUInt64)(DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103)) << 32u) | (tUInt64)(DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117));
  INST_iMemCnt.METH_write(DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d448);
  INST_iMemStatus.METH_write(DEF_IF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BI_ETC___d449);
  if (DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439)
    INST_iMemReqQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  if (DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439)
    INST_iMemReqQ_deqReq_ignored_wires_0.METH_wset(DEF_iMemReqQ_deqReq_ehrReg___d37);
  if (DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439)
    INST_iMemReqQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439)
    INST_iMemRespQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_iMemTempData_50___d451);
  if (DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439)
    INST_iMemRespQ_enqReq_ignored_wires_0.METH_wset(DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32_03_CONCAT_IF_ETC___d453);
  if (DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439)
    INST_iMemRespQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440)
    INST_iMemTempData.METH_write(DEF_IF_iMemCnt_32_THEN_iMemTempData_50_ELSE_mem_su_ETC___d463);
}


/* Methods */

void MOD_mkMemory::METH_iReq(tUWide ARG_iReq_r)
{
  PORT_iReq_r = ARG_iReq_r;
  DEF_iMemReqQ_enqReq_ehrReg___d10 = INST_iMemReqQ_enqReq_ehrReg.METH_read();
  wop_primExtractWide(66u,
		      67u,
		      DEF_iMemReqQ_enqReq_ehrReg___d10,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25);
  DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11 = DEF_iMemReqQ_enqReq_ehrReg___d10.get_bits_in_word8(2u,
												 2u,
												 1u);
  DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465 = DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25;
  DEF__1_CONCAT_iReq_r___d464.set_bits_in_word((tUInt8)7u & (((tUInt8)1u << 2u) | ARG_iReq_r.get_bits_in_word8(2u,
													       0u,
													       2u)),
					       2u,
					       0u,
					       3u).set_whole_word(ARG_iReq_r.get_whole_word(1u),
								  1u).set_whole_word(ARG_iReq_r.get_whole_word(0u), 0u);
  DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466.set_bits_in_word((tUInt8)7u & ((DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11 << 2u) | DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465.get_bits_in_word8(2u,
																												   0u,
																												   2u)),
										 2u,
										 0u,
										 3u).set_whole_word(DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465.get_whole_word(1u),
												    1u).set_whole_word(DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465.get_whole_word(0u),
														       0u);
  INST_iMemReqQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_iReq_r___d464);
  INST_iMemReqQ_enqReq_ignored_wires_0.METH_wset(DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466);
  INST_iMemReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_iMemStatus.METH_write((tUInt8)1u);
  INST_iMemCnt.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkMemory::METH_RDY_iReq()
{
  tUInt8 PORT_RDY_iReq;
  tUInt8 DEF_CAN_FIRE_iReq;
  DEF_iMemStatus__h32242 = INST_iMemStatus.METH_read();
  DEF_iMemReqQ_full__h6692 = INST_iMemReqQ_full.METH_read();
  DEF_CAN_FIRE_iReq = !DEF_iMemReqQ_full__h6692 && DEF_iMemStatus__h32242 == (tUInt8)0u;
  PORT_RDY_iReq = DEF_CAN_FIRE_iReq;
  return PORT_RDY_iReq;
}

tUInt32 MOD_mkMemory::METH_iResp()
{
  tUInt32 DEF_iMemRespQ_data_0___d469;
  tUInt32 DEF_iMemRespQ_data_1___d470;
  tUInt32 PORT_iResp;
  DEF_iMemRespQ_data_1___d470 = INST_iMemRespQ_data_1.METH_read();
  DEF_iMemRespQ_data_0___d469 = INST_iMemRespQ_data_0.METH_read();
  DEF_iMemRespQ_deqReq_ehrReg___d129 = INST_iMemRespQ_deqReq_ehrReg.METH_read();
  DEF_x__h33981 = INST_iMemRespQ_deqP.METH_read();
  switch (DEF_x__h33981) {
  case (tUInt8)0u:
    PORT_iResp = DEF_iMemRespQ_data_0___d469;
    break;
  case (tUInt8)1u:
    PORT_iResp = DEF_iMemRespQ_data_1___d470;
    break;
  default:
    PORT_iResp = 2863311530u;
  }
  INST_iMemRespQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_iMemRespQ_deqReq_ignored_wires_0.METH_wset(DEF_iMemRespQ_deqReq_ehrReg___d129);
  INST_iMemRespQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  return PORT_iResp;
}

tUInt8 MOD_mkMemory::METH_RDY_iResp()
{
  tUInt8 PORT_RDY_iResp;
  tUInt8 DEF_CAN_FIRE_iResp;
  DEF_iMemRespQ_empty__h14248 = INST_iMemRespQ_empty.METH_read();
  DEF_CAN_FIRE_iResp = !DEF_iMemRespQ_empty__h14248;
  PORT_RDY_iResp = DEF_CAN_FIRE_iResp;
  return PORT_RDY_iResp;
}

void MOD_mkMemory::METH_dReq(tUWide ARG_dReq_r)
{
  PORT_dReq_r = ARG_dReq_r;
  DEF_dMemReqQ_enqReq_ehrReg___d194 = INST_dMemReqQ_enqReq_ehrReg.METH_read();
  wop_primExtractWide(66u,
		      67u,
		      DEF_dMemReqQ_enqReq_ehrReg___d194,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209);
  DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195 = DEF_dMemReqQ_enqReq_ehrReg___d194.get_bits_in_word8(2u,
												    2u,
												    1u);
  DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473 = DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209;
  DEF__1_CONCAT_dReq_r___d472.set_bits_in_word((tUInt8)7u & (((tUInt8)1u << 2u) | ARG_dReq_r.get_bits_in_word8(2u,
													       0u,
													       2u)),
					       2u,
					       0u,
					       3u).set_whole_word(ARG_dReq_r.get_whole_word(1u),
								  1u).set_whole_word(ARG_dReq_r.get_whole_word(0u), 0u);
  DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474.set_bits_in_word((tUInt8)7u & ((DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195 << 2u) | DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473.get_bits_in_word8(2u,
																												     0u,
																												     2u)),
										 2u,
										 0u,
										 3u).set_whole_word(DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473.get_whole_word(1u),
												    1u).set_whole_word(DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473.get_whole_word(0u),
														       0u);
  INST_dMemReqQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_dReq_r___d472);
  INST_dMemReqQ_enqReq_ignored_wires_0.METH_wset(DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474);
  INST_dMemReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_dMemStatus.METH_write((tUInt8)1u);
  INST_dMemCnt.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkMemory::METH_RDY_dReq()
{
  tUInt8 PORT_RDY_dReq;
  tUInt8 DEF_CAN_FIRE_dReq;
  DEF_dMemStatus__h30956 = INST_dMemStatus.METH_read();
  DEF_dMemReqQ_full__h21949 = INST_dMemReqQ_full.METH_read();
  DEF_CAN_FIRE_dReq = !DEF_dMemReqQ_full__h21949 && DEF_dMemStatus__h30956 == (tUInt8)0u;
  PORT_RDY_dReq = DEF_CAN_FIRE_dReq;
  return PORT_RDY_dReq;
}

tUInt32 MOD_mkMemory::METH_dResp()
{
  tUInt32 DEF_dMemRespQ_data_0___d477;
  tUInt32 DEF_dMemRespQ_data_1___d478;
  tUInt32 PORT_dResp;
  DEF_dMemRespQ_data_1___d478 = INST_dMemRespQ_data_1.METH_read();
  DEF_dMemRespQ_data_0___d477 = INST_dMemRespQ_data_0.METH_read();
  DEF_dMemRespQ_deqReq_ehrReg___d312 = INST_dMemRespQ_deqReq_ehrReg.METH_read();
  DEF_x__h34947 = INST_dMemRespQ_deqP.METH_read();
  switch (DEF_x__h34947) {
  case (tUInt8)0u:
    PORT_dResp = DEF_dMemRespQ_data_0___d477;
    break;
  case (tUInt8)1u:
    PORT_dResp = DEF_dMemRespQ_data_1___d478;
    break;
  default:
    PORT_dResp = 2863311530u;
  }
  INST_dMemRespQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_dMemRespQ_deqReq_ignored_wires_0.METH_wset(DEF_dMemRespQ_deqReq_ehrReg___d312);
  INST_dMemRespQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  return PORT_dResp;
}

tUInt8 MOD_mkMemory::METH_RDY_dResp()
{
  tUInt8 PORT_RDY_dResp;
  tUInt8 DEF_CAN_FIRE_dResp;
  DEF_dMemRespQ_empty__h29499 = INST_dMemRespQ_empty.METH_read();
  DEF_CAN_FIRE_dResp = !DEF_dMemRespQ_empty__h29499;
  PORT_RDY_dResp = DEF_CAN_FIRE_dResp;
  return PORT_RDY_dResp;
}


/* Reset routines */

void MOD_mkMemory::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_penaltyCnt.reset_RST(ARG_rst_in);
  INST_iMemStatus.reset_RST(ARG_rst_in);
  INST_iMemRespQ_full.reset_RST(ARG_rst_in);
  INST_iMemRespQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_iMemRespQ_enqP.reset_RST(ARG_rst_in);
  INST_iMemRespQ_empty.reset_RST(ARG_rst_in);
  INST_iMemRespQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_iMemRespQ_deqP.reset_RST(ARG_rst_in);
  INST_iMemRespQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_iMemReqQ_full.reset_RST(ARG_rst_in);
  INST_iMemReqQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_iMemReqQ_enqP.reset_RST(ARG_rst_in);
  INST_iMemReqQ_empty.reset_RST(ARG_rst_in);
  INST_iMemReqQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_iMemReqQ_deqP.reset_RST(ARG_rst_in);
  INST_iMemReqQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_iMemCnt.reset_RST(ARG_rst_in);
  INST_dMemStatus.reset_RST(ARG_rst_in);
  INST_dMemRespQ_full.reset_RST(ARG_rst_in);
  INST_dMemRespQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_dMemRespQ_enqP.reset_RST(ARG_rst_in);
  INST_dMemRespQ_empty.reset_RST(ARG_rst_in);
  INST_dMemRespQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_dMemRespQ_deqP.reset_RST(ARG_rst_in);
  INST_dMemRespQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_dMemReqQ_full.reset_RST(ARG_rst_in);
  INST_dMemReqQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_dMemReqQ_enqP.reset_RST(ARG_rst_in);
  INST_dMemReqQ_empty.reset_RST(ARG_rst_in);
  INST_dMemReqQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_dMemReqQ_deqP.reset_RST(ARG_rst_in);
  INST_dMemReqQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_dMemCnt.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkMemory::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkMemory::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_dMemCnt.dump_state(indent + 2u);
  INST_dMemReqQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_dMemReqQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_dMemReqQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_dMemReqQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_dMemReqQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_dMemReqQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_dMemReqQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_dMemReqQ_data_0.dump_state(indent + 2u);
  INST_dMemReqQ_data_1.dump_state(indent + 2u);
  INST_dMemReqQ_deqP.dump_state(indent + 2u);
  INST_dMemReqQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_dMemReqQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_dMemReqQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_dMemReqQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_dMemReqQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_dMemReqQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_dMemReqQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_dMemReqQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_dMemReqQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_dMemReqQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_dMemReqQ_empty.dump_state(indent + 2u);
  INST_dMemReqQ_enqP.dump_state(indent + 2u);
  INST_dMemReqQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_dMemReqQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_dMemReqQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_dMemReqQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_dMemReqQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_dMemReqQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_dMemReqQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_dMemReqQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_dMemReqQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_dMemReqQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_dMemReqQ_full.dump_state(indent + 2u);
  INST_dMemRespQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_dMemRespQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_dMemRespQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_dMemRespQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_dMemRespQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_dMemRespQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_dMemRespQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_dMemRespQ_data_0.dump_state(indent + 2u);
  INST_dMemRespQ_data_1.dump_state(indent + 2u);
  INST_dMemRespQ_deqP.dump_state(indent + 2u);
  INST_dMemRespQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_dMemRespQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_dMemRespQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_dMemRespQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_dMemRespQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_dMemRespQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_dMemRespQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_dMemRespQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_dMemRespQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_dMemRespQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_dMemRespQ_empty.dump_state(indent + 2u);
  INST_dMemRespQ_enqP.dump_state(indent + 2u);
  INST_dMemRespQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_dMemRespQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_dMemRespQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_dMemRespQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_dMemRespQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_dMemRespQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_dMemRespQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_dMemRespQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_dMemRespQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_dMemRespQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_dMemRespQ_full.dump_state(indent + 2u);
  INST_dMemStatus.dump_state(indent + 2u);
  INST_dMemTempData.dump_state(indent + 2u);
  INST_iMemCnt.dump_state(indent + 2u);
  INST_iMemReqQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_iMemReqQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_iMemReqQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_iMemReqQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_iMemReqQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_iMemReqQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_iMemReqQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_iMemReqQ_data_0.dump_state(indent + 2u);
  INST_iMemReqQ_data_1.dump_state(indent + 2u);
  INST_iMemReqQ_deqP.dump_state(indent + 2u);
  INST_iMemReqQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_iMemReqQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_iMemReqQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_iMemReqQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_iMemReqQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_iMemReqQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_iMemReqQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_iMemReqQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_iMemReqQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_iMemReqQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_iMemReqQ_empty.dump_state(indent + 2u);
  INST_iMemReqQ_enqP.dump_state(indent + 2u);
  INST_iMemReqQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_iMemReqQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_iMemReqQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_iMemReqQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_iMemReqQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_iMemReqQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_iMemReqQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_iMemReqQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_iMemReqQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_iMemReqQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_iMemReqQ_full.dump_state(indent + 2u);
  INST_iMemRespQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_iMemRespQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_iMemRespQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_iMemRespQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_iMemRespQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_iMemRespQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_iMemRespQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_iMemRespQ_data_0.dump_state(indent + 2u);
  INST_iMemRespQ_data_1.dump_state(indent + 2u);
  INST_iMemRespQ_deqP.dump_state(indent + 2u);
  INST_iMemRespQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_iMemRespQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_iMemRespQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_iMemRespQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_iMemRespQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_iMemRespQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_iMemRespQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_iMemRespQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_iMemRespQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_iMemRespQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_iMemRespQ_empty.dump_state(indent + 2u);
  INST_iMemRespQ_enqP.dump_state(indent + 2u);
  INST_iMemRespQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_iMemRespQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_iMemRespQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_iMemRespQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_iMemRespQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_iMemRespQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_iMemRespQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_iMemRespQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_iMemRespQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_iMemRespQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_iMemRespQ_full.dump_state(indent + 2u);
  INST_iMemStatus.dump_state(indent + 2u);
  INST_iMemTempData.dump_state(indent + 2u);
  INST_mem.dump_state(indent + 2u);
  INST_penaltyCnt.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkMemory::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 268u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d182", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d90", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_dReq_r___d472", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_iReq_r___d464", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h30820", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_burstLength__h31005", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_burstLength__h31013", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_burstLength__h32271", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_burstLength__h32279", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_clearReq_ehrReg___d229", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_clearReq_wires_0_wget____d228", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_clearReq_wires_0_whas____d227", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_data_0_69_BIT_65___d380", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_data_0___d369", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_data_1_71_BIT_65___d382", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_data_1___d371", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_deqReq_ehrReg___d221", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_empty__h21978", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_ehrReg_94_BIT_66___d195", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_ehrReg___d194", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_wires_0_wget____d192", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_wires_0_whas____d191", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_wires_1_wget____d189", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_wires_1_whas____d188", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_enqReq_wires_2_wget____d186", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReqQ_full__h21949", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_clearReq_ehrReg___d320", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_clearReq_wires_0_wget____d319", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_clearReq_wires_0_whas____d318", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_deqReq_ehrReg___d312", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_empty__h29499", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_enqReq_ehrReg_85_BIT_32___d286", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_enqReq_ehrReg___d285", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_enqReq_wires_0_wget____d283", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_enqReq_wires_0_whas____d282", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_enqReq_wires_1_wget____d280", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_enqReq_wires_1_whas____d279", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemRespQ_full__h29470", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemStatus__h30956", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_clearReq_ehrReg___d45", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_clearReq_wires_0_wget____d44", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_clearReq_wires_0_whas____d43", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_data_0___d433", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_data_1___d435", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_deqReq_ehrReg___d37", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_empty__h6721", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_ehrReg_0_BIT_66___d11", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_ehrReg___d10", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_wires_0_wget____d8", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_wires_0_whas____d7", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_wires_1_wget____d5", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_wires_1_whas____d4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_enqReq_wires_2_wget____d2", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReqQ_full__h6692", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_clearReq_ehrReg___d137", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_clearReq_wires_0_wget____d136", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_clearReq_wires_0_whas____d135", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_deqReq_ehrReg___d129", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_empty__h14248", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_enqReq_ehrReg_02_BIT_32___d103", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_enqReq_ehrReg___d102", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_enqReq_wires_0_wget____d100", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_enqReq_wires_0_whas____d99", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_enqReq_wires_1_wget____d97", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_enqReq_wires_1_whas____d96", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemRespQ_full__h14219", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemStatus__h32242", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "penaltyCnt_77_EQ_5___d378", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h30987", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h32221", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h32253", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h33113", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h33981", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h34947", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h31062", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h32250", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dReq_r", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iReq_r", 66u);
  num = INST_dMemCnt.dump_VCD_defs(num);
  num = INST_dMemReqQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_dMemReqQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_dMemReqQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_dMemReqQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_dMemReqQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_dMemReqQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_dMemReqQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_dMemReqQ_data_0.dump_VCD_defs(num);
  num = INST_dMemReqQ_data_1.dump_VCD_defs(num);
  num = INST_dMemReqQ_deqP.dump_VCD_defs(num);
  num = INST_dMemReqQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_dMemReqQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_dMemReqQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_dMemReqQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_dMemReqQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_dMemReqQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_dMemReqQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_dMemReqQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_dMemReqQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_dMemReqQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_dMemReqQ_empty.dump_VCD_defs(num);
  num = INST_dMemReqQ_enqP.dump_VCD_defs(num);
  num = INST_dMemReqQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_dMemReqQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_dMemReqQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_dMemReqQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_dMemReqQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_dMemReqQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_dMemReqQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_dMemReqQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_dMemReqQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_dMemReqQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_dMemReqQ_full.dump_VCD_defs(num);
  num = INST_dMemRespQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_dMemRespQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_dMemRespQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_dMemRespQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_dMemRespQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_dMemRespQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_dMemRespQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_dMemRespQ_data_0.dump_VCD_defs(num);
  num = INST_dMemRespQ_data_1.dump_VCD_defs(num);
  num = INST_dMemRespQ_deqP.dump_VCD_defs(num);
  num = INST_dMemRespQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_dMemRespQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_dMemRespQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_dMemRespQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_dMemRespQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_dMemRespQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_dMemRespQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_dMemRespQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_dMemRespQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_dMemRespQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_dMemRespQ_empty.dump_VCD_defs(num);
  num = INST_dMemRespQ_enqP.dump_VCD_defs(num);
  num = INST_dMemRespQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_dMemRespQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_dMemRespQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_dMemRespQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_dMemRespQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_dMemRespQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_dMemRespQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_dMemRespQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_dMemRespQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_dMemRespQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_dMemRespQ_full.dump_VCD_defs(num);
  num = INST_dMemStatus.dump_VCD_defs(num);
  num = INST_dMemTempData.dump_VCD_defs(num);
  num = INST_iMemCnt.dump_VCD_defs(num);
  num = INST_iMemReqQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_iMemReqQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_iMemReqQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_iMemReqQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_iMemReqQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_iMemReqQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_iMemReqQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_iMemReqQ_data_0.dump_VCD_defs(num);
  num = INST_iMemReqQ_data_1.dump_VCD_defs(num);
  num = INST_iMemReqQ_deqP.dump_VCD_defs(num);
  num = INST_iMemReqQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_iMemReqQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_iMemReqQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_iMemReqQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_iMemReqQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_iMemReqQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_iMemReqQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_iMemReqQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_iMemReqQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_iMemReqQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_iMemReqQ_empty.dump_VCD_defs(num);
  num = INST_iMemReqQ_enqP.dump_VCD_defs(num);
  num = INST_iMemReqQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_iMemReqQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_iMemReqQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_iMemReqQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_iMemReqQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_iMemReqQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_iMemReqQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_iMemReqQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_iMemReqQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_iMemReqQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_iMemReqQ_full.dump_VCD_defs(num);
  num = INST_iMemRespQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_iMemRespQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_iMemRespQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_iMemRespQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_iMemRespQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_iMemRespQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_iMemRespQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_iMemRespQ_data_0.dump_VCD_defs(num);
  num = INST_iMemRespQ_data_1.dump_VCD_defs(num);
  num = INST_iMemRespQ_deqP.dump_VCD_defs(num);
  num = INST_iMemRespQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_iMemRespQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_iMemRespQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_iMemRespQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_iMemRespQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_iMemRespQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_iMemRespQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_iMemRespQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_iMemRespQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_iMemRespQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_iMemRespQ_empty.dump_VCD_defs(num);
  num = INST_iMemRespQ_enqP.dump_VCD_defs(num);
  num = INST_iMemRespQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_iMemRespQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_iMemRespQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_iMemRespQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_iMemRespQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_iMemRespQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_iMemRespQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_iMemRespQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_iMemRespQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_iMemRespQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_iMemRespQ_full.dump_VCD_defs(num);
  num = INST_iMemStatus.dump_VCD_defs(num);
  num = INST_iMemTempData.dump_VCD_defs(num);
  num = INST_mem.dump_VCD_defs(num);
  num = INST_penaltyCnt.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkMemory::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMemory &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkMemory::vcd_defs(tVCDDumpType dt, MOD_mkMemory &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274) != DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274, 66u);
	backing.DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274 = DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274;
      }
      ++num;
      if ((backing.DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213) != DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213, 66u);
	backing.DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213 = DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213;
      }
      ++num;
      if ((backing.DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91) != DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91, 66u);
	backing.DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91 = DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91;
      }
      ++num;
      if ((backing.DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29) != DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29, 66u);
	backing.DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29 = DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29;
      }
      ++num;
      if ((backing.DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230) != DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230, 1u);
	backing.DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230 = DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230;
      }
      ++num;
      if ((backing.DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223) != DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223, 1u);
	backing.DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223 = DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223;
      }
      ++num;
      if ((backing.DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473) != DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473, 66u);
	backing.DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473 = DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473;
      }
      ++num;
      if ((backing.DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271) != DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271, 66u);
	backing.DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271 = DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271;
      }
      ++num;
      if ((backing.DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210) != DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210, 66u);
	backing.DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210 = DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210;
      }
      ++num;
      if ((backing.DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197) != DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197, 1u);
	backing.DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197 = DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197;
      }
      ++num;
      if ((backing.DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211) != DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211, 66u);
	backing.DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211 = DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211;
      }
      ++num;
      if ((backing.DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275) != DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275, 67u);
	backing.DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275 = DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275;
      }
      ++num;
      if ((backing.DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212) != DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212, 66u);
	backing.DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212 = DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212;
      }
      ++num;
      if ((backing.DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214) != DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214, 67u);
	backing.DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214 = DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214;
      }
      ++num;
      if ((backing.DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321) != DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321, 1u);
	backing.DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321 = DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321;
      }
      ++num;
      if ((backing.DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314) != DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314, 1u);
	backing.DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314 = DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314;
      }
      ++num;
      if ((backing.DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288) != DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288, 1u);
	backing.DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288 = DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288;
      }
      ++num;
      if ((backing.DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302) != DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302, 32u);
	backing.DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302 = DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302;
      }
      ++num;
      if ((backing.DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46) != DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46, 1u);
	backing.DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46 = DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46;
      }
      ++num;
      if ((backing.DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39) != DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39, 1u);
	backing.DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39 = DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39;
      }
      ++num;
      if ((backing.DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465) != DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465, 66u);
	backing.DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465 = DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465;
      }
      ++num;
      if ((backing.DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87) != DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87, 66u);
	backing.DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87 = DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87;
      }
      ++num;
      if ((backing.DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26) != DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26, 66u);
	backing.DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26 = DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26;
      }
      ++num;
      if ((backing.DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13) != DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13, 1u);
	backing.DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13 = DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13;
      }
      ++num;
      if ((backing.DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27) != DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27, 66u);
	backing.DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27 = DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27;
      }
      ++num;
      if ((backing.DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92) != DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92, 67u);
	backing.DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92 = DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92;
      }
      ++num;
      if ((backing.DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28) != DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28, 66u);
	backing.DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28 = DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28;
      }
      ++num;
      if ((backing.DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30) != DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30, 67u);
	backing.DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30 = DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30;
      }
      ++num;
      if ((backing.DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138) != DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138, 1u);
	backing.DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138 = DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138;
      }
      ++num;
      if ((backing.DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131) != DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131, 1u);
	backing.DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131 = DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131;
      }
      ++num;
      if ((backing.DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105) != DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105, 1u);
	backing.DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105 = DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105;
      }
      ++num;
      if ((backing.DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119) != DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119, 32u);
	backing.DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119 = DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119;
      }
      ++num;
      if ((backing.DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376) != DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376, 1u);
	backing.DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376 = DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376;
      }
      ++num;
      if ((backing.DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440) != DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440, 1u);
	backing.DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440 = DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385) != DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385, 1u);
	backing.DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385 = DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d182) != DEF__0_CONCAT_DONTCARE___d182)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d182, 33u);
	backing.DEF__0_CONCAT_DONTCARE___d182 = DEF__0_CONCAT_DONTCARE___d182;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d90) != DEF__0_CONCAT_DONTCARE___d90)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d90, 67u);
	backing.DEF__0_CONCAT_DONTCARE___d90 = DEF__0_CONCAT_DONTCARE___d90;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_dReq_r___d472) != DEF__1_CONCAT_dReq_r___d472)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_dReq_r___d472, 67u);
	backing.DEF__1_CONCAT_dReq_r___d472 = DEF__1_CONCAT_dReq_r___d472;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_iReq_r___d464) != DEF__1_CONCAT_iReq_r___d464)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_iReq_r___d464, 67u);
	backing.DEF__1_CONCAT_iReq_r___d464 = DEF__1_CONCAT_iReq_r___d464;
      }
      ++num;
      if ((backing.DEF__read__h30820) != DEF__read__h30820)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h30820, 32u);
	backing.DEF__read__h30820 = DEF__read__h30820;
      }
      ++num;
      if ((backing.DEF__read_burstLength__h31005) != DEF__read_burstLength__h31005)
      {
	vcd_write_val(sim_hdl, num, DEF__read_burstLength__h31005, 1u);
	backing.DEF__read_burstLength__h31005 = DEF__read_burstLength__h31005;
      }
      ++num;
      if ((backing.DEF__read_burstLength__h31013) != DEF__read_burstLength__h31013)
      {
	vcd_write_val(sim_hdl, num, DEF__read_burstLength__h31013, 1u);
	backing.DEF__read_burstLength__h31013 = DEF__read_burstLength__h31013;
      }
      ++num;
      if ((backing.DEF__read_burstLength__h32271) != DEF__read_burstLength__h32271)
      {
	vcd_write_val(sim_hdl, num, DEF__read_burstLength__h32271, 1u);
	backing.DEF__read_burstLength__h32271 = DEF__read_burstLength__h32271;
      }
      ++num;
      if ((backing.DEF__read_burstLength__h32279) != DEF__read_burstLength__h32279)
      {
	vcd_write_val(sim_hdl, num, DEF__read_burstLength__h32279, 1u);
	backing.DEF__read_burstLength__h32279 = DEF__read_burstLength__h32279;
      }
      ++num;
      if ((backing.DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375) != DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375, 1u);
	backing.DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375 = DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_clearReq_ehrReg___d229) != DEF_dMemReqQ_clearReq_ehrReg___d229)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_clearReq_ehrReg___d229, 1u);
	backing.DEF_dMemReqQ_clearReq_ehrReg___d229 = DEF_dMemReqQ_clearReq_ehrReg___d229;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_clearReq_wires_0_wget____d228) != DEF_dMemReqQ_clearReq_wires_0_wget____d228)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_clearReq_wires_0_wget____d228, 1u);
	backing.DEF_dMemReqQ_clearReq_wires_0_wget____d228 = DEF_dMemReqQ_clearReq_wires_0_wget____d228;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_clearReq_wires_0_whas____d227) != DEF_dMemReqQ_clearReq_wires_0_whas____d227)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_clearReq_wires_0_whas____d227, 1u);
	backing.DEF_dMemReqQ_clearReq_wires_0_whas____d227 = DEF_dMemReqQ_clearReq_wires_0_whas____d227;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_data_0_69_BIT_65___d380) != DEF_dMemReqQ_data_0_69_BIT_65___d380)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_data_0_69_BIT_65___d380, 1u);
	backing.DEF_dMemReqQ_data_0_69_BIT_65___d380 = DEF_dMemReqQ_data_0_69_BIT_65___d380;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_data_0___d369) != DEF_dMemReqQ_data_0___d369)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_data_0___d369, 66u);
	backing.DEF_dMemReqQ_data_0___d369 = DEF_dMemReqQ_data_0___d369;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_data_1_71_BIT_65___d382) != DEF_dMemReqQ_data_1_71_BIT_65___d382)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_data_1_71_BIT_65___d382, 1u);
	backing.DEF_dMemReqQ_data_1_71_BIT_65___d382 = DEF_dMemReqQ_data_1_71_BIT_65___d382;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_data_1___d371) != DEF_dMemReqQ_data_1___d371)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_data_1___d371, 66u);
	backing.DEF_dMemReqQ_data_1___d371 = DEF_dMemReqQ_data_1___d371;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_deqReq_ehrReg___d221) != DEF_dMemReqQ_deqReq_ehrReg___d221)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_deqReq_ehrReg___d221, 1u);
	backing.DEF_dMemReqQ_deqReq_ehrReg___d221 = DEF_dMemReqQ_deqReq_ehrReg___d221;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_empty__h21978) != DEF_dMemReqQ_empty__h21978)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_empty__h21978, 1u);
	backing.DEF_dMemReqQ_empty__h21978 = DEF_dMemReqQ_empty__h21978;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209) != DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209, 66u);
	backing.DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209 = DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474) != DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474, 67u);
	backing.DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474 = DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195) != DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195, 1u);
	backing.DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195 = DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_ehrReg___d194) != DEF_dMemReqQ_enqReq_ehrReg___d194)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_ehrReg___d194, 67u);
	backing.DEF_dMemReqQ_enqReq_ehrReg___d194 = DEF_dMemReqQ_enqReq_ehrReg___d194;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208) != DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208, 66u);
	backing.DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208 = DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_wires_0_wget____d192) != DEF_dMemReqQ_enqReq_wires_0_wget____d192)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_wires_0_wget____d192, 67u);
	backing.DEF_dMemReqQ_enqReq_wires_0_wget____d192 = DEF_dMemReqQ_enqReq_wires_0_wget____d192;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_wires_0_whas____d191) != DEF_dMemReqQ_enqReq_wires_0_whas____d191)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_wires_0_whas____d191, 1u);
	backing.DEF_dMemReqQ_enqReq_wires_0_whas____d191 = DEF_dMemReqQ_enqReq_wires_0_whas____d191;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207) != DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207, 66u);
	backing.DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207 = DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_wires_1_wget____d189) != DEF_dMemReqQ_enqReq_wires_1_wget____d189)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_wires_1_wget____d189, 67u);
	backing.DEF_dMemReqQ_enqReq_wires_1_wget____d189 = DEF_dMemReqQ_enqReq_wires_1_wget____d189;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_wires_1_whas____d188) != DEF_dMemReqQ_enqReq_wires_1_whas____d188)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_wires_1_whas____d188, 1u);
	backing.DEF_dMemReqQ_enqReq_wires_1_whas____d188 = DEF_dMemReqQ_enqReq_wires_1_whas____d188;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206) != DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206, 66u);
	backing.DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206 = DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_enqReq_wires_2_wget____d186) != DEF_dMemReqQ_enqReq_wires_2_wget____d186)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_enqReq_wires_2_wget____d186, 67u);
	backing.DEF_dMemReqQ_enqReq_wires_2_wget____d186 = DEF_dMemReqQ_enqReq_wires_2_wget____d186;
      }
      ++num;
      if ((backing.DEF_dMemReqQ_full__h21949) != DEF_dMemReqQ_full__h21949)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReqQ_full__h21949, 1u);
	backing.DEF_dMemReqQ_full__h21949 = DEF_dMemReqQ_full__h21949;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_clearReq_ehrReg___d320) != DEF_dMemRespQ_clearReq_ehrReg___d320)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_clearReq_ehrReg___d320, 1u);
	backing.DEF_dMemRespQ_clearReq_ehrReg___d320 = DEF_dMemRespQ_clearReq_ehrReg___d320;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_clearReq_wires_0_wget____d319) != DEF_dMemRespQ_clearReq_wires_0_wget____d319)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_clearReq_wires_0_wget____d319, 1u);
	backing.DEF_dMemRespQ_clearReq_wires_0_wget____d319 = DEF_dMemRespQ_clearReq_wires_0_wget____d319;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_clearReq_wires_0_whas____d318) != DEF_dMemRespQ_clearReq_wires_0_whas____d318)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_clearReq_wires_0_whas____d318, 1u);
	backing.DEF_dMemRespQ_clearReq_wires_0_whas____d318 = DEF_dMemRespQ_clearReq_wires_0_whas____d318;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_deqReq_ehrReg___d312) != DEF_dMemRespQ_deqReq_ehrReg___d312)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_deqReq_ehrReg___d312, 1u);
	backing.DEF_dMemRespQ_deqReq_ehrReg___d312 = DEF_dMemRespQ_deqReq_ehrReg___d312;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_empty__h29499) != DEF_dMemRespQ_empty__h29499)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_empty__h29499, 1u);
	backing.DEF_dMemRespQ_empty__h29499 = DEF_dMemRespQ_empty__h29499;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300) != DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300, 32u);
	backing.DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300 = DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286) != DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286, 1u);
	backing.DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286 = DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_enqReq_ehrReg___d285) != DEF_dMemRespQ_enqReq_ehrReg___d285)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_enqReq_ehrReg___d285, 33u);
	backing.DEF_dMemRespQ_enqReq_ehrReg___d285 = DEF_dMemRespQ_enqReq_ehrReg___d285;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_enqReq_wires_0_wget____d283) != DEF_dMemRespQ_enqReq_wires_0_wget____d283)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_enqReq_wires_0_wget____d283, 33u);
	backing.DEF_dMemRespQ_enqReq_wires_0_wget____d283 = DEF_dMemRespQ_enqReq_wires_0_wget____d283;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_enqReq_wires_0_whas____d282) != DEF_dMemRespQ_enqReq_wires_0_whas____d282)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_enqReq_wires_0_whas____d282, 1u);
	backing.DEF_dMemRespQ_enqReq_wires_0_whas____d282 = DEF_dMemRespQ_enqReq_wires_0_whas____d282;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_enqReq_wires_1_wget____d280) != DEF_dMemRespQ_enqReq_wires_1_wget____d280)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_enqReq_wires_1_wget____d280, 33u);
	backing.DEF_dMemRespQ_enqReq_wires_1_wget____d280 = DEF_dMemRespQ_enqReq_wires_1_wget____d280;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_enqReq_wires_1_whas____d279) != DEF_dMemRespQ_enqReq_wires_1_whas____d279)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_enqReq_wires_1_whas____d279, 1u);
	backing.DEF_dMemRespQ_enqReq_wires_1_whas____d279 = DEF_dMemRespQ_enqReq_wires_1_whas____d279;
      }
      ++num;
      if ((backing.DEF_dMemRespQ_full__h29470) != DEF_dMemRespQ_full__h29470)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemRespQ_full__h29470, 1u);
	backing.DEF_dMemRespQ_full__h29470 = DEF_dMemRespQ_full__h29470;
      }
      ++num;
      if ((backing.DEF_dMemStatus__h30956) != DEF_dMemStatus__h30956)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemStatus__h30956, 3u);
	backing.DEF_dMemStatus__h30956 = DEF_dMemStatus__h30956;
      }
      ++num;
      if ((backing.DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439) != DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439, 1u);
	backing.DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439 = DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_clearReq_ehrReg___d45) != DEF_iMemReqQ_clearReq_ehrReg___d45)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_clearReq_ehrReg___d45, 1u);
	backing.DEF_iMemReqQ_clearReq_ehrReg___d45 = DEF_iMemReqQ_clearReq_ehrReg___d45;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_clearReq_wires_0_wget____d44) != DEF_iMemReqQ_clearReq_wires_0_wget____d44)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_clearReq_wires_0_wget____d44, 1u);
	backing.DEF_iMemReqQ_clearReq_wires_0_wget____d44 = DEF_iMemReqQ_clearReq_wires_0_wget____d44;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_clearReq_wires_0_whas____d43) != DEF_iMemReqQ_clearReq_wires_0_whas____d43)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_clearReq_wires_0_whas____d43, 1u);
	backing.DEF_iMemReqQ_clearReq_wires_0_whas____d43 = DEF_iMemReqQ_clearReq_wires_0_whas____d43;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_data_0___d433) != DEF_iMemReqQ_data_0___d433)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_data_0___d433, 66u);
	backing.DEF_iMemReqQ_data_0___d433 = DEF_iMemReqQ_data_0___d433;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_data_1___d435) != DEF_iMemReqQ_data_1___d435)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_data_1___d435, 66u);
	backing.DEF_iMemReqQ_data_1___d435 = DEF_iMemReqQ_data_1___d435;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_deqReq_ehrReg___d37) != DEF_iMemReqQ_deqReq_ehrReg___d37)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_deqReq_ehrReg___d37, 1u);
	backing.DEF_iMemReqQ_deqReq_ehrReg___d37 = DEF_iMemReqQ_deqReq_ehrReg___d37;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_empty__h6721) != DEF_iMemReqQ_empty__h6721)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_empty__h6721, 1u);
	backing.DEF_iMemReqQ_empty__h6721 = DEF_iMemReqQ_empty__h6721;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25) != DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25, 66u);
	backing.DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25 = DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466) != DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466, 67u);
	backing.DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466 = DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11) != DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11, 1u);
	backing.DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11 = DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_ehrReg___d10) != DEF_iMemReqQ_enqReq_ehrReg___d10)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_ehrReg___d10, 67u);
	backing.DEF_iMemReqQ_enqReq_ehrReg___d10 = DEF_iMemReqQ_enqReq_ehrReg___d10;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24) != DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24, 66u);
	backing.DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24 = DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_wires_0_wget____d8) != DEF_iMemReqQ_enqReq_wires_0_wget____d8)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_wires_0_wget____d8, 67u);
	backing.DEF_iMemReqQ_enqReq_wires_0_wget____d8 = DEF_iMemReqQ_enqReq_wires_0_wget____d8;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_wires_0_whas____d7) != DEF_iMemReqQ_enqReq_wires_0_whas____d7)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_wires_0_whas____d7, 1u);
	backing.DEF_iMemReqQ_enqReq_wires_0_whas____d7 = DEF_iMemReqQ_enqReq_wires_0_whas____d7;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23) != DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23, 66u);
	backing.DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23 = DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_wires_1_wget____d5) != DEF_iMemReqQ_enqReq_wires_1_wget____d5)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_wires_1_wget____d5, 67u);
	backing.DEF_iMemReqQ_enqReq_wires_1_wget____d5 = DEF_iMemReqQ_enqReq_wires_1_wget____d5;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_wires_1_whas____d4) != DEF_iMemReqQ_enqReq_wires_1_whas____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_wires_1_whas____d4, 1u);
	backing.DEF_iMemReqQ_enqReq_wires_1_whas____d4 = DEF_iMemReqQ_enqReq_wires_1_whas____d4;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22) != DEF_iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22, 66u);
	backing.DEF_iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22 = DEF_iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_enqReq_wires_2_wget____d2) != DEF_iMemReqQ_enqReq_wires_2_wget____d2)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_enqReq_wires_2_wget____d2, 67u);
	backing.DEF_iMemReqQ_enqReq_wires_2_wget____d2 = DEF_iMemReqQ_enqReq_wires_2_wget____d2;
      }
      ++num;
      if ((backing.DEF_iMemReqQ_full__h6692) != DEF_iMemReqQ_full__h6692)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReqQ_full__h6692, 1u);
	backing.DEF_iMemReqQ_full__h6692 = DEF_iMemReqQ_full__h6692;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_clearReq_ehrReg___d137) != DEF_iMemRespQ_clearReq_ehrReg___d137)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_clearReq_ehrReg___d137, 1u);
	backing.DEF_iMemRespQ_clearReq_ehrReg___d137 = DEF_iMemRespQ_clearReq_ehrReg___d137;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_clearReq_wires_0_wget____d136) != DEF_iMemRespQ_clearReq_wires_0_wget____d136)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_clearReq_wires_0_wget____d136, 1u);
	backing.DEF_iMemRespQ_clearReq_wires_0_wget____d136 = DEF_iMemRespQ_clearReq_wires_0_wget____d136;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_clearReq_wires_0_whas____d135) != DEF_iMemRespQ_clearReq_wires_0_whas____d135)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_clearReq_wires_0_whas____d135, 1u);
	backing.DEF_iMemRespQ_clearReq_wires_0_whas____d135 = DEF_iMemRespQ_clearReq_wires_0_whas____d135;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_deqReq_ehrReg___d129) != DEF_iMemRespQ_deqReq_ehrReg___d129)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_deqReq_ehrReg___d129, 1u);
	backing.DEF_iMemRespQ_deqReq_ehrReg___d129 = DEF_iMemRespQ_deqReq_ehrReg___d129;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_empty__h14248) != DEF_iMemRespQ_empty__h14248)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_empty__h14248, 1u);
	backing.DEF_iMemRespQ_empty__h14248 = DEF_iMemRespQ_empty__h14248;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117) != DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117, 32u);
	backing.DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117 = DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103) != DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103, 1u);
	backing.DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103 = DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_enqReq_ehrReg___d102) != DEF_iMemRespQ_enqReq_ehrReg___d102)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_enqReq_ehrReg___d102, 33u);
	backing.DEF_iMemRespQ_enqReq_ehrReg___d102 = DEF_iMemRespQ_enqReq_ehrReg___d102;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_enqReq_wires_0_wget____d100) != DEF_iMemRespQ_enqReq_wires_0_wget____d100)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_enqReq_wires_0_wget____d100, 33u);
	backing.DEF_iMemRespQ_enqReq_wires_0_wget____d100 = DEF_iMemRespQ_enqReq_wires_0_wget____d100;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_enqReq_wires_0_whas____d99) != DEF_iMemRespQ_enqReq_wires_0_whas____d99)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_enqReq_wires_0_whas____d99, 1u);
	backing.DEF_iMemRespQ_enqReq_wires_0_whas____d99 = DEF_iMemRespQ_enqReq_wires_0_whas____d99;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_enqReq_wires_1_wget____d97) != DEF_iMemRespQ_enqReq_wires_1_wget____d97)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_enqReq_wires_1_wget____d97, 33u);
	backing.DEF_iMemRespQ_enqReq_wires_1_wget____d97 = DEF_iMemRespQ_enqReq_wires_1_wget____d97;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_enqReq_wires_1_whas____d96) != DEF_iMemRespQ_enqReq_wires_1_whas____d96)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_enqReq_wires_1_whas____d96, 1u);
	backing.DEF_iMemRespQ_enqReq_wires_1_whas____d96 = DEF_iMemRespQ_enqReq_wires_1_whas____d96;
      }
      ++num;
      if ((backing.DEF_iMemRespQ_full__h14219) != DEF_iMemRespQ_full__h14219)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemRespQ_full__h14219, 1u);
	backing.DEF_iMemRespQ_full__h14219 = DEF_iMemRespQ_full__h14219;
      }
      ++num;
      if ((backing.DEF_iMemStatus__h32242) != DEF_iMemStatus__h32242)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemStatus__h32242, 3u);
	backing.DEF_iMemStatus__h32242 = DEF_iMemStatus__h32242;
      }
      ++num;
      if ((backing.DEF_penaltyCnt_77_EQ_5___d378) != DEF_penaltyCnt_77_EQ_5___d378)
      {
	vcd_write_val(sim_hdl, num, DEF_penaltyCnt_77_EQ_5___d378, 1u);
	backing.DEF_penaltyCnt_77_EQ_5___d378 = DEF_penaltyCnt_77_EQ_5___d378;
      }
      ++num;
      if ((backing.DEF_x__h30987) != DEF_x__h30987)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h30987, 1u);
	backing.DEF_x__h30987 = DEF_x__h30987;
      }
      ++num;
      if ((backing.DEF_x__h32221) != DEF_x__h32221)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h32221, 1u);
	backing.DEF_x__h32221 = DEF_x__h32221;
      }
      ++num;
      if ((backing.DEF_x__h32253) != DEF_x__h32253)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h32253, 1u);
	backing.DEF_x__h32253 = DEF_x__h32253;
      }
      ++num;
      if ((backing.DEF_x__h33113) != DEF_x__h33113)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h33113, 1u);
	backing.DEF_x__h33113 = DEF_x__h33113;
      }
      ++num;
      if ((backing.DEF_x__h33981) != DEF_x__h33981)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h33981, 1u);
	backing.DEF_x__h33981 = DEF_x__h33981;
      }
      ++num;
      if ((backing.DEF_x__h34947) != DEF_x__h34947)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h34947, 1u);
	backing.DEF_x__h34947 = DEF_x__h34947;
      }
      ++num;
      if ((backing.DEF_y__h31062) != DEF_y__h31062)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h31062, 1u);
	backing.DEF_y__h31062 = DEF_y__h31062;
      }
      ++num;
      if ((backing.DEF_y__h32250) != DEF_y__h32250)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h32250, 1u);
	backing.DEF_y__h32250 = DEF_y__h32250;
      }
      ++num;
      if ((backing.PORT_dReq_r) != PORT_dReq_r)
      {
	vcd_write_val(sim_hdl, num, PORT_dReq_r, 66u);
	backing.PORT_dReq_r = PORT_dReq_r;
      }
      ++num;
      if ((backing.PORT_iReq_r) != PORT_iReq_r)
      {
	vcd_write_val(sim_hdl, num, PORT_iReq_r, 66u);
	backing.PORT_iReq_r = PORT_iReq_r;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274, 66u);
      backing.DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274 = DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213, 66u);
      backing.DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213 = DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91, 66u);
      backing.DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91 = DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29, 66u);
      backing.DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29 = DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230, 1u);
      backing.DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230 = DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223, 1u);
      backing.DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223 = DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473, 66u);
      backing.DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473 = DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_THEN_dM_ETC___d473;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271, 66u);
      backing.DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271 = DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210, 66u);
      backing.DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210 = DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197, 1u);
      backing.DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197 = DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211, 66u);
      backing.DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211 = DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275, 67u);
      backing.DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275 = DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212, 66u);
      backing.DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212 = DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214, 67u);
      backing.DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214 = DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321, 1u);
      backing.DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321 = DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314, 1u);
      backing.DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314 = DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288, 1u);
      backing.DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288 = DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288;
      vcd_write_val(sim_hdl, num++, DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302, 32u);
      backing.DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302 = DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46, 1u);
      backing.DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46 = DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39, 1u);
      backing.DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39 = DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465, 66u);
      backing.DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465 = DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_THEN_iMem_ETC___d465;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87, 66u);
      backing.DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87 = DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26, 66u);
      backing.DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26 = DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13, 1u);
      backing.DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13 = DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27, 66u);
      backing.DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27 = DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92, 67u);
      backing.DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92 = DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28, 66u);
      backing.DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28 = DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30, 67u);
      backing.DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30 = DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138, 1u);
      backing.DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138 = DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131, 1u);
      backing.DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131 = DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105, 1u);
      backing.DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105 = DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105;
      vcd_write_val(sim_hdl, num++, DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119, 32u);
      backing.DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119 = DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119;
      vcd_write_val(sim_hdl, num++, DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376, 1u);
      backing.DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376 = DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376;
      vcd_write_val(sim_hdl, num++, DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440, 1u);
      backing.DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440 = DEF_NOT_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_B_ETC___d440;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385, 1u);
      backing.DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385 = DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_65_80_81_NO_ETC___d385;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d182, 33u);
      backing.DEF__0_CONCAT_DONTCARE___d182 = DEF__0_CONCAT_DONTCARE___d182;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d90, 67u);
      backing.DEF__0_CONCAT_DONTCARE___d90 = DEF__0_CONCAT_DONTCARE___d90;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_dReq_r___d472, 67u);
      backing.DEF__1_CONCAT_dReq_r___d472 = DEF__1_CONCAT_dReq_r___d472;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_iReq_r___d464, 67u);
      backing.DEF__1_CONCAT_iReq_r___d464 = DEF__1_CONCAT_iReq_r___d464;
      vcd_write_val(sim_hdl, num++, DEF__read__h30820, 32u);
      backing.DEF__read__h30820 = DEF__read__h30820;
      vcd_write_val(sim_hdl, num++, DEF__read_burstLength__h31005, 1u);
      backing.DEF__read_burstLength__h31005 = DEF__read_burstLength__h31005;
      vcd_write_val(sim_hdl, num++, DEF__read_burstLength__h31013, 1u);
      backing.DEF__read_burstLength__h31013 = DEF__read_burstLength__h31013;
      vcd_write_val(sim_hdl, num++, DEF__read_burstLength__h32271, 1u);
      backing.DEF__read_burstLength__h32271 = DEF__read_burstLength__h32271;
      vcd_write_val(sim_hdl, num++, DEF__read_burstLength__h32279, 1u);
      backing.DEF__read_burstLength__h32279 = DEF__read_burstLength__h32279;
      vcd_write_val(sim_hdl, num++, DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375, 1u);
      backing.DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375 = DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BIT_0_ETC___d375;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_clearReq_ehrReg___d229, 1u);
      backing.DEF_dMemReqQ_clearReq_ehrReg___d229 = DEF_dMemReqQ_clearReq_ehrReg___d229;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_clearReq_wires_0_wget____d228, 1u);
      backing.DEF_dMemReqQ_clearReq_wires_0_wget____d228 = DEF_dMemReqQ_clearReq_wires_0_wget____d228;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_clearReq_wires_0_whas____d227, 1u);
      backing.DEF_dMemReqQ_clearReq_wires_0_whas____d227 = DEF_dMemReqQ_clearReq_wires_0_whas____d227;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_data_0_69_BIT_65___d380, 1u);
      backing.DEF_dMemReqQ_data_0_69_BIT_65___d380 = DEF_dMemReqQ_data_0_69_BIT_65___d380;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_data_0___d369, 66u);
      backing.DEF_dMemReqQ_data_0___d369 = DEF_dMemReqQ_data_0___d369;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_data_1_71_BIT_65___d382, 1u);
      backing.DEF_dMemReqQ_data_1_71_BIT_65___d382 = DEF_dMemReqQ_data_1_71_BIT_65___d382;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_data_1___d371, 66u);
      backing.DEF_dMemReqQ_data_1___d371 = DEF_dMemReqQ_data_1___d371;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_deqReq_ehrReg___d221, 1u);
      backing.DEF_dMemReqQ_deqReq_ehrReg___d221 = DEF_dMemReqQ_deqReq_ehrReg___d221;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_empty__h21978, 1u);
      backing.DEF_dMemReqQ_empty__h21978 = DEF_dMemReqQ_empty__h21978;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209, 66u);
      backing.DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209 = DEF_dMemReqQ_enqReq_ehrReg_94_BITS_65_TO_0___d209;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474, 67u);
      backing.DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474 = DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66_95_CONCAT_IF__ETC___d474;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195, 1u);
      backing.DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195 = DEF_dMemReqQ_enqReq_ehrReg_94_BIT_66___d195;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_ehrReg___d194, 67u);
      backing.DEF_dMemReqQ_enqReq_ehrReg___d194 = DEF_dMemReqQ_enqReq_ehrReg___d194;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208, 66u);
      backing.DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208 = DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_65_TO_0___d208;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_wires_0_wget____d192, 67u);
      backing.DEF_dMemReqQ_enqReq_wires_0_wget____d192 = DEF_dMemReqQ_enqReq_wires_0_wget____d192;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_wires_0_whas____d191, 1u);
      backing.DEF_dMemReqQ_enqReq_wires_0_whas____d191 = DEF_dMemReqQ_enqReq_wires_0_whas____d191;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207, 66u);
      backing.DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207 = DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_65_TO_0___d207;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_wires_1_wget____d189, 67u);
      backing.DEF_dMemReqQ_enqReq_wires_1_wget____d189 = DEF_dMemReqQ_enqReq_wires_1_wget____d189;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_wires_1_whas____d188, 1u);
      backing.DEF_dMemReqQ_enqReq_wires_1_whas____d188 = DEF_dMemReqQ_enqReq_wires_1_whas____d188;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206, 66u);
      backing.DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206 = DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_65_TO_0___d206;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_enqReq_wires_2_wget____d186, 67u);
      backing.DEF_dMemReqQ_enqReq_wires_2_wget____d186 = DEF_dMemReqQ_enqReq_wires_2_wget____d186;
      vcd_write_val(sim_hdl, num++, DEF_dMemReqQ_full__h21949, 1u);
      backing.DEF_dMemReqQ_full__h21949 = DEF_dMemReqQ_full__h21949;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_clearReq_ehrReg___d320, 1u);
      backing.DEF_dMemRespQ_clearReq_ehrReg___d320 = DEF_dMemRespQ_clearReq_ehrReg___d320;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_clearReq_wires_0_wget____d319, 1u);
      backing.DEF_dMemRespQ_clearReq_wires_0_wget____d319 = DEF_dMemRespQ_clearReq_wires_0_wget____d319;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_clearReq_wires_0_whas____d318, 1u);
      backing.DEF_dMemRespQ_clearReq_wires_0_whas____d318 = DEF_dMemRespQ_clearReq_wires_0_whas____d318;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_deqReq_ehrReg___d312, 1u);
      backing.DEF_dMemRespQ_deqReq_ehrReg___d312 = DEF_dMemRespQ_deqReq_ehrReg___d312;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_empty__h29499, 1u);
      backing.DEF_dMemRespQ_empty__h29499 = DEF_dMemRespQ_empty__h29499;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300, 32u);
      backing.DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300 = DEF_dMemRespQ_enqReq_ehrReg_85_BITS_31_TO_0___d300;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286, 1u);
      backing.DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286 = DEF_dMemRespQ_enqReq_ehrReg_85_BIT_32___d286;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_enqReq_ehrReg___d285, 33u);
      backing.DEF_dMemRespQ_enqReq_ehrReg___d285 = DEF_dMemRespQ_enqReq_ehrReg___d285;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_enqReq_wires_0_wget____d283, 33u);
      backing.DEF_dMemRespQ_enqReq_wires_0_wget____d283 = DEF_dMemRespQ_enqReq_wires_0_wget____d283;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_enqReq_wires_0_whas____d282, 1u);
      backing.DEF_dMemRespQ_enqReq_wires_0_whas____d282 = DEF_dMemRespQ_enqReq_wires_0_whas____d282;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_enqReq_wires_1_wget____d280, 33u);
      backing.DEF_dMemRespQ_enqReq_wires_1_wget____d280 = DEF_dMemRespQ_enqReq_wires_1_wget____d280;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_enqReq_wires_1_whas____d279, 1u);
      backing.DEF_dMemRespQ_enqReq_wires_1_whas____d279 = DEF_dMemRespQ_enqReq_wires_1_whas____d279;
      vcd_write_val(sim_hdl, num++, DEF_dMemRespQ_full__h29470, 1u);
      backing.DEF_dMemRespQ_full__h29470 = DEF_dMemRespQ_full__h29470;
      vcd_write_val(sim_hdl, num++, DEF_dMemStatus__h30956, 3u);
      backing.DEF_dMemStatus__h30956 = DEF_dMemStatus__h30956;
      vcd_write_val(sim_hdl, num++, DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439, 1u);
      backing.DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439 = DEF_iMemCnt_32_EQ_SEL_ARR_iMemReqQ_data_0_33_BIT_0_ETC___d439;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_clearReq_ehrReg___d45, 1u);
      backing.DEF_iMemReqQ_clearReq_ehrReg___d45 = DEF_iMemReqQ_clearReq_ehrReg___d45;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_clearReq_wires_0_wget____d44, 1u);
      backing.DEF_iMemReqQ_clearReq_wires_0_wget____d44 = DEF_iMemReqQ_clearReq_wires_0_wget____d44;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_clearReq_wires_0_whas____d43, 1u);
      backing.DEF_iMemReqQ_clearReq_wires_0_whas____d43 = DEF_iMemReqQ_clearReq_wires_0_whas____d43;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_data_0___d433, 66u);
      backing.DEF_iMemReqQ_data_0___d433 = DEF_iMemReqQ_data_0___d433;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_data_1___d435, 66u);
      backing.DEF_iMemReqQ_data_1___d435 = DEF_iMemReqQ_data_1___d435;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_deqReq_ehrReg___d37, 1u);
      backing.DEF_iMemReqQ_deqReq_ehrReg___d37 = DEF_iMemReqQ_deqReq_ehrReg___d37;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_empty__h6721, 1u);
      backing.DEF_iMemReqQ_empty__h6721 = DEF_iMemReqQ_empty__h6721;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25, 66u);
      backing.DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25 = DEF_iMemReqQ_enqReq_ehrReg_0_BITS_65_TO_0___d25;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466, 67u);
      backing.DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466 = DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66_1_CONCAT_IF_iM_ETC___d466;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11, 1u);
      backing.DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11 = DEF_iMemReqQ_enqReq_ehrReg_0_BIT_66___d11;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_ehrReg___d10, 67u);
      backing.DEF_iMemReqQ_enqReq_ehrReg___d10 = DEF_iMemReqQ_enqReq_ehrReg___d10;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24, 66u);
      backing.DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24 = DEF_iMemReqQ_enqReq_wires_0_wget_BITS_65_TO_0___d24;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_wires_0_wget____d8, 67u);
      backing.DEF_iMemReqQ_enqReq_wires_0_wget____d8 = DEF_iMemReqQ_enqReq_wires_0_wget____d8;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_wires_0_whas____d7, 1u);
      backing.DEF_iMemReqQ_enqReq_wires_0_whas____d7 = DEF_iMemReqQ_enqReq_wires_0_whas____d7;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23, 66u);
      backing.DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23 = DEF_iMemReqQ_enqReq_wires_1_wget_BITS_65_TO_0___d23;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_wires_1_wget____d5, 67u);
      backing.DEF_iMemReqQ_enqReq_wires_1_wget____d5 = DEF_iMemReqQ_enqReq_wires_1_wget____d5;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_wires_1_whas____d4, 1u);
      backing.DEF_iMemReqQ_enqReq_wires_1_whas____d4 = DEF_iMemReqQ_enqReq_wires_1_whas____d4;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22, 66u);
      backing.DEF_iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22 = DEF_iMemReqQ_enqReq_wires_2_wget_BITS_65_TO_0___d22;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_enqReq_wires_2_wget____d2, 67u);
      backing.DEF_iMemReqQ_enqReq_wires_2_wget____d2 = DEF_iMemReqQ_enqReq_wires_2_wget____d2;
      vcd_write_val(sim_hdl, num++, DEF_iMemReqQ_full__h6692, 1u);
      backing.DEF_iMemReqQ_full__h6692 = DEF_iMemReqQ_full__h6692;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_clearReq_ehrReg___d137, 1u);
      backing.DEF_iMemRespQ_clearReq_ehrReg___d137 = DEF_iMemRespQ_clearReq_ehrReg___d137;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_clearReq_wires_0_wget____d136, 1u);
      backing.DEF_iMemRespQ_clearReq_wires_0_wget____d136 = DEF_iMemRespQ_clearReq_wires_0_wget____d136;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_clearReq_wires_0_whas____d135, 1u);
      backing.DEF_iMemRespQ_clearReq_wires_0_whas____d135 = DEF_iMemRespQ_clearReq_wires_0_whas____d135;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_deqReq_ehrReg___d129, 1u);
      backing.DEF_iMemRespQ_deqReq_ehrReg___d129 = DEF_iMemRespQ_deqReq_ehrReg___d129;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_empty__h14248, 1u);
      backing.DEF_iMemRespQ_empty__h14248 = DEF_iMemRespQ_empty__h14248;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117, 32u);
      backing.DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117 = DEF_iMemRespQ_enqReq_ehrReg_02_BITS_31_TO_0___d117;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103, 1u);
      backing.DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103 = DEF_iMemRespQ_enqReq_ehrReg_02_BIT_32___d103;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_enqReq_ehrReg___d102, 33u);
      backing.DEF_iMemRespQ_enqReq_ehrReg___d102 = DEF_iMemRespQ_enqReq_ehrReg___d102;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_enqReq_wires_0_wget____d100, 33u);
      backing.DEF_iMemRespQ_enqReq_wires_0_wget____d100 = DEF_iMemRespQ_enqReq_wires_0_wget____d100;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_enqReq_wires_0_whas____d99, 1u);
      backing.DEF_iMemRespQ_enqReq_wires_0_whas____d99 = DEF_iMemRespQ_enqReq_wires_0_whas____d99;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_enqReq_wires_1_wget____d97, 33u);
      backing.DEF_iMemRespQ_enqReq_wires_1_wget____d97 = DEF_iMemRespQ_enqReq_wires_1_wget____d97;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_enqReq_wires_1_whas____d96, 1u);
      backing.DEF_iMemRespQ_enqReq_wires_1_whas____d96 = DEF_iMemRespQ_enqReq_wires_1_whas____d96;
      vcd_write_val(sim_hdl, num++, DEF_iMemRespQ_full__h14219, 1u);
      backing.DEF_iMemRespQ_full__h14219 = DEF_iMemRespQ_full__h14219;
      vcd_write_val(sim_hdl, num++, DEF_iMemStatus__h32242, 3u);
      backing.DEF_iMemStatus__h32242 = DEF_iMemStatus__h32242;
      vcd_write_val(sim_hdl, num++, DEF_penaltyCnt_77_EQ_5___d378, 1u);
      backing.DEF_penaltyCnt_77_EQ_5___d378 = DEF_penaltyCnt_77_EQ_5___d378;
      vcd_write_val(sim_hdl, num++, DEF_x__h30987, 1u);
      backing.DEF_x__h30987 = DEF_x__h30987;
      vcd_write_val(sim_hdl, num++, DEF_x__h32221, 1u);
      backing.DEF_x__h32221 = DEF_x__h32221;
      vcd_write_val(sim_hdl, num++, DEF_x__h32253, 1u);
      backing.DEF_x__h32253 = DEF_x__h32253;
      vcd_write_val(sim_hdl, num++, DEF_x__h33113, 1u);
      backing.DEF_x__h33113 = DEF_x__h33113;
      vcd_write_val(sim_hdl, num++, DEF_x__h33981, 1u);
      backing.DEF_x__h33981 = DEF_x__h33981;
      vcd_write_val(sim_hdl, num++, DEF_x__h34947, 1u);
      backing.DEF_x__h34947 = DEF_x__h34947;
      vcd_write_val(sim_hdl, num++, DEF_y__h31062, 1u);
      backing.DEF_y__h31062 = DEF_y__h31062;
      vcd_write_val(sim_hdl, num++, DEF_y__h32250, 1u);
      backing.DEF_y__h32250 = DEF_y__h32250;
      vcd_write_val(sim_hdl, num++, PORT_dReq_r, 66u);
      backing.PORT_dReq_r = PORT_dReq_r;
      vcd_write_val(sim_hdl, num++, PORT_iReq_r, 66u);
      backing.PORT_iReq_r = PORT_iReq_r;
    }
}

void MOD_mkMemory::vcd_prims(tVCDDumpType dt, MOD_mkMemory &backing)
{
  INST_dMemCnt.dump_VCD(dt, backing.INST_dMemCnt);
  INST_dMemReqQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_dMemReqQ_clearReq_ehrReg);
  INST_dMemReqQ_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_dMemReqQ_clearReq_ignored_wires_0);
  INST_dMemReqQ_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_dMemReqQ_clearReq_ignored_wires_1);
  INST_dMemReqQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_dMemReqQ_clearReq_virtual_reg_0);
  INST_dMemReqQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_dMemReqQ_clearReq_virtual_reg_1);
  INST_dMemReqQ_clearReq_wires_0.dump_VCD(dt, backing.INST_dMemReqQ_clearReq_wires_0);
  INST_dMemReqQ_clearReq_wires_1.dump_VCD(dt, backing.INST_dMemReqQ_clearReq_wires_1);
  INST_dMemReqQ_data_0.dump_VCD(dt, backing.INST_dMemReqQ_data_0);
  INST_dMemReqQ_data_1.dump_VCD(dt, backing.INST_dMemReqQ_data_1);
  INST_dMemReqQ_deqP.dump_VCD(dt, backing.INST_dMemReqQ_deqP);
  INST_dMemReqQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_dMemReqQ_deqReq_ehrReg);
  INST_dMemReqQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_dMemReqQ_deqReq_ignored_wires_0);
  INST_dMemReqQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_dMemReqQ_deqReq_ignored_wires_1);
  INST_dMemReqQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_dMemReqQ_deqReq_ignored_wires_2);
  INST_dMemReqQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_dMemReqQ_deqReq_virtual_reg_0);
  INST_dMemReqQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_dMemReqQ_deqReq_virtual_reg_1);
  INST_dMemReqQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_dMemReqQ_deqReq_virtual_reg_2);
  INST_dMemReqQ_deqReq_wires_0.dump_VCD(dt, backing.INST_dMemReqQ_deqReq_wires_0);
  INST_dMemReqQ_deqReq_wires_1.dump_VCD(dt, backing.INST_dMemReqQ_deqReq_wires_1);
  INST_dMemReqQ_deqReq_wires_2.dump_VCD(dt, backing.INST_dMemReqQ_deqReq_wires_2);
  INST_dMemReqQ_empty.dump_VCD(dt, backing.INST_dMemReqQ_empty);
  INST_dMemReqQ_enqP.dump_VCD(dt, backing.INST_dMemReqQ_enqP);
  INST_dMemReqQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_dMemReqQ_enqReq_ehrReg);
  INST_dMemReqQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_dMemReqQ_enqReq_ignored_wires_0);
  INST_dMemReqQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_dMemReqQ_enqReq_ignored_wires_1);
  INST_dMemReqQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_dMemReqQ_enqReq_ignored_wires_2);
  INST_dMemReqQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_dMemReqQ_enqReq_virtual_reg_0);
  INST_dMemReqQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_dMemReqQ_enqReq_virtual_reg_1);
  INST_dMemReqQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_dMemReqQ_enqReq_virtual_reg_2);
  INST_dMemReqQ_enqReq_wires_0.dump_VCD(dt, backing.INST_dMemReqQ_enqReq_wires_0);
  INST_dMemReqQ_enqReq_wires_1.dump_VCD(dt, backing.INST_dMemReqQ_enqReq_wires_1);
  INST_dMemReqQ_enqReq_wires_2.dump_VCD(dt, backing.INST_dMemReqQ_enqReq_wires_2);
  INST_dMemReqQ_full.dump_VCD(dt, backing.INST_dMemReqQ_full);
  INST_dMemRespQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_dMemRespQ_clearReq_ehrReg);
  INST_dMemRespQ_clearReq_ignored_wires_0.dump_VCD(dt,
						   backing.INST_dMemRespQ_clearReq_ignored_wires_0);
  INST_dMemRespQ_clearReq_ignored_wires_1.dump_VCD(dt,
						   backing.INST_dMemRespQ_clearReq_ignored_wires_1);
  INST_dMemRespQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_dMemRespQ_clearReq_virtual_reg_0);
  INST_dMemRespQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_dMemRespQ_clearReq_virtual_reg_1);
  INST_dMemRespQ_clearReq_wires_0.dump_VCD(dt, backing.INST_dMemRespQ_clearReq_wires_0);
  INST_dMemRespQ_clearReq_wires_1.dump_VCD(dt, backing.INST_dMemRespQ_clearReq_wires_1);
  INST_dMemRespQ_data_0.dump_VCD(dt, backing.INST_dMemRespQ_data_0);
  INST_dMemRespQ_data_1.dump_VCD(dt, backing.INST_dMemRespQ_data_1);
  INST_dMemRespQ_deqP.dump_VCD(dt, backing.INST_dMemRespQ_deqP);
  INST_dMemRespQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_dMemRespQ_deqReq_ehrReg);
  INST_dMemRespQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_dMemRespQ_deqReq_ignored_wires_0);
  INST_dMemRespQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_dMemRespQ_deqReq_ignored_wires_1);
  INST_dMemRespQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_dMemRespQ_deqReq_ignored_wires_2);
  INST_dMemRespQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_dMemRespQ_deqReq_virtual_reg_0);
  INST_dMemRespQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_dMemRespQ_deqReq_virtual_reg_1);
  INST_dMemRespQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_dMemRespQ_deqReq_virtual_reg_2);
  INST_dMemRespQ_deqReq_wires_0.dump_VCD(dt, backing.INST_dMemRespQ_deqReq_wires_0);
  INST_dMemRespQ_deqReq_wires_1.dump_VCD(dt, backing.INST_dMemRespQ_deqReq_wires_1);
  INST_dMemRespQ_deqReq_wires_2.dump_VCD(dt, backing.INST_dMemRespQ_deqReq_wires_2);
  INST_dMemRespQ_empty.dump_VCD(dt, backing.INST_dMemRespQ_empty);
  INST_dMemRespQ_enqP.dump_VCD(dt, backing.INST_dMemRespQ_enqP);
  INST_dMemRespQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_dMemRespQ_enqReq_ehrReg);
  INST_dMemRespQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_dMemRespQ_enqReq_ignored_wires_0);
  INST_dMemRespQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_dMemRespQ_enqReq_ignored_wires_1);
  INST_dMemRespQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_dMemRespQ_enqReq_ignored_wires_2);
  INST_dMemRespQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_dMemRespQ_enqReq_virtual_reg_0);
  INST_dMemRespQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_dMemRespQ_enqReq_virtual_reg_1);
  INST_dMemRespQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_dMemRespQ_enqReq_virtual_reg_2);
  INST_dMemRespQ_enqReq_wires_0.dump_VCD(dt, backing.INST_dMemRespQ_enqReq_wires_0);
  INST_dMemRespQ_enqReq_wires_1.dump_VCD(dt, backing.INST_dMemRespQ_enqReq_wires_1);
  INST_dMemRespQ_enqReq_wires_2.dump_VCD(dt, backing.INST_dMemRespQ_enqReq_wires_2);
  INST_dMemRespQ_full.dump_VCD(dt, backing.INST_dMemRespQ_full);
  INST_dMemStatus.dump_VCD(dt, backing.INST_dMemStatus);
  INST_dMemTempData.dump_VCD(dt, backing.INST_dMemTempData);
  INST_iMemCnt.dump_VCD(dt, backing.INST_iMemCnt);
  INST_iMemReqQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_iMemReqQ_clearReq_ehrReg);
  INST_iMemReqQ_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_iMemReqQ_clearReq_ignored_wires_0);
  INST_iMemReqQ_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_iMemReqQ_clearReq_ignored_wires_1);
  INST_iMemReqQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_iMemReqQ_clearReq_virtual_reg_0);
  INST_iMemReqQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_iMemReqQ_clearReq_virtual_reg_1);
  INST_iMemReqQ_clearReq_wires_0.dump_VCD(dt, backing.INST_iMemReqQ_clearReq_wires_0);
  INST_iMemReqQ_clearReq_wires_1.dump_VCD(dt, backing.INST_iMemReqQ_clearReq_wires_1);
  INST_iMemReqQ_data_0.dump_VCD(dt, backing.INST_iMemReqQ_data_0);
  INST_iMemReqQ_data_1.dump_VCD(dt, backing.INST_iMemReqQ_data_1);
  INST_iMemReqQ_deqP.dump_VCD(dt, backing.INST_iMemReqQ_deqP);
  INST_iMemReqQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_iMemReqQ_deqReq_ehrReg);
  INST_iMemReqQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_iMemReqQ_deqReq_ignored_wires_0);
  INST_iMemReqQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_iMemReqQ_deqReq_ignored_wires_1);
  INST_iMemReqQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_iMemReqQ_deqReq_ignored_wires_2);
  INST_iMemReqQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_iMemReqQ_deqReq_virtual_reg_0);
  INST_iMemReqQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_iMemReqQ_deqReq_virtual_reg_1);
  INST_iMemReqQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_iMemReqQ_deqReq_virtual_reg_2);
  INST_iMemReqQ_deqReq_wires_0.dump_VCD(dt, backing.INST_iMemReqQ_deqReq_wires_0);
  INST_iMemReqQ_deqReq_wires_1.dump_VCD(dt, backing.INST_iMemReqQ_deqReq_wires_1);
  INST_iMemReqQ_deqReq_wires_2.dump_VCD(dt, backing.INST_iMemReqQ_deqReq_wires_2);
  INST_iMemReqQ_empty.dump_VCD(dt, backing.INST_iMemReqQ_empty);
  INST_iMemReqQ_enqP.dump_VCD(dt, backing.INST_iMemReqQ_enqP);
  INST_iMemReqQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_iMemReqQ_enqReq_ehrReg);
  INST_iMemReqQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_iMemReqQ_enqReq_ignored_wires_0);
  INST_iMemReqQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_iMemReqQ_enqReq_ignored_wires_1);
  INST_iMemReqQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_iMemReqQ_enqReq_ignored_wires_2);
  INST_iMemReqQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_iMemReqQ_enqReq_virtual_reg_0);
  INST_iMemReqQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_iMemReqQ_enqReq_virtual_reg_1);
  INST_iMemReqQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_iMemReqQ_enqReq_virtual_reg_2);
  INST_iMemReqQ_enqReq_wires_0.dump_VCD(dt, backing.INST_iMemReqQ_enqReq_wires_0);
  INST_iMemReqQ_enqReq_wires_1.dump_VCD(dt, backing.INST_iMemReqQ_enqReq_wires_1);
  INST_iMemReqQ_enqReq_wires_2.dump_VCD(dt, backing.INST_iMemReqQ_enqReq_wires_2);
  INST_iMemReqQ_full.dump_VCD(dt, backing.INST_iMemReqQ_full);
  INST_iMemRespQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_iMemRespQ_clearReq_ehrReg);
  INST_iMemRespQ_clearReq_ignored_wires_0.dump_VCD(dt,
						   backing.INST_iMemRespQ_clearReq_ignored_wires_0);
  INST_iMemRespQ_clearReq_ignored_wires_1.dump_VCD(dt,
						   backing.INST_iMemRespQ_clearReq_ignored_wires_1);
  INST_iMemRespQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_iMemRespQ_clearReq_virtual_reg_0);
  INST_iMemRespQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_iMemRespQ_clearReq_virtual_reg_1);
  INST_iMemRespQ_clearReq_wires_0.dump_VCD(dt, backing.INST_iMemRespQ_clearReq_wires_0);
  INST_iMemRespQ_clearReq_wires_1.dump_VCD(dt, backing.INST_iMemRespQ_clearReq_wires_1);
  INST_iMemRespQ_data_0.dump_VCD(dt, backing.INST_iMemRespQ_data_0);
  INST_iMemRespQ_data_1.dump_VCD(dt, backing.INST_iMemRespQ_data_1);
  INST_iMemRespQ_deqP.dump_VCD(dt, backing.INST_iMemRespQ_deqP);
  INST_iMemRespQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_iMemRespQ_deqReq_ehrReg);
  INST_iMemRespQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_iMemRespQ_deqReq_ignored_wires_0);
  INST_iMemRespQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_iMemRespQ_deqReq_ignored_wires_1);
  INST_iMemRespQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_iMemRespQ_deqReq_ignored_wires_2);
  INST_iMemRespQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_iMemRespQ_deqReq_virtual_reg_0);
  INST_iMemRespQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_iMemRespQ_deqReq_virtual_reg_1);
  INST_iMemRespQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_iMemRespQ_deqReq_virtual_reg_2);
  INST_iMemRespQ_deqReq_wires_0.dump_VCD(dt, backing.INST_iMemRespQ_deqReq_wires_0);
  INST_iMemRespQ_deqReq_wires_1.dump_VCD(dt, backing.INST_iMemRespQ_deqReq_wires_1);
  INST_iMemRespQ_deqReq_wires_2.dump_VCD(dt, backing.INST_iMemRespQ_deqReq_wires_2);
  INST_iMemRespQ_empty.dump_VCD(dt, backing.INST_iMemRespQ_empty);
  INST_iMemRespQ_enqP.dump_VCD(dt, backing.INST_iMemRespQ_enqP);
  INST_iMemRespQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_iMemRespQ_enqReq_ehrReg);
  INST_iMemRespQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_iMemRespQ_enqReq_ignored_wires_0);
  INST_iMemRespQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_iMemRespQ_enqReq_ignored_wires_1);
  INST_iMemRespQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_iMemRespQ_enqReq_ignored_wires_2);
  INST_iMemRespQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_iMemRespQ_enqReq_virtual_reg_0);
  INST_iMemRespQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_iMemRespQ_enqReq_virtual_reg_1);
  INST_iMemRespQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_iMemRespQ_enqReq_virtual_reg_2);
  INST_iMemRespQ_enqReq_wires_0.dump_VCD(dt, backing.INST_iMemRespQ_enqReq_wires_0);
  INST_iMemRespQ_enqReq_wires_1.dump_VCD(dt, backing.INST_iMemRespQ_enqReq_wires_1);
  INST_iMemRespQ_enqReq_wires_2.dump_VCD(dt, backing.INST_iMemRespQ_enqReq_wires_2);
  INST_iMemRespQ_full.dump_VCD(dt, backing.INST_iMemRespQ_full);
  INST_iMemStatus.dump_VCD(dt, backing.INST_iMemStatus);
  INST_iMemTempData.dump_VCD(dt, backing.INST_iMemTempData);
  INST_mem.dump_VCD(dt, backing.INST_mem);
  INST_penaltyCnt.dump_VCD(dt, backing.INST_penaltyCnt);
}
