<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('tmp_2_i_i_cast', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30) (3.36 ns)&#xD;&#xA;&#x9;'sub' operation ('__Val2__', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30) (3.02 ns)&#xD;&#xA;&#x9;'sub' operation ('complex&lt;ap_fixed&lt;16, 8, 5, 3, 0> >._M_real.V', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31) (2.08 ns)&#xD;&#xA;&#x9;'store' operation (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31) of variable 'complex&lt;ap_fixed&lt;16, 8, 5, 3, 0> >._M_real.V', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31 on array 'data_OUT_M_real_V' (2.32 ns)" projectName="fft32" solutionName="solution1" date="2020-02-17T15:34:27.265+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.779ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="fft32" solutionName="solution1" date="2020-02-17T15:34:27.133+0530" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
