-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 32-bit Version 11.1 (Build Build 259 01/25/2012)
-- Created on Sat Apr 14 20:31:29 2012

FUNCTION OperandInOut (clk, reset, load, store, inc, dec, wr_block, ARG[31..0], LI[31..0], SQ[31..0], RE[31..0], TR[31..0], CI[31..0], PE[31..0], HE[31..0], ST[31..0], EL[31..0], PO[31..0], index_val[31..0], addr_offset[7..0], selectReg[4..0], selectMem[2..0], mem_rdy, mem_in[31..0])
	RETURNS (operandReady, ARG_wr, LI_wr, SQ_wr, RE_wr, TR_wr, CI_wr, PE_wr, HE_wr, ST_wr, EL_wr, PO_wr, store_val[31..0], mem_addr[23..0], mem_wr, mem_rd);
