INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/franz/workspace/hls_component/hls_component/hls_component.hlsrun_impl_summary, at Mon May 13 10:34:11 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run vivado -work_dir /home/franz/workspace/hls_component/hls_component -config /home/franz/workspace/hls_component/hls_config.cfg -cmdlineconfig /home/franz/workspace/hls_component/hls_component/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'franz' on host 'fjrdev' (Linux_x86_64 version 5.15.0-105-generic) on Mon May 13 10:34:14 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/franz/workspace/hls_component'
INFO: [HLS 200-2005] Using work_dir /home/franz/workspace/hls_component/hls_component 
INFO: [HLS 200-1510] Running: open_project /home/franz/workspace/hls_component/hls_component -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/franz/workspace/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/franz/workspace/hls_component/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=add.cpp' at /home/franz/workspace/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/franz/workspace/hls_component/add.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=add.h' at /home/franz/workspace/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/franz/workspace/hls_component/add.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=add_test.cpp' at /home/franz/workspace/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/franz/workspace/hls_component/add_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=mac' at /home/franz/workspace/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/franz/workspace/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1465] Applying ini 'clock=10' at /home/franz/workspace/hls_component/hls_config.cfg(5)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' at /home/franz/workspace/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1465] Applying ini 'syn.output.format=ip' at /home/franz/workspace/hls_component/hls_config.cfg(6)
INFO: [HLS 200-1510] Running: apply_ini /home/franz/workspace/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/franz/workspace/hls_component/hls_component/hls/config.cmdline
INFO: [HLS 200-1465] Applying ini 'ide.compjson=0' at /home/franz/workspace/hls_component/hls_component/hls/config.cmdline(4)
INFO: [HLS 200-1510] Running: config_export -flow impl 
INFO: [HLS 200-1510] Running: export_design 
WARNING: [HLS 200-483] The 'config_export -format ip' command is deprecated and will be removed in a future release. Use 'config_export -format ip_catalog' as its replacement.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2066.270 ; gain = 121.992 ; free physical = 101 ; free virtual = 779
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
create_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:02:31 . Memory (MB): peak = 2172.539 ; gain = 106.270 ; free physical = 96 ; free virtual = 794
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon May 13 10:37:23 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module mac
## set language verilog
## set family versal
## set device xcvc1902
## set package -vsva2197
## set speed -2MP-e-S
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:mac:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project hls_component
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 mac_gmem_m_axi mac_control_s_axi}
# dict set report_options max_module_depth 5
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2067.094 ; gain = 123.023 ; free physical = 131 ; free virtual = 817
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/franz/workspace/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/franz/workspace/hls_component/hls_component/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem' at <0x44A0_0000 [ 64K ]>.
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
