// Seed: 4020093269
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri0 id_2,
    output wor id_3,
    output uwire id_4,
    input tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    input uwire id_8,
    input wire id_9,
    output uwire id_10,
    output tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input uwire id_14,
    input wire id_15,
    output tri0 id_16
);
  wire id_18;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  assign {1, 1} = 1'b0;
endmodule
