// Seed: 1413554673
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output wire id_3
);
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55;
  wire id_56, id_57;
  assign id_55[1] = 1;
  wand id_58 = 1'd0;
endmodule
module module_1 (
    input wand  id_0,
    input uwire id_1,
    input wor   id_2,
    input uwire id_3
);
  wire id_5 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = 1;
  assign id_5 = id_3;
  wire id_6;
endmodule
