
Micromouse-Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d8f0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000021bc  0800da90  0800da90  0000ea90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fc4c  0800fc4c  00011234  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fc4c  0800fc4c  00010c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fc54  0800fc54  00011234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fc54  0800fc54  00010c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fc58  0800fc58  00010c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000234  20000000  0800fc5c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014b8  20000234  0800fe90  00011234  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200016ec  0800fe90  000116ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011234  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018046  00000000  00000000  00011264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039da  00000000  00000000  000292aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c8  00000000  00000000  0002cc88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001055  00000000  00000000  0002e150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aab0  00000000  00000000  0002f1a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019a1f  00000000  00000000  00049c55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0968  00000000  00000000  00063674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00103fdc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006970  00000000  00000000  00104020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0010a990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000234 	.word	0x20000234
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800da78 	.word	0x0800da78

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000238 	.word	0x20000238
 80001dc:	0800da78 	.word	0x0800da78

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <play_tone>:

/**
 * @brief Play a tone of specific frequency and duration
 */
void play_tone(uint16_t frequency, uint16_t duration_ms)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	460a      	mov	r2, r1
 8000f8e:	80fb      	strh	r3, [r7, #6]
 8000f90:	4613      	mov	r3, r2
 8000f92:	80bb      	strh	r3, [r7, #4]
    if (frequency == 0) {
 8000f94:	88fb      	ldrh	r3, [r7, #6]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d106      	bne.n	8000fa8 <play_tone+0x24>
        speaker_off();
 8000f9a:	f000 f837 	bl	800100c <speaker_off>
        HAL_Delay(duration_ms);
 8000f9e:	88bb      	ldrh	r3, [r7, #4]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f005 fb17 	bl	80065d4 <HAL_Delay>
        return;
 8000fa6:	e02a      	b.n	8000ffe <play_tone+0x7a>
    }

    // Calculate period for desired frequency
    // Timer freq = 84MHz / (prescaler + 1) = 84MHz / 21 = 4MHz
    // Period = Timer_freq / desired_freq = 4000000 / frequency
    uint32_t period = 4000000 / frequency;
 8000fa8:	88fb      	ldrh	r3, [r7, #6]
 8000faa:	4a16      	ldr	r2, [pc, #88]	@ (8001004 <play_tone+0x80>)
 8000fac:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fb0:	60fb      	str	r3, [r7, #12]
    if (period > 65535) period = 65535; // Clamp to 16-bit
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fb8:	d302      	bcc.n	8000fc0 <play_tone+0x3c>
 8000fba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fbe:	60fb      	str	r3, [r7, #12]
    if (period < 20) period = 20;       // Minimum period
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	2b13      	cmp	r3, #19
 8000fc4:	d801      	bhi.n	8000fca <play_tone+0x46>
 8000fc6:	2314      	movs	r3, #20
 8000fc8:	60fb      	str	r3, [r7, #12]

    // Update timer period
    __HAL_TIM_SET_AUTORELOAD(&htim1, period - 1);
 8000fca:	4b0f      	ldr	r3, [pc, #60]	@ (8001008 <play_tone+0x84>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	3a01      	subs	r2, #1
 8000fd2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	3b01      	subs	r3, #1
 8000fd8:	4a0b      	ldr	r2, [pc, #44]	@ (8001008 <play_tone+0x84>)
 8000fda:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, period / 2); // 50% duty cycle
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8001008 <play_tone+0x84>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	0852      	lsrs	r2, r2, #1
 8000fe4:	63da      	str	r2, [r3, #60]	@ 0x3c

    // Start PWM
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000fe6:	2108      	movs	r1, #8
 8000fe8:	4807      	ldr	r0, [pc, #28]	@ (8001008 <play_tone+0x84>)
 8000fea:	f007 fd4f 	bl	8008a8c <HAL_TIM_PWM_Start>

    // Play for specified duration
    HAL_Delay(duration_ms);
 8000fee:	88bb      	ldrh	r3, [r7, #4]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f005 faef 	bl	80065d4 <HAL_Delay>

    // Stop PWM
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000ff6:	2108      	movs	r1, #8
 8000ff8:	4803      	ldr	r0, [pc, #12]	@ (8001008 <play_tone+0x84>)
 8000ffa:	f007 fdf7 	bl	8008bec <HAL_TIM_PWM_Stop>
}
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	003d0900 	.word	0x003d0900
 8001008:	20000300 	.word	0x20000300

0800100c <speaker_off>:

/**
 * @brief Turn off speaker
 */
void speaker_off(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8001010:	2108      	movs	r1, #8
 8001012:	4802      	ldr	r0, [pc, #8]	@ (800101c <speaker_off+0x10>)
 8001014:	f007 fdea 	bl	8008bec <HAL_TIM_PWM_Stop>
}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20000300 	.word	0x20000300

08001020 <play_startup_tone>:

/**
 * @brief Play startup tone sequence
 */
void play_startup_tone(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
    play_tone(523, 200);  // C5
 8001024:	21c8      	movs	r1, #200	@ 0xc8
 8001026:	f240 200b 	movw	r0, #523	@ 0x20b
 800102a:	f7ff ffab 	bl	8000f84 <play_tone>
    play_tone(0, 50);     // Pause
 800102e:	2132      	movs	r1, #50	@ 0x32
 8001030:	2000      	movs	r0, #0
 8001032:	f7ff ffa7 	bl	8000f84 <play_tone>
    play_tone(659, 200);  // E5
 8001036:	21c8      	movs	r1, #200	@ 0xc8
 8001038:	f240 2093 	movw	r0, #659	@ 0x293
 800103c:	f7ff ffa2 	bl	8000f84 <play_tone>
    play_tone(0, 50);     // Pause
 8001040:	2132      	movs	r1, #50	@ 0x32
 8001042:	2000      	movs	r0, #0
 8001044:	f7ff ff9e 	bl	8000f84 <play_tone>
    play_tone(784, 300);  // G5
 8001048:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800104c:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8001050:	f7ff ff98 	bl	8000f84 <play_tone>
}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}

08001058 <play_confirmation_tone>:

/**
 * @brief Play confirmation tone
 */
void play_confirmation_tone(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
    play_tone(784, 150);  // G5
 800105c:	2196      	movs	r1, #150	@ 0x96
 800105e:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8001062:	f7ff ff8f 	bl	8000f84 <play_tone>
    play_tone(0, 50);     // Pause
 8001066:	2132      	movs	r1, #50	@ 0x32
 8001068:	2000      	movs	r0, #0
 800106a:	f7ff ff8b 	bl	8000f84 <play_tone>
    play_tone(1047, 200); // C6
 800106e:	21c8      	movs	r1, #200	@ 0xc8
 8001070:	f240 4017 	movw	r0, #1047	@ 0x417
 8001074:	f7ff ff86 	bl	8000f84 <play_tone>
}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}

0800107c <play_success_tone>:

/**
 * @brief Play success tone sequence
 */
void play_success_tone(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
    play_tone(523, 100);  // C5
 8001080:	2164      	movs	r1, #100	@ 0x64
 8001082:	f240 200b 	movw	r0, #523	@ 0x20b
 8001086:	f7ff ff7d 	bl	8000f84 <play_tone>
    play_tone(659, 100);  // E5
 800108a:	2164      	movs	r1, #100	@ 0x64
 800108c:	f240 2093 	movw	r0, #659	@ 0x293
 8001090:	f7ff ff78 	bl	8000f84 <play_tone>
    play_tone(784, 100);  // G5
 8001094:	2164      	movs	r1, #100	@ 0x64
 8001096:	f44f 7044 	mov.w	r0, #784	@ 0x310
 800109a:	f7ff ff73 	bl	8000f84 <play_tone>
    play_tone(1047, 200); // C6
 800109e:	21c8      	movs	r1, #200	@ 0xc8
 80010a0:	f240 4017 	movw	r0, #1047	@ 0x417
 80010a4:	f7ff ff6e 	bl	8000f84 <play_tone>
    play_tone(0, 100);    // Pause
 80010a8:	2164      	movs	r1, #100	@ 0x64
 80010aa:	2000      	movs	r0, #0
 80010ac:	f7ff ff6a 	bl	8000f84 <play_tone>
    play_tone(1047, 100); // C6
 80010b0:	2164      	movs	r1, #100	@ 0x64
 80010b2:	f240 4017 	movw	r0, #1047	@ 0x417
 80010b6:	f7ff ff65 	bl	8000f84 <play_tone>
    play_tone(784, 100);  // G5
 80010ba:	2164      	movs	r1, #100	@ 0x64
 80010bc:	f44f 7044 	mov.w	r0, #784	@ 0x310
 80010c0:	f7ff ff60 	bl	8000f84 <play_tone>
    play_tone(1047, 300); // C6
 80010c4:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80010c8:	f240 4017 	movw	r0, #1047	@ 0x417
 80010cc:	f7ff ff5a 	bl	8000f84 <play_tone>
}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <play_error_tone>:

/**
 * @brief Play error tone sequence
 */
void play_error_tone(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
    for (int i = 0; i < 3; i++) {
 80010da:	2300      	movs	r3, #0
 80010dc:	607b      	str	r3, [r7, #4]
 80010de:	e00a      	b.n	80010f6 <play_error_tone+0x22>
        play_tone(220, 200);  // A3
 80010e0:	21c8      	movs	r1, #200	@ 0xc8
 80010e2:	20dc      	movs	r0, #220	@ 0xdc
 80010e4:	f7ff ff4e 	bl	8000f84 <play_tone>
        play_tone(0, 100);    // Pause
 80010e8:	2164      	movs	r1, #100	@ 0x64
 80010ea:	2000      	movs	r0, #0
 80010ec:	f7ff ff4a 	bl	8000f84 <play_tone>
    for (int i = 0; i < 3; i++) {
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	3301      	adds	r3, #1
 80010f4:	607b      	str	r3, [r7, #4]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	ddf1      	ble.n	80010e0 <play_error_tone+0xc>
    }
}
 80010fc:	bf00      	nop
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <play_wall_beep>:

/**
 * @brief Play wall detection beep
 */
void play_wall_beep(void)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	af00      	add	r7, sp, #0
    play_tone(1000, 50);
 800110a:	2132      	movs	r1, #50	@ 0x32
 800110c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001110:	f7ff ff38 	bl	8000f84 <play_tone>
}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}

08001118 <play_turn_beep>:

/**
 * @brief Play turn signal beep
 */
void play_turn_beep(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
    play_tone(800, 30);
 800111c:	211e      	movs	r1, #30
 800111e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001122:	f7ff ff2f 	bl	8000f84 <play_tone>
}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}

0800112a <play_battery_warning>:

/**
 * @brief Play battery low warning
 */
void play_battery_warning(void)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b082      	sub	sp, #8
 800112e:	af00      	add	r7, sp, #0
    for (int i = 0; i < 5; i++) {
 8001130:	2300      	movs	r3, #0
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	e00b      	b.n	800114e <play_battery_warning+0x24>
        play_tone(440, 100);  // A4
 8001136:	2164      	movs	r1, #100	@ 0x64
 8001138:	f44f 70dc 	mov.w	r0, #440	@ 0x1b8
 800113c:	f7ff ff22 	bl	8000f84 <play_tone>
        play_tone(0, 100);    // Pause
 8001140:	2164      	movs	r1, #100	@ 0x64
 8001142:	2000      	movs	r0, #0
 8001144:	f7ff ff1e 	bl	8000f84 <play_tone>
    for (int i = 0; i < 5; i++) {
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3301      	adds	r3, #1
 800114c:	607b      	str	r3, [r7, #4]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2b04      	cmp	r3, #4
 8001152:	ddf0      	ble.n	8001136 <play_battery_warning+0xc>
    }
}
 8001154:	bf00      	nop
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
	...

08001160 <send_bluetooth_message>:
#include <string.h>
/**
 * @brief Send message via Bluetooth
 */
void send_bluetooth_message(const char* message)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*)message, strlen(message), 1000);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff f889 	bl	8000280 <strlen>
 800116e:	4603      	mov	r3, r0
 8001170:	b29a      	uxth	r2, r3
 8001172:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001176:	6879      	ldr	r1, [r7, #4]
 8001178:	4803      	ldr	r0, [pc, #12]	@ (8001188 <send_bluetooth_message+0x28>)
 800117a:	f008 fd71 	bl	8009c60 <HAL_UART_Transmit>
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000420 	.word	0x20000420

0800118c <send_bluetooth_printf>:

/**
 * @brief Send formatted message via Bluetooth
 */
void send_bluetooth_printf(const char* format, ...)
{
 800118c:	b40f      	push	{r0, r1, r2, r3}
 800118e:	b580      	push	{r7, lr}
 8001190:	b0c2      	sub	sp, #264	@ 0x108
 8001192:	af00      	add	r7, sp, #0
    char buffer[256];
    va_list args;
    va_start(args, format);
 8001194:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001198:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800119c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80011a0:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80011a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80011a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80011aa:	f107 0008 	add.w	r0, r7, #8
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80011b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011b8:	f00a fac6 	bl	800b748 <vsniprintf>
    va_end(args);

    send_bluetooth_message(buffer);
 80011bc:	f107 0308 	add.w	r3, r7, #8
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff ffcd 	bl	8001160 <send_bluetooth_message>
}
 80011c6:	bf00      	nop
 80011c8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80011cc:	46bd      	mov	sp, r7
 80011ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011d2:	b004      	add	sp, #16
 80011d4:	4770      	bx	lr
	...

080011d8 <send_maze_state>:

/**
 * @brief Send current maze state
 */
void send_maze_state(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b094      	sub	sp, #80	@ 0x50
 80011dc:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n=== MAZE STATE ===\r\n");
 80011de:	4848      	ldr	r0, [pc, #288]	@ (8001300 <send_maze_state+0x128>)
 80011e0:	f7ff ffbe 	bl	8001160 <send_bluetooth_message>

    // Send maze in ASCII format
    for (int y = MAZE_SIZE - 1; y >= 0; y--) {
 80011e4:	230b      	movs	r3, #11
 80011e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011e8:	e061      	b.n	80012ae <send_maze_state+0xd6>
        char line[64] = "";
 80011ea:	463b      	mov	r3, r7
 80011ec:	2240      	movs	r2, #64	@ 0x40
 80011ee:	2100      	movs	r1, #0
 80011f0:	4618      	mov	r0, r3
 80011f2:	f00a fab7 	bl	800b764 <memset>
        for (int x = 0; x < MAZE_SIZE; x++) {
 80011f6:	2300      	movs	r3, #0
 80011f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80011fa:	e041      	b.n	8001280 <send_maze_state+0xa8>
            char cell[8];
            if (maze[x][y].visited) {
 80011fc:	4941      	ldr	r1, [pc, #260]	@ (8001304 <send_maze_state+0x12c>)
 80011fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001200:	4613      	mov	r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4413      	add	r3, r2
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800120a:	4413      	add	r3, r2
 800120c:	011b      	lsls	r3, r3, #4
 800120e:	440b      	add	r3, r1
 8001210:	3304      	adds	r3, #4
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d023      	beq.n	8001260 <send_maze_state+0x88>
                sprintf(cell, "%3d ", maze[x][y].distance < MAX_DISTANCE ? maze[x][y].distance : 999);
 8001218:	493a      	ldr	r1, [pc, #232]	@ (8001304 <send_maze_state+0x12c>)
 800121a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800121c:	4613      	mov	r3, r2
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	4413      	add	r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001226:	4413      	add	r3, r2
 8001228:	011b      	lsls	r3, r3, #4
 800122a:	440b      	add	r3, r1
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f242 720e 	movw	r2, #9998	@ 0x270e
 8001232:	4293      	cmp	r3, r2
 8001234:	dc0b      	bgt.n	800124e <send_maze_state+0x76>
 8001236:	4933      	ldr	r1, [pc, #204]	@ (8001304 <send_maze_state+0x12c>)
 8001238:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800123a:	4613      	mov	r3, r2
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	4413      	add	r3, r2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001244:	4413      	add	r3, r2
 8001246:	011b      	lsls	r3, r3, #4
 8001248:	440b      	add	r3, r1
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	e001      	b.n	8001252 <send_maze_state+0x7a>
 800124e:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001252:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8001256:	461a      	mov	r2, r3
 8001258:	492b      	ldr	r1, [pc, #172]	@ (8001308 <send_maze_state+0x130>)
 800125a:	f00a f9e1 	bl	800b620 <siprintf>
 800125e:	e005      	b.n	800126c <send_maze_state+0x94>
            } else {
                sprintf(cell, " -- ");
 8001260:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001264:	4929      	ldr	r1, [pc, #164]	@ (800130c <send_maze_state+0x134>)
 8001266:	4618      	mov	r0, r3
 8001268:	f00a f9da 	bl	800b620 <siprintf>
            }
            strcat(line, cell);
 800126c:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001270:	463b      	mov	r3, r7
 8001272:	4611      	mov	r1, r2
 8001274:	4618      	mov	r0, r3
 8001276:	f00a fa7d 	bl	800b774 <strcat>
        for (int x = 0; x < MAZE_SIZE; x++) {
 800127a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800127c:	3301      	adds	r3, #1
 800127e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001280:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001282:	2b0b      	cmp	r3, #11
 8001284:	ddba      	ble.n	80011fc <send_maze_state+0x24>
        }
        strcat(line, "\r\n");
 8001286:	463b      	mov	r3, r7
 8001288:	4618      	mov	r0, r3
 800128a:	f7fe fff9 	bl	8000280 <strlen>
 800128e:	4603      	mov	r3, r0
 8001290:	461a      	mov	r2, r3
 8001292:	463b      	mov	r3, r7
 8001294:	4413      	add	r3, r2
 8001296:	4a1e      	ldr	r2, [pc, #120]	@ (8001310 <send_maze_state+0x138>)
 8001298:	8811      	ldrh	r1, [r2, #0]
 800129a:	7892      	ldrb	r2, [r2, #2]
 800129c:	8019      	strh	r1, [r3, #0]
 800129e:	709a      	strb	r2, [r3, #2]
        send_bluetooth_message(line);
 80012a0:	463b      	mov	r3, r7
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff ff5c 	bl	8001160 <send_bluetooth_message>
    for (int y = MAZE_SIZE - 1; y >= 0; y--) {
 80012a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012aa:	3b01      	subs	r3, #1
 80012ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80012ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	da9a      	bge.n	80011ea <send_maze_state+0x12>
    }

    send_bluetooth_printf("Robot Position: (%d,%d) Direction: %d\r\n",
 80012b4:	4b17      	ldr	r3, [pc, #92]	@ (8001314 <send_maze_state+0x13c>)
 80012b6:	6819      	ldr	r1, [r3, #0]
 80012b8:	4b16      	ldr	r3, [pc, #88]	@ (8001314 <send_maze_state+0x13c>)
 80012ba:	685a      	ldr	r2, [r3, #4]
 80012bc:	4b15      	ldr	r3, [pc, #84]	@ (8001314 <send_maze_state+0x13c>)
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	4815      	ldr	r0, [pc, #84]	@ (8001318 <send_maze_state+0x140>)
 80012c2:	f7ff ff63 	bl	800118c <send_bluetooth_printf>
                         robot.x, robot.y, robot.direction);
    send_bluetooth_printf("Center Reached: %s\r\n", robot.center_reached ? "YES" : "NO");
 80012c6:	4b13      	ldr	r3, [pc, #76]	@ (8001314 <send_maze_state+0x13c>)
 80012c8:	7b1b      	ldrb	r3, [r3, #12]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <send_maze_state+0xfa>
 80012ce:	4b13      	ldr	r3, [pc, #76]	@ (800131c <send_maze_state+0x144>)
 80012d0:	e000      	b.n	80012d4 <send_maze_state+0xfc>
 80012d2:	4b13      	ldr	r3, [pc, #76]	@ (8001320 <send_maze_state+0x148>)
 80012d4:	4619      	mov	r1, r3
 80012d6:	4813      	ldr	r0, [pc, #76]	@ (8001324 <send_maze_state+0x14c>)
 80012d8:	f7ff ff58 	bl	800118c <send_bluetooth_printf>
    send_bluetooth_printf("Returned to Start: %s\r\n", robot.returned_to_start ? "YES" : "NO");
 80012dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001314 <send_maze_state+0x13c>)
 80012de:	7b5b      	ldrb	r3, [r3, #13]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <send_maze_state+0x110>
 80012e4:	4b0d      	ldr	r3, [pc, #52]	@ (800131c <send_maze_state+0x144>)
 80012e6:	e000      	b.n	80012ea <send_maze_state+0x112>
 80012e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001320 <send_maze_state+0x148>)
 80012ea:	4619      	mov	r1, r3
 80012ec:	480e      	ldr	r0, [pc, #56]	@ (8001328 <send_maze_state+0x150>)
 80012ee:	f7ff ff4d 	bl	800118c <send_bluetooth_printf>
    send_bluetooth_message("==================\r\n");
 80012f2:	480e      	ldr	r0, [pc, #56]	@ (800132c <send_maze_state+0x154>)
 80012f4:	f7ff ff34 	bl	8001160 <send_bluetooth_message>
}
 80012f8:	bf00      	nop
 80012fa:	3750      	adds	r7, #80	@ 0x50
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	0800da90 	.word	0x0800da90
 8001304:	20000468 	.word	0x20000468
 8001308:	0800daa8 	.word	0x0800daa8
 800130c:	0800dab0 	.word	0x0800dab0
 8001310:	0800dab8 	.word	0x0800dab8
 8001314:	20000d68 	.word	0x20000d68
 8001318:	0800dabc 	.word	0x0800dabc
 800131c:	0800dae4 	.word	0x0800dae4
 8001320:	0800dae8 	.word	0x0800dae8
 8001324:	0800daec 	.word	0x0800daec
 8001328:	0800db04 	.word	0x0800db04
 800132c:	0800db1c 	.word	0x0800db1c

08001330 <send_sensor_data>:

/**
 * @brief Send current sensor data
 */
void send_sensor_data(void)
{
 8001330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001332:	b087      	sub	sp, #28
 8001334:	af06      	add	r7, sp, #24
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
                         sensors.battery, sensors.front_left, sensors.front_right,
 8001336:	4b13      	ldr	r3, [pc, #76]	@ (8001384 <send_sensor_data+0x54>)
 8001338:	881b      	ldrh	r3, [r3, #0]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 800133a:	461d      	mov	r5, r3
                         sensors.battery, sensors.front_left, sensors.front_right,
 800133c:	4b11      	ldr	r3, [pc, #68]	@ (8001384 <send_sensor_data+0x54>)
 800133e:	891b      	ldrh	r3, [r3, #8]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 8001340:	461e      	mov	r6, r3
                         sensors.battery, sensors.front_left, sensors.front_right,
 8001342:	4b10      	ldr	r3, [pc, #64]	@ (8001384 <send_sensor_data+0x54>)
 8001344:	885b      	ldrh	r3, [r3, #2]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 8001346:	469c      	mov	ip, r3
                         sensors.side_left, sensors.side_right,
 8001348:	4b0e      	ldr	r3, [pc, #56]	@ (8001384 <send_sensor_data+0x54>)
 800134a:	88db      	ldrh	r3, [r3, #6]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 800134c:	461a      	mov	r2, r3
                         sensors.side_left, sensors.side_right,
 800134e:	4b0d      	ldr	r3, [pc, #52]	@ (8001384 <send_sensor_data+0x54>)
 8001350:	889b      	ldrh	r3, [r3, #4]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 8001352:	4619      	mov	r1, r3
                         sensors.wall_front ? 1 : 0, sensors.wall_left ? 1 : 0, sensors.wall_right ? 1 : 0);
 8001354:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <send_sensor_data+0x54>)
 8001356:	7a9b      	ldrb	r3, [r3, #10]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 8001358:	4618      	mov	r0, r3
                         sensors.wall_front ? 1 : 0, sensors.wall_left ? 1 : 0, sensors.wall_right ? 1 : 0);
 800135a:	4b0a      	ldr	r3, [pc, #40]	@ (8001384 <send_sensor_data+0x54>)
 800135c:	7adb      	ldrb	r3, [r3, #11]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 800135e:	461c      	mov	r4, r3
                         sensors.wall_front ? 1 : 0, sensors.wall_left ? 1 : 0, sensors.wall_right ? 1 : 0);
 8001360:	4b08      	ldr	r3, [pc, #32]	@ (8001384 <send_sensor_data+0x54>)
 8001362:	7b1b      	ldrb	r3, [r3, #12]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 8001364:	9304      	str	r3, [sp, #16]
 8001366:	9403      	str	r4, [sp, #12]
 8001368:	9002      	str	r0, [sp, #8]
 800136a:	9101      	str	r1, [sp, #4]
 800136c:	9200      	str	r2, [sp, #0]
 800136e:	4663      	mov	r3, ip
 8001370:	4632      	mov	r2, r6
 8001372:	4629      	mov	r1, r5
 8001374:	4804      	ldr	r0, [pc, #16]	@ (8001388 <send_sensor_data+0x58>)
 8001376:	f7ff ff09 	bl	800118c <send_bluetooth_printf>
}
 800137a:	bf00      	nop
 800137c:	3704      	adds	r7, #4
 800137e:	46bd      	mov	sp, r7
 8001380:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001382:	bf00      	nop
 8001384:	20000d7c 	.word	0x20000d7c
 8001388:	0800db34 	.word	0x0800db34

0800138c <send_position_data>:

/**
 * @brief Send current position and encoder data
 */
void send_position_data(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af02      	add	r7, sp, #8
    int32_t left_count = (int32_t)__HAL_TIM_GET_COUNTER(&htim2) - 32768;
 8001392:	4b0f      	ldr	r3, [pc, #60]	@ (80013d0 <send_position_data+0x44>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001398:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 800139c:	607b      	str	r3, [r7, #4]
    int32_t right_count = (int32_t)__HAL_TIM_GET_COUNTER(&htim4) - 32768;
 800139e:	4b0d      	ldr	r3, [pc, #52]	@ (80013d4 <send_position_data+0x48>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013a4:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80013a8:	603b      	str	r3, [r7, #0]

    send_bluetooth_printf("POSITION - X:%d Y:%d Dir:%d EncL:%ld EncR:%ld\r\n",
 80013aa:	4b0b      	ldr	r3, [pc, #44]	@ (80013d8 <send_position_data+0x4c>)
 80013ac:	6819      	ldr	r1, [r3, #0]
 80013ae:	4b0a      	ldr	r3, [pc, #40]	@ (80013d8 <send_position_data+0x4c>)
 80013b0:	685a      	ldr	r2, [r3, #4]
 80013b2:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <send_position_data+0x4c>)
 80013b4:	6898      	ldr	r0, [r3, #8]
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	9301      	str	r3, [sp, #4]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	4603      	mov	r3, r0
 80013c0:	4806      	ldr	r0, [pc, #24]	@ (80013dc <send_position_data+0x50>)
 80013c2:	f7ff fee3 	bl	800118c <send_bluetooth_printf>
                         robot.x, robot.y, robot.direction, left_count, right_count);
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000348 	.word	0x20000348
 80013d4:	200003d8 	.word	0x200003d8
 80013d8:	20000d68 	.word	0x20000d68
 80013dc:	0800db78 	.word	0x0800db78

080013e0 <send_performance_metrics>:

/**
 * @brief Send performance metrics
 */
void send_performance_metrics(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
    float efficiency = get_exploration_efficiency();  // make functions
 80013e6:	f002 fa57 	bl	8003898 <get_exploration_efficiency>
 80013ea:	ed87 0a01 	vstr	s0, [r7, #4]
    int optimal_distance = get_optimal_distance();		// make functions
 80013ee:	f002 faa3 	bl	8003938 <get_optimal_distance>
 80013f2:	6038      	str	r0, [r7, #0]

    send_bluetooth_message("\r\n=== PERFORMANCE METRICS ===\r\n");
 80013f4:	4824      	ldr	r0, [pc, #144]	@ (8001488 <send_performance_metrics+0xa8>)
 80013f6:	f7ff feb3 	bl	8001160 <send_bluetooth_message>
    send_bluetooth_printf("Exploration Steps: %d\r\n", robot.exploration_steps);
 80013fa:	4b24      	ldr	r3, [pc, #144]	@ (800148c <send_performance_metrics+0xac>)
 80013fc:	691b      	ldr	r3, [r3, #16]
 80013fe:	4619      	mov	r1, r3
 8001400:	4823      	ldr	r0, [pc, #140]	@ (8001490 <send_performance_metrics+0xb0>)
 8001402:	f7ff fec3 	bl	800118c <send_bluetooth_printf>
    send_bluetooth_printf("Exploration Efficiency: %.1f%%\r\n", efficiency);
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f7ff f8a6 	bl	8000558 <__aeabi_f2d>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	4820      	ldr	r0, [pc, #128]	@ (8001494 <send_performance_metrics+0xb4>)
 8001412:	f7ff febb 	bl	800118c <send_bluetooth_printf>
    send_bluetooth_printf("Optimal Path Distance: %d steps\r\n", optimal_distance);
 8001416:	6839      	ldr	r1, [r7, #0]
 8001418:	481f      	ldr	r0, [pc, #124]	@ (8001498 <send_performance_metrics+0xb8>)
 800141a:	f7ff feb7 	bl	800118c <send_bluetooth_printf>

    // Performance rating
    if (efficiency <= 50.0f && optimal_distance > 0) {
 800141e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001422:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800149c <send_performance_metrics+0xbc>
 8001426:	eef4 7ac7 	vcmpe.f32	s15, s14
 800142a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800142e:	d806      	bhi.n	800143e <send_performance_metrics+0x5e>
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	2b00      	cmp	r3, #0
 8001434:	dd03      	ble.n	800143e <send_performance_metrics+0x5e>
        send_bluetooth_message("Rating:  LEVEL\r\n");
 8001436:	481a      	ldr	r0, [pc, #104]	@ (80014a0 <send_performance_metrics+0xc0>)
 8001438:	f7ff fe92 	bl	8001160 <send_bluetooth_message>
 800143c:	e01c      	b.n	8001478 <send_performance_metrics+0x98>
    } else if (efficiency <= 65.0f) {
 800143e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001442:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80014a4 <send_performance_metrics+0xc4>
 8001446:	eef4 7ac7 	vcmpe.f32	s15, s14
 800144a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144e:	d803      	bhi.n	8001458 <send_performance_metrics+0x78>
        send_bluetooth_message("Rating:  COMPETITION READY\r\n");
 8001450:	4815      	ldr	r0, [pc, #84]	@ (80014a8 <send_performance_metrics+0xc8>)
 8001452:	f7ff fe85 	bl	8001160 <send_bluetooth_message>
 8001456:	e00f      	b.n	8001478 <send_performance_metrics+0x98>
    } else if (efficiency <= 80.0f) {
 8001458:	edd7 7a01 	vldr	s15, [r7, #4]
 800145c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80014ac <send_performance_metrics+0xcc>
 8001460:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001468:	d803      	bhi.n	8001472 <send_performance_metrics+0x92>
        send_bluetooth_message("Rating:  GOOD PERFORMANCE\r\n");
 800146a:	4811      	ldr	r0, [pc, #68]	@ (80014b0 <send_performance_metrics+0xd0>)
 800146c:	f7ff fe78 	bl	8001160 <send_bluetooth_message>
 8001470:	e002      	b.n	8001478 <send_performance_metrics+0x98>
    } else {
        send_bluetooth_message("Rating:  NEEDS OPTIMIZATION\r\n");
 8001472:	4810      	ldr	r0, [pc, #64]	@ (80014b4 <send_performance_metrics+0xd4>)
 8001474:	f7ff fe74 	bl	8001160 <send_bluetooth_message>
    }
    send_bluetooth_message("===========================\r\n");
 8001478:	480f      	ldr	r0, [pc, #60]	@ (80014b8 <send_performance_metrics+0xd8>)
 800147a:	f7ff fe71 	bl	8001160 <send_bluetooth_message>
}
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	0800dba8 	.word	0x0800dba8
 800148c:	20000d68 	.word	0x20000d68
 8001490:	0800dbc8 	.word	0x0800dbc8
 8001494:	0800dbe0 	.word	0x0800dbe0
 8001498:	0800dc04 	.word	0x0800dc04
 800149c:	42480000 	.word	0x42480000
 80014a0:	0800dc28 	.word	0x0800dc28
 80014a4:	42820000 	.word	0x42820000
 80014a8:	0800dc48 	.word	0x0800dc48
 80014ac:	42a00000 	.word	0x42a00000
 80014b0:	0800dc74 	.word	0x0800dc74
 80014b4:	0800dc9c 	.word	0x0800dc9c
 80014b8:	0800dcc0 	.word	0x0800dcc0

080014bc <send_battery_status>:

/**
 * @brief Send battery status
 */
void send_battery_status(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af02      	add	r7, sp, #8
    // Convert ADC reading to voltage (assuming 3.3V reference)
    float voltage = (sensors.battery * 3.3f) / 4096.0f;
 80014c2:	4b16      	ldr	r3, [pc, #88]	@ (800151c <send_battery_status+0x60>)
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	ee07 3a90 	vmov	s15, r3
 80014ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ce:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001520 <send_battery_status+0x64>
 80014d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014d6:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001524 <send_battery_status+0x68>
 80014da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014de:	edc7 7a01 	vstr	s15, [r7, #4]

    send_bluetooth_printf("Battery: %.2fV (ADC:%d)", voltage, sensors.battery);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff f838 	bl	8000558 <__aeabi_f2d>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	490b      	ldr	r1, [pc, #44]	@ (800151c <send_battery_status+0x60>)
 80014ee:	8809      	ldrh	r1, [r1, #0]
 80014f0:	9100      	str	r1, [sp, #0]
 80014f2:	480d      	ldr	r0, [pc, #52]	@ (8001528 <send_battery_status+0x6c>)
 80014f4:	f7ff fe4a 	bl	800118c <send_bluetooth_printf>

    if (sensors.battery < BATTERY_LOW_THRESHOLD) {
 80014f8:	4b08      	ldr	r3, [pc, #32]	@ (800151c <send_battery_status+0x60>)
 80014fa:	881b      	ldrh	r3, [r3, #0]
 80014fc:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001500:	4293      	cmp	r3, r2
 8001502:	d803      	bhi.n	800150c <send_battery_status+0x50>
        send_bluetooth_message(" - LOW BATTERY WARNING!\r\n");
 8001504:	4809      	ldr	r0, [pc, #36]	@ (800152c <send_battery_status+0x70>)
 8001506:	f7ff fe2b 	bl	8001160 <send_bluetooth_message>
    } else {
        send_bluetooth_message(" - OK\r\n");
    }
}
 800150a:	e002      	b.n	8001512 <send_battery_status+0x56>
        send_bluetooth_message(" - OK\r\n");
 800150c:	4808      	ldr	r0, [pc, #32]	@ (8001530 <send_battery_status+0x74>)
 800150e:	f7ff fe27 	bl	8001160 <send_bluetooth_message>
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20000d7c 	.word	0x20000d7c
 8001520:	40533333 	.word	0x40533333
 8001524:	45800000 	.word	0x45800000
 8001528:	0800dce0 	.word	0x0800dce0
 800152c:	0800dcf8 	.word	0x0800dcf8
 8001530:	0800dd14 	.word	0x0800dd14

08001534 <mpu9250_read_register>:

/**
 * @brief Read register from MPU9250
 */
uint8_t mpu9250_read_register(uint8_t reg)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_data = reg | 0x80; // Set read bit
 800153e:	79fb      	ldrb	r3, [r7, #7]
 8001540:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001544:	b2db      	uxtb	r3, r3
 8001546:	737b      	strb	r3, [r7, #13]
    uint8_t rx_data = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	733b      	strb	r3, [r7, #12]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 800154c:	2200      	movs	r2, #0
 800154e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001552:	4817      	ldr	r0, [pc, #92]	@ (80015b0 <mpu9250_read_register+0x7c>)
 8001554:	f005 ff7c 	bl	8007450 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit(&hspi2, &tx_data, 1, 100);
 8001558:	f107 010d 	add.w	r1, r7, #13
 800155c:	2364      	movs	r3, #100	@ 0x64
 800155e:	2201      	movs	r2, #1
 8001560:	4814      	ldr	r0, [pc, #80]	@ (80015b4 <mpu9250_read_register+0x80>)
 8001562:	f006 fca2 	bl	8007eaa <HAL_SPI_Transmit>
 8001566:	4603      	mov	r3, r0
 8001568:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status2 = HAL_SPI_Receive(&hspi2, &rx_data, 1, 100);
 800156a:	f107 010c 	add.w	r1, r7, #12
 800156e:	2364      	movs	r3, #100	@ 0x64
 8001570:	2201      	movs	r2, #1
 8001572:	4810      	ldr	r0, [pc, #64]	@ (80015b4 <mpu9250_read_register+0x80>)
 8001574:	f006 fddd 	bl	8008132 <HAL_SPI_Receive>
 8001578:	4603      	mov	r3, r0
 800157a:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 800157c:	2201      	movs	r2, #1
 800157e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001582:	480b      	ldr	r0, [pc, #44]	@ (80015b0 <mpu9250_read_register+0x7c>)
 8001584:	f005 ff64 	bl	8007450 <HAL_GPIO_WritePin>

    // Check for SPI errors
    if (status1 != HAL_OK || status2 != HAL_OK) {
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d102      	bne.n	8001594 <mpu9250_read_register+0x60>
 800158e:	7bbb      	ldrb	r3, [r7, #14]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d007      	beq.n	80015a4 <mpu9250_read_register+0x70>
        send_bluetooth_message(" SPI error in register read\r\n");
 8001594:	4808      	ldr	r0, [pc, #32]	@ (80015b8 <mpu9250_read_register+0x84>)
 8001596:	f7ff fde3 	bl	8001160 <send_bluetooth_message>
        mpu9250_initialized = false; // Mark gyro as failed
 800159a:	4b08      	ldr	r3, [pc, #32]	@ (80015bc <mpu9250_read_register+0x88>)
 800159c:	2200      	movs	r2, #0
 800159e:	701a      	strb	r2, [r3, #0]
        return 0xFF; // Invalid register value
 80015a0:	23ff      	movs	r3, #255	@ 0xff
 80015a2:	e000      	b.n	80015a6 <mpu9250_read_register+0x72>
    }

    return rx_data;
 80015a4:	7b3b      	ldrb	r3, [r7, #12]
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3710      	adds	r7, #16
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40020400 	.word	0x40020400
 80015b4:	200002a8 	.word	0x200002a8
 80015b8:	0800de34 	.word	0x0800de34
 80015bc:	20000250 	.word	0x20000250

080015c0 <mpu9250_write_register>:

/**
 * @brief Write register to MPU9250
 */
void mpu9250_write_register(uint8_t reg, uint8_t data)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	460a      	mov	r2, r1
 80015ca:	71fb      	strb	r3, [r7, #7]
 80015cc:	4613      	mov	r3, r2
 80015ce:	71bb      	strb	r3, [r7, #6]
    uint8_t tx_data[2] = {reg, data};
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	733b      	strb	r3, [r7, #12]
 80015d4:	79bb      	ldrb	r3, [r7, #6]
 80015d6:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 80015d8:	2200      	movs	r2, #0
 80015da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015de:	4811      	ldr	r0, [pc, #68]	@ (8001624 <mpu9250_write_register+0x64>)
 80015e0:	f005 ff36 	bl	8007450 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, tx_data, 2, 100);
 80015e4:	f107 010c 	add.w	r1, r7, #12
 80015e8:	2364      	movs	r3, #100	@ 0x64
 80015ea:	2202      	movs	r2, #2
 80015ec:	480e      	ldr	r0, [pc, #56]	@ (8001628 <mpu9250_write_register+0x68>)
 80015ee:	f006 fc5c 	bl	8007eaa <HAL_SPI_Transmit>
 80015f2:	4603      	mov	r3, r0
 80015f4:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 80015f6:	2201      	movs	r2, #1
 80015f8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015fc:	4809      	ldr	r0, [pc, #36]	@ (8001624 <mpu9250_write_register+0x64>)
 80015fe:	f005 ff27 	bl	8007450 <HAL_GPIO_WritePin>

    if (status != HAL_OK) {
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d005      	beq.n	8001614 <mpu9250_write_register+0x54>
        send_bluetooth_message(" SPI error in register write\r\n");
 8001608:	4808      	ldr	r0, [pc, #32]	@ (800162c <mpu9250_write_register+0x6c>)
 800160a:	f7ff fda9 	bl	8001160 <send_bluetooth_message>
        mpu9250_initialized = false; // Mark gyro as failed
 800160e:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <mpu9250_write_register+0x70>)
 8001610:	2200      	movs	r2, #0
 8001612:	701a      	strb	r2, [r3, #0]
    }

    HAL_Delay(1); // Small delay for register write
 8001614:	2001      	movs	r0, #1
 8001616:	f004 ffdd 	bl	80065d4 <HAL_Delay>
}
 800161a:	bf00      	nop
 800161c:	3710      	adds	r7, #16
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40020400 	.word	0x40020400
 8001628:	200002a8 	.word	0x200002a8
 800162c:	0800de58 	.word	0x0800de58
 8001630:	20000250 	.word	0x20000250

08001634 <mpu9250_init>:


/**
 * @brief Corrected MPU9250 initialization with optimal settings
 */
bool mpu9250_init(void) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
    send_bluetooth_message("Initializing MPU9250 (robust sequence)...\r\n");
 800163a:	483c      	ldr	r0, [pc, #240]	@ (800172c <mpu9250_init+0xf8>)
 800163c:	f7ff fd90 	bl	8001160 <send_bluetooth_message>
    HAL_Delay(200);
 8001640:	20c8      	movs	r0, #200	@ 0xc8
 8001642:	f004 ffc7 	bl	80065d4 <HAL_Delay>

    // Reset device
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x80); // reset
 8001646:	2180      	movs	r1, #128	@ 0x80
 8001648:	206b      	movs	r0, #107	@ 0x6b
 800164a:	f7ff ffb9 	bl	80015c0 <mpu9250_write_register>
    HAL_Delay(250); // wait long after reset
 800164e:	20fa      	movs	r0, #250	@ 0xfa
 8001650:	f004 ffc0 	bl	80065d4 <HAL_Delay>

    // Wake device (clear sleep)
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x00);
 8001654:	2100      	movs	r1, #0
 8001656:	206b      	movs	r0, #107	@ 0x6b
 8001658:	f7ff ffb2 	bl	80015c0 <mpu9250_write_register>
    HAL_Delay(50);
 800165c:	2032      	movs	r0, #50	@ 0x32
 800165e:	f004 ffb9 	bl	80065d4 <HAL_Delay>

    // Select PLL with X axis as clock source (more stable)
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x01);
 8001662:	2101      	movs	r1, #1
 8001664:	206b      	movs	r0, #107	@ 0x6b
 8001666:	f7ff ffab 	bl	80015c0 <mpu9250_write_register>
    HAL_Delay(50);
 800166a:	2032      	movs	r0, #50	@ 0x32
 800166c:	f004 ffb2 	bl	80065d4 <HAL_Delay>

    // Enable all axes
    mpu9250_write_register(MPU9250_PWR_MGMT_2, 0x00);
 8001670:	2100      	movs	r1, #0
 8001672:	206c      	movs	r0, #108	@ 0x6c
 8001674:	f7ff ffa4 	bl	80015c0 <mpu9250_write_register>
    HAL_Delay(10);
 8001678:	200a      	movs	r0, #10
 800167a:	f004 ffab 	bl	80065d4 <HAL_Delay>

    // for disable I2C:
     uint8_t user_ctrl = mpu9250_read_register(MPU9250_USER_CTRL);
 800167e:	206a      	movs	r0, #106	@ 0x6a
 8001680:	f7ff ff58 	bl	8001534 <mpu9250_read_register>
 8001684:	4603      	mov	r3, r0
 8001686:	71fb      	strb	r3, [r7, #7]
     user_ctrl |= 0x10; // I2C_IF_DIS
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	f043 0310 	orr.w	r3, r3, #16
 800168e:	71fb      	strb	r3, [r7, #7]
     mpu9250_write_register(MPU9250_USER_CTRL, user_ctrl);
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	4619      	mov	r1, r3
 8001694:	206a      	movs	r0, #106	@ 0x6a
 8001696:	f7ff ff93 	bl	80015c0 <mpu9250_write_register>
     HAL_Delay(10);
 800169a:	200a      	movs	r0, #10
 800169c:	f004 ff9a 	bl	80065d4 <HAL_Delay>

    // Sample rate: 1000/(1+div). For 200Hz use 4.
    mpu9250_write_register(MPU9250_SMPLRT_DIV, 0x04);
 80016a0:	2104      	movs	r1, #4
 80016a2:	2019      	movs	r0, #25
 80016a4:	f7ff ff8c 	bl	80015c0 <mpu9250_write_register>
    HAL_Delay(10);
 80016a8:	200a      	movs	r0, #10
 80016aa:	f004 ff93 	bl	80065d4 <HAL_Delay>

    // CONFIG: DLPF (use value matching desired BW)
    mpu9250_write_register(MPU9250_CONFIG, 0x02);
 80016ae:	2102      	movs	r1, #2
 80016b0:	201a      	movs	r0, #26
 80016b2:	f7ff ff85 	bl	80015c0 <mpu9250_write_register>
    HAL_Delay(10);
 80016b6:	200a      	movs	r0, #10
 80016b8:	f004 ff8c 	bl	80065d4 <HAL_Delay>

    // Gyro / Accel full scale
    mpu9250_write_register(MPU9250_GYRO_CONFIG, 0x08);  // 500 dps
 80016bc:	2108      	movs	r1, #8
 80016be:	201b      	movs	r0, #27
 80016c0:	f7ff ff7e 	bl	80015c0 <mpu9250_write_register>
    HAL_Delay(10);
 80016c4:	200a      	movs	r0, #10
 80016c6:	f004 ff85 	bl	80065d4 <HAL_Delay>
    mpu9250_write_register(MPU9250_ACCEL_CONFIG, 0x08); // 4g
 80016ca:	2108      	movs	r1, #8
 80016cc:	201c      	movs	r0, #28
 80016ce:	f7ff ff77 	bl	80015c0 <mpu9250_write_register>
    HAL_Delay(10);
 80016d2:	200a      	movs	r0, #10
 80016d4:	f004 ff7e 	bl	80065d4 <HAL_Delay>
    mpu9250_write_register(MPU9250_ACCEL_CONFIG_2, 0x02); // accel DLPF
 80016d8:	2102      	movs	r1, #2
 80016da:	201d      	movs	r0, #29
 80016dc:	f7ff ff70 	bl	80015c0 <mpu9250_write_register>
    HAL_Delay(10);
 80016e0:	200a      	movs	r0, #10
 80016e2:	f004 ff77 	bl	80065d4 <HAL_Delay>

    uint8_t who = mpu9250_read_register(MPU9250_WHO_AM_I);
 80016e6:	2075      	movs	r0, #117	@ 0x75
 80016e8:	f7ff ff24 	bl	8001534 <mpu9250_read_register>
 80016ec:	4603      	mov	r3, r0
 80016ee:	71bb      	strb	r3, [r7, #6]
    send_bluetooth_printf("WHO_AM_I = 0x%02X\r\n", who);
 80016f0:	79bb      	ldrb	r3, [r7, #6]
 80016f2:	4619      	mov	r1, r3
 80016f4:	480e      	ldr	r0, [pc, #56]	@ (8001730 <mpu9250_init+0xfc>)
 80016f6:	f7ff fd49 	bl	800118c <send_bluetooth_printf>
    if (who != MPU9250_WHO_AM_I_RESPONSE) {
 80016fa:	79bb      	ldrb	r3, [r7, #6]
 80016fc:	2b70      	cmp	r3, #112	@ 0x70
 80016fe:	d009      	beq.n	8001714 <mpu9250_init+0xe0>
        send_bluetooth_printf("MPU9250 detection failed! Got 0x%02X\r\n", who);
 8001700:	79bb      	ldrb	r3, [r7, #6]
 8001702:	4619      	mov	r1, r3
 8001704:	480b      	ldr	r0, [pc, #44]	@ (8001734 <mpu9250_init+0x100>)
 8001706:	f7ff fd41 	bl	800118c <send_bluetooth_printf>
        mpu9250_initialized=false;
 800170a:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <mpu9250_init+0x104>)
 800170c:	2200      	movs	r2, #0
 800170e:	701a      	strb	r2, [r3, #0]
        return false;
 8001710:	2300      	movs	r3, #0
 8001712:	e006      	b.n	8001722 <mpu9250_init+0xee>
    }

    send_bluetooth_message("MPU9250 init OK\r\n");
 8001714:	4809      	ldr	r0, [pc, #36]	@ (800173c <mpu9250_init+0x108>)
 8001716:	f7ff fd23 	bl	8001160 <send_bluetooth_message>
    mpu9250_initialized=true;
 800171a:	4b07      	ldr	r3, [pc, #28]	@ (8001738 <mpu9250_init+0x104>)
 800171c:	2201      	movs	r2, #1
 800171e:	701a      	strb	r2, [r3, #0]
    return true;
 8001720:	2301      	movs	r3, #1
}
 8001722:	4618      	mov	r0, r3
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	0800de80 	.word	0x0800de80
 8001730:	0800deac 	.word	0x0800deac
 8001734:	0800dec0 	.word	0x0800dec0
 8001738:	20000250 	.word	0x20000250
 800173c:	0800dee8 	.word	0x0800dee8

08001740 <mpu9250_calibrate_bias>:


/**
 * @brief Calibrate gyro bias (call during startup when robot is stationary)
 */
void mpu9250_calibrate_bias(void) {
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
    if (!mpu9250_initialized) {
 8001746:	4b27      	ldr	r3, [pc, #156]	@ (80017e4 <mpu9250_calibrate_bias+0xa4>)
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	f083 0301 	eor.w	r3, r3, #1
 800174e:	b2db      	uxtb	r3, r3
 8001750:	2b00      	cmp	r3, #0
 8001752:	d003      	beq.n	800175c <mpu9250_calibrate_bias+0x1c>
        send_bluetooth_message("Cannot calibrate - gyro not initialized\r\n");
 8001754:	4824      	ldr	r0, [pc, #144]	@ (80017e8 <mpu9250_calibrate_bias+0xa8>)
 8001756:	f7ff fd03 	bl	8001160 <send_bluetooth_message>
        return;
 800175a:	e03f      	b.n	80017dc <mpu9250_calibrate_bias+0x9c>
    }

    send_bluetooth_message("Calibrating gyro bias... Keep robot stationary!\r\n");
 800175c:	4823      	ldr	r0, [pc, #140]	@ (80017ec <mpu9250_calibrate_bias+0xac>)
 800175e:	f7ff fcff 	bl	8001160 <send_bluetooth_message>

    enhanced_gyro.calibration_samples = 100;
 8001762:	4b23      	ldr	r3, [pc, #140]	@ (80017f0 <mpu9250_calibrate_bias+0xb0>)
 8001764:	2264      	movs	r2, #100	@ 0x64
 8001766:	609a      	str	r2, [r3, #8]
    //float sum_x = 0, sum_y = 0, sum_z = 0;
    float sum_z = 0;
 8001768:	f04f 0300 	mov.w	r3, #0
 800176c:	607b      	str	r3, [r7, #4]

    for(int i = 0; i < enhanced_gyro.calibration_samples; i++) {
 800176e:	2300      	movs	r3, #0
 8001770:	603b      	str	r3, [r7, #0]
 8001772:	e014      	b.n	800179e <mpu9250_calibrate_bias+0x5e>
        mpu9250_read_gyro();
 8001774:	f000 f87c 	bl	8001870 <mpu9250_read_gyro>
        //sum_x += gyro.gyro_x;
        //sum_y += gyro.gyro_y;
        sum_z += gyro.gyro_z;
 8001778:	4b1e      	ldr	r3, [pc, #120]	@ (80017f4 <mpu9250_calibrate_bias+0xb4>)
 800177a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800177e:	ee07 3a90 	vmov	s15, r3
 8001782:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001786:	ed97 7a01 	vldr	s14, [r7, #4]
 800178a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800178e:	edc7 7a01 	vstr	s15, [r7, #4]
        HAL_Delay(3); // 333Hz sampling for stable bias
 8001792:	2003      	movs	r0, #3
 8001794:	f004 ff1e 	bl	80065d4 <HAL_Delay>
    for(int i = 0; i < enhanced_gyro.calibration_samples; i++) {
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	3301      	adds	r3, #1
 800179c:	603b      	str	r3, [r7, #0]
 800179e:	4b14      	ldr	r3, [pc, #80]	@ (80017f0 <mpu9250_calibrate_bias+0xb0>)
 80017a0:	689a      	ldr	r2, [r3, #8]
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d8e5      	bhi.n	8001774 <mpu9250_calibrate_bias+0x34>
    }

    //enhanced_gyro.gyro_bias_x = sum_x / enhanced_gyro.calibration_samples;
    //enhanced_gyro.gyro_bias_y = sum_y / enhanced_gyro.calibration_samples;
    enhanced_gyro.gyro_bias_z = sum_z / enhanced_gyro.calibration_samples;
 80017a8:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <mpu9250_calibrate_bias+0xb0>)
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	ee07 3a90 	vmov	s15, r3
 80017b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017b4:	edd7 6a01 	vldr	s13, [r7, #4]
 80017b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017bc:	4b0c      	ldr	r3, [pc, #48]	@ (80017f0 <mpu9250_calibrate_bias+0xb0>)
 80017be:	edc3 7a00 	vstr	s15, [r3]
    enhanced_gyro.calibrated = true;
 80017c2:	4b0b      	ldr	r3, [pc, #44]	@ (80017f0 <mpu9250_calibrate_bias+0xb0>)
 80017c4:	2201      	movs	r2, #1
 80017c6:	711a      	strb	r2, [r3, #4]

//    send_bluetooth_printf("Gyro bias calibrated: X:%.1f Y:%.1f Z:%.1f\r\n",
//                         enhanced_gyro.gyro_bias_x, enhanced_gyro.gyro_bias_y, enhanced_gyro.gyro_bias_z);
    send_bluetooth_printf("Gyro bias calibrated: Z:%.1f\r\n", enhanced_gyro.gyro_bias_z);
 80017c8:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <mpu9250_calibrate_bias+0xb0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7fe fec3 	bl	8000558 <__aeabi_f2d>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4808      	ldr	r0, [pc, #32]	@ (80017f8 <mpu9250_calibrate_bias+0xb8>)
 80017d8:	f7ff fcd8 	bl	800118c <send_bluetooth_printf>
}
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20000250 	.word	0x20000250
 80017e8:	0800defc 	.word	0x0800defc
 80017ec:	0800df28 	.word	0x0800df28
 80017f0:	20000254 	.word	0x20000254
 80017f4:	20000d8c 	.word	0x20000d8c
 80017f8:	0800df5c 	.word	0x0800df5c

080017fc <mpu9250_get_gyro_z_compensated>:

/**
 * @brief Get bias-compensated gyro Z value in degrees per second
 */
float mpu9250_get_gyro_z_compensated(void) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
    if (!enhanced_gyro.calibrated) {
 8001802:	4b12      	ldr	r3, [pc, #72]	@ (800184c <mpu9250_get_gyro_z_compensated+0x50>)
 8001804:	791b      	ldrb	r3, [r3, #4]
 8001806:	f083 0301 	eor.w	r3, r3, #1
 800180a:	b2db      	uxtb	r3, r3
 800180c:	2b00      	cmp	r3, #0
 800180e:	d004      	beq.n	800181a <mpu9250_get_gyro_z_compensated+0x1e>
        return mpu9250_get_gyro_z_dps(); // Fall back to uncompensated
 8001810:	f000 f902 	bl	8001a18 <mpu9250_get_gyro_z_dps>
 8001814:	eef0 7a40 	vmov.f32	s15, s0
 8001818:	e013      	b.n	8001842 <mpu9250_get_gyro_z_compensated+0x46>
    }

    float raw_z_dps = (float)(gyro.gyro_z - enhanced_gyro.gyro_bias_z) / 65.5f;
 800181a:	4b0d      	ldr	r3, [pc, #52]	@ (8001850 <mpu9250_get_gyro_z_compensated+0x54>)
 800181c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001820:	ee07 3a90 	vmov	s15, r3
 8001824:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001828:	4b08      	ldr	r3, [pc, #32]	@ (800184c <mpu9250_get_gyro_z_compensated+0x50>)
 800182a:	edd3 7a00 	vldr	s15, [r3]
 800182e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001832:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001854 <mpu9250_get_gyro_z_compensated+0x58>
 8001836:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183a:	edc7 7a01 	vstr	s15, [r7, #4]
    return raw_z_dps;
 800183e:	edd7 7a01 	vldr	s15, [r7, #4]
}
 8001842:	eeb0 0a67 	vmov.f32	s0, s15
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000254 	.word	0x20000254
 8001850:	20000d8c 	.word	0x20000d8c
 8001854:	42830000 	.word	0x42830000

08001858 <mpu9250_is_initialized>:

/**
 * @brief Check if MPU9250 is initialized - NEW FUNCTION
 */
bool mpu9250_is_initialized(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
    return mpu9250_initialized;
 800185c:	4b03      	ldr	r3, [pc, #12]	@ (800186c <mpu9250_is_initialized+0x14>)
 800185e:	781b      	ldrb	r3, [r3, #0]
}
 8001860:	4618      	mov	r0, r3
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000250 	.word	0x20000250

08001870 <mpu9250_read_gyro>:

/**
 * @brief Read raw gyroscope data - FIXED with error checking
 */
void mpu9250_read_gyro(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
    if (!mpu9250_initialized) {
 8001876:	4b25      	ldr	r3, [pc, #148]	@ (800190c <mpu9250_read_gyro+0x9c>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	f083 0301 	eor.w	r3, r3, #1
 800187e:	b2db      	uxtb	r3, r3
 8001880:	2b00      	cmp	r3, #0
 8001882:	d003      	beq.n	800188c <mpu9250_read_gyro+0x1c>
        send_bluetooth_message(" MPU9250 not initialized - cannot read gyro\r\n");
 8001884:	4822      	ldr	r0, [pc, #136]	@ (8001910 <mpu9250_read_gyro+0xa0>)
 8001886:	f7ff fc6b 	bl	8001160 <send_bluetooth_message>
        return;
 800188a:	e03c      	b.n	8001906 <mpu9250_read_gyro+0x96>
    }

    uint8_t raw_data[6];
    uint8_t reg = MPU9250_GYRO_XOUT_H | 0x80; // Set read bit
 800188c:	23c3      	movs	r3, #195	@ 0xc3
 800188e:	71fb      	strb	r3, [r7, #7]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001890:	2200      	movs	r2, #0
 8001892:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001896:	481f      	ldr	r0, [pc, #124]	@ (8001914 <mpu9250_read_gyro+0xa4>)
 8001898:	f005 fdda 	bl	8007450 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef spi_status = HAL_SPI_Transmit(&hspi2, &reg, 1, 100);
 800189c:	1df9      	adds	r1, r7, #7
 800189e:	2364      	movs	r3, #100	@ 0x64
 80018a0:	2201      	movs	r2, #1
 80018a2:	481d      	ldr	r0, [pc, #116]	@ (8001918 <mpu9250_read_gyro+0xa8>)
 80018a4:	f006 fb01 	bl	8007eaa <HAL_SPI_Transmit>
 80018a8:	4603      	mov	r3, r0
 80018aa:	73fb      	strb	r3, [r7, #15]
    if (spi_status != HAL_OK) {
 80018ac:	7bfb      	ldrb	r3, [r7, #15]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d009      	beq.n	80018c6 <mpu9250_read_gyro+0x56>
        HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 80018b2:	2201      	movs	r2, #1
 80018b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018b8:	4816      	ldr	r0, [pc, #88]	@ (8001914 <mpu9250_read_gyro+0xa4>)
 80018ba:	f005 fdc9 	bl	8007450 <HAL_GPIO_WritePin>
        send_bluetooth_message("SPI transmit error in gyro read\r\n");
 80018be:	4817      	ldr	r0, [pc, #92]	@ (800191c <mpu9250_read_gyro+0xac>)
 80018c0:	f7ff fc4e 	bl	8001160 <send_bluetooth_message>
        return;
 80018c4:	e01f      	b.n	8001906 <mpu9250_read_gyro+0x96>
    }

    spi_status = HAL_SPI_Receive(&hspi2, raw_data, 6, 100);
 80018c6:	f107 0108 	add.w	r1, r7, #8
 80018ca:	2364      	movs	r3, #100	@ 0x64
 80018cc:	2206      	movs	r2, #6
 80018ce:	4812      	ldr	r0, [pc, #72]	@ (8001918 <mpu9250_read_gyro+0xa8>)
 80018d0:	f006 fc2f 	bl	8008132 <HAL_SPI_Receive>
 80018d4:	4603      	mov	r3, r0
 80018d6:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 80018d8:	2201      	movs	r2, #1
 80018da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018de:	480d      	ldr	r0, [pc, #52]	@ (8001914 <mpu9250_read_gyro+0xa4>)
 80018e0:	f005 fdb6 	bl	8007450 <HAL_GPIO_WritePin>

    if (spi_status != HAL_OK) {
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d003      	beq.n	80018f2 <mpu9250_read_gyro+0x82>
        send_bluetooth_message("SPI receive error in gyro read\r\n");
 80018ea:	480d      	ldr	r0, [pc, #52]	@ (8001920 <mpu9250_read_gyro+0xb0>)
 80018ec:	f7ff fc38 	bl	8001160 <send_bluetooth_message>
        return;
 80018f0:	e009      	b.n	8001906 <mpu9250_read_gyro+0x96>
    }

    // Convert to signed 16-bit values
    //gyro.gyro_x = (int16_t)((raw_data[0] << 8) | raw_data[1]);
    //gyro.gyro_y = (int16_t)((raw_data[2] << 8) | raw_data[3]);
    gyro.gyro_z = (int16_t)((raw_data[4] << 8) | raw_data[5]);
 80018f2:	7b3b      	ldrb	r3, [r7, #12]
 80018f4:	b21b      	sxth	r3, r3
 80018f6:	021b      	lsls	r3, r3, #8
 80018f8:	b21a      	sxth	r2, r3
 80018fa:	7b7b      	ldrb	r3, [r7, #13]
 80018fc:	b21b      	sxth	r3, r3
 80018fe:	4313      	orrs	r3, r2
 8001900:	b21a      	sxth	r2, r3
 8001902:	4b08      	ldr	r3, [pc, #32]	@ (8001924 <mpu9250_read_gyro+0xb4>)
 8001904:	809a      	strh	r2, [r3, #4]
}
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	20000250 	.word	0x20000250
 8001910:	0800df7c 	.word	0x0800df7c
 8001914:	40020400 	.word	0x40020400
 8001918:	200002a8 	.word	0x200002a8
 800191c:	0800dfb0 	.word	0x0800dfb0
 8001920:	0800dfd4 	.word	0x0800dfd4
 8001924:	20000d8c 	.word	0x20000d8c

08001928 <mpu9250_read_accel>:

/**
 * @brief Read raw accelerometer data - FIXED with error checking
 */
void mpu9250_read_accel(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
    if (!mpu9250_initialized) {
 800192e:	4b2f      	ldr	r3, [pc, #188]	@ (80019ec <mpu9250_read_accel+0xc4>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	f083 0301 	eor.w	r3, r3, #1
 8001936:	b2db      	uxtb	r3, r3
 8001938:	2b00      	cmp	r3, #0
 800193a:	d003      	beq.n	8001944 <mpu9250_read_accel+0x1c>
        send_bluetooth_message(" MPU9250 not initialized - cannot read accel\r\n");
 800193c:	482c      	ldr	r0, [pc, #176]	@ (80019f0 <mpu9250_read_accel+0xc8>)
 800193e:	f7ff fc0f 	bl	8001160 <send_bluetooth_message>
        return;
 8001942:	e050      	b.n	80019e6 <mpu9250_read_accel+0xbe>
    }

    uint8_t raw_data[6];
    uint8_t reg = MPU9250_ACCEL_XOUT_H | 0x80; // Set read bit
 8001944:	23bb      	movs	r3, #187	@ 0xbb
 8001946:	71fb      	strb	r3, [r7, #7]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001948:	2200      	movs	r2, #0
 800194a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800194e:	4829      	ldr	r0, [pc, #164]	@ (80019f4 <mpu9250_read_accel+0xcc>)
 8001950:	f005 fd7e 	bl	8007450 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef spi_status = HAL_SPI_Transmit(&hspi2, &reg, 1, 100);
 8001954:	1df9      	adds	r1, r7, #7
 8001956:	2364      	movs	r3, #100	@ 0x64
 8001958:	2201      	movs	r2, #1
 800195a:	4827      	ldr	r0, [pc, #156]	@ (80019f8 <mpu9250_read_accel+0xd0>)
 800195c:	f006 faa5 	bl	8007eaa <HAL_SPI_Transmit>
 8001960:	4603      	mov	r3, r0
 8001962:	73fb      	strb	r3, [r7, #15]
    if (spi_status != HAL_OK) {
 8001964:	7bfb      	ldrb	r3, [r7, #15]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d009      	beq.n	800197e <mpu9250_read_accel+0x56>
        HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 800196a:	2201      	movs	r2, #1
 800196c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001970:	4820      	ldr	r0, [pc, #128]	@ (80019f4 <mpu9250_read_accel+0xcc>)
 8001972:	f005 fd6d 	bl	8007450 <HAL_GPIO_WritePin>
        send_bluetooth_message("SPI transmit error in accel read\r\n");
 8001976:	4821      	ldr	r0, [pc, #132]	@ (80019fc <mpu9250_read_accel+0xd4>)
 8001978:	f7ff fbf2 	bl	8001160 <send_bluetooth_message>
        return;
 800197c:	e033      	b.n	80019e6 <mpu9250_read_accel+0xbe>
    }

    spi_status = HAL_SPI_Receive(&hspi2, raw_data, 6, 100);
 800197e:	f107 0108 	add.w	r1, r7, #8
 8001982:	2364      	movs	r3, #100	@ 0x64
 8001984:	2206      	movs	r2, #6
 8001986:	481c      	ldr	r0, [pc, #112]	@ (80019f8 <mpu9250_read_accel+0xd0>)
 8001988:	f006 fbd3 	bl	8008132 <HAL_SPI_Receive>
 800198c:	4603      	mov	r3, r0
 800198e:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001990:	2201      	movs	r2, #1
 8001992:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001996:	4817      	ldr	r0, [pc, #92]	@ (80019f4 <mpu9250_read_accel+0xcc>)
 8001998:	f005 fd5a 	bl	8007450 <HAL_GPIO_WritePin>

    if (spi_status != HAL_OK) {
 800199c:	7bfb      	ldrb	r3, [r7, #15]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d003      	beq.n	80019aa <mpu9250_read_accel+0x82>
        send_bluetooth_message("SPI receive error in accel read\r\n");
 80019a2:	4817      	ldr	r0, [pc, #92]	@ (8001a00 <mpu9250_read_accel+0xd8>)
 80019a4:	f7ff fbdc 	bl	8001160 <send_bluetooth_message>
        return;
 80019a8:	e01d      	b.n	80019e6 <mpu9250_read_accel+0xbe>
    }

    // Convert to signed 16-bit values
    gyro.accel_x = (int16_t)((raw_data[0] << 8) | raw_data[1]);
 80019aa:	7a3b      	ldrb	r3, [r7, #8]
 80019ac:	b21b      	sxth	r3, r3
 80019ae:	021b      	lsls	r3, r3, #8
 80019b0:	b21a      	sxth	r2, r3
 80019b2:	7a7b      	ldrb	r3, [r7, #9]
 80019b4:	b21b      	sxth	r3, r3
 80019b6:	4313      	orrs	r3, r2
 80019b8:	b21a      	sxth	r2, r3
 80019ba:	4b12      	ldr	r3, [pc, #72]	@ (8001a04 <mpu9250_read_accel+0xdc>)
 80019bc:	80da      	strh	r2, [r3, #6]
    gyro.accel_y = (int16_t)((raw_data[2] << 8) | raw_data[3]);
 80019be:	7abb      	ldrb	r3, [r7, #10]
 80019c0:	b21b      	sxth	r3, r3
 80019c2:	021b      	lsls	r3, r3, #8
 80019c4:	b21a      	sxth	r2, r3
 80019c6:	7afb      	ldrb	r3, [r7, #11]
 80019c8:	b21b      	sxth	r3, r3
 80019ca:	4313      	orrs	r3, r2
 80019cc:	b21a      	sxth	r2, r3
 80019ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001a04 <mpu9250_read_accel+0xdc>)
 80019d0:	811a      	strh	r2, [r3, #8]
    gyro.accel_z = (int16_t)((raw_data[4] << 8) | raw_data[5]);
 80019d2:	7b3b      	ldrb	r3, [r7, #12]
 80019d4:	b21b      	sxth	r3, r3
 80019d6:	021b      	lsls	r3, r3, #8
 80019d8:	b21a      	sxth	r2, r3
 80019da:	7b7b      	ldrb	r3, [r7, #13]
 80019dc:	b21b      	sxth	r3, r3
 80019de:	4313      	orrs	r3, r2
 80019e0:	b21a      	sxth	r2, r3
 80019e2:	4b08      	ldr	r3, [pc, #32]	@ (8001a04 <mpu9250_read_accel+0xdc>)
 80019e4:	815a      	strh	r2, [r3, #10]
}
 80019e6:	3710      	adds	r7, #16
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20000250 	.word	0x20000250
 80019f0:	0800dff8 	.word	0x0800dff8
 80019f4:	40020400 	.word	0x40020400
 80019f8:	200002a8 	.word	0x200002a8
 80019fc:	0800e030 	.word	0x0800e030
 8001a00:	0800e054 	.word	0x0800e054
 8001a04:	20000d8c 	.word	0x20000d8c

08001a08 <mpu9250_read_all>:

/**
 * @brief Read all IMU data
 */
void mpu9250_read_all(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
    mpu9250_read_accel();
 8001a0c:	f7ff ff8c 	bl	8001928 <mpu9250_read_accel>
    mpu9250_read_gyro();
 8001a10:	f7ff ff2e 	bl	8001870 <mpu9250_read_gyro>
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <mpu9250_get_gyro_z_dps>:

/**
 * @brief Get gyro Z-axis in degrees per second
 */
float mpu9250_get_gyro_z_dps(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
    // 500 dps range, 16-bit resolution
    // Sensitivity: 65.5 LSB/(dps)

    return (float)gyro.gyro_z / 65.5f;
 8001a1c:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <mpu9250_get_gyro_z_dps+0x2c>)
 8001a1e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a22:	ee07 3a90 	vmov	s15, r3
 8001a26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a2a:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001a48 <mpu9250_get_gyro_z_dps+0x30>
 8001a2e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001a32:	eef0 7a66 	vmov.f32	s15, s13
}
 8001a36:	eeb0 0a67 	vmov.f32	s0, s15
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	20000d8c 	.word	0x20000d8c
 8001a48:	42830000 	.word	0x42830000

08001a4c <mpu9250_send_status>:

/**
 * @brief Get MPU9250 status for debugging - NEW FUNCTION
 */
void mpu9250_send_status(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
    send_bluetooth_printf("MPU9250 Status - Init:%s\r\n",
                         mpu9250_initialized ? "OK" : "FAILED");
 8001a52:	4b28      	ldr	r3, [pc, #160]	@ (8001af4 <mpu9250_send_status+0xa8>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
    send_bluetooth_printf("MPU9250 Status - Init:%s\r\n",
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <mpu9250_send_status+0x12>
 8001a5a:	4b27      	ldr	r3, [pc, #156]	@ (8001af8 <mpu9250_send_status+0xac>)
 8001a5c:	e000      	b.n	8001a60 <mpu9250_send_status+0x14>
 8001a5e:	4b27      	ldr	r3, [pc, #156]	@ (8001afc <mpu9250_send_status+0xb0>)
 8001a60:	4619      	mov	r1, r3
 8001a62:	4827      	ldr	r0, [pc, #156]	@ (8001b00 <mpu9250_send_status+0xb4>)
 8001a64:	f7ff fb92 	bl	800118c <send_bluetooth_printf>

    if (mpu9250_initialized) {
 8001a68:	4b22      	ldr	r3, [pc, #136]	@ (8001af4 <mpu9250_send_status+0xa8>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d03c      	beq.n	8001aea <mpu9250_send_status+0x9e>
        uint8_t who_am_i = mpu9250_read_register(MPU9250_WHO_AM_I);
 8001a70:	2075      	movs	r0, #117	@ 0x75
 8001a72:	f7ff fd5f 	bl	8001534 <mpu9250_read_register>
 8001a76:	4603      	mov	r3, r0
 8001a78:	71fb      	strb	r3, [r7, #7]
        uint8_t user_ctrl = mpu9250_read_register(MPU9250_USER_CTRL);
 8001a7a:	206a      	movs	r0, #106	@ 0x6a
 8001a7c:	f7ff fd5a 	bl	8001534 <mpu9250_read_register>
 8001a80:	4603      	mov	r3, r0
 8001a82:	71bb      	strb	r3, [r7, #6]
        uint8_t pwr_mgmt = mpu9250_read_register(MPU9250_PWR_MGMT_1);
 8001a84:	206b      	movs	r0, #107	@ 0x6b
 8001a86:	f7ff fd55 	bl	8001534 <mpu9250_read_register>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	717b      	strb	r3, [r7, #5]

        send_bluetooth_printf("WHO_AM_I:0x%02X USER_CTRL:0x%02X PWR_MGMT:0x%02X\r\n",
 8001a8e:	79f9      	ldrb	r1, [r7, #7]
 8001a90:	79ba      	ldrb	r2, [r7, #6]
 8001a92:	797b      	ldrb	r3, [r7, #5]
 8001a94:	481b      	ldr	r0, [pc, #108]	@ (8001b04 <mpu9250_send_status+0xb8>)
 8001a96:	f7ff fb79 	bl	800118c <send_bluetooth_printf>
                             who_am_i, user_ctrl, pwr_mgmt);

        if (user_ctrl & 0x10) {
 8001a9a:	79bb      	ldrb	r3, [r7, #6]
 8001a9c:	f003 0310 	and.w	r3, r3, #16
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d003      	beq.n	8001aac <mpu9250_send_status+0x60>
            send_bluetooth_message("I2C disabled: \r\n");
 8001aa4:	4818      	ldr	r0, [pc, #96]	@ (8001b08 <mpu9250_send_status+0xbc>)
 8001aa6:	f7ff fb5b 	bl	8001160 <send_bluetooth_message>
 8001aaa:	e002      	b.n	8001ab2 <mpu9250_send_status+0x66>
        } else {
            send_bluetooth_message("I2C disabled: \r\n");
 8001aac:	4817      	ldr	r0, [pc, #92]	@ (8001b0c <mpu9250_send_status+0xc0>)
 8001aae:	f7ff fb57 	bl	8001160 <send_bluetooth_message>
        }

        // Read current sensor values
        mpu9250_read_all();
 8001ab2:	f7ff ffa9 	bl	8001a08 <mpu9250_read_all>
//        send_bluetooth_printf("Gyro X:%d Y:%d Z:%.1f/s\r\n",
//                             gyro.gyro_x, gyro.gyro_y, mpu9250_get_gyro_z_dps());
        send_bluetooth_printf("Accel X:%d Y:%d Z:%d\r\n",
                             gyro.accel_x, gyro.accel_y, gyro.accel_z);
 8001ab6:	4b16      	ldr	r3, [pc, #88]	@ (8001b10 <mpu9250_send_status+0xc4>)
 8001ab8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
        send_bluetooth_printf("Accel X:%d Y:%d Z:%d\r\n",
 8001abc:	4619      	mov	r1, r3
                             gyro.accel_x, gyro.accel_y, gyro.accel_z);
 8001abe:	4b14      	ldr	r3, [pc, #80]	@ (8001b10 <mpu9250_send_status+0xc4>)
 8001ac0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
        send_bluetooth_printf("Accel X:%d Y:%d Z:%d\r\n",
 8001ac4:	461a      	mov	r2, r3
                             gyro.accel_x, gyro.accel_y, gyro.accel_z);
 8001ac6:	4b12      	ldr	r3, [pc, #72]	@ (8001b10 <mpu9250_send_status+0xc4>)
 8001ac8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
        send_bluetooth_printf("Accel X:%d Y:%d Z:%d\r\n",
 8001acc:	4811      	ldr	r0, [pc, #68]	@ (8001b14 <mpu9250_send_status+0xc8>)
 8001ace:	f7ff fb5d 	bl	800118c <send_bluetooth_printf>
        send_bluetooth_printf("Gyro Z:%.1f/s\r\n",mpu9250_get_gyro_z_dps());
 8001ad2:	f7ff ffa1 	bl	8001a18 <mpu9250_get_gyro_z_dps>
 8001ad6:	ee10 3a10 	vmov	r3, s0
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fd3c 	bl	8000558 <__aeabi_f2d>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	480c      	ldr	r0, [pc, #48]	@ (8001b18 <mpu9250_send_status+0xcc>)
 8001ae6:	f7ff fb51 	bl	800118c <send_bluetooth_printf>
    }
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000250 	.word	0x20000250
 8001af8:	0800e078 	.word	0x0800e078
 8001afc:	0800e07c 	.word	0x0800e07c
 8001b00:	0800e084 	.word	0x0800e084
 8001b04:	0800e0a0 	.word	0x0800e0a0
 8001b08:	0800e0d4 	.word	0x0800e0d4
 8001b0c:	0800e0e8 	.word	0x0800e0e8
 8001b10:	20000d8c 	.word	0x20000d8c
 8001b14:	0800e0fc 	.word	0x0800e0fc
 8001b18:	0800e114 	.word	0x0800e114

08001b1c <initialize_hardware_systems>:


/**
 * @brief Initialize all hardware systems and perform diagnostics
 */
static void initialize_hardware_systems(void) {
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
    //send_bluetooth_message("\r\n" "="*60 "\r\n");
    send_bluetooth_message(" CHAMPIONSHIP MICROMOUSE INITIALIZATION \r\n");
 8001b20:	4828      	ldr	r0, [pc, #160]	@ (8001bc4 <initialize_hardware_systems+0xa8>)
 8001b22:	f7ff fb1d 	bl	8001160 <send_bluetooth_message>
    //send_bluetooth_message("="*60 "\r\n");

    // Initialize PWM for motors
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // PA6 (MOTOR_IN1)
 8001b26:	2100      	movs	r1, #0
 8001b28:	4827      	ldr	r0, [pc, #156]	@ (8001bc8 <initialize_hardware_systems+0xac>)
 8001b2a:	f006 ffaf 	bl	8008a8c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // PA7 (MOTOR_IN2)
 8001b2e:	2104      	movs	r1, #4
 8001b30:	4825      	ldr	r0, [pc, #148]	@ (8001bc8 <initialize_hardware_systems+0xac>)
 8001b32:	f006 ffab 	bl	8008a8c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); // PB0 (MOTOR_IN3)
 8001b36:	2108      	movs	r1, #8
 8001b38:	4823      	ldr	r0, [pc, #140]	@ (8001bc8 <initialize_hardware_systems+0xac>)
 8001b3a:	f006 ffa7 	bl	8008a8c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // PB1 (MOTOR_IN4)
 8001b3e:	210c      	movs	r1, #12
 8001b40:	4821      	ldr	r0, [pc, #132]	@ (8001bc8 <initialize_hardware_systems+0xac>)
 8001b42:	f006 ffa3 	bl	8008a8c <HAL_TIM_PWM_Start>
    HAL_GPIO_WritePin(MOTOR_STBY_GPIO_Port, MOTOR_STBY_Pin, GPIO_PIN_SET); // Enable DRV8833
 8001b46:	2201      	movs	r2, #1
 8001b48:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b4c:	481f      	ldr	r0, [pc, #124]	@ (8001bcc <initialize_hardware_systems+0xb0>)
 8001b4e:	f005 fc7f 	bl	8007450 <HAL_GPIO_WritePin>

    // Verify ADC GPIO configuration
    verify_adc_gpio_configuration();
 8001b52:	f000 fd95 	bl	8002680 <verify_adc_gpio_configuration>
    adc_system_diagnostics();
 8001b56:	f002 fe9b 	bl	8004890 <adc_system_diagnostics>

    // Initialize and test MPU9250 gyroscope
    if (mpu9250_init()) {
 8001b5a:	f7ff fd6b 	bl	8001634 <mpu9250_init>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d00f      	beq.n	8001b84 <initialize_hardware_systems+0x68>
        send_bluetooth_message(" MPU9250 gyroscope initialized successfully\r\n");
 8001b64:	481a      	ldr	r0, [pc, #104]	@ (8001bd0 <initialize_hardware_systems+0xb4>)
 8001b66:	f7ff fafb 	bl	8001160 <send_bluetooth_message>
        send_bluetooth_message(" KEEP ROBOT STATIONARY during gyro calibration!\r\n");
 8001b6a:	481a      	ldr	r0, [pc, #104]	@ (8001bd4 <initialize_hardware_systems+0xb8>)
 8001b6c:	f7ff faf8 	bl	8001160 <send_bluetooth_message>
        HAL_Delay(2000);
 8001b70:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001b74:	f004 fd2e 	bl	80065d4 <HAL_Delay>
        mpu9250_calibrate_bias();
 8001b78:	f7ff fde2 	bl	8001740 <mpu9250_calibrate_bias>
        send_bluetooth_message(" Gyro calibration complete\r\n");
 8001b7c:	4816      	ldr	r0, [pc, #88]	@ (8001bd8 <initialize_hardware_systems+0xbc>)
 8001b7e:	f7ff faef 	bl	8001160 <send_bluetooth_message>
 8001b82:	e002      	b.n	8001b8a <initialize_hardware_systems+0x6e>
    } else {
        send_bluetooth_message(" Gyro initialization failed - using basic movement\r\n");
 8001b84:	4815      	ldr	r0, [pc, #84]	@ (8001bdc <initialize_hardware_systems+0xc0>)
 8001b86:	f7ff faeb 	bl	8001160 <send_bluetooth_message>
    }

    // Initialize encoders
    start_encoders();
 8001b8a:	f001 ff5d 	bl	8003a48 <start_encoders>
    HAL_Delay(100);
 8001b8e:	2064      	movs	r0, #100	@ 0x64
 8001b90:	f004 fd20 	bl	80065d4 <HAL_Delay>

    // Test encoder functionality
    if (get_left_encoder_total() == 0 && get_right_encoder_total() == 0) {
 8001b94:	f001 ff1e 	bl	80039d4 <get_left_encoder_total>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d108      	bne.n	8001bb0 <initialize_hardware_systems+0x94>
 8001b9e:	f001 ff23 	bl	80039e8 <get_right_encoder_total>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d103      	bne.n	8001bb0 <initialize_hardware_systems+0x94>
        send_bluetooth_message(" WARNING: Encoders may not be working properly\r\n");
 8001ba8:	480d      	ldr	r0, [pc, #52]	@ (8001be0 <initialize_hardware_systems+0xc4>)
 8001baa:	f7ff fad9 	bl	8001160 <send_bluetooth_message>
 8001bae:	e002      	b.n	8001bb6 <initialize_hardware_systems+0x9a>
    } else {
        send_bluetooth_message(" Encoders initialized and responding\r\n");
 8001bb0:	480c      	ldr	r0, [pc, #48]	@ (8001be4 <initialize_hardware_systems+0xc8>)
 8001bb2:	f7ff fad5 	bl	8001160 <send_bluetooth_message>
    }

    // Initialize maze exploration system
    initialize_maze_exploration();
 8001bb6:	f000 feb1 	bl	800291c <initialize_maze_exploration>

    send_bluetooth_message(" All systems initialized successfully!\r\n");
 8001bba:	480b      	ldr	r0, [pc, #44]	@ (8001be8 <initialize_hardware_systems+0xcc>)
 8001bbc:	f7ff fad0 	bl	8001160 <send_bluetooth_message>
}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	0800e128 	.word	0x0800e128
 8001bc8:	20000390 	.word	0x20000390
 8001bcc:	40020800 	.word	0x40020800
 8001bd0:	0800e15c 	.word	0x0800e15c
 8001bd4:	0800e190 	.word	0x0800e190
 8001bd8:	0800e1c8 	.word	0x0800e1c8
 8001bdc:	0800e1e8 	.word	0x0800e1e8
 8001be0:	0800e224 	.word	0x0800e224
 8001be4:	0800e25c 	.word	0x0800e25c
 8001be8:	0800e288 	.word	0x0800e288

08001bec <run_system_diagnostics>:

/**
 * @brief Run comprehensive system diagnostics
 */
static void run_system_diagnostics(void) {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n SYSTEM DIAGNOSTICS \r\n");
 8001bf0:	4821      	ldr	r0, [pc, #132]	@ (8001c78 <run_system_diagnostics+0x8c>)
 8001bf2:	f7ff fab5 	bl	8001160 <send_bluetooth_message>

    // Test sensors
    update_sensors();
 8001bf6:	f002 fd51 	bl	800469c <update_sensors>
    if (sensors.battery == 0 && sensors.front_left == 0 &&
 8001bfa:	4b20      	ldr	r3, [pc, #128]	@ (8001c7c <run_system_diagnostics+0x90>)
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d113      	bne.n	8001c2a <run_system_diagnostics+0x3e>
 8001c02:	4b1e      	ldr	r3, [pc, #120]	@ (8001c7c <run_system_diagnostics+0x90>)
 8001c04:	891b      	ldrh	r3, [r3, #8]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d10f      	bne.n	8001c2a <run_system_diagnostics+0x3e>
        sensors.front_right == 0 && sensors.side_left == 0 && sensors.side_right == 0) {
 8001c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001c7c <run_system_diagnostics+0x90>)
 8001c0c:	885b      	ldrh	r3, [r3, #2]
    if (sensors.battery == 0 && sensors.front_left == 0 &&
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d10b      	bne.n	8001c2a <run_system_diagnostics+0x3e>
        sensors.front_right == 0 && sensors.side_left == 0 && sensors.side_right == 0) {
 8001c12:	4b1a      	ldr	r3, [pc, #104]	@ (8001c7c <run_system_diagnostics+0x90>)
 8001c14:	88db      	ldrh	r3, [r3, #6]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d107      	bne.n	8001c2a <run_system_diagnostics+0x3e>
 8001c1a:	4b18      	ldr	r3, [pc, #96]	@ (8001c7c <run_system_diagnostics+0x90>)
 8001c1c:	889b      	ldrh	r3, [r3, #4]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d103      	bne.n	8001c2a <run_system_diagnostics+0x3e>
        send_bluetooth_message(" CRITICAL: All sensors reading zero - check connections!\r\n");
 8001c22:	4817      	ldr	r0, [pc, #92]	@ (8001c80 <run_system_diagnostics+0x94>)
 8001c24:	f7ff fa9c 	bl	8001160 <send_bluetooth_message>
 8001c28:	e004      	b.n	8001c34 <run_system_diagnostics+0x48>
    } else {
        send_bluetooth_message(" Sensors responding normally\r\n");
 8001c2a:	4816      	ldr	r0, [pc, #88]	@ (8001c84 <run_system_diagnostics+0x98>)
 8001c2c:	f7ff fa98 	bl	8001160 <send_bluetooth_message>
        send_sensor_data();
 8001c30:	f7ff fb7e 	bl	8001330 <send_sensor_data>
    }

    // Test battery
    send_battery_status();
 8001c34:	f7ff fc42 	bl	80014bc <send_battery_status>

    // Test gyro if available
    if (mpu9250_is_initialized()) {
 8001c38:	f7ff fe0e 	bl	8001858 <mpu9250_is_initialized>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <run_system_diagnostics+0x5a>
        mpu9250_send_status();
 8001c42:	f7ff ff03 	bl	8001a4c <mpu9250_send_status>
    }

    // Test encoders
    send_encoder_status();
 8001c46:	f002 f8d9 	bl	8003dfc <send_encoder_status>

    // System health check
    if (system_health_check()) {
 8001c4a:	f003 fb1d 	bl	8005288 <system_health_check>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d006      	beq.n	8001c62 <run_system_diagnostics+0x76>
        send_bluetooth_message(" System health check PASSED\r\n");
 8001c54:	480c      	ldr	r0, [pc, #48]	@ (8001c88 <run_system_diagnostics+0x9c>)
 8001c56:	f7ff fa83 	bl	8001160 <send_bluetooth_message>
        system_ready = true;
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c8c <run_system_diagnostics+0xa0>)
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	701a      	strb	r2, [r3, #0]
 8001c60:	e005      	b.n	8001c6e <run_system_diagnostics+0x82>
    } else {
        send_bluetooth_message(" System health check FAILED - check warnings above\r\n");
 8001c62:	480b      	ldr	r0, [pc, #44]	@ (8001c90 <run_system_diagnostics+0xa4>)
 8001c64:	f7ff fa7c 	bl	8001160 <send_bluetooth_message>
        system_ready = true;//false;
 8001c68:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <run_system_diagnostics+0xa0>)
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	701a      	strb	r2, [r3, #0]
    }

    send_bluetooth_message(" Diagnostics complete!\r\n");
 8001c6e:	4809      	ldr	r0, [pc, #36]	@ (8001c94 <run_system_diagnostics+0xa8>)
 8001c70:	f7ff fa76 	bl	8001160 <send_bluetooth_message>
}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	0800e2b4 	.word	0x0800e2b4
 8001c7c:	20000d7c 	.word	0x20000d7c
 8001c80:	0800e2d8 	.word	0x0800e2d8
 8001c84:	0800e318 	.word	0x0800e318
 8001c88:	0800e33c 	.word	0x0800e33c
 8001c8c:	20000db2 	.word	0x20000db2
 8001c90:	0800e360 	.word	0x0800e360
 8001c94:	0800e39c 	.word	0x0800e39c

08001c98 <send_periodic_status>:


/**
 * @brief Send periodic status updates
 */
static void send_periodic_status(void) {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 8001c9e:	f004 fc8d 	bl	80065bc <HAL_GetTick>
 8001ca2:	6078      	str	r0, [r7, #4]

    // Send status every 10 seconds when not exploring
    if (current_time - last_status_time > 10000 && !exploration_started) {
 8001ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d18 <send_periodic_status+0x80>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d916      	bls.n	8001ce2 <send_periodic_status+0x4a>
 8001cb4:	4b19      	ldr	r3, [pc, #100]	@ (8001d1c <send_periodic_status+0x84>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	f083 0301 	eor.w	r3, r3, #1
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d00f      	beq.n	8001ce2 <send_periodic_status+0x4a>
        send_battery_status();
 8001cc2:	f7ff fbfb 	bl	80014bc <send_battery_status>

        if (system_ready) {
 8001cc6:	4b16      	ldr	r3, [pc, #88]	@ (8001d20 <send_periodic_status+0x88>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d003      	beq.n	8001cd6 <send_periodic_status+0x3e>
            send_bluetooth_message(" System ready - Press LEFT button to start exploration\r\n");
 8001cce:	4815      	ldr	r0, [pc, #84]	@ (8001d24 <send_periodic_status+0x8c>)
 8001cd0:	f7ff fa46 	bl	8001160 <send_bluetooth_message>
 8001cd4:	e002      	b.n	8001cdc <send_periodic_status+0x44>
        } else {
            send_bluetooth_message(" System not ready - Check diagnostics\r\n");
 8001cd6:	4814      	ldr	r0, [pc, #80]	@ (8001d28 <send_periodic_status+0x90>)
 8001cd8:	f7ff fa42 	bl	8001160 <send_bluetooth_message>
        }

        last_status_time = current_time;
 8001cdc:	4a0e      	ldr	r2, [pc, #56]	@ (8001d18 <send_periodic_status+0x80>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6013      	str	r3, [r2, #0]
    }

    // Blink LED to show system is alive
    if (current_time - last_blink_time > 2000) {
 8001ce2:	4b12      	ldr	r3, [pc, #72]	@ (8001d2c <send_periodic_status+0x94>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001cee:	d90f      	bls.n	8001d10 <send_periodic_status+0x78>
        if (system_ready) {
 8001cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d20 <send_periodic_status+0x88>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d004      	beq.n	8001d02 <send_periodic_status+0x6a>
            HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8001cf8:	2110      	movs	r1, #16
 8001cfa:	480d      	ldr	r0, [pc, #52]	@ (8001d30 <send_periodic_status+0x98>)
 8001cfc:	f005 fbc1 	bl	8007482 <HAL_GPIO_TogglePin>
 8001d00:	e003      	b.n	8001d0a <send_periodic_status+0x72>
        } else {
            // Fast blink if system not ready
            HAL_GPIO_TogglePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin);
 8001d02:	2120      	movs	r1, #32
 8001d04:	480a      	ldr	r0, [pc, #40]	@ (8001d30 <send_periodic_status+0x98>)
 8001d06:	f005 fbbc 	bl	8007482 <HAL_GPIO_TogglePin>
        }
        last_blink_time = current_time;
 8001d0a:	4a08      	ldr	r2, [pc, #32]	@ (8001d2c <send_periodic_status+0x94>)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6013      	str	r3, [r2, #0]
    }
}
 8001d10:	bf00      	nop
 8001d12:	3708      	adds	r7, #8
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000db4 	.word	0x20000db4
 8001d1c:	20000db3 	.word	0x20000db3
 8001d20:	20000db2 	.word	0x20000db2
 8001d24:	0800e3bc 	.word	0x0800e3bc
 8001d28:	0800e3fc 	.word	0x0800e3fc
 8001d2c:	20000db8 	.word	0x20000db8
 8001d30:	40020400 	.word	0x40020400

08001d34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d38:	f004 fbda 	bl	80064f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d3c:	f000 f8c4 	bl	8001ec8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d40:	f000 fbbc 	bl	80024bc <MX_GPIO_Init>
  MX_ADC1_Init();
 8001d44:	f000 f928 	bl	8001f98 <MX_ADC1_Init>
  MX_SPI2_Init();
 8001d48:	f000 f978 	bl	800203c <MX_SPI2_Init>
  MX_TIM1_Init();
 8001d4c:	f000 f9ac 	bl	80020a8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001d50:	f000 fa4a 	bl	80021e8 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001d54:	f000 fb34 	bl	80023c0 <MX_TIM4_Init>
  MX_USART6_UART_Init();
 8001d58:	f000 fb86 	bl	8002468 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8001d5c:	f000 fa98 	bl	8002290 <MX_TIM3_Init>


  // main.c  after SystemClock_Config();


  dwt_delay_init(HAL_RCC_GetHCLKFreq());
 8001d60:	f005 ffe6 	bl	8007d30 <HAL_RCC_GetHCLKFreq>
 8001d64:	4603      	mov	r3, r0
 8001d66:	4618      	mov	r0, r3
 8001d68:	f000 fdb2 	bl	80028d0 <dwt_delay_init>


  /* USER CODE BEGIN 2 */
  // Initialize all hardware systems
  initialize_hardware_systems();
 8001d6c:	f7ff fed6 	bl	8001b1c <initialize_hardware_systems>

  // Run system diagnostics
  run_system_diagnostics();
 8001d70:	f7ff ff3c 	bl	8001bec <run_system_diagnostics>

  // Play startup sequence
  play_startup_tone();
 8001d74:	f7ff f954 	bl	8001020 <play_startup_tone>
  led_sequence_startup();
 8001d78:	f003 f9ea 	bl	8005150 <led_sequence_startup>

  // Send startup message
  send_bluetooth_message("\r\n MICROMOUSE CONTROL READY \r\n");
 8001d7c:	4844      	ldr	r0, [pc, #272]	@ (8001e90 <main+0x15c>)
 8001d7e:	f7ff f9ef 	bl	8001160 <send_bluetooth_message>
  send_bluetooth_message("LEFT button: Start exploration\r\n");
 8001d82:	4844      	ldr	r0, [pc, #272]	@ (8001e94 <main+0x160>)
 8001d84:	f7ff f9ec 	bl	8001160 <send_bluetooth_message>
  send_bluetooth_message("RIGHT button: Status/Emergency stop\r\n");
 8001d88:	4843      	ldr	r0, [pc, #268]	@ (8001e98 <main+0x164>)
 8001d8a:	f7ff f9e9 	bl	8001160 <send_bluetooth_message>
  send_bluetooth_message("Waiting for user input...\r\n");
 8001d8e:	4843      	ldr	r0, [pc, #268]	@ (8001e9c <main+0x168>)
 8001d90:	f7ff f9e6 	bl	8001160 <send_bluetooth_message>

    // Initial status
  last_status_time = HAL_GetTick();
 8001d94:	f004 fc12 	bl	80065bc <HAL_GetTick>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	4a41      	ldr	r2, [pc, #260]	@ (8001ea0 <main+0x16c>)
 8001d9c:	6013      	str	r3, [r2, #0]
  last_blink_time = HAL_GetTick();
 8001d9e:	f004 fc0d 	bl	80065bc <HAL_GetTick>
 8001da2:	4603      	mov	r3, r0
 8001da4:	4a3f      	ldr	r2, [pc, #252]	@ (8001ea4 <main+0x170>)
 8001da6:	6013      	str	r3, [r2, #0]

    /* USER CODE BEGIN 3 */

	//update_sensors();
	// Handle button events
	if (button_pressed == 1) {
 8001da8:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea8 <main+0x174>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d133      	bne.n	8001e1a <main+0xe6>
		button_pressed = 0;
 8001db2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ea8 <main+0x174>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	701a      	strb	r2, [r3, #0]

		if (!exploration_started && system_ready) {
 8001db8:	4b3c      	ldr	r3, [pc, #240]	@ (8001eac <main+0x178>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	f083 0301 	eor.w	r3, r3, #1
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d012      	beq.n	8001dec <main+0xb8>
 8001dc6:	4b3a      	ldr	r3, [pc, #232]	@ (8001eb0 <main+0x17c>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d00e      	beq.n	8001dec <main+0xb8>
			send_bluetooth_message("\r\n STARTING MAZE EXPLORATION! \r\n");
 8001dce:	4839      	ldr	r0, [pc, #228]	@ (8001eb4 <main+0x180>)
 8001dd0:	f7ff f9c6 	bl	8001160 <send_bluetooth_message>
			play_confirmation_tone();
 8001dd4:	f7ff f940 	bl	8001058 <play_confirmation_tone>
			HAL_Delay(1000);
 8001dd8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ddc:	f004 fbfa 	bl	80065d4 <HAL_Delay>

			exploration_started = true;
 8001de0:	4b32      	ldr	r3, [pc, #200]	@ (8001eac <main+0x178>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	701a      	strb	r2, [r3, #0]
			run_maze_exploration_sequence();
 8001de6:	f001 fcb1 	bl	800374c <run_maze_exploration_sequence>
 8001dea:	e016      	b.n	8001e1a <main+0xe6>

		} else if (is_exploration_complete()) {
 8001dec:	f001 fd44 	bl	8003878 <is_exploration_complete>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d005      	beq.n	8001e02 <main+0xce>
			send_bluetooth_message("\r\n EXPLORATION COMPLETE - Ready for speed run! \r\n");
 8001df6:	4830      	ldr	r0, [pc, #192]	@ (8001eb8 <main+0x184>)
 8001df8:	f7ff f9b2 	bl	8001160 <send_bluetooth_message>
			send_performance_metrics();
 8001dfc:	f7ff faf0 	bl	80013e0 <send_performance_metrics>
 8001e00:	e00b      	b.n	8001e1a <main+0xe6>

		} else if (!system_ready) {
 8001e02:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb0 <main+0x17c>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	f083 0301 	eor.w	r3, r3, #1
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d004      	beq.n	8001e1a <main+0xe6>
			send_bluetooth_message(" System not ready - check diagnostics!\r\n");
 8001e10:	482a      	ldr	r0, [pc, #168]	@ (8001ebc <main+0x188>)
 8001e12:	f7ff f9a5 	bl	8001160 <send_bluetooth_message>
			play_error_tone();
 8001e16:	f7ff f95d 	bl	80010d4 <play_error_tone>
		}
	}

	if (button_pressed == 2) {
 8001e1a:	4b23      	ldr	r3, [pc, #140]	@ (8001ea8 <main+0x174>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d128      	bne.n	8001e76 <main+0x142>
		button_pressed = 0;
 8001e24:	4b20      	ldr	r3, [pc, #128]	@ (8001ea8 <main+0x174>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	701a      	strb	r2, [r3, #0]

		// Right button - emergency stop or reset
		if (exploration_started && !is_exploration_complete()) {
 8001e2a:	4b20      	ldr	r3, [pc, #128]	@ (8001eac <main+0x178>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d012      	beq.n	8001e58 <main+0x124>
 8001e32:	f001 fd21 	bl	8003878 <is_exploration_complete>
 8001e36:	4603      	mov	r3, r0
 8001e38:	f083 0301 	eor.w	r3, r3, #1
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00a      	beq.n	8001e58 <main+0x124>
			send_bluetooth_message(" EMERGENCY STOP!\r\n");
 8001e42:	481f      	ldr	r0, [pc, #124]	@ (8001ec0 <main+0x18c>)
 8001e44:	f7ff f98c 	bl	8001160 <send_bluetooth_message>
			stop_motors();
 8001e48:	f001 fee2 	bl	8003c10 <stop_motors>
			play_error_tone();
 8001e4c:	f7ff f942 	bl	80010d4 <play_error_tone>
			exploration_started = false;
 8001e50:	4b16      	ldr	r3, [pc, #88]	@ (8001eac <main+0x178>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	701a      	strb	r2, [r3, #0]
 8001e56:	e00e      	b.n	8001e76 <main+0x142>
		} else {
			// Send detailed status
			send_bluetooth_message("\r\n DETAILED STATUS REPORT \r\n");
 8001e58:	481a      	ldr	r0, [pc, #104]	@ (8001ec4 <main+0x190>)
 8001e5a:	f7ff f981 	bl	8001160 <send_bluetooth_message>
			send_maze_state();
 8001e5e:	f7ff f9bb 	bl	80011d8 <send_maze_state>
			send_sensor_data();
 8001e62:	f7ff fa65 	bl	8001330 <send_sensor_data>
			send_position_data();
 8001e66:	f7ff fa91 	bl	800138c <send_position_data>
			if (exploration_started) {
 8001e6a:	4b10      	ldr	r3, [pc, #64]	@ (8001eac <main+0x178>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <main+0x142>
				send_performance_metrics();
 8001e72:	f7ff fab5 	bl	80013e0 <send_performance_metrics>
			}
		}
	}

	// Send periodic status updates
	send_periodic_status();
 8001e76:	f7ff ff0f 	bl	8001c98 <send_periodic_status>

	// If exploration is running, let it continue
	if (exploration_started && !is_exploration_complete()) {
 8001e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001eac <main+0x178>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <main+0x152>
 8001e82:	f001 fcf9 	bl	8003878 <is_exploration_complete>
		// The exploration runs in run_maze_exploration_sequence()
		// and handles its own loop until complete
	}

	// Small delay to prevent overwhelming the system
	HAL_Delay(50);
 8001e86:	2032      	movs	r0, #50	@ 0x32
 8001e88:	f004 fba4 	bl	80065d4 <HAL_Delay>
	if (button_pressed == 1) {
 8001e8c:	e78c      	b.n	8001da8 <main+0x74>
 8001e8e:	bf00      	nop
 8001e90:	0800e428 	.word	0x0800e428
 8001e94:	0800e450 	.word	0x0800e450
 8001e98:	0800e474 	.word	0x0800e474
 8001e9c:	0800e49c 	.word	0x0800e49c
 8001ea0:	20000db4 	.word	0x20000db4
 8001ea4:	20000db8 	.word	0x20000db8
 8001ea8:	20000db0 	.word	0x20000db0
 8001eac:	20000db3 	.word	0x20000db3
 8001eb0:	20000db2 	.word	0x20000db2
 8001eb4:	0800e4b8 	.word	0x0800e4b8
 8001eb8:	0800e4e4 	.word	0x0800e4e4
 8001ebc:	0800e520 	.word	0x0800e520
 8001ec0:	0800e550 	.word	0x0800e550
 8001ec4:	0800e568 	.word	0x0800e568

08001ec8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b094      	sub	sp, #80	@ 0x50
 8001ecc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ece:	f107 0320 	add.w	r3, r7, #32
 8001ed2:	2230      	movs	r2, #48	@ 0x30
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f009 fc44 	bl	800b764 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001edc:	f107 030c 	add.w	r3, r7, #12
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	605a      	str	r2, [r3, #4]
 8001ee6:	609a      	str	r2, [r3, #8]
 8001ee8:	60da      	str	r2, [r3, #12]
 8001eea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eec:	2300      	movs	r3, #0
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	4b27      	ldr	r3, [pc, #156]	@ (8001f90 <SystemClock_Config+0xc8>)
 8001ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef4:	4a26      	ldr	r2, [pc, #152]	@ (8001f90 <SystemClock_Config+0xc8>)
 8001ef6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001efa:	6413      	str	r3, [r2, #64]	@ 0x40
 8001efc:	4b24      	ldr	r3, [pc, #144]	@ (8001f90 <SystemClock_Config+0xc8>)
 8001efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f04:	60bb      	str	r3, [r7, #8]
 8001f06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f08:	2300      	movs	r3, #0
 8001f0a:	607b      	str	r3, [r7, #4]
 8001f0c:	4b21      	ldr	r3, [pc, #132]	@ (8001f94 <SystemClock_Config+0xcc>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a20      	ldr	r2, [pc, #128]	@ (8001f94 <SystemClock_Config+0xcc>)
 8001f12:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001f16:	6013      	str	r3, [r2, #0]
 8001f18:	4b1e      	ldr	r3, [pc, #120]	@ (8001f94 <SystemClock_Config+0xcc>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f20:	607b      	str	r3, [r7, #4]
 8001f22:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f24:	2302      	movs	r3, #2
 8001f26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f2c:	2310      	movs	r3, #16
 8001f2e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f30:	2302      	movs	r3, #2
 8001f32:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f34:	2300      	movs	r3, #0
 8001f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001f38:	2310      	movs	r3, #16
 8001f3a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001f3c:	23a8      	movs	r3, #168	@ 0xa8
 8001f3e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f40:	2302      	movs	r3, #2
 8001f42:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001f44:	2304      	movs	r3, #4
 8001f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f48:	f107 0320 	add.w	r3, r7, #32
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f005 facb 	bl	80074e8 <HAL_RCC_OscConfig>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001f58:	f000 fbce 	bl	80026f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f5c:	230f      	movs	r3, #15
 8001f5e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f60:	2302      	movs	r3, #2
 8001f62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f6c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f72:	f107 030c 	add.w	r3, r7, #12
 8001f76:	2102      	movs	r1, #2
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f005 fd2d 	bl	80079d8 <HAL_RCC_ClockConfig>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001f84:	f000 fbb8 	bl	80026f8 <Error_Handler>
  }
}
 8001f88:	bf00      	nop
 8001f8a:	3750      	adds	r7, #80	@ 0x50
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40007000 	.word	0x40007000

08001f98 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f9e:	463b      	mov	r3, r7
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001faa:	4b21      	ldr	r3, [pc, #132]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001fac:	4a21      	ldr	r2, [pc, #132]	@ (8002034 <MX_ADC1_Init+0x9c>)
 8001fae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001fb0:	4b1f      	ldr	r3, [pc, #124]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001fb2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001fb6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001fca:	4b19      	ldr	r3, [pc, #100]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001fd2:	4b17      	ldr	r3, [pc, #92]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001fd8:	4b15      	ldr	r3, [pc, #84]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001fda:	4a17      	ldr	r2, [pc, #92]	@ (8002038 <MX_ADC1_Init+0xa0>)
 8001fdc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fde:	4b14      	ldr	r3, [pc, #80]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001fe4:	4b12      	ldr	r3, [pc, #72]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001fea:	4b11      	ldr	r3, [pc, #68]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ff8:	480d      	ldr	r0, [pc, #52]	@ (8002030 <MX_ADC1_Init+0x98>)
 8001ffa:	f004 fb0f 	bl	800661c <HAL_ADC_Init>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002004:	f000 fb78 	bl	80026f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002008:	2300      	movs	r3, #0
 800200a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800200c:	2301      	movs	r3, #1
 800200e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8002010:	2304      	movs	r3, #4
 8002012:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002014:	463b      	mov	r3, r7
 8002016:	4619      	mov	r1, r3
 8002018:	4805      	ldr	r0, [pc, #20]	@ (8002030 <MX_ADC1_Init+0x98>)
 800201a:	f004 fcc3 	bl	80069a4 <HAL_ADC_ConfigChannel>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002024:	f000 fb68 	bl	80026f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002028:	bf00      	nop
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20000260 	.word	0x20000260
 8002034:	40012000 	.word	0x40012000
 8002038:	0f000001 	.word	0x0f000001

0800203c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002040:	4b17      	ldr	r3, [pc, #92]	@ (80020a0 <MX_SPI2_Init+0x64>)
 8002042:	4a18      	ldr	r2, [pc, #96]	@ (80020a4 <MX_SPI2_Init+0x68>)
 8002044:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002046:	4b16      	ldr	r3, [pc, #88]	@ (80020a0 <MX_SPI2_Init+0x64>)
 8002048:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800204c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800204e:	4b14      	ldr	r3, [pc, #80]	@ (80020a0 <MX_SPI2_Init+0x64>)
 8002050:	2200      	movs	r2, #0
 8002052:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002054:	4b12      	ldr	r3, [pc, #72]	@ (80020a0 <MX_SPI2_Init+0x64>)
 8002056:	2200      	movs	r2, #0
 8002058:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800205a:	4b11      	ldr	r3, [pc, #68]	@ (80020a0 <MX_SPI2_Init+0x64>)
 800205c:	2200      	movs	r2, #0
 800205e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002060:	4b0f      	ldr	r3, [pc, #60]	@ (80020a0 <MX_SPI2_Init+0x64>)
 8002062:	2200      	movs	r2, #0
 8002064:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002066:	4b0e      	ldr	r3, [pc, #56]	@ (80020a0 <MX_SPI2_Init+0x64>)
 8002068:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800206c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800206e:	4b0c      	ldr	r3, [pc, #48]	@ (80020a0 <MX_SPI2_Init+0x64>)
 8002070:	2230      	movs	r2, #48	@ 0x30
 8002072:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002074:	4b0a      	ldr	r3, [pc, #40]	@ (80020a0 <MX_SPI2_Init+0x64>)
 8002076:	2200      	movs	r2, #0
 8002078:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800207a:	4b09      	ldr	r3, [pc, #36]	@ (80020a0 <MX_SPI2_Init+0x64>)
 800207c:	2200      	movs	r2, #0
 800207e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002080:	4b07      	ldr	r3, [pc, #28]	@ (80020a0 <MX_SPI2_Init+0x64>)
 8002082:	2200      	movs	r2, #0
 8002084:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002086:	4b06      	ldr	r3, [pc, #24]	@ (80020a0 <MX_SPI2_Init+0x64>)
 8002088:	220a      	movs	r2, #10
 800208a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800208c:	4804      	ldr	r0, [pc, #16]	@ (80020a0 <MX_SPI2_Init+0x64>)
 800208e:	f005 fe83 	bl	8007d98 <HAL_SPI_Init>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002098:	f000 fb2e 	bl	80026f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800209c:	bf00      	nop
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	200002a8 	.word	0x200002a8
 80020a4:	40003800 	.word	0x40003800

080020a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b096      	sub	sp, #88	@ 0x58
 80020ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ae:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80020b2:	2200      	movs	r2, #0
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	605a      	str	r2, [r3, #4]
 80020b8:	609a      	str	r2, [r3, #8]
 80020ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020bc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]
 80020d0:	609a      	str	r2, [r3, #8]
 80020d2:	60da      	str	r2, [r3, #12]
 80020d4:	611a      	str	r2, [r3, #16]
 80020d6:	615a      	str	r2, [r3, #20]
 80020d8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020da:	1d3b      	adds	r3, r7, #4
 80020dc:	2220      	movs	r2, #32
 80020de:	2100      	movs	r1, #0
 80020e0:	4618      	mov	r0, r3
 80020e2:	f009 fb3f 	bl	800b764 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020e6:	4b3e      	ldr	r3, [pc, #248]	@ (80021e0 <MX_TIM1_Init+0x138>)
 80020e8:	4a3e      	ldr	r2, [pc, #248]	@ (80021e4 <MX_TIM1_Init+0x13c>)
 80020ea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20;
 80020ec:	4b3c      	ldr	r3, [pc, #240]	@ (80021e0 <MX_TIM1_Init+0x138>)
 80020ee:	2214      	movs	r2, #20
 80020f0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f2:	4b3b      	ldr	r3, [pc, #236]	@ (80021e0 <MX_TIM1_Init+0x138>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 80020f8:	4b39      	ldr	r3, [pc, #228]	@ (80021e0 <MX_TIM1_Init+0x138>)
 80020fa:	22c8      	movs	r2, #200	@ 0xc8
 80020fc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020fe:	4b38      	ldr	r3, [pc, #224]	@ (80021e0 <MX_TIM1_Init+0x138>)
 8002100:	2200      	movs	r2, #0
 8002102:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002104:	4b36      	ldr	r3, [pc, #216]	@ (80021e0 <MX_TIM1_Init+0x138>)
 8002106:	2200      	movs	r2, #0
 8002108:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800210a:	4b35      	ldr	r3, [pc, #212]	@ (80021e0 <MX_TIM1_Init+0x138>)
 800210c:	2280      	movs	r2, #128	@ 0x80
 800210e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002110:	4833      	ldr	r0, [pc, #204]	@ (80021e0 <MX_TIM1_Init+0x138>)
 8002112:	f006 fc13 	bl	800893c <HAL_TIM_Base_Init>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800211c:	f000 faec 	bl	80026f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002120:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002124:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002126:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800212a:	4619      	mov	r1, r3
 800212c:	482c      	ldr	r0, [pc, #176]	@ (80021e0 <MX_TIM1_Init+0x138>)
 800212e:	f007 f8a7 	bl	8009280 <HAL_TIM_ConfigClockSource>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002138:	f000 fade 	bl	80026f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800213c:	4828      	ldr	r0, [pc, #160]	@ (80021e0 <MX_TIM1_Init+0x138>)
 800213e:	f006 fc4c 	bl	80089da <HAL_TIM_PWM_Init>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002148:	f000 fad6 	bl	80026f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800214c:	2300      	movs	r3, #0
 800214e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002150:	2300      	movs	r3, #0
 8002152:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002154:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002158:	4619      	mov	r1, r3
 800215a:	4821      	ldr	r0, [pc, #132]	@ (80021e0 <MX_TIM1_Init+0x138>)
 800215c:	f007 fc5c 	bl	8009a18 <HAL_TIMEx_MasterConfigSynchronization>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002166:	f000 fac7 	bl	80026f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800216a:	2360      	movs	r3, #96	@ 0x60
 800216c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 100;
 800216e:	2364      	movs	r3, #100	@ 0x64
 8002170:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002172:	2300      	movs	r3, #0
 8002174:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002176:	2300      	movs	r3, #0
 8002178:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800217a:	2300      	movs	r3, #0
 800217c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800217e:	2300      	movs	r3, #0
 8002180:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002182:	2300      	movs	r3, #0
 8002184:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002186:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800218a:	2208      	movs	r2, #8
 800218c:	4619      	mov	r1, r3
 800218e:	4814      	ldr	r0, [pc, #80]	@ (80021e0 <MX_TIM1_Init+0x138>)
 8002190:	f006 ffb4 	bl	80090fc <HAL_TIM_PWM_ConfigChannel>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800219a:	f000 faad 	bl	80026f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800219e:	2300      	movs	r3, #0
 80021a0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021a2:	2300      	movs	r3, #0
 80021a4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021b6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021b8:	2300      	movs	r3, #0
 80021ba:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80021bc:	1d3b      	adds	r3, r7, #4
 80021be:	4619      	mov	r1, r3
 80021c0:	4807      	ldr	r0, [pc, #28]	@ (80021e0 <MX_TIM1_Init+0x138>)
 80021c2:	f007 fc97 	bl	8009af4 <HAL_TIMEx_ConfigBreakDeadTime>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80021cc:	f000 fa94 	bl	80026f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80021d0:	4803      	ldr	r0, [pc, #12]	@ (80021e0 <MX_TIM1_Init+0x138>)
 80021d2:	f002 fd9f 	bl	8004d14 <HAL_TIM_MspPostInit>

}
 80021d6:	bf00      	nop
 80021d8:	3758      	adds	r7, #88	@ 0x58
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000300 	.word	0x20000300
 80021e4:	40010000 	.word	0x40010000

080021e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08c      	sub	sp, #48	@ 0x30
 80021ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80021ee:	f107 030c 	add.w	r3, r7, #12
 80021f2:	2224      	movs	r2, #36	@ 0x24
 80021f4:	2100      	movs	r1, #0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f009 fab4 	bl	800b764 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021fc:	1d3b      	adds	r3, r7, #4
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
 8002202:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002204:	4b21      	ldr	r3, [pc, #132]	@ (800228c <MX_TIM2_Init+0xa4>)
 8002206:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800220a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800220c:	4b1f      	ldr	r3, [pc, #124]	@ (800228c <MX_TIM2_Init+0xa4>)
 800220e:	2200      	movs	r2, #0
 8002210:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002212:	4b1e      	ldr	r3, [pc, #120]	@ (800228c <MX_TIM2_Init+0xa4>)
 8002214:	2200      	movs	r2, #0
 8002216:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002218:	4b1c      	ldr	r3, [pc, #112]	@ (800228c <MX_TIM2_Init+0xa4>)
 800221a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800221e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002220:	4b1a      	ldr	r3, [pc, #104]	@ (800228c <MX_TIM2_Init+0xa4>)
 8002222:	2200      	movs	r2, #0
 8002224:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002226:	4b19      	ldr	r3, [pc, #100]	@ (800228c <MX_TIM2_Init+0xa4>)
 8002228:	2280      	movs	r2, #128	@ 0x80
 800222a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800222c:	2303      	movs	r3, #3
 800222e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002230:	2300      	movs	r3, #0
 8002232:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002234:	2301      	movs	r3, #1
 8002236:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002238:	2300      	movs	r3, #0
 800223a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800223c:	2300      	movs	r3, #0
 800223e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002240:	2300      	movs	r3, #0
 8002242:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002244:	2301      	movs	r3, #1
 8002246:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002248:	2300      	movs	r3, #0
 800224a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800224c:	2300      	movs	r3, #0
 800224e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002250:	f107 030c 	add.w	r3, r7, #12
 8002254:	4619      	mov	r1, r3
 8002256:	480d      	ldr	r0, [pc, #52]	@ (800228c <MX_TIM2_Init+0xa4>)
 8002258:	f006 fd2c 	bl	8008cb4 <HAL_TIM_Encoder_Init>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002262:	f000 fa49 	bl	80026f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002266:	2300      	movs	r3, #0
 8002268:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800226a:	2300      	movs	r3, #0
 800226c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800226e:	1d3b      	adds	r3, r7, #4
 8002270:	4619      	mov	r1, r3
 8002272:	4806      	ldr	r0, [pc, #24]	@ (800228c <MX_TIM2_Init+0xa4>)
 8002274:	f007 fbd0 	bl	8009a18 <HAL_TIMEx_MasterConfigSynchronization>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800227e:	f000 fa3b 	bl	80026f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002282:	bf00      	nop
 8002284:	3730      	adds	r7, #48	@ 0x30
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000348 	.word	0x20000348

08002290 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b08e      	sub	sp, #56	@ 0x38
 8002294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002296:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
 80022a0:	609a      	str	r2, [r3, #8]
 80022a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022a4:	f107 0320 	add.w	r3, r7, #32
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022ae:	1d3b      	adds	r3, r7, #4
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	611a      	str	r2, [r3, #16]
 80022bc:	615a      	str	r2, [r3, #20]
 80022be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80022c0:	4b3d      	ldr	r3, [pc, #244]	@ (80023b8 <MX_TIM3_Init+0x128>)
 80022c2:	4a3e      	ldr	r2, [pc, #248]	@ (80023bc <MX_TIM3_Init+0x12c>)
 80022c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 80022c6:	4b3c      	ldr	r3, [pc, #240]	@ (80023b8 <MX_TIM3_Init+0x128>)
 80022c8:	2204      	movs	r2, #4
 80022ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022cc:	4b3a      	ldr	r3, [pc, #232]	@ (80023b8 <MX_TIM3_Init+0x128>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 838;
 80022d2:	4b39      	ldr	r3, [pc, #228]	@ (80023b8 <MX_TIM3_Init+0x128>)
 80022d4:	f240 3246 	movw	r2, #838	@ 0x346
 80022d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022da:	4b37      	ldr	r3, [pc, #220]	@ (80023b8 <MX_TIM3_Init+0x128>)
 80022dc:	2200      	movs	r2, #0
 80022de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022e0:	4b35      	ldr	r3, [pc, #212]	@ (80023b8 <MX_TIM3_Init+0x128>)
 80022e2:	2280      	movs	r2, #128	@ 0x80
 80022e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80022e6:	4834      	ldr	r0, [pc, #208]	@ (80023b8 <MX_TIM3_Init+0x128>)
 80022e8:	f006 fb28 	bl	800893c <HAL_TIM_Base_Init>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80022f2:	f000 fa01 	bl	80026f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80022fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002300:	4619      	mov	r1, r3
 8002302:	482d      	ldr	r0, [pc, #180]	@ (80023b8 <MX_TIM3_Init+0x128>)
 8002304:	f006 ffbc 	bl	8009280 <HAL_TIM_ConfigClockSource>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800230e:	f000 f9f3 	bl	80026f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002312:	4829      	ldr	r0, [pc, #164]	@ (80023b8 <MX_TIM3_Init+0x128>)
 8002314:	f006 fb61 	bl	80089da <HAL_TIM_PWM_Init>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800231e:	f000 f9eb 	bl	80026f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002322:	2300      	movs	r3, #0
 8002324:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002326:	2300      	movs	r3, #0
 8002328:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800232a:	f107 0320 	add.w	r3, r7, #32
 800232e:	4619      	mov	r1, r3
 8002330:	4821      	ldr	r0, [pc, #132]	@ (80023b8 <MX_TIM3_Init+0x128>)
 8002332:	f007 fb71 	bl	8009a18 <HAL_TIMEx_MasterConfigSynchronization>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800233c:	f000 f9dc 	bl	80026f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002340:	2360      	movs	r3, #96	@ 0x60
 8002342:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002344:	2300      	movs	r3, #0
 8002346:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002348:	2300      	movs	r3, #0
 800234a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002350:	1d3b      	adds	r3, r7, #4
 8002352:	2200      	movs	r2, #0
 8002354:	4619      	mov	r1, r3
 8002356:	4818      	ldr	r0, [pc, #96]	@ (80023b8 <MX_TIM3_Init+0x128>)
 8002358:	f006 fed0 	bl	80090fc <HAL_TIM_PWM_ConfigChannel>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002362:	f000 f9c9 	bl	80026f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002366:	1d3b      	adds	r3, r7, #4
 8002368:	2204      	movs	r2, #4
 800236a:	4619      	mov	r1, r3
 800236c:	4812      	ldr	r0, [pc, #72]	@ (80023b8 <MX_TIM3_Init+0x128>)
 800236e:	f006 fec5 	bl	80090fc <HAL_TIM_PWM_ConfigChannel>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002378:	f000 f9be 	bl	80026f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800237c:	1d3b      	adds	r3, r7, #4
 800237e:	2208      	movs	r2, #8
 8002380:	4619      	mov	r1, r3
 8002382:	480d      	ldr	r0, [pc, #52]	@ (80023b8 <MX_TIM3_Init+0x128>)
 8002384:	f006 feba 	bl	80090fc <HAL_TIM_PWM_ConfigChannel>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 800238e:	f000 f9b3 	bl	80026f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002392:	1d3b      	adds	r3, r7, #4
 8002394:	220c      	movs	r2, #12
 8002396:	4619      	mov	r1, r3
 8002398:	4807      	ldr	r0, [pc, #28]	@ (80023b8 <MX_TIM3_Init+0x128>)
 800239a:	f006 feaf 	bl	80090fc <HAL_TIM_PWM_ConfigChannel>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80023a4:	f000 f9a8 	bl	80026f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80023a8:	4803      	ldr	r0, [pc, #12]	@ (80023b8 <MX_TIM3_Init+0x128>)
 80023aa:	f002 fcb3 	bl	8004d14 <HAL_TIM_MspPostInit>

}
 80023ae:	bf00      	nop
 80023b0:	3738      	adds	r7, #56	@ 0x38
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000390 	.word	0x20000390
 80023bc:	40000400 	.word	0x40000400

080023c0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08c      	sub	sp, #48	@ 0x30
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80023c6:	f107 030c 	add.w	r3, r7, #12
 80023ca:	2224      	movs	r2, #36	@ 0x24
 80023cc:	2100      	movs	r1, #0
 80023ce:	4618      	mov	r0, r3
 80023d0:	f009 f9c8 	bl	800b764 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023d4:	1d3b      	adds	r3, r7, #4
 80023d6:	2200      	movs	r2, #0
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80023dc:	4b20      	ldr	r3, [pc, #128]	@ (8002460 <MX_TIM4_Init+0xa0>)
 80023de:	4a21      	ldr	r2, [pc, #132]	@ (8002464 <MX_TIM4_Init+0xa4>)
 80023e0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80023e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002460 <MX_TIM4_Init+0xa0>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002460 <MX_TIM4_Init+0xa0>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80023ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002460 <MX_TIM4_Init+0xa0>)
 80023f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023f4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002460 <MX_TIM4_Init+0xa0>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023fc:	4b18      	ldr	r3, [pc, #96]	@ (8002460 <MX_TIM4_Init+0xa0>)
 80023fe:	2280      	movs	r2, #128	@ 0x80
 8002400:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002402:	2303      	movs	r3, #3
 8002404:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002406:	2300      	movs	r3, #0
 8002408:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800240a:	2301      	movs	r3, #1
 800240c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800240e:	2300      	movs	r3, #0
 8002410:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002412:	2300      	movs	r3, #0
 8002414:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002416:	2300      	movs	r3, #0
 8002418:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800241a:	2301      	movs	r3, #1
 800241c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800241e:	2300      	movs	r3, #0
 8002420:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002422:	2300      	movs	r3, #0
 8002424:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002426:	f107 030c 	add.w	r3, r7, #12
 800242a:	4619      	mov	r1, r3
 800242c:	480c      	ldr	r0, [pc, #48]	@ (8002460 <MX_TIM4_Init+0xa0>)
 800242e:	f006 fc41 	bl	8008cb4 <HAL_TIM_Encoder_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002438:	f000 f95e 	bl	80026f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800243c:	2300      	movs	r3, #0
 800243e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002440:	2300      	movs	r3, #0
 8002442:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002444:	1d3b      	adds	r3, r7, #4
 8002446:	4619      	mov	r1, r3
 8002448:	4805      	ldr	r0, [pc, #20]	@ (8002460 <MX_TIM4_Init+0xa0>)
 800244a:	f007 fae5 	bl	8009a18 <HAL_TIMEx_MasterConfigSynchronization>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002454:	f000 f950 	bl	80026f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002458:	bf00      	nop
 800245a:	3730      	adds	r7, #48	@ 0x30
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	200003d8 	.word	0x200003d8
 8002464:	40000800 	.word	0x40000800

08002468 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800246c:	4b11      	ldr	r3, [pc, #68]	@ (80024b4 <MX_USART6_UART_Init+0x4c>)
 800246e:	4a12      	ldr	r2, [pc, #72]	@ (80024b8 <MX_USART6_UART_Init+0x50>)
 8002470:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002472:	4b10      	ldr	r3, [pc, #64]	@ (80024b4 <MX_USART6_UART_Init+0x4c>)
 8002474:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002478:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800247a:	4b0e      	ldr	r3, [pc, #56]	@ (80024b4 <MX_USART6_UART_Init+0x4c>)
 800247c:	2200      	movs	r2, #0
 800247e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002480:	4b0c      	ldr	r3, [pc, #48]	@ (80024b4 <MX_USART6_UART_Init+0x4c>)
 8002482:	2200      	movs	r2, #0
 8002484:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002486:	4b0b      	ldr	r3, [pc, #44]	@ (80024b4 <MX_USART6_UART_Init+0x4c>)
 8002488:	2200      	movs	r2, #0
 800248a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800248c:	4b09      	ldr	r3, [pc, #36]	@ (80024b4 <MX_USART6_UART_Init+0x4c>)
 800248e:	220c      	movs	r2, #12
 8002490:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002492:	4b08      	ldr	r3, [pc, #32]	@ (80024b4 <MX_USART6_UART_Init+0x4c>)
 8002494:	2200      	movs	r2, #0
 8002496:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002498:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <MX_USART6_UART_Init+0x4c>)
 800249a:	2200      	movs	r2, #0
 800249c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800249e:	4805      	ldr	r0, [pc, #20]	@ (80024b4 <MX_USART6_UART_Init+0x4c>)
 80024a0:	f007 fb8e 	bl	8009bc0 <HAL_UART_Init>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80024aa:	f000 f925 	bl	80026f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000420 	.word	0x20000420
 80024b8:	40011400 	.word	0x40011400

080024bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b088      	sub	sp, #32
 80024c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c2:	f107 030c 	add.w	r3, r7, #12
 80024c6:	2200      	movs	r2, #0
 80024c8:	601a      	str	r2, [r3, #0]
 80024ca:	605a      	str	r2, [r3, #4]
 80024cc:	609a      	str	r2, [r3, #8]
 80024ce:	60da      	str	r2, [r3, #12]
 80024d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	60bb      	str	r3, [r7, #8]
 80024d6:	4b4b      	ldr	r3, [pc, #300]	@ (8002604 <MX_GPIO_Init+0x148>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	4a4a      	ldr	r2, [pc, #296]	@ (8002604 <MX_GPIO_Init+0x148>)
 80024dc:	f043 0304 	orr.w	r3, r3, #4
 80024e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e2:	4b48      	ldr	r3, [pc, #288]	@ (8002604 <MX_GPIO_Init+0x148>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	f003 0304 	and.w	r3, r3, #4
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ee:	2300      	movs	r3, #0
 80024f0:	607b      	str	r3, [r7, #4]
 80024f2:	4b44      	ldr	r3, [pc, #272]	@ (8002604 <MX_GPIO_Init+0x148>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	4a43      	ldr	r2, [pc, #268]	@ (8002604 <MX_GPIO_Init+0x148>)
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024fe:	4b41      	ldr	r3, [pc, #260]	@ (8002604 <MX_GPIO_Init+0x148>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	607b      	str	r3, [r7, #4]
 8002508:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800250a:	2300      	movs	r3, #0
 800250c:	603b      	str	r3, [r7, #0]
 800250e:	4b3d      	ldr	r3, [pc, #244]	@ (8002604 <MX_GPIO_Init+0x148>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	4a3c      	ldr	r2, [pc, #240]	@ (8002604 <MX_GPIO_Init+0x148>)
 8002514:	f043 0302 	orr.w	r3, r3, #2
 8002518:	6313      	str	r3, [r2, #48]	@ 0x30
 800251a:	4b3a      	ldr	r3, [pc, #232]	@ (8002604 <MX_GPIO_Init+0x148>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251e:	f003 0302 	and.w	r3, r3, #2
 8002522:	603b      	str	r3, [r7, #0]
 8002524:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_STBY_GPIO_Port, MOTOR_STBY_Pin, GPIO_PIN_RESET);
 8002526:	2200      	movs	r2, #0
 8002528:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800252c:	4836      	ldr	r0, [pc, #216]	@ (8002608 <MX_GPIO_Init+0x14c>)
 800252e:	f004 ff8f 	bl	8007450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Chip_Select_Pin|LED_LEFT_Pin|LED_RIGHT_Pin|EMIT_SIDE_RIGHT_Pin
 8002532:	2200      	movs	r2, #0
 8002534:	f241 3130 	movw	r1, #4912	@ 0x1330
 8002538:	4834      	ldr	r0, [pc, #208]	@ (800260c <MX_GPIO_Init+0x150>)
 800253a:	f004 ff89 	bl	8007450 <HAL_GPIO_WritePin>
                          |EMIT_FRONT_LEFT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EMIT_FRONT_RIGHT_Pin|EMIT_SIDE_LEFT_Pin, GPIO_PIN_RESET);
 800253e:	2200      	movs	r2, #0
 8002540:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002544:	4832      	ldr	r0, [pc, #200]	@ (8002610 <MX_GPIO_Init+0x154>)
 8002546:	f004 ff83 	bl	8007450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_STBY_Pin */
  GPIO_InitStruct.Pin = MOTOR_STBY_Pin;
 800254a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800254e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002550:	2301      	movs	r3, #1
 8002552:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002558:	2300      	movs	r3, #0
 800255a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOTOR_STBY_GPIO_Port, &GPIO_InitStruct);
 800255c:	f107 030c 	add.w	r3, r7, #12
 8002560:	4619      	mov	r1, r3
 8002562:	4829      	ldr	r0, [pc, #164]	@ (8002608 <MX_GPIO_Init+0x14c>)
 8002564:	f004 fdf0 	bl	8007148 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LEFT_Pin */
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 8002568:	2302      	movs	r3, #2
 800256a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800256c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002570:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002572:	2300      	movs	r3, #0
 8002574:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 8002576:	f107 030c 	add.w	r3, r7, #12
 800257a:	4619      	mov	r1, r3
 800257c:	4824      	ldr	r0, [pc, #144]	@ (8002610 <MX_GPIO_Init+0x154>)
 800257e:	f004 fde3 	bl	8007148 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_RIGHT_Pin */
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 8002582:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002586:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002588:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800258c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258e:	2300      	movs	r3, #0
 8002590:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8002592:	f107 030c 	add.w	r3, r7, #12
 8002596:	4619      	mov	r1, r3
 8002598:	481c      	ldr	r0, [pc, #112]	@ (800260c <MX_GPIO_Init+0x150>)
 800259a:	f004 fdd5 	bl	8007148 <HAL_GPIO_Init>

  /*Configure GPIO pins : Chip_Select_Pin LED_LEFT_Pin LED_RIGHT_Pin EMIT_SIDE_RIGHT_Pin
                           EMIT_FRONT_LEFT_Pin */
  GPIO_InitStruct.Pin = Chip_Select_Pin|LED_LEFT_Pin|LED_RIGHT_Pin|EMIT_SIDE_RIGHT_Pin
 800259e:	f241 3330 	movw	r3, #4912	@ 0x1330
 80025a2:	60fb      	str	r3, [r7, #12]
                          |EMIT_FRONT_LEFT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025a4:	2301      	movs	r3, #1
 80025a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ac:	2300      	movs	r3, #0
 80025ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025b0:	f107 030c 	add.w	r3, r7, #12
 80025b4:	4619      	mov	r1, r3
 80025b6:	4815      	ldr	r0, [pc, #84]	@ (800260c <MX_GPIO_Init+0x150>)
 80025b8:	f004 fdc6 	bl	8007148 <HAL_GPIO_Init>

  /*Configure GPIO pins : EMIT_FRONT_RIGHT_Pin EMIT_SIDE_LEFT_Pin */
  GPIO_InitStruct.Pin = EMIT_FRONT_RIGHT_Pin|EMIT_SIDE_LEFT_Pin;
 80025bc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025c2:	2301      	movs	r3, #1
 80025c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ca:	2300      	movs	r3, #0
 80025cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ce:	f107 030c 	add.w	r3, r7, #12
 80025d2:	4619      	mov	r1, r3
 80025d4:	480e      	ldr	r0, [pc, #56]	@ (8002610 <MX_GPIO_Init+0x154>)
 80025d6:	f004 fdb7 	bl	8007148 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80025da:	2200      	movs	r2, #0
 80025dc:	2105      	movs	r1, #5
 80025de:	2007      	movs	r0, #7
 80025e0:	f004 fce9 	bl	8006fb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80025e4:	2007      	movs	r0, #7
 80025e6:	f004 fd02 	bl	8006fee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80025ea:	2200      	movs	r2, #0
 80025ec:	2105      	movs	r1, #5
 80025ee:	2028      	movs	r0, #40	@ 0x28
 80025f0:	f004 fce1 	bl	8006fb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80025f4:	2028      	movs	r0, #40	@ 0x28
 80025f6:	f004 fcfa 	bl	8006fee <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80025fa:	bf00      	nop
 80025fc:	3720      	adds	r7, #32
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40023800 	.word	0x40023800
 8002608:	40020800 	.word	0x40020800
 800260c:	40020400 	.word	0x40020400
 8002610:	40020000 	.word	0x40020000

08002614 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	4603      	mov	r3, r0
 800261c:	80fb      	strh	r3, [r7, #6]
    static uint32_t last_press = 0;
    uint32_t current_time = HAL_GetTick();
 800261e:	f003 ffcd 	bl	80065bc <HAL_GetTick>
 8002622:	60f8      	str	r0, [r7, #12]

    // Debounce - ignore presses within 200ms
    if ((current_time - last_press) > 200) {
 8002624:	4b11      	ldr	r3, [pc, #68]	@ (800266c <HAL_GPIO_EXTI_Callback+0x58>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68fa      	ldr	r2, [r7, #12]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	2bc8      	cmp	r3, #200	@ 0xc8
 800262e:	d919      	bls.n	8002664 <HAL_GPIO_EXTI_Callback+0x50>
        if (GPIO_Pin == BTN_LEFT_Pin) {
 8002630:	88fb      	ldrh	r3, [r7, #6]
 8002632:	2b02      	cmp	r3, #2
 8002634:	d109      	bne.n	800264a <HAL_GPIO_EXTI_Callback+0x36>
            button_pressed = 1;
 8002636:	4b0e      	ldr	r3, [pc, #56]	@ (8002670 <HAL_GPIO_EXTI_Callback+0x5c>)
 8002638:	2201      	movs	r2, #1
 800263a:	701a      	strb	r2, [r3, #0]
            start_flag = 1;  // Allow system to start
 800263c:	4b0d      	ldr	r3, [pc, #52]	@ (8002674 <HAL_GPIO_EXTI_Callback+0x60>)
 800263e:	2201      	movs	r2, #1
 8002640:	701a      	strb	r2, [r3, #0]
            send_bluetooth_message("Left button pressed\r\n");
 8002642:	480d      	ldr	r0, [pc, #52]	@ (8002678 <HAL_GPIO_EXTI_Callback+0x64>)
 8002644:	f7fe fd8c 	bl	8001160 <send_bluetooth_message>
 8002648:	e009      	b.n	800265e <HAL_GPIO_EXTI_Callback+0x4a>
        } else if (GPIO_Pin == BTN_RIGHT_Pin) {
 800264a:	88fb      	ldrh	r3, [r7, #6]
 800264c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002650:	d105      	bne.n	800265e <HAL_GPIO_EXTI_Callback+0x4a>
            button_pressed = 2;
 8002652:	4b07      	ldr	r3, [pc, #28]	@ (8002670 <HAL_GPIO_EXTI_Callback+0x5c>)
 8002654:	2202      	movs	r2, #2
 8002656:	701a      	strb	r2, [r3, #0]
            send_bluetooth_message("Right button pressed\r\n");
 8002658:	4808      	ldr	r0, [pc, #32]	@ (800267c <HAL_GPIO_EXTI_Callback+0x68>)
 800265a:	f7fe fd81 	bl	8001160 <send_bluetooth_message>
        }
        last_press = current_time;
 800265e:	4a03      	ldr	r2, [pc, #12]	@ (800266c <HAL_GPIO_EXTI_Callback+0x58>)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6013      	str	r3, [r2, #0]
    }
}
 8002664:	bf00      	nop
 8002666:	3710      	adds	r7, #16
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	20000dbc 	.word	0x20000dbc
 8002670:	20000db0 	.word	0x20000db0
 8002674:	20000db1 	.word	0x20000db1
 8002678:	0800e590 	.word	0x0800e590
 800267c:	0800e5a8 	.word	0x0800e5a8

08002680 <verify_adc_gpio_configuration>:

// Add this function to main.c after MX_GPIO_Init()
void verify_adc_gpio_configuration(void) {
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002686:	1d3b      	adds	r3, r7, #4
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	60da      	str	r2, [r3, #12]
 8002692:	611a      	str	r2, [r3, #16]

    // Ensure all ADC pins are in analog mode
    // PA0 (ADC_CHANNEL_0) - Battery
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002694:	2301      	movs	r3, #1
 8002696:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002698:	2303      	movs	r3, #3
 800269a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269c:	2300      	movs	r3, #0
 800269e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a0:	1d3b      	adds	r3, r7, #4
 80026a2:	4619      	mov	r1, r3
 80026a4:	4812      	ldr	r0, [pc, #72]	@ (80026f0 <verify_adc_gpio_configuration+0x70>)
 80026a6:	f004 fd4f 	bl	8007148 <HAL_GPIO_Init>

    // PA2 (ADC_CHANNEL_2) - Front Right
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80026aa:	2304      	movs	r3, #4
 80026ac:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ae:	1d3b      	adds	r3, r7, #4
 80026b0:	4619      	mov	r1, r3
 80026b2:	480f      	ldr	r0, [pc, #60]	@ (80026f0 <verify_adc_gpio_configuration+0x70>)
 80026b4:	f004 fd48 	bl	8007148 <HAL_GPIO_Init>

    // PA3 (ADC_CHANNEL_3) - Side Right
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80026b8:	2308      	movs	r3, #8
 80026ba:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026bc:	1d3b      	adds	r3, r7, #4
 80026be:	4619      	mov	r1, r3
 80026c0:	480b      	ldr	r0, [pc, #44]	@ (80026f0 <verify_adc_gpio_configuration+0x70>)
 80026c2:	f004 fd41 	bl	8007148 <HAL_GPIO_Init>

    // PA4 (ADC_CHANNEL_4) - Side Left
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80026c6:	2310      	movs	r3, #16
 80026c8:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ca:	1d3b      	adds	r3, r7, #4
 80026cc:	4619      	mov	r1, r3
 80026ce:	4808      	ldr	r0, [pc, #32]	@ (80026f0 <verify_adc_gpio_configuration+0x70>)
 80026d0:	f004 fd3a 	bl	8007148 <HAL_GPIO_Init>

    // PA5 (ADC_CHANNEL_5) - Front Left
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80026d4:	2320      	movs	r3, #32
 80026d6:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d8:	1d3b      	adds	r3, r7, #4
 80026da:	4619      	mov	r1, r3
 80026dc:	4804      	ldr	r0, [pc, #16]	@ (80026f0 <verify_adc_gpio_configuration+0x70>)
 80026de:	f004 fd33 	bl	8007148 <HAL_GPIO_Init>

    send_bluetooth_message(" ADC GPIO configuration verified\r\n");
 80026e2:	4804      	ldr	r0, [pc, #16]	@ (80026f4 <verify_adc_gpio_configuration+0x74>)
 80026e4:	f7fe fd3c 	bl	8001160 <send_bluetooth_message>
}
 80026e8:	bf00      	nop
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	40020000 	.word	0x40020000
 80026f4:	0800e5c0 	.word	0x0800e5c0

080026f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026fc:	b672      	cpsid	i
}
 80026fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8002700:	2110      	movs	r1, #16
 8002702:	4806      	ldr	r0, [pc, #24]	@ (800271c <Error_Handler+0x24>)
 8002704:	f004 febd 	bl	8007482 <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin);
 8002708:	2120      	movs	r1, #32
 800270a:	4804      	ldr	r0, [pc, #16]	@ (800271c <Error_Handler+0x24>)
 800270c:	f004 feb9 	bl	8007482 <HAL_GPIO_TogglePin>
      HAL_Delay(100);
 8002710:	2064      	movs	r0, #100	@ 0x64
 8002712:	f003 ff5f 	bl	80065d4 <HAL_Delay>
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8002716:	bf00      	nop
 8002718:	e7f2      	b.n	8002700 <Error_Handler+0x8>
 800271a:	bf00      	nop
 800271c:	40020400 	.word	0x40020400

08002720 <set_edge_state>:

// dx/dy must already exist; if not, you need the usual:
///* static const int dx[4] = {0, 1, 0, -1};   // N,E,S,W
//   static const int dy[4] = {1, 0, -1, 0}; */

static inline void set_edge_state(int x, int y, int dir, WallState s){
 8002720:	b480      	push	{r7}
 8002722:	b087      	sub	sp, #28
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
 800272c:	70fb      	strb	r3, [r7, #3]
    wall_state[x][y][dir] = s;
 800272e:	4922      	ldr	r1, [pc, #136]	@ (80027b8 <set_edge_state+0x98>)
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	4613      	mov	r3, r2
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	4413      	add	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	68ba      	ldr	r2, [r7, #8]
 800273c:	4413      	add	r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	18ca      	adds	r2, r1, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4413      	add	r3, r2
 8002746:	78fa      	ldrb	r2, [r7, #3]
 8002748:	701a      	strb	r2, [r3, #0]
    int nx = x + dx[dir], ny = y + dy[dir];
 800274a:	4a1c      	ldr	r2, [pc, #112]	@ (80027bc <set_edge_state+0x9c>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	4413      	add	r3, r2
 8002756:	617b      	str	r3, [r7, #20]
 8002758:	4a19      	ldr	r2, [pc, #100]	@ (80027c0 <set_edge_state+0xa0>)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002760:	68ba      	ldr	r2, [r7, #8]
 8002762:	4413      	add	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
    if (nx>=0 && nx<MAZE_SIZE && ny>=0 && ny<MAZE_SIZE)
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	2b00      	cmp	r3, #0
 800276a:	db1e      	blt.n	80027aa <set_edge_state+0x8a>
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	2b0b      	cmp	r3, #11
 8002770:	dc1b      	bgt.n	80027aa <set_edge_state+0x8a>
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	2b00      	cmp	r3, #0
 8002776:	db18      	blt.n	80027aa <set_edge_state+0x8a>
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	2b0b      	cmp	r3, #11
 800277c:	dc15      	bgt.n	80027aa <set_edge_state+0x8a>
        wall_state[nx][ny][(dir+2)%4] = s;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	3302      	adds	r3, #2
 8002782:	4259      	negs	r1, r3
 8002784:	f003 0203 	and.w	r2, r3, #3
 8002788:	f001 0303 	and.w	r3, r1, #3
 800278c:	bf58      	it	pl
 800278e:	425a      	negpl	r2, r3
 8002790:	4809      	ldr	r0, [pc, #36]	@ (80027b8 <set_edge_state+0x98>)
 8002792:	6979      	ldr	r1, [r7, #20]
 8002794:	460b      	mov	r3, r1
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	440b      	add	r3, r1
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	6939      	ldr	r1, [r7, #16]
 800279e:	440b      	add	r3, r1
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4403      	add	r3, r0
 80027a4:	4413      	add	r3, r2
 80027a6:	78fa      	ldrb	r2, [r7, #3]
 80027a8:	701a      	strb	r2, [r3, #0]
}
 80027aa:	bf00      	nop
 80027ac:	371c      	adds	r7, #28
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	20000dd8 	.word	0x20000dd8
 80027bc:	0800f694 	.word	0x0800f694
 80027c0:	0800f6a4 	.word	0x0800f6a4

080027c4 <queue_init>:
} BFSQueue;

static BFSQueue bfs_queue;

/* Queue Operations */
static void queue_init(BFSQueue* q) {
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
    q->head = q->tail = 0;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f8c3 2504 	str.w	r2, [r3, #1284]	@ 0x504
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f8d3 2504 	ldr.w	r2, [r3, #1284]	@ 0x504
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
}
 80027e0:	bf00      	nop
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <queue_empty>:

static int queue_empty(BFSQueue* q) {
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
    return q->head == q->tail;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f8d3 2500 	ldr.w	r2, [r3, #1280]	@ 0x500
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f8d3 3504 	ldr.w	r3, [r3, #1284]	@ 0x504
 8002800:	429a      	cmp	r2, r3
 8002802:	bf0c      	ite	eq
 8002804:	2301      	moveq	r3, #1
 8002806:	2300      	movne	r3, #0
 8002808:	b2db      	uxtb	r3, r3
}
 800280a:	4618      	mov	r0, r3
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <queue_push>:

static void queue_push(BFSQueue* q, Position pos) {
 8002816:	b480      	push	{r7}
 8002818:	b085      	sub	sp, #20
 800281a:	af00      	add	r7, sp, #0
 800281c:	60f8      	str	r0, [r7, #12]
 800281e:	1d3b      	adds	r3, r7, #4
 8002820:	e883 0006 	stmia.w	r3, {r1, r2}
    if (q->tail < QUEUE_MAX_SIZE) {
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f8d3 3504 	ldr.w	r3, [r3, #1284]	@ 0x504
 800282a:	2b9f      	cmp	r3, #159	@ 0x9f
 800282c:	dc0e      	bgt.n	800284c <queue_push+0x36>
        q->queue[q->tail++] = pos;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f8d3 3504 	ldr.w	r3, [r3, #1284]	@ 0x504
 8002834:	1c59      	adds	r1, r3, #1
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	f8c2 1504 	str.w	r1, [r2, #1284]	@ 0x504
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	00db      	lsls	r3, r3, #3
 8002840:	4413      	add	r3, r2
 8002842:	1d3a      	adds	r2, r7, #4
 8002844:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002848:	e883 0003 	stmia.w	r3, {r0, r1}
    }
}
 800284c:	bf00      	nop
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <queue_pop>:

static Position queue_pop(BFSQueue* q) {
 8002858:	b490      	push	{r4, r7}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
    return q->queue[q->head++];
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 8002868:	1c59      	adds	r1, r3, #1
 800286a:	683a      	ldr	r2, [r7, #0]
 800286c:	f8c2 1500 	str.w	r1, [r2, #1280]	@ 0x500
 8002870:	6879      	ldr	r1, [r7, #4]
 8002872:	683a      	ldr	r2, [r7, #0]
 8002874:	460c      	mov	r4, r1
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	4413      	add	r3, r2
 800287a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800287e:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bc90      	pop	{r4, r7}
 800288a:	4770      	bx	lr

0800288c <dwt_delay_us>:
static uint32_t dwt_cycles_per_us;

void dwt_delay_us(uint32_t us) {
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8002894:	4b0c      	ldr	r3, [pc, #48]	@ (80028c8 <dwt_delay_us+0x3c>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * dwt_cycles_per_us;
 800289a:	4b0c      	ldr	r3, [pc, #48]	@ (80028cc <dwt_delay_us+0x40>)
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	fb02 f303 	mul.w	r3, r2, r3
 80028a4:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks) { __NOP(); }
 80028a6:	e000      	b.n	80028aa <dwt_delay_us+0x1e>
 80028a8:	bf00      	nop
 80028aa:	4b07      	ldr	r3, [pc, #28]	@ (80028c8 <dwt_delay_us+0x3c>)
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	68ba      	ldr	r2, [r7, #8]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d8f7      	bhi.n	80028a8 <dwt_delay_us+0x1c>
}
 80028b8:	bf00      	nop
 80028ba:	bf00      	nop
 80028bc:	3714      	adds	r7, #20
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	e0001000 	.word	0xe0001000
 80028cc:	20001520 	.word	0x20001520

080028d0 <dwt_delay_init>:
void dwt_delay_init(uint32_t cpu_hz) {
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80028d8:	4b0c      	ldr	r3, [pc, #48]	@ (800290c <dwt_delay_init+0x3c>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	4a0b      	ldr	r2, [pc, #44]	@ (800290c <dwt_delay_init+0x3c>)
 80028de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028e2:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80028e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002910 <dwt_delay_init+0x40>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a09      	ldr	r2, [pc, #36]	@ (8002910 <dwt_delay_init+0x40>)
 80028ea:	f043 0301 	orr.w	r3, r3, #1
 80028ee:	6013      	str	r3, [r2, #0]
    dwt_cycles_per_us = cpu_hz / 1000000U; // e.g., 84 for 84 MHz
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a08      	ldr	r2, [pc, #32]	@ (8002914 <dwt_delay_init+0x44>)
 80028f4:	fba2 2303 	umull	r2, r3, r2, r3
 80028f8:	0c9b      	lsrs	r3, r3, #18
 80028fa:	4a07      	ldr	r2, [pc, #28]	@ (8002918 <dwt_delay_init+0x48>)
 80028fc:	6013      	str	r3, [r2, #0]
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	e000edf0 	.word	0xe000edf0
 8002910:	e0001000 	.word	0xe0001000
 8002914:	431bde83 	.word	0x431bde83
 8002918:	20001520 	.word	0x20001520

0800291c <initialize_maze_exploration>:


/**
 * @brief Initialize maze for exploration
 */
void initialize_maze_exploration(void) {
 800291c:	b580      	push	{r7, lr}
 800291e:	b08a      	sub	sp, #40	@ 0x28
 8002920:	af02      	add	r7, sp, #8
    send_bluetooth_message("\r\n=== INITIALIZING MAZE EXPLORATION ===\r\n");
 8002922:	4876      	ldr	r0, [pc, #472]	@ (8002afc <initialize_maze_exploration+0x1e0>)
 8002924:	f7fe fc1c 	bl	8001160 <send_bluetooth_message>

    // Initialize maze structure
    for (int x = 0; x < MAZE_SIZE; x++) {
 8002928:	2300      	movs	r3, #0
 800292a:	61fb      	str	r3, [r7, #28]
 800292c:	e04a      	b.n	80029c4 <initialize_maze_exploration+0xa8>
        for (int y = 0; y < MAZE_SIZE; y++) {
 800292e:	2300      	movs	r3, #0
 8002930:	61bb      	str	r3, [r7, #24]
 8002932:	e041      	b.n	80029b8 <initialize_maze_exploration+0x9c>
            maze[x][y].distance = MAX_DISTANCE;
 8002934:	4972      	ldr	r1, [pc, #456]	@ (8002b00 <initialize_maze_exploration+0x1e4>)
 8002936:	69fa      	ldr	r2, [r7, #28]
 8002938:	4613      	mov	r3, r2
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4413      	add	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	4413      	add	r3, r2
 8002944:	011b      	lsls	r3, r3, #4
 8002946:	440b      	add	r3, r1
 8002948:	f242 720f 	movw	r2, #9999	@ 0x270f
 800294c:	601a      	str	r2, [r3, #0]
            maze[x][y].visited = false;
 800294e:	496c      	ldr	r1, [pc, #432]	@ (8002b00 <initialize_maze_exploration+0x1e4>)
 8002950:	69fa      	ldr	r2, [r7, #28]
 8002952:	4613      	mov	r3, r2
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	4413      	add	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	4413      	add	r3, r2
 800295e:	011b      	lsls	r3, r3, #4
 8002960:	440b      	add	r3, r1
 8002962:	3304      	adds	r3, #4
 8002964:	2200      	movs	r2, #0
 8002966:	701a      	strb	r2, [r3, #0]
            maze[x][y].visit_count = 0;
 8002968:	4965      	ldr	r1, [pc, #404]	@ (8002b00 <initialize_maze_exploration+0x1e4>)
 800296a:	69fa      	ldr	r2, [r7, #28]
 800296c:	4613      	mov	r3, r2
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	4413      	add	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	4413      	add	r3, r2
 8002978:	011b      	lsls	r3, r3, #4
 800297a:	440b      	add	r3, r1
 800297c:	330c      	adds	r3, #12
 800297e:	2200      	movs	r2, #0
 8002980:	601a      	str	r2, [r3, #0]

            // Initialize all walls as unknown (false)
            for (int dir = 0; dir < 4; dir++) {
 8002982:	2300      	movs	r3, #0
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	e011      	b.n	80029ac <initialize_maze_exploration+0x90>
                //maze[x][y].walls[dir] = WALL_UNKNOWN; // was: false
                maze[x][y].walls[dir]=false; // keep writing for legacy uses, but ignore in BFS
 8002988:	495d      	ldr	r1, [pc, #372]	@ (8002b00 <initialize_maze_exploration+0x1e4>)
 800298a:	69fa      	ldr	r2, [r7, #28]
 800298c:	4613      	mov	r3, r2
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	4413      	add	r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	4413      	add	r3, r2
 8002998:	011b      	lsls	r3, r3, #4
 800299a:	18ca      	adds	r2, r1, r3
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	4413      	add	r3, r2
 80029a0:	3305      	adds	r3, #5
 80029a2:	2200      	movs	r2, #0
 80029a4:	701a      	strb	r2, [r3, #0]
            for (int dir = 0; dir < 4; dir++) {
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	3301      	adds	r3, #1
 80029aa:	617b      	str	r3, [r7, #20]
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	2b03      	cmp	r3, #3
 80029b0:	ddea      	ble.n	8002988 <initialize_maze_exploration+0x6c>
        for (int y = 0; y < MAZE_SIZE; y++) {
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	3301      	adds	r3, #1
 80029b6:	61bb      	str	r3, [r7, #24]
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	2b0b      	cmp	r3, #11
 80029bc:	ddba      	ble.n	8002934 <initialize_maze_exploration+0x18>
    for (int x = 0; x < MAZE_SIZE; x++) {
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	3301      	adds	r3, #1
 80029c2:	61fb      	str	r3, [r7, #28]
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	2b0b      	cmp	r3, #11
 80029c8:	ddb1      	ble.n	800292e <initialize_maze_exploration+0x12>
            }
        }
    }

    // Everything starts UNKNOWN
    for (int x = 0; x < MAZE_SIZE; x++) {
 80029ca:	2300      	movs	r3, #0
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	e022      	b.n	8002a16 <initialize_maze_exploration+0xfa>
        for (int y = 0; y < MAZE_SIZE; y++) {
 80029d0:	2300      	movs	r3, #0
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	e019      	b.n	8002a0a <initialize_maze_exploration+0xee>
            for (int d = 0; d < 4; d++) {
 80029d6:	2300      	movs	r3, #0
 80029d8:	60bb      	str	r3, [r7, #8]
 80029da:	e010      	b.n	80029fe <initialize_maze_exploration+0xe2>
                wall_state[x][y][d] = WALL_UNKNOWN;
 80029dc:	4949      	ldr	r1, [pc, #292]	@ (8002b04 <initialize_maze_exploration+0x1e8>)
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4613      	mov	r3, r2
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	4413      	add	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	4413      	add	r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	18ca      	adds	r2, r1, r3
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	4413      	add	r3, r2
 80029f4:	22ff      	movs	r2, #255	@ 0xff
 80029f6:	701a      	strb	r2, [r3, #0]
            for (int d = 0; d < 4; d++) {
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	3301      	adds	r3, #1
 80029fc:	60bb      	str	r3, [r7, #8]
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	2b03      	cmp	r3, #3
 8002a02:	ddeb      	ble.n	80029dc <initialize_maze_exploration+0xc0>
        for (int y = 0; y < MAZE_SIZE; y++) {
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	3301      	adds	r3, #1
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2b0b      	cmp	r3, #11
 8002a0e:	dde2      	ble.n	80029d6 <initialize_maze_exploration+0xba>
    for (int x = 0; x < MAZE_SIZE; x++) {
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	3301      	adds	r3, #1
 8002a14:	613b      	str	r3, [r7, #16]
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	2b0b      	cmp	r3, #11
 8002a1a:	ddd9      	ble.n	80029d0 <initialize_maze_exploration+0xb4>
//        maze[0][i].walls[WEST] = true;                     // Left boundary
//        maze[MAZE_SIZE-1][i].walls[EAST] = true;           // Right boundary
//    }

    // Set boundary walls (tri-state version)
    for (int i = 0; i < MAZE_SIZE; i++) {
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	607b      	str	r3, [r7, #4]
 8002a20:	e023      	b.n	8002a6a <initialize_maze_exploration+0x14e>
        wall_state[i][0][SOUTH] = WALL_CLOSED;             // Bottom boundary
 8002a22:	4938      	ldr	r1, [pc, #224]	@ (8002b04 <initialize_maze_exploration+0x1e8>)
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	4613      	mov	r3, r2
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	4413      	add	r3, r2
 8002a2c:	011b      	lsls	r3, r3, #4
 8002a2e:	440b      	add	r3, r1
 8002a30:	3302      	adds	r3, #2
 8002a32:	2201      	movs	r2, #1
 8002a34:	701a      	strb	r2, [r3, #0]
        wall_state[i][MAZE_SIZE-1][NORTH] = WALL_CLOSED;   // Top boundary
 8002a36:	4933      	ldr	r1, [pc, #204]	@ (8002b04 <initialize_maze_exploration+0x1e8>)
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	4413      	add	r3, r2
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	440b      	add	r3, r1
 8002a44:	332c      	adds	r3, #44	@ 0x2c
 8002a46:	2201      	movs	r2, #1
 8002a48:	701a      	strb	r2, [r3, #0]
        wall_state[0][i][WEST] = WALL_CLOSED;              // Left boundary
 8002a4a:	4a2e      	ldr	r2, [pc, #184]	@ (8002b04 <initialize_maze_exploration+0x1e8>)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	4413      	add	r3, r2
 8002a52:	2201      	movs	r2, #1
 8002a54:	70da      	strb	r2, [r3, #3]
        wall_state[MAZE_SIZE-1][i][EAST] = WALL_CLOSED;    // Right boundary
 8002a56:	4a2b      	ldr	r2, [pc, #172]	@ (8002b04 <initialize_maze_exploration+0x1e8>)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4413      	add	r3, r2
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 2211 	strb.w	r2, [r3, #529]	@ 0x211
    for (int i = 0; i < MAZE_SIZE; i++) {
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3301      	adds	r3, #1
 8002a68:	607b      	str	r3, [r7, #4]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2b0b      	cmp	r3, #11
 8002a6e:	ddd8      	ble.n	8002a22 <initialize_maze_exploration+0x106>
    }



    // Set maze center coordinates
    maze_center_x1 = MAZE_SIZE / 2 - 1;
 8002a70:	4b25      	ldr	r3, [pc, #148]	@ (8002b08 <initialize_maze_exploration+0x1ec>)
 8002a72:	2205      	movs	r2, #5
 8002a74:	601a      	str	r2, [r3, #0]
    maze_center_y1 = MAZE_SIZE / 2 - 1;
 8002a76:	4b25      	ldr	r3, [pc, #148]	@ (8002b0c <initialize_maze_exploration+0x1f0>)
 8002a78:	2205      	movs	r2, #5
 8002a7a:	601a      	str	r2, [r3, #0]
    maze_center_x2 = MAZE_SIZE / 2;
 8002a7c:	4b24      	ldr	r3, [pc, #144]	@ (8002b10 <initialize_maze_exploration+0x1f4>)
 8002a7e:	2206      	movs	r2, #6
 8002a80:	601a      	str	r2, [r3, #0]
    maze_center_y2 = MAZE_SIZE / 2;
 8002a82:	4b24      	ldr	r3, [pc, #144]	@ (8002b14 <initialize_maze_exploration+0x1f8>)
 8002a84:	2206      	movs	r2, #6
 8002a86:	601a      	str	r2, [r3, #0]

    // Initialize robot state
    robot.x = 0;
 8002a88:	4b23      	ldr	r3, [pc, #140]	@ (8002b18 <initialize_maze_exploration+0x1fc>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	601a      	str	r2, [r3, #0]
    robot.y = 0;
 8002a8e:	4b22      	ldr	r3, [pc, #136]	@ (8002b18 <initialize_maze_exploration+0x1fc>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	605a      	str	r2, [r3, #4]
    robot.direction = NORTH;
 8002a94:	4b20      	ldr	r3, [pc, #128]	@ (8002b18 <initialize_maze_exploration+0x1fc>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	609a      	str	r2, [r3, #8]
    robot.center_reached = false;
 8002a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002b18 <initialize_maze_exploration+0x1fc>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	731a      	strb	r2, [r3, #12]
    robot.returned_to_start = false;
 8002aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b18 <initialize_maze_exploration+0x1fc>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	735a      	strb	r2, [r3, #13]
    robot.exploration_steps = 0;
 8002aa6:	4b1c      	ldr	r3, [pc, #112]	@ (8002b18 <initialize_maze_exploration+0x1fc>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	611a      	str	r2, [r3, #16]

    // Mark starting position
    maze[0][0].visited = true;
 8002aac:	4b14      	ldr	r3, [pc, #80]	@ (8002b00 <initialize_maze_exploration+0x1e4>)
 8002aae:	2201      	movs	r2, #1
 8002ab0:	711a      	strb	r2, [r3, #4]
    maze[0][0].visit_count = 1;
 8002ab2:	4b13      	ldr	r3, [pc, #76]	@ (8002b00 <initialize_maze_exploration+0x1e4>)
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	60da      	str	r2, [r3, #12]

    // Reset exploration flags
    exploration_completed = 0;
 8002ab8:	4b18      	ldr	r3, [pc, #96]	@ (8002b1c <initialize_maze_exploration+0x200>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
    optimal_path_calculated = 0;
 8002abe:	4b18      	ldr	r3, [pc, #96]	@ (8002b20 <initialize_maze_exploration+0x204>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]

    send_bluetooth_printf("Maze Size: %dx%d\r\n", MAZE_SIZE, MAZE_SIZE);
 8002ac4:	220c      	movs	r2, #12
 8002ac6:	210c      	movs	r1, #12
 8002ac8:	4816      	ldr	r0, [pc, #88]	@ (8002b24 <initialize_maze_exploration+0x208>)
 8002aca:	f7fe fb5f 	bl	800118c <send_bluetooth_printf>
    send_bluetooth_printf("Center: (%d,%d) to (%d,%d)\r\n",
 8002ace:	4b0e      	ldr	r3, [pc, #56]	@ (8002b08 <initialize_maze_exploration+0x1ec>)
 8002ad0:	6819      	ldr	r1, [r3, #0]
 8002ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8002b0c <initialize_maze_exploration+0x1f0>)
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8002b10 <initialize_maze_exploration+0x1f4>)
 8002ad8:	6818      	ldr	r0, [r3, #0]
 8002ada:	4b0e      	ldr	r3, [pc, #56]	@ (8002b14 <initialize_maze_exploration+0x1f8>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	9300      	str	r3, [sp, #0]
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	4811      	ldr	r0, [pc, #68]	@ (8002b28 <initialize_maze_exploration+0x20c>)
 8002ae4:	f7fe fb52 	bl	800118c <send_bluetooth_printf>
                         maze_center_x1, maze_center_y1, maze_center_x2, maze_center_y2);
    send_bluetooth_message("Maze exploration initialized successfully!\r\n");
 8002ae8:	4810      	ldr	r0, [pc, #64]	@ (8002b2c <initialize_maze_exploration+0x210>)
 8002aea:	f7fe fb39 	bl	8001160 <send_bluetooth_message>
    send_bluetooth_message("==========================================\r\n");
 8002aee:	4810      	ldr	r0, [pc, #64]	@ (8002b30 <initialize_maze_exploration+0x214>)
 8002af0:	f7fe fb36 	bl	8001160 <send_bluetooth_message>
}
 8002af4:	bf00      	nop
 8002af6:	3720      	adds	r7, #32
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	0800e5e8 	.word	0x0800e5e8
 8002b00:	20000468 	.word	0x20000468
 8002b04:	20000dd8 	.word	0x20000dd8
 8002b08:	20000dc0 	.word	0x20000dc0
 8002b0c:	20000dc4 	.word	0x20000dc4
 8002b10:	20000dc8 	.word	0x20000dc8
 8002b14:	20000dcc 	.word	0x20000dcc
 8002b18:	20000d68 	.word	0x20000d68
 8002b1c:	20000dd0 	.word	0x20000dd0
 8002b20:	20000dd4 	.word	0x20000dd4
 8002b24:	0800e614 	.word	0x0800e614
 8002b28:	0800e628 	.word	0x0800e628
 8002b2c:	0800e648 	.word	0x0800e648
 8002b30:	0800e678 	.word	0x0800e678

08002b34 <flood_fill_algorithm>:


/**
 * @brief Flood fill algorithm implementation
 */
void flood_fill_algorithm(void) {
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b098      	sub	sp, #96	@ 0x60
 8002b38:	af00      	add	r7, sp, #0
    // Initialize all distances to MAX_DISTANCE
    for (int x = 0; x < MAZE_SIZE; x++) {
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b3e:	e018      	b.n	8002b72 <flood_fill_algorithm+0x3e>
        for (int y = 0; y < MAZE_SIZE; y++) {
 8002b40:	2300      	movs	r3, #0
 8002b42:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002b44:	e00f      	b.n	8002b66 <flood_fill_algorithm+0x32>
            maze[x][y].distance = MAX_DISTANCE;
 8002b46:	4992      	ldr	r1, [pc, #584]	@ (8002d90 <flood_fill_algorithm+0x25c>)
 8002b48:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	4413      	add	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b54:	4413      	add	r3, r2
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	440b      	add	r3, r1
 8002b5a:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002b5e:	601a      	str	r2, [r3, #0]
        for (int y = 0; y < MAZE_SIZE; y++) {
 8002b60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b62:	3301      	adds	r3, #1
 8002b64:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002b66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b68:	2b0b      	cmp	r3, #11
 8002b6a:	ddec      	ble.n	8002b46 <flood_fill_algorithm+0x12>
    for (int x = 0; x < MAZE_SIZE; x++) {
 8002b6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b6e:	3301      	adds	r3, #1
 8002b70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b74:	2b0b      	cmp	r3, #11
 8002b76:	dde3      	ble.n	8002b40 <flood_fill_algorithm+0xc>
    }
    //seed_goal_center();


    // Initialize queue
    queue_init(&bfs_queue);
 8002b78:	4886      	ldr	r0, [pc, #536]	@ (8002d94 <flood_fill_algorithm+0x260>)
 8002b7a:	f7ff fe23 	bl	80027c4 <queue_init>

    // Set goal distances and add to queue
    if (!robot.center_reached) {
 8002b7e:	4b86      	ldr	r3, [pc, #536]	@ (8002d98 <flood_fill_algorithm+0x264>)
 8002b80:	7b1b      	ldrb	r3, [r3, #12]
 8002b82:	f083 0301 	eor.w	r3, r3, #1
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d06c      	beq.n	8002c66 <flood_fill_algorithm+0x132>
        // Heading to center
        maze[maze_center_x1][maze_center_y1].distance = 0;
 8002b8c:	4b83      	ldr	r3, [pc, #524]	@ (8002d9c <flood_fill_algorithm+0x268>)
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	4b83      	ldr	r3, [pc, #524]	@ (8002da0 <flood_fill_algorithm+0x26c>)
 8002b92:	6819      	ldr	r1, [r3, #0]
 8002b94:	487e      	ldr	r0, [pc, #504]	@ (8002d90 <flood_fill_algorithm+0x25c>)
 8002b96:	4613      	mov	r3, r2
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	4413      	add	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	440b      	add	r3, r1
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	4403      	add	r3, r0
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	601a      	str	r2, [r3, #0]
        maze[maze_center_x2][maze_center_y1].distance = 0;
 8002ba8:	4b7e      	ldr	r3, [pc, #504]	@ (8002da4 <flood_fill_algorithm+0x270>)
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	4b7c      	ldr	r3, [pc, #496]	@ (8002da0 <flood_fill_algorithm+0x26c>)
 8002bae:	6819      	ldr	r1, [r3, #0]
 8002bb0:	4877      	ldr	r0, [pc, #476]	@ (8002d90 <flood_fill_algorithm+0x25c>)
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	4413      	add	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	440b      	add	r3, r1
 8002bbc:	011b      	lsls	r3, r3, #4
 8002bbe:	4403      	add	r3, r0
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]
        maze[maze_center_x1][maze_center_y2].distance = 0;
 8002bc4:	4b75      	ldr	r3, [pc, #468]	@ (8002d9c <flood_fill_algorithm+0x268>)
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	4b77      	ldr	r3, [pc, #476]	@ (8002da8 <flood_fill_algorithm+0x274>)
 8002bca:	6819      	ldr	r1, [r3, #0]
 8002bcc:	4870      	ldr	r0, [pc, #448]	@ (8002d90 <flood_fill_algorithm+0x25c>)
 8002bce:	4613      	mov	r3, r2
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	4413      	add	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	440b      	add	r3, r1
 8002bd8:	011b      	lsls	r3, r3, #4
 8002bda:	4403      	add	r3, r0
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
        maze[maze_center_x2][maze_center_y2].distance = 0;
 8002be0:	4b70      	ldr	r3, [pc, #448]	@ (8002da4 <flood_fill_algorithm+0x270>)
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	4b70      	ldr	r3, [pc, #448]	@ (8002da8 <flood_fill_algorithm+0x274>)
 8002be6:	6819      	ldr	r1, [r3, #0]
 8002be8:	4869      	ldr	r0, [pc, #420]	@ (8002d90 <flood_fill_algorithm+0x25c>)
 8002bea:	4613      	mov	r3, r2
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	4403      	add	r3, r0
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	601a      	str	r2, [r3, #0]

        queue_push(&bfs_queue, (Position){maze_center_x1, maze_center_y1});
 8002bfc:	4b67      	ldr	r3, [pc, #412]	@ (8002d9c <flood_fill_algorithm+0x268>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c02:	4b67      	ldr	r3, [pc, #412]	@ (8002da0 <flood_fill_algorithm+0x26c>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c08:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002c0c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002c10:	4860      	ldr	r0, [pc, #384]	@ (8002d94 <flood_fill_algorithm+0x260>)
 8002c12:	f7ff fe00 	bl	8002816 <queue_push>
        queue_push(&bfs_queue, (Position){maze_center_x2, maze_center_y1});
 8002c16:	4b63      	ldr	r3, [pc, #396]	@ (8002da4 <flood_fill_algorithm+0x270>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c1c:	4b60      	ldr	r3, [pc, #384]	@ (8002da0 <flood_fill_algorithm+0x26c>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c26:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002c2a:	485a      	ldr	r0, [pc, #360]	@ (8002d94 <flood_fill_algorithm+0x260>)
 8002c2c:	f7ff fdf3 	bl	8002816 <queue_push>
        queue_push(&bfs_queue, (Position){maze_center_x1, maze_center_y2});
 8002c30:	4b5a      	ldr	r3, [pc, #360]	@ (8002d9c <flood_fill_algorithm+0x268>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c36:	4b5c      	ldr	r3, [pc, #368]	@ (8002da8 <flood_fill_algorithm+0x274>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c40:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002c44:	4853      	ldr	r0, [pc, #332]	@ (8002d94 <flood_fill_algorithm+0x260>)
 8002c46:	f7ff fde6 	bl	8002816 <queue_push>
        queue_push(&bfs_queue, (Position){maze_center_x2, maze_center_y2});
 8002c4a:	4b56      	ldr	r3, [pc, #344]	@ (8002da4 <flood_fill_algorithm+0x270>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	61fb      	str	r3, [r7, #28]
 8002c50:	4b55      	ldr	r3, [pc, #340]	@ (8002da8 <flood_fill_algorithm+0x274>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	623b      	str	r3, [r7, #32]
 8002c56:	f107 031c 	add.w	r3, r7, #28
 8002c5a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002c5e:	484d      	ldr	r0, [pc, #308]	@ (8002d94 <flood_fill_algorithm+0x260>)
 8002c60:	f7ff fdd9 	bl	8002816 <queue_push>
 8002c64:	e00d      	b.n	8002c82 <flood_fill_algorithm+0x14e>
    } else {
        // Returning to start
        maze[0][0].distance = 0;
 8002c66:	4b4a      	ldr	r3, [pc, #296]	@ (8002d90 <flood_fill_algorithm+0x25c>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]
        queue_push(&bfs_queue, (Position){0, 0});
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]
 8002c70:	2300      	movs	r3, #0
 8002c72:	61bb      	str	r3, [r7, #24]
 8002c74:	f107 0314 	add.w	r3, r7, #20
 8002c78:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002c7c:	4845      	ldr	r0, [pc, #276]	@ (8002d94 <flood_fill_algorithm+0x260>)
 8002c7e:	f7ff fdca 	bl	8002816 <queue_push>
    }

    // Flood fill propagation
    int updates = 0;
 8002c82:	2300      	movs	r3, #0
 8002c84:	657b      	str	r3, [r7, #84]	@ 0x54
    while (!queue_empty(&bfs_queue)) {
 8002c86:	e074      	b.n	8002d72 <flood_fill_algorithm+0x23e>
        Position current = queue_pop(&bfs_queue);
 8002c88:	f107 030c 	add.w	r3, r7, #12
 8002c8c:	4941      	ldr	r1, [pc, #260]	@ (8002d94 <flood_fill_algorithm+0x260>)
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff fde2 	bl	8002858 <queue_pop>
        int x = current.x;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
        int y = current.y;
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	64bb      	str	r3, [r7, #72]	@ 0x48

        // Check all four directions
        for (int dir = 0; dir < 4; dir++) {// UNKNOWN and CLOSED both block
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ca0:	e064      	b.n	8002d6c <flood_fill_algorithm+0x238>
        	if (wall_state[x][y][dir] == WALL_CLOSED) continue;
 8002ca2:	4942      	ldr	r1, [pc, #264]	@ (8002dac <flood_fill_algorithm+0x278>)
 8002ca4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	4413      	add	r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002cb0:	4413      	add	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	18ca      	adds	r2, r1, r3
 8002cb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cb8:	4413      	add	r3, r2
 8002cba:	f993 3000 	ldrsb.w	r3, [r3]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d04e      	beq.n	8002d60 <flood_fill_algorithm+0x22c>


            int nx = x + dx[dir];
 8002cc2:	4a3b      	ldr	r2, [pc, #236]	@ (8002db0 <flood_fill_algorithm+0x27c>)
 8002cc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ccc:	4413      	add	r3, r2
 8002cce:	647b      	str	r3, [r7, #68]	@ 0x44
            int ny = y + dy[dir];
 8002cd0:	4a38      	ldr	r2, [pc, #224]	@ (8002db4 <flood_fill_algorithm+0x280>)
 8002cd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002cda:	4413      	add	r3, r2
 8002cdc:	643b      	str	r3, [r7, #64]	@ 0x40

            // Check bounds
            if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 8002cde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	db3f      	blt.n	8002d64 <flood_fill_algorithm+0x230>
 8002ce4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ce6:	2b0b      	cmp	r3, #11
 8002ce8:	dc3c      	bgt.n	8002d64 <flood_fill_algorithm+0x230>
 8002cea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	db39      	blt.n	8002d64 <flood_fill_algorithm+0x230>
 8002cf0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cf2:	2b0b      	cmp	r3, #11
 8002cf4:	dc36      	bgt.n	8002d64 <flood_fill_algorithm+0x230>

            int new_distance = maze[x][y].distance + 1;
 8002cf6:	4926      	ldr	r1, [pc, #152]	@ (8002d90 <flood_fill_algorithm+0x25c>)
 8002cf8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	4413      	add	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d04:	4413      	add	r3, r2
 8002d06:	011b      	lsls	r3, r3, #4
 8002d08:	440b      	add	r3, r1
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
            if (new_distance < maze[nx][ny].distance) {
 8002d10:	491f      	ldr	r1, [pc, #124]	@ (8002d90 <flood_fill_algorithm+0x25c>)
 8002d12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d14:	4613      	mov	r3, r2
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	4413      	add	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d1e:	4413      	add	r3, r2
 8002d20:	011b      	lsls	r3, r3, #4
 8002d22:	440b      	add	r3, r1
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	da1c      	bge.n	8002d66 <flood_fill_algorithm+0x232>
                maze[nx][ny].distance = new_distance;
 8002d2c:	4918      	ldr	r1, [pc, #96]	@ (8002d90 <flood_fill_algorithm+0x25c>)
 8002d2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d30:	4613      	mov	r3, r2
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	4413      	add	r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d3a:	4413      	add	r3, r2
 8002d3c:	011b      	lsls	r3, r3, #4
 8002d3e:	440b      	add	r3, r1
 8002d40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d42:	601a      	str	r2, [r3, #0]
                queue_push(&bfs_queue, (Position){nx, ny});
 8002d44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d46:	607b      	str	r3, [r7, #4]
 8002d48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d4a:	60bb      	str	r3, [r7, #8]
 8002d4c:	1d3b      	adds	r3, r7, #4
 8002d4e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002d52:	4810      	ldr	r0, [pc, #64]	@ (8002d94 <flood_fill_algorithm+0x260>)
 8002d54:	f7ff fd5f 	bl	8002816 <queue_push>
                updates++;
 8002d58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d5e:	e002      	b.n	8002d66 <flood_fill_algorithm+0x232>
        	if (wall_state[x][y][dir] == WALL_CLOSED) continue;
 8002d60:	bf00      	nop
 8002d62:	e000      	b.n	8002d66 <flood_fill_algorithm+0x232>
            if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 8002d64:	bf00      	nop
        for (int dir = 0; dir < 4; dir++) {// UNKNOWN and CLOSED both block
 8002d66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d68:	3301      	adds	r3, #1
 8002d6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d6e:	2b03      	cmp	r3, #3
 8002d70:	dd97      	ble.n	8002ca2 <flood_fill_algorithm+0x16e>
    while (!queue_empty(&bfs_queue)) {
 8002d72:	4808      	ldr	r0, [pc, #32]	@ (8002d94 <flood_fill_algorithm+0x260>)
 8002d74:	f7ff fd3a 	bl	80027ec <queue_empty>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d084      	beq.n	8002c88 <flood_fill_algorithm+0x154>
            }
        }
    }

    send_bluetooth_printf("Flood fill complete: %d updates\r\n", updates);
 8002d7e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002d80:	480d      	ldr	r0, [pc, #52]	@ (8002db8 <flood_fill_algorithm+0x284>)
 8002d82:	f7fe fa03 	bl	800118c <send_bluetooth_printf>
}
 8002d86:	bf00      	nop
 8002d88:	3760      	adds	r7, #96	@ 0x60
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	20000468 	.word	0x20000468
 8002d94:	20001018 	.word	0x20001018
 8002d98:	20000d68 	.word	0x20000d68
 8002d9c:	20000dc0 	.word	0x20000dc0
 8002da0:	20000dc4 	.word	0x20000dc4
 8002da4:	20000dc8 	.word	0x20000dc8
 8002da8:	20000dcc 	.word	0x20000dcc
 8002dac:	20000dd8 	.word	0x20000dd8
 8002db0:	0800f694 	.word	0x0800f694
 8002db4:	0800f6a4 	.word	0x0800f6a4
 8002db8:	0800e6a8 	.word	0x0800e6a8

08002dbc <get_best_direction>:

/**
 * @brief Get best direction to move based on flood fill values
 */
int get_best_direction(void) {
 8002dbc:	b480      	push	{r7}
 8002dbe:	b093      	sub	sp, #76	@ 0x4c
 8002dc0:	af00      	add	r7, sp, #0
    int best_dir = robot.direction;
 8002dc2:	4b93      	ldr	r3, [pc, #588]	@ (8003010 <get_best_direction+0x254>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	647b      	str	r3, [r7, #68]	@ 0x44
    int min_distance = MAX_DISTANCE;
 8002dc8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002dcc:	643b      	str	r3, [r7, #64]	@ 0x40
    int min_visits = 999;
 8002dce:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    bool found_unvisited = false;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    // Direction priority: forward, right, left, backward
    int priority[4];
    priority[0] = robot.direction;                    // Forward
 8002dda:	4b8d      	ldr	r3, [pc, #564]	@ (8003010 <get_best_direction+0x254>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	603b      	str	r3, [r7, #0]
    priority[1] = (robot.direction + 1) % 4;         // Right
 8002de0:	4b8b      	ldr	r3, [pc, #556]	@ (8003010 <get_best_direction+0x254>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	3301      	adds	r3, #1
 8002de6:	425a      	negs	r2, r3
 8002de8:	f003 0303 	and.w	r3, r3, #3
 8002dec:	f002 0203 	and.w	r2, r2, #3
 8002df0:	bf58      	it	pl
 8002df2:	4253      	negpl	r3, r2
 8002df4:	607b      	str	r3, [r7, #4]
    priority[2] = (robot.direction + 3) % 4;         // Left
 8002df6:	4b86      	ldr	r3, [pc, #536]	@ (8003010 <get_best_direction+0x254>)
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	3303      	adds	r3, #3
 8002dfc:	425a      	negs	r2, r3
 8002dfe:	f003 0303 	and.w	r3, r3, #3
 8002e02:	f002 0203 	and.w	r2, r2, #3
 8002e06:	bf58      	it	pl
 8002e08:	4253      	negpl	r3, r2
 8002e0a:	60bb      	str	r3, [r7, #8]
    priority[3] = (robot.direction + 2) % 4;         // Backward
 8002e0c:	4b80      	ldr	r3, [pc, #512]	@ (8003010 <get_best_direction+0x254>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	3302      	adds	r3, #2
 8002e12:	425a      	negs	r2, r3
 8002e14:	f003 0303 	and.w	r3, r3, #3
 8002e18:	f002 0203 	and.w	r2, r2, #3
 8002e1c:	bf58      	it	pl
 8002e1e:	4253      	negpl	r3, r2
 8002e20:	60fb      	str	r3, [r7, #12]

    // First pass: prioritize unvisited cells
    for (int p = 0; p < 4; p++) {
 8002e22:	2300      	movs	r3, #0
 8002e24:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e26:	e068      	b.n	8002efa <get_best_direction+0x13e>
        int dir = priority[p];
 8002e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	3348      	adds	r3, #72	@ 0x48
 8002e2e:	443b      	add	r3, r7
 8002e30:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002e34:	61bb      	str	r3, [r7, #24]

        // Check if there's a wall in this direction
        if (wall_state[robot.x][robot.y][dir] == WALL_CLOSED) continue;
 8002e36:	4b76      	ldr	r3, [pc, #472]	@ (8003010 <get_best_direction+0x254>)
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	4b75      	ldr	r3, [pc, #468]	@ (8003010 <get_best_direction+0x254>)
 8002e3c:	6859      	ldr	r1, [r3, #4]
 8002e3e:	4875      	ldr	r0, [pc, #468]	@ (8003014 <get_best_direction+0x258>)
 8002e40:	4613      	mov	r3, r2
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	4413      	add	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	440b      	add	r3, r1
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	18c2      	adds	r2, r0, r3
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	4413      	add	r3, r2
 8002e52:	f993 3000 	ldrsb.w	r3, [r3]
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d049      	beq.n	8002eee <get_best_direction+0x132>

        int nx = robot.x + dx[dir];
 8002e5a:	4b6d      	ldr	r3, [pc, #436]	@ (8003010 <get_best_direction+0x254>)
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	496e      	ldr	r1, [pc, #440]	@ (8003018 <get_best_direction+0x25c>)
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e66:	4413      	add	r3, r2
 8002e68:	617b      	str	r3, [r7, #20]
        int ny = robot.y + dy[dir];
 8002e6a:	4b69      	ldr	r3, [pc, #420]	@ (8003010 <get_best_direction+0x254>)
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	496b      	ldr	r1, [pc, #428]	@ (800301c <get_best_direction+0x260>)
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e76:	4413      	add	r3, r2
 8002e78:	613b      	str	r3, [r7, #16]

        // Check bounds
        if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	db38      	blt.n	8002ef2 <get_best_direction+0x136>
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	2b0b      	cmp	r3, #11
 8002e84:	dc35      	bgt.n	8002ef2 <get_best_direction+0x136>
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	db32      	blt.n	8002ef2 <get_best_direction+0x136>
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	2b0b      	cmp	r3, #11
 8002e90:	dc2f      	bgt.n	8002ef2 <get_best_direction+0x136>

        // Prioritize unvisited cells
        if (maze[nx][ny].visit_count == 0) {
 8002e92:	4963      	ldr	r1, [pc, #396]	@ (8003020 <get_best_direction+0x264>)
 8002e94:	697a      	ldr	r2, [r7, #20]
 8002e96:	4613      	mov	r3, r2
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	4413      	add	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	011b      	lsls	r3, r3, #4
 8002ea4:	440b      	add	r3, r1
 8002ea6:	330c      	adds	r3, #12
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d122      	bne.n	8002ef4 <get_best_direction+0x138>
            found_unvisited = true;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            if (maze[nx][ny].distance < min_distance) {
 8002eb4:	495a      	ldr	r1, [pc, #360]	@ (8003020 <get_best_direction+0x264>)
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	4413      	add	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	011b      	lsls	r3, r3, #4
 8002ec6:	440b      	add	r3, r1
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	dd11      	ble.n	8002ef4 <get_best_direction+0x138>
                min_distance = maze[nx][ny].distance;
 8002ed0:	4953      	ldr	r1, [pc, #332]	@ (8003020 <get_best_direction+0x264>)
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	4413      	add	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	693a      	ldr	r2, [r7, #16]
 8002ede:	4413      	add	r3, r2
 8002ee0:	011b      	lsls	r3, r3, #4
 8002ee2:	440b      	add	r3, r1
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	643b      	str	r3, [r7, #64]	@ 0x40
                best_dir = dir;
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eec:	e002      	b.n	8002ef4 <get_best_direction+0x138>
        if (wall_state[robot.x][robot.y][dir] == WALL_CLOSED) continue;
 8002eee:	bf00      	nop
 8002ef0:	e000      	b.n	8002ef4 <get_best_direction+0x138>
        if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 8002ef2:	bf00      	nop
    for (int p = 0; p < 4; p++) {
 8002ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	637b      	str	r3, [r7, #52]	@ 0x34
 8002efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002efc:	2b03      	cmp	r3, #3
 8002efe:	dd93      	ble.n	8002e28 <get_best_direction+0x6c>
            }
        }
    }

    // Second pass: if no unvisited cells, choose based on distance and visit count
    if (!found_unvisited) {
 8002f00:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002f04:	f083 0301 	eor.w	r3, r3, #1
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d079      	beq.n	8003002 <get_best_direction+0x246>
        for (int p = 0; p < 4; p++) {
 8002f0e:	2300      	movs	r3, #0
 8002f10:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f12:	e073      	b.n	8002ffc <get_best_direction+0x240>
            int dir = priority[p];
 8002f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	3348      	adds	r3, #72	@ 0x48
 8002f1a:	443b      	add	r3, r7
 8002f1c:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002f20:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (wall_state[robot.x][robot.y][dir] != WALL_OPEN) continue;
 8002f22:	4b3b      	ldr	r3, [pc, #236]	@ (8003010 <get_best_direction+0x254>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	4b3a      	ldr	r3, [pc, #232]	@ (8003010 <get_best_direction+0x254>)
 8002f28:	6859      	ldr	r1, [r3, #4]
 8002f2a:	483a      	ldr	r0, [pc, #232]	@ (8003014 <get_best_direction+0x258>)
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	4413      	add	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	440b      	add	r3, r1
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	18c2      	adds	r2, r0, r3
 8002f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f3c:	4413      	add	r3, r2
 8002f3e:	f993 3000 	ldrsb.w	r3, [r3]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d154      	bne.n	8002ff0 <get_best_direction+0x234>

            int nx = robot.x + dx[dir];
 8002f46:	4b32      	ldr	r3, [pc, #200]	@ (8003010 <get_best_direction+0x254>)
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	4933      	ldr	r1, [pc, #204]	@ (8003018 <get_best_direction+0x25c>)
 8002f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f4e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f52:	4413      	add	r3, r2
 8002f54:	62bb      	str	r3, [r7, #40]	@ 0x28
            int ny = robot.y + dy[dir];
 8002f56:	4b2e      	ldr	r3, [pc, #184]	@ (8003010 <get_best_direction+0x254>)
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	4930      	ldr	r1, [pc, #192]	@ (800301c <get_best_direction+0x260>)
 8002f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f5e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f62:	4413      	add	r3, r2
 8002f64:	627b      	str	r3, [r7, #36]	@ 0x24

            if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 8002f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	db43      	blt.n	8002ff4 <get_best_direction+0x238>
 8002f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f6e:	2b0b      	cmp	r3, #11
 8002f70:	dc40      	bgt.n	8002ff4 <get_best_direction+0x238>
 8002f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	db3d      	blt.n	8002ff4 <get_best_direction+0x238>
 8002f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7a:	2b0b      	cmp	r3, #11
 8002f7c:	dc3a      	bgt.n	8002ff4 <get_best_direction+0x238>

            int nd = maze[nx][ny].distance;
 8002f7e:	4928      	ldr	r1, [pc, #160]	@ (8003020 <get_best_direction+0x264>)
 8002f80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f82:	4613      	mov	r3, r2
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	4413      	add	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f8c:	4413      	add	r3, r2
 8002f8e:	011b      	lsls	r3, r3, #4
 8002f90:	440b      	add	r3, r1
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	623b      	str	r3, [r7, #32]
            int nv = maze[nx][ny].visit_count;
 8002f96:	4922      	ldr	r1, [pc, #136]	@ (8003020 <get_best_direction+0x264>)
 8002f98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	4413      	add	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fa4:	4413      	add	r3, r2
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	440b      	add	r3, r1
 8002faa:	330c      	adds	r3, #12
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	61fb      	str	r3, [r7, #28]

            // Choose cell with minimum distance, then minimum visits, then prefer forward
            if (nd < min_distance ||
 8002fb0:	6a3a      	ldr	r2, [r7, #32]
 8002fb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	db14      	blt.n	8002fe2 <get_best_direction+0x226>
 8002fb8:	6a3a      	ldr	r2, [r7, #32]
 8002fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d103      	bne.n	8002fc8 <get_best_direction+0x20c>
                (nd == min_distance && nv < min_visits) ||
 8002fc0:	69fa      	ldr	r2, [r7, #28]
 8002fc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	db0c      	blt.n	8002fe2 <get_best_direction+0x226>
 8002fc8:	6a3a      	ldr	r2, [r7, #32]
 8002fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d112      	bne.n	8002ff6 <get_best_direction+0x23a>
                (nd == min_distance && nv == min_visits && dir == robot.direction)) {
 8002fd0:	69fa      	ldr	r2, [r7, #28]
 8002fd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d10e      	bne.n	8002ff6 <get_best_direction+0x23a>
 8002fd8:	4b0d      	ldr	r3, [pc, #52]	@ (8003010 <get_best_direction+0x254>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d109      	bne.n	8002ff6 <get_best_direction+0x23a>
                min_distance = nd;
 8002fe2:	6a3b      	ldr	r3, [r7, #32]
 8002fe4:	643b      	str	r3, [r7, #64]	@ 0x40
                min_visits = nv;
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
                best_dir = dir;
 8002fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fec:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fee:	e002      	b.n	8002ff6 <get_best_direction+0x23a>
            if (wall_state[robot.x][robot.y][dir] != WALL_OPEN) continue;
 8002ff0:	bf00      	nop
 8002ff2:	e000      	b.n	8002ff6 <get_best_direction+0x23a>
            if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 8002ff4:	bf00      	nop
        for (int p = 0; p < 4; p++) {
 8002ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ffe:	2b03      	cmp	r3, #3
 8003000:	dd88      	ble.n	8002f14 <get_best_direction+0x158>
            }
        }
    }

    return best_dir;
 8003002:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8003004:	4618      	mov	r0, r3
 8003006:	374c      	adds	r7, #76	@ 0x4c
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	20000d68 	.word	0x20000d68
 8003014:	20000dd8 	.word	0x20000dd8
 8003018:	0800f694 	.word	0x0800f694
 800301c:	0800f6a4 	.word	0x0800f6a4
 8003020:	20000468 	.word	0x20000468

08003024 <turn_to_direction>:
int r=0;

/**
 * @brief Turn robot to face the specified direction
 */
void turn_to_direction(int target_direction) {
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
    int current_dir = robot.direction;
 800302c:	4b2a      	ldr	r3, [pc, #168]	@ (80030d8 <turn_to_direction+0xb4>)
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	60fb      	str	r3, [r7, #12]
    int turn_diff = (target_direction - current_dir + 4) % 4;
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	3304      	adds	r3, #4
 800303a:	425a      	negs	r2, r3
 800303c:	f003 0303 	and.w	r3, r3, #3
 8003040:	f002 0203 	and.w	r2, r2, #3
 8003044:	bf58      	it	pl
 8003046:	4253      	negpl	r3, r2
 8003048:	60bb      	str	r3, [r7, #8]

    switch (turn_diff) {
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	2b03      	cmp	r3, #3
 800304e:	d83b      	bhi.n	80030c8 <turn_to_direction+0xa4>
 8003050:	a201      	add	r2, pc, #4	@ (adr r2, 8003058 <turn_to_direction+0x34>)
 8003052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003056:	bf00      	nop
 8003058:	080030c9 	.word	0x080030c9
 800305c:	08003069 	.word	0x08003069
 8003060:	08003089 	.word	0x08003089
 8003064:	080030a9 	.word	0x080030a9
        case 0:
            // Already facing correct direction
            break;
        case 1:
            // Turn right (90 degrees clockwise)
            send_bluetooth_message("Turning RIGHT...\r\n");
 8003068:	481c      	ldr	r0, [pc, #112]	@ (80030dc <turn_to_direction+0xb8>)
 800306a:	f7fe f879 	bl	8001160 <send_bluetooth_message>
            turn_right();
 800306e:	f000 fd59 	bl	8003b24 <turn_right>
            l=1549;
 8003072:	4b1b      	ldr	r3, [pc, #108]	@ (80030e0 <turn_to_direction+0xbc>)
 8003074:	f240 620d 	movw	r2, #1549	@ 0x60d
 8003078:	601a      	str	r2, [r3, #0]
            r=1537;
 800307a:	4b1a      	ldr	r3, [pc, #104]	@ (80030e4 <turn_to_direction+0xc0>)
 800307c:	f240 6201 	movw	r2, #1537	@ 0x601
 8003080:	601a      	str	r2, [r3, #0]
            play_turn_beep();
 8003082:	f7fe f849 	bl	8001118 <play_turn_beep>
            break;
 8003086:	e01f      	b.n	80030c8 <turn_to_direction+0xa4>
        case 2:
            // Turn around (180 degrees)
            send_bluetooth_message("Turning AROUND...\r\n");
 8003088:	4817      	ldr	r0, [pc, #92]	@ (80030e8 <turn_to_direction+0xc4>)
 800308a:	f7fe f869 	bl	8001160 <send_bluetooth_message>
            turn_around();
 800308e:	f000 fd7b 	bl	8003b88 <turn_around>
            l=1530;
 8003092:	4b13      	ldr	r3, [pc, #76]	@ (80030e0 <turn_to_direction+0xbc>)
 8003094:	f240 52fa 	movw	r2, #1530	@ 0x5fa
 8003098:	601a      	str	r2, [r3, #0]
            r=1562;
 800309a:	4b12      	ldr	r3, [pc, #72]	@ (80030e4 <turn_to_direction+0xc0>)
 800309c:	f240 621a 	movw	r2, #1562	@ 0x61a
 80030a0:	601a      	str	r2, [r3, #0]
            play_turn_beep();
 80030a2:	f7fe f839 	bl	8001118 <play_turn_beep>
            break;
 80030a6:	e00f      	b.n	80030c8 <turn_to_direction+0xa4>
        case 3:
            // Turn left (90 degrees counter-clockwise)
            send_bluetooth_message("Turning LEFT...\r\n");
 80030a8:	4810      	ldr	r0, [pc, #64]	@ (80030ec <turn_to_direction+0xc8>)
 80030aa:	f7fe f859 	bl	8001160 <send_bluetooth_message>
            turn_left();
 80030ae:	f000 fd07 	bl	8003ac0 <turn_left>
            l=1330;
 80030b2:	4b0b      	ldr	r3, [pc, #44]	@ (80030e0 <turn_to_direction+0xbc>)
 80030b4:	f240 5232 	movw	r2, #1330	@ 0x532
 80030b8:	601a      	str	r2, [r3, #0]
            r=1352;
 80030ba:	4b0a      	ldr	r3, [pc, #40]	@ (80030e4 <turn_to_direction+0xc0>)
 80030bc:	f44f 62a9 	mov.w	r2, #1352	@ 0x548
 80030c0:	601a      	str	r2, [r3, #0]
            play_turn_beep();
 80030c2:	f7fe f829 	bl	8001118 <play_turn_beep>
            break;
 80030c6:	bf00      	nop
    }

    robot.direction = target_direction;
 80030c8:	4a03      	ldr	r2, [pc, #12]	@ (80030d8 <turn_to_direction+0xb4>)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6093      	str	r3, [r2, #8]
}
 80030ce:	bf00      	nop
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	20000d68 	.word	0x20000d68
 80030dc:	0800e6cc 	.word	0x0800e6cc
 80030e0:	20001524 	.word	0x20001524
 80030e4:	20001528 	.word	0x20001528
 80030e8:	0800e6e0 	.word	0x0800e6e0
 80030ec:	0800e6f4 	.word	0x0800e6f4

080030f0 <move_forward_one_cell>:

/**
 * @brief Move forward one cell with precise control
 */
bool move_forward_one_cell(void) {
 80030f0:	b590      	push	{r4, r7, lr}
 80030f2:	b087      	sub	sp, #28
 80030f4:	af00      	add	r7, sp, #0
    send_bluetooth_printf("Moving forward from (%d,%d) to ", robot.x, robot.y);
 80030f6:	4b3e      	ldr	r3, [pc, #248]	@ (80031f0 <move_forward_one_cell+0x100>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a3d      	ldr	r2, [pc, #244]	@ (80031f0 <move_forward_one_cell+0x100>)
 80030fc:	6852      	ldr	r2, [r2, #4]
 80030fe:	4619      	mov	r1, r3
 8003100:	483c      	ldr	r0, [pc, #240]	@ (80031f4 <move_forward_one_cell+0x104>)
 8003102:	f7fe f843 	bl	800118c <send_bluetooth_printf>

    int from_x = robot.x;
 8003106:	4b3a      	ldr	r3, [pc, #232]	@ (80031f0 <move_forward_one_cell+0x100>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	617b      	str	r3, [r7, #20]
    int from_y = robot.y;
 800310c:	4b38      	ldr	r3, [pc, #224]	@ (80031f0 <move_forward_one_cell+0x100>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	613b      	str	r3, [r7, #16]
    int move_dir = robot.direction;
 8003112:	4b37      	ldr	r3, [pc, #220]	@ (80031f0 <move_forward_one_cell+0x100>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	60fb      	str	r3, [r7, #12]
    // Calculate new position
    int new_x = robot.x + dx[robot.direction];
 8003118:	4b35      	ldr	r3, [pc, #212]	@ (80031f0 <move_forward_one_cell+0x100>)
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	4b34      	ldr	r3, [pc, #208]	@ (80031f0 <move_forward_one_cell+0x100>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	4935      	ldr	r1, [pc, #212]	@ (80031f8 <move_forward_one_cell+0x108>)
 8003122:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003126:	4413      	add	r3, r2
 8003128:	60bb      	str	r3, [r7, #8]
    int new_y = robot.y + dy[robot.direction];
 800312a:	4b31      	ldr	r3, [pc, #196]	@ (80031f0 <move_forward_one_cell+0x100>)
 800312c:	685a      	ldr	r2, [r3, #4]
 800312e:	4b30      	ldr	r3, [pc, #192]	@ (80031f0 <move_forward_one_cell+0x100>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	4932      	ldr	r1, [pc, #200]	@ (80031fc <move_forward_one_cell+0x10c>)
 8003134:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003138:	4413      	add	r3, r2
 800313a:	607b      	str	r3, [r7, #4]

    // Check bounds
    if (new_x < 0 || new_x >= MAZE_SIZE || new_y < 0 || new_y >= MAZE_SIZE) {
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	2b00      	cmp	r3, #0
 8003140:	db08      	blt.n	8003154 <move_forward_one_cell+0x64>
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	2b0b      	cmp	r3, #11
 8003146:	dc05      	bgt.n	8003154 <move_forward_one_cell+0x64>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	db02      	blt.n	8003154 <move_forward_one_cell+0x64>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b0b      	cmp	r3, #11
 8003152:	dd04      	ble.n	800315e <move_forward_one_cell+0x6e>
        send_bluetooth_message("BLOCKED - Out of bounds!\r\n");
 8003154:	482a      	ldr	r0, [pc, #168]	@ (8003200 <move_forward_one_cell+0x110>)
 8003156:	f7fe f803 	bl	8001160 <send_bluetooth_message>
        return false;
 800315a:	2300      	movs	r3, #0
 800315c:	e044      	b.n	80031e8 <move_forward_one_cell+0xf8>
    }

    send_bluetooth_printf("(%d,%d)\r\n", new_x, new_y);
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	68b9      	ldr	r1, [r7, #8]
 8003162:	4828      	ldr	r0, [pc, #160]	@ (8003204 <move_forward_one_cell+0x114>)
 8003164:	f7fe f812 	bl	800118c <send_bluetooth_printf>


    // Use precise encoder-based movement
    move_forward_distance(LEFT_ENCODER_COUNTS_PER_CELL ,RIGHT_ENCODER_COUNTS_PER_CELL);
 8003168:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 800316c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8003170:	f000 fd88 	bl	8003c84 <move_forward_distance>

    // Update robot position
    robot.x = new_x;
 8003174:	4a1e      	ldr	r2, [pc, #120]	@ (80031f0 <move_forward_one_cell+0x100>)
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	6013      	str	r3, [r2, #0]
    robot.y = new_y;
 800317a:	4a1d      	ldr	r2, [pc, #116]	@ (80031f0 <move_forward_one_cell+0x100>)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6053      	str	r3, [r2, #4]
    robot.exploration_steps++;
 8003180:	4b1b      	ldr	r3, [pc, #108]	@ (80031f0 <move_forward_one_cell+0x100>)
 8003182:	691b      	ldr	r3, [r3, #16]
 8003184:	3301      	adds	r3, #1
 8003186:	4a1a      	ldr	r2, [pc, #104]	@ (80031f0 <move_forward_one_cell+0x100>)
 8003188:	6113      	str	r3, [r2, #16]
    set_edge_state(from_x, from_y, move_dir, WALL_OPEN);
 800318a:	2300      	movs	r3, #0
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	6939      	ldr	r1, [r7, #16]
 8003190:	6978      	ldr	r0, [r7, #20]
 8003192:	f7ff fac5 	bl	8002720 <set_edge_state>

    // Mark cell as visited
    maze[robot.x][robot.y].visited = true;
 8003196:	4b16      	ldr	r3, [pc, #88]	@ (80031f0 <move_forward_one_cell+0x100>)
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	4b15      	ldr	r3, [pc, #84]	@ (80031f0 <move_forward_one_cell+0x100>)
 800319c:	6859      	ldr	r1, [r3, #4]
 800319e:	481a      	ldr	r0, [pc, #104]	@ (8003208 <move_forward_one_cell+0x118>)
 80031a0:	4613      	mov	r3, r2
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	4413      	add	r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	011b      	lsls	r3, r3, #4
 80031ac:	4403      	add	r3, r0
 80031ae:	3304      	adds	r3, #4
 80031b0:	2201      	movs	r2, #1
 80031b2:	701a      	strb	r2, [r3, #0]
    maze[robot.x][robot.y].visit_count++;
 80031b4:	4b0e      	ldr	r3, [pc, #56]	@ (80031f0 <move_forward_one_cell+0x100>)
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	4b0d      	ldr	r3, [pc, #52]	@ (80031f0 <move_forward_one_cell+0x100>)
 80031ba:	6859      	ldr	r1, [r3, #4]
 80031bc:	4812      	ldr	r0, [pc, #72]	@ (8003208 <move_forward_one_cell+0x118>)
 80031be:	4613      	mov	r3, r2
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	4413      	add	r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	4403      	add	r3, r0
 80031cc:	330c      	adds	r3, #12
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	1c58      	adds	r0, r3, #1
 80031d2:	4c0d      	ldr	r4, [pc, #52]	@ (8003208 <move_forward_one_cell+0x118>)
 80031d4:	4613      	mov	r3, r2
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	4413      	add	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	440b      	add	r3, r1
 80031de:	011b      	lsls	r3, r3, #4
 80031e0:	4423      	add	r3, r4
 80031e2:	330c      	adds	r3, #12
 80031e4:	6018      	str	r0, [r3, #0]

    return true;
 80031e6:	2301      	movs	r3, #1
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	371c      	adds	r7, #28
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd90      	pop	{r4, r7, pc}
 80031f0:	20000d68 	.word	0x20000d68
 80031f4:	0800e708 	.word	0x0800e708
 80031f8:	0800f694 	.word	0x0800f694
 80031fc:	0800f6a4 	.word	0x0800f6a4
 8003200:	0800e728 	.word	0x0800e728
 8003204:	0800e744 	.word	0x0800e744
 8003208:	20000468 	.word	0x20000468

0800320c <move_forward_one_cell_truns>:
int flag=1;

bool move_forward_one_cell_truns(void){
 800320c:	b590      	push	{r4, r7, lr}
 800320e:	b087      	sub	sp, #28
 8003210:	af00      	add	r7, sp, #0
    send_bluetooth_printf("Moving forward from (%d,%d) to ", robot.x, robot.y);
 8003212:	4b5f      	ldr	r3, [pc, #380]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a5e      	ldr	r2, [pc, #376]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 8003218:	6852      	ldr	r2, [r2, #4]
 800321a:	4619      	mov	r1, r3
 800321c:	485d      	ldr	r0, [pc, #372]	@ (8003394 <move_forward_one_cell_truns+0x188>)
 800321e:	f7fd ffb5 	bl	800118c <send_bluetooth_printf>
    int from_x = robot.x;
 8003222:	4b5b      	ldr	r3, [pc, #364]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	617b      	str	r3, [r7, #20]
    int from_y = robot.y;
 8003228:	4b59      	ldr	r3, [pc, #356]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	613b      	str	r3, [r7, #16]
    int move_dir = robot.direction;
 800322e:	4b58      	ldr	r3, [pc, #352]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	60fb      	str	r3, [r7, #12]

    // Calculate new position
    int new_x = robot.x + dx[robot.direction];
 8003234:	4b56      	ldr	r3, [pc, #344]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	4b55      	ldr	r3, [pc, #340]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	4956      	ldr	r1, [pc, #344]	@ (8003398 <move_forward_one_cell_truns+0x18c>)
 800323e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003242:	4413      	add	r3, r2
 8003244:	60bb      	str	r3, [r7, #8]
    int new_y = robot.y + dy[robot.direction];
 8003246:	4b52      	ldr	r3, [pc, #328]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 8003248:	685a      	ldr	r2, [r3, #4]
 800324a:	4b51      	ldr	r3, [pc, #324]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	4953      	ldr	r1, [pc, #332]	@ (800339c <move_forward_one_cell_truns+0x190>)
 8003250:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003254:	4413      	add	r3, r2
 8003256:	607b      	str	r3, [r7, #4]

    // Check bounds
    if (new_x < 0 || new_x >= MAZE_SIZE || new_y < 0 || new_y >= MAZE_SIZE) {
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	2b00      	cmp	r3, #0
 800325c:	db08      	blt.n	8003270 <move_forward_one_cell_truns+0x64>
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	2b0b      	cmp	r3, #11
 8003262:	dc05      	bgt.n	8003270 <move_forward_one_cell_truns+0x64>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	db02      	blt.n	8003270 <move_forward_one_cell_truns+0x64>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2b0b      	cmp	r3, #11
 800326e:	dd04      	ble.n	800327a <move_forward_one_cell_truns+0x6e>
        send_bluetooth_message("BLOCKED - Out of bounds!\r\n");
 8003270:	484b      	ldr	r0, [pc, #300]	@ (80033a0 <move_forward_one_cell_truns+0x194>)
 8003272:	f7fd ff75 	bl	8001160 <send_bluetooth_message>
        return false;
 8003276:	2300      	movs	r3, #0
 8003278:	e086      	b.n	8003388 <move_forward_one_cell_truns+0x17c>
    }

    send_bluetooth_printf("(%d,%d)\r\n", new_x, new_y);
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	68b9      	ldr	r1, [r7, #8]
 800327e:	4849      	ldr	r0, [pc, #292]	@ (80033a4 <move_forward_one_cell_truns+0x198>)
 8003280:	f7fd ff84 	bl	800118c <send_bluetooth_printf>
    if (l!=0 && r!=0){
 8003284:	4b48      	ldr	r3, [pc, #288]	@ (80033a8 <move_forward_one_cell_truns+0x19c>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d012      	beq.n	80032b2 <move_forward_one_cell_truns+0xa6>
 800328c:	4b47      	ldr	r3, [pc, #284]	@ (80033ac <move_forward_one_cell_truns+0x1a0>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d00e      	beq.n	80032b2 <move_forward_one_cell_truns+0xa6>
    	move_forward_distance(l,r);
 8003294:	4b44      	ldr	r3, [pc, #272]	@ (80033a8 <move_forward_one_cell_truns+0x19c>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a44      	ldr	r2, [pc, #272]	@ (80033ac <move_forward_one_cell_truns+0x1a0>)
 800329a:	6812      	ldr	r2, [r2, #0]
 800329c:	4611      	mov	r1, r2
 800329e:	4618      	mov	r0, r3
 80032a0:	f000 fcf0 	bl	8003c84 <move_forward_distance>
    	l=0;
 80032a4:	4b40      	ldr	r3, [pc, #256]	@ (80033a8 <move_forward_one_cell_truns+0x19c>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	601a      	str	r2, [r3, #0]
    	r=0;
 80032aa:	4b40      	ldr	r3, [pc, #256]	@ (80033ac <move_forward_one_cell_truns+0x1a0>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	e030      	b.n	8003314 <move_forward_one_cell_truns+0x108>
    }
    else if (sensors.wall_left || sensors.wall_right){
 80032b2:	4b3f      	ldr	r3, [pc, #252]	@ (80033b0 <move_forward_one_cell_truns+0x1a4>)
 80032b4:	7adb      	ldrb	r3, [r3, #11]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d103      	bne.n	80032c2 <move_forward_one_cell_truns+0xb6>
 80032ba:	4b3d      	ldr	r3, [pc, #244]	@ (80033b0 <move_forward_one_cell_truns+0x1a4>)
 80032bc:	7b1b      	ldrb	r3, [r3, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d014      	beq.n	80032ec <move_forward_one_cell_truns+0xe0>
    	if (flag==1){
 80032c2:	4b3c      	ldr	r3, [pc, #240]	@ (80033b4 <move_forward_one_cell_truns+0x1a8>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d109      	bne.n	80032de <move_forward_one_cell_truns+0xd2>
    		move_forward_WF_distance(1250,1250);
 80032ca:	f240 41e2 	movw	r1, #1250	@ 0x4e2
 80032ce:	f240 40e2 	movw	r0, #1250	@ 0x4e2
 80032d2:	f000 fd0a 	bl	8003cea <move_forward_WF_distance>
    		flag=0;
 80032d6:	4b37      	ldr	r3, [pc, #220]	@ (80033b4 <move_forward_one_cell_truns+0x1a8>)
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]
    	if (flag==1){
 80032dc:	e01a      	b.n	8003314 <move_forward_one_cell_truns+0x108>
    	}else{
    		move_forward_WF_distance(LEFT_ENCODER_COUNTS_PER_CELL ,RIGHT_ENCODER_COUNTS_PER_CELL);
 80032de:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 80032e2:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 80032e6:	f000 fd00 	bl	8003cea <move_forward_WF_distance>
    	if (flag==1){
 80032ea:	e013      	b.n	8003314 <move_forward_one_cell_truns+0x108>
    	}



    }else{
    	if (flag==1){
 80032ec:	4b31      	ldr	r3, [pc, #196]	@ (80033b4 <move_forward_one_cell_truns+0x1a8>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d109      	bne.n	8003308 <move_forward_one_cell_truns+0xfc>
			move_forward_distance(1250 ,1250);
 80032f4:	f240 41e2 	movw	r1, #1250	@ 0x4e2
 80032f8:	f240 40e2 	movw	r0, #1250	@ 0x4e2
 80032fc:	f000 fcc2 	bl	8003c84 <move_forward_distance>
			flag=0;
 8003300:	4b2c      	ldr	r3, [pc, #176]	@ (80033b4 <move_forward_one_cell_truns+0x1a8>)
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	e005      	b.n	8003314 <move_forward_one_cell_truns+0x108>
    	}else{
    		move_forward_distance(LEFT_ENCODER_COUNTS_PER_CELL ,RIGHT_ENCODER_COUNTS_PER_CELL);
 8003308:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 800330c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8003310:	f000 fcb8 	bl	8003c84 <move_forward_distance>

    // Use precise encoder-based movement


    // Update robot position
    robot.x = new_x;
 8003314:	4a1e      	ldr	r2, [pc, #120]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	6013      	str	r3, [r2, #0]
    robot.y = new_y;
 800331a:	4a1d      	ldr	r2, [pc, #116]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6053      	str	r3, [r2, #4]
    robot.exploration_steps++;
 8003320:	4b1b      	ldr	r3, [pc, #108]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 8003322:	691b      	ldr	r3, [r3, #16]
 8003324:	3301      	adds	r3, #1
 8003326:	4a1a      	ldr	r2, [pc, #104]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 8003328:	6113      	str	r3, [r2, #16]

    // Mark cell as visited
    maze[robot.x][robot.y].visited = true;
 800332a:	4b19      	ldr	r3, [pc, #100]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	4b18      	ldr	r3, [pc, #96]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 8003330:	6859      	ldr	r1, [r3, #4]
 8003332:	4821      	ldr	r0, [pc, #132]	@ (80033b8 <move_forward_one_cell_truns+0x1ac>)
 8003334:	4613      	mov	r3, r2
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	4413      	add	r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	011b      	lsls	r3, r3, #4
 8003340:	4403      	add	r3, r0
 8003342:	3304      	adds	r3, #4
 8003344:	2201      	movs	r2, #1
 8003346:	701a      	strb	r2, [r3, #0]
    maze[robot.x][robot.y].visit_count++;
 8003348:	4b11      	ldr	r3, [pc, #68]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	4b10      	ldr	r3, [pc, #64]	@ (8003390 <move_forward_one_cell_truns+0x184>)
 800334e:	6859      	ldr	r1, [r3, #4]
 8003350:	4819      	ldr	r0, [pc, #100]	@ (80033b8 <move_forward_one_cell_truns+0x1ac>)
 8003352:	4613      	mov	r3, r2
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	4413      	add	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	4403      	add	r3, r0
 8003360:	330c      	adds	r3, #12
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	1c58      	adds	r0, r3, #1
 8003366:	4c14      	ldr	r4, [pc, #80]	@ (80033b8 <move_forward_one_cell_truns+0x1ac>)
 8003368:	4613      	mov	r3, r2
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	4413      	add	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	4423      	add	r3, r4
 8003376:	330c      	adds	r3, #12
 8003378:	6018      	str	r0, [r3, #0]
    set_edge_state(from_x, from_y, move_dir, WALL_OPEN);
 800337a:	2300      	movs	r3, #0
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	6939      	ldr	r1, [r7, #16]
 8003380:	6978      	ldr	r0, [r7, #20]
 8003382:	f7ff f9cd 	bl	8002720 <set_edge_state>

    return true;
 8003386:	2301      	movs	r3, #1
}
 8003388:	4618      	mov	r0, r3
 800338a:	371c      	adds	r7, #28
 800338c:	46bd      	mov	sp, r7
 800338e:	bd90      	pop	{r4, r7, pc}
 8003390:	20000d68 	.word	0x20000d68
 8003394:	0800e708 	.word	0x0800e708
 8003398:	0800f694 	.word	0x0800f694
 800339c:	0800f6a4 	.word	0x0800f6a4
 80033a0:	0800e728 	.word	0x0800e728
 80033a4:	0800e744 	.word	0x0800e744
 80033a8:	20001524 	.word	0x20001524
 80033ac:	20001528 	.word	0x20001528
 80033b0:	20000d7c 	.word	0x20000d7c
 80033b4:	20000000 	.word	0x20000000
 80033b8:	20000468 	.word	0x20000468

080033bc <is_at_goal>:

/**
 * @brief Check if robot is at goal position
 */
bool is_at_goal(void) {
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
    if (!robot.center_reached) {
 80033c0:	4b1c      	ldr	r3, [pc, #112]	@ (8003434 <is_at_goal+0x78>)
 80033c2:	7b1b      	ldrb	r3, [r3, #12]
 80033c4:	f083 0301 	eor.w	r3, r3, #1
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d01e      	beq.n	800340c <is_at_goal+0x50>
        // Check if at center
        return ((robot.x == maze_center_x1 || robot.x == maze_center_x2) &&
 80033ce:	4b19      	ldr	r3, [pc, #100]	@ (8003434 <is_at_goal+0x78>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	4b19      	ldr	r3, [pc, #100]	@ (8003438 <is_at_goal+0x7c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d005      	beq.n	80033e6 <is_at_goal+0x2a>
 80033da:	4b16      	ldr	r3, [pc, #88]	@ (8003434 <is_at_goal+0x78>)
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	4b17      	ldr	r3, [pc, #92]	@ (800343c <is_at_goal+0x80>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d10d      	bne.n	8003402 <is_at_goal+0x46>
                (robot.y == maze_center_y1 || robot.y == maze_center_y2));
 80033e6:	4b13      	ldr	r3, [pc, #76]	@ (8003434 <is_at_goal+0x78>)
 80033e8:	685a      	ldr	r2, [r3, #4]
 80033ea:	4b15      	ldr	r3, [pc, #84]	@ (8003440 <is_at_goal+0x84>)
 80033ec:	681b      	ldr	r3, [r3, #0]
        return ((robot.x == maze_center_x1 || robot.x == maze_center_x2) &&
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d005      	beq.n	80033fe <is_at_goal+0x42>
                (robot.y == maze_center_y1 || robot.y == maze_center_y2));
 80033f2:	4b10      	ldr	r3, [pc, #64]	@ (8003434 <is_at_goal+0x78>)
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	4b13      	ldr	r3, [pc, #76]	@ (8003444 <is_at_goal+0x88>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d101      	bne.n	8003402 <is_at_goal+0x46>
        return ((robot.x == maze_center_x1 || robot.x == maze_center_x2) &&
 80033fe:	2301      	movs	r3, #1
 8003400:	e000      	b.n	8003404 <is_at_goal+0x48>
 8003402:	2300      	movs	r3, #0
 8003404:	f003 0301 	and.w	r3, r3, #1
 8003408:	b2db      	uxtb	r3, r3
 800340a:	e00d      	b.n	8003428 <is_at_goal+0x6c>
    } else {
        // Check if returned to start
        return (robot.x == 0 && robot.y == 0);
 800340c:	4b09      	ldr	r3, [pc, #36]	@ (8003434 <is_at_goal+0x78>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d105      	bne.n	8003420 <is_at_goal+0x64>
 8003414:	4b07      	ldr	r3, [pc, #28]	@ (8003434 <is_at_goal+0x78>)
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d101      	bne.n	8003420 <is_at_goal+0x64>
 800341c:	2301      	movs	r3, #1
 800341e:	e000      	b.n	8003422 <is_at_goal+0x66>
 8003420:	2300      	movs	r3, #0
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	b2db      	uxtb	r3, r3
    }
}
 8003428:	4618      	mov	r0, r3
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	20000d68 	.word	0x20000d68
 8003438:	20000dc0 	.word	0x20000dc0
 800343c:	20000dc8 	.word	0x20000dc8
 8003440:	20000dc4 	.word	0x20000dc4
 8003444:	20000dcc 	.word	0x20000dcc

08003448 <update_maze_walls>:

/**
 * @brief Update walls based on sensor readings
 */
void update_maze_walls(void) {
 8003448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800344a:	b087      	sub	sp, #28
 800344c:	af04      	add	r7, sp, #16

    // Update sensors first
    update_sensors();
 800344e:	f001 f925 	bl	800469c <update_sensors>

    // Directions relative to heading
    int ld = (robot.direction + 3) % 4;
 8003452:	4b4f      	ldr	r3, [pc, #316]	@ (8003590 <update_maze_walls+0x148>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	3303      	adds	r3, #3
 8003458:	425a      	negs	r2, r3
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	f002 0203 	and.w	r2, r2, #3
 8003462:	bf58      	it	pl
 8003464:	4253      	negpl	r3, r2
 8003466:	607b      	str	r3, [r7, #4]
    int rd = (robot.direction + 1) % 4;
 8003468:	4b49      	ldr	r3, [pc, #292]	@ (8003590 <update_maze_walls+0x148>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	3301      	adds	r3, #1
 800346e:	425a      	negs	r2, r3
 8003470:	f003 0303 	and.w	r3, r3, #3
 8003474:	f002 0203 	and.w	r2, r2, #3
 8003478:	bf58      	it	pl
 800347a:	4253      	negpl	r3, r2
 800347c:	603b      	str	r3, [r7, #0]

    // FRONT
    if (sensors.wall_front) {
 800347e:	4b45      	ldr	r3, [pc, #276]	@ (8003594 <update_maze_walls+0x14c>)
 8003480:	7a9b      	ldrb	r3, [r3, #10]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d009      	beq.n	800349a <update_maze_walls+0x52>
        set_edge_state(robot.x, robot.y, robot.direction, WALL_CLOSED);
 8003486:	4b42      	ldr	r3, [pc, #264]	@ (8003590 <update_maze_walls+0x148>)
 8003488:	6818      	ldr	r0, [r3, #0]
 800348a:	4b41      	ldr	r3, [pc, #260]	@ (8003590 <update_maze_walls+0x148>)
 800348c:	6859      	ldr	r1, [r3, #4]
 800348e:	4b40      	ldr	r3, [pc, #256]	@ (8003590 <update_maze_walls+0x148>)
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	2301      	movs	r3, #1
 8003494:	f7ff f944 	bl	8002720 <set_edge_state>
 8003498:	e008      	b.n	80034ac <update_maze_walls+0x64>
    } else {
        set_edge_state(robot.x, robot.y, robot.direction, WALL_OPEN);
 800349a:	4b3d      	ldr	r3, [pc, #244]	@ (8003590 <update_maze_walls+0x148>)
 800349c:	6818      	ldr	r0, [r3, #0]
 800349e:	4b3c      	ldr	r3, [pc, #240]	@ (8003590 <update_maze_walls+0x148>)
 80034a0:	6859      	ldr	r1, [r3, #4]
 80034a2:	4b3b      	ldr	r3, [pc, #236]	@ (8003590 <update_maze_walls+0x148>)
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	2300      	movs	r3, #0
 80034a8:	f7ff f93a 	bl	8002720 <set_edge_state>
    }

    // LEFT
    if (sensors.wall_left) {
 80034ac:	4b39      	ldr	r3, [pc, #228]	@ (8003594 <update_maze_walls+0x14c>)
 80034ae:	7adb      	ldrb	r3, [r3, #11]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d008      	beq.n	80034c6 <update_maze_walls+0x7e>
        set_edge_state(robot.x, robot.y, ld, WALL_CLOSED);
 80034b4:	4b36      	ldr	r3, [pc, #216]	@ (8003590 <update_maze_walls+0x148>)
 80034b6:	6818      	ldr	r0, [r3, #0]
 80034b8:	4b35      	ldr	r3, [pc, #212]	@ (8003590 <update_maze_walls+0x148>)
 80034ba:	6859      	ldr	r1, [r3, #4]
 80034bc:	2301      	movs	r3, #1
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	f7ff f92e 	bl	8002720 <set_edge_state>
 80034c4:	e007      	b.n	80034d6 <update_maze_walls+0x8e>
    } else {
        set_edge_state(robot.x, robot.y, ld, WALL_OPEN);
 80034c6:	4b32      	ldr	r3, [pc, #200]	@ (8003590 <update_maze_walls+0x148>)
 80034c8:	6818      	ldr	r0, [r3, #0]
 80034ca:	4b31      	ldr	r3, [pc, #196]	@ (8003590 <update_maze_walls+0x148>)
 80034cc:	6859      	ldr	r1, [r3, #4]
 80034ce:	2300      	movs	r3, #0
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	f7ff f925 	bl	8002720 <set_edge_state>
    }

    // RIGHT
    if (sensors.wall_right) {
 80034d6:	4b2f      	ldr	r3, [pc, #188]	@ (8003594 <update_maze_walls+0x14c>)
 80034d8:	7b1b      	ldrb	r3, [r3, #12]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d008      	beq.n	80034f0 <update_maze_walls+0xa8>
        set_edge_state(robot.x, robot.y, rd, WALL_CLOSED);
 80034de:	4b2c      	ldr	r3, [pc, #176]	@ (8003590 <update_maze_walls+0x148>)
 80034e0:	6818      	ldr	r0, [r3, #0]
 80034e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003590 <update_maze_walls+0x148>)
 80034e4:	6859      	ldr	r1, [r3, #4]
 80034e6:	2301      	movs	r3, #1
 80034e8:	683a      	ldr	r2, [r7, #0]
 80034ea:	f7ff f919 	bl	8002720 <set_edge_state>
 80034ee:	e007      	b.n	8003500 <update_maze_walls+0xb8>
    } else {
        set_edge_state(robot.x, robot.y, rd, WALL_OPEN);
 80034f0:	4b27      	ldr	r3, [pc, #156]	@ (8003590 <update_maze_walls+0x148>)
 80034f2:	6818      	ldr	r0, [r3, #0]
 80034f4:	4b26      	ldr	r3, [pc, #152]	@ (8003590 <update_maze_walls+0x148>)
 80034f6:	6859      	ldr	r1, [r3, #4]
 80034f8:	2300      	movs	r3, #0
 80034fa:	683a      	ldr	r2, [r7, #0]
 80034fc:	f7ff f910 	bl	8002720 <set_edge_state>
    // (keep your existing send_bluetooth_printf(...) and beeps here)
    // (keep visited bookkeeping)

    // Send wall detection feedback
    // Send wall detection feedback
    if (sensors.wall_front || sensors.wall_left || sensors.wall_right) {
 8003500:	4b24      	ldr	r3, [pc, #144]	@ (8003594 <update_maze_walls+0x14c>)
 8003502:	7a9b      	ldrb	r3, [r3, #10]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d107      	bne.n	8003518 <update_maze_walls+0xd0>
 8003508:	4b22      	ldr	r3, [pc, #136]	@ (8003594 <update_maze_walls+0x14c>)
 800350a:	7adb      	ldrb	r3, [r3, #11]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d103      	bne.n	8003518 <update_maze_walls+0xd0>
 8003510:	4b20      	ldr	r3, [pc, #128]	@ (8003594 <update_maze_walls+0x14c>)
 8003512:	7b1b      	ldrb	r3, [r3, #12]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d028      	beq.n	800356a <update_maze_walls+0x122>
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s  [FL:%d FR:%d SL:%d SR:%d]\r\n",
                             sensors.wall_front ? "Y" : "N",
 8003518:	4b1e      	ldr	r3, [pc, #120]	@ (8003594 <update_maze_walls+0x14c>)
 800351a:	7a9b      	ldrb	r3, [r3, #10]
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s  [FL:%d FR:%d SL:%d SR:%d]\r\n",
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <update_maze_walls+0xdc>
 8003520:	491d      	ldr	r1, [pc, #116]	@ (8003598 <update_maze_walls+0x150>)
 8003522:	e000      	b.n	8003526 <update_maze_walls+0xde>
 8003524:	491d      	ldr	r1, [pc, #116]	@ (800359c <update_maze_walls+0x154>)
                             sensors.wall_left ? "Y" : "N",
 8003526:	4b1b      	ldr	r3, [pc, #108]	@ (8003594 <update_maze_walls+0x14c>)
 8003528:	7adb      	ldrb	r3, [r3, #11]
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s  [FL:%d FR:%d SL:%d SR:%d]\r\n",
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <update_maze_walls+0xea>
 800352e:	4a1a      	ldr	r2, [pc, #104]	@ (8003598 <update_maze_walls+0x150>)
 8003530:	e000      	b.n	8003534 <update_maze_walls+0xec>
 8003532:	4a1a      	ldr	r2, [pc, #104]	@ (800359c <update_maze_walls+0x154>)
                             sensors.wall_right ? "Y" : "N",
 8003534:	4b17      	ldr	r3, [pc, #92]	@ (8003594 <update_maze_walls+0x14c>)
 8003536:	7b1b      	ldrb	r3, [r3, #12]
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s  [FL:%d FR:%d SL:%d SR:%d]\r\n",
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <update_maze_walls+0xf8>
 800353c:	4b16      	ldr	r3, [pc, #88]	@ (8003598 <update_maze_walls+0x150>)
 800353e:	e000      	b.n	8003542 <update_maze_walls+0xfa>
 8003540:	4b16      	ldr	r3, [pc, #88]	@ (800359c <update_maze_walls+0x154>)
                             sensors.front_left, sensors.front_right,
 8003542:	4814      	ldr	r0, [pc, #80]	@ (8003594 <update_maze_walls+0x14c>)
 8003544:	8900      	ldrh	r0, [r0, #8]
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s  [FL:%d FR:%d SL:%d SR:%d]\r\n",
 8003546:	4604      	mov	r4, r0
                             sensors.front_left, sensors.front_right,
 8003548:	4812      	ldr	r0, [pc, #72]	@ (8003594 <update_maze_walls+0x14c>)
 800354a:	8840      	ldrh	r0, [r0, #2]
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s  [FL:%d FR:%d SL:%d SR:%d]\r\n",
 800354c:	4605      	mov	r5, r0
                             sensors.side_left, sensors.side_right);
 800354e:	4811      	ldr	r0, [pc, #68]	@ (8003594 <update_maze_walls+0x14c>)
 8003550:	88c0      	ldrh	r0, [r0, #6]
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s  [FL:%d FR:%d SL:%d SR:%d]\r\n",
 8003552:	4606      	mov	r6, r0
                             sensors.side_left, sensors.side_right);
 8003554:	480f      	ldr	r0, [pc, #60]	@ (8003594 <update_maze_walls+0x14c>)
 8003556:	8880      	ldrh	r0, [r0, #4]
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s  [FL:%d FR:%d SL:%d SR:%d]\r\n",
 8003558:	9003      	str	r0, [sp, #12]
 800355a:	9602      	str	r6, [sp, #8]
 800355c:	9501      	str	r5, [sp, #4]
 800355e:	9400      	str	r4, [sp, #0]
 8003560:	480f      	ldr	r0, [pc, #60]	@ (80035a0 <update_maze_walls+0x158>)
 8003562:	f7fd fe13 	bl	800118c <send_bluetooth_printf>

        play_wall_beep();
 8003566:	f7fd fdce 	bl	8001106 <play_wall_beep>
    }

    // Mark current cell as visited
    maze[robot.x][robot.y].visited = true;
 800356a:	4b09      	ldr	r3, [pc, #36]	@ (8003590 <update_maze_walls+0x148>)
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	4b08      	ldr	r3, [pc, #32]	@ (8003590 <update_maze_walls+0x148>)
 8003570:	6859      	ldr	r1, [r3, #4]
 8003572:	480c      	ldr	r0, [pc, #48]	@ (80035a4 <update_maze_walls+0x15c>)
 8003574:	4613      	mov	r3, r2
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	4413      	add	r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	440b      	add	r3, r1
 800357e:	011b      	lsls	r3, r3, #4
 8003580:	4403      	add	r3, r0
 8003582:	3304      	adds	r3, #4
 8003584:	2201      	movs	r2, #1
 8003586:	701a      	strb	r2, [r3, #0]
    //maze[robot.x][robot.y].visit_count++;
}
 8003588:	bf00      	nop
 800358a:	370c      	adds	r7, #12
 800358c:	46bd      	mov	sp, r7
 800358e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003590:	20000d68 	.word	0x20000d68
 8003594:	20000d7c 	.word	0x20000d7c
 8003598:	0800e750 	.word	0x0800e750
 800359c:	0800e754 	.word	0x0800e754
 80035a0:	0800e758 	.word	0x0800e758
 80035a4:	20000468 	.word	0x20000468

080035a8 <explore_maze>:

/**
 * @brief Main maze exploration function
 */
void explore_maze(void) {
 80035a8:	b5b0      	push	{r4, r5, r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af02      	add	r7, sp, #8
    send_bluetooth_message("\r\n STARTING MAZE EXPLORATION \r\n");
 80035ae:	485b      	ldr	r0, [pc, #364]	@ (800371c <explore_maze+0x174>)
 80035b0:	f7fd fdd6 	bl	8001160 <send_bluetooth_message>

    int max_steps = MAZE_SIZE * MAZE_SIZE * 3; // Safety limit
 80035b4:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 80035b8:	607b      	str	r3, [r7, #4]
    int steps = 0;
 80035ba:	2300      	movs	r3, #0
 80035bc:	60fb      	str	r3, [r7, #12]

    while (!is_at_goal() && steps < max_steps) {
 80035be:	e063      	b.n	8003688 <explore_maze+0xe0>
        // Update wall information
        update_maze_walls();
 80035c0:	f7ff ff42 	bl	8003448 <update_maze_walls>
        HAL_Delay(10);
 80035c4:	200a      	movs	r0, #10
 80035c6:	f003 f805 	bl	80065d4 <HAL_Delay>

        // Run flood fill algorithm
        flood_fill_algorithm();
 80035ca:	f7ff fab3 	bl	8002b34 <flood_fill_algorithm>

        // Get best direction to move
        int best_direction = get_best_direction();
 80035ce:	f7ff fbf5 	bl	8002dbc <get_best_direction>
 80035d2:	6038      	str	r0, [r7, #0]

        // Turn to face best direction
        turn_to_direction(best_direction);
 80035d4:	6838      	ldr	r0, [r7, #0]
 80035d6:	f7ff fd25 	bl	8003024 <turn_to_direction>

        // Move forward if possible
        if (!move_forward_one_cell_truns()){
 80035da:	f7ff fe17 	bl	800320c <move_forward_one_cell_truns>
 80035de:	4603      	mov	r3, r0
 80035e0:	f083 0301 	eor.w	r3, r3, #1
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d02b      	beq.n	8003642 <explore_maze+0x9a>
            send_bluetooth_message(" Movement failed! Trying alternative...\r\n");
 80035ea:	484d      	ldr	r0, [pc, #308]	@ (8003720 <explore_maze+0x178>)
 80035ec:	f7fd fdb8 	bl	8001160 <send_bluetooth_message>

            // Try alternative directions
            for (int alt_dir = 0; alt_dir < 4; alt_dir++) {
 80035f0:	2300      	movs	r3, #0
 80035f2:	60bb      	str	r3, [r7, #8]
 80035f4:	e020      	b.n	8003638 <explore_maze+0x90>
            	// allow OPEN or UNKNOWN; forbid only CLOSED
            	if (alt_dir != best_direction &&
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d019      	beq.n	8003632 <explore_maze+0x8a>
            	    wall_state[robot.x][robot.y][alt_dir] != WALL_CLOSED) {
 80035fe:	4b49      	ldr	r3, [pc, #292]	@ (8003724 <explore_maze+0x17c>)
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	4b48      	ldr	r3, [pc, #288]	@ (8003724 <explore_maze+0x17c>)
 8003604:	6859      	ldr	r1, [r3, #4]
 8003606:	4848      	ldr	r0, [pc, #288]	@ (8003728 <explore_maze+0x180>)
 8003608:	4613      	mov	r3, r2
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	4413      	add	r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	440b      	add	r3, r1
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	18c2      	adds	r2, r0, r3
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	4413      	add	r3, r2
 800361a:	f993 3000 	ldrsb.w	r3, [r3]
            	if (alt_dir != best_direction &&
 800361e:	2b01      	cmp	r3, #1
 8003620:	d007      	beq.n	8003632 <explore_maze+0x8a>

                    turn_to_direction(alt_dir);
 8003622:	68b8      	ldr	r0, [r7, #8]
 8003624:	f7ff fcfe 	bl	8003024 <turn_to_direction>
                    if (move_forward_one_cell()) {
 8003628:	f7ff fd62 	bl	80030f0 <move_forward_one_cell>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d106      	bne.n	8003640 <explore_maze+0x98>
            for (int alt_dir = 0; alt_dir < 4; alt_dir++) {
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	3301      	adds	r3, #1
 8003636:	60bb      	str	r3, [r7, #8]
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	2b03      	cmp	r3, #3
 800363c:	dddb      	ble.n	80035f6 <explore_maze+0x4e>
 800363e:	e000      	b.n	8003642 <explore_maze+0x9a>
                        break;
 8003640:	bf00      	nop
                }
            }
        }

        // Send periodic status updates
        if (steps % 5 == 0) {
 8003642:	68f9      	ldr	r1, [r7, #12]
 8003644:	4b39      	ldr	r3, [pc, #228]	@ (800372c <explore_maze+0x184>)
 8003646:	fb83 2301 	smull	r2, r3, r3, r1
 800364a:	105a      	asrs	r2, r3, #1
 800364c:	17cb      	asrs	r3, r1, #31
 800364e:	1ad2      	subs	r2, r2, r3
 8003650:	4613      	mov	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	1aca      	subs	r2, r1, r3
 8003658:	2a00      	cmp	r2, #0
 800365a:	d112      	bne.n	8003682 <explore_maze+0xda>
            send_bluetooth_printf("Step %d: Position (%d,%d), Direction: %s\r\n",
 800365c:	4b31      	ldr	r3, [pc, #196]	@ (8003724 <explore_maze+0x17c>)
 800365e:	681c      	ldr	r4, [r3, #0]
 8003660:	4b30      	ldr	r3, [pc, #192]	@ (8003724 <explore_maze+0x17c>)
 8003662:	685d      	ldr	r5, [r3, #4]
 8003664:	4b2f      	ldr	r3, [pc, #188]	@ (8003724 <explore_maze+0x17c>)
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	4618      	mov	r0, r3
 800366a:	f001 fde1 	bl	8005230 <get_direction_name>
 800366e:	4603      	mov	r3, r0
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	462b      	mov	r3, r5
 8003674:	4622      	mov	r2, r4
 8003676:	68f9      	ldr	r1, [r7, #12]
 8003678:	482d      	ldr	r0, [pc, #180]	@ (8003730 <explore_maze+0x188>)
 800367a:	f7fd fd87 	bl	800118c <send_bluetooth_printf>
                                 steps, robot.x, robot.y, get_direction_name(robot.direction));
            send_maze_state();
 800367e:	f7fd fdab 	bl	80011d8 <send_maze_state>
        }

        steps++;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	3301      	adds	r3, #1
 8003686:	60fb      	str	r3, [r7, #12]
    while (!is_at_goal() && steps < max_steps) {
 8003688:	f7ff fe98 	bl	80033bc <is_at_goal>
 800368c:	4603      	mov	r3, r0
 800368e:	f083 0301 	eor.w	r3, r3, #1
 8003692:	b2db      	uxtb	r3, r3
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <explore_maze+0xf8>
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	429a      	cmp	r2, r3
 800369e:	db8f      	blt.n	80035c0 <explore_maze+0x18>

        // Brief delay for stability
        //HAL_Delay(100);
    }

    if (is_at_goal()) {
 80036a0:	f7ff fe8c 	bl	80033bc <is_at_goal>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d026      	beq.n	80036f8 <explore_maze+0x150>
        if (!robot.center_reached) {
 80036aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003724 <explore_maze+0x17c>)
 80036ac:	7b1b      	ldrb	r3, [r3, #12]
 80036ae:	f083 0301 	eor.w	r3, r3, #1
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d011      	beq.n	80036dc <explore_maze+0x134>
            robot.center_reached = true;
 80036b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003724 <explore_maze+0x17c>)
 80036ba:	2201      	movs	r2, #1
 80036bc:	731a      	strb	r2, [r3, #12]
            send_bluetooth_message(" CENTER REACHED! \r\n");
 80036be:	481d      	ldr	r0, [pc, #116]	@ (8003734 <explore_maze+0x18c>)
 80036c0:	f7fd fd4e 	bl	8001160 <send_bluetooth_message>
            play_success_tone();
 80036c4:	f7fd fcda 	bl	800107c <play_success_tone>

            // Brief celebration
            led_sequence_complete();
 80036c8:	f001 fd74 	bl	80051b4 <led_sequence_complete>
            HAL_Delay(2000);
 80036cc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80036d0:	f002 ff80 	bl	80065d4 <HAL_Delay>

            send_bluetooth_message("Now returning to start...\r\n");
 80036d4:	4818      	ldr	r0, [pc, #96]	@ (8003738 <explore_maze+0x190>)
 80036d6:	f7fd fd43 	bl	8001160 <send_bluetooth_message>
 80036da:	e015      	b.n	8003708 <explore_maze+0x160>
        } else {
            robot.returned_to_start = true;
 80036dc:	4b11      	ldr	r3, [pc, #68]	@ (8003724 <explore_maze+0x17c>)
 80036de:	2201      	movs	r2, #1
 80036e0:	735a      	strb	r2, [r3, #13]
            send_bluetooth_message(" RETURNED TO START! \r\n");
 80036e2:	4816      	ldr	r0, [pc, #88]	@ (800373c <explore_maze+0x194>)
 80036e4:	f7fd fd3c 	bl	8001160 <send_bluetooth_message>
            play_success_tone();
 80036e8:	f7fd fcc8 	bl	800107c <play_success_tone>
            led_sequence_complete();
 80036ec:	f001 fd62 	bl	80051b4 <led_sequence_complete>
            exploration_completed = 1;
 80036f0:	4b13      	ldr	r3, [pc, #76]	@ (8003740 <explore_maze+0x198>)
 80036f2:	2201      	movs	r2, #1
 80036f4:	601a      	str	r2, [r3, #0]
 80036f6:	e007      	b.n	8003708 <explore_maze+0x160>
        }
    } else {
        send_bluetooth_printf(" Exploration incomplete after %d steps\r\n", max_steps);
 80036f8:	6879      	ldr	r1, [r7, #4]
 80036fa:	4812      	ldr	r0, [pc, #72]	@ (8003744 <explore_maze+0x19c>)
 80036fc:	f7fd fd46 	bl	800118c <send_bluetooth_printf>
        play_error_tone();
 8003700:	f7fd fce8 	bl	80010d4 <play_error_tone>
        led_sequence_error();
 8003704:	f001 fd75 	bl	80051f2 <led_sequence_error>
    }

    send_bluetooth_printf("Total exploration steps: %d\r\n", robot.exploration_steps);
 8003708:	4b06      	ldr	r3, [pc, #24]	@ (8003724 <explore_maze+0x17c>)
 800370a:	691b      	ldr	r3, [r3, #16]
 800370c:	4619      	mov	r1, r3
 800370e:	480e      	ldr	r0, [pc, #56]	@ (8003748 <explore_maze+0x1a0>)
 8003710:	f7fd fd3c 	bl	800118c <send_bluetooth_printf>
}
 8003714:	bf00      	nop
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bdb0      	pop	{r4, r5, r7, pc}
 800371c:	0800e794 	.word	0x0800e794
 8003720:	0800e7bc 	.word	0x0800e7bc
 8003724:	20000d68 	.word	0x20000d68
 8003728:	20000dd8 	.word	0x20000dd8
 800372c:	66666667 	.word	0x66666667
 8003730:	0800e7ec 	.word	0x0800e7ec
 8003734:	0800e818 	.word	0x0800e818
 8003738:	0800e834 	.word	0x0800e834
 800373c:	0800e850 	.word	0x0800e850
 8003740:	20000dd0 	.word	0x20000dd0
 8003744:	0800e870 	.word	0x0800e870
 8003748:	0800e89c 	.word	0x0800e89c

0800374c <run_maze_exploration_sequence>:

/**
 * @brief Run complete maze exploration sequence
 */
void run_maze_exploration_sequence(void) {
 800374c:	b580      	push	{r7, lr}
 800374e:	b088      	sub	sp, #32
 8003750:	af02      	add	r7, sp, #8
    //send_bluetooth_message("\r\n" "=" * 50 "\r\n");
    send_bluetooth_message(" MICROMOUSE MAZE EXPLORATION \r\n");
 8003752:	483f      	ldr	r0, [pc, #252]	@ (8003850 <run_maze_exploration_sequence+0x104>)
 8003754:	f7fd fd04 	bl	8001160 <send_bluetooth_message>
    //send_bluetooth_message("=" * 50 "\r\n");

    // Phase 1: Exploration to center
    if (!robot.center_reached) {
 8003758:	4b3e      	ldr	r3, [pc, #248]	@ (8003854 <run_maze_exploration_sequence+0x108>)
 800375a:	7b1b      	ldrb	r3, [r3, #12]
 800375c:	f083 0301 	eor.w	r3, r3, #1
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d006      	beq.n	8003774 <run_maze_exploration_sequence+0x28>
        send_bluetooth_message("Phase 1: Exploring to center...\r\n");
 8003766:	483c      	ldr	r0, [pc, #240]	@ (8003858 <run_maze_exploration_sequence+0x10c>)
 8003768:	f7fd fcfa 	bl	8001160 <send_bluetooth_message>
        led_sequence_exploring();
 800376c:	f001 fd12 	bl	8005194 <led_sequence_exploring>
        explore_maze();
 8003770:	f7ff ff1a 	bl	80035a8 <explore_maze>
    }

    // Phase 2: Return to start
    if (robot.center_reached && !robot.returned_to_start) {
 8003774:	4b37      	ldr	r3, [pc, #220]	@ (8003854 <run_maze_exploration_sequence+0x108>)
 8003776:	7b1b      	ldrb	r3, [r3, #12]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d011      	beq.n	80037a0 <run_maze_exploration_sequence+0x54>
 800377c:	4b35      	ldr	r3, [pc, #212]	@ (8003854 <run_maze_exploration_sequence+0x108>)
 800377e:	7b5b      	ldrb	r3, [r3, #13]
 8003780:	f083 0301 	eor.w	r3, r3, #1
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00a      	beq.n	80037a0 <run_maze_exploration_sequence+0x54>
        send_bluetooth_message("Phase 2: Returning to start...\r\n");
 800378a:	4834      	ldr	r0, [pc, #208]	@ (800385c <run_maze_exploration_sequence+0x110>)
 800378c:	f7fd fce8 	bl	8001160 <send_bluetooth_message>
        led_sequence_returning();
 8003790:	f001 fd08 	bl	80051a4 <led_sequence_returning>
        HAL_Delay(1000);
 8003794:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003798:	f002 ff1c 	bl	80065d4 <HAL_Delay>
        explore_maze();
 800379c:	f7ff ff04 	bl	80035a8 <explore_maze>
    }

    // Phase 3: Report results
    if (robot.returned_to_start) {
 80037a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003854 <run_maze_exploration_sequence+0x108>)
 80037a2:	7b5b      	ldrb	r3, [r3, #13]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d04f      	beq.n	8003848 <run_maze_exploration_sequence+0xfc>
        send_bluetooth_message("\r\n" " EXPLORATION COMPLETE! " "\r\n");
 80037a8:	482d      	ldr	r0, [pc, #180]	@ (8003860 <run_maze_exploration_sequence+0x114>)
 80037aa:	f7fd fcd9 	bl	8001160 <send_bluetooth_message>
        send_performance_metrics();
 80037ae:	f7fd fe17 	bl	80013e0 <send_performance_metrics>

        // Calculate exploration efficiency
        int total_cells = MAZE_SIZE * MAZE_SIZE;
 80037b2:	2390      	movs	r3, #144	@ 0x90
 80037b4:	60bb      	str	r3, [r7, #8]
        int visited_cells = 0;
 80037b6:	2300      	movs	r3, #0
 80037b8:	617b      	str	r3, [r7, #20]
        for (int x = 0; x < MAZE_SIZE; x++) {
 80037ba:	2300      	movs	r3, #0
 80037bc:	613b      	str	r3, [r7, #16]
 80037be:	e01c      	b.n	80037fa <run_maze_exploration_sequence+0xae>
            for (int y = 0; y < MAZE_SIZE; y++) {
 80037c0:	2300      	movs	r3, #0
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	e013      	b.n	80037ee <run_maze_exploration_sequence+0xa2>
                if (maze[x][y].visited) visited_cells++;
 80037c6:	4927      	ldr	r1, [pc, #156]	@ (8003864 <run_maze_exploration_sequence+0x118>)
 80037c8:	693a      	ldr	r2, [r7, #16]
 80037ca:	4613      	mov	r3, r2
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	4413      	add	r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	4413      	add	r3, r2
 80037d6:	011b      	lsls	r3, r3, #4
 80037d8:	440b      	add	r3, r1
 80037da:	3304      	adds	r3, #4
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d002      	beq.n	80037e8 <run_maze_exploration_sequence+0x9c>
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	3301      	adds	r3, #1
 80037e6:	617b      	str	r3, [r7, #20]
            for (int y = 0; y < MAZE_SIZE; y++) {
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	3301      	adds	r3, #1
 80037ec:	60fb      	str	r3, [r7, #12]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2b0b      	cmp	r3, #11
 80037f2:	dde8      	ble.n	80037c6 <run_maze_exploration_sequence+0x7a>
        for (int x = 0; x < MAZE_SIZE; x++) {
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	3301      	adds	r3, #1
 80037f8:	613b      	str	r3, [r7, #16]
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	2b0b      	cmp	r3, #11
 80037fe:	dddf      	ble.n	80037c0 <run_maze_exploration_sequence+0x74>
            }
        }

        float exploration_percentage = (float)visited_cells / total_cells * 100.0f;
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	ee07 3a90 	vmov	s15, r3
 8003806:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	ee07 3a90 	vmov	s15, r3
 8003810:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003814:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003818:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003868 <run_maze_exploration_sequence+0x11c>
 800381c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003820:	edc7 7a01 	vstr	s15, [r7, #4]
        send_bluetooth_printf("Exploration Coverage: %d/%d cells (%.1f%%)\r\n",
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f7fc fe97 	bl	8000558 <__aeabi_f2d>
 800382a:	4602      	mov	r2, r0
 800382c:	460b      	mov	r3, r1
 800382e:	e9cd 2300 	strd	r2, r3, [sp]
 8003832:	68ba      	ldr	r2, [r7, #8]
 8003834:	6979      	ldr	r1, [r7, #20]
 8003836:	480d      	ldr	r0, [pc, #52]	@ (800386c <run_maze_exploration_sequence+0x120>)
 8003838:	f7fd fca8 	bl	800118c <send_bluetooth_printf>
                             visited_cells, total_cells, exploration_percentage);

        // Ready for speed run (future implementation)
        send_bluetooth_message(" Ready for speed run optimization! \r\n");
 800383c:	480c      	ldr	r0, [pc, #48]	@ (8003870 <run_maze_exploration_sequence+0x124>)
 800383e:	f7fd fc8f 	bl	8001160 <send_bluetooth_message>

        exploration_completed = 1;
 8003842:	4b0c      	ldr	r3, [pc, #48]	@ (8003874 <run_maze_exploration_sequence+0x128>)
 8003844:	2201      	movs	r2, #1
 8003846:	601a      	str	r2, [r3, #0]
    }
}
 8003848:	bf00      	nop
 800384a:	3718      	adds	r7, #24
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	0800e8bc 	.word	0x0800e8bc
 8003854:	20000d68 	.word	0x20000d68
 8003858:	0800e8e4 	.word	0x0800e8e4
 800385c:	0800e908 	.word	0x0800e908
 8003860:	0800e92c 	.word	0x0800e92c
 8003864:	20000468 	.word	0x20000468
 8003868:	42c80000 	.word	0x42c80000
 800386c:	0800e950 	.word	0x0800e950
 8003870:	0800e980 	.word	0x0800e980
 8003874:	20000dd0 	.word	0x20000dd0

08003878 <is_exploration_complete>:

/**
 * @brief Check if exploration is complete
 */
bool is_exploration_complete(void) {
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
    return exploration_completed;
 800387c:	4b05      	ldr	r3, [pc, #20]	@ (8003894 <is_exploration_complete+0x1c>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	bf14      	ite	ne
 8003884:	2301      	movne	r3, #1
 8003886:	2300      	moveq	r3, #0
 8003888:	b2db      	uxtb	r3, r3
}
 800388a:	4618      	mov	r0, r3
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr
 8003894:	20000dd0 	.word	0x20000dd0

08003898 <get_exploration_efficiency>:

/**
 * @brief Get exploration efficiency
 */
float get_exploration_efficiency(void) {
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
    if (robot.exploration_steps == 0) return 0.0f;
 800389e:	4b21      	ldr	r3, [pc, #132]	@ (8003924 <get_exploration_efficiency+0x8c>)
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d102      	bne.n	80038ac <get_exploration_efficiency+0x14>
 80038a6:	eddf 7a20 	vldr	s15, [pc, #128]	@ 8003928 <get_exploration_efficiency+0x90>
 80038aa:	e034      	b.n	8003916 <get_exploration_efficiency+0x7e>

    // Calculate theoretical minimum (Manhattan distance)
    int min_to_center = abs(maze_center_x1) + abs(maze_center_y1);
 80038ac:	4b1f      	ldr	r3, [pc, #124]	@ (800392c <get_exploration_efficiency+0x94>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80038b4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80038b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003930 <get_exploration_efficiency+0x98>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	bfb8      	it	lt
 80038c0:	425b      	neglt	r3, r3
 80038c2:	4413      	add	r3, r2
 80038c4:	60fb      	str	r3, [r7, #12]
    int min_to_start = abs(maze_center_x1 - 0) + abs(maze_center_y1 - 0);
 80038c6:	4b19      	ldr	r3, [pc, #100]	@ (800392c <get_exploration_efficiency+0x94>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80038ce:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80038d2:	4b17      	ldr	r3, [pc, #92]	@ (8003930 <get_exploration_efficiency+0x98>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	bfb8      	it	lt
 80038da:	425b      	neglt	r3, r3
 80038dc:	4413      	add	r3, r2
 80038de:	60bb      	str	r3, [r7, #8]
    int theoretical_min = min_to_center + min_to_start;
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	4413      	add	r3, r2
 80038e6:	607b      	str	r3, [r7, #4]

    if (theoretical_min == 0) return 100.0f;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d102      	bne.n	80038f4 <get_exploration_efficiency+0x5c>
 80038ee:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8003934 <get_exploration_efficiency+0x9c>
 80038f2:	e010      	b.n	8003916 <get_exploration_efficiency+0x7e>

    return ((float)theoretical_min / robot.exploration_steps) * 100.0f;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	ee07 3a90 	vmov	s15, r3
 80038fa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80038fe:	4b09      	ldr	r3, [pc, #36]	@ (8003924 <get_exploration_efficiency+0x8c>)
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	ee07 3a90 	vmov	s15, r3
 8003906:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800390a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800390e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8003934 <get_exploration_efficiency+0x9c>
 8003912:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8003916:	eeb0 0a67 	vmov.f32	s0, s15
 800391a:	3714      	adds	r7, #20
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	20000d68 	.word	0x20000d68
 8003928:	00000000 	.word	0x00000000
 800392c:	20000dc0 	.word	0x20000dc0
 8003930:	20000dc4 	.word	0x20000dc4
 8003934:	42c80000 	.word	0x42c80000

08003938 <get_optimal_distance>:

/**
 * @brief Get optimal distance for current maze knowledge
 */
int get_optimal_distance(void) {
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
    // This would implement A* or similar for optimal path calculation
    // For now, return the flood fill distance to center
    return maze[0][0].distance;
 800393c:	4b03      	ldr	r3, [pc, #12]	@ (800394c <get_optimal_distance+0x14>)
 800393e:	681b      	ldr	r3, [r3, #0]
}
 8003940:	4618      	mov	r0, r3
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	20000468 	.word	0x20000468

08003950 <update_encoder_totals>:

/**
 * @brief Update encoder totals with proper overflow handling - NEW FUNCTION
 */
void update_encoder_totals(void)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
    uint16_t current_left_raw = __HAL_TIM_GET_COUNTER(&htim2);
 8003956:	4b19      	ldr	r3, [pc, #100]	@ (80039bc <update_encoder_totals+0x6c>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395c:	80fb      	strh	r3, [r7, #6]
    uint16_t current_right_raw = __HAL_TIM_GET_COUNTER(&htim4);
 800395e:	4b18      	ldr	r3, [pc, #96]	@ (80039c0 <update_encoder_totals+0x70>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003964:	80bb      	strh	r3, [r7, #4]

    // Calculate differences accounting for 16-bit overflow
    int16_t left_diff = current_left_raw - last_left_count;
 8003966:	4b17      	ldr	r3, [pc, #92]	@ (80039c4 <update_encoder_totals+0x74>)
 8003968:	881b      	ldrh	r3, [r3, #0]
 800396a:	88fa      	ldrh	r2, [r7, #6]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	b29b      	uxth	r3, r3
 8003970:	807b      	strh	r3, [r7, #2]
    int16_t right_diff = current_right_raw - last_right_count;
 8003972:	4b15      	ldr	r3, [pc, #84]	@ (80039c8 <update_encoder_totals+0x78>)
 8003974:	881b      	ldrh	r3, [r3, #0]
 8003976:	88ba      	ldrh	r2, [r7, #4]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	b29b      	uxth	r3, r3
 800397c:	803b      	strh	r3, [r7, #0]

    // FIXED: Invert left encoder to match right encoder direction
    right_diff = -right_diff;  // Make left encoder positive for forward movement
 800397e:	883b      	ldrh	r3, [r7, #0]
 8003980:	425b      	negs	r3, r3
 8003982:	b29b      	uxth	r3, r3
 8003984:	803b      	strh	r3, [r7, #0]

    // Update totals
    left_total += left_diff;
 8003986:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800398a:	4b10      	ldr	r3, [pc, #64]	@ (80039cc <update_encoder_totals+0x7c>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4413      	add	r3, r2
 8003990:	4a0e      	ldr	r2, [pc, #56]	@ (80039cc <update_encoder_totals+0x7c>)
 8003992:	6013      	str	r3, [r2, #0]
    right_total += right_diff;
 8003994:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003998:	4b0d      	ldr	r3, [pc, #52]	@ (80039d0 <update_encoder_totals+0x80>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4413      	add	r3, r2
 800399e:	4a0c      	ldr	r2, [pc, #48]	@ (80039d0 <update_encoder_totals+0x80>)
 80039a0:	6013      	str	r3, [r2, #0]

    // Update last counts
    last_left_count = current_left_raw;
 80039a2:	4a08      	ldr	r2, [pc, #32]	@ (80039c4 <update_encoder_totals+0x74>)
 80039a4:	88fb      	ldrh	r3, [r7, #6]
 80039a6:	8013      	strh	r3, [r2, #0]
    last_right_count = current_right_raw;
 80039a8:	4a07      	ldr	r2, [pc, #28]	@ (80039c8 <update_encoder_totals+0x78>)
 80039aa:	88bb      	ldrh	r3, [r7, #4]
 80039ac:	8013      	strh	r3, [r2, #0]
}
 80039ae:	bf00      	nop
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	20000348 	.word	0x20000348
 80039c0:	200003d8 	.word	0x200003d8
 80039c4:	20000004 	.word	0x20000004
 80039c8:	20000006 	.word	0x20000006
 80039cc:	2000152c 	.word	0x2000152c
 80039d0:	20001530 	.word	0x20001530

080039d4 <get_left_encoder_total>:

/**
 * @brief Get safe left encoder total - NEW FUNCTION
 */
int32_t get_left_encoder_total(void) {
 80039d4:	b580      	push	{r7, lr}
 80039d6:	af00      	add	r7, sp, #0
    update_encoder_totals();
 80039d8:	f7ff ffba 	bl	8003950 <update_encoder_totals>
    return left_total;
 80039dc:	4b01      	ldr	r3, [pc, #4]	@ (80039e4 <get_left_encoder_total+0x10>)
 80039de:	681b      	ldr	r3, [r3, #0]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	2000152c 	.word	0x2000152c

080039e8 <get_right_encoder_total>:

/**
 * @brief Get safe right encoder total - NEW FUNCTION
 */
int32_t get_right_encoder_total(void) {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
    update_encoder_totals();
 80039ec:	f7ff ffb0 	bl	8003950 <update_encoder_totals>
    return right_total;
 80039f0:	4b01      	ldr	r3, [pc, #4]	@ (80039f8 <get_right_encoder_total+0x10>)
 80039f2:	681b      	ldr	r3, [r3, #0]
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	20001530 	.word	0x20001530

080039fc <reset_encoder_totals>:

/**
 * @brief Reset encoder totals - NEW FUNCTION
 */
void reset_encoder_totals(void) {
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
    left_total = 0;
 8003a00:	4b0b      	ldr	r3, [pc, #44]	@ (8003a30 <reset_encoder_totals+0x34>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	601a      	str	r2, [r3, #0]
    right_total = 0;
 8003a06:	4b0b      	ldr	r3, [pc, #44]	@ (8003a34 <reset_encoder_totals+0x38>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
    last_left_count = __HAL_TIM_GET_COUNTER(&htim2);
 8003a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a38 <reset_encoder_totals+0x3c>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	4b09      	ldr	r3, [pc, #36]	@ (8003a3c <reset_encoder_totals+0x40>)
 8003a16:	801a      	strh	r2, [r3, #0]
    last_right_count = __HAL_TIM_GET_COUNTER(&htim4);
 8003a18:	4b09      	ldr	r3, [pc, #36]	@ (8003a40 <reset_encoder_totals+0x44>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	4b08      	ldr	r3, [pc, #32]	@ (8003a44 <reset_encoder_totals+0x48>)
 8003a22:	801a      	strh	r2, [r3, #0]
}
 8003a24:	bf00      	nop
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	2000152c 	.word	0x2000152c
 8003a34:	20001530 	.word	0x20001530
 8003a38:	20000348 	.word	0x20000348
 8003a3c:	20000004 	.word	0x20000004
 8003a40:	200003d8 	.word	0x200003d8
 8003a44:	20000006 	.word	0x20000006

08003a48 <start_encoders>:

/**
 * @brief Start encoder timers - FIXED VERSION
 */
void start_encoders(void) {
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); // Right encoder
 8003a4c:	213c      	movs	r1, #60	@ 0x3c
 8003a4e:	4815      	ldr	r0, [pc, #84]	@ (8003aa4 <start_encoders+0x5c>)
 8003a50:	f005 f9d6 	bl	8008e00 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Left encoder
 8003a54:	213c      	movs	r1, #60	@ 0x3c
 8003a56:	4814      	ldr	r0, [pc, #80]	@ (8003aa8 <start_encoders+0x60>)
 8003a58:	f005 f9d2 	bl	8008e00 <HAL_TIM_Encoder_Start>

    // Reset encoder counts
    __HAL_TIM_SET_COUNTER(&htim4, 32768);
 8003a5c:	4b11      	ldr	r3, [pc, #68]	@ (8003aa4 <start_encoders+0x5c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003a64:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim2, 32768);
 8003a66:	4b10      	ldr	r3, [pc, #64]	@ (8003aa8 <start_encoders+0x60>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003a6e:	625a      	str	r2, [r3, #36]	@ 0x24

    HAL_Delay(1);
 8003a70:	2001      	movs	r0, #1
 8003a72:	f002 fdaf 	bl	80065d4 <HAL_Delay>
    // FIXED: Initialize our safe tracking variables
    last_left_count = 32768;
 8003a76:	4b0d      	ldr	r3, [pc, #52]	@ (8003aac <start_encoders+0x64>)
 8003a78:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003a7c:	801a      	strh	r2, [r3, #0]
    last_right_count = 32768;
 8003a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003ab0 <start_encoders+0x68>)
 8003a80:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003a84:	801a      	strh	r2, [r3, #0]
    left_total = 0;
 8003a86:	4b0b      	ldr	r3, [pc, #44]	@ (8003ab4 <start_encoders+0x6c>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
    right_total = 0;
 8003a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ab8 <start_encoders+0x70>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]
    encoders.left_total = 0;
 8003a92:	4b0a      	ldr	r3, [pc, #40]	@ (8003abc <start_encoders+0x74>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	609a      	str	r2, [r3, #8]
    encoders.right_total = 0;
 8003a98:	4b08      	ldr	r3, [pc, #32]	@ (8003abc <start_encoders+0x74>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	60da      	str	r2, [r3, #12]
}
 8003a9e:	bf00      	nop
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	200003d8 	.word	0x200003d8
 8003aa8:	20000348 	.word	0x20000348
 8003aac:	20000004 	.word	0x20000004
 8003ab0:	20000006 	.word	0x20000006
 8003ab4:	2000152c 	.word	0x2000152c
 8003ab8:	20001530 	.word	0x20001530
 8003abc:	20000da0 	.word	0x20000da0

08003ac0 <turn_left>:

static const int16_t S_CURVE_LUT[S_CURVE_LUT_LEN] = {
    700, 700, 700, 699, 698, 697, 695, 692, 689, 685, 680, 674, 667, 660, 652, 643, 633, 623, 612, 601, 589, 577, 564, 551, 538, 525, 512, 499, 486, 473, 461, 449, 438, 427, 417, 407, 398, 390, 383, 376, 370, 365, 361, 358, 355, 353, 352, 351, 350, 350, 350
};

void turn_left(void) {
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0

    // turn 90 degrees left using gyro PID, 1200 ms timeout for safety
	if (sensors.wall_front){
 8003ac4:	4b14      	ldr	r3, [pc, #80]	@ (8003b18 <turn_left+0x58>)
 8003ac6:	7a9b      	ldrb	r3, [r3, #10]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d006      	beq.n	8003ada <turn_left+0x1a>
		align_front_to_wall(600,4000);
 8003acc:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8003ad0:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8003ad4:	f001 fc32 	bl	800533c <align_front_to_wall>
 8003ad8:	e005      	b.n	8003ae6 <turn_left+0x26>
	}else{

		move_forward_distance(957,957);
 8003ada:	f240 31bd 	movw	r1, #957	@ 0x3bd
 8003ade:	f240 30bd 	movw	r0, #957	@ 0x3bd
 8003ae2:	f000 f8cf 	bl	8003c84 <move_forward_distance>

		//dwt_delay_us(100);
	}


    gyro_turn_reset();
 8003ae6:	f000 fb09 	bl	80040fc <gyro_turn_reset>
    turn_in_place_gyro(+90.0f, 520, 1200);
 8003aea:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8003aee:	f44f 7002 	mov.w	r0, #520	@ 0x208
 8003af2:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003b1c <turn_left+0x5c>
 8003af6:	f000 fbdd 	bl	80042b4 <turn_in_place_gyro>

    //move_forward_distance(1549,1537);//////////////
    robot.direction = (robot.direction + 3) % 4;
 8003afa:	4b09      	ldr	r3, [pc, #36]	@ (8003b20 <turn_left+0x60>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	3303      	adds	r3, #3
 8003b00:	425a      	negs	r2, r3
 8003b02:	f003 0303 	and.w	r3, r3, #3
 8003b06:	f002 0203 	and.w	r2, r2, #3
 8003b0a:	bf58      	it	pl
 8003b0c:	4253      	negpl	r3, r2
 8003b0e:	4a04      	ldr	r2, [pc, #16]	@ (8003b20 <turn_left+0x60>)
 8003b10:	6093      	str	r3, [r2, #8]

}
 8003b12:	bf00      	nop
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20000d7c 	.word	0x20000d7c
 8003b1c:	42b40000 	.word	0x42b40000
 8003b20:	20000d68 	.word	0x20000d68

08003b24 <turn_right>:

void turn_right(void) {
 8003b24:	b580      	push	{r7, lr}
 8003b26:	af00      	add	r7, sp, #0
	if (sensors.wall_front){
 8003b28:	4b14      	ldr	r3, [pc, #80]	@ (8003b7c <turn_right+0x58>)
 8003b2a:	7a9b      	ldrb	r3, [r3, #10]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d006      	beq.n	8003b3e <turn_right+0x1a>
		align_front_to_wall(600,3000);
 8003b30:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8003b34:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8003b38:	f001 fc00 	bl	800533c <align_front_to_wall>
 8003b3c:	e005      	b.n	8003b4a <turn_right+0x26>
	}else{
		move_forward_distance(957,957);
 8003b3e:	f240 31bd 	movw	r1, #957	@ 0x3bd
 8003b42:	f240 30bd 	movw	r0, #957	@ 0x3bd
 8003b46:	f000 f89d 	bl	8003c84 <move_forward_distance>
	}
	gyro_turn_reset();
 8003b4a:	f000 fad7 	bl	80040fc <gyro_turn_reset>
    turn_in_place_gyro(-90.0f, 520, 1200);
 8003b4e:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8003b52:	f44f 7002 	mov.w	r0, #520	@ 0x208
 8003b56:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003b80 <turn_right+0x5c>
 8003b5a:	f000 fbab 	bl	80042b4 <turn_in_place_gyro>
    //move_forward_distance(1530,1562);
    robot.direction = (robot.direction + 1) % 4;
 8003b5e:	4b09      	ldr	r3, [pc, #36]	@ (8003b84 <turn_right+0x60>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	3301      	adds	r3, #1
 8003b64:	425a      	negs	r2, r3
 8003b66:	f003 0303 	and.w	r3, r3, #3
 8003b6a:	f002 0203 	and.w	r2, r2, #3
 8003b6e:	bf58      	it	pl
 8003b70:	4253      	negpl	r3, r2
 8003b72:	4a04      	ldr	r2, [pc, #16]	@ (8003b84 <turn_right+0x60>)
 8003b74:	6093      	str	r3, [r2, #8]
}
 8003b76:	bf00      	nop
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	20000d7c 	.word	0x20000d7c
 8003b80:	c2b40000 	.word	0xc2b40000
 8003b84:	20000d68 	.word	0x20000d68

08003b88 <turn_around>:

/**
 * @brief Turn around 180 degrees
 */
void turn_around(void) {
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
	if (sensors.wall_front){
 8003b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8003c04 <turn_around+0x7c>)
 8003b8e:	7a9b      	ldrb	r3, [r3, #10]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d006      	beq.n	8003ba2 <turn_around+0x1a>
		align_front_to_wall(600,3000);
 8003b94:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8003b98:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8003b9c:	f001 fbce 	bl	800533c <align_front_to_wall>
 8003ba0:	e005      	b.n	8003bae <turn_around+0x26>
	}else{
		move_forward_distance(957,957);
 8003ba2:	f240 31bd 	movw	r1, #957	@ 0x3bd
 8003ba6:	f240 30bd 	movw	r0, #957	@ 0x3bd
 8003baa:	f000 f86b 	bl	8003c84 <move_forward_distance>
	}
	turn_in_place_gyro(-90.0f, 520, 1200);
 8003bae:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8003bb2:	f44f 7002 	mov.w	r0, #520	@ 0x208
 8003bb6:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8003c08 <turn_around+0x80>
 8003bba:	f000 fb7b 	bl	80042b4 <turn_in_place_gyro>
	turn_in_place_gyro(-90.0f, 520, 1200);
 8003bbe:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8003bc2:	f44f 7002 	mov.w	r0, #520	@ 0x208
 8003bc6:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8003c08 <turn_around+0x80>
 8003bca:	f000 fb73 	bl	80042b4 <turn_in_place_gyro>

	//move_forward_distance(1330,1352);/////////////////

	robot.direction = (robot.direction + 1) % 4;
 8003bce:	4b0f      	ldr	r3, [pc, #60]	@ (8003c0c <turn_around+0x84>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	425a      	negs	r2, r3
 8003bd6:	f003 0303 	and.w	r3, r3, #3
 8003bda:	f002 0203 	and.w	r2, r2, #3
 8003bde:	bf58      	it	pl
 8003be0:	4253      	negpl	r3, r2
 8003be2:	4a0a      	ldr	r2, [pc, #40]	@ (8003c0c <turn_around+0x84>)
 8003be4:	6093      	str	r3, [r2, #8]
	robot.direction = (robot.direction + 1) % 4;
 8003be6:	4b09      	ldr	r3, [pc, #36]	@ (8003c0c <turn_around+0x84>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	3301      	adds	r3, #1
 8003bec:	425a      	negs	r2, r3
 8003bee:	f003 0303 	and.w	r3, r3, #3
 8003bf2:	f002 0203 	and.w	r2, r2, #3
 8003bf6:	bf58      	it	pl
 8003bf8:	4253      	negpl	r3, r2
 8003bfa:	4a04      	ldr	r2, [pc, #16]	@ (8003c0c <turn_around+0x84>)
 8003bfc:	6093      	str	r3, [r2, #8]


}
 8003bfe:	bf00      	nop
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	20000d7c 	.word	0x20000d7c
 8003c08:	c2b40000 	.word	0xc2b40000
 8003c0c:	20000d68 	.word	0x20000d68

08003c10 <stop_motors>:

/**
 * @brief Stop both motors
 */
void stop_motors(void)
{
 8003c10:	b480      	push	{r7}
 8003c12:	af00      	add	r7, sp, #0
    // Stop all PWM channels
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);  // Left motor PWM = 0
 8003c14:	4b0a      	ldr	r3, [pc, #40]	@ (8003c40 <stop_motors+0x30>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);  // Left motor direction = 0
 8003c1c:	4b08      	ldr	r3, [pc, #32]	@ (8003c40 <stop_motors+0x30>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2200      	movs	r2, #0
 8003c22:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);  // Right motor PWM = 0
 8003c24:	4b06      	ldr	r3, [pc, #24]	@ (8003c40 <stop_motors+0x30>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);  // Right motor direction = 0
 8003c2c:	4b04      	ldr	r3, [pc, #16]	@ (8003c40 <stop_motors+0x30>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2200      	movs	r2, #0
 8003c32:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003c34:	bf00      	nop
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	20000390 	.word	0x20000390

08003c44 <break_motors>:
void break_motors(void)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	af00      	add	r7, sp, #0
    // Apply active braking by setting both inputs HIGH for each motor
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1000);  // Left IN1 = HIGH
 8003c48:	4b0d      	ldr	r3, [pc, #52]	@ (8003c80 <break_motors+0x3c>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c50:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1000);  // Left IN2 = HIGH
 8003c52:	4b0b      	ldr	r3, [pc, #44]	@ (8003c80 <break_motors+0x3c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c5a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);  // Right IN3 = HIGH
 8003c5c:	4b08      	ldr	r3, [pc, #32]	@ (8003c80 <break_motors+0x3c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c64:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 1000);  // Right IN4 = HIGH
 8003c66:	4b06      	ldr	r3, [pc, #24]	@ (8003c80 <break_motors+0x3c>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c6e:	641a      	str	r2, [r3, #64]	@ 0x40

    HAL_Delay(200);  // Hold brake briefly
 8003c70:	20c8      	movs	r0, #200	@ 0xc8
 8003c72:	f002 fcaf 	bl	80065d4 <HAL_Delay>
    stop_motors();   // Then coast
 8003c76:	f7ff ffcb 	bl	8003c10 <stop_motors>
}
 8003c7a:	bf00      	nop
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	20000390 	.word	0x20000390

08003c84 <move_forward_distance>:


/**
 * @brief Move forward a specific distance - FIXED VERSION
 */
void move_forward_distance(int Left_target_counts,int Right_target_counts) {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b088      	sub	sp, #32
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]

    //  Use safe encoder reading
	reset_encoder_totals();
 8003c8e:	f7ff feb5 	bl	80039fc <reset_encoder_totals>
    int32_t start_left = get_left_encoder_total();
 8003c92:	f7ff fe9f 	bl	80039d4 <get_left_encoder_total>
 8003c96:	61f8      	str	r0, [r7, #28]
    int32_t start_right = get_right_encoder_total();
 8003c98:	f7ff fea6 	bl	80039e8 <get_right_encoder_total>
 8003c9c:	61b8      	str	r0, [r7, #24]
    moveStraightGyroPID_Reset();
 8003c9e:	f000 f8f9 	bl	8003e94 <moveStraightGyroPID_Reset>


    while (1) {
    	mpu9250_read_gyro();
 8003ca2:	f7fd fde5 	bl	8001870 <mpu9250_read_gyro>
    	moveStraightGyroPID();
 8003ca6:	f000 f919 	bl	8003edc <moveStraightGyroPID>


        int32_t current_left = get_left_encoder_total();
 8003caa:	f7ff fe93 	bl	80039d4 <get_left_encoder_total>
 8003cae:	6178      	str	r0, [r7, #20]
        int32_t current_right = get_right_encoder_total();
 8003cb0:	f7ff fe9a 	bl	80039e8 <get_right_encoder_total>
 8003cb4:	6138      	str	r0, [r7, #16]
        int32_t left_traveled =  start_left-current_left;
 8003cb6:	69fa      	ldr	r2, [r7, #28]
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	60fb      	str	r3, [r7, #12]
        int32_t right_traveled = start_right-current_right;
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	60bb      	str	r3, [r7, #8]
        //int32_t avg_traveled = (left_traveled + right_traveled) / 2;

        //send_bluetooth_printf("L:%ld R:%ld\r\n",current_left,current_right);

        if (left_traveled>=Left_target_counts || right_traveled>=Right_target_counts) {
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	da07      	bge.n	8003cde <move_forward_distance+0x5a>
 8003cce:	68ba      	ldr	r2, [r7, #8]
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	da03      	bge.n	8003cde <move_forward_distance+0x5a>
            break;
        }
        HAL_Delay(1);
 8003cd6:	2001      	movs	r0, #1
 8003cd8:	f002 fc7c 	bl	80065d4 <HAL_Delay>
    while (1) {
 8003cdc:	e7e1      	b.n	8003ca2 <move_forward_distance+0x1e>
    }

    break_motors();		// use a S-curve to apply break/////////////////////
 8003cde:	f7ff ffb1 	bl	8003c44 <break_motors>
}
 8003ce2:	bf00      	nop
 8003ce4:	3720      	adds	r7, #32
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <move_forward_WF_distance>:

/**
 * @brief Move forward a specific distance - FIXED VERSION
 */
void move_forward_WF_distance(int Left_target_counts,int Right_target_counts) {
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b08a      	sub	sp, #40	@ 0x28
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
 8003cf2:	6039      	str	r1, [r7, #0]

    // FIXED: Use safe encoder reading
	reset_encoder_totals();
 8003cf4:	f7ff fe82 	bl	80039fc <reset_encoder_totals>
    int32_t start_left = get_left_encoder_total();
 8003cf8:	f7ff fe6c 	bl	80039d4 <get_left_encoder_total>
 8003cfc:	6278      	str	r0, [r7, #36]	@ 0x24
    int32_t start_right = get_right_encoder_total();
 8003cfe:	f7ff fe73 	bl	80039e8 <get_right_encoder_total>
 8003d02:	6238      	str	r0, [r7, #32]
    // 0 = auto (both  center; else follow visible side), 1 = left, 2 = right
    int mode = 0;               // WF_AUTO
 8003d04:	2300      	movs	r3, #0
 8003d06:	61fb      	str	r3, [r7, #28]
    int base_pwm = 650;         // UPDATEDDDDDDDDDDDDDDDDDD
 8003d08:	f240 238a 	movw	r3, #650	@ 0x28a
 8003d0c:	61bb      	str	r3, [r7, #24]

    // bootstrap targets & reset integrators
    wall_follow_reset_int(mode, base_pwm);
 8003d0e:	69b9      	ldr	r1, [r7, #24]
 8003d10:	69f8      	ldr	r0, [r7, #28]
 8003d12:	f001 fccf 	bl	80056b4 <wall_follow_reset_int>

    fusion_align_entry(570, 3000);
 8003d16:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8003d1a:	f240 203a 	movw	r0, #570	@ 0x23a
 8003d1e:	f002 f9b7 	bl	8006090 <fusion_align_entry>


    fusion_reset();
 8003d22:	f001 fee9 	bl	8005af8 <fusion_reset>
    fusion_set_heading_ref_to_current();  // lock the present heading
 8003d26:	f001 ff4d 	bl	8005bc4 <fusion_set_heading_ref_to_current>

    while (1) {
    	fusion_step(/*base_pwm=*/650);  // 0  uses WF_BASE_PWM; or pass an explicit base
 8003d2a:	f240 208a 	movw	r0, #650	@ 0x28a
 8003d2e:	f001 ff59 	bl	8005be4 <fusion_step>

    	//wall_follow_step();     // computes e, PID, sets motor PWMs
		//HAL_Delay(200);           // keep a steady loop
		dwt_delay_us(50);
 8003d32:	2032      	movs	r0, #50	@ 0x32
 8003d34:	f7fe fdaa 	bl	800288c <dwt_delay_us>


        int32_t current_left = get_left_encoder_total();
 8003d38:	f7ff fe4c 	bl	80039d4 <get_left_encoder_total>
 8003d3c:	6178      	str	r0, [r7, #20]
        int32_t current_right = get_right_encoder_total();
 8003d3e:	f7ff fe53 	bl	80039e8 <get_right_encoder_total>
 8003d42:	6138      	str	r0, [r7, #16]
        int32_t left_traveled =  start_left-current_left;
 8003d44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	60fb      	str	r3, [r7, #12]
        int32_t right_traveled = start_right-current_right;
 8003d4c:	6a3a      	ldr	r2, [r7, #32]
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	60bb      	str	r3, [r7, #8]
        //int32_t avg_traveled = (left_traveled + right_traveled) / 2;

        //send_bluetooth_printf("L:%ld R:%ld\r\n",current_left,current_right);

        if (left_traveled>=Left_target_counts || right_traveled>=Right_target_counts) {
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	da04      	bge.n	8003d66 <move_forward_WF_distance+0x7c>
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	da00      	bge.n	8003d66 <move_forward_WF_distance+0x7c>
    while (1) {
 8003d64:	e7e1      	b.n	8003d2a <move_forward_WF_distance+0x40>
            break;
        }
        //HAL_Delay(1);
    }
    break_motors();		// use a S-curve to apply break/////////////////////
 8003d66:	f7ff ff6d 	bl	8003c44 <break_motors>
    //move_forward_distance(Left_target_counts/2,Right_target_counts/2);


}
 8003d6a:	bf00      	nop
 8003d6c:	3728      	adds	r7, #40	@ 0x28
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
	...

08003d74 <motor_set>:



// helper to set speed (01000 = 0100%)
// Fixed motor_set function for DRV8833
void motor_set(uint8_t motor, bool forward, uint16_t duty) {
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	71fb      	strb	r3, [r7, #7]
 8003d7e:	460b      	mov	r3, r1
 8003d80:	71bb      	strb	r3, [r7, #6]
 8003d82:	4613      	mov	r3, r2
 8003d84:	80bb      	strh	r3, [r7, #4]
    if (motor == 0) { // Left motor
 8003d86:	79fb      	ldrb	r3, [r7, #7]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d115      	bne.n	8003db8 <motor_set+0x44>
        if (forward) {
 8003d8c:	79bb      	ldrb	r3, [r7, #6]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d008      	beq.n	8003da4 <motor_set+0x30>
			// Left reverse: IN1=LOW, IN2=PWM
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty); // PA6 = PWM
 8003d92:	4b17      	ldr	r3, [pc, #92]	@ (8003df0 <motor_set+0x7c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	88ba      	ldrh	r2, [r7, #4]
 8003d98:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0); // PA7 = LOW
 8003d9a:	4b15      	ldr	r3, [pc, #84]	@ (8003df0 <motor_set+0x7c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	639a      	str	r2, [r3, #56]	@ 0x38
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0); // PB1 = LOW
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty); // PB0 = PWM

        }
    }
}
 8003da2:	e020      	b.n	8003de6 <motor_set+0x72>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty); // PA7 = PWM
 8003da4:	4b12      	ldr	r3, [pc, #72]	@ (8003df0 <motor_set+0x7c>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	88ba      	ldrh	r2, [r7, #4]
 8003daa:	639a      	str	r2, [r3, #56]	@ 0x38
        	HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET); // PA6 = LOW
 8003dac:	2200      	movs	r2, #0
 8003dae:	2140      	movs	r1, #64	@ 0x40
 8003db0:	4810      	ldr	r0, [pc, #64]	@ (8003df4 <motor_set+0x80>)
 8003db2:	f003 fb4d 	bl	8007450 <HAL_GPIO_WritePin>
}
 8003db6:	e016      	b.n	8003de6 <motor_set+0x72>
    	bool actual_forward = forward;  // invert direction
 8003db8:	79bb      	ldrb	r3, [r7, #6]
 8003dba:	73fb      	strb	r3, [r7, #15]
        if (actual_forward) {
 8003dbc:	7bfb      	ldrb	r3, [r7, #15]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d009      	beq.n	8003dd6 <motor_set+0x62>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, duty); // PB1 = PWM
 8003dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8003df0 <motor_set+0x7c>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	88ba      	ldrh	r2, [r7, #4]
 8003dc8:	641a      	str	r2, [r3, #64]	@ 0x40
        	HAL_GPIO_WritePin(MOTOR_IN3_GPIO_Port, MOTOR_IN3_Pin, GPIO_PIN_RESET); // PB0 = LOW
 8003dca:	2200      	movs	r2, #0
 8003dcc:	2101      	movs	r1, #1
 8003dce:	480a      	ldr	r0, [pc, #40]	@ (8003df8 <motor_set+0x84>)
 8003dd0:	f003 fb3e 	bl	8007450 <HAL_GPIO_WritePin>
}
 8003dd4:	e007      	b.n	8003de6 <motor_set+0x72>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0); // PB1 = LOW
 8003dd6:	4b06      	ldr	r3, [pc, #24]	@ (8003df0 <motor_set+0x7c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty); // PB0 = PWM
 8003dde:	4b04      	ldr	r3, [pc, #16]	@ (8003df0 <motor_set+0x7c>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	88ba      	ldrh	r2, [r7, #4]
 8003de4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8003de6:	bf00      	nop
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	20000390 	.word	0x20000390
 8003df4:	40020000 	.word	0x40020000
 8003df8:	40020400 	.word	0x40020400

08003dfc <send_encoder_status>:


/**
 * @brief Get encoder status for debugging - NEW FUNCTION
 */
void send_encoder_status(void) {
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af02      	add	r7, sp, #8
    update_encoder_totals();
 8003e02:	f7ff fda5 	bl	8003950 <update_encoder_totals>
    send_bluetooth_printf("Encoders - Left:%ld Right:%ld Raw_L:%d Raw_R:%d\r\n",
 8003e06:	4b09      	ldr	r3, [pc, #36]	@ (8003e2c <send_encoder_status+0x30>)
 8003e08:	6819      	ldr	r1, [r3, #0]
 8003e0a:	4b09      	ldr	r3, [pc, #36]	@ (8003e30 <send_encoder_status+0x34>)
 8003e0c:	681a      	ldr	r2, [r3, #0]
                         left_total, right_total,
                         __HAL_TIM_GET_COUNTER(&htim2), __HAL_TIM_GET_COUNTER(&htim4));
 8003e0e:	4b09      	ldr	r3, [pc, #36]	@ (8003e34 <send_encoder_status+0x38>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8003e14:	4b08      	ldr	r3, [pc, #32]	@ (8003e38 <send_encoder_status+0x3c>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    send_bluetooth_printf("Encoders - Left:%ld Right:%ld Raw_L:%d Raw_R:%d\r\n",
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	4807      	ldr	r0, [pc, #28]	@ (8003e3c <send_encoder_status+0x40>)
 8003e20:	f7fd f9b4 	bl	800118c <send_bluetooth_printf>
}
 8003e24:	bf00      	nop
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	2000152c 	.word	0x2000152c
 8003e30:	20001530 	.word	0x20001530
 8003e34:	20000348 	.word	0x20000348
 8003e38:	200003d8 	.word	0x200003d8
 8003e3c:	0800ea54 	.word	0x0800ea54

08003e40 <clampf_local>:
static const int PWM_MIN = 0;
static const int PWM_MAX = 1000;
static const int PWM_MIN_MOVE = 40;                // optional min to overcome stiction

/* Helper clamp */
static inline float clampf_local(float v, float lo, float hi) {
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	ed87 0a03 	vstr	s0, [r7, #12]
 8003e4a:	edc7 0a02 	vstr	s1, [r7, #8]
 8003e4e:	ed87 1a01 	vstr	s2, [r7, #4]
    return (v < lo) ? lo : (v > hi) ? hi : v;
 8003e52:	ed97 7a03 	vldr	s14, [r7, #12]
 8003e56:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e62:	d501      	bpl.n	8003e68 <clampf_local+0x28>
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	e00b      	b.n	8003e80 <clampf_local+0x40>
 8003e68:	ed97 7a03 	vldr	s14, [r7, #12]
 8003e6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e78:	dd01      	ble.n	8003e7e <clampf_local+0x3e>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	e000      	b.n	8003e80 <clampf_local+0x40>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	ee07 3a90 	vmov	s15, r3
}
 8003e84:	eeb0 0a67 	vmov.f32	s0, s15
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
	...

08003e94 <moveStraightGyroPID_Reset>:
    if (v < lo) return lo;
    if (v > hi) return hi;
    return v;
}

void moveStraightGyroPID_Reset(void) {
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
    pid_error_prev = 0.0f;
 8003e98:	4b0b      	ldr	r3, [pc, #44]	@ (8003ec8 <moveStraightGyroPID_Reset+0x34>)
 8003e9a:	f04f 0200 	mov.w	r2, #0
 8003e9e:	601a      	str	r2, [r3, #0]
    pid_integral = 0.0f;
 8003ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ecc <moveStraightGyroPID_Reset+0x38>)
 8003ea2:	f04f 0200 	mov.w	r2, #0
 8003ea6:	601a      	str	r2, [r3, #0]
    pid_deriv_filt = 0.0f;
 8003ea8:	4b09      	ldr	r3, [pc, #36]	@ (8003ed0 <moveStraightGyroPID_Reset+0x3c>)
 8003eaa:	f04f 0200 	mov.w	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]
    learn_cooldown = 0.0f;
 8003eb0:	4b08      	ldr	r3, [pc, #32]	@ (8003ed4 <moveStraightGyroPID_Reset+0x40>)
 8003eb2:	f04f 0200 	mov.w	r2, #0
 8003eb6:	601a      	str	r2, [r3, #0]
    pid_last_ms = HAL_GetTick();
 8003eb8:	f002 fb80 	bl	80065bc <HAL_GetTick>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	4a06      	ldr	r2, [pc, #24]	@ (8003ed8 <moveStraightGyroPID_Reset+0x44>)
 8003ec0:	6013      	str	r3, [r2, #0]
}
 8003ec2:	bf00      	nop
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20001538 	.word	0x20001538
 8003ecc:	2000153c 	.word	0x2000153c
 8003ed0:	20001540 	.word	0x20001540
 8003ed4:	20001544 	.word	0x20001544
 8003ed8:	20001534 	.word	0x20001534

08003edc <moveStraightGyroPID>:




void moveStraightGyroPID(void) {
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b088      	sub	sp, #32
 8003ee0:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8003ee2:	f002 fb6b 	bl	80065bc <HAL_GetTick>
 8003ee6:	6138      	str	r0, [r7, #16]
    float dt = (now - pid_last_ms) / 1000.0f;
 8003ee8:	4b6c      	ldr	r3, [pc, #432]	@ (800409c <moveStraightGyroPID+0x1c0>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	ee07 3a90 	vmov	s15, r3
 8003ef4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ef8:	eddf 6a69 	vldr	s13, [pc, #420]	@ 80040a0 <moveStraightGyroPID+0x1c4>
 8003efc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f00:	edc7 7a07 	vstr	s15, [r7, #28]
    if (dt <= 0.0f) dt = 0.001f; // safety small dt if HAL tick didn't advance
 8003f04:	edd7 7a07 	vldr	s15, [r7, #28]
 8003f08:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f10:	d801      	bhi.n	8003f16 <moveStraightGyroPID+0x3a>
 8003f12:	4b64      	ldr	r3, [pc, #400]	@ (80040a4 <moveStraightGyroPID+0x1c8>)
 8003f14:	61fb      	str	r3, [r7, #28]
    pid_last_ms = now;
 8003f16:	4a61      	ldr	r2, [pc, #388]	@ (800409c <moveStraightGyroPID+0x1c0>)
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	6013      	str	r3, [r2, #0]

    /* READ: your gyro rate (deg/s). Keep original sign convention:
       original code used error_g = mpu9250_get_gyro_z_compensated();
       and motor1 = base - correction; motor2 = base + correction;
       so we preserve that mapping for compatibility. */
    float error = mpu9250_get_gyro_z_compensated();
 8003f1c:	f7fd fc6e 	bl	80017fc <mpu9250_get_gyro_z_compensated>
 8003f20:	ed87 0a03 	vstr	s0, [r7, #12]

    /* Integral (with dt) + anti-windup clamp */
    pid_integral += error * dt;
 8003f24:	ed97 7a03 	vldr	s14, [r7, #12]
 8003f28:	edd7 7a07 	vldr	s15, [r7, #28]
 8003f2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f30:	4b5d      	ldr	r3, [pc, #372]	@ (80040a8 <moveStraightGyroPID+0x1cc>)
 8003f32:	edd3 7a00 	vldr	s15, [r3]
 8003f36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f3a:	4b5b      	ldr	r3, [pc, #364]	@ (80040a8 <moveStraightGyroPID+0x1cc>)
 8003f3c:	edc3 7a00 	vstr	s15, [r3]
    pid_integral = clampf_local(pid_integral, -INTEGRAL_LIMIT, INTEGRAL_LIMIT);
 8003f40:	4b59      	ldr	r3, [pc, #356]	@ (80040a8 <moveStraightGyroPID+0x1cc>)
 8003f42:	edd3 7a00 	vldr	s15, [r3]
 8003f46:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003f4a:	eeb1 7a47 	vneg.f32	s14, s14
 8003f4e:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8003f52:	eeb0 1a66 	vmov.f32	s2, s13
 8003f56:	eef0 0a47 	vmov.f32	s1, s14
 8003f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8003f5e:	f7ff ff6f 	bl	8003e40 <clampf_local>
 8003f62:	eef0 7a40 	vmov.f32	s15, s0
 8003f66:	4b50      	ldr	r3, [pc, #320]	@ (80040a8 <moveStraightGyroPID+0x1cc>)
 8003f68:	edc3 7a00 	vstr	s15, [r3]

    /* Derivative (on error) and low-pass filter */
    float deriv_raw = (error - pid_error_prev) / dt;    // d(error)/dt
 8003f6c:	4b4f      	ldr	r3, [pc, #316]	@ (80040ac <moveStraightGyroPID+0x1d0>)
 8003f6e:	edd3 7a00 	vldr	s15, [r3]
 8003f72:	ed97 7a03 	vldr	s14, [r7, #12]
 8003f76:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003f7a:	ed97 7a07 	vldr	s14, [r7, #28]
 8003f7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f82:	edc7 7a02 	vstr	s15, [r7, #8]
    pid_deriv_filt = DERIV_FILTER_ALPHA * pid_deriv_filt + (1.0f - DERIV_FILTER_ALPHA) * deriv_raw;
 8003f86:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80040b0 <moveStraightGyroPID+0x1d4>
 8003f8a:	4b4a      	ldr	r3, [pc, #296]	@ (80040b4 <moveStraightGyroPID+0x1d8>)
 8003f8c:	edd3 7a00 	vldr	s15, [r3]
 8003f90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f94:	eddf 7a46 	vldr	s15, [pc, #280]	@ 80040b0 <moveStraightGyroPID+0x1d4>
 8003f98:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f9c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003fa0:	edd7 7a02 	vldr	s15, [r7, #8]
 8003fa4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003fa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fac:	4b41      	ldr	r3, [pc, #260]	@ (80040b4 <moveStraightGyroPID+0x1d8>)
 8003fae:	edc3 7a00 	vstr	s15, [r3]

    /* PID output (correction) */
    float correction = (Kp_g * error) + (Ki_g * pid_integral) + (Kd_g * pid_deriv_filt);
 8003fb2:	4b41      	ldr	r3, [pc, #260]	@ (80040b8 <moveStraightGyroPID+0x1dc>)
 8003fb4:	ed93 7a00 	vldr	s14, [r3]
 8003fb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8003fbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003fc0:	4b3e      	ldr	r3, [pc, #248]	@ (80040bc <moveStraightGyroPID+0x1e0>)
 8003fc2:	edd3 6a00 	vldr	s13, [r3]
 8003fc6:	4b38      	ldr	r3, [pc, #224]	@ (80040a8 <moveStraightGyroPID+0x1cc>)
 8003fc8:	edd3 7a00 	vldr	s15, [r3]
 8003fcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003fd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003fd4:	4b3a      	ldr	r3, [pc, #232]	@ (80040c0 <moveStraightGyroPID+0x1e4>)
 8003fd6:	edd3 6a00 	vldr	s13, [r3]
 8003fda:	4b36      	ldr	r3, [pc, #216]	@ (80040b4 <moveStraightGyroPID+0x1d8>)
 8003fdc:	edd3 7a00 	vldr	s15, [r3]
 8003fe0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003fe4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fe8:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Base PWM for forward motion (adjust to your nominal cruising PWM) */
    int pwm = 570;
 8003fec:	f240 233a 	movw	r3, #570	@ 0x23a
 8003ff0:	603b      	str	r3, [r7, #0]

    int motor1Speed = (int)roundf((float)pwm - correction); // right wheel in your mapping
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	ee07 3a90 	vmov	s15, r3
 8003ff8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ffc:	edd7 7a01 	vldr	s15, [r7, #4]
 8004000:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004004:	eeb0 0a67 	vmov.f32	s0, s15
 8004008:	f009 fd12 	bl	800da30 <roundf>
 800400c:	eef0 7a40 	vmov.f32	s15, s0
 8004010:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004014:	ee17 3a90 	vmov	r3, s15
 8004018:	61bb      	str	r3, [r7, #24]
    int motor2Speed = (int)roundf((float)pwm + correction); // left wheel
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	ee07 3a90 	vmov	s15, r3
 8004020:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004024:	edd7 7a01 	vldr	s15, [r7, #4]
 8004028:	ee77 7a27 	vadd.f32	s15, s14, s15
 800402c:	eeb0 0a67 	vmov.f32	s0, s15
 8004030:	f009 fcfe 	bl	800da30 <roundf>
 8004034:	eef0 7a40 	vmov.f32	s15, s0
 8004038:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800403c:	ee17 3a90 	vmov	r3, s15
 8004040:	617b      	str	r3, [r7, #20]

    /* Clamp PWM outputs (and provide a safe top, not full 1000 if you prefer) */
    if (motor1Speed > 1200) motor1Speed = 1200;
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8004048:	dd02      	ble.n	8004050 <moveStraightGyroPID+0x174>
 800404a:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 800404e:	61bb      	str	r3, [r7, #24]
    if (motor2Speed > 1200) motor2Speed = 1200;
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8004056:	dd02      	ble.n	800405e <moveStraightGyroPID+0x182>
 8004058:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 800405c:	617b      	str	r3, [r7, #20]
    if (motor1Speed < 0) motor1Speed = 0;
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	2b00      	cmp	r3, #0
 8004062:	da01      	bge.n	8004068 <moveStraightGyroPID+0x18c>
 8004064:	2300      	movs	r3, #0
 8004066:	61bb      	str	r3, [r7, #24]
    if (motor2Speed < 0) motor2Speed = 0;
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	2b00      	cmp	r3, #0
 800406c:	da01      	bge.n	8004072 <moveStraightGyroPID+0x196>
 800406e:	2300      	movs	r3, #0
 8004070:	617b      	str	r3, [r7, #20]



    /* Set motors: adjust direction flags if your wiring uses opposite logic */
    motor_set(0, true, motor2Speed); // Left
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	b29b      	uxth	r3, r3
 8004076:	461a      	mov	r2, r3
 8004078:	2101      	movs	r1, #1
 800407a:	2000      	movs	r0, #0
 800407c:	f7ff fe7a 	bl	8003d74 <motor_set>
    motor_set(1, true, motor1Speed); // Right
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	b29b      	uxth	r3, r3
 8004084:	461a      	mov	r2, r3
 8004086:	2101      	movs	r1, #1
 8004088:	2001      	movs	r0, #1
 800408a:	f7ff fe73 	bl	8003d74 <motor_set>

    /* store previous error for next derivative computation */
    pid_error_prev = error;
 800408e:	4a07      	ldr	r2, [pc, #28]	@ (80040ac <moveStraightGyroPID+0x1d0>)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6013      	str	r3, [r2, #0]
}
 8004094:	bf00      	nop
 8004096:	3720      	adds	r7, #32
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}
 800409c:	20001534 	.word	0x20001534
 80040a0:	447a0000 	.word	0x447a0000
 80040a4:	3a83126f 	.word	0x3a83126f
 80040a8:	2000153c 	.word	0x2000153c
 80040ac:	20001538 	.word	0x20001538
 80040b0:	3f6fd007 	.word	0x3f6fd007
 80040b4:	20001540 	.word	0x20001540
 80040b8:	20000008 	.word	0x20000008
 80040bc:	2000000c 	.word	0x2000000c
 80040c0:	20000010 	.word	0x20000010

080040c4 <signf>:
static const float INTEGRAL_CLAMP = 10.0f;

// --- PID state ---
static float pid_int = 0.0f, pid_prev_err = 0.0f, pid_deriv_f = 0.0f;

static inline float signf(float x) { return (x >= 0.0f) ? 1.0f : -1.0f; }
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80040ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80040d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040da:	db02      	blt.n	80040e2 <signf+0x1e>
 80040dc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80040e0:	e000      	b.n	80040e4 <signf+0x20>
 80040e2:	4b05      	ldr	r3, [pc, #20]	@ (80040f8 <signf+0x34>)
 80040e4:	ee07 3a90 	vmov	s15, r3
 80040e8:	eeb0 0a67 	vmov.f32	s0, s15
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	bf800000 	.word	0xbf800000

080040fc <gyro_turn_reset>:

void gyro_turn_reset(void) {
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
    pid_int = 0.0f;
 8004100:	4b09      	ldr	r3, [pc, #36]	@ (8004128 <gyro_turn_reset+0x2c>)
 8004102:	f04f 0200 	mov.w	r2, #0
 8004106:	601a      	str	r2, [r3, #0]
    pid_prev_err = 0.0f;
 8004108:	4b08      	ldr	r3, [pc, #32]	@ (800412c <gyro_turn_reset+0x30>)
 800410a:	f04f 0200 	mov.w	r2, #0
 800410e:	601a      	str	r2, [r3, #0]
    pid_deriv_f = 0.0f;
 8004110:	4b07      	ldr	r3, [pc, #28]	@ (8004130 <gyro_turn_reset+0x34>)
 8004112:	f04f 0200 	mov.w	r2, #0
 8004116:	601a      	str	r2, [r3, #0]
    pid_last_ms = HAL_GetTick();
 8004118:	f002 fa50 	bl	80065bc <HAL_GetTick>
 800411c:	4603      	mov	r3, r0
 800411e:	4a05      	ldr	r2, [pc, #20]	@ (8004134 <gyro_turn_reset+0x38>)
 8004120:	6013      	str	r3, [r2, #0]
}
 8004122:	bf00      	nop
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	20001548 	.word	0x20001548
 800412c:	2000154c 	.word	0x2000154c
 8004130:	20001550 	.word	0x20001550
 8004134:	20001534 	.word	0x20001534

08004138 <gyro_rate_pid_step>:

float gyro_rate_pid_step(float sp_dps, float meas_dps, float *p_dt) {
 8004138:	b580      	push	{r7, lr}
 800413a:	b088      	sub	sp, #32
 800413c:	af00      	add	r7, sp, #0
 800413e:	ed87 0a03 	vstr	s0, [r7, #12]
 8004142:	edc7 0a02 	vstr	s1, [r7, #8]
 8004146:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8004148:	f002 fa38 	bl	80065bc <HAL_GetTick>
 800414c:	61b8      	str	r0, [r7, #24]
    float dt = (now - pid_last_ms) / 1000.0f;
 800414e:	4b4e      	ldr	r3, [pc, #312]	@ (8004288 <gyro_rate_pid_step+0x150>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	69ba      	ldr	r2, [r7, #24]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	ee07 3a90 	vmov	s15, r3
 800415a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800415e:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 800428c <gyro_rate_pid_step+0x154>
 8004162:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004166:	edc7 7a07 	vstr	s15, [r7, #28]
    if (dt <= 0.0f) dt = 0.002f;
 800416a:	edd7 7a07 	vldr	s15, [r7, #28]
 800416e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004176:	d801      	bhi.n	800417c <gyro_rate_pid_step+0x44>
 8004178:	4b45      	ldr	r3, [pc, #276]	@ (8004290 <gyro_rate_pid_step+0x158>)
 800417a:	61fb      	str	r3, [r7, #28]
    pid_last_ms = now;
 800417c:	4a42      	ldr	r2, [pc, #264]	@ (8004288 <gyro_rate_pid_step+0x150>)
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	6013      	str	r3, [r2, #0]
    if (p_dt) *p_dt = dt;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d002      	beq.n	800418e <gyro_rate_pid_step+0x56>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	69fa      	ldr	r2, [r7, #28]
 800418c:	601a      	str	r2, [r3, #0]

    float err = sp_dps - meas_dps;
 800418e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004192:	edd7 7a02 	vldr	s15, [r7, #8]
 8004196:	ee77 7a67 	vsub.f32	s15, s14, s15
 800419a:	edc7 7a05 	vstr	s15, [r7, #20]

    // integral (anti-windup)
    pid_int += err * dt;
 800419e:	ed97 7a05 	vldr	s14, [r7, #20]
 80041a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80041a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041aa:	4b3a      	ldr	r3, [pc, #232]	@ (8004294 <gyro_rate_pid_step+0x15c>)
 80041ac:	edd3 7a00 	vldr	s15, [r3]
 80041b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041b4:	4b37      	ldr	r3, [pc, #220]	@ (8004294 <gyro_rate_pid_step+0x15c>)
 80041b6:	edc3 7a00 	vstr	s15, [r3]
    if (pid_int >  INTEGRAL_CLAMP) pid_int =  INTEGRAL_CLAMP;
 80041ba:	4b36      	ldr	r3, [pc, #216]	@ (8004294 <gyro_rate_pid_step+0x15c>)
 80041bc:	edd3 7a00 	vldr	s15, [r3]
 80041c0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80041c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041cc:	dd02      	ble.n	80041d4 <gyro_rate_pid_step+0x9c>
 80041ce:	4a32      	ldr	r2, [pc, #200]	@ (8004298 <gyro_rate_pid_step+0x160>)
 80041d0:	4b30      	ldr	r3, [pc, #192]	@ (8004294 <gyro_rate_pid_step+0x15c>)
 80041d2:	601a      	str	r2, [r3, #0]
    if (pid_int < -INTEGRAL_CLAMP) pid_int = -INTEGRAL_CLAMP;
 80041d4:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 80041d8:	eeb1 7a67 	vneg.f32	s14, s15
 80041dc:	4b2d      	ldr	r3, [pc, #180]	@ (8004294 <gyro_rate_pid_step+0x15c>)
 80041de:	edd3 7a00 	vldr	s15, [r3]
 80041e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ea:	dd06      	ble.n	80041fa <gyro_rate_pid_step+0xc2>
 80041ec:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 80041f0:	eef1 7a67 	vneg.f32	s15, s15
 80041f4:	4b27      	ldr	r3, [pc, #156]	@ (8004294 <gyro_rate_pid_step+0x15c>)
 80041f6:	edc3 7a00 	vstr	s15, [r3]

    // derivative (filtered)
    float d_raw = (err - pid_prev_err) / dt;
 80041fa:	4b28      	ldr	r3, [pc, #160]	@ (800429c <gyro_rate_pid_step+0x164>)
 80041fc:	edd3 7a00 	vldr	s15, [r3]
 8004200:	ed97 7a05 	vldr	s14, [r7, #20]
 8004204:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004208:	ed97 7a07 	vldr	s14, [r7, #28]
 800420c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004210:	edc7 7a04 	vstr	s15, [r7, #16]
    pid_deriv_f = DERIV_ALPHA * pid_deriv_f + (1.0f - DERIV_ALPHA) * d_raw;
 8004214:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80042a0 <gyro_rate_pid_step+0x168>
 8004218:	4b22      	ldr	r3, [pc, #136]	@ (80042a4 <gyro_rate_pid_step+0x16c>)
 800421a:	edd3 7a00 	vldr	s15, [r3]
 800421e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004222:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80042a0 <gyro_rate_pid_step+0x168>
 8004226:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800422a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800422e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004232:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004236:	ee77 7a27 	vadd.f32	s15, s14, s15
 800423a:	4b1a      	ldr	r3, [pc, #104]	@ (80042a4 <gyro_rate_pid_step+0x16c>)
 800423c:	edc3 7a00 	vstr	s15, [r3]
    pid_prev_err = err;
 8004240:	4a16      	ldr	r2, [pc, #88]	@ (800429c <gyro_rate_pid_step+0x164>)
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	6013      	str	r3, [r2, #0]

    // PID  PWM (right - left)
    return Kp_g*err + Ki_g*pid_int + Kd_g*pid_deriv_f;
 8004246:	4b18      	ldr	r3, [pc, #96]	@ (80042a8 <gyro_rate_pid_step+0x170>)
 8004248:	ed93 7a00 	vldr	s14, [r3]
 800424c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004250:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004254:	4b15      	ldr	r3, [pc, #84]	@ (80042ac <gyro_rate_pid_step+0x174>)
 8004256:	edd3 6a00 	vldr	s13, [r3]
 800425a:	4b0e      	ldr	r3, [pc, #56]	@ (8004294 <gyro_rate_pid_step+0x15c>)
 800425c:	edd3 7a00 	vldr	s15, [r3]
 8004260:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004264:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004268:	4b11      	ldr	r3, [pc, #68]	@ (80042b0 <gyro_rate_pid_step+0x178>)
 800426a:	edd3 6a00 	vldr	s13, [r3]
 800426e:	4b0d      	ldr	r3, [pc, #52]	@ (80042a4 <gyro_rate_pid_step+0x16c>)
 8004270:	edd3 7a00 	vldr	s15, [r3]
 8004274:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004278:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800427c:	eeb0 0a67 	vmov.f32	s0, s15
 8004280:	3720      	adds	r7, #32
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	20001534 	.word	0x20001534
 800428c:	447a0000 	.word	0x447a0000
 8004290:	3b03126f 	.word	0x3b03126f
 8004294:	20001548 	.word	0x20001548
 8004298:	41200000 	.word	0x41200000
 800429c:	2000154c 	.word	0x2000154c
 80042a0:	3f666666 	.word	0x3f666666
 80042a4:	20001550 	.word	0x20001550
 80042a8:	20000008 	.word	0x20000008
 80042ac:	2000000c 	.word	0x2000000c
 80042b0:	20000010 	.word	0x20000010

080042b4 <turn_in_place_gyro>:
/**
 * In-place turn by angle (deg). +angle = CCW/left, -angle = CW/right.
 * base_pwm = 80..250 is typical. timeout_ms is safety.
 */
void turn_in_place_gyro(float angle_deg, int base_pwm, uint32_t timeout_ms)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	ed2d 8b02 	vpush	{d8}
 80042ba:	b098      	sub	sp, #96	@ 0x60
 80042bc:	af00      	add	r7, sp, #0
 80042be:	ed87 0a03 	vstr	s0, [r7, #12]
 80042c2:	60b8      	str	r0, [r7, #8]
 80042c4:	6079      	str	r1, [r7, #4]
    if (base_pwm < 60)  base_pwm = 60;
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b3b      	cmp	r3, #59	@ 0x3b
 80042ca:	dc01      	bgt.n	80042d0 <turn_in_place_gyro+0x1c>
 80042cc:	233c      	movs	r3, #60	@ 0x3c
 80042ce:	60bb      	str	r3, [r7, #8]
    if (base_pwm > 400) base_pwm = 400;
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80042d6:	dd02      	ble.n	80042de <turn_in_place_gyro+0x2a>
 80042d8:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80042dc:	60bb      	str	r3, [r7, #8]

    gyro_turn_reset();
 80042de:	f7ff ff0d 	bl	80040fc <gyro_turn_reset>

    float yaw = 0.0f;                  // integrated heading (deg)
 80042e2:	f04f 0300 	mov.w	r3, #0
 80042e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    const float target = angle_deg;    // signed target
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t t0 = HAL_GetTick();
 80042ec:	f002 f966 	bl	80065bc <HAL_GetTick>
 80042f0:	63b8      	str	r0, [r7, #56]	@ 0x38
    uint32_t settle_start = 0;
 80042f2:	2300      	movs	r3, #0
 80042f4:	65bb      	str	r3, [r7, #88]	@ 0x58

    // last timestamp for yaw integration
    uint32_t last_ms = HAL_GetTick();
 80042f6:	f002 f961 	bl	80065bc <HAL_GetTick>
 80042fa:	6578      	str	r0, [r7, #84]	@ 0x54

    while (1) {
        // --- timing ---
        uint32_t now = HAL_GetTick();
 80042fc:	f002 f95e 	bl	80065bc <HAL_GetTick>
 8004300:	6378      	str	r0, [r7, #52]	@ 0x34
        float dt = (now - last_ms) / 1000.0f;
 8004302:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004304:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	ee07 3a90 	vmov	s15, r3
 800430c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004310:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 80045b0 <turn_in_place_gyro+0x2fc>
 8004314:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004318:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
        if (dt <= 0.0f) dt = 0.001f;
 800431c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8004320:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004328:	d801      	bhi.n	800432e <turn_in_place_gyro+0x7a>
 800432a:	4ba2      	ldr	r3, [pc, #648]	@ (80045b4 <turn_in_place_gyro+0x300>)
 800432c:	653b      	str	r3, [r7, #80]	@ 0x50
        last_ms = now;
 800432e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004330:	657b      	str	r3, [r7, #84]	@ 0x54
        mpu9250_read_gyro();
 8004332:	f7fd fa9d 	bl	8001870 <mpu9250_read_gyro>
        // --- sensors ---
        float gz = mpu9250_get_gyro_z_compensated();  // deg/s
 8004336:	f7fd fa61 	bl	80017fc <mpu9250_get_gyro_z_compensated>
 800433a:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

        // --- integrate heading (keep sign!) ---
        yaw += gz * dt;
 800433e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8004342:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8004346:	ee67 7a27 	vmul.f32	s15, s14, s15
 800434a:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800434e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004352:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c

        // signed angle error (THIS FIXES THE MAIN BUG)
        float ang_err = target - yaw;
 8004356:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800435a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800435e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004362:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

        // desired rate with braking law (changes sign if you overshoot)
        float omega_brake = sqrtf(fmaxf(0.0f, 2.0f * ALPHA_MAX_DPS2 * fabsf(ang_err)));
 8004366:	4b94      	ldr	r3, [pc, #592]	@ (80045b8 <turn_in_place_gyro+0x304>)
 8004368:	edd3 7a00 	vldr	s15, [r3]
 800436c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004370:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004374:	eef0 7ae7 	vabs.f32	s15, s15
 8004378:	ee67 7a27 	vmul.f32	s15, s14, s15
 800437c:	eddf 0a8f 	vldr	s1, [pc, #572]	@ 80045bc <turn_in_place_gyro+0x308>
 8004380:	eeb0 0a67 	vmov.f32	s0, s15
 8004384:	f009 faea 	bl	800d95c <fmaxf>
 8004388:	eef0 7a40 	vmov.f32	s15, s0
 800438c:	eeb0 0a67 	vmov.f32	s0, s15
 8004390:	f009 fac6 	bl	800d920 <sqrtf>
 8004394:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
        float omega_des = clampf_local(omega_brake, 0.0f, OMEGA_MAX_DPS) * signf(ang_err);
 8004398:	4b89      	ldr	r3, [pc, #548]	@ (80045c0 <turn_in_place_gyro+0x30c>)
 800439a:	edd3 7a00 	vldr	s15, [r3]
 800439e:	eeb0 1a67 	vmov.f32	s2, s15
 80043a2:	eddf 0a86 	vldr	s1, [pc, #536]	@ 80045bc <turn_in_place_gyro+0x308>
 80043a6:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 80043aa:	f7ff fd49 	bl	8003e40 <clampf_local>
 80043ae:	eeb0 8a40 	vmov.f32	s16, s0
 80043b2:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80043b6:	f7ff fe85 	bl	80040c4 <signf>
 80043ba:	eef0 7a40 	vmov.f32	s15, s0
 80043be:	ee68 7a27 	vmul.f32	s15, s16, s15
 80043c2:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

        // small deadband on command (avoid micro twitch)
        if (fabsf(omega_des) < OMEGA_CMD_DEADBAND) omega_des = 0.0f;
 80043c6:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80043ca:	eeb0 7ae7 	vabs.f32	s14, s15
 80043ce:	4b7d      	ldr	r3, [pc, #500]	@ (80045c4 <turn_in_place_gyro+0x310>)
 80043d0:	edd3 7a00 	vldr	s15, [r3]
 80043d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043dc:	d502      	bpl.n	80043e4 <turn_in_place_gyro+0x130>
 80043de:	f04f 0300 	mov.w	r3, #0
 80043e2:	64fb      	str	r3, [r7, #76]	@ 0x4c

        // --- inner rate loop ---
        float pid_dt = 0.0f;
 80043e4:	f04f 0300 	mov.w	r3, #0
 80043e8:	613b      	str	r3, [r7, #16]
        float dPWM_pid = gyro_rate_pid_step(omega_des, gz, &pid_dt);  // PWM from PID
 80043ea:	f107 0310 	add.w	r3, r7, #16
 80043ee:	4618      	mov	r0, r3
 80043f0:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 80043f4:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 80043f8:	f7ff fe9e 	bl	8004138 <gyro_rate_pid_step>
 80043fc:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        float dPWM_ff  = (fabsf(omega_des) > 0.0f) ? (omega_des / GYRO_K_DPS_PER_DPWM) : 0.0f;
 8004400:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8004404:	eef0 7ae7 	vabs.f32	s15, s15
 8004408:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800440c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004410:	dd06      	ble.n	8004420 <turn_in_place_gyro+0x16c>
 8004412:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8004416:	eddf 6a6c 	vldr	s13, [pc, #432]	@ 80045c8 <turn_in_place_gyro+0x314>
 800441a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800441e:	e001      	b.n	8004424 <turn_in_place_gyro+0x170>
 8004420:	eddf 7a66 	vldr	s15, [pc, #408]	@ 80045bc <turn_in_place_gyro+0x308>
 8004424:	edc7 7a08 	vstr	s15, [r7, #32]
        float dPWM     = dPWM_ff + dPWM_pid;   // total PWM (right - left), signed
 8004428:	ed97 7a08 	vldr	s14, [r7, #32]
 800442c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004430:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004434:	edc7 7a07 	vstr	s15, [r7, #28]

        // split PWM around base so both sides get torque
        float right_mag = (float)base_pwm + 0.5f * fabsf(dPWM);
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	ee07 3a90 	vmov	s15, r3
 800443e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004442:	edd7 7a07 	vldr	s15, [r7, #28]
 8004446:	eef0 7ae7 	vabs.f32	s15, s15
 800444a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800444e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004456:	edc7 7a06 	vstr	s15, [r7, #24]
        float left_mag  = (float)base_pwm + 0.5f * fabsf(dPWM);
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	ee07 3a90 	vmov	s15, r3
 8004460:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004464:	edd7 7a07 	vldr	s15, [r7, #28]
 8004468:	eef0 7ae7 	vabs.f32	s15, s15
 800446c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8004470:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004474:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004478:	edc7 7a05 	vstr	s15, [r7, #20]

        // decide directions from CURRENT command sign (not the initial turn dir)
        bool left_forward, right_forward;
        if (dPWM >= 0.0f) {
 800447c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004480:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004488:	db06      	blt.n	8004498 <turn_in_place_gyro+0x1e4>
            // turn left: left backward, right forward
            left_forward  = false;
 800448a:	2300      	movs	r3, #0
 800448c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
            right_forward = true;
 8004490:	2301      	movs	r3, #1
 8004492:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8004496:	e005      	b.n	80044a4 <turn_in_place_gyro+0x1f0>
        } else {
            // turn right: left forward, right backward
            left_forward  = true;
 8004498:	2301      	movs	r3, #1
 800449a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
            right_forward = false;
 800449e:	2300      	movs	r3, #0
 80044a0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
        }

        // if command very small AND rate small, cut power to stop cleanly
        if (fabsf(ang_err) <= ANGLE_TOL_DEG && fabsf(gz) <= RATE_TOL_DPS) {
 80044a4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80044a8:	eeb0 7ae7 	vabs.f32	s14, s15
 80044ac:	4b47      	ldr	r3, [pc, #284]	@ (80045cc <turn_in_place_gyro+0x318>)
 80044ae:	edd3 7a00 	vldr	s15, [r3]
 80044b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044ba:	d822      	bhi.n	8004502 <turn_in_place_gyro+0x24e>
 80044bc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80044c0:	eeb0 7ae7 	vabs.f32	s14, s15
 80044c4:	4b42      	ldr	r3, [pc, #264]	@ (80045d0 <turn_in_place_gyro+0x31c>)
 80044c6:	edd3 7a00 	vldr	s15, [r3]
 80044ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044d2:	d816      	bhi.n	8004502 <turn_in_place_gyro+0x24e>
            motor_set(0, true, 0);
 80044d4:	2200      	movs	r2, #0
 80044d6:	2101      	movs	r1, #1
 80044d8:	2000      	movs	r0, #0
 80044da:	f7ff fc4b 	bl	8003d74 <motor_set>
            motor_set(1, true, 0);
 80044de:	2200      	movs	r2, #0
 80044e0:	2101      	movs	r1, #1
 80044e2:	2001      	movs	r0, #1
 80044e4:	f7ff fc46 	bl	8003d74 <motor_set>
            if (settle_start == 0) settle_start = now;
 80044e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <turn_in_place_gyro+0x23e>
 80044ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044f0:	65bb      	str	r3, [r7, #88]	@ 0x58
            if ((now - settle_start) >= SETTLE_MS) break;
 80044f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80044f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044f6:	1ad2      	subs	r2, r2, r3
 80044f8:	4b36      	ldr	r3, [pc, #216]	@ (80045d4 <turn_in_place_gyro+0x320>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d340      	bcc.n	8004582 <turn_in_place_gyro+0x2ce>
 8004500:	e04a      	b.n	8004598 <turn_in_place_gyro+0x2e4>
        } else {
            settle_start = 0;
 8004502:	2300      	movs	r3, #0
 8004504:	65bb      	str	r3, [r7, #88]	@ 0x58

            // Apply PWM (no fake min move offsets herelet control truly go to 0 near stop)
            int pwmL = (int)roundf(left_mag);
 8004506:	ed97 0a05 	vldr	s0, [r7, #20]
 800450a:	f009 fa91 	bl	800da30 <roundf>
 800450e:	eef0 7a40 	vmov.f32	s15, s0
 8004512:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004516:	ee17 3a90 	vmov	r3, s15
 800451a:	647b      	str	r3, [r7, #68]	@ 0x44
            int pwmR = (int)roundf(right_mag);
 800451c:	ed97 0a06 	vldr	s0, [r7, #24]
 8004520:	f009 fa86 	bl	800da30 <roundf>
 8004524:	eef0 7a40 	vmov.f32	s15, s0
 8004528:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800452c:	ee17 3a90 	vmov	r3, s15
 8004530:	643b      	str	r3, [r7, #64]	@ 0x40
            if (pwmL < 0) pwmL = 0;
 8004532:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004534:	2b00      	cmp	r3, #0
 8004536:	da01      	bge.n	800453c <turn_in_place_gyro+0x288>
 8004538:	2300      	movs	r3, #0
 800453a:	647b      	str	r3, [r7, #68]	@ 0x44
            if (pwmL > 1000) pwmL = 1000;
 800453c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800453e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004542:	dd02      	ble.n	800454a <turn_in_place_gyro+0x296>
 8004544:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004548:	647b      	str	r3, [r7, #68]	@ 0x44
            if (pwmR < 0) pwmR = 0;
 800454a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800454c:	2b00      	cmp	r3, #0
 800454e:	da01      	bge.n	8004554 <turn_in_place_gyro+0x2a0>
 8004550:	2300      	movs	r3, #0
 8004552:	643b      	str	r3, [r7, #64]	@ 0x40
            if (pwmR > 1000) pwmR = 1000;
 8004554:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004556:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800455a:	dd02      	ble.n	8004562 <turn_in_place_gyro+0x2ae>
 800455c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004560:	643b      	str	r3, [r7, #64]	@ 0x40

            motor_set(0, left_forward,  (uint16_t)pwmL);
 8004562:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004564:	b29a      	uxth	r2, r3
 8004566:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800456a:	4619      	mov	r1, r3
 800456c:	2000      	movs	r0, #0
 800456e:	f7ff fc01 	bl	8003d74 <motor_set>
            motor_set(1, right_forward, (uint16_t)pwmR);
 8004572:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004574:	b29a      	uxth	r2, r3
 8004576:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800457a:	4619      	mov	r1, r3
 800457c:	2001      	movs	r0, #1
 800457e:	f7ff fbf9 	bl	8003d74 <motor_set>
        }

        if ((now - t0) > timeout_ms) break;
 8004582:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	429a      	cmp	r2, r3
 800458c:	d303      	bcc.n	8004596 <turn_in_place_gyro+0x2e2>

        HAL_Delay(2); // ~500 Hz outer loop
 800458e:	2002      	movs	r0, #2
 8004590:	f002 f820 	bl	80065d4 <HAL_Delay>
    while (1) {
 8004594:	e6b2      	b.n	80042fc <turn_in_place_gyro+0x48>
        if ((now - t0) > timeout_ms) break;
 8004596:	bf00      	nop
    }

    break_motors();
 8004598:	f7ff fb54 	bl	8003c44 <break_motors>
    HAL_Delay(60);
 800459c:	203c      	movs	r0, #60	@ 0x3c
 800459e:	f002 f819 	bl	80065d4 <HAL_Delay>
}
 80045a2:	bf00      	nop
 80045a4:	3760      	adds	r7, #96	@ 0x60
 80045a6:	46bd      	mov	sp, r7
 80045a8:	ecbd 8b02 	vpop	{d8}
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	447a0000 	.word	0x447a0000
 80045b4:	3a83126f 	.word	0x3a83126f
 80045b8:	20000018 	.word	0x20000018
 80045bc:	00000000 	.word	0x00000000
 80045c0:	20000014 	.word	0x20000014
 80045c4:	20000028 	.word	0x20000028
 80045c8:	3fb0ff97 	.word	0x3fb0ff97
 80045cc:	2000001c 	.word	0x2000001c
 80045d0:	20000020 	.word	0x20000020
 80045d4:	20000024 	.word	0x20000024

080045d8 <turn_off_emitters>:

/**
 * @brief Turn off IR emitters
 */
void turn_off_emitters(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EMIT_FRONT_LEFT_GPIO_Port, EMIT_FRONT_LEFT_Pin, GPIO_PIN_RESET);
 80045dc:	2200      	movs	r2, #0
 80045de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80045e2:	480b      	ldr	r0, [pc, #44]	@ (8004610 <turn_off_emitters+0x38>)
 80045e4:	f002 ff34 	bl	8007450 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_SIDE_LEFT_GPIO_Port, EMIT_SIDE_LEFT_Pin, GPIO_PIN_RESET);
 80045e8:	2200      	movs	r2, #0
 80045ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80045ee:	4809      	ldr	r0, [pc, #36]	@ (8004614 <turn_off_emitters+0x3c>)
 80045f0:	f002 ff2e 	bl	8007450 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_SIDE_RIGHT_GPIO_Port, EMIT_SIDE_RIGHT_Pin, GPIO_PIN_RESET);
 80045f4:	2200      	movs	r2, #0
 80045f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80045fa:	4805      	ldr	r0, [pc, #20]	@ (8004610 <turn_off_emitters+0x38>)
 80045fc:	f002 ff28 	bl	8007450 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_FRONT_RIGHT_GPIO_Port, EMIT_FRONT_RIGHT_Pin, GPIO_PIN_RESET);
 8004600:	2200      	movs	r2, #0
 8004602:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004606:	4803      	ldr	r0, [pc, #12]	@ (8004614 <turn_off_emitters+0x3c>)
 8004608:	f002 ff22 	bl	8007450 <HAL_GPIO_WritePin>
}
 800460c:	bf00      	nop
 800460e:	bd80      	pop	{r7, pc}
 8004610:	40020400 	.word	0x40020400
 8004614:	40020000 	.word	0x40020000

08004618 <read_adc_channel>:

/**
 * @brief Read specific ADC channel using main.c multi-channel setup
 */
uint16_t read_adc_channel(uint32_t channel) {
 8004618:	b580      	push	{r7, lr}
 800461a:	b088      	sub	sp, #32
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef cfg = {0};
 8004620:	f107 030c 	add.w	r3, r7, #12
 8004624:	2200      	movs	r2, #0
 8004626:	601a      	str	r2, [r3, #0]
 8004628:	605a      	str	r2, [r3, #4]
 800462a:	609a      	str	r2, [r3, #8]
 800462c:	60da      	str	r2, [r3, #12]
    cfg.Channel = channel;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	60fb      	str	r3, [r7, #12]
    cfg.Rank = 1;
 8004632:	2301      	movs	r3, #1
 8004634:	613b      	str	r3, [r7, #16]
    cfg.SamplingTime = ADC_SAMPLETIME_480CYCLES; // more stable than 84
 8004636:	2307      	movs	r3, #7
 8004638:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &cfg) != HAL_OK) return 0;
 800463a:	f107 030c 	add.w	r3, r7, #12
 800463e:	4619      	mov	r1, r3
 8004640:	4815      	ldr	r0, [pc, #84]	@ (8004698 <read_adc_channel+0x80>)
 8004642:	f002 f9af 	bl	80069a4 <HAL_ADC_ConfigChannel>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <read_adc_channel+0x38>
 800464c:	2300      	movs	r3, #0
 800464e:	e01f      	b.n	8004690 <read_adc_channel+0x78>

    dwt_delay_us(5);                     // tiny mux settle
 8004650:	2005      	movs	r0, #5
 8004652:	f7fe f91b 	bl	800288c <dwt_delay_us>

    // dummy conversion (discard)
    HAL_ADC_Start(&hadc1);
 8004656:	4810      	ldr	r0, [pc, #64]	@ (8004698 <read_adc_channel+0x80>)
 8004658:	f002 f824 	bl	80066a4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 800465c:	210a      	movs	r1, #10
 800465e:	480e      	ldr	r0, [pc, #56]	@ (8004698 <read_adc_channel+0x80>)
 8004660:	f002 f907 	bl	8006872 <HAL_ADC_PollForConversion>
    (void)HAL_ADC_GetValue(&hadc1);
 8004664:	480c      	ldr	r0, [pc, #48]	@ (8004698 <read_adc_channel+0x80>)
 8004666:	f002 f98f 	bl	8006988 <HAL_ADC_GetValue>
    HAL_ADC_Stop(&hadc1);
 800466a:	480b      	ldr	r0, [pc, #44]	@ (8004698 <read_adc_channel+0x80>)
 800466c:	f002 f8ce 	bl	800680c <HAL_ADC_Stop>

    // real conversion
    HAL_ADC_Start(&hadc1);
 8004670:	4809      	ldr	r0, [pc, #36]	@ (8004698 <read_adc_channel+0x80>)
 8004672:	f002 f817 	bl	80066a4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8004676:	210a      	movs	r1, #10
 8004678:	4807      	ldr	r0, [pc, #28]	@ (8004698 <read_adc_channel+0x80>)
 800467a:	f002 f8fa 	bl	8006872 <HAL_ADC_PollForConversion>
    uint16_t v = HAL_ADC_GetValue(&hadc1);
 800467e:	4806      	ldr	r0, [pc, #24]	@ (8004698 <read_adc_channel+0x80>)
 8004680:	f002 f982 	bl	8006988 <HAL_ADC_GetValue>
 8004684:	4603      	mov	r3, r0
 8004686:	83fb      	strh	r3, [r7, #30]
    HAL_ADC_Stop(&hadc1);
 8004688:	4803      	ldr	r0, [pc, #12]	@ (8004698 <read_adc_channel+0x80>)
 800468a:	f002 f8bf 	bl	800680c <HAL_ADC_Stop>
    return v;
 800468e:	8bfb      	ldrh	r3, [r7, #30]
}
 8004690:	4618      	mov	r0, r3
 8004692:	3720      	adds	r7, #32
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	20000260 	.word	0x20000260

0800469c <update_sensors>:
		                          sensors.side_left, sensors.wall_left, sensors.side_right, sensors.wall_right);
}



void update_sensors(void){
 800469c:	b580      	push	{r7, lr}
 800469e:	b088      	sub	sp, #32
 80046a0:	af00      	add	r7, sp, #0
	turn_off_emitters();
 80046a2:	f7ff ff99 	bl	80045d8 <turn_off_emitters>
	//dwt_delay_us(500);
	uint16_t off_FL = read_adc_channel(ADC_CHANNEL_5);
 80046a6:	2005      	movs	r0, #5
 80046a8:	f7ff ffb6 	bl	8004618 <read_adc_channel>
 80046ac:	4603      	mov	r3, r0
 80046ae:	83bb      	strh	r3, [r7, #28]
	uint16_t off_FR = read_adc_channel(ADC_CHANNEL_2);
 80046b0:	2002      	movs	r0, #2
 80046b2:	f7ff ffb1 	bl	8004618 <read_adc_channel>
 80046b6:	4603      	mov	r3, r0
 80046b8:	83fb      	strh	r3, [r7, #30]
	uint16_t off_L = read_adc_channel(ADC_CHANNEL_4);
 80046ba:	2004      	movs	r0, #4
 80046bc:	f7ff ffac 	bl	8004618 <read_adc_channel>
 80046c0:	4603      	mov	r3, r0
 80046c2:	817b      	strh	r3, [r7, #10]
	uint16_t off_R = read_adc_channel(ADC_CHANNEL_3);
 80046c4:	2003      	movs	r0, #3
 80046c6:	f7ff ffa7 	bl	8004618 <read_adc_channel>
 80046ca:	4603      	mov	r3, r0
 80046cc:	813b      	strh	r3, [r7, #8]

	EMIT_ON(EMIT_FRONT_LEFT_GPIO_Port, EMIT_FRONT_LEFT_Pin);
 80046ce:	2201      	movs	r2, #1
 80046d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80046d4:	486a      	ldr	r0, [pc, #424]	@ (8004880 <update_sensors+0x1e4>)
 80046d6:	f002 febb 	bl	8007450 <HAL_GPIO_WritePin>
	EMIT_ON(EMIT_FRONT_RIGHT_GPIO_Port, EMIT_FRONT_RIGHT_Pin);
 80046da:	2201      	movs	r2, #1
 80046dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80046e0:	4868      	ldr	r0, [pc, #416]	@ (8004884 <update_sensors+0x1e8>)
 80046e2:	f002 feb5 	bl	8007450 <HAL_GPIO_WritePin>
	dwt_delay_us(50);
 80046e6:	2032      	movs	r0, #50	@ 0x32
 80046e8:	f7fe f8d0 	bl	800288c <dwt_delay_us>
	//HAL_Delay(1);

	uint16_t on_FL = read_adc_channel(ADC_CHANNEL_5);
 80046ec:	2005      	movs	r0, #5
 80046ee:	f7ff ff93 	bl	8004618 <read_adc_channel>
 80046f2:	4603      	mov	r3, r0
 80046f4:	80fb      	strh	r3, [r7, #6]
	uint16_t on_FR = read_adc_channel(ADC_CHANNEL_2);
 80046f6:	2002      	movs	r0, #2
 80046f8:	f7ff ff8e 	bl	8004618 <read_adc_channel>
 80046fc:	4603      	mov	r3, r0
 80046fe:	80bb      	strh	r3, [r7, #4]

	turn_off_emitters();
 8004700:	f7ff ff6a 	bl	80045d8 <turn_off_emitters>
	EMIT_ON(EMIT_SIDE_LEFT_GPIO_Port, EMIT_SIDE_LEFT_Pin);
 8004704:	2201      	movs	r2, #1
 8004706:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800470a:	485e      	ldr	r0, [pc, #376]	@ (8004884 <update_sensors+0x1e8>)
 800470c:	f002 fea0 	bl	8007450 <HAL_GPIO_WritePin>
	EMIT_ON(EMIT_SIDE_RIGHT_GPIO_Port, EMIT_SIDE_RIGHT_Pin);
 8004710:	2201      	movs	r2, #1
 8004712:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004716:	485a      	ldr	r0, [pc, #360]	@ (8004880 <update_sensors+0x1e4>)
 8004718:	f002 fe9a 	bl	8007450 <HAL_GPIO_WritePin>
	dwt_delay_us(80);
 800471c:	2050      	movs	r0, #80	@ 0x50
 800471e:	f7fe f8b5 	bl	800288c <dwt_delay_us>
	//HAL_Delay(1);

	uint16_t on_L = read_adc_channel(ADC_CHANNEL_4);
 8004722:	2004      	movs	r0, #4
 8004724:	f7ff ff78 	bl	8004618 <read_adc_channel>
 8004728:	4603      	mov	r3, r0
 800472a:	807b      	strh	r3, [r7, #2]
	uint16_t on_R = read_adc_channel(ADC_CHANNEL_3);
 800472c:	2003      	movs	r0, #3
 800472e:	f7ff ff73 	bl	8004618 <read_adc_channel>
 8004732:	4603      	mov	r3, r0
 8004734:	803b      	strh	r3, [r7, #0]

	turn_off_emitters();
 8004736:	f7ff ff4f 	bl	80045d8 <turn_off_emitters>
	uint32_t diff_FL;
	uint32_t diff_FR;
	uint32_t diff_L;
	uint32_t diff_R;

	if (on_FL>off_FL){
 800473a:	88fa      	ldrh	r2, [r7, #6]
 800473c:	8bbb      	ldrh	r3, [r7, #28]
 800473e:	429a      	cmp	r2, r3
 8004740:	d904      	bls.n	800474c <update_sensors+0xb0>
		diff_FL = (uint32_t)on_FL-(uint32_t)off_FL;
 8004742:	88fa      	ldrh	r2, [r7, #6]
 8004744:	8bbb      	ldrh	r3, [r7, #28]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	61bb      	str	r3, [r7, #24]
 800474a:	e001      	b.n	8004750 <update_sensors+0xb4>
	}else{
		diff_FL =0;
 800474c:	2300      	movs	r3, #0
 800474e:	61bb      	str	r3, [r7, #24]
	}
	if (on_FR>off_FR){
 8004750:	88ba      	ldrh	r2, [r7, #4]
 8004752:	8bfb      	ldrh	r3, [r7, #30]
 8004754:	429a      	cmp	r2, r3
 8004756:	d904      	bls.n	8004762 <update_sensors+0xc6>
		diff_FR = (uint32_t)on_FR-(uint32_t)off_FR;
 8004758:	88ba      	ldrh	r2, [r7, #4]
 800475a:	8bfb      	ldrh	r3, [r7, #30]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	617b      	str	r3, [r7, #20]
 8004760:	e001      	b.n	8004766 <update_sensors+0xca>
	}else{
		diff_FR =0;
 8004762:	2300      	movs	r3, #0
 8004764:	617b      	str	r3, [r7, #20]
	}
	if (on_L>off_L){
 8004766:	887a      	ldrh	r2, [r7, #2]
 8004768:	897b      	ldrh	r3, [r7, #10]
 800476a:	429a      	cmp	r2, r3
 800476c:	d904      	bls.n	8004778 <update_sensors+0xdc>
		diff_L = (uint32_t)on_L-(uint32_t)off_L;
 800476e:	887a      	ldrh	r2, [r7, #2]
 8004770:	897b      	ldrh	r3, [r7, #10]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	613b      	str	r3, [r7, #16]
 8004776:	e001      	b.n	800477c <update_sensors+0xe0>
	}else{
		diff_L=0;
 8004778:	2300      	movs	r3, #0
 800477a:	613b      	str	r3, [r7, #16]
	}
	if (on_R>off_R){
 800477c:	883a      	ldrh	r2, [r7, #0]
 800477e:	893b      	ldrh	r3, [r7, #8]
 8004780:	429a      	cmp	r2, r3
 8004782:	d904      	bls.n	800478e <update_sensors+0xf2>
		diff_R = (uint32_t)on_R-(uint32_t)off_R;
 8004784:	883a      	ldrh	r2, [r7, #0]
 8004786:	893b      	ldrh	r3, [r7, #8]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	60fb      	str	r3, [r7, #12]
 800478c:	e001      	b.n	8004792 <update_sensors+0xf6>
	}else{
		diff_R = 0;
 800478e:	2300      	movs	r3, #0
 8004790:	60fb      	str	r3, [r7, #12]
	}

	diff_FL=(diff_FL*NOMINAL)/1000;
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004798:	fb02 f303 	mul.w	r3, r2, r3
 800479c:	4a3a      	ldr	r2, [pc, #232]	@ (8004888 <update_sensors+0x1ec>)
 800479e:	fba2 2303 	umull	r2, r3, r2, r3
 80047a2:	099b      	lsrs	r3, r3, #6
 80047a4:	61bb      	str	r3, [r7, #24]
	diff_FR=(diff_FR*NOMINAL)/1000;
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80047ac:	fb02 f303 	mul.w	r3, r2, r3
 80047b0:	4a35      	ldr	r2, [pc, #212]	@ (8004888 <update_sensors+0x1ec>)
 80047b2:	fba2 2303 	umull	r2, r3, r2, r3
 80047b6:	099b      	lsrs	r3, r3, #6
 80047b8:	617b      	str	r3, [r7, #20]
	diff_L=(diff_L*NOMINAL)/1000;
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80047c0:	fb02 f303 	mul.w	r3, r2, r3
 80047c4:	4a30      	ldr	r2, [pc, #192]	@ (8004888 <update_sensors+0x1ec>)
 80047c6:	fba2 2303 	umull	r2, r3, r2, r3
 80047ca:	099b      	lsrs	r3, r3, #6
 80047cc:	613b      	str	r3, [r7, #16]
	diff_R=(diff_R*NOMINAL)/1000;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80047d4:	fb02 f303 	mul.w	r3, r2, r3
 80047d8:	4a2b      	ldr	r2, [pc, #172]	@ (8004888 <update_sensors+0x1ec>)
 80047da:	fba2 2303 	umull	r2, r3, r2, r3
 80047de:	099b      	lsrs	r3, r3, #6
 80047e0:	60fb      	str	r3, [r7, #12]


    sensors.front_left  = diff_FL;
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	4b29      	ldr	r3, [pc, #164]	@ (800488c <update_sensors+0x1f0>)
 80047e8:	811a      	strh	r2, [r3, #8]
    sensors.front_right = diff_FR;
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	4b27      	ldr	r3, [pc, #156]	@ (800488c <update_sensors+0x1f0>)
 80047f0:	805a      	strh	r2, [r3, #2]
    sensors.side_left   = diff_L;
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	b29a      	uxth	r2, r3
 80047f6:	4b25      	ldr	r3, [pc, #148]	@ (800488c <update_sensors+0x1f0>)
 80047f8:	80da      	strh	r2, [r3, #6]
    sensors.side_right  = diff_R; //tot_diff_R/5;  //
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	b29a      	uxth	r2, r3
 80047fe:	4b23      	ldr	r3, [pc, #140]	@ (800488c <update_sensors+0x1f0>)
 8004800:	809a      	strh	r2, [r3, #4]
    sensors.battery = read_adc_channel(ADC_CHANNEL_0);
 8004802:	2000      	movs	r0, #0
 8004804:	f7ff ff08 	bl	8004618 <read_adc_channel>
 8004808:	4603      	mov	r3, r0
 800480a:	461a      	mov	r2, r3
 800480c:	4b1f      	ldr	r3, [pc, #124]	@ (800488c <update_sensors+0x1f0>)
 800480e:	801a      	strh	r2, [r3, #0]
                            (sensors.front_right > get_calibrated_threshold(1));
        sensors.wall_left = (sensors.side_left > get_calibrated_threshold(2));
        sensors.wall_right = (sensors.side_right > get_calibrated_threshold(3));
    } else {
        // Fallback to static thresholds
        sensors.wall_front = (sensors.front_left > WALL_THRESHOLD_FRONT_L) ||
 8004810:	4b1e      	ldr	r3, [pc, #120]	@ (800488c <update_sensors+0x1f0>)
 8004812:	891b      	ldrh	r3, [r3, #8]
 8004814:	2b06      	cmp	r3, #6
 8004816:	d803      	bhi.n	8004820 <update_sensors+0x184>
                            (sensors.front_right > WALL_THRESHOLD_FRONT_R);
 8004818:	4b1c      	ldr	r3, [pc, #112]	@ (800488c <update_sensors+0x1f0>)
 800481a:	885b      	ldrh	r3, [r3, #2]
        sensors.wall_front = (sensors.front_left > WALL_THRESHOLD_FRONT_L) ||
 800481c:	2b06      	cmp	r3, #6
 800481e:	d901      	bls.n	8004824 <update_sensors+0x188>
 8004820:	2301      	movs	r3, #1
 8004822:	e000      	b.n	8004826 <update_sensors+0x18a>
 8004824:	2300      	movs	r3, #0
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	b2da      	uxtb	r2, r3
 800482c:	4b17      	ldr	r3, [pc, #92]	@ (800488c <update_sensors+0x1f0>)
 800482e:	729a      	strb	r2, [r3, #10]
        sensors.wall_frontL= (sensors.front_left > WALL_THRESHOLD_FRONT_L);
 8004830:	4b16      	ldr	r3, [pc, #88]	@ (800488c <update_sensors+0x1f0>)
 8004832:	891b      	ldrh	r3, [r3, #8]
 8004834:	2b06      	cmp	r3, #6
 8004836:	bf8c      	ite	hi
 8004838:	2301      	movhi	r3, #1
 800483a:	2300      	movls	r3, #0
 800483c:	b2da      	uxtb	r2, r3
 800483e:	4b13      	ldr	r3, [pc, #76]	@ (800488c <update_sensors+0x1f0>)
 8004840:	735a      	strb	r2, [r3, #13]
        sensors.wall_frontR= (sensors.front_right > WALL_THRESHOLD_FRONT_R);
 8004842:	4b12      	ldr	r3, [pc, #72]	@ (800488c <update_sensors+0x1f0>)
 8004844:	885b      	ldrh	r3, [r3, #2]
 8004846:	2b06      	cmp	r3, #6
 8004848:	bf8c      	ite	hi
 800484a:	2301      	movhi	r3, #1
 800484c:	2300      	movls	r3, #0
 800484e:	b2da      	uxtb	r2, r3
 8004850:	4b0e      	ldr	r3, [pc, #56]	@ (800488c <update_sensors+0x1f0>)
 8004852:	739a      	strb	r2, [r3, #14]
        sensors.wall_left = (sensors.side_left > WALL_THRESHOLD_SIDE_L);
 8004854:	4b0d      	ldr	r3, [pc, #52]	@ (800488c <update_sensors+0x1f0>)
 8004856:	88db      	ldrh	r3, [r3, #6]
 8004858:	2b0f      	cmp	r3, #15
 800485a:	bf8c      	ite	hi
 800485c:	2301      	movhi	r3, #1
 800485e:	2300      	movls	r3, #0
 8004860:	b2da      	uxtb	r2, r3
 8004862:	4b0a      	ldr	r3, [pc, #40]	@ (800488c <update_sensors+0x1f0>)
 8004864:	72da      	strb	r2, [r3, #11]
        sensors.wall_right = (sensors.side_right > WALL_THRESHOLD_SIDE_R);
 8004866:	4b09      	ldr	r3, [pc, #36]	@ (800488c <update_sensors+0x1f0>)
 8004868:	889b      	ldrh	r3, [r3, #4]
 800486a:	2b10      	cmp	r3, #16
 800486c:	bf8c      	ite	hi
 800486e:	2301      	movhi	r3, #1
 8004870:	2300      	movls	r3, #0
 8004872:	b2da      	uxtb	r2, r3
 8004874:	4b05      	ldr	r3, [pc, #20]	@ (800488c <update_sensors+0x1f0>)
 8004876:	731a      	strb	r2, [r3, #12]

//	send_bluetooth_printf("FL:%u   FR:%u  Fwall: %d SL:%u Lwall: %d  SR:%u  Rwall: %d  \r\n",
//		                          sensors.front_left, sensors.front_right,sensors.wall_front,
//		                          sensors.side_left, sensors.wall_left, sensors.side_right, sensors.wall_right);

}
 8004878:	bf00      	nop
 800487a:	3720      	adds	r7, #32
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}
 8004880:	40020400 	.word	0x40020400
 8004884:	40020000 	.word	0x40020000
 8004888:	10624dd3 	.word	0x10624dd3
 800488c:	20000d7c 	.word	0x20000d7c

08004890 <adc_system_diagnostics>:

    send_bluetooth_message("===============================\r\n");
}


void adc_system_diagnostics(void) {
 8004890:	b5b0      	push	{r4, r5, r7, lr}
 8004892:	b08e      	sub	sp, #56	@ 0x38
 8004894:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n=== ADC SYSTEM DIAGNOSTICS ===\r\n");
 8004896:	484b      	ldr	r0, [pc, #300]	@ (80049c4 <adc_system_diagnostics+0x134>)
 8004898:	f7fc fc62 	bl	8001160 <send_bluetooth_message>

    // Check if ADC clock is enabled
    if (__HAL_RCC_ADC1_IS_CLK_ENABLED()) {
 800489c:	4b4a      	ldr	r3, [pc, #296]	@ (80049c8 <adc_system_diagnostics+0x138>)
 800489e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d003      	beq.n	80048b0 <adc_system_diagnostics+0x20>
        send_bluetooth_message(" ADC1 clock: ENABLED\r\n");
 80048a8:	4848      	ldr	r0, [pc, #288]	@ (80049cc <adc_system_diagnostics+0x13c>)
 80048aa:	f7fc fc59 	bl	8001160 <send_bluetooth_message>
 80048ae:	e002      	b.n	80048b6 <adc_system_diagnostics+0x26>
    } else {
        send_bluetooth_message(" ADC1 clock: DISABLED\r\n");
 80048b0:	4847      	ldr	r0, [pc, #284]	@ (80049d0 <adc_system_diagnostics+0x140>)
 80048b2:	f7fc fc55 	bl	8001160 <send_bluetooth_message>
    }

    // Check GPIO clock
    if (__HAL_RCC_GPIOA_IS_CLK_ENABLED()) {
 80048b6:	4b44      	ldr	r3, [pc, #272]	@ (80049c8 <adc_system_diagnostics+0x138>)
 80048b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <adc_system_diagnostics+0x3a>
        send_bluetooth_message(" GPIOA clock: ENABLED\r\n");
 80048c2:	4844      	ldr	r0, [pc, #272]	@ (80049d4 <adc_system_diagnostics+0x144>)
 80048c4:	f7fc fc4c 	bl	8001160 <send_bluetooth_message>
 80048c8:	e002      	b.n	80048d0 <adc_system_diagnostics+0x40>
    } else {
        send_bluetooth_message(" GPIOA clock: DISABLED\r\n");
 80048ca:	4843      	ldr	r0, [pc, #268]	@ (80049d8 <adc_system_diagnostics+0x148>)
 80048cc:	f7fc fc48 	bl	8001160 <send_bluetooth_message>
    }

    // Check ADC status
    if (hadc1.State == HAL_ADC_STATE_READY) {
 80048d0:	4b42      	ldr	r3, [pc, #264]	@ (80049dc <adc_system_diagnostics+0x14c>)
 80048d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d103      	bne.n	80048e0 <adc_system_diagnostics+0x50>
        send_bluetooth_message(" ADC state: READY\r\n");
 80048d8:	4841      	ldr	r0, [pc, #260]	@ (80049e0 <adc_system_diagnostics+0x150>)
 80048da:	f7fc fc41 	bl	8001160 <send_bluetooth_message>
 80048de:	e005      	b.n	80048ec <adc_system_diagnostics+0x5c>
    } else {
        send_bluetooth_printf(" ADC state: %d\r\n", hadc1.State);
 80048e0:	4b3e      	ldr	r3, [pc, #248]	@ (80049dc <adc_system_diagnostics+0x14c>)
 80048e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e4:	4619      	mov	r1, r3
 80048e6:	483f      	ldr	r0, [pc, #252]	@ (80049e4 <adc_system_diagnostics+0x154>)
 80048e8:	f7fc fc50 	bl	800118c <send_bluetooth_printf>
    }

    // Test individual channel readings
    send_bluetooth_message("Testing individual channels:\r\n");
 80048ec:	483e      	ldr	r0, [pc, #248]	@ (80049e8 <adc_system_diagnostics+0x158>)
 80048ee:	f7fc fc37 	bl	8001160 <send_bluetooth_message>

    uint32_t channels[5] = {ADC_CHANNEL_0, ADC_CHANNEL_2, ADC_CHANNEL_3, ADC_CHANNEL_4, ADC_CHANNEL_5};
 80048f2:	4b3e      	ldr	r3, [pc, #248]	@ (80049ec <adc_system_diagnostics+0x15c>)
 80048f4:	f107 0420 	add.w	r4, r7, #32
 80048f8:	461d      	mov	r5, r3
 80048fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048fe:	682b      	ldr	r3, [r5, #0]
 8004900:	6023      	str	r3, [r4, #0]
    const char* channel_names[5] = {"Battery", "Front_Right", "Side_Right", "Side_Left", "Front_Left"};
 8004902:	4b3b      	ldr	r3, [pc, #236]	@ (80049f0 <adc_system_diagnostics+0x160>)
 8004904:	f107 040c 	add.w	r4, r7, #12
 8004908:	461d      	mov	r5, r3
 800490a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800490c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800490e:	682b      	ldr	r3, [r5, #0]
 8004910:	6023      	str	r3, [r4, #0]
    uint16_t test_values[5];  // Fixed: Added array brackets

    for (int i = 0; i < 5; i++) {
 8004912:	2300      	movs	r3, #0
 8004914:	637b      	str	r3, [r7, #52]	@ 0x34
 8004916:	e04b      	b.n	80049b0 <adc_system_diagnostics+0x120>
        test_values[i] = read_adc_channel(channels[i]);
 8004918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	3338      	adds	r3, #56	@ 0x38
 800491e:	443b      	add	r3, r7
 8004920:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8004924:	4618      	mov	r0, r3
 8004926:	f7ff fe77 	bl	8004618 <read_adc_channel>
 800492a:	4603      	mov	r3, r0
 800492c:	461a      	mov	r2, r3
 800492e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	3338      	adds	r3, #56	@ 0x38
 8004934:	443b      	add	r3, r7
 8004936:	f823 2c38 	strh.w	r2, [r3, #-56]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 800493a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	3338      	adds	r3, #56	@ 0x38
 8004940:	443b      	add	r3, r7
 8004942:	f853 1c2c 	ldr.w	r1, [r3, #-44]
                             channels[i] == ADC_CHANNEL_0 ? 0 :
 8004946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	3338      	adds	r3, #56	@ 0x38
 800494c:	443b      	add	r3, r7
 800494e:	f853 3c18 	ldr.w	r3, [r3, #-24]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 8004952:	2b00      	cmp	r3, #0
 8004954:	d01f      	beq.n	8004996 <adc_system_diagnostics+0x106>
                             channels[i] == ADC_CHANNEL_2 ? 2 :
 8004956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	3338      	adds	r3, #56	@ 0x38
 800495c:	443b      	add	r3, r7
 800495e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8004962:	2b02      	cmp	r3, #2
 8004964:	d015      	beq.n	8004992 <adc_system_diagnostics+0x102>
                             channels[i] == ADC_CHANNEL_3 ? 3 :
 8004966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	3338      	adds	r3, #56	@ 0x38
 800496c:	443b      	add	r3, r7
 800496e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8004972:	2b03      	cmp	r3, #3
 8004974:	d00b      	beq.n	800498e <adc_system_diagnostics+0xfe>
                             channels[i] == ADC_CHANNEL_4 ? 4 : 5, test_values[i]);
 8004976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	3338      	adds	r3, #56	@ 0x38
 800497c:	443b      	add	r3, r7
 800497e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8004982:	2b04      	cmp	r3, #4
 8004984:	d101      	bne.n	800498a <adc_system_diagnostics+0xfa>
 8004986:	2204      	movs	r2, #4
 8004988:	e006      	b.n	8004998 <adc_system_diagnostics+0x108>
 800498a:	2205      	movs	r2, #5
 800498c:	e004      	b.n	8004998 <adc_system_diagnostics+0x108>
                             channels[i] == ADC_CHANNEL_3 ? 3 :
 800498e:	2203      	movs	r2, #3
 8004990:	e002      	b.n	8004998 <adc_system_diagnostics+0x108>
                             channels[i] == ADC_CHANNEL_2 ? 2 :
 8004992:	2202      	movs	r2, #2
 8004994:	e000      	b.n	8004998 <adc_system_diagnostics+0x108>
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 8004996:	2200      	movs	r2, #0
                             channels[i] == ADC_CHANNEL_4 ? 4 : 5, test_values[i]);
 8004998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800499a:	005b      	lsls	r3, r3, #1
 800499c:	3338      	adds	r3, #56	@ 0x38
 800499e:	443b      	add	r3, r7
 80049a0:	f833 3c38 	ldrh.w	r3, [r3, #-56]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 80049a4:	4813      	ldr	r0, [pc, #76]	@ (80049f4 <adc_system_diagnostics+0x164>)
 80049a6:	f7fc fbf1 	bl	800118c <send_bluetooth_printf>
    for (int i = 0; i < 5; i++) {
 80049aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ac:	3301      	adds	r3, #1
 80049ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80049b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049b2:	2b04      	cmp	r3, #4
 80049b4:	ddb0      	ble.n	8004918 <adc_system_diagnostics+0x88>
    }

    send_bluetooth_message("===============================\r\n");
 80049b6:	4810      	ldr	r0, [pc, #64]	@ (80049f8 <adc_system_diagnostics+0x168>)
 80049b8:	f7fc fbd2 	bl	8001160 <send_bluetooth_message>
}
 80049bc:	bf00      	nop
 80049be:	3738      	adds	r7, #56	@ 0x38
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bdb0      	pop	{r4, r5, r7, pc}
 80049c4:	0800f3cc 	.word	0x0800f3cc
 80049c8:	40023800 	.word	0x40023800
 80049cc:	0800f3f0 	.word	0x0800f3f0
 80049d0:	0800f40c 	.word	0x0800f40c
 80049d4:	0800f428 	.word	0x0800f428
 80049d8:	0800f444 	.word	0x0800f444
 80049dc:	20000260 	.word	0x20000260
 80049e0:	0800f460 	.word	0x0800f460
 80049e4:	0800f478 	.word	0x0800f478
 80049e8:	0800f490 	.word	0x0800f490
 80049ec:	0800f4c0 	.word	0x0800f4c0
 80049f0:	0800f50c 	.word	0x0800f50c
 80049f4:	0800f4b0 	.word	0x0800f4b0
 80049f8:	0800f3a8 	.word	0x0800f3a8

080049fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a02:	2300      	movs	r3, #0
 8004a04:	607b      	str	r3, [r7, #4]
 8004a06:	4b10      	ldr	r3, [pc, #64]	@ (8004a48 <HAL_MspInit+0x4c>)
 8004a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0a:	4a0f      	ldr	r2, [pc, #60]	@ (8004a48 <HAL_MspInit+0x4c>)
 8004a0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a10:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a12:	4b0d      	ldr	r3, [pc, #52]	@ (8004a48 <HAL_MspInit+0x4c>)
 8004a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a1a:	607b      	str	r3, [r7, #4]
 8004a1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a1e:	2300      	movs	r3, #0
 8004a20:	603b      	str	r3, [r7, #0]
 8004a22:	4b09      	ldr	r3, [pc, #36]	@ (8004a48 <HAL_MspInit+0x4c>)
 8004a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a26:	4a08      	ldr	r2, [pc, #32]	@ (8004a48 <HAL_MspInit+0x4c>)
 8004a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a2e:	4b06      	ldr	r3, [pc, #24]	@ (8004a48 <HAL_MspInit+0x4c>)
 8004a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a36:	603b      	str	r3, [r7, #0]
 8004a38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a3a:	bf00      	nop
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	40023800 	.word	0x40023800

08004a4c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b08a      	sub	sp, #40	@ 0x28
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a54:	f107 0314 	add.w	r3, r7, #20
 8004a58:	2200      	movs	r2, #0
 8004a5a:	601a      	str	r2, [r3, #0]
 8004a5c:	605a      	str	r2, [r3, #4]
 8004a5e:	609a      	str	r2, [r3, #8]
 8004a60:	60da      	str	r2, [r3, #12]
 8004a62:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a17      	ldr	r2, [pc, #92]	@ (8004ac8 <HAL_ADC_MspInit+0x7c>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d127      	bne.n	8004abe <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004a6e:	2300      	movs	r3, #0
 8004a70:	613b      	str	r3, [r7, #16]
 8004a72:	4b16      	ldr	r3, [pc, #88]	@ (8004acc <HAL_ADC_MspInit+0x80>)
 8004a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a76:	4a15      	ldr	r2, [pc, #84]	@ (8004acc <HAL_ADC_MspInit+0x80>)
 8004a78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a7e:	4b13      	ldr	r3, [pc, #76]	@ (8004acc <HAL_ADC_MspInit+0x80>)
 8004a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a86:	613b      	str	r3, [r7, #16]
 8004a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	60fb      	str	r3, [r7, #12]
 8004a8e:	4b0f      	ldr	r3, [pc, #60]	@ (8004acc <HAL_ADC_MspInit+0x80>)
 8004a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a92:	4a0e      	ldr	r2, [pc, #56]	@ (8004acc <HAL_ADC_MspInit+0x80>)
 8004a94:	f043 0301 	orr.w	r3, r3, #1
 8004a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8004acc <HAL_ADC_MspInit+0x80>)
 8004a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	60fb      	str	r3, [r7, #12]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = Battery_Voltage_Pin|Front_Right_Receiver_Pin|Side_Right_Receiver_Pin|Side_Left_Receiver_Pin
 8004aa6:	233d      	movs	r3, #61	@ 0x3d
 8004aa8:	617b      	str	r3, [r7, #20]
                          |Front_Left_Receiver_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ab2:	f107 0314 	add.w	r3, r7, #20
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	4805      	ldr	r0, [pc, #20]	@ (8004ad0 <HAL_ADC_MspInit+0x84>)
 8004aba:	f002 fb45 	bl	8007148 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004abe:	bf00      	nop
 8004ac0:	3728      	adds	r7, #40	@ 0x28
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	40012000 	.word	0x40012000
 8004acc:	40023800 	.word	0x40023800
 8004ad0:	40020000 	.word	0x40020000

08004ad4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b08a      	sub	sp, #40	@ 0x28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004adc:	f107 0314 	add.w	r3, r7, #20
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	605a      	str	r2, [r3, #4]
 8004ae6:	609a      	str	r2, [r3, #8]
 8004ae8:	60da      	str	r2, [r3, #12]
 8004aea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a19      	ldr	r2, [pc, #100]	@ (8004b58 <HAL_SPI_MspInit+0x84>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d12c      	bne.n	8004b50 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004af6:	2300      	movs	r3, #0
 8004af8:	613b      	str	r3, [r7, #16]
 8004afa:	4b18      	ldr	r3, [pc, #96]	@ (8004b5c <HAL_SPI_MspInit+0x88>)
 8004afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afe:	4a17      	ldr	r2, [pc, #92]	@ (8004b5c <HAL_SPI_MspInit+0x88>)
 8004b00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b04:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b06:	4b15      	ldr	r3, [pc, #84]	@ (8004b5c <HAL_SPI_MspInit+0x88>)
 8004b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b0e:	613b      	str	r3, [r7, #16]
 8004b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b12:	2300      	movs	r3, #0
 8004b14:	60fb      	str	r3, [r7, #12]
 8004b16:	4b11      	ldr	r3, [pc, #68]	@ (8004b5c <HAL_SPI_MspInit+0x88>)
 8004b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1a:	4a10      	ldr	r2, [pc, #64]	@ (8004b5c <HAL_SPI_MspInit+0x88>)
 8004b1c:	f043 0302 	orr.w	r3, r3, #2
 8004b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b22:	4b0e      	ldr	r3, [pc, #56]	@ (8004b5c <HAL_SPI_MspInit+0x88>)
 8004b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	60fb      	str	r3, [r7, #12]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = Gyro_SCL_Pin|Gyro_ADO_Pin|Gyro_SDA_Pin;
 8004b2e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8004b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b34:	2302      	movs	r3, #2
 8004b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004b40:	2305      	movs	r3, #5
 8004b42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b44:	f107 0314 	add.w	r3, r7, #20
 8004b48:	4619      	mov	r1, r3
 8004b4a:	4805      	ldr	r0, [pc, #20]	@ (8004b60 <HAL_SPI_MspInit+0x8c>)
 8004b4c:	f002 fafc 	bl	8007148 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004b50:	bf00      	nop
 8004b52:	3728      	adds	r7, #40	@ 0x28
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	40003800 	.word	0x40003800
 8004b5c:	40023800 	.word	0x40023800
 8004b60:	40020400 	.word	0x40020400

08004b64 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a18      	ldr	r2, [pc, #96]	@ (8004bd4 <HAL_TIM_Base_MspInit+0x70>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d116      	bne.n	8004ba4 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b76:	2300      	movs	r3, #0
 8004b78:	60fb      	str	r3, [r7, #12]
 8004b7a:	4b17      	ldr	r3, [pc, #92]	@ (8004bd8 <HAL_TIM_Base_MspInit+0x74>)
 8004b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b7e:	4a16      	ldr	r2, [pc, #88]	@ (8004bd8 <HAL_TIM_Base_MspInit+0x74>)
 8004b80:	f043 0301 	orr.w	r3, r3, #1
 8004b84:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b86:	4b14      	ldr	r3, [pc, #80]	@ (8004bd8 <HAL_TIM_Base_MspInit+0x74>)
 8004b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	60fb      	str	r3, [r7, #12]
 8004b90:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 7, 0);
 8004b92:	2200      	movs	r2, #0
 8004b94:	2107      	movs	r1, #7
 8004b96:	2019      	movs	r0, #25
 8004b98:	f002 fa0d 	bl	8006fb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004b9c:	2019      	movs	r0, #25
 8004b9e:	f002 fa26 	bl	8006fee <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004ba2:	e012      	b.n	8004bca <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8004bdc <HAL_TIM_Base_MspInit+0x78>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d10d      	bne.n	8004bca <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60bb      	str	r3, [r7, #8]
 8004bb2:	4b09      	ldr	r3, [pc, #36]	@ (8004bd8 <HAL_TIM_Base_MspInit+0x74>)
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb6:	4a08      	ldr	r2, [pc, #32]	@ (8004bd8 <HAL_TIM_Base_MspInit+0x74>)
 8004bb8:	f043 0302 	orr.w	r3, r3, #2
 8004bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bbe:	4b06      	ldr	r3, [pc, #24]	@ (8004bd8 <HAL_TIM_Base_MspInit+0x74>)
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	60bb      	str	r3, [r7, #8]
 8004bc8:	68bb      	ldr	r3, [r7, #8]
}
 8004bca:	bf00      	nop
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	40010000 	.word	0x40010000
 8004bd8:	40023800 	.word	0x40023800
 8004bdc:	40000400 	.word	0x40000400

08004be0 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b08c      	sub	sp, #48	@ 0x30
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004be8:	f107 031c 	add.w	r3, r7, #28
 8004bec:	2200      	movs	r2, #0
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	605a      	str	r2, [r3, #4]
 8004bf2:	609a      	str	r2, [r3, #8]
 8004bf4:	60da      	str	r2, [r3, #12]
 8004bf6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c00:	d14b      	bne.n	8004c9a <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004c02:	2300      	movs	r3, #0
 8004c04:	61bb      	str	r3, [r7, #24]
 8004c06:	4b3f      	ldr	r3, [pc, #252]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c0a:	4a3e      	ldr	r2, [pc, #248]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004c0c:	f043 0301 	orr.w	r3, r3, #1
 8004c10:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c12:	4b3c      	ldr	r3, [pc, #240]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	61bb      	str	r3, [r7, #24]
 8004c1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c1e:	2300      	movs	r3, #0
 8004c20:	617b      	str	r3, [r7, #20]
 8004c22:	4b38      	ldr	r3, [pc, #224]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c26:	4a37      	ldr	r2, [pc, #220]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004c28:	f043 0301 	orr.w	r3, r3, #1
 8004c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c2e:	4b35      	ldr	r3, [pc, #212]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	617b      	str	r3, [r7, #20]
 8004c38:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	613b      	str	r3, [r7, #16]
 8004c3e:	4b31      	ldr	r3, [pc, #196]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c42:	4a30      	ldr	r2, [pc, #192]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004c44:	f043 0302 	orr.w	r3, r3, #2
 8004c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c4a:	4b2e      	ldr	r3, [pc, #184]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	613b      	str	r3, [r7, #16]
 8004c54:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Left_EncoderA_Pin;
 8004c56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c60:	2300      	movs	r3, #0
 8004c62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c64:	2300      	movs	r3, #0
 8004c66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Left_EncoderA_GPIO_Port, &GPIO_InitStruct);
 8004c6c:	f107 031c 	add.w	r3, r7, #28
 8004c70:	4619      	mov	r1, r3
 8004c72:	4825      	ldr	r0, [pc, #148]	@ (8004d08 <HAL_TIM_Encoder_MspInit+0x128>)
 8004c74:	f002 fa68 	bl	8007148 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Left_EncoderB_Pin;
 8004c78:	2308      	movs	r3, #8
 8004c7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c80:	2300      	movs	r3, #0
 8004c82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c84:	2300      	movs	r3, #0
 8004c86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Left_EncoderB_GPIO_Port, &GPIO_InitStruct);
 8004c8c:	f107 031c 	add.w	r3, r7, #28
 8004c90:	4619      	mov	r1, r3
 8004c92:	481e      	ldr	r0, [pc, #120]	@ (8004d0c <HAL_TIM_Encoder_MspInit+0x12c>)
 8004c94:	f002 fa58 	bl	8007148 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004c98:	e030      	b.n	8004cfc <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM4)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a1c      	ldr	r2, [pc, #112]	@ (8004d10 <HAL_TIM_Encoder_MspInit+0x130>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d12b      	bne.n	8004cfc <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	60fb      	str	r3, [r7, #12]
 8004ca8:	4b16      	ldr	r3, [pc, #88]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cac:	4a15      	ldr	r2, [pc, #84]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004cae:	f043 0304 	orr.w	r3, r3, #4
 8004cb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cb4:	4b13      	ldr	r3, [pc, #76]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb8:	f003 0304 	and.w	r3, r3, #4
 8004cbc:	60fb      	str	r3, [r7, #12]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	60bb      	str	r3, [r7, #8]
 8004cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc8:	4a0e      	ldr	r2, [pc, #56]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004cca:	f043 0302 	orr.w	r3, r3, #2
 8004cce:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8004d04 <HAL_TIM_Encoder_MspInit+0x124>)
 8004cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cd4:	f003 0302 	and.w	r3, r3, #2
 8004cd8:	60bb      	str	r3, [r7, #8]
 8004cda:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Right_EncoderA_Pin|Right_EncoderB_Pin;
 8004cdc:	23c0      	movs	r3, #192	@ 0xc0
 8004cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004cec:	2302      	movs	r3, #2
 8004cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cf0:	f107 031c 	add.w	r3, r7, #28
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	4805      	ldr	r0, [pc, #20]	@ (8004d0c <HAL_TIM_Encoder_MspInit+0x12c>)
 8004cf8:	f002 fa26 	bl	8007148 <HAL_GPIO_Init>
}
 8004cfc:	bf00      	nop
 8004cfe:	3730      	adds	r7, #48	@ 0x30
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	40023800 	.word	0x40023800
 8004d08:	40020000 	.word	0x40020000
 8004d0c:	40020400 	.word	0x40020400
 8004d10:	40000800 	.word	0x40000800

08004d14 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b08a      	sub	sp, #40	@ 0x28
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d1c:	f107 0314 	add.w	r3, r7, #20
 8004d20:	2200      	movs	r2, #0
 8004d22:	601a      	str	r2, [r3, #0]
 8004d24:	605a      	str	r2, [r3, #4]
 8004d26:	609a      	str	r2, [r3, #8]
 8004d28:	60da      	str	r2, [r3, #12]
 8004d2a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a33      	ldr	r2, [pc, #204]	@ (8004e00 <HAL_TIM_MspPostInit+0xec>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d11f      	bne.n	8004d76 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d36:	2300      	movs	r3, #0
 8004d38:	613b      	str	r3, [r7, #16]
 8004d3a:	4b32      	ldr	r3, [pc, #200]	@ (8004e04 <HAL_TIM_MspPostInit+0xf0>)
 8004d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d3e:	4a31      	ldr	r2, [pc, #196]	@ (8004e04 <HAL_TIM_MspPostInit+0xf0>)
 8004d40:	f043 0301 	orr.w	r3, r3, #1
 8004d44:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d46:	4b2f      	ldr	r3, [pc, #188]	@ (8004e04 <HAL_TIM_MspPostInit+0xf0>)
 8004d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d4a:	f003 0301 	and.w	r3, r3, #1
 8004d4e:	613b      	str	r3, [r7, #16]
 8004d50:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = speaker_PWM_Pin;
 8004d52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004d56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d58:	2302      	movs	r3, #2
 8004d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d60:	2300      	movs	r3, #0
 8004d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004d64:	2301      	movs	r3, #1
 8004d66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(speaker_PWM_GPIO_Port, &GPIO_InitStruct);
 8004d68:	f107 0314 	add.w	r3, r7, #20
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	4826      	ldr	r0, [pc, #152]	@ (8004e08 <HAL_TIM_MspPostInit+0xf4>)
 8004d70:	f002 f9ea 	bl	8007148 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004d74:	e040      	b.n	8004df8 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a24      	ldr	r2, [pc, #144]	@ (8004e0c <HAL_TIM_MspPostInit+0xf8>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d13b      	bne.n	8004df8 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d80:	2300      	movs	r3, #0
 8004d82:	60fb      	str	r3, [r7, #12]
 8004d84:	4b1f      	ldr	r3, [pc, #124]	@ (8004e04 <HAL_TIM_MspPostInit+0xf0>)
 8004d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d88:	4a1e      	ldr	r2, [pc, #120]	@ (8004e04 <HAL_TIM_MspPostInit+0xf0>)
 8004d8a:	f043 0301 	orr.w	r3, r3, #1
 8004d8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d90:	4b1c      	ldr	r3, [pc, #112]	@ (8004e04 <HAL_TIM_MspPostInit+0xf0>)
 8004d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	60fb      	str	r3, [r7, #12]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	60bb      	str	r3, [r7, #8]
 8004da0:	4b18      	ldr	r3, [pc, #96]	@ (8004e04 <HAL_TIM_MspPostInit+0xf0>)
 8004da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da4:	4a17      	ldr	r2, [pc, #92]	@ (8004e04 <HAL_TIM_MspPostInit+0xf0>)
 8004da6:	f043 0302 	orr.w	r3, r3, #2
 8004daa:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dac:	4b15      	ldr	r3, [pc, #84]	@ (8004e04 <HAL_TIM_MspPostInit+0xf0>)
 8004dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	60bb      	str	r3, [r7, #8]
 8004db6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 8004db8:	23c0      	movs	r3, #192	@ 0xc0
 8004dba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004dc8:	2302      	movs	r3, #2
 8004dca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dcc:	f107 0314 	add.w	r3, r7, #20
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	480d      	ldr	r0, [pc, #52]	@ (8004e08 <HAL_TIM_MspPostInit+0xf4>)
 8004dd4:	f002 f9b8 	bl	8007148 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MOTOR_IN3_Pin|MOTOR_IN4_Pin;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de0:	2300      	movs	r3, #0
 8004de2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004de4:	2300      	movs	r3, #0
 8004de6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004de8:	2302      	movs	r3, #2
 8004dea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dec:	f107 0314 	add.w	r3, r7, #20
 8004df0:	4619      	mov	r1, r3
 8004df2:	4807      	ldr	r0, [pc, #28]	@ (8004e10 <HAL_TIM_MspPostInit+0xfc>)
 8004df4:	f002 f9a8 	bl	8007148 <HAL_GPIO_Init>
}
 8004df8:	bf00      	nop
 8004dfa:	3728      	adds	r7, #40	@ 0x28
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	40010000 	.word	0x40010000
 8004e04:	40023800 	.word	0x40023800
 8004e08:	40020000 	.word	0x40020000
 8004e0c:	40000400 	.word	0x40000400
 8004e10:	40020400 	.word	0x40020400

08004e14 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b08a      	sub	sp, #40	@ 0x28
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e1c:	f107 0314 	add.w	r3, r7, #20
 8004e20:	2200      	movs	r2, #0
 8004e22:	601a      	str	r2, [r3, #0]
 8004e24:	605a      	str	r2, [r3, #4]
 8004e26:	609a      	str	r2, [r3, #8]
 8004e28:	60da      	str	r2, [r3, #12]
 8004e2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a1d      	ldr	r2, [pc, #116]	@ (8004ea8 <HAL_UART_MspInit+0x94>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d134      	bne.n	8004ea0 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8004e36:	2300      	movs	r3, #0
 8004e38:	613b      	str	r3, [r7, #16]
 8004e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8004eac <HAL_UART_MspInit+0x98>)
 8004e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8004eac <HAL_UART_MspInit+0x98>)
 8004e40:	f043 0320 	orr.w	r3, r3, #32
 8004e44:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e46:	4b19      	ldr	r3, [pc, #100]	@ (8004eac <HAL_UART_MspInit+0x98>)
 8004e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e4a:	f003 0320 	and.w	r3, r3, #32
 8004e4e:	613b      	str	r3, [r7, #16]
 8004e50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e52:	2300      	movs	r3, #0
 8004e54:	60fb      	str	r3, [r7, #12]
 8004e56:	4b15      	ldr	r3, [pc, #84]	@ (8004eac <HAL_UART_MspInit+0x98>)
 8004e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e5a:	4a14      	ldr	r2, [pc, #80]	@ (8004eac <HAL_UART_MspInit+0x98>)
 8004e5c:	f043 0301 	orr.w	r3, r3, #1
 8004e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e62:	4b12      	ldr	r3, [pc, #72]	@ (8004eac <HAL_UART_MspInit+0x98>)
 8004e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	60fb      	str	r3, [r7, #12]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 8004e6e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e74:	2302      	movs	r3, #2
 8004e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004e80:	2308      	movs	r3, #8
 8004e82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e84:	f107 0314 	add.w	r3, r7, #20
 8004e88:	4619      	mov	r1, r3
 8004e8a:	4809      	ldr	r0, [pc, #36]	@ (8004eb0 <HAL_UART_MspInit+0x9c>)
 8004e8c:	f002 f95c 	bl	8007148 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 8004e90:	2200      	movs	r2, #0
 8004e92:	2106      	movs	r1, #6
 8004e94:	2047      	movs	r0, #71	@ 0x47
 8004e96:	f002 f88e 	bl	8006fb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004e9a:	2047      	movs	r0, #71	@ 0x47
 8004e9c:	f002 f8a7 	bl	8006fee <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8004ea0:	bf00      	nop
 8004ea2:	3728      	adds	r7, #40	@ 0x28
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	40011400 	.word	0x40011400
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	40020000 	.word	0x40020000

08004eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004eb8:	bf00      	nop
 8004eba:	e7fd      	b.n	8004eb8 <NMI_Handler+0x4>

08004ebc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ec0:	bf00      	nop
 8004ec2:	e7fd      	b.n	8004ec0 <HardFault_Handler+0x4>

08004ec4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ec8:	bf00      	nop
 8004eca:	e7fd      	b.n	8004ec8 <MemManage_Handler+0x4>

08004ecc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ed0:	bf00      	nop
 8004ed2:	e7fd      	b.n	8004ed0 <BusFault_Handler+0x4>

08004ed4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ed8:	bf00      	nop
 8004eda:	e7fd      	b.n	8004ed8 <UsageFault_Handler+0x4>

08004edc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ee0:	bf00      	nop
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr

08004eea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004eea:	b480      	push	{r7}
 8004eec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004eee:	bf00      	nop
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004efc:	bf00      	nop
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr

08004f06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f06:	b580      	push	{r7, lr}
 8004f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f0a:	f001 fb43 	bl	8006594 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f0e:	bf00      	nop
 8004f10:	bd80      	pop	{r7, pc}

08004f12 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_LEFT_Pin);
 8004f16:	2002      	movs	r0, #2
 8004f18:	f002 face 	bl	80074b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004f1c:	bf00      	nop
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f24:	4802      	ldr	r0, [pc, #8]	@ (8004f30 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004f26:	f003 fff9 	bl	8008f1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004f2a:	bf00      	nop
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	20000300 	.word	0x20000300

08004f34 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_RIGHT_Pin);
 8004f38:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004f3c:	f002 fabc 	bl	80074b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004f40:	bf00      	nop
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004f48:	4802      	ldr	r0, [pc, #8]	@ (8004f54 <USART6_IRQHandler+0x10>)
 8004f4a:	f004 ff15 	bl	8009d78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004f4e:	bf00      	nop
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	20000420 	.word	0x20000420

08004f58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	af00      	add	r7, sp, #0
  return 1;
 8004f5c:	2301      	movs	r3, #1
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <_kill>:

int _kill(int pid, int sig)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004f72:	f006 fc59 	bl	800b828 <__errno>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2216      	movs	r2, #22
 8004f7a:	601a      	str	r2, [r3, #0]
  return -1;
 8004f7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3708      	adds	r7, #8
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}

08004f88 <_exit>:

void _exit (int status)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f90:	f04f 31ff 	mov.w	r1, #4294967295
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f7ff ffe7 	bl	8004f68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f9a:	bf00      	nop
 8004f9c:	e7fd      	b.n	8004f9a <_exit+0x12>

08004f9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f9e:	b580      	push	{r7, lr}
 8004fa0:	b086      	sub	sp, #24
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	60f8      	str	r0, [r7, #12]
 8004fa6:	60b9      	str	r1, [r7, #8]
 8004fa8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004faa:	2300      	movs	r3, #0
 8004fac:	617b      	str	r3, [r7, #20]
 8004fae:	e00a      	b.n	8004fc6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004fb0:	f3af 8000 	nop.w
 8004fb4:	4601      	mov	r1, r0
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	1c5a      	adds	r2, r3, #1
 8004fba:	60ba      	str	r2, [r7, #8]
 8004fbc:	b2ca      	uxtb	r2, r1
 8004fbe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	617b      	str	r3, [r7, #20]
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	dbf0      	blt.n	8004fb0 <_read+0x12>
  }

  return len;
 8004fce:	687b      	ldr	r3, [r7, #4]
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3718      	adds	r7, #24
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b086      	sub	sp, #24
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	617b      	str	r3, [r7, #20]
 8004fe8:	e009      	b.n	8004ffe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	1c5a      	adds	r2, r3, #1
 8004fee:	60ba      	str	r2, [r7, #8]
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	617b      	str	r3, [r7, #20]
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	429a      	cmp	r2, r3
 8005004:	dbf1      	blt.n	8004fea <_write+0x12>
  }
  return len;
 8005006:	687b      	ldr	r3, [r7, #4]
}
 8005008:	4618      	mov	r0, r3
 800500a:	3718      	adds	r7, #24
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <_close>:

int _close(int file)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005018:	f04f 33ff 	mov.w	r3, #4294967295
}
 800501c:	4618      	mov	r0, r3
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005038:	605a      	str	r2, [r3, #4]
  return 0;
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <_isatty>:

int _isatty(int file)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005050:	2301      	movs	r3, #1
}
 8005052:	4618      	mov	r0, r3
 8005054:	370c      	adds	r7, #12
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr

0800505e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800505e:	b480      	push	{r7}
 8005060:	b085      	sub	sp, #20
 8005062:	af00      	add	r7, sp, #0
 8005064:	60f8      	str	r0, [r7, #12]
 8005066:	60b9      	str	r1, [r7, #8]
 8005068:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3714      	adds	r7, #20
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b086      	sub	sp, #24
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005080:	4a14      	ldr	r2, [pc, #80]	@ (80050d4 <_sbrk+0x5c>)
 8005082:	4b15      	ldr	r3, [pc, #84]	@ (80050d8 <_sbrk+0x60>)
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800508c:	4b13      	ldr	r3, [pc, #76]	@ (80050dc <_sbrk+0x64>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d102      	bne.n	800509a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005094:	4b11      	ldr	r3, [pc, #68]	@ (80050dc <_sbrk+0x64>)
 8005096:	4a12      	ldr	r2, [pc, #72]	@ (80050e0 <_sbrk+0x68>)
 8005098:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800509a:	4b10      	ldr	r3, [pc, #64]	@ (80050dc <_sbrk+0x64>)
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4413      	add	r3, r2
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d207      	bcs.n	80050b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80050a8:	f006 fbbe 	bl	800b828 <__errno>
 80050ac:	4603      	mov	r3, r0
 80050ae:	220c      	movs	r2, #12
 80050b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80050b2:	f04f 33ff 	mov.w	r3, #4294967295
 80050b6:	e009      	b.n	80050cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80050b8:	4b08      	ldr	r3, [pc, #32]	@ (80050dc <_sbrk+0x64>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80050be:	4b07      	ldr	r3, [pc, #28]	@ (80050dc <_sbrk+0x64>)
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4413      	add	r3, r2
 80050c6:	4a05      	ldr	r2, [pc, #20]	@ (80050dc <_sbrk+0x64>)
 80050c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80050ca:	68fb      	ldr	r3, [r7, #12]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3718      	adds	r7, #24
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	20020000 	.word	0x20020000
 80050d8:	00000400 	.word	0x00000400
 80050dc:	20001554 	.word	0x20001554
 80050e0:	200016f0 	.word	0x200016f0

080050e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80050e4:	b480      	push	{r7}
 80050e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80050e8:	4b06      	ldr	r3, [pc, #24]	@ (8005104 <SystemInit+0x20>)
 80050ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ee:	4a05      	ldr	r2, [pc, #20]	@ (8005104 <SystemInit+0x20>)
 80050f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80050f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80050f8:	bf00      	nop
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	e000ed00 	.word	0xe000ed00

08005108 <led_status>:

/**
 * @brief Control LED status indicators
 */
void led_status(uint8_t left_state, uint8_t right_state)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
 800510e:	4603      	mov	r3, r0
 8005110:	460a      	mov	r2, r1
 8005112:	71fb      	strb	r3, [r7, #7]
 8005114:	4613      	mov	r3, r2
 8005116:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, left_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8005118:	79fb      	ldrb	r3, [r7, #7]
 800511a:	2b00      	cmp	r3, #0
 800511c:	bf14      	ite	ne
 800511e:	2301      	movne	r3, #1
 8005120:	2300      	moveq	r3, #0
 8005122:	b2db      	uxtb	r3, r3
 8005124:	461a      	mov	r2, r3
 8005126:	2110      	movs	r1, #16
 8005128:	4808      	ldr	r0, [pc, #32]	@ (800514c <led_status+0x44>)
 800512a:	f002 f991 	bl	8007450 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, right_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800512e:	79bb      	ldrb	r3, [r7, #6]
 8005130:	2b00      	cmp	r3, #0
 8005132:	bf14      	ite	ne
 8005134:	2301      	movne	r3, #1
 8005136:	2300      	moveq	r3, #0
 8005138:	b2db      	uxtb	r3, r3
 800513a:	461a      	mov	r2, r3
 800513c:	2120      	movs	r1, #32
 800513e:	4803      	ldr	r0, [pc, #12]	@ (800514c <led_status+0x44>)
 8005140:	f002 f986 	bl	8007450 <HAL_GPIO_WritePin>
}
 8005144:	bf00      	nop
 8005146:	3708      	adds	r7, #8
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	40020400 	.word	0x40020400

08005150 <led_sequence_startup>:

/**
 * @brief LED sequence for different states
 */
void led_sequence_startup(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
    for (int i = 0; i < 3; i++) {
 8005156:	2300      	movs	r3, #0
 8005158:	607b      	str	r3, [r7, #4]
 800515a:	e010      	b.n	800517e <led_sequence_startup+0x2e>
        led_status(1, 0);
 800515c:	2100      	movs	r1, #0
 800515e:	2001      	movs	r0, #1
 8005160:	f7ff ffd2 	bl	8005108 <led_status>
        HAL_Delay(150);
 8005164:	2096      	movs	r0, #150	@ 0x96
 8005166:	f001 fa35 	bl	80065d4 <HAL_Delay>
        led_status(0, 1);
 800516a:	2101      	movs	r1, #1
 800516c:	2000      	movs	r0, #0
 800516e:	f7ff ffcb 	bl	8005108 <led_status>
        HAL_Delay(150);
 8005172:	2096      	movs	r0, #150	@ 0x96
 8005174:	f001 fa2e 	bl	80065d4 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	3301      	adds	r3, #1
 800517c:	607b      	str	r3, [r7, #4]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b02      	cmp	r3, #2
 8005182:	ddeb      	ble.n	800515c <led_sequence_startup+0xc>
    }
    led_status(0, 0);
 8005184:	2100      	movs	r1, #0
 8005186:	2000      	movs	r0, #0
 8005188:	f7ff ffbe 	bl	8005108 <led_status>
}
 800518c:	bf00      	nop
 800518e:	3708      	adds	r7, #8
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <led_sequence_exploring>:

/**
 * @brief LED sequence for exploration
 */
void led_sequence_exploring(void)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	af00      	add	r7, sp, #0
    led_status(1, 0); // Left LED on during exploration
 8005198:	2100      	movs	r1, #0
 800519a:	2001      	movs	r0, #1
 800519c:	f7ff ffb4 	bl	8005108 <led_status>
}
 80051a0:	bf00      	nop
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <led_sequence_returning>:

/**
 * @brief LED sequence for returning
 */
void led_sequence_returning(void)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0
    led_status(0, 1); // Right LED on during return
 80051a8:	2101      	movs	r1, #1
 80051aa:	2000      	movs	r0, #0
 80051ac:	f7ff ffac 	bl	8005108 <led_status>
}
 80051b0:	bf00      	nop
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <led_sequence_complete>:

/**
 * @brief LED sequence for completion
 */
void led_sequence_complete(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
    for (int i = 0; i < 5; i++) {
 80051ba:	2300      	movs	r3, #0
 80051bc:	607b      	str	r3, [r7, #4]
 80051be:	e010      	b.n	80051e2 <led_sequence_complete+0x2e>
        led_status(1, 1);
 80051c0:	2101      	movs	r1, #1
 80051c2:	2001      	movs	r0, #1
 80051c4:	f7ff ffa0 	bl	8005108 <led_status>
        HAL_Delay(200);
 80051c8:	20c8      	movs	r0, #200	@ 0xc8
 80051ca:	f001 fa03 	bl	80065d4 <HAL_Delay>
        led_status(0, 0);
 80051ce:	2100      	movs	r1, #0
 80051d0:	2000      	movs	r0, #0
 80051d2:	f7ff ff99 	bl	8005108 <led_status>
        HAL_Delay(200);
 80051d6:	20c8      	movs	r0, #200	@ 0xc8
 80051d8:	f001 f9fc 	bl	80065d4 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	3301      	adds	r3, #1
 80051e0:	607b      	str	r3, [r7, #4]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b04      	cmp	r3, #4
 80051e6:	ddeb      	ble.n	80051c0 <led_sequence_complete+0xc>
    }
}
 80051e8:	bf00      	nop
 80051ea:	bf00      	nop
 80051ec:	3708      	adds	r7, #8
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <led_sequence_error>:

/**
 * @brief LED sequence for error
 */
void led_sequence_error(void)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b082      	sub	sp, #8
 80051f6:	af00      	add	r7, sp, #0
    for (int i = 0; i < 10; i++) {
 80051f8:	2300      	movs	r3, #0
 80051fa:	607b      	str	r3, [r7, #4]
 80051fc:	e010      	b.n	8005220 <led_sequence_error+0x2e>
        led_status(1, 1);
 80051fe:	2101      	movs	r1, #1
 8005200:	2001      	movs	r0, #1
 8005202:	f7ff ff81 	bl	8005108 <led_status>
        HAL_Delay(50);
 8005206:	2032      	movs	r0, #50	@ 0x32
 8005208:	f001 f9e4 	bl	80065d4 <HAL_Delay>
        led_status(0, 0);
 800520c:	2100      	movs	r1, #0
 800520e:	2000      	movs	r0, #0
 8005210:	f7ff ff7a 	bl	8005108 <led_status>
        HAL_Delay(50);
 8005214:	2032      	movs	r0, #50	@ 0x32
 8005216:	f001 f9dd 	bl	80065d4 <HAL_Delay>
    for (int i = 0; i < 10; i++) {
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	3301      	adds	r3, #1
 800521e:	607b      	str	r3, [r7, #4]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2b09      	cmp	r3, #9
 8005224:	ddeb      	ble.n	80051fe <led_sequence_error+0xc>
    }
}
 8005226:	bf00      	nop
 8005228:	bf00      	nop
 800522a:	3708      	adds	r7, #8
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <get_direction_name>:

/**
 * @brief Get direction name as string
 */
const char* get_direction_name(int direction)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
    switch (direction) {
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b03      	cmp	r3, #3
 800523c:	d812      	bhi.n	8005264 <get_direction_name+0x34>
 800523e:	a201      	add	r2, pc, #4	@ (adr r2, 8005244 <get_direction_name+0x14>)
 8005240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005244:	08005255 	.word	0x08005255
 8005248:	08005259 	.word	0x08005259
 800524c:	0800525d 	.word	0x0800525d
 8005250:	08005261 	.word	0x08005261
        case NORTH: return "NORTH";
 8005254:	4b07      	ldr	r3, [pc, #28]	@ (8005274 <get_direction_name+0x44>)
 8005256:	e006      	b.n	8005266 <get_direction_name+0x36>
        case EAST:  return "EAST";
 8005258:	4b07      	ldr	r3, [pc, #28]	@ (8005278 <get_direction_name+0x48>)
 800525a:	e004      	b.n	8005266 <get_direction_name+0x36>
        case SOUTH: return "SOUTH";
 800525c:	4b07      	ldr	r3, [pc, #28]	@ (800527c <get_direction_name+0x4c>)
 800525e:	e002      	b.n	8005266 <get_direction_name+0x36>
        case WEST:  return "WEST";
 8005260:	4b07      	ldr	r3, [pc, #28]	@ (8005280 <get_direction_name+0x50>)
 8005262:	e000      	b.n	8005266 <get_direction_name+0x36>
        default:    return "UNKNOWN";
 8005264:	4b07      	ldr	r3, [pc, #28]	@ (8005284 <get_direction_name+0x54>)
    }
}
 8005266:	4618      	mov	r0, r3
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	0800f5dc 	.word	0x0800f5dc
 8005278:	0800f5e4 	.word	0x0800f5e4
 800527c:	0800f5ec 	.word	0x0800f5ec
 8005280:	0800f5f4 	.word	0x0800f5f4
 8005284:	0800f5fc 	.word	0x0800f5fc

08005288 <system_health_check>:

/**
 * @brief System health check
 */
bool system_health_check(void)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
    bool health_ok = true;
 800528e:	2301      	movs	r3, #1
 8005290:	71fb      	strb	r3, [r7, #7]

    // Check battery voltage
    if (sensors.battery < BATTERY_LOW_THRESHOLD) {
 8005292:	4b1a      	ldr	r3, [pc, #104]	@ (80052fc <system_health_check+0x74>)
 8005294:	881b      	ldrh	r3, [r3, #0]
 8005296:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800529a:	4293      	cmp	r3, r2
 800529c:	d806      	bhi.n	80052ac <system_health_check+0x24>
        send_bluetooth_message("WARNING: Low battery detected!\r\n");
 800529e:	4818      	ldr	r0, [pc, #96]	@ (8005300 <system_health_check+0x78>)
 80052a0:	f7fb ff5e 	bl	8001160 <send_bluetooth_message>
        play_battery_warning();
 80052a4:	f7fb ff41 	bl	800112a <play_battery_warning>
        health_ok = false;
 80052a8:	2300      	movs	r3, #0
 80052aa:	71fb      	strb	r3, [r7, #7]
    }

    // Check sensor readings
    if (sensors.front_left == 0 && sensors.front_right == 0 &&
 80052ac:	4b13      	ldr	r3, [pc, #76]	@ (80052fc <system_health_check+0x74>)
 80052ae:	891b      	ldrh	r3, [r3, #8]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d110      	bne.n	80052d6 <system_health_check+0x4e>
 80052b4:	4b11      	ldr	r3, [pc, #68]	@ (80052fc <system_health_check+0x74>)
 80052b6:	885b      	ldrh	r3, [r3, #2]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d10c      	bne.n	80052d6 <system_health_check+0x4e>
        sensors.side_left == 0 && sensors.side_right == 0) {
 80052bc:	4b0f      	ldr	r3, [pc, #60]	@ (80052fc <system_health_check+0x74>)
 80052be:	88db      	ldrh	r3, [r3, #6]
    if (sensors.front_left == 0 && sensors.front_right == 0 &&
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d108      	bne.n	80052d6 <system_health_check+0x4e>
        sensors.side_left == 0 && sensors.side_right == 0) {
 80052c4:	4b0d      	ldr	r3, [pc, #52]	@ (80052fc <system_health_check+0x74>)
 80052c6:	889b      	ldrh	r3, [r3, #4]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d104      	bne.n	80052d6 <system_health_check+0x4e>
        send_bluetooth_message("WARNING: All sensors reading zero!\r\n");
 80052cc:	480d      	ldr	r0, [pc, #52]	@ (8005304 <system_health_check+0x7c>)
 80052ce:	f7fb ff47 	bl	8001160 <send_bluetooth_message>
        health_ok = false;
 80052d2:	2300      	movs	r3, #0
 80052d4:	71fb      	strb	r3, [r7, #7]
    }

    // Check gyroscope communication
    uint8_t gyro_id = mpu9250_read_register(0x75);
 80052d6:	2075      	movs	r0, #117	@ 0x75
 80052d8:	f7fc f92c 	bl	8001534 <mpu9250_read_register>
 80052dc:	4603      	mov	r3, r0
 80052de:	71bb      	strb	r3, [r7, #6]
    if (gyro_id != 0x71) {
 80052e0:	79bb      	ldrb	r3, [r7, #6]
 80052e2:	2b71      	cmp	r3, #113	@ 0x71
 80052e4:	d004      	beq.n	80052f0 <system_health_check+0x68>
        send_bluetooth_message("WARNING: Gyroscope communication issue!\r\n");
 80052e6:	4808      	ldr	r0, [pc, #32]	@ (8005308 <system_health_check+0x80>)
 80052e8:	f7fb ff3a 	bl	8001160 <send_bluetooth_message>
        health_ok = false;
 80052ec:	2300      	movs	r3, #0
 80052ee:	71fb      	strb	r3, [r7, #7]
    }

    return health_ok;
 80052f0:	79fb      	ldrb	r3, [r7, #7]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3708      	adds	r7, #8
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	20000d7c 	.word	0x20000d7c
 8005300:	0800f604 	.word	0x0800f604
 8005304:	0800f628 	.word	0x0800f628
 8005308:	0800f650 	.word	0x0800f650

0800530c <clampi_local>:
//            return false;
//        }
//    }
//}

static inline int clampi_local(int v, int lo, int hi) {
 800530c:	b480      	push	{r7}
 800530e:	b085      	sub	sp, #20
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
    return (v < lo) ? lo : (v > hi) ? hi : v;
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	429a      	cmp	r2, r3
 800531e:	db05      	blt.n	800532c <clampi_local+0x20>
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4293      	cmp	r3, r2
 8005326:	bfa8      	it	ge
 8005328:	4613      	movge	r3, r2
 800532a:	e000      	b.n	800532e <clampi_local+0x22>
 800532c:	68bb      	ldr	r3, [r7, #8]
}
 800532e:	4618      	mov	r0, r3
 8005330:	3714      	adds	r7, #20
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr
	...

0800533c <align_front_to_wall>:

#define target_align 80

bool align_front_to_wall(int base_pwm, uint32_t timeout_ms)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b0a0      	sub	sp, #128	@ 0x80
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	6039      	str	r1, [r7, #0]
    // ---- Your gains (unchanged) ----
    const float Kp_d = 30.0f, Ki_d = 0.3f;   // distance PI
 8005346:	4bb0      	ldr	r3, [pc, #704]	@ (8005608 <align_front_to_wall+0x2cc>)
 8005348:	663b      	str	r3, [r7, #96]	@ 0x60
 800534a:	4bb0      	ldr	r3, [pc, #704]	@ (800560c <align_front_to_wall+0x2d0>)
 800534c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    const float Kp_a = 10.5f, Ki_a = 0.1f;   // angle PI
 800534e:	4bb0      	ldr	r3, [pc, #704]	@ (8005610 <align_front_to_wall+0x2d4>)
 8005350:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005352:	4bb0      	ldr	r3, [pc, #704]	@ (8005614 <align_front_to_wall+0x2d8>)
 8005354:	657b      	str	r3, [r7, #84]	@ 0x54

    // ---- Small bias to kill steady left drift (counts). Try 0, then -1 or -2 if it still nudges left. ----
    const int   ANG_BIAS = 0;    // negative -> adds a tiny right-turn tendency
 8005356:	2300      	movs	r3, #0
 8005358:	653b      	str	r3, [r7, #80]	@ 0x50

    // ---- Finish criteria (unchanged) ----
    const int   DIST_TOL = 10;         // counts
 800535a:	230a      	movs	r3, #10
 800535c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    const int   ANG_TOL  = 12;         // counts
 800535e:	230c      	movs	r3, #12
 8005360:	64bb      	str	r3, [r7, #72]	@ 0x48
    const uint32_t STABLE_DWELL_MS = 150;
 8005362:	2396      	movs	r3, #150	@ 0x96
 8005364:	647b      	str	r3, [r7, #68]	@ 0x44

    // ---- Output constraints (unchanged idea) ----
    const int PWM_MAX = base_pwm;      // clamp final wheel cmds
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	643b      	str	r3, [r7, #64]	@ 0x40
    const int PWM_MIN_MOVE = 500;      // measured deadzone threshold
 800536a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800536e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Integrators
    float I_d = 0.0f, I_a = 0.0f;
 8005370:	f04f 0300 	mov.w	r3, #0
 8005374:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005376:	f04f 0300 	mov.w	r3, #0
 800537a:	67bb      	str	r3, [r7, #120]	@ 0x78

    uint32_t t0 = HAL_GetTick();
 800537c:	f001 f91e 	bl	80065bc <HAL_GetTick>
 8005380:	63b8      	str	r0, [r7, #56]	@ 0x38
    uint32_t last_ok = 0;
 8005382:	2300      	movs	r3, #0
 8005384:	677b      	str	r3, [r7, #116]	@ 0x74
    uint32_t last_tick = HAL_GetTick();
 8005386:	f001 f919 	bl	80065bc <HAL_GetTick>
 800538a:	6738      	str	r0, [r7, #112]	@ 0x70

    // reset motors
    motor_set(0, true, 0);
 800538c:	2200      	movs	r2, #0
 800538e:	2101      	movs	r1, #1
 8005390:	2000      	movs	r0, #0
 8005392:	f7fe fcef 	bl	8003d74 <motor_set>
    motor_set(1, true, 0);
 8005396:	2200      	movs	r2, #0
 8005398:	2101      	movs	r1, #1
 800539a:	2001      	movs	r0, #1
 800539c:	f7fe fcea 	bl	8003d74 <motor_set>

    while (1) {
        // --- timing / dt ---
        uint32_t now = HAL_GetTick();
 80053a0:	f001 f90c 	bl	80065bc <HAL_GetTick>
 80053a4:	6378      	str	r0, [r7, #52]	@ 0x34
        float dt = (now - last_tick) / 1000.0f;
 80053a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80053a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	ee07 3a90 	vmov	s15, r3
 80053b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80053b4:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8005618 <align_front_to_wall+0x2dc>
 80053b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80053bc:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
        if (dt <= 0) dt = 0.001f;
 80053c0:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80053c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80053c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053cc:	d801      	bhi.n	80053d2 <align_front_to_wall+0x96>
 80053ce:	4b93      	ldr	r3, [pc, #588]	@ (800561c <align_front_to_wall+0x2e0>)
 80053d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
        last_tick = now;
 80053d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053d4:	673b      	str	r3, [r7, #112]	@ 0x70

        // --- sensors ---
        update_sensors();
 80053d6:	f7ff f961 	bl	800469c <update_sensors>
        int FL = (int)sensors.front_left;
 80053da:	4b91      	ldr	r3, [pc, #580]	@ (8005620 <align_front_to_wall+0x2e4>)
 80053dc:	891b      	ldrh	r3, [r3, #8]
 80053de:	633b      	str	r3, [r7, #48]	@ 0x30
        int FR = (int)sensors.front_right;
 80053e0:	4b8f      	ldr	r3, [pc, #572]	@ (8005620 <align_front_to_wall+0x2e4>)
 80053e2:	885b      	ldrh	r3, [r3, #2]
 80053e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

        // --- errors (raw counts) ---
        int eL = FL - (int)target_align;
 80053e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e8:	3b50      	subs	r3, #80	@ 0x50
 80053ea:	62bb      	str	r3, [r7, #40]	@ 0x28
        int eR = FR - (int)target_align;
 80053ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ee:	3b50      	subs	r3, #80	@ 0x50
 80053f0:	627b      	str	r3, [r7, #36]	@ 0x24

        // distance = average; angle = left-right diff (+ means left closer). Add tiny bias to cancel drift.
        float e_dist = 0.5f * (eL + eR);
 80053f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f6:	4413      	add	r3, r2
 80053f8:	ee07 3a90 	vmov	s15, r3
 80053fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005400:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005404:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005408:	edc7 7a08 	vstr	s15, [r7, #32]
        float e_ang  = (float)(eL - eR + ANG_BIAS);
 800540c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800540e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005410:	1ad2      	subs	r2, r2, r3
 8005412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005414:	4413      	add	r3, r2
 8005416:	ee07 3a90 	vmov	s15, r3
 800541a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800541e:	edc7 7a07 	vstr	s15, [r7, #28]

        // --- PI controllers ---
        I_d += e_dist * dt;
 8005422:	ed97 7a08 	vldr	s14, [r7, #32]
 8005426:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800542a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800542e:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8005432:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005436:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
        I_a += e_ang  * dt;
 800543a:	ed97 7a07 	vldr	s14, [r7, #28]
 800543e:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8005442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005446:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 800544a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800544e:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78

        // simple clamps to keep integrators sane
        if (I_d > 100.0f) I_d = 100.0f;
 8005452:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8005456:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8005624 <align_front_to_wall+0x2e8>
 800545a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800545e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005462:	dd01      	ble.n	8005468 <align_front_to_wall+0x12c>
 8005464:	4b70      	ldr	r3, [pc, #448]	@ (8005628 <align_front_to_wall+0x2ec>)
 8005466:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (I_d < -100.0f) I_d = -100.0f;
 8005468:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800546c:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 800562c <align_front_to_wall+0x2f0>
 8005470:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005478:	d501      	bpl.n	800547e <align_front_to_wall+0x142>
 800547a:	4b6d      	ldr	r3, [pc, #436]	@ (8005630 <align_front_to_wall+0x2f4>)
 800547c:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (I_a > 100.0f) I_a = 100.0f;
 800547e:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8005482:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8005624 <align_front_to_wall+0x2e8>
 8005486:	eef4 7ac7 	vcmpe.f32	s15, s14
 800548a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800548e:	dd01      	ble.n	8005494 <align_front_to_wall+0x158>
 8005490:	4b65      	ldr	r3, [pc, #404]	@ (8005628 <align_front_to_wall+0x2ec>)
 8005492:	67bb      	str	r3, [r7, #120]	@ 0x78
        if (I_a < -100.0f) I_a = -100.0f;
 8005494:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8005498:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 800562c <align_front_to_wall+0x2f0>
 800549c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054a4:	d501      	bpl.n	80054aa <align_front_to_wall+0x16e>
 80054a6:	4b62      	ldr	r3, [pc, #392]	@ (8005630 <align_front_to_wall+0x2f4>)
 80054a8:	67bb      	str	r3, [r7, #120]	@ 0x78

        float v = Kp_d * e_dist + Ki_d * I_d;  // forward/back command  (- = back, + = forward)
 80054aa:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80054ae:	edd7 7a08 	vldr	s15, [r7, #32]
 80054b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80054b6:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 80054ba:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80054be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80054c6:	edc7 7a06 	vstr	s15, [r7, #24]
        float w = Kp_a * e_ang  + Ki_a * I_a;  // turn command          (- = turn right, + = left)
 80054ca:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80054ce:	edd7 7a07 	vldr	s15, [r7, #28]
 80054d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80054d6:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80054da:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80054de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80054e6:	edc7 7a05 	vstr	s15, [r7, #20]

        // per-wheel raw commands (signed)  keep your mixing/signs
        int cmd_left  = (int)lroundf(-v - w);
 80054ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80054ee:	eeb1 7a67 	vneg.f32	s14, s15
 80054f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80054f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80054fa:	eeb0 0a67 	vmov.f32	s0, s15
 80054fe:	f008 fa67 	bl	800d9d0 <lroundf>
 8005502:	66b8      	str	r0, [r7, #104]	@ 0x68
        int cmd_right = (int)lroundf(-v + w);
 8005504:	ed97 7a05 	vldr	s14, [r7, #20]
 8005508:	edd7 7a06 	vldr	s15, [r7, #24]
 800550c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005510:	eeb0 0a67 	vmov.f32	s0, s15
 8005514:	f008 fa5c 	bl	800d9d0 <lroundf>
 8005518:	6678      	str	r0, [r7, #100]	@ 0x64

        // saturate
        cmd_left  = clampi_local(cmd_left,  -PWM_MAX, PWM_MAX);
 800551a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800551c:	425b      	negs	r3, r3
 800551e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005520:	4619      	mov	r1, r3
 8005522:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8005524:	f7ff fef2 	bl	800530c <clampi_local>
 8005528:	66b8      	str	r0, [r7, #104]	@ 0x68
        cmd_right = clampi_local(cmd_right, -PWM_MAX, PWM_MAX);
 800552a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800552c:	425b      	negs	r3, r3
 800552e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005530:	4619      	mov	r1, r3
 8005532:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8005534:	f7ff feea 	bl	800530c <clampi_local>
 8005538:	6678      	str	r0, [r7, #100]	@ 0x64

        // --- convergence check *before* applying min-move ---
        bool dist_ok = (abs((int)lroundf(e_dist)) <= DIST_TOL);
 800553a:	ed97 0a08 	vldr	s0, [r7, #32]
 800553e:	f008 fa47 	bl	800d9d0 <lroundf>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	bfb8      	it	lt
 8005548:	425b      	neglt	r3, r3
 800554a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800554c:	429a      	cmp	r2, r3
 800554e:	bfac      	ite	ge
 8005550:	2301      	movge	r3, #1
 8005552:	2300      	movlt	r3, #0
 8005554:	74fb      	strb	r3, [r7, #19]
        bool ang_ok  = (abs((int)lroundf(e_ang))  <= ANG_TOL);
 8005556:	ed97 0a07 	vldr	s0, [r7, #28]
 800555a:	f008 fa39 	bl	800d9d0 <lroundf>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	bfb8      	it	lt
 8005564:	425b      	neglt	r3, r3
 8005566:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005568:	429a      	cmp	r2, r3
 800556a:	bfac      	ite	ge
 800556c:	2301      	movge	r3, #1
 800556e:	2300      	movlt	r3, #0
 8005570:	74bb      	strb	r3, [r7, #18]
        bool nearly_done = (dist_ok && ang_ok);
 8005572:	7cfb      	ldrb	r3, [r7, #19]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d004      	beq.n	8005582 <align_front_to_wall+0x246>
 8005578:	7cbb      	ldrb	r3, [r7, #18]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <align_front_to_wall+0x246>
 800557e:	2301      	movs	r3, #1
 8005580:	e000      	b.n	8005584 <align_front_to_wall+0x248>
 8005582:	2300      	movs	r3, #0
 8005584:	747b      	strb	r3, [r7, #17]
 8005586:	7c7b      	ldrb	r3, [r7, #17]
 8005588:	f003 0301 	and.w	r3, r3, #1
 800558c:	747b      	strb	r3, [r7, #17]

        // --- stiction handling ---
        // If we're NOT nearly done, enforce a minimum to break deadzone.
        // If we ARE nearly done, DON'T enforce min move  brake instead to avoid creeping.
        if (!nearly_done) {
 800558e:	7c7b      	ldrb	r3, [r7, #17]
 8005590:	f083 0301 	eor.w	r3, r3, #1
 8005594:	b2db      	uxtb	r3, r3
 8005596:	2b00      	cmp	r3, #0
 8005598:	d028      	beq.n	80055ec <align_front_to_wall+0x2b0>
            if (cmd_left > 0  && cmd_left  < PWM_MIN_MOVE) cmd_left  = PWM_MIN_MOVE;
 800559a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800559c:	2b00      	cmp	r3, #0
 800559e:	dd05      	ble.n	80055ac <align_front_to_wall+0x270>
 80055a0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80055a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055a4:	429a      	cmp	r2, r3
 80055a6:	da01      	bge.n	80055ac <align_front_to_wall+0x270>
 80055a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055aa:	66bb      	str	r3, [r7, #104]	@ 0x68
            if (cmd_left < 0  && -cmd_left < PWM_MIN_MOVE) cmd_left  = -PWM_MIN_MOVE;
 80055ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	da07      	bge.n	80055c2 <align_front_to_wall+0x286>
 80055b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80055b4:	425b      	negs	r3, r3
 80055b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80055b8:	429a      	cmp	r2, r3
 80055ba:	dd02      	ble.n	80055c2 <align_front_to_wall+0x286>
 80055bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055be:	425b      	negs	r3, r3
 80055c0:	66bb      	str	r3, [r7, #104]	@ 0x68
            if (cmd_right > 0 && cmd_right < PWM_MIN_MOVE) cmd_right = PWM_MIN_MOVE;
 80055c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	dd05      	ble.n	80055d4 <align_front_to_wall+0x298>
 80055c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80055ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055cc:	429a      	cmp	r2, r3
 80055ce:	da01      	bge.n	80055d4 <align_front_to_wall+0x298>
 80055d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055d2:	667b      	str	r3, [r7, #100]	@ 0x64
            if (cmd_right < 0 && -cmd_right < PWM_MIN_MOVE) cmd_right = -PWM_MIN_MOVE;
 80055d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	da0c      	bge.n	80055f4 <align_front_to_wall+0x2b8>
 80055da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055dc:	425b      	negs	r3, r3
 80055de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80055e0:	429a      	cmp	r2, r3
 80055e2:	dd07      	ble.n	80055f4 <align_front_to_wall+0x2b8>
 80055e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055e6:	425b      	negs	r3, r3
 80055e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80055ea:	e003      	b.n	80055f4 <align_front_to_wall+0x2b8>
        } else {
            // close enough: stop and actively brake so it doesn't coast/creep left
            cmd_left = 0;
 80055ec:	2300      	movs	r3, #0
 80055ee:	66bb      	str	r3, [r7, #104]	@ 0x68
            cmd_right = 0;
 80055f0:	2300      	movs	r3, #0
 80055f2:	667b      	str	r3, [r7, #100]	@ 0x64
        }

        // --- drive / brake ---
        if (cmd_left == 0 && cmd_right == 0) {
 80055f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d11c      	bne.n	8005634 <align_front_to_wall+0x2f8>
 80055fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d119      	bne.n	8005634 <align_front_to_wall+0x2f8>

            break_motors();  // actively short the motors to kill drift
 8005600:	f7fe fb20 	bl	8003c44 <break_motors>
 8005604:	e034      	b.n	8005670 <align_front_to_wall+0x334>
 8005606:	bf00      	nop
 8005608:	41f00000 	.word	0x41f00000
 800560c:	3e99999a 	.word	0x3e99999a
 8005610:	41280000 	.word	0x41280000
 8005614:	3dcccccd 	.word	0x3dcccccd
 8005618:	447a0000 	.word	0x447a0000
 800561c:	3a83126f 	.word	0x3a83126f
 8005620:	20000d7c 	.word	0x20000d7c
 8005624:	42c80000 	.word	0x42c80000
 8005628:	42c80000 	.word	0x42c80000
 800562c:	c2c80000 	.word	0xc2c80000
 8005630:	c2c80000 	.word	0xc2c80000
        } else {
            bool lfwd = (cmd_left  >= 0);
 8005634:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005636:	43db      	mvns	r3, r3
 8005638:	0fdb      	lsrs	r3, r3, #31
 800563a:	743b      	strb	r3, [r7, #16]
            bool rfwd = (cmd_right >= 0);
 800563c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800563e:	43db      	mvns	r3, r3
 8005640:	0fdb      	lsrs	r3, r3, #31
 8005642:	73fb      	strb	r3, [r7, #15]
            uint16_t lduty = (uint16_t)abs(cmd_left);
 8005644:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005646:	2b00      	cmp	r3, #0
 8005648:	bfb8      	it	lt
 800564a:	425b      	neglt	r3, r3
 800564c:	81bb      	strh	r3, [r7, #12]
            uint16_t rduty = (uint16_t)abs(cmd_right);
 800564e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005650:	2b00      	cmp	r3, #0
 8005652:	bfb8      	it	lt
 8005654:	425b      	neglt	r3, r3
 8005656:	817b      	strh	r3, [r7, #10]
            motor_set(0, lfwd, lduty);
 8005658:	89ba      	ldrh	r2, [r7, #12]
 800565a:	7c3b      	ldrb	r3, [r7, #16]
 800565c:	4619      	mov	r1, r3
 800565e:	2000      	movs	r0, #0
 8005660:	f7fe fb88 	bl	8003d74 <motor_set>
            motor_set(1, rfwd, rduty);
 8005664:	897a      	ldrh	r2, [r7, #10]
 8005666:	7bfb      	ldrb	r3, [r7, #15]
 8005668:	4619      	mov	r1, r3
 800566a:	2001      	movs	r0, #1
 800566c:	f7fe fb82 	bl	8003d74 <motor_set>

        }

        // --- dwell-based success ---
        if (nearly_done) {
 8005670:	7c7b      	ldrb	r3, [r7, #17]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00e      	beq.n	8005694 <align_front_to_wall+0x358>
            if (last_ok == 0) last_ok = now;
 8005676:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005678:	2b00      	cmp	r3, #0
 800567a:	d101      	bne.n	8005680 <align_front_to_wall+0x344>
 800567c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800567e:	677b      	str	r3, [r7, #116]	@ 0x74
            if ((now - last_ok) >= STABLE_DWELL_MS) {
 8005680:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005682:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005688:	429a      	cmp	r2, r3
 800568a:	d805      	bhi.n	8005698 <align_front_to_wall+0x35c>
                break_motors();
 800568c:	f7fe fada 	bl	8003c44 <break_motors>
                return true;
 8005690:	2301      	movs	r3, #1
 8005692:	e00b      	b.n	80056ac <align_front_to_wall+0x370>
            }
        } else {
            last_ok = 0;
 8005694:	2300      	movs	r3, #0
 8005696:	677b      	str	r3, [r7, #116]	@ 0x74
        }

        // --- timeout ---
        if ((now - t0) > timeout_ms) {
 8005698:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800569a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	683a      	ldr	r2, [r7, #0]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	f4bf ae7d 	bcs.w	80053a0 <align_front_to_wall+0x64>
            break_motors();
 80056a6:	f7fe facd 	bl	8003c44 <break_motors>
            return false;
 80056aa:	2300      	movs	r3, #0
        }
    }
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3780      	adds	r7, #128	@ 0x80
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <wall_follow_reset_int>:
//void wall_follow_reset_int(int mode, int base_pwm);   // forward decl
//void wall_follow_step(void);                          // forward decl

// Call once before starting wall-follow
void wall_follow_reset_int(int mode, int base_pwm)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
    wf_mode = (mode == 1) ? WF_LEFT : (mode == 2) ? WF_RIGHT : WF_AUTO;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d006      	beq.n	80056d2 <wall_follow_reset_int+0x1e>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2b02      	cmp	r3, #2
 80056c8:	d101      	bne.n	80056ce <wall_follow_reset_int+0x1a>
 80056ca:	2302      	movs	r3, #2
 80056cc:	e002      	b.n	80056d4 <wall_follow_reset_int+0x20>
 80056ce:	2300      	movs	r3, #0
 80056d0:	e000      	b.n	80056d4 <wall_follow_reset_int+0x20>
 80056d2:	2301      	movs	r3, #1
 80056d4:	4a0f      	ldr	r2, [pc, #60]	@ (8005714 <wall_follow_reset_int+0x60>)
 80056d6:	7013      	strb	r3, [r2, #0]
    WF_BASE_PWM = base_pwm;
 80056d8:	4a0f      	ldr	r2, [pc, #60]	@ (8005718 <wall_follow_reset_int+0x64>)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	6013      	str	r3, [r2, #0]

    e_int = 0.0f; e_prev = 0.0f; d_filt = 0.0f;
 80056de:	4b0f      	ldr	r3, [pc, #60]	@ (800571c <wall_follow_reset_int+0x68>)
 80056e0:	f04f 0200 	mov.w	r2, #0
 80056e4:	601a      	str	r2, [r3, #0]
 80056e6:	4b0e      	ldr	r3, [pc, #56]	@ (8005720 <wall_follow_reset_int+0x6c>)
 80056e8:	f04f 0200 	mov.w	r2, #0
 80056ec:	601a      	str	r2, [r3, #0]
 80056ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005724 <wall_follow_reset_int+0x70>)
 80056f0:	f04f 0200 	mov.w	r2, #0
 80056f4:	601a      	str	r2, [r3, #0]
    wf_last_ms = HAL_GetTick();
 80056f6:	f000 ff61 	bl	80065bc <HAL_GetTick>
 80056fa:	4603      	mov	r3, r0
 80056fc:	4a0a      	ldr	r2, [pc, #40]	@ (8005728 <wall_follow_reset_int+0x74>)
 80056fe:	6013      	str	r3, [r2, #0]
    update_sensors();
 8005700:	f7fe ffcc 	bl	800469c <update_sensors>
    error_count=0;
 8005704:	4b09      	ldr	r3, [pc, #36]	@ (800572c <wall_follow_reset_int+0x78>)
 8005706:	2200      	movs	r2, #0
 8005708:	601a      	str	r2, [r3, #0]


    // bootstrap targets from current readings (prevents initial jump)
    //target_left  = (float)sensors.side_left;
    //target_right = (float)sensors.side_right;
}
 800570a:	bf00      	nop
 800570c:	3708      	adds	r7, #8
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	20001560 	.word	0x20001560
 8005718:	20000030 	.word	0x20000030
 800571c:	20001564 	.word	0x20001564
 8005720:	20001568 	.word	0x20001568
 8005724:	2000156c 	.word	0x2000156c
 8005728:	20001570 	.word	0x20001570
 800572c:	20001574 	.word	0x20001574

08005730 <lut_lookup_lin>:
// --- Gyro rate PID step you already calibrated (we just call it) ---


// ---------- Lookup helpers (reuse your LUTs if you have them) ----------
static float lut_lookup_lin(int raw, const int *adc_table, const float *dist_table, int size)
{
 8005730:	b480      	push	{r7}
 8005732:	b087      	sub	sp, #28
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
 800573c:	603b      	str	r3, [r7, #0]
    if (raw >= adc_table[0]) return dist_table[0];
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68fa      	ldr	r2, [r7, #12]
 8005744:	429a      	cmp	r2, r3
 8005746:	db03      	blt.n	8005750 <lut_lookup_lin+0x20>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	edd3 7a00 	vldr	s15, [r3]
 800574e:	e072      	b.n	8005836 <lut_lookup_lin+0x106>
    if (raw <= adc_table[size-1]) return dist_table[size-1];
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005756:	3b01      	subs	r3, #1
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	68ba      	ldr	r2, [r7, #8]
 800575c:	4413      	add	r3, r2
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	429a      	cmp	r2, r3
 8005764:	dc09      	bgt.n	800577a <lut_lookup_lin+0x4a>
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800576c:	3b01      	subs	r3, #1
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	4413      	add	r3, r2
 8005774:	edd3 7a00 	vldr	s15, [r3]
 8005778:	e05d      	b.n	8005836 <lut_lookup_lin+0x106>
    for (int i = 0; i < size-1; i++) {
 800577a:	2300      	movs	r3, #0
 800577c:	617b      	str	r3, [r7, #20]
 800577e:	e050      	b.n	8005822 <lut_lookup_lin+0xf2>
        if (raw <= adc_table[i] && raw >= adc_table[i+1]) {
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	68ba      	ldr	r2, [r7, #8]
 8005786:	4413      	add	r3, r2
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68fa      	ldr	r2, [r7, #12]
 800578c:	429a      	cmp	r2, r3
 800578e:	dc45      	bgt.n	800581c <lut_lookup_lin+0xec>
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	3301      	adds	r3, #1
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	4413      	add	r3, r2
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	429a      	cmp	r2, r3
 80057a0:	db3c      	blt.n	800581c <lut_lookup_lin+0xec>
            float t = (float)(raw - adc_table[i+1]) / (float)(adc_table[i] - adc_table[i+1]);
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	3301      	adds	r3, #1
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	68ba      	ldr	r2, [r7, #8]
 80057aa:	4413      	add	r3, r2
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	ee07 3a90 	vmov	s15, r3
 80057b6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	68ba      	ldr	r2, [r7, #8]
 80057c0:	4413      	add	r3, r2
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	3301      	adds	r3, #1
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	68b9      	ldr	r1, [r7, #8]
 80057cc:	440b      	add	r3, r1
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	ee07 3a90 	vmov	s15, r3
 80057d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80057da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057de:	edc7 7a04 	vstr	s15, [r7, #16]
            return dist_table[i+1] + t * (dist_table[i] - dist_table[i+1]);
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	3301      	adds	r3, #1
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	687a      	ldr	r2, [r7, #4]
 80057ea:	4413      	add	r3, r2
 80057ec:	ed93 7a00 	vldr	s14, [r3]
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	4413      	add	r3, r2
 80057f8:	edd3 6a00 	vldr	s13, [r3]
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	3301      	adds	r3, #1
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	4413      	add	r3, r2
 8005806:	edd3 7a00 	vldr	s15, [r3]
 800580a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800580e:	edd7 7a04 	vldr	s15, [r7, #16]
 8005812:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005816:	ee77 7a27 	vadd.f32	s15, s14, s15
 800581a:	e00c      	b.n	8005836 <lut_lookup_lin+0x106>
    for (int i = 0; i < size-1; i++) {
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	3301      	adds	r3, #1
 8005820:	617b      	str	r3, [r7, #20]
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	3b01      	subs	r3, #1
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	429a      	cmp	r2, r3
 800582a:	dba9      	blt.n	8005780 <lut_lookup_lin+0x50>
        }
    }
    return (float)raw;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	ee07 3a90 	vmov	s15, r3
 8005832:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8005836:	eeb0 0a67 	vmov.f32	s0, s15
 800583a:	371c      	adds	r7, #28
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <wall_compute_u>:

// ------- NON-ACTUATING wall correction: compute u_wall only -------
static float wall_compute_u(float dt, int *p_has_left, int *p_has_right, int *p_has_front)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b090      	sub	sp, #64	@ 0x40
 8005848:	af00      	add	r7, sp, #0
 800584a:	ed87 0a03 	vstr	s0, [r7, #12]
 800584e:	60b8      	str	r0, [r7, #8]
 8005850:	6079      	str	r1, [r7, #4]
 8005852:	603a      	str	r2, [r7, #0]
    update_sensors();
 8005854:	f7fe ff22 	bl	800469c <update_sensors>
    const int Lw = sensors.wall_left  ? 1 : 0;
 8005858:	4b93      	ldr	r3, [pc, #588]	@ (8005aa8 <wall_compute_u+0x264>)
 800585a:	7adb      	ldrb	r3, [r3, #11]
 800585c:	63bb      	str	r3, [r7, #56]	@ 0x38
    const int Rw = sensors.wall_right ? 1 : 0;
 800585e:	4b92      	ldr	r3, [pc, #584]	@ (8005aa8 <wall_compute_u+0x264>)
 8005860:	7b1b      	ldrb	r3, [r3, #12]
 8005862:	637b      	str	r3, [r7, #52]	@ 0x34
    const int Fw = sensors.wall_front ? 1 : 0;
 8005864:	4b90      	ldr	r3, [pc, #576]	@ (8005aa8 <wall_compute_u+0x264>)
 8005866:	7a9b      	ldrb	r3, [r3, #10]
 8005868:	633b      	str	r3, [r7, #48]	@ 0x30
    if (p_has_left)  *p_has_left  = Lw;
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d002      	beq.n	8005876 <wall_compute_u+0x32>
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005874:	601a      	str	r2, [r3, #0]
    if (p_has_right) *p_has_right = Rw;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d002      	beq.n	8005882 <wall_compute_u+0x3e>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005880:	601a      	str	r2, [r3, #0]
    if (p_has_front) *p_has_front = Fw;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d002      	beq.n	800588e <wall_compute_u+0x4a>
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800588c:	601a      	str	r2, [r3, #0]

    // read raw side ADCs
    const int Lraw = sensors.side_left;
 800588e:	4b86      	ldr	r3, [pc, #536]	@ (8005aa8 <wall_compute_u+0x264>)
 8005890:	88db      	ldrh	r3, [r3, #6]
 8005892:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const int Rraw = sensors.side_right;
 8005894:	4b84      	ldr	r3, [pc, #528]	@ (8005aa8 <wall_compute_u+0x264>)
 8005896:	889b      	ldrh	r3, [r3, #4]
 8005898:	62bb      	str	r3, [r7, #40]	@ 0x28

    // pick your distance model: LUT (preferred) or raw log
    float e = 0.0f;
 800589a:	f04f 0300 	mov.w	r3, #0
 800589e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (Lw && Rw) {
 80058a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d050      	beq.n	8005948 <wall_compute_u+0x104>
 80058a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d04d      	beq.n	8005948 <wall_compute_u+0x104>
        // both walls  center
        const float L = lut_lookup_lin(Lraw, left_adc,  left_dist,  L_LUT_SIZE);
 80058ac:	2320      	movs	r3, #32
 80058ae:	4a7f      	ldr	r2, [pc, #508]	@ (8005aac <wall_compute_u+0x268>)
 80058b0:	497f      	ldr	r1, [pc, #508]	@ (8005ab0 <wall_compute_u+0x26c>)
 80058b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80058b4:	f7ff ff3c 	bl	8005730 <lut_lookup_lin>
 80058b8:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        const float R = lut_lookup_lin(Rraw, right_adc, right_dist, R_LUT_SIZE);
 80058bc:	2321      	movs	r3, #33	@ 0x21
 80058be:	4a7d      	ldr	r2, [pc, #500]	@ (8005ab4 <wall_compute_u+0x270>)
 80058c0:	497d      	ldr	r1, [pc, #500]	@ (8005ab8 <wall_compute_u+0x274>)
 80058c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058c4:	f7ff ff34 	bl	8005730 <lut_lookup_lin>
 80058c8:	ed87 0a08 	vstr	s0, [r7, #32]
        e = WF_BOTH_SCALE * (L - R);  // +e means left closer  slow left / speed right
 80058cc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80058d0:	edd7 7a08 	vldr	s15, [r7, #32]
 80058d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80058d8:	4b78      	ldr	r3, [pc, #480]	@ (8005abc <wall_compute_u+0x278>)
 80058da:	edd3 7a00 	vldr	s15, [r3]
 80058de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058e2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
        // gently align targets for when a wall disappears
        fus_target_left  = (1.0f - WF_SINGLE_ALPHA)*fus_target_left  + WF_SINGLE_ALPHA*L;
 80058e6:	4b76      	ldr	r3, [pc, #472]	@ (8005ac0 <wall_compute_u+0x27c>)
 80058e8:	edd3 7a00 	vldr	s15, [r3]
 80058ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80058f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80058f4:	4b73      	ldr	r3, [pc, #460]	@ (8005ac4 <wall_compute_u+0x280>)
 80058f6:	edd3 7a00 	vldr	s15, [r3]
 80058fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80058fe:	4b70      	ldr	r3, [pc, #448]	@ (8005ac0 <wall_compute_u+0x27c>)
 8005900:	edd3 6a00 	vldr	s13, [r3]
 8005904:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005908:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800590c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005910:	4b6c      	ldr	r3, [pc, #432]	@ (8005ac4 <wall_compute_u+0x280>)
 8005912:	edc3 7a00 	vstr	s15, [r3]
        fus_target_right = (1.0f - WF_SINGLE_ALPHA)*fus_target_right + WF_SINGLE_ALPHA*R;
 8005916:	4b6a      	ldr	r3, [pc, #424]	@ (8005ac0 <wall_compute_u+0x27c>)
 8005918:	edd3 7a00 	vldr	s15, [r3]
 800591c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005920:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005924:	4b68      	ldr	r3, [pc, #416]	@ (8005ac8 <wall_compute_u+0x284>)
 8005926:	edd3 7a00 	vldr	s15, [r3]
 800592a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800592e:	4b64      	ldr	r3, [pc, #400]	@ (8005ac0 <wall_compute_u+0x27c>)
 8005930:	edd3 6a00 	vldr	s13, [r3]
 8005934:	edd7 7a08 	vldr	s15, [r7, #32]
 8005938:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800593c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005940:	4b61      	ldr	r3, [pc, #388]	@ (8005ac8 <wall_compute_u+0x284>)
 8005942:	edc3 7a00 	vstr	s15, [r3]
    if (Lw && Rw) {
 8005946:	e02c      	b.n	80059a2 <wall_compute_u+0x15e>
    } else if (Lw) {
 8005948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800594a:	2b00      	cmp	r3, #0
 800594c:	d011      	beq.n	8005972 <wall_compute_u+0x12e>
        const float L = lut_lookup_lin(Lraw, left_adc, left_dist, L_LUT_SIZE);
 800594e:	2320      	movs	r3, #32
 8005950:	4a56      	ldr	r2, [pc, #344]	@ (8005aac <wall_compute_u+0x268>)
 8005952:	4957      	ldr	r1, [pc, #348]	@ (8005ab0 <wall_compute_u+0x26c>)
 8005954:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005956:	f7ff feeb 	bl	8005730 <lut_lookup_lin>
 800595a:	ed87 0a06 	vstr	s0, [r7, #24]
        e = L- target_left;      // hold distance to left
 800595e:	4b5b      	ldr	r3, [pc, #364]	@ (8005acc <wall_compute_u+0x288>)
 8005960:	edd3 7a00 	vldr	s15, [r3]
 8005964:	ed97 7a06 	vldr	s14, [r7, #24]
 8005968:	ee77 7a67 	vsub.f32	s15, s14, s15
 800596c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 8005970:	e017      	b.n	80059a2 <wall_compute_u+0x15e>
    } else if (Rw) {
 8005972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005974:	2b00      	cmp	r3, #0
 8005976:	d011      	beq.n	800599c <wall_compute_u+0x158>
        const float R = lut_lookup_lin(Rraw, right_adc, right_dist, R_LUT_SIZE);
 8005978:	2321      	movs	r3, #33	@ 0x21
 800597a:	4a4e      	ldr	r2, [pc, #312]	@ (8005ab4 <wall_compute_u+0x270>)
 800597c:	494e      	ldr	r1, [pc, #312]	@ (8005ab8 <wall_compute_u+0x274>)
 800597e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005980:	f7ff fed6 	bl	8005730 <lut_lookup_lin>
 8005984:	ed87 0a07 	vstr	s0, [r7, #28]
        e = target_right-R;     // hold distance to right
 8005988:	4b51      	ldr	r3, [pc, #324]	@ (8005ad0 <wall_compute_u+0x28c>)
 800598a:	ed93 7a00 	vldr	s14, [r3]
 800598e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005992:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005996:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 800599a:	e002      	b.n	80059a2 <wall_compute_u+0x15e>
    } else {
        e = 0.0f; // no walls  let heading handle it
 800599c:	f04f 0300 	mov.w	r3, #0
 80059a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    // PID on e (reuse your wall PID state/gains)
    wf_e_int += e * dt;
 80059a2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80059a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80059aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80059ae:	4b49      	ldr	r3, [pc, #292]	@ (8005ad4 <wall_compute_u+0x290>)
 80059b0:	edd3 7a00 	vldr	s15, [r3]
 80059b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059b8:	4b46      	ldr	r3, [pc, #280]	@ (8005ad4 <wall_compute_u+0x290>)
 80059ba:	edc3 7a00 	vstr	s15, [r3]
    if (wf_e_int >  WF_INT_LIMIT) wf_e_int =  WF_INT_LIMIT;
 80059be:	4b45      	ldr	r3, [pc, #276]	@ (8005ad4 <wall_compute_u+0x290>)
 80059c0:	ed93 7a00 	vldr	s14, [r3]
 80059c4:	4b44      	ldr	r3, [pc, #272]	@ (8005ad8 <wall_compute_u+0x294>)
 80059c6:	edd3 7a00 	vldr	s15, [r3]
 80059ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80059ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059d2:	dd03      	ble.n	80059dc <wall_compute_u+0x198>
 80059d4:	4b40      	ldr	r3, [pc, #256]	@ (8005ad8 <wall_compute_u+0x294>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a3e      	ldr	r2, [pc, #248]	@ (8005ad4 <wall_compute_u+0x290>)
 80059da:	6013      	str	r3, [r2, #0]
    if (wf_e_int < -WF_INT_LIMIT) wf_e_int = -WF_INT_LIMIT;
 80059dc:	4b3e      	ldr	r3, [pc, #248]	@ (8005ad8 <wall_compute_u+0x294>)
 80059de:	edd3 7a00 	vldr	s15, [r3]
 80059e2:	eeb1 7a67 	vneg.f32	s14, s15
 80059e6:	4b3b      	ldr	r3, [pc, #236]	@ (8005ad4 <wall_compute_u+0x290>)
 80059e8:	edd3 7a00 	vldr	s15, [r3]
 80059ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80059f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059f4:	dd07      	ble.n	8005a06 <wall_compute_u+0x1c2>
 80059f6:	4b38      	ldr	r3, [pc, #224]	@ (8005ad8 <wall_compute_u+0x294>)
 80059f8:	edd3 7a00 	vldr	s15, [r3]
 80059fc:	eef1 7a67 	vneg.f32	s15, s15
 8005a00:	4b34      	ldr	r3, [pc, #208]	@ (8005ad4 <wall_compute_u+0x290>)
 8005a02:	edc3 7a00 	vstr	s15, [r3]

    const float d_raw = (e - wf_e_prev) / dt;
 8005a06:	4b35      	ldr	r3, [pc, #212]	@ (8005adc <wall_compute_u+0x298>)
 8005a08:	edd3 7a00 	vldr	s15, [r3]
 8005a0c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8005a10:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005a14:	ed97 7a03 	vldr	s14, [r7, #12]
 8005a18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a1c:	edc7 7a05 	vstr	s15, [r7, #20]
    wf_d_filt = WF_DERIV_ALPHA*wf_d_filt + (1.0f - WF_DERIV_ALPHA)*d_raw;
 8005a20:	4b2f      	ldr	r3, [pc, #188]	@ (8005ae0 <wall_compute_u+0x29c>)
 8005a22:	ed93 7a00 	vldr	s14, [r3]
 8005a26:	4b2f      	ldr	r3, [pc, #188]	@ (8005ae4 <wall_compute_u+0x2a0>)
 8005a28:	edd3 7a00 	vldr	s15, [r3]
 8005a2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a30:	4b2b      	ldr	r3, [pc, #172]	@ (8005ae0 <wall_compute_u+0x29c>)
 8005a32:	edd3 7a00 	vldr	s15, [r3]
 8005a36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a3a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005a3e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005a42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a4a:	4b26      	ldr	r3, [pc, #152]	@ (8005ae4 <wall_compute_u+0x2a0>)
 8005a4c:	edc3 7a00 	vstr	s15, [r3]
    wf_e_prev = e;
 8005a50:	4a22      	ldr	r2, [pc, #136]	@ (8005adc <wall_compute_u+0x298>)
 8005a52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a54:	6013      	str	r3, [r2, #0]

    const float u_norm = WF_KP*e + WF_KI*wf_e_int + WF_KD*wf_d_filt;
 8005a56:	4b24      	ldr	r3, [pc, #144]	@ (8005ae8 <wall_compute_u+0x2a4>)
 8005a58:	ed93 7a00 	vldr	s14, [r3]
 8005a5c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8005a60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a64:	4b21      	ldr	r3, [pc, #132]	@ (8005aec <wall_compute_u+0x2a8>)
 8005a66:	edd3 6a00 	vldr	s13, [r3]
 8005a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ad4 <wall_compute_u+0x290>)
 8005a6c:	edd3 7a00 	vldr	s15, [r3]
 8005a70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a78:	4b1d      	ldr	r3, [pc, #116]	@ (8005af0 <wall_compute_u+0x2ac>)
 8005a7a:	edd3 6a00 	vldr	s13, [r3]
 8005a7e:	4b19      	ldr	r3, [pc, #100]	@ (8005ae4 <wall_compute_u+0x2a0>)
 8005a80:	edd3 7a00 	vldr	s15, [r3]
 8005a84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a8c:	edc7 7a04 	vstr	s15, [r7, #16]
    return (WF_U_SCALE * u_norm);   // map to PWM units like your wall_follow_step()
 8005a90:	4b18      	ldr	r3, [pc, #96]	@ (8005af4 <wall_compute_u+0x2b0>)
 8005a92:	ed93 7a00 	vldr	s14, [r3]
 8005a96:	edd7 7a04 	vldr	s15, [r7, #16]
 8005a9a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8005a9e:	eeb0 0a67 	vmov.f32	s0, s15
 8005aa2:	3740      	adds	r7, #64	@ 0x40
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	20000d7c 	.word	0x20000d7c
 8005aac:	0800f854 	.word	0x0800f854
 8005ab0:	0800f7d4 	.word	0x0800f7d4
 8005ab4:	0800f750 	.word	0x0800f750
 8005ab8:	0800f6cc 	.word	0x0800f6cc
 8005abc:	2000004c 	.word	0x2000004c
 8005ac0:	20000048 	.word	0x20000048
 8005ac4:	2000005c 	.word	0x2000005c
 8005ac8:	20000060 	.word	0x20000060
 8005acc:	20000054 	.word	0x20000054
 8005ad0:	20000058 	.word	0x20000058
 8005ad4:	20001578 	.word	0x20001578
 8005ad8:	20000044 	.word	0x20000044
 8005adc:	2000157c 	.word	0x2000157c
 8005ae0:	20000040 	.word	0x20000040
 8005ae4:	20001580 	.word	0x20001580
 8005ae8:	2000003c 	.word	0x2000003c
 8005aec:	20001558 	.word	0x20001558
 8005af0:	2000155c 	.word	0x2000155c
 8005af4:	20000050 	.word	0x20000050

08005af8 <fusion_reset>:

// ---------- Public API ----------
void fusion_reset(void)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	af00      	add	r7, sp, #0
    // reset wall PID memory
    wf_e_int = 0.0f; wf_e_prev = 0.0f; wf_d_filt = 0.0f;
 8005afc:	4b21      	ldr	r3, [pc, #132]	@ (8005b84 <fusion_reset+0x8c>)
 8005afe:	f04f 0200 	mov.w	r2, #0
 8005b02:	601a      	str	r2, [r3, #0]
 8005b04:	4b20      	ldr	r3, [pc, #128]	@ (8005b88 <fusion_reset+0x90>)
 8005b06:	f04f 0200 	mov.w	r2, #0
 8005b0a:	601a      	str	r2, [r3, #0]
 8005b0c:	4b1f      	ldr	r3, [pc, #124]	@ (8005b8c <fusion_reset+0x94>)
 8005b0e:	f04f 0200 	mov.w	r2, #0
 8005b12:	601a      	str	r2, [r3, #0]
    wf_last_ms_fus = HAL_GetTick();
 8005b14:	f000 fd52 	bl	80065bc <HAL_GetTick>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	4a1d      	ldr	r2, [pc, #116]	@ (8005b90 <fusion_reset+0x98>)
 8005b1c:	6013      	str	r3, [r2, #0]

    // heading & blending
    fus_theta = 0.0f;
 8005b1e:	4b1d      	ldr	r3, [pc, #116]	@ (8005b94 <fusion_reset+0x9c>)
 8005b20:	f04f 0200 	mov.w	r2, #0
 8005b24:	601a      	str	r2, [r3, #0]
    fus_theta_ref = 0.0f;
 8005b26:	4b1c      	ldr	r3, [pc, #112]	@ (8005b98 <fusion_reset+0xa0>)
 8005b28:	f04f 0200 	mov.w	r2, #0
 8005b2c:	601a      	str	r2, [r3, #0]
    fus_conf_s = 0.0f;
 8005b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8005b9c <fusion_reset+0xa4>)
 8005b30:	f04f 0200 	mov.w	r2, #0
 8005b34:	601a      	str	r2, [r3, #0]
    fus_u_prev = 0.0f;
 8005b36:	4b1a      	ldr	r3, [pc, #104]	@ (8005ba0 <fusion_reset+0xa8>)
 8005b38:	f04f 0200 	mov.w	r2, #0
 8005b3c:	601a      	str	r2, [r3, #0]
    fus_last_ms = HAL_GetTick();
 8005b3e:	f000 fd3d 	bl	80065bc <HAL_GetTick>
 8005b42:	4603      	mov	r3, r0
 8005b44:	4a17      	ldr	r2, [pc, #92]	@ (8005ba4 <fusion_reset+0xac>)
 8005b46:	6013      	str	r3, [r2, #0]

    // init targets from current reading to avoid jumps
    update_sensors();
 8005b48:	f7fe fda8 	bl	800469c <update_sensors>
    fus_target_left  = lut_lookup_lin(sensors.side_left,  left_adc,  left_dist,  L_LUT_SIZE);
 8005b4c:	4b16      	ldr	r3, [pc, #88]	@ (8005ba8 <fusion_reset+0xb0>)
 8005b4e:	88db      	ldrh	r3, [r3, #6]
 8005b50:	4618      	mov	r0, r3
 8005b52:	2320      	movs	r3, #32
 8005b54:	4a15      	ldr	r2, [pc, #84]	@ (8005bac <fusion_reset+0xb4>)
 8005b56:	4916      	ldr	r1, [pc, #88]	@ (8005bb0 <fusion_reset+0xb8>)
 8005b58:	f7ff fdea 	bl	8005730 <lut_lookup_lin>
 8005b5c:	eef0 7a40 	vmov.f32	s15, s0
 8005b60:	4b14      	ldr	r3, [pc, #80]	@ (8005bb4 <fusion_reset+0xbc>)
 8005b62:	edc3 7a00 	vstr	s15, [r3]
    fus_target_right = lut_lookup_lin(sensors.side_right, right_adc, right_dist, R_LUT_SIZE);
 8005b66:	4b10      	ldr	r3, [pc, #64]	@ (8005ba8 <fusion_reset+0xb0>)
 8005b68:	889b      	ldrh	r3, [r3, #4]
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	2321      	movs	r3, #33	@ 0x21
 8005b6e:	4a12      	ldr	r2, [pc, #72]	@ (8005bb8 <fusion_reset+0xc0>)
 8005b70:	4912      	ldr	r1, [pc, #72]	@ (8005bbc <fusion_reset+0xc4>)
 8005b72:	f7ff fddd 	bl	8005730 <lut_lookup_lin>
 8005b76:	eef0 7a40 	vmov.f32	s15, s0
 8005b7a:	4b11      	ldr	r3, [pc, #68]	@ (8005bc0 <fusion_reset+0xc8>)
 8005b7c:	edc3 7a00 	vstr	s15, [r3]
}
 8005b80:	bf00      	nop
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	20001578 	.word	0x20001578
 8005b88:	2000157c 	.word	0x2000157c
 8005b8c:	20001580 	.word	0x20001580
 8005b90:	20001584 	.word	0x20001584
 8005b94:	20001588 	.word	0x20001588
 8005b98:	2000158c 	.word	0x2000158c
 8005b9c:	20001590 	.word	0x20001590
 8005ba0:	20001594 	.word	0x20001594
 8005ba4:	20001598 	.word	0x20001598
 8005ba8:	20000d7c 	.word	0x20000d7c
 8005bac:	0800f854 	.word	0x0800f854
 8005bb0:	0800f7d4 	.word	0x0800f7d4
 8005bb4:	2000005c 	.word	0x2000005c
 8005bb8:	0800f750 	.word	0x0800f750
 8005bbc:	0800f6cc 	.word	0x0800f6cc
 8005bc0:	20000060 	.word	0x20000060

08005bc4 <fusion_set_heading_ref_to_current>:

void fusion_set_heading_ref_to_current(void)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	af00      	add	r7, sp, #0
    // capture current integrated heading as the straight-line lock
    fus_theta_ref = fus_theta;
 8005bc8:	4b04      	ldr	r3, [pc, #16]	@ (8005bdc <fusion_set_heading_ref_to_current+0x18>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a04      	ldr	r2, [pc, #16]	@ (8005be0 <fusion_set_heading_ref_to_current+0x1c>)
 8005bce:	6013      	str	r3, [r2, #0]
}
 8005bd0:	bf00      	nop
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	20001588 	.word	0x20001588
 8005be0:	2000158c 	.word	0x2000158c

08005be4 <fusion_step>:

// Call at ~200500 Hz. Pass 0 to use WF_BASE_PWM.
void fusion_step(int base_pwm)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b096      	sub	sp, #88	@ 0x58
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
    // timing
    uint32_t now = HAL_GetTick();
 8005bec:	f000 fce6 	bl	80065bc <HAL_GetTick>
 8005bf0:	63b8      	str	r0, [r7, #56]	@ 0x38
    float dt = (now - fus_last_ms) * 0.001f;
 8005bf2:	4b97      	ldr	r3, [pc, #604]	@ (8005e50 <fusion_step+0x26c>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	ee07 3a90 	vmov	s15, r3
 8005bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c02:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8005e54 <fusion_step+0x270>
 8005c06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c0a:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    if (dt <= 0.0f) dt = 0.001f;
 8005c0e:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8005c12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c1a:	d801      	bhi.n	8005c20 <fusion_step+0x3c>
 8005c1c:	4b8e      	ldr	r3, [pc, #568]	@ (8005e58 <fusion_step+0x274>)
 8005c1e:	657b      	str	r3, [r7, #84]	@ 0x54
    fus_last_ms = now;
 8005c20:	4a8b      	ldr	r2, [pc, #556]	@ (8005e50 <fusion_step+0x26c>)
 8005c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c24:	6013      	str	r3, [r2, #0]

    // gyro
    mpu9250_read_gyro();
 8005c26:	f7fb fe23 	bl	8001870 <mpu9250_read_gyro>
    const float gz = mpu9250_get_gyro_z_compensated(); // deg/s
 8005c2a:	f7fb fde7 	bl	80017fc <mpu9250_get_gyro_z_compensated>
 8005c2e:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    fus_theta += gz * dt;
 8005c32:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8005c36:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8005c3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c3e:	4b87      	ldr	r3, [pc, #540]	@ (8005e5c <fusion_step+0x278>)
 8005c40:	edd3 7a00 	vldr	s15, [r3]
 8005c44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c48:	4b84      	ldr	r3, [pc, #528]	@ (8005e5c <fusion_step+0x278>)
 8005c4a:	edc3 7a00 	vstr	s15, [r3]

    // wall correction
    int hasL=0, hasR=0, hasF=0;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	617b      	str	r3, [r7, #20]
 8005c52:	2300      	movs	r3, #0
 8005c54:	613b      	str	r3, [r7, #16]
 8005c56:	2300      	movs	r3, #0
 8005c58:	60fb      	str	r3, [r7, #12]
    float u_wall = wall_compute_u(dt, &hasL, &hasR, &hasF);
 8005c5a:	f107 020c 	add.w	r2, r7, #12
 8005c5e:	f107 0110 	add.w	r1, r7, #16
 8005c62:	f107 0314 	add.w	r3, r7, #20
 8005c66:	4618      	mov	r0, r3
 8005c68:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 8005c6c:	f7ff fdea 	bl	8005844 <wall_compute_u>
 8005c70:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

    // heading assist using your rate PID: command 0 deg/s + proportional bias from heading error
    // Map heading error  desired rate (light touch so it wont fight walls)
    const float e_head = fus_theta_ref - fus_theta;              // deg
 8005c74:	4b7a      	ldr	r3, [pc, #488]	@ (8005e60 <fusion_step+0x27c>)
 8005c76:	ed93 7a00 	vldr	s14, [r3]
 8005c7a:	4b78      	ldr	r3, [pc, #480]	@ (8005e5c <fusion_step+0x278>)
 8005c7c:	edd3 7a00 	vldr	s15, [r3]
 8005c80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c84:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    const float k_head2rate = 60.0f;                             // deg/s per deg (small)
 8005c88:	4b76      	ldr	r3, [pc, #472]	@ (8005e64 <fusion_step+0x280>)
 8005c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    float sp_rate = k_head2rate * e_head;                        // desired deg/s
 8005c8c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8005c90:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005c94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c98:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    // soft cap desired rate
    if (sp_rate >  300.0f) sp_rate =  300.0f;
 8005c9c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8005ca0:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8005e68 <fusion_step+0x284>
 8005ca4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cac:	dd01      	ble.n	8005cb2 <fusion_step+0xce>
 8005cae:	4b6f      	ldr	r3, [pc, #444]	@ (8005e6c <fusion_step+0x288>)
 8005cb0:	653b      	str	r3, [r7, #80]	@ 0x50
    if (sp_rate < -300.0f) sp_rate = -300.0f;
 8005cb2:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8005cb6:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8005e70 <fusion_step+0x28c>
 8005cba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cc2:	d501      	bpl.n	8005cc8 <fusion_step+0xe4>
 8005cc4:	4b6b      	ldr	r3, [pc, #428]	@ (8005e74 <fusion_step+0x290>)
 8005cc6:	653b      	str	r3, [r7, #80]	@ 0x50

    float dummy_dt = dt;
 8005cc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cca:	60bb      	str	r3, [r7, #8]
    float u_head = gyro_rate_pid_step(sp_rate, gz, &dummy_dt);  // returns PWM using your tuned Ks
 8005ccc:	f107 0308 	add.w	r3, r7, #8
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	edd7 0a0d 	vldr	s1, [r7, #52]	@ 0x34
 8005cd6:	ed97 0a14 	vldr	s0, [r7, #80]	@ 0x50
 8005cda:	f7fe fa2d 	bl	8004138 <gyro_rate_pid_step>
 8005cde:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c

    // blend by wall confidence (0.5 for each side seen)
    float conf = 0.0f; if (hasL) conf += 0.20f; if (hasR) conf += 0.20f; ////////////////////////
 8005ce2:	f04f 0300 	mov.w	r3, #0
 8005ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d007      	beq.n	8005cfe <fusion_step+0x11a>
 8005cee:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8005cf2:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8005e78 <fusion_step+0x294>
 8005cf6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005cfa:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d007      	beq.n	8005d14 <fusion_step+0x130>
 8005d04:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8005d08:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8005e78 <fusion_step+0x294>
 8005d0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005d10:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    fus_conf_s = FUS_CONF_EMA*fus_conf_s + (1.0f - FUS_CONF_EMA)*conf;
 8005d14:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8005e7c <fusion_step+0x298>
 8005d18:	4b59      	ldr	r3, [pc, #356]	@ (8005e80 <fusion_step+0x29c>)
 8005d1a:	edd3 7a00 	vldr	s15, [r3]
 8005d1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d22:	eddf 7a56 	vldr	s15, [pc, #344]	@ 8005e7c <fusion_step+0x298>
 8005d26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d2a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005d2e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8005d32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d3a:	4b51      	ldr	r3, [pc, #324]	@ (8005e80 <fusion_step+0x29c>)
 8005d3c:	edc3 7a00 	vstr	s15, [r3]

    // cap heading authority to a fraction of base
    const int base_unclamped = (base_pwm > 0) ? base_pwm : WF_BASE_PWM;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	dd01      	ble.n	8005d4a <fusion_step+0x166>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	e001      	b.n	8005d4e <fusion_step+0x16a>
 8005d4a:	4b4e      	ldr	r3, [pc, #312]	@ (8005e84 <fusion_step+0x2a0>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	627b      	str	r3, [r7, #36]	@ 0x24
    //float u_head_capped = u_head;
    float head_cap = FUS_HEAD_CAP_FRAC * (float)base_unclamped;
 8005d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d52:	ee07 3a90 	vmov	s15, r3
 8005d56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d5a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005d5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005d62:	edc7 7a08 	vstr	s15, [r7, #32]
    if (u_head >  head_cap) u_head =  head_cap;
 8005d66:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005d6a:	edd7 7a08 	vldr	s15, [r7, #32]
 8005d6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d76:	dd01      	ble.n	8005d7c <fusion_step+0x198>
 8005d78:	6a3b      	ldr	r3, [r7, #32]
 8005d7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (u_head < -head_cap) u_head = -head_cap;
 8005d7c:	edd7 7a08 	vldr	s15, [r7, #32]
 8005d80:	eef1 7a67 	vneg.f32	s15, s15
 8005d84:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005d88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d90:	d505      	bpl.n	8005d9e <fusion_step+0x1ba>
 8005d92:	edd7 7a08 	vldr	s15, [r7, #32]
 8005d96:	eef1 7a67 	vneg.f32	s15, s15
 8005d9a:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
//    float wall_cap = FUS_WALL_CAP_FRAC * base_unclamped;
//    if (u_wall >  wall_cap) u_wall =  wall_cap;
//    if (u_wall < -wall_cap) u_wall = -wall_cap;

    // final correction
    if (sensors.side_left>40 || sensors.side_right>40) fus_conf_s=1.0f;
 8005d9e:	4b3a      	ldr	r3, [pc, #232]	@ (8005e88 <fusion_step+0x2a4>)
 8005da0:	88db      	ldrh	r3, [r3, #6]
 8005da2:	2b28      	cmp	r3, #40	@ 0x28
 8005da4:	d803      	bhi.n	8005dae <fusion_step+0x1ca>
 8005da6:	4b38      	ldr	r3, [pc, #224]	@ (8005e88 <fusion_step+0x2a4>)
 8005da8:	889b      	ldrh	r3, [r3, #4]
 8005daa:	2b28      	cmp	r3, #40	@ 0x28
 8005dac:	d903      	bls.n	8005db6 <fusion_step+0x1d2>
 8005dae:	4b34      	ldr	r3, [pc, #208]	@ (8005e80 <fusion_step+0x29c>)
 8005db0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005db4:	601a      	str	r2, [r3, #0]
    float u = fus_conf_s * u_wall + (1.0f - fus_conf_s) * u_head;
 8005db6:	4b32      	ldr	r3, [pc, #200]	@ (8005e80 <fusion_step+0x29c>)
 8005db8:	ed93 7a00 	vldr	s14, [r3]
 8005dbc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005dc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005dc4:	4b2e      	ldr	r3, [pc, #184]	@ (8005e80 <fusion_step+0x29c>)
 8005dc6:	edd3 7a00 	vldr	s15, [r3]
 8005dca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005dce:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005dd2:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8005dd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005dda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dde:	edc7 7a07 	vstr	s15, [r7, #28]

    // optional rate limiting on correction to avoid jerk
    float du = u - fus_u_prev;
 8005de2:	4b2a      	ldr	r3, [pc, #168]	@ (8005e8c <fusion_step+0x2a8>)
 8005de4:	edd3 7a00 	vldr	s15, [r3]
 8005de8:	ed97 7a07 	vldr	s14, [r7, #28]
 8005dec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005df0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    if (du >  FUS_DU_RATE_LIMIT) du =  FUS_DU_RATE_LIMIT;
 8005df4:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8005e90 <fusion_step+0x2ac>
 8005df8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8005dfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e04:	dd01      	ble.n	8005e0a <fusion_step+0x226>
 8005e06:	4b23      	ldr	r3, [pc, #140]	@ (8005e94 <fusion_step+0x2b0>)
 8005e08:	647b      	str	r3, [r7, #68]	@ 0x44
    if (du < -FUS_DU_RATE_LIMIT) du = -FUS_DU_RATE_LIMIT;
 8005e0a:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8005e90 <fusion_step+0x2ac>
 8005e0e:	eef1 7a67 	vneg.f32	s15, s15
 8005e12:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8005e16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e1e:	d505      	bpl.n	8005e2c <fusion_step+0x248>
 8005e20:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8005e90 <fusion_step+0x2ac>
 8005e24:	eef1 7a67 	vneg.f32	s15, s15
 8005e28:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    u = fus_u_prev + du;
 8005e2c:	4b17      	ldr	r3, [pc, #92]	@ (8005e8c <fusion_step+0x2a8>)
 8005e2e:	edd3 7a00 	vldr	s15, [r3]
 8005e32:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8005e36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e3a:	edc7 7a07 	vstr	s15, [r7, #28]
    fus_u_prev = u;
 8005e3e:	4a13      	ldr	r2, [pc, #76]	@ (8005e8c <fusion_step+0x2a8>)
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	6013      	str	r3, [r2, #0]

    // front-wall policy same as your wall code
    int base = (base_pwm > 0) ? base_pwm : WF_BASE_PWM;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	dd26      	ble.n	8005e98 <fusion_step+0x2b4>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	e026      	b.n	8005e9c <fusion_step+0x2b8>
 8005e4e:	bf00      	nop
 8005e50:	20001598 	.word	0x20001598
 8005e54:	3a83126f 	.word	0x3a83126f
 8005e58:	3a83126f 	.word	0x3a83126f
 8005e5c:	20001588 	.word	0x20001588
 8005e60:	2000158c 	.word	0x2000158c
 8005e64:	42700000 	.word	0x42700000
 8005e68:	43960000 	.word	0x43960000
 8005e6c:	43960000 	.word	0x43960000
 8005e70:	c3960000 	.word	0xc3960000
 8005e74:	c3960000 	.word	0xc3960000
 8005e78:	3e4ccccd 	.word	0x3e4ccccd
 8005e7c:	3f7851ec 	.word	0x3f7851ec
 8005e80:	20001590 	.word	0x20001590
 8005e84:	20000030 	.word	0x20000030
 8005e88:	20000d7c 	.word	0x20000d7c
 8005e8c:	20001594 	.word	0x20001594
 8005e90:	42f00000 	.word	0x42f00000
 8005e94:	42f00000 	.word	0x42f00000
 8005e98:	4b2a      	ldr	r3, [pc, #168]	@ (8005f44 <fusion_step+0x360>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	61bb      	str	r3, [r7, #24]
//    if (hasF && WF_BRAKE_ON_FRONT) base = WF_SLOW_PWM;

    // right = base + u ; left = base - u   (same sign convention as your code)
    int pwm_right = base + (int)lroundf(u);
 8005e9e:	ed97 0a07 	vldr	s0, [r7, #28]
 8005ea2:	f007 fd95 	bl	800d9d0 <lroundf>
 8005ea6:	4602      	mov	r2, r0
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	4413      	add	r3, r2
 8005eac:	643b      	str	r3, [r7, #64]	@ 0x40
    int pwm_left  = base - (int)lroundf(u);
 8005eae:	ed97 0a07 	vldr	s0, [r7, #28]
 8005eb2:	f007 fd8d 	bl	800d9d0 <lroundf>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	69bb      	ldr	r3, [r7, #24]
 8005eba:	1a9b      	subs	r3, r3, r2
 8005ebc:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (pwm_right < 0) pwm_right = 0; if (pwm_right > WF_PWM_MAX) pwm_right = WF_PWM_MAX;
 8005ebe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	da01      	bge.n	8005ec8 <fusion_step+0x2e4>
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ec8:	4b1f      	ldr	r3, [pc, #124]	@ (8005f48 <fusion_step+0x364>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	dd02      	ble.n	8005ed8 <fusion_step+0x2f4>
 8005ed2:	4b1d      	ldr	r3, [pc, #116]	@ (8005f48 <fusion_step+0x364>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (pwm_left  < 0) pwm_left  = 0; if (pwm_left  > WF_PWM_MAX) pwm_left  = WF_PWM_MAX;
 8005ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	da01      	bge.n	8005ee2 <fusion_step+0x2fe>
 8005ede:	2300      	movs	r3, #0
 8005ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ee2:	4b19      	ldr	r3, [pc, #100]	@ (8005f48 <fusion_step+0x364>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	dd02      	ble.n	8005ef2 <fusion_step+0x30e>
 8005eec:	4b16      	ldr	r3, [pc, #88]	@ (8005f48 <fusion_step+0x364>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (pwm_right > 0 && pwm_right < WF_PWM_MIN_MOVE) pwm_right = WF_PWM_MIN_MOVE;
 8005ef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	dd07      	ble.n	8005f08 <fusion_step+0x324>
 8005ef8:	4b14      	ldr	r3, [pc, #80]	@ (8005f4c <fusion_step+0x368>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005efe:	429a      	cmp	r2, r3
 8005f00:	da02      	bge.n	8005f08 <fusion_step+0x324>
 8005f02:	4b12      	ldr	r3, [pc, #72]	@ (8005f4c <fusion_step+0x368>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	643b      	str	r3, [r7, #64]	@ 0x40
    if (pwm_left  > 0 && pwm_left  < WF_PWM_MIN_MOVE) pwm_left  = WF_PWM_MIN_MOVE;
 8005f08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	dd07      	ble.n	8005f1e <fusion_step+0x33a>
 8005f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8005f4c <fusion_step+0x368>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005f14:	429a      	cmp	r2, r3
 8005f16:	da02      	bge.n	8005f1e <fusion_step+0x33a>
 8005f18:	4b0c      	ldr	r3, [pc, #48]	@ (8005f4c <fusion_step+0x368>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    motor_set(0, true, (uint16_t)pwm_left);
 8005f1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	461a      	mov	r2, r3
 8005f24:	2101      	movs	r1, #1
 8005f26:	2000      	movs	r0, #0
 8005f28:	f7fd ff24 	bl	8003d74 <motor_set>
    motor_set(1, true, (uint16_t)pwm_right);
 8005f2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	461a      	mov	r2, r3
 8005f32:	2101      	movs	r1, #1
 8005f34:	2001      	movs	r0, #1
 8005f36:	f7fd ff1d 	bl	8003d74 <motor_set>
}
 8005f3a:	bf00      	nop
 8005f3c:	3758      	adds	r7, #88	@ 0x58
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	20000030 	.word	0x20000030
 8005f48:	20000038 	.word	0x20000038
 8005f4c:	20000034 	.word	0x20000034

08005f50 <lut_lookup_lin_local>:

static float fus_theta_local = 0.0f;

static float lut_lookup_lin_local(int raw, const int *adc_table, const float *dist_table, int size)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b087      	sub	sp, #28
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
 8005f5c:	603b      	str	r3, [r7, #0]
    if (!adc_table || !dist_table || size <= 1) return (float)raw;
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d005      	beq.n	8005f70 <lut_lookup_lin_local+0x20>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d002      	beq.n	8005f70 <lut_lookup_lin_local+0x20>
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	dc05      	bgt.n	8005f7c <lut_lookup_lin_local+0x2c>
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	ee07 3a90 	vmov	s15, r3
 8005f76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f7a:	e07f      	b.n	800607c <lut_lookup_lin_local+0x12c>
    if (raw >= adc_table[0])      return dist_table[0];
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	db03      	blt.n	8005f8e <lut_lookup_lin_local+0x3e>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	edd3 7a00 	vldr	s15, [r3]
 8005f8c:	e076      	b.n	800607c <lut_lookup_lin_local+0x12c>
    if (raw <= adc_table[size-1]) return dist_table[size-1];
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005f94:	3b01      	subs	r3, #1
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	68ba      	ldr	r2, [r7, #8]
 8005f9a:	4413      	add	r3, r2
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	dc09      	bgt.n	8005fb8 <lut_lookup_lin_local+0x68>
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005faa:	3b01      	subs	r3, #1
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	687a      	ldr	r2, [r7, #4]
 8005fb0:	4413      	add	r3, r2
 8005fb2:	edd3 7a00 	vldr	s15, [r3]
 8005fb6:	e061      	b.n	800607c <lut_lookup_lin_local+0x12c>
    for (int i = 0; i < size-1; i++) {
 8005fb8:	2300      	movs	r3, #0
 8005fba:	617b      	str	r3, [r7, #20]
 8005fbc:	e050      	b.n	8006060 <lut_lookup_lin_local+0x110>
        if (raw <= adc_table[i] && raw >= adc_table[i+1]) {
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	68ba      	ldr	r2, [r7, #8]
 8005fc4:	4413      	add	r3, r2
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68fa      	ldr	r2, [r7, #12]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	dc45      	bgt.n	800605a <lut_lookup_lin_local+0x10a>
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	db3c      	blt.n	800605a <lut_lookup_lin_local+0x10a>
            float t = (float)(raw - adc_table[i+1]) / (float)(adc_table[i] - adc_table[i+1]);
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	68ba      	ldr	r2, [r7, #8]
 8005fe8:	4413      	add	r3, r2
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68fa      	ldr	r2, [r7, #12]
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	ee07 3a90 	vmov	s15, r3
 8005ff4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	009b      	lsls	r3, r3, #2
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	4413      	add	r3, r2
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	3301      	adds	r3, #1
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	68b9      	ldr	r1, [r7, #8]
 800600a:	440b      	add	r3, r1
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	ee07 3a90 	vmov	s15, r3
 8006014:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006018:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800601c:	edc7 7a04 	vstr	s15, [r7, #16]
            return dist_table[i+1] + t * (dist_table[i] - dist_table[i+1]);
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	3301      	adds	r3, #1
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	4413      	add	r3, r2
 800602a:	ed93 7a00 	vldr	s14, [r3]
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	4413      	add	r3, r2
 8006036:	edd3 6a00 	vldr	s13, [r3]
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	3301      	adds	r3, #1
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	4413      	add	r3, r2
 8006044:	edd3 7a00 	vldr	s15, [r3]
 8006048:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800604c:	edd7 7a04 	vldr	s15, [r7, #16]
 8006050:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006054:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006058:	e010      	b.n	800607c <lut_lookup_lin_local+0x12c>
    for (int i = 0; i < size-1; i++) {
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	3301      	adds	r3, #1
 800605e:	617b      	str	r3, [r7, #20]
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	3b01      	subs	r3, #1
 8006064:	697a      	ldr	r2, [r7, #20]
 8006066:	429a      	cmp	r2, r3
 8006068:	dba9      	blt.n	8005fbe <lut_lookup_lin_local+0x6e>
        }
    }
    return dist_table[size-1];
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006070:	3b01      	subs	r3, #1
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	4413      	add	r3, r2
 8006078:	edd3 7a00 	vldr	s15, [r3]
}
 800607c:	eeb0 0a67 	vmov.f32	s0, s15
 8006080:	371c      	adds	r7, #28
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
 800608a:	0000      	movs	r0, r0
 800608c:	0000      	movs	r0, r0
	...

08006090 <fusion_align_entry>:

}


bool fusion_align_entry(int base_pwm, uint32_t timeout_ms)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b09e      	sub	sp, #120	@ 0x78
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
    // ---- Your gains (unchanged) ----

    const float Kp_a = 10.0f, Ki_a = 0.1f;   // angle PI
 800609a:	4b9b      	ldr	r3, [pc, #620]	@ (8006308 <fusion_align_entry+0x278>)
 800609c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800609e:	4b9b      	ldr	r3, [pc, #620]	@ (800630c <fusion_align_entry+0x27c>)
 80060a0:	657b      	str	r3, [r7, #84]	@ 0x54

    // ---- Small bias to kill steady left drift (counts). Try 0, then -1 or -2 if it still nudges left. ----


    // ---- Finish criteria (unchanged) ----
    const int   DIST_TOL = 10;         // counts
 80060a2:	230a      	movs	r3, #10
 80060a4:	653b      	str	r3, [r7, #80]	@ 0x50
    const int   ANG_TOL  = 12;         // counts
 80060a6:	230c      	movs	r3, #12
 80060a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    const uint32_t STABLE_DWELL_MS = 150;
 80060aa:	2396      	movs	r3, #150	@ 0x96
 80060ac:	64bb      	str	r3, [r7, #72]	@ 0x48

    // ---- Output constraints (unchanged idea) ----
    const int PWM_MAX = base_pwm;      // clamp final wheel cmds
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	647b      	str	r3, [r7, #68]	@ 0x44
    const int PWM_MIN_MOVE = 500;      // measured deadzone threshold
 80060b2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80060b6:	643b      	str	r3, [r7, #64]	@ 0x40

    // Integrators
    float I_d = 0.0f, I_a = 0.0f;
 80060b8:	f04f 0300 	mov.w	r3, #0
 80060bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060be:	f04f 0300 	mov.w	r3, #0
 80060c2:	677b      	str	r3, [r7, #116]	@ 0x74

    uint32_t t0 = HAL_GetTick();
 80060c4:	f000 fa7a 	bl	80065bc <HAL_GetTick>
 80060c8:	63b8      	str	r0, [r7, #56]	@ 0x38
    uint32_t last_ok = 0;
 80060ca:	2300      	movs	r3, #0
 80060cc:	673b      	str	r3, [r7, #112]	@ 0x70
    uint32_t last_tick = HAL_GetTick();
 80060ce:	f000 fa75 	bl	80065bc <HAL_GetTick>
 80060d2:	66f8      	str	r0, [r7, #108]	@ 0x6c

    update_sensors();
 80060d4:	f7fe fae2 	bl	800469c <update_sensors>
            //float target_left_cm  = lut_lookup_lin_local(sensors.side_left,  left_adc,  left_dist,  L_LUT_SIZE);
            //float target_right_cm = lut_lookup_lin_local(sensors.side_right, right_adc, right_dist, R_LUT_SIZE);

	float e_prev = 0.0f, d_filt = 0.0f, u_prev = 0.0f;
 80060d8:	f04f 0300 	mov.w	r3, #0
 80060dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80060de:	f04f 0300 	mov.w	r3, #0
 80060e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80060e4:	f04f 0300 	mov.w	r3, #0
 80060e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	bool Lw = sensors.wall_left;
 80060ea:	4b89      	ldr	r3, [pc, #548]	@ (8006310 <fusion_align_entry+0x280>)
 80060ec:	7adb      	ldrb	r3, [r3, #11]
 80060ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	bool Rw = sensors.wall_right;
 80060f2:	4b87      	ldr	r3, [pc, #540]	@ (8006310 <fusion_align_entry+0x280>)
 80060f4:	7b1b      	ldrb	r3, [r3, #12]
 80060f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	bool FL= sensors.wall_frontL;
 80060fa:	4b85      	ldr	r3, [pc, #532]	@ (8006310 <fusion_align_entry+0x280>)
 80060fc:	7b5b      	ldrb	r3, [r3, #13]
 80060fe:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	bool FR= sensors.wall_frontR;
 8006102:	4b83      	ldr	r3, [pc, #524]	@ (8006310 <fusion_align_entry+0x280>)
 8006104:	7b9b      	ldrb	r3, [r3, #14]
 8006106:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

	if (!Lw && !Rw) { break_motors(); return false; }
 800610a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800610e:	f083 0301 	eor.w	r3, r3, #1
 8006112:	b2db      	uxtb	r3, r3
 8006114:	2b00      	cmp	r3, #0
 8006116:	d00a      	beq.n	800612e <fusion_align_entry+0x9e>
 8006118:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800611c:	f083 0301 	eor.w	r3, r3, #1
 8006120:	b2db      	uxtb	r3, r3
 8006122:	2b00      	cmp	r3, #0
 8006124:	d003      	beq.n	800612e <fusion_align_entry+0x9e>
 8006126:	f7fd fd8d 	bl	8003c44 <break_motors>
 800612a:	2300      	movs	r3, #0
 800612c:	e1b2      	b.n	8006494 <fusion_align_entry+0x404>

    // reset motors
    motor_set(0, true, 0);
 800612e:	2200      	movs	r2, #0
 8006130:	2101      	movs	r1, #1
 8006132:	2000      	movs	r0, #0
 8006134:	f7fd fe1e 	bl	8003d74 <motor_set>
    motor_set(1, true, 0);
 8006138:	2200      	movs	r2, #0
 800613a:	2101      	movs	r1, #1
 800613c:	2001      	movs	r0, #1
 800613e:	f7fd fe19 	bl	8003d74 <motor_set>

    while (1) {
        // --- timing / dt ---
        uint32_t now = HAL_GetTick();
 8006142:	f000 fa3b 	bl	80065bc <HAL_GetTick>
 8006146:	6278      	str	r0, [r7, #36]	@ 0x24
        float dt = (now - last_tick) / 1000.0f;
 8006148:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800614a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	ee07 3a90 	vmov	s15, r3
 8006152:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006156:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006314 <fusion_align_entry+0x284>
 800615a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800615e:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
        if (dt <= 0) dt = 0.001f;
 8006162:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8006166:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800616a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800616e:	d801      	bhi.n	8006174 <fusion_align_entry+0xe4>
 8006170:	4b69      	ldr	r3, [pc, #420]	@ (8006318 <fusion_align_entry+0x288>)
 8006172:	66bb      	str	r3, [r7, #104]	@ 0x68
        last_tick = now;
 8006174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006176:	66fb      	str	r3, [r7, #108]	@ 0x6c

        // --- sensors ---
        update_sensors();
 8006178:	f7fe fa90 	bl	800469c <update_sensors>

		bool Lw = sensors.wall_left;
 800617c:	4b64      	ldr	r3, [pc, #400]	@ (8006310 <fusion_align_entry+0x280>)
 800617e:	7adb      	ldrb	r3, [r3, #11]
 8006180:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		bool Rw = sensors.wall_right;
 8006184:	4b62      	ldr	r3, [pc, #392]	@ (8006310 <fusion_align_entry+0x280>)
 8006186:	7b1b      	ldrb	r3, [r3, #12]
 8006188:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		bool FL= sensors.wall_frontL;
 800618c:	4b60      	ldr	r3, [pc, #384]	@ (8006310 <fusion_align_entry+0x280>)
 800618e:	7b5b      	ldrb	r3, [r3, #13]
 8006190:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
		bool FR= sensors.wall_frontR;
 8006194:	4b5e      	ldr	r3, [pc, #376]	@ (8006310 <fusion_align_entry+0x280>)
 8006196:	7b9b      	ldrb	r3, [r3, #14]
 8006198:	f887 3020 	strb.w	r3, [r7, #32]

		// Maintain requirement: at least one side wall; if both drop, stop
//		if (!Lw && !Rw) { break_motors(); return false; }

		float Lcm = lut_lookup_lin_local(sensors.side_left,  left_adc,  left_dist,  L_LUT_SIZE);
 800619c:	4b5c      	ldr	r3, [pc, #368]	@ (8006310 <fusion_align_entry+0x280>)
 800619e:	88db      	ldrh	r3, [r3, #6]
 80061a0:	4618      	mov	r0, r3
 80061a2:	2320      	movs	r3, #32
 80061a4:	4a5d      	ldr	r2, [pc, #372]	@ (800631c <fusion_align_entry+0x28c>)
 80061a6:	495e      	ldr	r1, [pc, #376]	@ (8006320 <fusion_align_entry+0x290>)
 80061a8:	f7ff fed2 	bl	8005f50 <lut_lookup_lin_local>
 80061ac:	ed87 0a07 	vstr	s0, [r7, #28]
		float Rcm = lut_lookup_lin_local(sensors.side_right, right_adc, right_dist, R_LUT_SIZE);
 80061b0:	4b57      	ldr	r3, [pc, #348]	@ (8006310 <fusion_align_entry+0x280>)
 80061b2:	889b      	ldrh	r3, [r3, #4]
 80061b4:	4618      	mov	r0, r3
 80061b6:	2321      	movs	r3, #33	@ 0x21
 80061b8:	4a5a      	ldr	r2, [pc, #360]	@ (8006324 <fusion_align_entry+0x294>)
 80061ba:	495b      	ldr	r1, [pc, #364]	@ (8006328 <fusion_align_entry+0x298>)
 80061bc:	f7ff fec8 	bl	8005f50 <lut_lookup_lin_local>
 80061c0:	ed87 0a06 	vstr	s0, [r7, #24]


		// Error
		float e_ang;
		if (Lw && Rw) {
 80061c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d01d      	beq.n	8006208 <fusion_align_entry+0x178>
 80061cc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d019      	beq.n	8006208 <fusion_align_entry+0x178>
			//e_ang  = (Rcm - Lcm)*100;      // +e  need to turn right
			e_ang  = (Lcm-2.7)*100;
 80061d4:	69f8      	ldr	r0, [r7, #28]
 80061d6:	f7fa f9bf 	bl	8000558 <__aeabi_f2d>
 80061da:	a349      	add	r3, pc, #292	@ (adr r3, 8006300 <fusion_align_entry+0x270>)
 80061dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e0:	f7fa f85a 	bl	8000298 <__aeabi_dsub>
 80061e4:	4602      	mov	r2, r0
 80061e6:	460b      	mov	r3, r1
 80061e8:	4610      	mov	r0, r2
 80061ea:	4619      	mov	r1, r3
 80061ec:	f04f 0200 	mov.w	r2, #0
 80061f0:	4b4e      	ldr	r3, [pc, #312]	@ (800632c <fusion_align_entry+0x29c>)
 80061f2:	f7fa fa09 	bl	8000608 <__aeabi_dmul>
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	4610      	mov	r0, r2
 80061fc:	4619      	mov	r1, r3
 80061fe:	f7fa fcdb 	bl	8000bb8 <__aeabi_d2f>
 8006202:	4603      	mov	r3, r0
 8006204:	667b      	str	r3, [r7, #100]	@ 0x64
 8006206:	e036      	b.n	8006276 <fusion_align_entry+0x1e6>

		} else if (Lw) {
 8006208:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800620c:	2b00      	cmp	r3, #0
 800620e:	d019      	beq.n	8006244 <fusion_align_entry+0x1b4>
			//e_ang  = (Lcm-target_left)*100;   // +e if too near left wall
			e_ang  = (Lcm-2.7)*100;
 8006210:	69f8      	ldr	r0, [r7, #28]
 8006212:	f7fa f9a1 	bl	8000558 <__aeabi_f2d>
 8006216:	a33a      	add	r3, pc, #232	@ (adr r3, 8006300 <fusion_align_entry+0x270>)
 8006218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800621c:	f7fa f83c 	bl	8000298 <__aeabi_dsub>
 8006220:	4602      	mov	r2, r0
 8006222:	460b      	mov	r3, r1
 8006224:	4610      	mov	r0, r2
 8006226:	4619      	mov	r1, r3
 8006228:	f04f 0200 	mov.w	r2, #0
 800622c:	4b3f      	ldr	r3, [pc, #252]	@ (800632c <fusion_align_entry+0x29c>)
 800622e:	f7fa f9eb 	bl	8000608 <__aeabi_dmul>
 8006232:	4602      	mov	r2, r0
 8006234:	460b      	mov	r3, r1
 8006236:	4610      	mov	r0, r2
 8006238:	4619      	mov	r1, r3
 800623a:	f7fa fcbd 	bl	8000bb8 <__aeabi_d2f>
 800623e:	4603      	mov	r3, r0
 8006240:	667b      	str	r3, [r7, #100]	@ 0x64
 8006242:	e018      	b.n	8006276 <fusion_align_entry+0x1e6>


		} else { // Rw
			//e_ang  = (Rcm - target_right)*100;  // +e if too far from right wall
			e_ang  = (Rcm - 2.7)*100;
 8006244:	69b8      	ldr	r0, [r7, #24]
 8006246:	f7fa f987 	bl	8000558 <__aeabi_f2d>
 800624a:	a32d      	add	r3, pc, #180	@ (adr r3, 8006300 <fusion_align_entry+0x270>)
 800624c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006250:	f7fa f822 	bl	8000298 <__aeabi_dsub>
 8006254:	4602      	mov	r2, r0
 8006256:	460b      	mov	r3, r1
 8006258:	4610      	mov	r0, r2
 800625a:	4619      	mov	r1, r3
 800625c:	f04f 0200 	mov.w	r2, #0
 8006260:	4b32      	ldr	r3, [pc, #200]	@ (800632c <fusion_align_entry+0x29c>)
 8006262:	f7fa f9d1 	bl	8000608 <__aeabi_dmul>
 8006266:	4602      	mov	r2, r0
 8006268:	460b      	mov	r3, r1
 800626a:	4610      	mov	r0, r2
 800626c:	4619      	mov	r1, r3
 800626e:	f7fa fca3 	bl	8000bb8 <__aeabi_d2f>
 8006272:	4603      	mov	r3, r0
 8006274:	667b      	str	r3, [r7, #100]	@ 0x64
		}


        // --- PI controllers ---

        I_a += e_ang  * dt;
 8006276:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 800627a:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800627e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006282:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8006286:	ee77 7a27 	vadd.f32	s15, s14, s15
 800628a:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

        // simple clamps to keep integrators sane
        if (I_a > 100.0f) I_a = 100.0f;
 800628e:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8006292:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8006330 <fusion_align_entry+0x2a0>
 8006296:	eef4 7ac7 	vcmpe.f32	s15, s14
 800629a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800629e:	dd01      	ble.n	80062a4 <fusion_align_entry+0x214>
 80062a0:	4b24      	ldr	r3, [pc, #144]	@ (8006334 <fusion_align_entry+0x2a4>)
 80062a2:	677b      	str	r3, [r7, #116]	@ 0x74
        if (I_a < -100.0f) I_a = -100.0f;
 80062a4:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80062a8:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8006338 <fusion_align_entry+0x2a8>
 80062ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062b4:	d501      	bpl.n	80062ba <fusion_align_entry+0x22a>
 80062b6:	4b21      	ldr	r3, [pc, #132]	@ (800633c <fusion_align_entry+0x2ac>)
 80062b8:	677b      	str	r3, [r7, #116]	@ 0x74

        float w = Kp_a * e_ang  + Ki_a * I_a;  // turn command          (- = turn right, + = left)
 80062ba:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80062be:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80062c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80062c6:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80062ca:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80062ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80062d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062d6:	edc7 7a05 	vstr	s15, [r7, #20]
        int cmd_left;
        int cmd_right;

        // per-wheel raw commands (signed)  keep your mixing/signs
        if (Lw){
 80062da:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d02e      	beq.n	8006340 <fusion_align_entry+0x2b0>
            cmd_left  = (int)lroundf(-w);
 80062e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80062e6:	eef1 7a67 	vneg.f32	s15, s15
 80062ea:	eeb0 0a67 	vmov.f32	s0, s15
 80062ee:	f007 fb6f 	bl	800d9d0 <lroundf>
 80062f2:	6638      	str	r0, [r7, #96]	@ 0x60
            cmd_right = (int)lroundf(w);
 80062f4:	ed97 0a05 	vldr	s0, [r7, #20]
 80062f8:	f007 fb6a 	bl	800d9d0 <lroundf>
 80062fc:	65f8      	str	r0, [r7, #92]	@ 0x5c
 80062fe:	e031      	b.n	8006364 <fusion_align_entry+0x2d4>
 8006300:	9999999a 	.word	0x9999999a
 8006304:	40059999 	.word	0x40059999
 8006308:	41200000 	.word	0x41200000
 800630c:	3dcccccd 	.word	0x3dcccccd
 8006310:	20000d7c 	.word	0x20000d7c
 8006314:	447a0000 	.word	0x447a0000
 8006318:	3a83126f 	.word	0x3a83126f
 800631c:	0800f854 	.word	0x0800f854
 8006320:	0800f7d4 	.word	0x0800f7d4
 8006324:	0800f750 	.word	0x0800f750
 8006328:	0800f6cc 	.word	0x0800f6cc
 800632c:	40590000 	.word	0x40590000
 8006330:	42c80000 	.word	0x42c80000
 8006334:	42c80000 	.word	0x42c80000
 8006338:	c2c80000 	.word	0xc2c80000
 800633c:	c2c80000 	.word	0xc2c80000
        }else if (Rw){
 8006340:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00d      	beq.n	8006364 <fusion_align_entry+0x2d4>
            cmd_left  = (int)lroundf(w);
 8006348:	ed97 0a05 	vldr	s0, [r7, #20]
 800634c:	f007 fb40 	bl	800d9d0 <lroundf>
 8006350:	6638      	str	r0, [r7, #96]	@ 0x60
            cmd_right = (int)lroundf(-w);
 8006352:	edd7 7a05 	vldr	s15, [r7, #20]
 8006356:	eef1 7a67 	vneg.f32	s15, s15
 800635a:	eeb0 0a67 	vmov.f32	s0, s15
 800635e:	f007 fb37 	bl	800d9d0 <lroundf>
 8006362:	65f8      	str	r0, [r7, #92]	@ 0x5c
        }


        // saturate
        cmd_left  = clampi_local(cmd_left,  -PWM_MAX, PWM_MAX);
 8006364:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006366:	425b      	negs	r3, r3
 8006368:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800636a:	4619      	mov	r1, r3
 800636c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800636e:	f7fe ffcd 	bl	800530c <clampi_local>
 8006372:	6638      	str	r0, [r7, #96]	@ 0x60
        cmd_right = clampi_local(cmd_right, -PWM_MAX, PWM_MAX);
 8006374:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006376:	425b      	negs	r3, r3
 8006378:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800637a:	4619      	mov	r1, r3
 800637c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800637e:	f7fe ffc5 	bl	800530c <clampi_local>
 8006382:	65f8      	str	r0, [r7, #92]	@ 0x5c

        // --- convergence check *before* applying min-move ---
        bool ang_ok  = (abs((int)lroundf(e_ang))  <= ANG_TOL);
 8006384:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 8006388:	f007 fb22 	bl	800d9d0 <lroundf>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	bfb8      	it	lt
 8006392:	425b      	neglt	r3, r3
 8006394:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006396:	429a      	cmp	r2, r3
 8006398:	bfac      	ite	ge
 800639a:	2301      	movge	r3, #1
 800639c:	2300      	movlt	r3, #0
 800639e:	74fb      	strb	r3, [r7, #19]
        bool nearly_done = (ang_ok);
 80063a0:	7cfb      	ldrb	r3, [r7, #19]
 80063a2:	74bb      	strb	r3, [r7, #18]

        // --- stiction handling ---
        // If we're NOT nearly done, enforce a minimum to break deadzone.
        // If we ARE nearly done, DON'T enforce min move  brake instead to avoid creeping.
        if (!nearly_done) {
 80063a4:	7cbb      	ldrb	r3, [r7, #18]
 80063a6:	f083 0301 	eor.w	r3, r3, #1
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d028      	beq.n	8006402 <fusion_align_entry+0x372>
            if (cmd_left > 0  && cmd_left  < PWM_MIN_MOVE) cmd_left  = PWM_MIN_MOVE;
 80063b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	dd05      	ble.n	80063c2 <fusion_align_entry+0x332>
 80063b6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80063b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063ba:	429a      	cmp	r2, r3
 80063bc:	da01      	bge.n	80063c2 <fusion_align_entry+0x332>
 80063be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063c0:	663b      	str	r3, [r7, #96]	@ 0x60
            if (cmd_left < 0  && -cmd_left < PWM_MIN_MOVE) cmd_left  = -PWM_MIN_MOVE;
 80063c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	da07      	bge.n	80063d8 <fusion_align_entry+0x348>
 80063c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063ca:	425b      	negs	r3, r3
 80063cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063ce:	429a      	cmp	r2, r3
 80063d0:	dd02      	ble.n	80063d8 <fusion_align_entry+0x348>
 80063d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063d4:	425b      	negs	r3, r3
 80063d6:	663b      	str	r3, [r7, #96]	@ 0x60
            if (cmd_right > 0 && cmd_right < PWM_MIN_MOVE) cmd_right = PWM_MIN_MOVE;
 80063d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063da:	2b00      	cmp	r3, #0
 80063dc:	dd05      	ble.n	80063ea <fusion_align_entry+0x35a>
 80063de:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80063e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063e2:	429a      	cmp	r2, r3
 80063e4:	da01      	bge.n	80063ea <fusion_align_entry+0x35a>
 80063e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
            if (cmd_right < 0 && -cmd_right < PWM_MIN_MOVE) cmd_right = -PWM_MIN_MOVE;
 80063ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	da0c      	bge.n	800640a <fusion_align_entry+0x37a>
 80063f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063f2:	425b      	negs	r3, r3
 80063f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063f6:	429a      	cmp	r2, r3
 80063f8:	dd07      	ble.n	800640a <fusion_align_entry+0x37a>
 80063fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063fc:	425b      	negs	r3, r3
 80063fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006400:	e003      	b.n	800640a <fusion_align_entry+0x37a>
        } else {
            // close enough: stop and actively brake so it doesn't coast/creep left
            cmd_left = 0;
 8006402:	2300      	movs	r3, #0
 8006404:	663b      	str	r3, [r7, #96]	@ 0x60
            cmd_right = 0;
 8006406:	2300      	movs	r3, #0
 8006408:	65fb      	str	r3, [r7, #92]	@ 0x5c
        }

        // --- drive / brake ---
        if (cmd_left == 0 && cmd_right == 0) {
 800640a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800640c:	2b00      	cmp	r3, #0
 800640e:	d105      	bne.n	800641c <fusion_align_entry+0x38c>
 8006410:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006412:	2b00      	cmp	r3, #0
 8006414:	d102      	bne.n	800641c <fusion_align_entry+0x38c>

            break_motors();  // actively short the motors to kill drift
 8006416:	f7fd fc15 	bl	8003c44 <break_motors>
 800641a:	e01d      	b.n	8006458 <fusion_align_entry+0x3c8>
        } else {
            bool lfwd = (cmd_left  >= 0);
 800641c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800641e:	43db      	mvns	r3, r3
 8006420:	0fdb      	lsrs	r3, r3, #31
 8006422:	747b      	strb	r3, [r7, #17]
            bool rfwd = (cmd_right >= 0);
 8006424:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006426:	43db      	mvns	r3, r3
 8006428:	0fdb      	lsrs	r3, r3, #31
 800642a:	743b      	strb	r3, [r7, #16]
            uint16_t lduty = (uint16_t)abs(cmd_left);
 800642c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800642e:	2b00      	cmp	r3, #0
 8006430:	bfb8      	it	lt
 8006432:	425b      	neglt	r3, r3
 8006434:	81fb      	strh	r3, [r7, #14]
            uint16_t rduty = (uint16_t)abs(cmd_right);
 8006436:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006438:	2b00      	cmp	r3, #0
 800643a:	bfb8      	it	lt
 800643c:	425b      	neglt	r3, r3
 800643e:	81bb      	strh	r3, [r7, #12]
            motor_set(0, lfwd, lduty);
 8006440:	89fa      	ldrh	r2, [r7, #14]
 8006442:	7c7b      	ldrb	r3, [r7, #17]
 8006444:	4619      	mov	r1, r3
 8006446:	2000      	movs	r0, #0
 8006448:	f7fd fc94 	bl	8003d74 <motor_set>
            motor_set(1, rfwd, rduty);
 800644c:	89ba      	ldrh	r2, [r7, #12]
 800644e:	7c3b      	ldrb	r3, [r7, #16]
 8006450:	4619      	mov	r1, r3
 8006452:	2001      	movs	r0, #1
 8006454:	f7fd fc8e 	bl	8003d74 <motor_set>

        }

        // --- dwell-based success ---
        if (nearly_done) {
 8006458:	7cbb      	ldrb	r3, [r7, #18]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00e      	beq.n	800647c <fusion_align_entry+0x3ec>
            if (last_ok == 0) last_ok = now;
 800645e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006460:	2b00      	cmp	r3, #0
 8006462:	d101      	bne.n	8006468 <fusion_align_entry+0x3d8>
 8006464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006466:	673b      	str	r3, [r7, #112]	@ 0x70
            if ((now - last_ok) >= STABLE_DWELL_MS) {
 8006468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800646a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006470:	429a      	cmp	r2, r3
 8006472:	d805      	bhi.n	8006480 <fusion_align_entry+0x3f0>
                break_motors();
 8006474:	f7fd fbe6 	bl	8003c44 <break_motors>
                return true;
 8006478:	2301      	movs	r3, #1
 800647a:	e00b      	b.n	8006494 <fusion_align_entry+0x404>
            }
        } else {
            last_ok = 0;
 800647c:	2300      	movs	r3, #0
 800647e:	673b      	str	r3, [r7, #112]	@ 0x70
        }

        // --- timeout ---
        if ((now - t0) > timeout_ms) {
 8006480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	683a      	ldr	r2, [r7, #0]
 8006488:	429a      	cmp	r2, r3
 800648a:	f4bf ae5a 	bcs.w	8006142 <fusion_align_entry+0xb2>
            break_motors();
 800648e:	f7fd fbd9 	bl	8003c44 <break_motors>
            return false;
 8006492:	2300      	movs	r3, #0
        }
    }
}
 8006494:	4618      	mov	r0, r3
 8006496:	3778      	adds	r7, #120	@ 0x78
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800649c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80064d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80064a0:	f7fe fe20 	bl	80050e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80064a4:	480c      	ldr	r0, [pc, #48]	@ (80064d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80064a6:	490d      	ldr	r1, [pc, #52]	@ (80064dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80064a8:	4a0d      	ldr	r2, [pc, #52]	@ (80064e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80064aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80064ac:	e002      	b.n	80064b4 <LoopCopyDataInit>

080064ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80064ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80064b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80064b2:	3304      	adds	r3, #4

080064b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80064b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80064b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80064b8:	d3f9      	bcc.n	80064ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80064ba:	4a0a      	ldr	r2, [pc, #40]	@ (80064e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80064bc:	4c0a      	ldr	r4, [pc, #40]	@ (80064e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80064be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80064c0:	e001      	b.n	80064c6 <LoopFillZerobss>

080064c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80064c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80064c4:	3204      	adds	r2, #4

080064c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80064c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80064c8:	d3fb      	bcc.n	80064c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80064ca:	f005 f9b3 	bl	800b834 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80064ce:	f7fb fc31 	bl	8001d34 <main>
  bx  lr    
 80064d2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80064d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80064d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80064dc:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 80064e0:	0800fc5c 	.word	0x0800fc5c
  ldr r2, =_sbss
 80064e4:	20000234 	.word	0x20000234
  ldr r4, =_ebss
 80064e8:	200016ec 	.word	0x200016ec

080064ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80064ec:	e7fe      	b.n	80064ec <ADC_IRQHandler>
	...

080064f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80064f4:	4b0e      	ldr	r3, [pc, #56]	@ (8006530 <HAL_Init+0x40>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a0d      	ldr	r2, [pc, #52]	@ (8006530 <HAL_Init+0x40>)
 80064fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80064fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006500:	4b0b      	ldr	r3, [pc, #44]	@ (8006530 <HAL_Init+0x40>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a0a      	ldr	r2, [pc, #40]	@ (8006530 <HAL_Init+0x40>)
 8006506:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800650a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800650c:	4b08      	ldr	r3, [pc, #32]	@ (8006530 <HAL_Init+0x40>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a07      	ldr	r2, [pc, #28]	@ (8006530 <HAL_Init+0x40>)
 8006512:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006516:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006518:	2003      	movs	r0, #3
 800651a:	f000 fd41 	bl	8006fa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800651e:	200f      	movs	r0, #15
 8006520:	f000 f808 	bl	8006534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006524:	f7fe fa6a 	bl	80049fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	40023c00 	.word	0x40023c00

08006534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800653c:	4b12      	ldr	r3, [pc, #72]	@ (8006588 <HAL_InitTick+0x54>)
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	4b12      	ldr	r3, [pc, #72]	@ (800658c <HAL_InitTick+0x58>)
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	4619      	mov	r1, r3
 8006546:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800654a:	fbb3 f3f1 	udiv	r3, r3, r1
 800654e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006552:	4618      	mov	r0, r3
 8006554:	f000 fd59 	bl	800700a <HAL_SYSTICK_Config>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d001      	beq.n	8006562 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e00e      	b.n	8006580 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2b0f      	cmp	r3, #15
 8006566:	d80a      	bhi.n	800657e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006568:	2200      	movs	r2, #0
 800656a:	6879      	ldr	r1, [r7, #4]
 800656c:	f04f 30ff 	mov.w	r0, #4294967295
 8006570:	f000 fd21 	bl	8006fb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006574:	4a06      	ldr	r2, [pc, #24]	@ (8006590 <HAL_InitTick+0x5c>)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800657a:	2300      	movs	r3, #0
 800657c:	e000      	b.n	8006580 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
}
 8006580:	4618      	mov	r0, r3
 8006582:	3708      	adds	r7, #8
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	2000002c 	.word	0x2000002c
 800658c:	20000068 	.word	0x20000068
 8006590:	20000064 	.word	0x20000064

08006594 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006594:	b480      	push	{r7}
 8006596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006598:	4b06      	ldr	r3, [pc, #24]	@ (80065b4 <HAL_IncTick+0x20>)
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	461a      	mov	r2, r3
 800659e:	4b06      	ldr	r3, [pc, #24]	@ (80065b8 <HAL_IncTick+0x24>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4413      	add	r3, r2
 80065a4:	4a04      	ldr	r2, [pc, #16]	@ (80065b8 <HAL_IncTick+0x24>)
 80065a6:	6013      	str	r3, [r2, #0]
}
 80065a8:	bf00      	nop
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	20000068 	.word	0x20000068
 80065b8:	2000159c 	.word	0x2000159c

080065bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80065bc:	b480      	push	{r7}
 80065be:	af00      	add	r7, sp, #0
  return uwTick;
 80065c0:	4b03      	ldr	r3, [pc, #12]	@ (80065d0 <HAL_GetTick+0x14>)
 80065c2:	681b      	ldr	r3, [r3, #0]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	2000159c 	.word	0x2000159c

080065d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b084      	sub	sp, #16
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80065dc:	f7ff ffee 	bl	80065bc <HAL_GetTick>
 80065e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ec:	d005      	beq.n	80065fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80065ee:	4b0a      	ldr	r3, [pc, #40]	@ (8006618 <HAL_Delay+0x44>)
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	461a      	mov	r2, r3
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	4413      	add	r3, r2
 80065f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80065fa:	bf00      	nop
 80065fc:	f7ff ffde 	bl	80065bc <HAL_GetTick>
 8006600:	4602      	mov	r2, r0
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	1ad3      	subs	r3, r2, r3
 8006606:	68fa      	ldr	r2, [r7, #12]
 8006608:	429a      	cmp	r2, r3
 800660a:	d8f7      	bhi.n	80065fc <HAL_Delay+0x28>
  {
  }
}
 800660c:	bf00      	nop
 800660e:	bf00      	nop
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop
 8006618:	20000068 	.word	0x20000068

0800661c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006624:	2300      	movs	r3, #0
 8006626:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d101      	bne.n	8006632 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e033      	b.n	800669a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006636:	2b00      	cmp	r3, #0
 8006638:	d109      	bne.n	800664e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f7fe fa06 	bl	8004a4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006652:	f003 0310 	and.w	r3, r3, #16
 8006656:	2b00      	cmp	r3, #0
 8006658:	d118      	bne.n	800668c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800665e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006662:	f023 0302 	bic.w	r3, r3, #2
 8006666:	f043 0202 	orr.w	r2, r3, #2
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 faca 	bl	8006c08 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2200      	movs	r2, #0
 8006678:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800667e:	f023 0303 	bic.w	r3, r3, #3
 8006682:	f043 0201 	orr.w	r2, r3, #1
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	641a      	str	r2, [r3, #64]	@ 0x40
 800668a:	e001      	b.n	8006690 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2200      	movs	r2, #0
 8006694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006698:	7bfb      	ldrb	r3, [r7, #15]
}
 800669a:	4618      	mov	r0, r3
 800669c:	3710      	adds	r7, #16
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
	...

080066a4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b085      	sub	sp, #20
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80066ac:	2300      	movs	r3, #0
 80066ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d101      	bne.n	80066be <HAL_ADC_Start+0x1a>
 80066ba:	2302      	movs	r3, #2
 80066bc:	e097      	b.n	80067ee <HAL_ADC_Start+0x14a>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	f003 0301 	and.w	r3, r3, #1
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d018      	beq.n	8006706 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	689a      	ldr	r2, [r3, #8]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f042 0201 	orr.w	r2, r2, #1
 80066e2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80066e4:	4b45      	ldr	r3, [pc, #276]	@ (80067fc <HAL_ADC_Start+0x158>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a45      	ldr	r2, [pc, #276]	@ (8006800 <HAL_ADC_Start+0x15c>)
 80066ea:	fba2 2303 	umull	r2, r3, r2, r3
 80066ee:	0c9a      	lsrs	r2, r3, #18
 80066f0:	4613      	mov	r3, r2
 80066f2:	005b      	lsls	r3, r3, #1
 80066f4:	4413      	add	r3, r2
 80066f6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80066f8:	e002      	b.n	8006700 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	3b01      	subs	r3, #1
 80066fe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1f9      	bne.n	80066fa <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f003 0301 	and.w	r3, r3, #1
 8006710:	2b01      	cmp	r3, #1
 8006712:	d15f      	bne.n	80067d4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006718:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800671c:	f023 0301 	bic.w	r3, r3, #1
 8006720:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006732:	2b00      	cmp	r3, #0
 8006734:	d007      	beq.n	8006746 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800673e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800674a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800674e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006752:	d106      	bne.n	8006762 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006758:	f023 0206 	bic.w	r2, r3, #6
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	645a      	str	r2, [r3, #68]	@ 0x44
 8006760:	e002      	b.n	8006768 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006770:	4b24      	ldr	r3, [pc, #144]	@ (8006804 <HAL_ADC_Start+0x160>)
 8006772:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800677c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f003 031f 	and.w	r3, r3, #31
 8006786:	2b00      	cmp	r3, #0
 8006788:	d10f      	bne.n	80067aa <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006794:	2b00      	cmp	r3, #0
 8006796:	d129      	bne.n	80067ec <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	689a      	ldr	r2, [r3, #8]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80067a6:	609a      	str	r2, [r3, #8]
 80067a8:	e020      	b.n	80067ec <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a16      	ldr	r2, [pc, #88]	@ (8006808 <HAL_ADC_Start+0x164>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d11b      	bne.n	80067ec <HAL_ADC_Start+0x148>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d114      	bne.n	80067ec <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689a      	ldr	r2, [r3, #8]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80067d0:	609a      	str	r2, [r3, #8]
 80067d2:	e00b      	b.n	80067ec <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d8:	f043 0210 	orr.w	r2, r3, #16
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067e4:	f043 0201 	orr.w	r2, r3, #1
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3714      	adds	r7, #20
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop
 80067fc:	2000002c 	.word	0x2000002c
 8006800:	431bde83 	.word	0x431bde83
 8006804:	40012300 	.word	0x40012300
 8006808:	40012000 	.word	0x40012000

0800680c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800681a:	2b01      	cmp	r3, #1
 800681c:	d101      	bne.n	8006822 <HAL_ADC_Stop+0x16>
 800681e:	2302      	movs	r3, #2
 8006820:	e021      	b.n	8006866 <HAL_ADC_Stop+0x5a>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	689a      	ldr	r2, [r3, #8]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f022 0201 	bic.w	r2, r2, #1
 8006838:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	f003 0301 	and.w	r3, r3, #1
 8006844:	2b00      	cmp	r3, #0
 8006846:	d109      	bne.n	800685c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006850:	f023 0301 	bic.w	r3, r3, #1
 8006854:	f043 0201 	orr.w	r2, r3, #1
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	370c      	adds	r7, #12
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr

08006872 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006872:	b580      	push	{r7, lr}
 8006874:	b084      	sub	sp, #16
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
 800687a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800687c:	2300      	movs	r3, #0
 800687e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800688a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800688e:	d113      	bne.n	80068b8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800689a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800689e:	d10b      	bne.n	80068b8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068a4:	f043 0220 	orr.w	r2, r3, #32
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e063      	b.n	8006980 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80068b8:	f7ff fe80 	bl	80065bc <HAL_GetTick>
 80068bc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80068be:	e021      	b.n	8006904 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c6:	d01d      	beq.n	8006904 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d007      	beq.n	80068de <HAL_ADC_PollForConversion+0x6c>
 80068ce:	f7ff fe75 	bl	80065bc <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	683a      	ldr	r2, [r7, #0]
 80068da:	429a      	cmp	r2, r3
 80068dc:	d212      	bcs.n	8006904 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 0302 	and.w	r3, r3, #2
 80068e8:	2b02      	cmp	r3, #2
 80068ea:	d00b      	beq.n	8006904 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f0:	f043 0204 	orr.w	r2, r3, #4
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8006900:	2303      	movs	r3, #3
 8006902:	e03d      	b.n	8006980 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0302 	and.w	r3, r3, #2
 800690e:	2b02      	cmp	r3, #2
 8006910:	d1d6      	bne.n	80068c0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f06f 0212 	mvn.w	r2, #18
 800691a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006920:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d123      	bne.n	800697e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800693a:	2b00      	cmp	r3, #0
 800693c:	d11f      	bne.n	800697e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006944:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006948:	2b00      	cmp	r3, #0
 800694a:	d006      	beq.n	800695a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006956:	2b00      	cmp	r3, #0
 8006958:	d111      	bne.n	800697e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800696a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d105      	bne.n	800697e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006976:	f043 0201 	orr.w	r2, r3, #1
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800697e:	2300      	movs	r3, #0
}
 8006980:	4618      	mov	r0, r3
 8006982:	3710      	adds	r7, #16
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}

08006988 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8006988:	b480      	push	{r7}
 800698a:	b083      	sub	sp, #12
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8006996:	4618      	mov	r0, r3
 8006998:	370c      	adds	r7, #12
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
	...

080069a4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b085      	sub	sp, #20
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80069ae:	2300      	movs	r3, #0
 80069b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d101      	bne.n	80069c0 <HAL_ADC_ConfigChannel+0x1c>
 80069bc:	2302      	movs	r3, #2
 80069be:	e113      	b.n	8006be8 <HAL_ADC_ConfigChannel+0x244>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	2b09      	cmp	r3, #9
 80069ce:	d925      	bls.n	8006a1c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68d9      	ldr	r1, [r3, #12]
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	b29b      	uxth	r3, r3
 80069dc:	461a      	mov	r2, r3
 80069de:	4613      	mov	r3, r2
 80069e0:	005b      	lsls	r3, r3, #1
 80069e2:	4413      	add	r3, r2
 80069e4:	3b1e      	subs	r3, #30
 80069e6:	2207      	movs	r2, #7
 80069e8:	fa02 f303 	lsl.w	r3, r2, r3
 80069ec:	43da      	mvns	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	400a      	ands	r2, r1
 80069f4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68d9      	ldr	r1, [r3, #12]
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	689a      	ldr	r2, [r3, #8]
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	4618      	mov	r0, r3
 8006a08:	4603      	mov	r3, r0
 8006a0a:	005b      	lsls	r3, r3, #1
 8006a0c:	4403      	add	r3, r0
 8006a0e:	3b1e      	subs	r3, #30
 8006a10:	409a      	lsls	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	430a      	orrs	r2, r1
 8006a18:	60da      	str	r2, [r3, #12]
 8006a1a:	e022      	b.n	8006a62 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6919      	ldr	r1, [r3, #16]
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	461a      	mov	r2, r3
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	005b      	lsls	r3, r3, #1
 8006a2e:	4413      	add	r3, r2
 8006a30:	2207      	movs	r2, #7
 8006a32:	fa02 f303 	lsl.w	r3, r2, r3
 8006a36:	43da      	mvns	r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	400a      	ands	r2, r1
 8006a3e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	6919      	ldr	r1, [r3, #16]
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	689a      	ldr	r2, [r3, #8]
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	4618      	mov	r0, r3
 8006a52:	4603      	mov	r3, r0
 8006a54:	005b      	lsls	r3, r3, #1
 8006a56:	4403      	add	r3, r0
 8006a58:	409a      	lsls	r2, r3
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	430a      	orrs	r2, r1
 8006a60:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	2b06      	cmp	r3, #6
 8006a68:	d824      	bhi.n	8006ab4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	685a      	ldr	r2, [r3, #4]
 8006a74:	4613      	mov	r3, r2
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	4413      	add	r3, r2
 8006a7a:	3b05      	subs	r3, #5
 8006a7c:	221f      	movs	r2, #31
 8006a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a82:	43da      	mvns	r2, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	400a      	ands	r2, r1
 8006a8a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	4618      	mov	r0, r3
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	4413      	add	r3, r2
 8006aa4:	3b05      	subs	r3, #5
 8006aa6:	fa00 f203 	lsl.w	r2, r0, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	430a      	orrs	r2, r1
 8006ab0:	635a      	str	r2, [r3, #52]	@ 0x34
 8006ab2:	e04c      	b.n	8006b4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	2b0c      	cmp	r3, #12
 8006aba:	d824      	bhi.n	8006b06 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	685a      	ldr	r2, [r3, #4]
 8006ac6:	4613      	mov	r3, r2
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	4413      	add	r3, r2
 8006acc:	3b23      	subs	r3, #35	@ 0x23
 8006ace:	221f      	movs	r2, #31
 8006ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad4:	43da      	mvns	r2, r3
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	400a      	ands	r2, r1
 8006adc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	4618      	mov	r0, r3
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	685a      	ldr	r2, [r3, #4]
 8006af0:	4613      	mov	r3, r2
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	4413      	add	r3, r2
 8006af6:	3b23      	subs	r3, #35	@ 0x23
 8006af8:	fa00 f203 	lsl.w	r2, r0, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	430a      	orrs	r2, r1
 8006b02:	631a      	str	r2, [r3, #48]	@ 0x30
 8006b04:	e023      	b.n	8006b4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	685a      	ldr	r2, [r3, #4]
 8006b10:	4613      	mov	r3, r2
 8006b12:	009b      	lsls	r3, r3, #2
 8006b14:	4413      	add	r3, r2
 8006b16:	3b41      	subs	r3, #65	@ 0x41
 8006b18:	221f      	movs	r2, #31
 8006b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b1e:	43da      	mvns	r2, r3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	400a      	ands	r2, r1
 8006b26:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	4618      	mov	r0, r3
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	685a      	ldr	r2, [r3, #4]
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	009b      	lsls	r3, r3, #2
 8006b3e:	4413      	add	r3, r2
 8006b40:	3b41      	subs	r3, #65	@ 0x41
 8006b42:	fa00 f203 	lsl.w	r2, r0, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006b4e:	4b29      	ldr	r3, [pc, #164]	@ (8006bf4 <HAL_ADC_ConfigChannel+0x250>)
 8006b50:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a28      	ldr	r2, [pc, #160]	@ (8006bf8 <HAL_ADC_ConfigChannel+0x254>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d10f      	bne.n	8006b7c <HAL_ADC_ConfigChannel+0x1d8>
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2b12      	cmp	r3, #18
 8006b62:	d10b      	bne.n	8006b7c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a1d      	ldr	r2, [pc, #116]	@ (8006bf8 <HAL_ADC_ConfigChannel+0x254>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d12b      	bne.n	8006bde <HAL_ADC_ConfigChannel+0x23a>
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8006bfc <HAL_ADC_ConfigChannel+0x258>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d003      	beq.n	8006b98 <HAL_ADC_ConfigChannel+0x1f4>
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2b11      	cmp	r3, #17
 8006b96:	d122      	bne.n	8006bde <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a11      	ldr	r2, [pc, #68]	@ (8006bfc <HAL_ADC_ConfigChannel+0x258>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d111      	bne.n	8006bde <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006bba:	4b11      	ldr	r3, [pc, #68]	@ (8006c00 <HAL_ADC_ConfigChannel+0x25c>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a11      	ldr	r2, [pc, #68]	@ (8006c04 <HAL_ADC_ConfigChannel+0x260>)
 8006bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006bc4:	0c9a      	lsrs	r2, r3, #18
 8006bc6:	4613      	mov	r3, r2
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	4413      	add	r3, r2
 8006bcc:	005b      	lsls	r3, r3, #1
 8006bce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006bd0:	e002      	b.n	8006bd8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1f9      	bne.n	8006bd2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3714      	adds	r7, #20
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr
 8006bf4:	40012300 	.word	0x40012300
 8006bf8:	40012000 	.word	0x40012000
 8006bfc:	10000012 	.word	0x10000012
 8006c00:	2000002c 	.word	0x2000002c
 8006c04:	431bde83 	.word	0x431bde83

08006c08 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b085      	sub	sp, #20
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006c10:	4b79      	ldr	r3, [pc, #484]	@ (8006df8 <ADC_Init+0x1f0>)
 8006c12:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	685a      	ldr	r2, [r3, #4]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	431a      	orrs	r2, r3
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	685a      	ldr	r2, [r3, #4]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	6859      	ldr	r1, [r3, #4]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	691b      	ldr	r3, [r3, #16]
 8006c48:	021a      	lsls	r2, r3, #8
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	430a      	orrs	r2, r1
 8006c50:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	685a      	ldr	r2, [r3, #4]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006c60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	6859      	ldr	r1, [r3, #4]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	689a      	ldr	r2, [r3, #8]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	430a      	orrs	r2, r1
 8006c72:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	689a      	ldr	r2, [r3, #8]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	6899      	ldr	r1, [r3, #8]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	68da      	ldr	r2, [r3, #12]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	430a      	orrs	r2, r1
 8006c94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c9a:	4a58      	ldr	r2, [pc, #352]	@ (8006dfc <ADC_Init+0x1f4>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d022      	beq.n	8006ce6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	689a      	ldr	r2, [r3, #8]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006cae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	6899      	ldr	r1, [r3, #8]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	689a      	ldr	r2, [r3, #8]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006cd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	6899      	ldr	r1, [r3, #8]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	430a      	orrs	r2, r1
 8006ce2:	609a      	str	r2, [r3, #8]
 8006ce4:	e00f      	b.n	8006d06 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	689a      	ldr	r2, [r3, #8]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006cf4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	689a      	ldr	r2, [r3, #8]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006d04:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	689a      	ldr	r2, [r3, #8]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f022 0202 	bic.w	r2, r2, #2
 8006d14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	6899      	ldr	r1, [r3, #8]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	7e1b      	ldrb	r3, [r3, #24]
 8006d20:	005a      	lsls	r2, r3, #1
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d01b      	beq.n	8006d6c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	685a      	ldr	r2, [r3, #4]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d42:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	685a      	ldr	r2, [r3, #4]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006d52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	6859      	ldr	r1, [r3, #4]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d5e:	3b01      	subs	r3, #1
 8006d60:	035a      	lsls	r2, r3, #13
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	430a      	orrs	r2, r1
 8006d68:	605a      	str	r2, [r3, #4]
 8006d6a:	e007      	b.n	8006d7c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	685a      	ldr	r2, [r3, #4]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d7a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006d8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	69db      	ldr	r3, [r3, #28]
 8006d96:	3b01      	subs	r3, #1
 8006d98:	051a      	lsls	r2, r3, #20
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	430a      	orrs	r2, r1
 8006da0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	689a      	ldr	r2, [r3, #8]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006db0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	6899      	ldr	r1, [r3, #8]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006dbe:	025a      	lsls	r2, r3, #9
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	689a      	ldr	r2, [r3, #8]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	6899      	ldr	r1, [r3, #8]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	695b      	ldr	r3, [r3, #20]
 8006de2:	029a      	lsls	r2, r3, #10
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	430a      	orrs	r2, r1
 8006dea:	609a      	str	r2, [r3, #8]
}
 8006dec:	bf00      	nop
 8006dee:	3714      	adds	r7, #20
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr
 8006df8:	40012300 	.word	0x40012300
 8006dfc:	0f000001 	.word	0x0f000001

08006e00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b085      	sub	sp, #20
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f003 0307 	and.w	r3, r3, #7
 8006e0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006e10:	4b0c      	ldr	r3, [pc, #48]	@ (8006e44 <__NVIC_SetPriorityGrouping+0x44>)
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e16:	68ba      	ldr	r2, [r7, #8]
 8006e18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006e32:	4a04      	ldr	r2, [pc, #16]	@ (8006e44 <__NVIC_SetPriorityGrouping+0x44>)
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	60d3      	str	r3, [r2, #12]
}
 8006e38:	bf00      	nop
 8006e3a:	3714      	adds	r7, #20
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr
 8006e44:	e000ed00 	.word	0xe000ed00

08006e48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e4c:	4b04      	ldr	r3, [pc, #16]	@ (8006e60 <__NVIC_GetPriorityGrouping+0x18>)
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	0a1b      	lsrs	r3, r3, #8
 8006e52:	f003 0307 	and.w	r3, r3, #7
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr
 8006e60:	e000ed00 	.word	0xe000ed00

08006e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	db0b      	blt.n	8006e8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e76:	79fb      	ldrb	r3, [r7, #7]
 8006e78:	f003 021f 	and.w	r2, r3, #31
 8006e7c:	4907      	ldr	r1, [pc, #28]	@ (8006e9c <__NVIC_EnableIRQ+0x38>)
 8006e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e82:	095b      	lsrs	r3, r3, #5
 8006e84:	2001      	movs	r0, #1
 8006e86:	fa00 f202 	lsl.w	r2, r0, r2
 8006e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006e8e:	bf00      	nop
 8006e90:	370c      	adds	r7, #12
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop
 8006e9c:	e000e100 	.word	0xe000e100

08006ea0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	6039      	str	r1, [r7, #0]
 8006eaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	db0a      	blt.n	8006eca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	b2da      	uxtb	r2, r3
 8006eb8:	490c      	ldr	r1, [pc, #48]	@ (8006eec <__NVIC_SetPriority+0x4c>)
 8006eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ebe:	0112      	lsls	r2, r2, #4
 8006ec0:	b2d2      	uxtb	r2, r2
 8006ec2:	440b      	add	r3, r1
 8006ec4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006ec8:	e00a      	b.n	8006ee0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	b2da      	uxtb	r2, r3
 8006ece:	4908      	ldr	r1, [pc, #32]	@ (8006ef0 <__NVIC_SetPriority+0x50>)
 8006ed0:	79fb      	ldrb	r3, [r7, #7]
 8006ed2:	f003 030f 	and.w	r3, r3, #15
 8006ed6:	3b04      	subs	r3, #4
 8006ed8:	0112      	lsls	r2, r2, #4
 8006eda:	b2d2      	uxtb	r2, r2
 8006edc:	440b      	add	r3, r1
 8006ede:	761a      	strb	r2, [r3, #24]
}
 8006ee0:	bf00      	nop
 8006ee2:	370c      	adds	r7, #12
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eea:	4770      	bx	lr
 8006eec:	e000e100 	.word	0xe000e100
 8006ef0:	e000ed00 	.word	0xe000ed00

08006ef4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b089      	sub	sp, #36	@ 0x24
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f003 0307 	and.w	r3, r3, #7
 8006f06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006f08:	69fb      	ldr	r3, [r7, #28]
 8006f0a:	f1c3 0307 	rsb	r3, r3, #7
 8006f0e:	2b04      	cmp	r3, #4
 8006f10:	bf28      	it	cs
 8006f12:	2304      	movcs	r3, #4
 8006f14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f16:	69fb      	ldr	r3, [r7, #28]
 8006f18:	3304      	adds	r3, #4
 8006f1a:	2b06      	cmp	r3, #6
 8006f1c:	d902      	bls.n	8006f24 <NVIC_EncodePriority+0x30>
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	3b03      	subs	r3, #3
 8006f22:	e000      	b.n	8006f26 <NVIC_EncodePriority+0x32>
 8006f24:	2300      	movs	r3, #0
 8006f26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f28:	f04f 32ff 	mov.w	r2, #4294967295
 8006f2c:	69bb      	ldr	r3, [r7, #24]
 8006f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f32:	43da      	mvns	r2, r3
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	401a      	ands	r2, r3
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	fa01 f303 	lsl.w	r3, r1, r3
 8006f46:	43d9      	mvns	r1, r3
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f4c:	4313      	orrs	r3, r2
         );
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3724      	adds	r7, #36	@ 0x24
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr
	...

08006f5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b082      	sub	sp, #8
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	3b01      	subs	r3, #1
 8006f68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f6c:	d301      	bcc.n	8006f72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e00f      	b.n	8006f92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006f72:	4a0a      	ldr	r2, [pc, #40]	@ (8006f9c <SysTick_Config+0x40>)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	3b01      	subs	r3, #1
 8006f78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006f7a:	210f      	movs	r1, #15
 8006f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f80:	f7ff ff8e 	bl	8006ea0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006f84:	4b05      	ldr	r3, [pc, #20]	@ (8006f9c <SysTick_Config+0x40>)
 8006f86:	2200      	movs	r2, #0
 8006f88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006f8a:	4b04      	ldr	r3, [pc, #16]	@ (8006f9c <SysTick_Config+0x40>)
 8006f8c:	2207      	movs	r2, #7
 8006f8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f90:	2300      	movs	r3, #0
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3708      	adds	r7, #8
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	e000e010 	.word	0xe000e010

08006fa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b082      	sub	sp, #8
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f7ff ff29 	bl	8006e00 <__NVIC_SetPriorityGrouping>
}
 8006fae:	bf00      	nop
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006fb6:	b580      	push	{r7, lr}
 8006fb8:	b086      	sub	sp, #24
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	60b9      	str	r1, [r7, #8]
 8006fc0:	607a      	str	r2, [r7, #4]
 8006fc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006fc8:	f7ff ff3e 	bl	8006e48 <__NVIC_GetPriorityGrouping>
 8006fcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	68b9      	ldr	r1, [r7, #8]
 8006fd2:	6978      	ldr	r0, [r7, #20]
 8006fd4:	f7ff ff8e 	bl	8006ef4 <NVIC_EncodePriority>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fde:	4611      	mov	r1, r2
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7ff ff5d 	bl	8006ea0 <__NVIC_SetPriority>
}
 8006fe6:	bf00      	nop
 8006fe8:	3718      	adds	r7, #24
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}

08006fee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006fee:	b580      	push	{r7, lr}
 8006ff0:	b082      	sub	sp, #8
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f7ff ff31 	bl	8006e64 <__NVIC_EnableIRQ>
}
 8007002:	bf00      	nop
 8007004:	3708      	adds	r7, #8
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800700a:	b580      	push	{r7, lr}
 800700c:	b082      	sub	sp, #8
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f7ff ffa2 	bl	8006f5c <SysTick_Config>
 8007018:	4603      	mov	r3, r0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3708      	adds	r7, #8
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}

08007022 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007022:	b580      	push	{r7, lr}
 8007024:	b084      	sub	sp, #16
 8007026:	af00      	add	r7, sp, #0
 8007028:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800702e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007030:	f7ff fac4 	bl	80065bc <HAL_GetTick>
 8007034:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800703c:	b2db      	uxtb	r3, r3
 800703e:	2b02      	cmp	r3, #2
 8007040:	d008      	beq.n	8007054 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2280      	movs	r2, #128	@ 0x80
 8007046:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	e052      	b.n	80070fa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f022 0216 	bic.w	r2, r2, #22
 8007062:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	695a      	ldr	r2, [r3, #20]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007072:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007078:	2b00      	cmp	r3, #0
 800707a:	d103      	bne.n	8007084 <HAL_DMA_Abort+0x62>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007080:	2b00      	cmp	r3, #0
 8007082:	d007      	beq.n	8007094 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f022 0208 	bic.w	r2, r2, #8
 8007092:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f022 0201 	bic.w	r2, r2, #1
 80070a2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80070a4:	e013      	b.n	80070ce <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80070a6:	f7ff fa89 	bl	80065bc <HAL_GetTick>
 80070aa:	4602      	mov	r2, r0
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	1ad3      	subs	r3, r2, r3
 80070b0:	2b05      	cmp	r3, #5
 80070b2:	d90c      	bls.n	80070ce <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2220      	movs	r2, #32
 80070b8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2203      	movs	r2, #3
 80070be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80070ca:	2303      	movs	r3, #3
 80070cc:	e015      	b.n	80070fa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f003 0301 	and.w	r3, r3, #1
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d1e4      	bne.n	80070a6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070e0:	223f      	movs	r2, #63	@ 0x3f
 80070e2:	409a      	lsls	r2, r3
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2201      	movs	r2, #1
 80070ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2200      	movs	r2, #0
 80070f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3710      	adds	r7, #16
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}

08007102 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007102:	b480      	push	{r7}
 8007104:	b083      	sub	sp, #12
 8007106:	af00      	add	r7, sp, #0
 8007108:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007110:	b2db      	uxtb	r3, r3
 8007112:	2b02      	cmp	r3, #2
 8007114:	d004      	beq.n	8007120 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2280      	movs	r2, #128	@ 0x80
 800711a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800711c:	2301      	movs	r3, #1
 800711e:	e00c      	b.n	800713a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2205      	movs	r2, #5
 8007124:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f022 0201 	bic.w	r2, r2, #1
 8007136:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007138:	2300      	movs	r3, #0
}
 800713a:	4618      	mov	r0, r3
 800713c:	370c      	adds	r7, #12
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr
	...

08007148 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007148:	b480      	push	{r7}
 800714a:	b089      	sub	sp, #36	@ 0x24
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007152:	2300      	movs	r3, #0
 8007154:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007156:	2300      	movs	r3, #0
 8007158:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800715a:	2300      	movs	r3, #0
 800715c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800715e:	2300      	movs	r3, #0
 8007160:	61fb      	str	r3, [r7, #28]
 8007162:	e159      	b.n	8007418 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007164:	2201      	movs	r2, #1
 8007166:	69fb      	ldr	r3, [r7, #28]
 8007168:	fa02 f303 	lsl.w	r3, r2, r3
 800716c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	697a      	ldr	r2, [r7, #20]
 8007174:	4013      	ands	r3, r2
 8007176:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007178:	693a      	ldr	r2, [r7, #16]
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	429a      	cmp	r2, r3
 800717e:	f040 8148 	bne.w	8007412 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	f003 0303 	and.w	r3, r3, #3
 800718a:	2b01      	cmp	r3, #1
 800718c:	d005      	beq.n	800719a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007196:	2b02      	cmp	r3, #2
 8007198:	d130      	bne.n	80071fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	005b      	lsls	r3, r3, #1
 80071a4:	2203      	movs	r2, #3
 80071a6:	fa02 f303 	lsl.w	r3, r2, r3
 80071aa:	43db      	mvns	r3, r3
 80071ac:	69ba      	ldr	r2, [r7, #24]
 80071ae:	4013      	ands	r3, r2
 80071b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	68da      	ldr	r2, [r3, #12]
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	005b      	lsls	r3, r3, #1
 80071ba:	fa02 f303 	lsl.w	r3, r2, r3
 80071be:	69ba      	ldr	r2, [r7, #24]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	69ba      	ldr	r2, [r7, #24]
 80071c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80071d0:	2201      	movs	r2, #1
 80071d2:	69fb      	ldr	r3, [r7, #28]
 80071d4:	fa02 f303 	lsl.w	r3, r2, r3
 80071d8:	43db      	mvns	r3, r3
 80071da:	69ba      	ldr	r2, [r7, #24]
 80071dc:	4013      	ands	r3, r2
 80071de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	091b      	lsrs	r3, r3, #4
 80071e6:	f003 0201 	and.w	r2, r3, #1
 80071ea:	69fb      	ldr	r3, [r7, #28]
 80071ec:	fa02 f303 	lsl.w	r3, r2, r3
 80071f0:	69ba      	ldr	r2, [r7, #24]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	69ba      	ldr	r2, [r7, #24]
 80071fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	f003 0303 	and.w	r3, r3, #3
 8007204:	2b03      	cmp	r3, #3
 8007206:	d017      	beq.n	8007238 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800720e:	69fb      	ldr	r3, [r7, #28]
 8007210:	005b      	lsls	r3, r3, #1
 8007212:	2203      	movs	r2, #3
 8007214:	fa02 f303 	lsl.w	r3, r2, r3
 8007218:	43db      	mvns	r3, r3
 800721a:	69ba      	ldr	r2, [r7, #24]
 800721c:	4013      	ands	r3, r2
 800721e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	689a      	ldr	r2, [r3, #8]
 8007224:	69fb      	ldr	r3, [r7, #28]
 8007226:	005b      	lsls	r3, r3, #1
 8007228:	fa02 f303 	lsl.w	r3, r2, r3
 800722c:	69ba      	ldr	r2, [r7, #24]
 800722e:	4313      	orrs	r3, r2
 8007230:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	69ba      	ldr	r2, [r7, #24]
 8007236:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	f003 0303 	and.w	r3, r3, #3
 8007240:	2b02      	cmp	r3, #2
 8007242:	d123      	bne.n	800728c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007244:	69fb      	ldr	r3, [r7, #28]
 8007246:	08da      	lsrs	r2, r3, #3
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	3208      	adds	r2, #8
 800724c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007250:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007252:	69fb      	ldr	r3, [r7, #28]
 8007254:	f003 0307 	and.w	r3, r3, #7
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	220f      	movs	r2, #15
 800725c:	fa02 f303 	lsl.w	r3, r2, r3
 8007260:	43db      	mvns	r3, r3
 8007262:	69ba      	ldr	r2, [r7, #24]
 8007264:	4013      	ands	r3, r2
 8007266:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	691a      	ldr	r2, [r3, #16]
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	f003 0307 	and.w	r3, r3, #7
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	fa02 f303 	lsl.w	r3, r2, r3
 8007278:	69ba      	ldr	r2, [r7, #24]
 800727a:	4313      	orrs	r3, r2
 800727c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	08da      	lsrs	r2, r3, #3
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	3208      	adds	r2, #8
 8007286:	69b9      	ldr	r1, [r7, #24]
 8007288:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007292:	69fb      	ldr	r3, [r7, #28]
 8007294:	005b      	lsls	r3, r3, #1
 8007296:	2203      	movs	r2, #3
 8007298:	fa02 f303 	lsl.w	r3, r2, r3
 800729c:	43db      	mvns	r3, r3
 800729e:	69ba      	ldr	r2, [r7, #24]
 80072a0:	4013      	ands	r3, r2
 80072a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	f003 0203 	and.w	r2, r3, #3
 80072ac:	69fb      	ldr	r3, [r7, #28]
 80072ae:	005b      	lsls	r3, r3, #1
 80072b0:	fa02 f303 	lsl.w	r3, r2, r3
 80072b4:	69ba      	ldr	r2, [r7, #24]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	69ba      	ldr	r2, [r7, #24]
 80072be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f000 80a2 	beq.w	8007412 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80072ce:	2300      	movs	r3, #0
 80072d0:	60fb      	str	r3, [r7, #12]
 80072d2:	4b57      	ldr	r3, [pc, #348]	@ (8007430 <HAL_GPIO_Init+0x2e8>)
 80072d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072d6:	4a56      	ldr	r2, [pc, #344]	@ (8007430 <HAL_GPIO_Init+0x2e8>)
 80072d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80072dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80072de:	4b54      	ldr	r3, [pc, #336]	@ (8007430 <HAL_GPIO_Init+0x2e8>)
 80072e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072e6:	60fb      	str	r3, [r7, #12]
 80072e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80072ea:	4a52      	ldr	r2, [pc, #328]	@ (8007434 <HAL_GPIO_Init+0x2ec>)
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	089b      	lsrs	r3, r3, #2
 80072f0:	3302      	adds	r3, #2
 80072f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80072f8:	69fb      	ldr	r3, [r7, #28]
 80072fa:	f003 0303 	and.w	r3, r3, #3
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	220f      	movs	r2, #15
 8007302:	fa02 f303 	lsl.w	r3, r2, r3
 8007306:	43db      	mvns	r3, r3
 8007308:	69ba      	ldr	r2, [r7, #24]
 800730a:	4013      	ands	r3, r2
 800730c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a49      	ldr	r2, [pc, #292]	@ (8007438 <HAL_GPIO_Init+0x2f0>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d019      	beq.n	800734a <HAL_GPIO_Init+0x202>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a48      	ldr	r2, [pc, #288]	@ (800743c <HAL_GPIO_Init+0x2f4>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d013      	beq.n	8007346 <HAL_GPIO_Init+0x1fe>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4a47      	ldr	r2, [pc, #284]	@ (8007440 <HAL_GPIO_Init+0x2f8>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d00d      	beq.n	8007342 <HAL_GPIO_Init+0x1fa>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a46      	ldr	r2, [pc, #280]	@ (8007444 <HAL_GPIO_Init+0x2fc>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d007      	beq.n	800733e <HAL_GPIO_Init+0x1f6>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a45      	ldr	r2, [pc, #276]	@ (8007448 <HAL_GPIO_Init+0x300>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d101      	bne.n	800733a <HAL_GPIO_Init+0x1f2>
 8007336:	2304      	movs	r3, #4
 8007338:	e008      	b.n	800734c <HAL_GPIO_Init+0x204>
 800733a:	2307      	movs	r3, #7
 800733c:	e006      	b.n	800734c <HAL_GPIO_Init+0x204>
 800733e:	2303      	movs	r3, #3
 8007340:	e004      	b.n	800734c <HAL_GPIO_Init+0x204>
 8007342:	2302      	movs	r3, #2
 8007344:	e002      	b.n	800734c <HAL_GPIO_Init+0x204>
 8007346:	2301      	movs	r3, #1
 8007348:	e000      	b.n	800734c <HAL_GPIO_Init+0x204>
 800734a:	2300      	movs	r3, #0
 800734c:	69fa      	ldr	r2, [r7, #28]
 800734e:	f002 0203 	and.w	r2, r2, #3
 8007352:	0092      	lsls	r2, r2, #2
 8007354:	4093      	lsls	r3, r2
 8007356:	69ba      	ldr	r2, [r7, #24]
 8007358:	4313      	orrs	r3, r2
 800735a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800735c:	4935      	ldr	r1, [pc, #212]	@ (8007434 <HAL_GPIO_Init+0x2ec>)
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	089b      	lsrs	r3, r3, #2
 8007362:	3302      	adds	r3, #2
 8007364:	69ba      	ldr	r2, [r7, #24]
 8007366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800736a:	4b38      	ldr	r3, [pc, #224]	@ (800744c <HAL_GPIO_Init+0x304>)
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	43db      	mvns	r3, r3
 8007374:	69ba      	ldr	r2, [r7, #24]
 8007376:	4013      	ands	r3, r2
 8007378:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007382:	2b00      	cmp	r3, #0
 8007384:	d003      	beq.n	800738e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8007386:	69ba      	ldr	r2, [r7, #24]
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	4313      	orrs	r3, r2
 800738c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800738e:	4a2f      	ldr	r2, [pc, #188]	@ (800744c <HAL_GPIO_Init+0x304>)
 8007390:	69bb      	ldr	r3, [r7, #24]
 8007392:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007394:	4b2d      	ldr	r3, [pc, #180]	@ (800744c <HAL_GPIO_Init+0x304>)
 8007396:	68db      	ldr	r3, [r3, #12]
 8007398:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	43db      	mvns	r3, r3
 800739e:	69ba      	ldr	r2, [r7, #24]
 80073a0:	4013      	ands	r3, r2
 80073a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d003      	beq.n	80073b8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80073b0:	69ba      	ldr	r2, [r7, #24]
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	4313      	orrs	r3, r2
 80073b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80073b8:	4a24      	ldr	r2, [pc, #144]	@ (800744c <HAL_GPIO_Init+0x304>)
 80073ba:	69bb      	ldr	r3, [r7, #24]
 80073bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80073be:	4b23      	ldr	r3, [pc, #140]	@ (800744c <HAL_GPIO_Init+0x304>)
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	43db      	mvns	r3, r3
 80073c8:	69ba      	ldr	r2, [r7, #24]
 80073ca:	4013      	ands	r3, r2
 80073cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d003      	beq.n	80073e2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80073da:	69ba      	ldr	r2, [r7, #24]
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	4313      	orrs	r3, r2
 80073e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80073e2:	4a1a      	ldr	r2, [pc, #104]	@ (800744c <HAL_GPIO_Init+0x304>)
 80073e4:	69bb      	ldr	r3, [r7, #24]
 80073e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80073e8:	4b18      	ldr	r3, [pc, #96]	@ (800744c <HAL_GPIO_Init+0x304>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	43db      	mvns	r3, r3
 80073f2:	69ba      	ldr	r2, [r7, #24]
 80073f4:	4013      	ands	r3, r2
 80073f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007400:	2b00      	cmp	r3, #0
 8007402:	d003      	beq.n	800740c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8007404:	69ba      	ldr	r2, [r7, #24]
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	4313      	orrs	r3, r2
 800740a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800740c:	4a0f      	ldr	r2, [pc, #60]	@ (800744c <HAL_GPIO_Init+0x304>)
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007412:	69fb      	ldr	r3, [r7, #28]
 8007414:	3301      	adds	r3, #1
 8007416:	61fb      	str	r3, [r7, #28]
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	2b0f      	cmp	r3, #15
 800741c:	f67f aea2 	bls.w	8007164 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007420:	bf00      	nop
 8007422:	bf00      	nop
 8007424:	3724      	adds	r7, #36	@ 0x24
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop
 8007430:	40023800 	.word	0x40023800
 8007434:	40013800 	.word	0x40013800
 8007438:	40020000 	.word	0x40020000
 800743c:	40020400 	.word	0x40020400
 8007440:	40020800 	.word	0x40020800
 8007444:	40020c00 	.word	0x40020c00
 8007448:	40021000 	.word	0x40021000
 800744c:	40013c00 	.word	0x40013c00

08007450 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	460b      	mov	r3, r1
 800745a:	807b      	strh	r3, [r7, #2]
 800745c:	4613      	mov	r3, r2
 800745e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007460:	787b      	ldrb	r3, [r7, #1]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d003      	beq.n	800746e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007466:	887a      	ldrh	r2, [r7, #2]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800746c:	e003      	b.n	8007476 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800746e:	887b      	ldrh	r3, [r7, #2]
 8007470:	041a      	lsls	r2, r3, #16
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	619a      	str	r2, [r3, #24]
}
 8007476:	bf00      	nop
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr

08007482 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007482:	b480      	push	{r7}
 8007484:	b085      	sub	sp, #20
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
 800748a:	460b      	mov	r3, r1
 800748c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	695b      	ldr	r3, [r3, #20]
 8007492:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007494:	887a      	ldrh	r2, [r7, #2]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	4013      	ands	r3, r2
 800749a:	041a      	lsls	r2, r3, #16
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	43d9      	mvns	r1, r3
 80074a0:	887b      	ldrh	r3, [r7, #2]
 80074a2:	400b      	ands	r3, r1
 80074a4:	431a      	orrs	r2, r3
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	619a      	str	r2, [r3, #24]
}
 80074aa:	bf00      	nop
 80074ac:	3714      	adds	r7, #20
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
	...

080074b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b082      	sub	sp, #8
 80074bc:	af00      	add	r7, sp, #0
 80074be:	4603      	mov	r3, r0
 80074c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80074c2:	4b08      	ldr	r3, [pc, #32]	@ (80074e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80074c4:	695a      	ldr	r2, [r3, #20]
 80074c6:	88fb      	ldrh	r3, [r7, #6]
 80074c8:	4013      	ands	r3, r2
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d006      	beq.n	80074dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80074ce:	4a05      	ldr	r2, [pc, #20]	@ (80074e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80074d0:	88fb      	ldrh	r3, [r7, #6]
 80074d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80074d4:	88fb      	ldrh	r3, [r7, #6]
 80074d6:	4618      	mov	r0, r3
 80074d8:	f7fb f89c 	bl	8002614 <HAL_GPIO_EXTI_Callback>
  }
}
 80074dc:	bf00      	nop
 80074de:	3708      	adds	r7, #8
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}
 80074e4:	40013c00 	.word	0x40013c00

080074e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b086      	sub	sp, #24
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d101      	bne.n	80074fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	e267      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f003 0301 	and.w	r3, r3, #1
 8007502:	2b00      	cmp	r3, #0
 8007504:	d075      	beq.n	80075f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007506:	4b88      	ldr	r3, [pc, #544]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	f003 030c 	and.w	r3, r3, #12
 800750e:	2b04      	cmp	r3, #4
 8007510:	d00c      	beq.n	800752c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007512:	4b85      	ldr	r3, [pc, #532]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800751a:	2b08      	cmp	r3, #8
 800751c:	d112      	bne.n	8007544 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800751e:	4b82      	ldr	r3, [pc, #520]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007526:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800752a:	d10b      	bne.n	8007544 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800752c:	4b7e      	ldr	r3, [pc, #504]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d05b      	beq.n	80075f0 <HAL_RCC_OscConfig+0x108>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d157      	bne.n	80075f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007540:	2301      	movs	r3, #1
 8007542:	e242      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800754c:	d106      	bne.n	800755c <HAL_RCC_OscConfig+0x74>
 800754e:	4b76      	ldr	r3, [pc, #472]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a75      	ldr	r2, [pc, #468]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007554:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007558:	6013      	str	r3, [r2, #0]
 800755a:	e01d      	b.n	8007598 <HAL_RCC_OscConfig+0xb0>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007564:	d10c      	bne.n	8007580 <HAL_RCC_OscConfig+0x98>
 8007566:	4b70      	ldr	r3, [pc, #448]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a6f      	ldr	r2, [pc, #444]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 800756c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007570:	6013      	str	r3, [r2, #0]
 8007572:	4b6d      	ldr	r3, [pc, #436]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a6c      	ldr	r2, [pc, #432]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007578:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800757c:	6013      	str	r3, [r2, #0]
 800757e:	e00b      	b.n	8007598 <HAL_RCC_OscConfig+0xb0>
 8007580:	4b69      	ldr	r3, [pc, #420]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a68      	ldr	r2, [pc, #416]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007586:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800758a:	6013      	str	r3, [r2, #0]
 800758c:	4b66      	ldr	r3, [pc, #408]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a65      	ldr	r2, [pc, #404]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007592:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007596:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d013      	beq.n	80075c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075a0:	f7ff f80c 	bl	80065bc <HAL_GetTick>
 80075a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075a6:	e008      	b.n	80075ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075a8:	f7ff f808 	bl	80065bc <HAL_GetTick>
 80075ac:	4602      	mov	r2, r0
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	1ad3      	subs	r3, r2, r3
 80075b2:	2b64      	cmp	r3, #100	@ 0x64
 80075b4:	d901      	bls.n	80075ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80075b6:	2303      	movs	r3, #3
 80075b8:	e207      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075ba:	4b5b      	ldr	r3, [pc, #364]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d0f0      	beq.n	80075a8 <HAL_RCC_OscConfig+0xc0>
 80075c6:	e014      	b.n	80075f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075c8:	f7fe fff8 	bl	80065bc <HAL_GetTick>
 80075cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075ce:	e008      	b.n	80075e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075d0:	f7fe fff4 	bl	80065bc <HAL_GetTick>
 80075d4:	4602      	mov	r2, r0
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	1ad3      	subs	r3, r2, r3
 80075da:	2b64      	cmp	r3, #100	@ 0x64
 80075dc:	d901      	bls.n	80075e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80075de:	2303      	movs	r3, #3
 80075e0:	e1f3      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075e2:	4b51      	ldr	r3, [pc, #324]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d1f0      	bne.n	80075d0 <HAL_RCC_OscConfig+0xe8>
 80075ee:	e000      	b.n	80075f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 0302 	and.w	r3, r3, #2
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d063      	beq.n	80076c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80075fe:	4b4a      	ldr	r3, [pc, #296]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007600:	689b      	ldr	r3, [r3, #8]
 8007602:	f003 030c 	and.w	r3, r3, #12
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00b      	beq.n	8007622 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800760a:	4b47      	ldr	r3, [pc, #284]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007612:	2b08      	cmp	r3, #8
 8007614:	d11c      	bne.n	8007650 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007616:	4b44      	ldr	r3, [pc, #272]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800761e:	2b00      	cmp	r3, #0
 8007620:	d116      	bne.n	8007650 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007622:	4b41      	ldr	r3, [pc, #260]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f003 0302 	and.w	r3, r3, #2
 800762a:	2b00      	cmp	r3, #0
 800762c:	d005      	beq.n	800763a <HAL_RCC_OscConfig+0x152>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	2b01      	cmp	r3, #1
 8007634:	d001      	beq.n	800763a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e1c7      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800763a:	4b3b      	ldr	r3, [pc, #236]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	00db      	lsls	r3, r3, #3
 8007648:	4937      	ldr	r1, [pc, #220]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 800764a:	4313      	orrs	r3, r2
 800764c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800764e:	e03a      	b.n	80076c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d020      	beq.n	800769a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007658:	4b34      	ldr	r3, [pc, #208]	@ (800772c <HAL_RCC_OscConfig+0x244>)
 800765a:	2201      	movs	r2, #1
 800765c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800765e:	f7fe ffad 	bl	80065bc <HAL_GetTick>
 8007662:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007664:	e008      	b.n	8007678 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007666:	f7fe ffa9 	bl	80065bc <HAL_GetTick>
 800766a:	4602      	mov	r2, r0
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	1ad3      	subs	r3, r2, r3
 8007670:	2b02      	cmp	r3, #2
 8007672:	d901      	bls.n	8007678 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007674:	2303      	movs	r3, #3
 8007676:	e1a8      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007678:	4b2b      	ldr	r3, [pc, #172]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f003 0302 	and.w	r3, r3, #2
 8007680:	2b00      	cmp	r3, #0
 8007682:	d0f0      	beq.n	8007666 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007684:	4b28      	ldr	r3, [pc, #160]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	691b      	ldr	r3, [r3, #16]
 8007690:	00db      	lsls	r3, r3, #3
 8007692:	4925      	ldr	r1, [pc, #148]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 8007694:	4313      	orrs	r3, r2
 8007696:	600b      	str	r3, [r1, #0]
 8007698:	e015      	b.n	80076c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800769a:	4b24      	ldr	r3, [pc, #144]	@ (800772c <HAL_RCC_OscConfig+0x244>)
 800769c:	2200      	movs	r2, #0
 800769e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076a0:	f7fe ff8c 	bl	80065bc <HAL_GetTick>
 80076a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076a6:	e008      	b.n	80076ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076a8:	f7fe ff88 	bl	80065bc <HAL_GetTick>
 80076ac:	4602      	mov	r2, r0
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	2b02      	cmp	r3, #2
 80076b4:	d901      	bls.n	80076ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80076b6:	2303      	movs	r3, #3
 80076b8:	e187      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f003 0302 	and.w	r3, r3, #2
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1f0      	bne.n	80076a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f003 0308 	and.w	r3, r3, #8
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d036      	beq.n	8007740 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d016      	beq.n	8007708 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076da:	4b15      	ldr	r3, [pc, #84]	@ (8007730 <HAL_RCC_OscConfig+0x248>)
 80076dc:	2201      	movs	r2, #1
 80076de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076e0:	f7fe ff6c 	bl	80065bc <HAL_GetTick>
 80076e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076e6:	e008      	b.n	80076fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076e8:	f7fe ff68 	bl	80065bc <HAL_GetTick>
 80076ec:	4602      	mov	r2, r0
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	2b02      	cmp	r3, #2
 80076f4:	d901      	bls.n	80076fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e167      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076fa:	4b0b      	ldr	r3, [pc, #44]	@ (8007728 <HAL_RCC_OscConfig+0x240>)
 80076fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076fe:	f003 0302 	and.w	r3, r3, #2
 8007702:	2b00      	cmp	r3, #0
 8007704:	d0f0      	beq.n	80076e8 <HAL_RCC_OscConfig+0x200>
 8007706:	e01b      	b.n	8007740 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007708:	4b09      	ldr	r3, [pc, #36]	@ (8007730 <HAL_RCC_OscConfig+0x248>)
 800770a:	2200      	movs	r2, #0
 800770c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800770e:	f7fe ff55 	bl	80065bc <HAL_GetTick>
 8007712:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007714:	e00e      	b.n	8007734 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007716:	f7fe ff51 	bl	80065bc <HAL_GetTick>
 800771a:	4602      	mov	r2, r0
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	2b02      	cmp	r3, #2
 8007722:	d907      	bls.n	8007734 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007724:	2303      	movs	r3, #3
 8007726:	e150      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
 8007728:	40023800 	.word	0x40023800
 800772c:	42470000 	.word	0x42470000
 8007730:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007734:	4b88      	ldr	r3, [pc, #544]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007736:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007738:	f003 0302 	and.w	r3, r3, #2
 800773c:	2b00      	cmp	r3, #0
 800773e:	d1ea      	bne.n	8007716 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f003 0304 	and.w	r3, r3, #4
 8007748:	2b00      	cmp	r3, #0
 800774a:	f000 8097 	beq.w	800787c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800774e:	2300      	movs	r3, #0
 8007750:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007752:	4b81      	ldr	r3, [pc, #516]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800775a:	2b00      	cmp	r3, #0
 800775c:	d10f      	bne.n	800777e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800775e:	2300      	movs	r3, #0
 8007760:	60bb      	str	r3, [r7, #8]
 8007762:	4b7d      	ldr	r3, [pc, #500]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007766:	4a7c      	ldr	r2, [pc, #496]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007768:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800776c:	6413      	str	r3, [r2, #64]	@ 0x40
 800776e:	4b7a      	ldr	r3, [pc, #488]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007776:	60bb      	str	r3, [r7, #8]
 8007778:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800777a:	2301      	movs	r3, #1
 800777c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800777e:	4b77      	ldr	r3, [pc, #476]	@ (800795c <HAL_RCC_OscConfig+0x474>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007786:	2b00      	cmp	r3, #0
 8007788:	d118      	bne.n	80077bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800778a:	4b74      	ldr	r3, [pc, #464]	@ (800795c <HAL_RCC_OscConfig+0x474>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a73      	ldr	r2, [pc, #460]	@ (800795c <HAL_RCC_OscConfig+0x474>)
 8007790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007794:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007796:	f7fe ff11 	bl	80065bc <HAL_GetTick>
 800779a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800779c:	e008      	b.n	80077b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800779e:	f7fe ff0d 	bl	80065bc <HAL_GetTick>
 80077a2:	4602      	mov	r2, r0
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	1ad3      	subs	r3, r2, r3
 80077a8:	2b02      	cmp	r3, #2
 80077aa:	d901      	bls.n	80077b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80077ac:	2303      	movs	r3, #3
 80077ae:	e10c      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077b0:	4b6a      	ldr	r3, [pc, #424]	@ (800795c <HAL_RCC_OscConfig+0x474>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d0f0      	beq.n	800779e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	689b      	ldr	r3, [r3, #8]
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d106      	bne.n	80077d2 <HAL_RCC_OscConfig+0x2ea>
 80077c4:	4b64      	ldr	r3, [pc, #400]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 80077c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077c8:	4a63      	ldr	r2, [pc, #396]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 80077ca:	f043 0301 	orr.w	r3, r3, #1
 80077ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80077d0:	e01c      	b.n	800780c <HAL_RCC_OscConfig+0x324>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	2b05      	cmp	r3, #5
 80077d8:	d10c      	bne.n	80077f4 <HAL_RCC_OscConfig+0x30c>
 80077da:	4b5f      	ldr	r3, [pc, #380]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 80077dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077de:	4a5e      	ldr	r2, [pc, #376]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 80077e0:	f043 0304 	orr.w	r3, r3, #4
 80077e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80077e6:	4b5c      	ldr	r3, [pc, #368]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 80077e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ea:	4a5b      	ldr	r2, [pc, #364]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 80077ec:	f043 0301 	orr.w	r3, r3, #1
 80077f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80077f2:	e00b      	b.n	800780c <HAL_RCC_OscConfig+0x324>
 80077f4:	4b58      	ldr	r3, [pc, #352]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 80077f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077f8:	4a57      	ldr	r2, [pc, #348]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 80077fa:	f023 0301 	bic.w	r3, r3, #1
 80077fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8007800:	4b55      	ldr	r3, [pc, #340]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007804:	4a54      	ldr	r2, [pc, #336]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007806:	f023 0304 	bic.w	r3, r3, #4
 800780a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d015      	beq.n	8007840 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007814:	f7fe fed2 	bl	80065bc <HAL_GetTick>
 8007818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800781a:	e00a      	b.n	8007832 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800781c:	f7fe fece 	bl	80065bc <HAL_GetTick>
 8007820:	4602      	mov	r2, r0
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	1ad3      	subs	r3, r2, r3
 8007826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800782a:	4293      	cmp	r3, r2
 800782c:	d901      	bls.n	8007832 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800782e:	2303      	movs	r3, #3
 8007830:	e0cb      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007832:	4b49      	ldr	r3, [pc, #292]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007836:	f003 0302 	and.w	r3, r3, #2
 800783a:	2b00      	cmp	r3, #0
 800783c:	d0ee      	beq.n	800781c <HAL_RCC_OscConfig+0x334>
 800783e:	e014      	b.n	800786a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007840:	f7fe febc 	bl	80065bc <HAL_GetTick>
 8007844:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007846:	e00a      	b.n	800785e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007848:	f7fe feb8 	bl	80065bc <HAL_GetTick>
 800784c:	4602      	mov	r2, r0
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	1ad3      	subs	r3, r2, r3
 8007852:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007856:	4293      	cmp	r3, r2
 8007858:	d901      	bls.n	800785e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800785a:	2303      	movs	r3, #3
 800785c:	e0b5      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800785e:	4b3e      	ldr	r3, [pc, #248]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007862:	f003 0302 	and.w	r3, r3, #2
 8007866:	2b00      	cmp	r3, #0
 8007868:	d1ee      	bne.n	8007848 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800786a:	7dfb      	ldrb	r3, [r7, #23]
 800786c:	2b01      	cmp	r3, #1
 800786e:	d105      	bne.n	800787c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007870:	4b39      	ldr	r3, [pc, #228]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007874:	4a38      	ldr	r2, [pc, #224]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007876:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800787a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	699b      	ldr	r3, [r3, #24]
 8007880:	2b00      	cmp	r3, #0
 8007882:	f000 80a1 	beq.w	80079c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007886:	4b34      	ldr	r3, [pc, #208]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007888:	689b      	ldr	r3, [r3, #8]
 800788a:	f003 030c 	and.w	r3, r3, #12
 800788e:	2b08      	cmp	r3, #8
 8007890:	d05c      	beq.n	800794c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	699b      	ldr	r3, [r3, #24]
 8007896:	2b02      	cmp	r3, #2
 8007898:	d141      	bne.n	800791e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800789a:	4b31      	ldr	r3, [pc, #196]	@ (8007960 <HAL_RCC_OscConfig+0x478>)
 800789c:	2200      	movs	r2, #0
 800789e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078a0:	f7fe fe8c 	bl	80065bc <HAL_GetTick>
 80078a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078a6:	e008      	b.n	80078ba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078a8:	f7fe fe88 	bl	80065bc <HAL_GetTick>
 80078ac:	4602      	mov	r2, r0
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	1ad3      	subs	r3, r2, r3
 80078b2:	2b02      	cmp	r3, #2
 80078b4:	d901      	bls.n	80078ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80078b6:	2303      	movs	r3, #3
 80078b8:	e087      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078ba:	4b27      	ldr	r3, [pc, #156]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d1f0      	bne.n	80078a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	69da      	ldr	r2, [r3, #28]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	431a      	orrs	r2, r3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d4:	019b      	lsls	r3, r3, #6
 80078d6:	431a      	orrs	r2, r3
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078dc:	085b      	lsrs	r3, r3, #1
 80078de:	3b01      	subs	r3, #1
 80078e0:	041b      	lsls	r3, r3, #16
 80078e2:	431a      	orrs	r2, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078e8:	061b      	lsls	r3, r3, #24
 80078ea:	491b      	ldr	r1, [pc, #108]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 80078ec:	4313      	orrs	r3, r2
 80078ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078f0:	4b1b      	ldr	r3, [pc, #108]	@ (8007960 <HAL_RCC_OscConfig+0x478>)
 80078f2:	2201      	movs	r2, #1
 80078f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078f6:	f7fe fe61 	bl	80065bc <HAL_GetTick>
 80078fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078fc:	e008      	b.n	8007910 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078fe:	f7fe fe5d 	bl	80065bc <HAL_GetTick>
 8007902:	4602      	mov	r2, r0
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	1ad3      	subs	r3, r2, r3
 8007908:	2b02      	cmp	r3, #2
 800790a:	d901      	bls.n	8007910 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800790c:	2303      	movs	r3, #3
 800790e:	e05c      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007910:	4b11      	ldr	r3, [pc, #68]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007918:	2b00      	cmp	r3, #0
 800791a:	d0f0      	beq.n	80078fe <HAL_RCC_OscConfig+0x416>
 800791c:	e054      	b.n	80079c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800791e:	4b10      	ldr	r3, [pc, #64]	@ (8007960 <HAL_RCC_OscConfig+0x478>)
 8007920:	2200      	movs	r2, #0
 8007922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007924:	f7fe fe4a 	bl	80065bc <HAL_GetTick>
 8007928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800792a:	e008      	b.n	800793e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800792c:	f7fe fe46 	bl	80065bc <HAL_GetTick>
 8007930:	4602      	mov	r2, r0
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	1ad3      	subs	r3, r2, r3
 8007936:	2b02      	cmp	r3, #2
 8007938:	d901      	bls.n	800793e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800793a:	2303      	movs	r3, #3
 800793c:	e045      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800793e:	4b06      	ldr	r3, [pc, #24]	@ (8007958 <HAL_RCC_OscConfig+0x470>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007946:	2b00      	cmp	r3, #0
 8007948:	d1f0      	bne.n	800792c <HAL_RCC_OscConfig+0x444>
 800794a:	e03d      	b.n	80079c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	699b      	ldr	r3, [r3, #24]
 8007950:	2b01      	cmp	r3, #1
 8007952:	d107      	bne.n	8007964 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	e038      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
 8007958:	40023800 	.word	0x40023800
 800795c:	40007000 	.word	0x40007000
 8007960:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007964:	4b1b      	ldr	r3, [pc, #108]	@ (80079d4 <HAL_RCC_OscConfig+0x4ec>)
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	699b      	ldr	r3, [r3, #24]
 800796e:	2b01      	cmp	r3, #1
 8007970:	d028      	beq.n	80079c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800797c:	429a      	cmp	r2, r3
 800797e:	d121      	bne.n	80079c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800798a:	429a      	cmp	r2, r3
 800798c:	d11a      	bne.n	80079c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007994:	4013      	ands	r3, r2
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800799a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800799c:	4293      	cmp	r3, r2
 800799e:	d111      	bne.n	80079c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079aa:	085b      	lsrs	r3, r3, #1
 80079ac:	3b01      	subs	r3, #1
 80079ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d107      	bne.n	80079c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d001      	beq.n	80079c8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80079c4:	2301      	movs	r3, #1
 80079c6:	e000      	b.n	80079ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80079c8:	2300      	movs	r3, #0
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3718      	adds	r7, #24
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop
 80079d4:	40023800 	.word	0x40023800

080079d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d101      	bne.n	80079ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	e0cc      	b.n	8007b86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80079ec:	4b68      	ldr	r3, [pc, #416]	@ (8007b90 <HAL_RCC_ClockConfig+0x1b8>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f003 0307 	and.w	r3, r3, #7
 80079f4:	683a      	ldr	r2, [r7, #0]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d90c      	bls.n	8007a14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079fa:	4b65      	ldr	r3, [pc, #404]	@ (8007b90 <HAL_RCC_ClockConfig+0x1b8>)
 80079fc:	683a      	ldr	r2, [r7, #0]
 80079fe:	b2d2      	uxtb	r2, r2
 8007a00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a02:	4b63      	ldr	r3, [pc, #396]	@ (8007b90 <HAL_RCC_ClockConfig+0x1b8>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f003 0307 	and.w	r3, r3, #7
 8007a0a:	683a      	ldr	r2, [r7, #0]
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d001      	beq.n	8007a14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007a10:	2301      	movs	r3, #1
 8007a12:	e0b8      	b.n	8007b86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 0302 	and.w	r3, r3, #2
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d020      	beq.n	8007a62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f003 0304 	and.w	r3, r3, #4
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d005      	beq.n	8007a38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a2c:	4b59      	ldr	r3, [pc, #356]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	4a58      	ldr	r2, [pc, #352]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007a32:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007a36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 0308 	and.w	r3, r3, #8
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d005      	beq.n	8007a50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a44:	4b53      	ldr	r3, [pc, #332]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	4a52      	ldr	r2, [pc, #328]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007a4a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007a4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a50:	4b50      	ldr	r3, [pc, #320]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	494d      	ldr	r1, [pc, #308]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f003 0301 	and.w	r3, r3, #1
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d044      	beq.n	8007af8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d107      	bne.n	8007a86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a76:	4b47      	ldr	r3, [pc, #284]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d119      	bne.n	8007ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a82:	2301      	movs	r3, #1
 8007a84:	e07f      	b.n	8007b86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	2b02      	cmp	r3, #2
 8007a8c:	d003      	beq.n	8007a96 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a92:	2b03      	cmp	r3, #3
 8007a94:	d107      	bne.n	8007aa6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a96:	4b3f      	ldr	r3, [pc, #252]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d109      	bne.n	8007ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e06f      	b.n	8007b86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007aa6:	4b3b      	ldr	r3, [pc, #236]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f003 0302 	and.w	r3, r3, #2
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d101      	bne.n	8007ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	e067      	b.n	8007b86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ab6:	4b37      	ldr	r3, [pc, #220]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007ab8:	689b      	ldr	r3, [r3, #8]
 8007aba:	f023 0203 	bic.w	r2, r3, #3
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	4934      	ldr	r1, [pc, #208]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ac8:	f7fe fd78 	bl	80065bc <HAL_GetTick>
 8007acc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ace:	e00a      	b.n	8007ae6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ad0:	f7fe fd74 	bl	80065bc <HAL_GetTick>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	1ad3      	subs	r3, r2, r3
 8007ada:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d901      	bls.n	8007ae6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007ae2:	2303      	movs	r3, #3
 8007ae4:	e04f      	b.n	8007b86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ae6:	4b2b      	ldr	r3, [pc, #172]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007ae8:	689b      	ldr	r3, [r3, #8]
 8007aea:	f003 020c 	and.w	r2, r3, #12
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d1eb      	bne.n	8007ad0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007af8:	4b25      	ldr	r3, [pc, #148]	@ (8007b90 <HAL_RCC_ClockConfig+0x1b8>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 0307 	and.w	r3, r3, #7
 8007b00:	683a      	ldr	r2, [r7, #0]
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d20c      	bcs.n	8007b20 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b06:	4b22      	ldr	r3, [pc, #136]	@ (8007b90 <HAL_RCC_ClockConfig+0x1b8>)
 8007b08:	683a      	ldr	r2, [r7, #0]
 8007b0a:	b2d2      	uxtb	r2, r2
 8007b0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b0e:	4b20      	ldr	r3, [pc, #128]	@ (8007b90 <HAL_RCC_ClockConfig+0x1b8>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f003 0307 	and.w	r3, r3, #7
 8007b16:	683a      	ldr	r2, [r7, #0]
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d001      	beq.n	8007b20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e032      	b.n	8007b86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 0304 	and.w	r3, r3, #4
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d008      	beq.n	8007b3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b2c:	4b19      	ldr	r3, [pc, #100]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	68db      	ldr	r3, [r3, #12]
 8007b38:	4916      	ldr	r1, [pc, #88]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f003 0308 	and.w	r3, r3, #8
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d009      	beq.n	8007b5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b4a:	4b12      	ldr	r3, [pc, #72]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	691b      	ldr	r3, [r3, #16]
 8007b56:	00db      	lsls	r3, r3, #3
 8007b58:	490e      	ldr	r1, [pc, #56]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b5e:	f000 f821 	bl	8007ba4 <HAL_RCC_GetSysClockFreq>
 8007b62:	4602      	mov	r2, r0
 8007b64:	4b0b      	ldr	r3, [pc, #44]	@ (8007b94 <HAL_RCC_ClockConfig+0x1bc>)
 8007b66:	689b      	ldr	r3, [r3, #8]
 8007b68:	091b      	lsrs	r3, r3, #4
 8007b6a:	f003 030f 	and.w	r3, r3, #15
 8007b6e:	490a      	ldr	r1, [pc, #40]	@ (8007b98 <HAL_RCC_ClockConfig+0x1c0>)
 8007b70:	5ccb      	ldrb	r3, [r1, r3]
 8007b72:	fa22 f303 	lsr.w	r3, r2, r3
 8007b76:	4a09      	ldr	r2, [pc, #36]	@ (8007b9c <HAL_RCC_ClockConfig+0x1c4>)
 8007b78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007b7a:	4b09      	ldr	r3, [pc, #36]	@ (8007ba0 <HAL_RCC_ClockConfig+0x1c8>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f7fe fcd8 	bl	8006534 <HAL_InitTick>

  return HAL_OK;
 8007b84:	2300      	movs	r3, #0
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3710      	adds	r7, #16
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
 8007b8e:	bf00      	nop
 8007b90:	40023c00 	.word	0x40023c00
 8007b94:	40023800 	.word	0x40023800
 8007b98:	0800f6b4 	.word	0x0800f6b4
 8007b9c:	2000002c 	.word	0x2000002c
 8007ba0:	20000064 	.word	0x20000064

08007ba4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ba4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ba8:	b090      	sub	sp, #64	@ 0x40
 8007baa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007bac:	2300      	movs	r3, #0
 8007bae:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007bbc:	4b59      	ldr	r3, [pc, #356]	@ (8007d24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	f003 030c 	and.w	r3, r3, #12
 8007bc4:	2b08      	cmp	r3, #8
 8007bc6:	d00d      	beq.n	8007be4 <HAL_RCC_GetSysClockFreq+0x40>
 8007bc8:	2b08      	cmp	r3, #8
 8007bca:	f200 80a1 	bhi.w	8007d10 <HAL_RCC_GetSysClockFreq+0x16c>
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d002      	beq.n	8007bd8 <HAL_RCC_GetSysClockFreq+0x34>
 8007bd2:	2b04      	cmp	r3, #4
 8007bd4:	d003      	beq.n	8007bde <HAL_RCC_GetSysClockFreq+0x3a>
 8007bd6:	e09b      	b.n	8007d10 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007bd8:	4b53      	ldr	r3, [pc, #332]	@ (8007d28 <HAL_RCC_GetSysClockFreq+0x184>)
 8007bda:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007bdc:	e09b      	b.n	8007d16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007bde:	4b53      	ldr	r3, [pc, #332]	@ (8007d2c <HAL_RCC_GetSysClockFreq+0x188>)
 8007be0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007be2:	e098      	b.n	8007d16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007be4:	4b4f      	ldr	r3, [pc, #316]	@ (8007d24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007bec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007bee:	4b4d      	ldr	r3, [pc, #308]	@ (8007d24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d028      	beq.n	8007c4c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007bfa:	4b4a      	ldr	r3, [pc, #296]	@ (8007d24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	099b      	lsrs	r3, r3, #6
 8007c00:	2200      	movs	r2, #0
 8007c02:	623b      	str	r3, [r7, #32]
 8007c04:	627a      	str	r2, [r7, #36]	@ 0x24
 8007c06:	6a3b      	ldr	r3, [r7, #32]
 8007c08:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007c0c:	2100      	movs	r1, #0
 8007c0e:	4b47      	ldr	r3, [pc, #284]	@ (8007d2c <HAL_RCC_GetSysClockFreq+0x188>)
 8007c10:	fb03 f201 	mul.w	r2, r3, r1
 8007c14:	2300      	movs	r3, #0
 8007c16:	fb00 f303 	mul.w	r3, r0, r3
 8007c1a:	4413      	add	r3, r2
 8007c1c:	4a43      	ldr	r2, [pc, #268]	@ (8007d2c <HAL_RCC_GetSysClockFreq+0x188>)
 8007c1e:	fba0 1202 	umull	r1, r2, r0, r2
 8007c22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c24:	460a      	mov	r2, r1
 8007c26:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007c28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c2a:	4413      	add	r3, r2
 8007c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c30:	2200      	movs	r2, #0
 8007c32:	61bb      	str	r3, [r7, #24]
 8007c34:	61fa      	str	r2, [r7, #28]
 8007c36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c3a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007c3e:	f7f9 f80b 	bl	8000c58 <__aeabi_uldivmod>
 8007c42:	4602      	mov	r2, r0
 8007c44:	460b      	mov	r3, r1
 8007c46:	4613      	mov	r3, r2
 8007c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c4a:	e053      	b.n	8007cf4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c4c:	4b35      	ldr	r3, [pc, #212]	@ (8007d24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	099b      	lsrs	r3, r3, #6
 8007c52:	2200      	movs	r2, #0
 8007c54:	613b      	str	r3, [r7, #16]
 8007c56:	617a      	str	r2, [r7, #20]
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007c5e:	f04f 0b00 	mov.w	fp, #0
 8007c62:	4652      	mov	r2, sl
 8007c64:	465b      	mov	r3, fp
 8007c66:	f04f 0000 	mov.w	r0, #0
 8007c6a:	f04f 0100 	mov.w	r1, #0
 8007c6e:	0159      	lsls	r1, r3, #5
 8007c70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c74:	0150      	lsls	r0, r2, #5
 8007c76:	4602      	mov	r2, r0
 8007c78:	460b      	mov	r3, r1
 8007c7a:	ebb2 080a 	subs.w	r8, r2, sl
 8007c7e:	eb63 090b 	sbc.w	r9, r3, fp
 8007c82:	f04f 0200 	mov.w	r2, #0
 8007c86:	f04f 0300 	mov.w	r3, #0
 8007c8a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007c8e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007c92:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007c96:	ebb2 0408 	subs.w	r4, r2, r8
 8007c9a:	eb63 0509 	sbc.w	r5, r3, r9
 8007c9e:	f04f 0200 	mov.w	r2, #0
 8007ca2:	f04f 0300 	mov.w	r3, #0
 8007ca6:	00eb      	lsls	r3, r5, #3
 8007ca8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007cac:	00e2      	lsls	r2, r4, #3
 8007cae:	4614      	mov	r4, r2
 8007cb0:	461d      	mov	r5, r3
 8007cb2:	eb14 030a 	adds.w	r3, r4, sl
 8007cb6:	603b      	str	r3, [r7, #0]
 8007cb8:	eb45 030b 	adc.w	r3, r5, fp
 8007cbc:	607b      	str	r3, [r7, #4]
 8007cbe:	f04f 0200 	mov.w	r2, #0
 8007cc2:	f04f 0300 	mov.w	r3, #0
 8007cc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007cca:	4629      	mov	r1, r5
 8007ccc:	028b      	lsls	r3, r1, #10
 8007cce:	4621      	mov	r1, r4
 8007cd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007cd4:	4621      	mov	r1, r4
 8007cd6:	028a      	lsls	r2, r1, #10
 8007cd8:	4610      	mov	r0, r2
 8007cda:	4619      	mov	r1, r3
 8007cdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cde:	2200      	movs	r2, #0
 8007ce0:	60bb      	str	r3, [r7, #8]
 8007ce2:	60fa      	str	r2, [r7, #12]
 8007ce4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ce8:	f7f8 ffb6 	bl	8000c58 <__aeabi_uldivmod>
 8007cec:	4602      	mov	r2, r0
 8007cee:	460b      	mov	r3, r1
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8007d24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	0c1b      	lsrs	r3, r3, #16
 8007cfa:	f003 0303 	and.w	r3, r3, #3
 8007cfe:	3301      	adds	r3, #1
 8007d00:	005b      	lsls	r3, r3, #1
 8007d02:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007d04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007d0e:	e002      	b.n	8007d16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007d10:	4b05      	ldr	r3, [pc, #20]	@ (8007d28 <HAL_RCC_GetSysClockFreq+0x184>)
 8007d12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007d14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3740      	adds	r7, #64	@ 0x40
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d22:	bf00      	nop
 8007d24:	40023800 	.word	0x40023800
 8007d28:	00f42400 	.word	0x00f42400
 8007d2c:	017d7840 	.word	0x017d7840

08007d30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d30:	b480      	push	{r7}
 8007d32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d34:	4b03      	ldr	r3, [pc, #12]	@ (8007d44 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d36:	681b      	ldr	r3, [r3, #0]
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr
 8007d42:	bf00      	nop
 8007d44:	2000002c 	.word	0x2000002c

08007d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007d4c:	f7ff fff0 	bl	8007d30 <HAL_RCC_GetHCLKFreq>
 8007d50:	4602      	mov	r2, r0
 8007d52:	4b05      	ldr	r3, [pc, #20]	@ (8007d68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	0a9b      	lsrs	r3, r3, #10
 8007d58:	f003 0307 	and.w	r3, r3, #7
 8007d5c:	4903      	ldr	r1, [pc, #12]	@ (8007d6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d5e:	5ccb      	ldrb	r3, [r1, r3]
 8007d60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	40023800 	.word	0x40023800
 8007d6c:	0800f6c4 	.word	0x0800f6c4

08007d70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007d74:	f7ff ffdc 	bl	8007d30 <HAL_RCC_GetHCLKFreq>
 8007d78:	4602      	mov	r2, r0
 8007d7a:	4b05      	ldr	r3, [pc, #20]	@ (8007d90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	0b5b      	lsrs	r3, r3, #13
 8007d80:	f003 0307 	and.w	r3, r3, #7
 8007d84:	4903      	ldr	r1, [pc, #12]	@ (8007d94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d86:	5ccb      	ldrb	r3, [r1, r3]
 8007d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	bd80      	pop	{r7, pc}
 8007d90:	40023800 	.word	0x40023800
 8007d94:	0800f6c4 	.word	0x0800f6c4

08007d98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b082      	sub	sp, #8
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d101      	bne.n	8007daa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007da6:	2301      	movs	r3, #1
 8007da8:	e07b      	b.n	8007ea2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d108      	bne.n	8007dc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	685b      	ldr	r3, [r3, #4]
 8007db6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dba:	d009      	beq.n	8007dd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	61da      	str	r2, [r3, #28]
 8007dc2:	e005      	b.n	8007dd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d106      	bne.n	8007df0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f7fc fe72 	bl	8004ad4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2202      	movs	r2, #2
 8007df4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007e18:	431a      	orrs	r2, r3
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	68db      	ldr	r3, [r3, #12]
 8007e1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e22:	431a      	orrs	r2, r3
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	691b      	ldr	r3, [r3, #16]
 8007e28:	f003 0302 	and.w	r3, r3, #2
 8007e2c:	431a      	orrs	r2, r3
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	695b      	ldr	r3, [r3, #20]
 8007e32:	f003 0301 	and.w	r3, r3, #1
 8007e36:	431a      	orrs	r2, r3
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e40:	431a      	orrs	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	69db      	ldr	r3, [r3, #28]
 8007e46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e4a:	431a      	orrs	r2, r3
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6a1b      	ldr	r3, [r3, #32]
 8007e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e54:	ea42 0103 	orr.w	r1, r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e5c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	430a      	orrs	r2, r1
 8007e66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	699b      	ldr	r3, [r3, #24]
 8007e6c:	0c1b      	lsrs	r3, r3, #16
 8007e6e:	f003 0104 	and.w	r1, r3, #4
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e76:	f003 0210 	and.w	r2, r3, #16
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	430a      	orrs	r2, r1
 8007e80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	69da      	ldr	r2, [r3, #28]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3708      	adds	r7, #8
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007eaa:	b580      	push	{r7, lr}
 8007eac:	b088      	sub	sp, #32
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	60f8      	str	r0, [r7, #12]
 8007eb2:	60b9      	str	r1, [r7, #8]
 8007eb4:	603b      	str	r3, [r7, #0]
 8007eb6:	4613      	mov	r3, r2
 8007eb8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007eba:	f7fe fb7f 	bl	80065bc <HAL_GetTick>
 8007ebe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007ec0:	88fb      	ldrh	r3, [r7, #6]
 8007ec2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007eca:	b2db      	uxtb	r3, r3
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d001      	beq.n	8007ed4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007ed0:	2302      	movs	r3, #2
 8007ed2:	e12a      	b.n	800812a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d002      	beq.n	8007ee0 <HAL_SPI_Transmit+0x36>
 8007eda:	88fb      	ldrh	r3, [r7, #6]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d101      	bne.n	8007ee4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	e122      	b.n	800812a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d101      	bne.n	8007ef2 <HAL_SPI_Transmit+0x48>
 8007eee:	2302      	movs	r3, #2
 8007ef0:	e11b      	b.n	800812a <HAL_SPI_Transmit+0x280>
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2203      	movs	r2, #3
 8007efe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2200      	movs	r2, #0
 8007f06:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	68ba      	ldr	r2, [r7, #8]
 8007f0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	88fa      	ldrh	r2, [r7, #6]
 8007f12:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	88fa      	ldrh	r2, [r7, #6]
 8007f18:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2200      	movs	r2, #0
 8007f36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	689b      	ldr	r3, [r3, #8]
 8007f3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f40:	d10f      	bne.n	8007f62 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f50:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007f60:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f6c:	2b40      	cmp	r3, #64	@ 0x40
 8007f6e:	d007      	beq.n	8007f80 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	681a      	ldr	r2, [r3, #0]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f7e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f88:	d152      	bne.n	8008030 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d002      	beq.n	8007f98 <HAL_SPI_Transmit+0xee>
 8007f92:	8b7b      	ldrh	r3, [r7, #26]
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d145      	bne.n	8008024 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f9c:	881a      	ldrh	r2, [r3, #0]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fa8:	1c9a      	adds	r2, r3, #2
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	3b01      	subs	r3, #1
 8007fb6:	b29a      	uxth	r2, r3
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007fbc:	e032      	b.n	8008024 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	f003 0302 	and.w	r3, r3, #2
 8007fc8:	2b02      	cmp	r3, #2
 8007fca:	d112      	bne.n	8007ff2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fd0:	881a      	ldrh	r2, [r3, #0]
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fdc:	1c9a      	adds	r2, r3, #2
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	3b01      	subs	r3, #1
 8007fea:	b29a      	uxth	r2, r3
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007ff0:	e018      	b.n	8008024 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ff2:	f7fe fae3 	bl	80065bc <HAL_GetTick>
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	69fb      	ldr	r3, [r7, #28]
 8007ffa:	1ad3      	subs	r3, r2, r3
 8007ffc:	683a      	ldr	r2, [r7, #0]
 8007ffe:	429a      	cmp	r2, r3
 8008000:	d803      	bhi.n	800800a <HAL_SPI_Transmit+0x160>
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008008:	d102      	bne.n	8008010 <HAL_SPI_Transmit+0x166>
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d109      	bne.n	8008024 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2200      	movs	r2, #0
 800801c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008020:	2303      	movs	r3, #3
 8008022:	e082      	b.n	800812a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008028:	b29b      	uxth	r3, r3
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1c7      	bne.n	8007fbe <HAL_SPI_Transmit+0x114>
 800802e:	e053      	b.n	80080d8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d002      	beq.n	800803e <HAL_SPI_Transmit+0x194>
 8008038:	8b7b      	ldrh	r3, [r7, #26]
 800803a:	2b01      	cmp	r3, #1
 800803c:	d147      	bne.n	80080ce <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	330c      	adds	r3, #12
 8008048:	7812      	ldrb	r2, [r2, #0]
 800804a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008050:	1c5a      	adds	r2, r3, #1
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800805a:	b29b      	uxth	r3, r3
 800805c:	3b01      	subs	r3, #1
 800805e:	b29a      	uxth	r2, r3
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008064:	e033      	b.n	80080ce <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	f003 0302 	and.w	r3, r3, #2
 8008070:	2b02      	cmp	r3, #2
 8008072:	d113      	bne.n	800809c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	330c      	adds	r3, #12
 800807e:	7812      	ldrb	r2, [r2, #0]
 8008080:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008086:	1c5a      	adds	r2, r3, #1
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008090:	b29b      	uxth	r3, r3
 8008092:	3b01      	subs	r3, #1
 8008094:	b29a      	uxth	r2, r3
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	86da      	strh	r2, [r3, #54]	@ 0x36
 800809a:	e018      	b.n	80080ce <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800809c:	f7fe fa8e 	bl	80065bc <HAL_GetTick>
 80080a0:	4602      	mov	r2, r0
 80080a2:	69fb      	ldr	r3, [r7, #28]
 80080a4:	1ad3      	subs	r3, r2, r3
 80080a6:	683a      	ldr	r2, [r7, #0]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d803      	bhi.n	80080b4 <HAL_SPI_Transmit+0x20a>
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080b2:	d102      	bne.n	80080ba <HAL_SPI_Transmit+0x210>
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d109      	bne.n	80080ce <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2201      	movs	r2, #1
 80080be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2200      	movs	r2, #0
 80080c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80080ca:	2303      	movs	r3, #3
 80080cc:	e02d      	b.n	800812a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d1c6      	bne.n	8008066 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80080d8:	69fa      	ldr	r2, [r7, #28]
 80080da:	6839      	ldr	r1, [r7, #0]
 80080dc:	68f8      	ldr	r0, [r7, #12]
 80080de:	f000 fbd9 	bl	8008894 <SPI_EndRxTxTransaction>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d002      	beq.n	80080ee <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2220      	movs	r2, #32
 80080ec:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d10a      	bne.n	800810c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80080f6:	2300      	movs	r3, #0
 80080f8:	617b      	str	r3, [r7, #20]
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	617b      	str	r3, [r7, #20]
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	617b      	str	r3, [r7, #20]
 800810a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2201      	movs	r2, #1
 8008110:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008120:	2b00      	cmp	r3, #0
 8008122:	d001      	beq.n	8008128 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	e000      	b.n	800812a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008128:	2300      	movs	r3, #0
  }
}
 800812a:	4618      	mov	r0, r3
 800812c:	3720      	adds	r7, #32
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}

08008132 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008132:	b580      	push	{r7, lr}
 8008134:	b088      	sub	sp, #32
 8008136:	af02      	add	r7, sp, #8
 8008138:	60f8      	str	r0, [r7, #12]
 800813a:	60b9      	str	r1, [r7, #8]
 800813c:	603b      	str	r3, [r7, #0]
 800813e:	4613      	mov	r3, r2
 8008140:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008148:	b2db      	uxtb	r3, r3
 800814a:	2b01      	cmp	r3, #1
 800814c:	d001      	beq.n	8008152 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800814e:	2302      	movs	r3, #2
 8008150:	e104      	b.n	800835c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d002      	beq.n	800815e <HAL_SPI_Receive+0x2c>
 8008158:	88fb      	ldrh	r3, [r7, #6]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d101      	bne.n	8008162 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	e0fc      	b.n	800835c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800816a:	d112      	bne.n	8008192 <HAL_SPI_Receive+0x60>
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d10e      	bne.n	8008192 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2204      	movs	r2, #4
 8008178:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800817c:	88fa      	ldrh	r2, [r7, #6]
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	9300      	str	r3, [sp, #0]
 8008182:	4613      	mov	r3, r2
 8008184:	68ba      	ldr	r2, [r7, #8]
 8008186:	68b9      	ldr	r1, [r7, #8]
 8008188:	68f8      	ldr	r0, [r7, #12]
 800818a:	f000 f8eb 	bl	8008364 <HAL_SPI_TransmitReceive>
 800818e:	4603      	mov	r3, r0
 8008190:	e0e4      	b.n	800835c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008192:	f7fe fa13 	bl	80065bc <HAL_GetTick>
 8008196:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d101      	bne.n	80081a6 <HAL_SPI_Receive+0x74>
 80081a2:	2302      	movs	r3, #2
 80081a4:	e0da      	b.n	800835c <HAL_SPI_Receive+0x22a>
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2201      	movs	r2, #1
 80081aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2204      	movs	r2, #4
 80081b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2200      	movs	r2, #0
 80081ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	68ba      	ldr	r2, [r7, #8]
 80081c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	88fa      	ldrh	r2, [r7, #6]
 80081c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	88fa      	ldrh	r2, [r7, #6]
 80081cc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2200      	movs	r2, #0
 80081d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2200      	movs	r2, #0
 80081de:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2200      	movs	r2, #0
 80081e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081f4:	d10f      	bne.n	8008216 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008204:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008214:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008220:	2b40      	cmp	r3, #64	@ 0x40
 8008222:	d007      	beq.n	8008234 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	681a      	ldr	r2, [r3, #0]
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008232:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d170      	bne.n	800831e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800823c:	e035      	b.n	80082aa <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	f003 0301 	and.w	r3, r3, #1
 8008248:	2b01      	cmp	r3, #1
 800824a:	d115      	bne.n	8008278 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f103 020c 	add.w	r2, r3, #12
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008258:	7812      	ldrb	r2, [r2, #0]
 800825a:	b2d2      	uxtb	r2, r2
 800825c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008262:	1c5a      	adds	r2, r3, #1
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800826c:	b29b      	uxth	r3, r3
 800826e:	3b01      	subs	r3, #1
 8008270:	b29a      	uxth	r2, r3
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008276:	e018      	b.n	80082aa <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008278:	f7fe f9a0 	bl	80065bc <HAL_GetTick>
 800827c:	4602      	mov	r2, r0
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	1ad3      	subs	r3, r2, r3
 8008282:	683a      	ldr	r2, [r7, #0]
 8008284:	429a      	cmp	r2, r3
 8008286:	d803      	bhi.n	8008290 <HAL_SPI_Receive+0x15e>
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800828e:	d102      	bne.n	8008296 <HAL_SPI_Receive+0x164>
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d109      	bne.n	80082aa <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	2201      	movs	r2, #1
 800829a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80082a6:	2303      	movs	r3, #3
 80082a8:	e058      	b.n	800835c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082ae:	b29b      	uxth	r3, r3
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d1c4      	bne.n	800823e <HAL_SPI_Receive+0x10c>
 80082b4:	e038      	b.n	8008328 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	f003 0301 	and.w	r3, r3, #1
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d113      	bne.n	80082ec <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	68da      	ldr	r2, [r3, #12]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ce:	b292      	uxth	r2, r2
 80082d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d6:	1c9a      	adds	r2, r3, #2
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	3b01      	subs	r3, #1
 80082e4:	b29a      	uxth	r2, r3
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80082ea:	e018      	b.n	800831e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80082ec:	f7fe f966 	bl	80065bc <HAL_GetTick>
 80082f0:	4602      	mov	r2, r0
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	1ad3      	subs	r3, r2, r3
 80082f6:	683a      	ldr	r2, [r7, #0]
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d803      	bhi.n	8008304 <HAL_SPI_Receive+0x1d2>
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008302:	d102      	bne.n	800830a <HAL_SPI_Receive+0x1d8>
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d109      	bne.n	800831e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2201      	movs	r2, #1
 800830e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2200      	movs	r2, #0
 8008316:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800831a:	2303      	movs	r3, #3
 800831c:	e01e      	b.n	800835c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008322:	b29b      	uxth	r3, r3
 8008324:	2b00      	cmp	r3, #0
 8008326:	d1c6      	bne.n	80082b6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008328:	697a      	ldr	r2, [r7, #20]
 800832a:	6839      	ldr	r1, [r7, #0]
 800832c:	68f8      	ldr	r0, [r7, #12]
 800832e:	f000 fa4b 	bl	80087c8 <SPI_EndRxTransaction>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d002      	beq.n	800833e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2220      	movs	r2, #32
 800833c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2201      	movs	r2, #1
 8008342:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008352:	2b00      	cmp	r3, #0
 8008354:	d001      	beq.n	800835a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e000      	b.n	800835c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800835a:	2300      	movs	r3, #0
  }
}
 800835c:	4618      	mov	r0, r3
 800835e:	3718      	adds	r7, #24
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}

08008364 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b08a      	sub	sp, #40	@ 0x28
 8008368:	af00      	add	r7, sp, #0
 800836a:	60f8      	str	r0, [r7, #12]
 800836c:	60b9      	str	r1, [r7, #8]
 800836e:	607a      	str	r2, [r7, #4]
 8008370:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008372:	2301      	movs	r3, #1
 8008374:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008376:	f7fe f921 	bl	80065bc <HAL_GetTick>
 800837a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008382:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800838a:	887b      	ldrh	r3, [r7, #2]
 800838c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800838e:	7ffb      	ldrb	r3, [r7, #31]
 8008390:	2b01      	cmp	r3, #1
 8008392:	d00c      	beq.n	80083ae <HAL_SPI_TransmitReceive+0x4a>
 8008394:	69bb      	ldr	r3, [r7, #24]
 8008396:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800839a:	d106      	bne.n	80083aa <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d102      	bne.n	80083aa <HAL_SPI_TransmitReceive+0x46>
 80083a4:	7ffb      	ldrb	r3, [r7, #31]
 80083a6:	2b04      	cmp	r3, #4
 80083a8:	d001      	beq.n	80083ae <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80083aa:	2302      	movs	r3, #2
 80083ac:	e17f      	b.n	80086ae <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d005      	beq.n	80083c0 <HAL_SPI_TransmitReceive+0x5c>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d002      	beq.n	80083c0 <HAL_SPI_TransmitReceive+0x5c>
 80083ba:	887b      	ldrh	r3, [r7, #2]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d101      	bne.n	80083c4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80083c0:	2301      	movs	r3, #1
 80083c2:	e174      	b.n	80086ae <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d101      	bne.n	80083d2 <HAL_SPI_TransmitReceive+0x6e>
 80083ce:	2302      	movs	r3, #2
 80083d0:	e16d      	b.n	80086ae <HAL_SPI_TransmitReceive+0x34a>
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2201      	movs	r2, #1
 80083d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	2b04      	cmp	r3, #4
 80083e4:	d003      	beq.n	80083ee <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2205      	movs	r2, #5
 80083ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2200      	movs	r2, #0
 80083f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	687a      	ldr	r2, [r7, #4]
 80083f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	887a      	ldrh	r2, [r7, #2]
 80083fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	887a      	ldrh	r2, [r7, #2]
 8008404:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	68ba      	ldr	r2, [r7, #8]
 800840a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	887a      	ldrh	r2, [r7, #2]
 8008410:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	887a      	ldrh	r2, [r7, #2]
 8008416:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2200      	movs	r2, #0
 800841c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2200      	movs	r2, #0
 8008422:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800842e:	2b40      	cmp	r3, #64	@ 0x40
 8008430:	d007      	beq.n	8008442 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008440:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800844a:	d17e      	bne.n	800854a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d002      	beq.n	800845a <HAL_SPI_TransmitReceive+0xf6>
 8008454:	8afb      	ldrh	r3, [r7, #22]
 8008456:	2b01      	cmp	r3, #1
 8008458:	d16c      	bne.n	8008534 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800845e:	881a      	ldrh	r2, [r3, #0]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800846a:	1c9a      	adds	r2, r3, #2
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008474:	b29b      	uxth	r3, r3
 8008476:	3b01      	subs	r3, #1
 8008478:	b29a      	uxth	r2, r3
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800847e:	e059      	b.n	8008534 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	f003 0302 	and.w	r3, r3, #2
 800848a:	2b02      	cmp	r3, #2
 800848c:	d11b      	bne.n	80084c6 <HAL_SPI_TransmitReceive+0x162>
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008492:	b29b      	uxth	r3, r3
 8008494:	2b00      	cmp	r3, #0
 8008496:	d016      	beq.n	80084c6 <HAL_SPI_TransmitReceive+0x162>
 8008498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849a:	2b01      	cmp	r3, #1
 800849c:	d113      	bne.n	80084c6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084a2:	881a      	ldrh	r2, [r3, #0]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084ae:	1c9a      	adds	r2, r3, #2
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	3b01      	subs	r3, #1
 80084bc:	b29a      	uxth	r2, r3
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80084c2:	2300      	movs	r3, #0
 80084c4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	689b      	ldr	r3, [r3, #8]
 80084cc:	f003 0301 	and.w	r3, r3, #1
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d119      	bne.n	8008508 <HAL_SPI_TransmitReceive+0x1a4>
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084d8:	b29b      	uxth	r3, r3
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d014      	beq.n	8008508 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	68da      	ldr	r2, [r3, #12]
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084e8:	b292      	uxth	r2, r2
 80084ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084f0:	1c9a      	adds	r2, r3, #2
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084fa:	b29b      	uxth	r3, r3
 80084fc:	3b01      	subs	r3, #1
 80084fe:	b29a      	uxth	r2, r3
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008504:	2301      	movs	r3, #1
 8008506:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008508:	f7fe f858 	bl	80065bc <HAL_GetTick>
 800850c:	4602      	mov	r2, r0
 800850e:	6a3b      	ldr	r3, [r7, #32]
 8008510:	1ad3      	subs	r3, r2, r3
 8008512:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008514:	429a      	cmp	r2, r3
 8008516:	d80d      	bhi.n	8008534 <HAL_SPI_TransmitReceive+0x1d0>
 8008518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800851e:	d009      	beq.n	8008534 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	2201      	movs	r2, #1
 8008524:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2200      	movs	r2, #0
 800852c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008530:	2303      	movs	r3, #3
 8008532:	e0bc      	b.n	80086ae <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008538:	b29b      	uxth	r3, r3
 800853a:	2b00      	cmp	r3, #0
 800853c:	d1a0      	bne.n	8008480 <HAL_SPI_TransmitReceive+0x11c>
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008542:	b29b      	uxth	r3, r3
 8008544:	2b00      	cmp	r3, #0
 8008546:	d19b      	bne.n	8008480 <HAL_SPI_TransmitReceive+0x11c>
 8008548:	e082      	b.n	8008650 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d002      	beq.n	8008558 <HAL_SPI_TransmitReceive+0x1f4>
 8008552:	8afb      	ldrh	r3, [r7, #22]
 8008554:	2b01      	cmp	r3, #1
 8008556:	d171      	bne.n	800863c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	330c      	adds	r3, #12
 8008562:	7812      	ldrb	r2, [r2, #0]
 8008564:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800856a:	1c5a      	adds	r2, r3, #1
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008574:	b29b      	uxth	r3, r3
 8008576:	3b01      	subs	r3, #1
 8008578:	b29a      	uxth	r2, r3
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800857e:	e05d      	b.n	800863c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	689b      	ldr	r3, [r3, #8]
 8008586:	f003 0302 	and.w	r3, r3, #2
 800858a:	2b02      	cmp	r3, #2
 800858c:	d11c      	bne.n	80085c8 <HAL_SPI_TransmitReceive+0x264>
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008592:	b29b      	uxth	r3, r3
 8008594:	2b00      	cmp	r3, #0
 8008596:	d017      	beq.n	80085c8 <HAL_SPI_TransmitReceive+0x264>
 8008598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800859a:	2b01      	cmp	r3, #1
 800859c:	d114      	bne.n	80085c8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	330c      	adds	r3, #12
 80085a8:	7812      	ldrb	r2, [r2, #0]
 80085aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085b0:	1c5a      	adds	r2, r3, #1
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	3b01      	subs	r3, #1
 80085be:	b29a      	uxth	r2, r3
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80085c4:	2300      	movs	r3, #0
 80085c6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	f003 0301 	and.w	r3, r3, #1
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d119      	bne.n	800860a <HAL_SPI_TransmitReceive+0x2a6>
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085da:	b29b      	uxth	r3, r3
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d014      	beq.n	800860a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	68da      	ldr	r2, [r3, #12]
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ea:	b2d2      	uxtb	r2, r2
 80085ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085f2:	1c5a      	adds	r2, r3, #1
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	3b01      	subs	r3, #1
 8008600:	b29a      	uxth	r2, r3
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008606:	2301      	movs	r3, #1
 8008608:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800860a:	f7fd ffd7 	bl	80065bc <HAL_GetTick>
 800860e:	4602      	mov	r2, r0
 8008610:	6a3b      	ldr	r3, [r7, #32]
 8008612:	1ad3      	subs	r3, r2, r3
 8008614:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008616:	429a      	cmp	r2, r3
 8008618:	d803      	bhi.n	8008622 <HAL_SPI_TransmitReceive+0x2be>
 800861a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800861c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008620:	d102      	bne.n	8008628 <HAL_SPI_TransmitReceive+0x2c4>
 8008622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008624:	2b00      	cmp	r3, #0
 8008626:	d109      	bne.n	800863c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2201      	movs	r2, #1
 800862c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008638:	2303      	movs	r3, #3
 800863a:	e038      	b.n	80086ae <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008640:	b29b      	uxth	r3, r3
 8008642:	2b00      	cmp	r3, #0
 8008644:	d19c      	bne.n	8008580 <HAL_SPI_TransmitReceive+0x21c>
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800864a:	b29b      	uxth	r3, r3
 800864c:	2b00      	cmp	r3, #0
 800864e:	d197      	bne.n	8008580 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008650:	6a3a      	ldr	r2, [r7, #32]
 8008652:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008654:	68f8      	ldr	r0, [r7, #12]
 8008656:	f000 f91d 	bl	8008894 <SPI_EndRxTxTransaction>
 800865a:	4603      	mov	r3, r0
 800865c:	2b00      	cmp	r3, #0
 800865e:	d008      	beq.n	8008672 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2220      	movs	r2, #32
 8008664:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2200      	movs	r2, #0
 800866a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800866e:	2301      	movs	r3, #1
 8008670:	e01d      	b.n	80086ae <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	689b      	ldr	r3, [r3, #8]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d10a      	bne.n	8008690 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800867a:	2300      	movs	r3, #0
 800867c:	613b      	str	r3, [r7, #16]
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	68db      	ldr	r3, [r3, #12]
 8008684:	613b      	str	r3, [r7, #16]
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	689b      	ldr	r3, [r3, #8]
 800868c:	613b      	str	r3, [r7, #16]
 800868e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d001      	beq.n	80086ac <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	e000      	b.n	80086ae <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80086ac:	2300      	movs	r3, #0
  }
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	3728      	adds	r7, #40	@ 0x28
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}
	...

080086b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b088      	sub	sp, #32
 80086bc:	af00      	add	r7, sp, #0
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	603b      	str	r3, [r7, #0]
 80086c4:	4613      	mov	r3, r2
 80086c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80086c8:	f7fd ff78 	bl	80065bc <HAL_GetTick>
 80086cc:	4602      	mov	r2, r0
 80086ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d0:	1a9b      	subs	r3, r3, r2
 80086d2:	683a      	ldr	r2, [r7, #0]
 80086d4:	4413      	add	r3, r2
 80086d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80086d8:	f7fd ff70 	bl	80065bc <HAL_GetTick>
 80086dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80086de:	4b39      	ldr	r3, [pc, #228]	@ (80087c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	015b      	lsls	r3, r3, #5
 80086e4:	0d1b      	lsrs	r3, r3, #20
 80086e6:	69fa      	ldr	r2, [r7, #28]
 80086e8:	fb02 f303 	mul.w	r3, r2, r3
 80086ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80086ee:	e055      	b.n	800879c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086f6:	d051      	beq.n	800879c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80086f8:	f7fd ff60 	bl	80065bc <HAL_GetTick>
 80086fc:	4602      	mov	r2, r0
 80086fe:	69bb      	ldr	r3, [r7, #24]
 8008700:	1ad3      	subs	r3, r2, r3
 8008702:	69fa      	ldr	r2, [r7, #28]
 8008704:	429a      	cmp	r2, r3
 8008706:	d902      	bls.n	800870e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008708:	69fb      	ldr	r3, [r7, #28]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d13d      	bne.n	800878a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	685a      	ldr	r2, [r3, #4]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800871c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008726:	d111      	bne.n	800874c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008730:	d004      	beq.n	800873c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	689b      	ldr	r3, [r3, #8]
 8008736:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800873a:	d107      	bne.n	800874c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800874a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008750:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008754:	d10f      	bne.n	8008776 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008764:	601a      	str	r2, [r3, #0]
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008774:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	2201      	movs	r2, #1
 800877a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	2200      	movs	r2, #0
 8008782:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008786:	2303      	movs	r3, #3
 8008788:	e018      	b.n	80087bc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d102      	bne.n	8008796 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008790:	2300      	movs	r3, #0
 8008792:	61fb      	str	r3, [r7, #28]
 8008794:	e002      	b.n	800879c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	3b01      	subs	r3, #1
 800879a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	689a      	ldr	r2, [r3, #8]
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	4013      	ands	r3, r2
 80087a6:	68ba      	ldr	r2, [r7, #8]
 80087a8:	429a      	cmp	r2, r3
 80087aa:	bf0c      	ite	eq
 80087ac:	2301      	moveq	r3, #1
 80087ae:	2300      	movne	r3, #0
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	461a      	mov	r2, r3
 80087b4:	79fb      	ldrb	r3, [r7, #7]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d19a      	bne.n	80086f0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80087ba:	2300      	movs	r3, #0
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3720      	adds	r7, #32
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}
 80087c4:	2000002c 	.word	0x2000002c

080087c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b086      	sub	sp, #24
 80087cc:	af02      	add	r7, sp, #8
 80087ce:	60f8      	str	r0, [r7, #12]
 80087d0:	60b9      	str	r1, [r7, #8]
 80087d2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80087dc:	d111      	bne.n	8008802 <SPI_EndRxTransaction+0x3a>
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	689b      	ldr	r3, [r3, #8]
 80087e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087e6:	d004      	beq.n	80087f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087f0:	d107      	bne.n	8008802 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008800:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800880a:	d12a      	bne.n	8008862 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008814:	d012      	beq.n	800883c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	9300      	str	r3, [sp, #0]
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	2200      	movs	r2, #0
 800881e:	2180      	movs	r1, #128	@ 0x80
 8008820:	68f8      	ldr	r0, [r7, #12]
 8008822:	f7ff ff49 	bl	80086b8 <SPI_WaitFlagStateUntilTimeout>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d02d      	beq.n	8008888 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008830:	f043 0220 	orr.w	r2, r3, #32
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008838:	2303      	movs	r3, #3
 800883a:	e026      	b.n	800888a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	9300      	str	r3, [sp, #0]
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	2200      	movs	r2, #0
 8008844:	2101      	movs	r1, #1
 8008846:	68f8      	ldr	r0, [r7, #12]
 8008848:	f7ff ff36 	bl	80086b8 <SPI_WaitFlagStateUntilTimeout>
 800884c:	4603      	mov	r3, r0
 800884e:	2b00      	cmp	r3, #0
 8008850:	d01a      	beq.n	8008888 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008856:	f043 0220 	orr.w	r2, r3, #32
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800885e:	2303      	movs	r3, #3
 8008860:	e013      	b.n	800888a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	9300      	str	r3, [sp, #0]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	2200      	movs	r2, #0
 800886a:	2101      	movs	r1, #1
 800886c:	68f8      	ldr	r0, [r7, #12]
 800886e:	f7ff ff23 	bl	80086b8 <SPI_WaitFlagStateUntilTimeout>
 8008872:	4603      	mov	r3, r0
 8008874:	2b00      	cmp	r3, #0
 8008876:	d007      	beq.n	8008888 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800887c:	f043 0220 	orr.w	r2, r3, #32
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008884:	2303      	movs	r3, #3
 8008886:	e000      	b.n	800888a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	3710      	adds	r7, #16
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
	...

08008894 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b088      	sub	sp, #32
 8008898:	af02      	add	r7, sp, #8
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	9300      	str	r3, [sp, #0]
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	2201      	movs	r2, #1
 80088a8:	2102      	movs	r1, #2
 80088aa:	68f8      	ldr	r0, [r7, #12]
 80088ac:	f7ff ff04 	bl	80086b8 <SPI_WaitFlagStateUntilTimeout>
 80088b0:	4603      	mov	r3, r0
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d007      	beq.n	80088c6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088ba:	f043 0220 	orr.w	r2, r3, #32
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80088c2:	2303      	movs	r3, #3
 80088c4:	e032      	b.n	800892c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80088c6:	4b1b      	ldr	r3, [pc, #108]	@ (8008934 <SPI_EndRxTxTransaction+0xa0>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a1b      	ldr	r2, [pc, #108]	@ (8008938 <SPI_EndRxTxTransaction+0xa4>)
 80088cc:	fba2 2303 	umull	r2, r3, r2, r3
 80088d0:	0d5b      	lsrs	r3, r3, #21
 80088d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80088d6:	fb02 f303 	mul.w	r3, r2, r3
 80088da:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80088e4:	d112      	bne.n	800890c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	9300      	str	r3, [sp, #0]
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	2200      	movs	r2, #0
 80088ee:	2180      	movs	r1, #128	@ 0x80
 80088f0:	68f8      	ldr	r0, [r7, #12]
 80088f2:	f7ff fee1 	bl	80086b8 <SPI_WaitFlagStateUntilTimeout>
 80088f6:	4603      	mov	r3, r0
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d016      	beq.n	800892a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008900:	f043 0220 	orr.w	r2, r3, #32
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008908:	2303      	movs	r3, #3
 800890a:	e00f      	b.n	800892c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d00a      	beq.n	8008928 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	3b01      	subs	r3, #1
 8008916:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	689b      	ldr	r3, [r3, #8]
 800891e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008922:	2b80      	cmp	r3, #128	@ 0x80
 8008924:	d0f2      	beq.n	800890c <SPI_EndRxTxTransaction+0x78>
 8008926:	e000      	b.n	800892a <SPI_EndRxTxTransaction+0x96>
        break;
 8008928:	bf00      	nop
  }

  return HAL_OK;
 800892a:	2300      	movs	r3, #0
}
 800892c:	4618      	mov	r0, r3
 800892e:	3718      	adds	r7, #24
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}
 8008934:	2000002c 	.word	0x2000002c
 8008938:	165e9f81 	.word	0x165e9f81

0800893c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d101      	bne.n	800894e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	e041      	b.n	80089d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008954:	b2db      	uxtb	r3, r3
 8008956:	2b00      	cmp	r3, #0
 8008958:	d106      	bne.n	8008968 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2200      	movs	r2, #0
 800895e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f7fc f8fe 	bl	8004b64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2202      	movs	r2, #2
 800896c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	3304      	adds	r3, #4
 8008978:	4619      	mov	r1, r3
 800897a:	4610      	mov	r0, r2
 800897c:	f000 fd7a 	bl	8009474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2201      	movs	r2, #1
 8008984:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2201      	movs	r2, #1
 800898c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2201      	movs	r2, #1
 8008994:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2201      	movs	r2, #1
 800899c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2201      	movs	r2, #1
 80089a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2201      	movs	r2, #1
 80089ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2201      	movs	r2, #1
 80089b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2201      	movs	r2, #1
 80089bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2201      	movs	r2, #1
 80089cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80089d0:	2300      	movs	r3, #0
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3708      	adds	r7, #8
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}

080089da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80089da:	b580      	push	{r7, lr}
 80089dc:	b082      	sub	sp, #8
 80089de:	af00      	add	r7, sp, #0
 80089e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d101      	bne.n	80089ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80089e8:	2301      	movs	r3, #1
 80089ea:	e041      	b.n	8008a70 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d106      	bne.n	8008a06 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2200      	movs	r2, #0
 80089fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 f839 	bl	8008a78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2202      	movs	r2, #2
 8008a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	3304      	adds	r3, #4
 8008a16:	4619      	mov	r1, r3
 8008a18:	4610      	mov	r0, r2
 8008a1a:	f000 fd2b 	bl	8009474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2201      	movs	r2, #1
 8008a22:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2201      	movs	r2, #1
 8008a2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2201      	movs	r2, #1
 8008a32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2201      	movs	r2, #1
 8008a3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2201      	movs	r2, #1
 8008a42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2201      	movs	r2, #1
 8008a4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2201      	movs	r2, #1
 8008a62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2201      	movs	r2, #1
 8008a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008a6e:	2300      	movs	r3, #0
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3708      	adds	r7, #8
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}

08008a78 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008a80:	bf00      	nop
 8008a82:	370c      	adds	r7, #12
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr

08008a8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d109      	bne.n	8008ab0 <HAL_TIM_PWM_Start+0x24>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	2b01      	cmp	r3, #1
 8008aa6:	bf14      	ite	ne
 8008aa8:	2301      	movne	r3, #1
 8008aaa:	2300      	moveq	r3, #0
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	e022      	b.n	8008af6 <HAL_TIM_PWM_Start+0x6a>
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	2b04      	cmp	r3, #4
 8008ab4:	d109      	bne.n	8008aca <HAL_TIM_PWM_Start+0x3e>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	bf14      	ite	ne
 8008ac2:	2301      	movne	r3, #1
 8008ac4:	2300      	moveq	r3, #0
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	e015      	b.n	8008af6 <HAL_TIM_PWM_Start+0x6a>
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	2b08      	cmp	r3, #8
 8008ace:	d109      	bne.n	8008ae4 <HAL_TIM_PWM_Start+0x58>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	bf14      	ite	ne
 8008adc:	2301      	movne	r3, #1
 8008ade:	2300      	moveq	r3, #0
 8008ae0:	b2db      	uxtb	r3, r3
 8008ae2:	e008      	b.n	8008af6 <HAL_TIM_PWM_Start+0x6a>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	bf14      	ite	ne
 8008af0:	2301      	movne	r3, #1
 8008af2:	2300      	moveq	r3, #0
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d001      	beq.n	8008afe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008afa:	2301      	movs	r3, #1
 8008afc:	e068      	b.n	8008bd0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d104      	bne.n	8008b0e <HAL_TIM_PWM_Start+0x82>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2202      	movs	r2, #2
 8008b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b0c:	e013      	b.n	8008b36 <HAL_TIM_PWM_Start+0xaa>
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	2b04      	cmp	r3, #4
 8008b12:	d104      	bne.n	8008b1e <HAL_TIM_PWM_Start+0x92>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2202      	movs	r2, #2
 8008b18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b1c:	e00b      	b.n	8008b36 <HAL_TIM_PWM_Start+0xaa>
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	2b08      	cmp	r3, #8
 8008b22:	d104      	bne.n	8008b2e <HAL_TIM_PWM_Start+0xa2>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2202      	movs	r2, #2
 8008b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b2c:	e003      	b.n	8008b36 <HAL_TIM_PWM_Start+0xaa>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2202      	movs	r2, #2
 8008b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	6839      	ldr	r1, [r7, #0]
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f000 ff44 	bl	80099cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4a23      	ldr	r2, [pc, #140]	@ (8008bd8 <HAL_TIM_PWM_Start+0x14c>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d107      	bne.n	8008b5e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008b5c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a1d      	ldr	r2, [pc, #116]	@ (8008bd8 <HAL_TIM_PWM_Start+0x14c>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d018      	beq.n	8008b9a <HAL_TIM_PWM_Start+0x10e>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b70:	d013      	beq.n	8008b9a <HAL_TIM_PWM_Start+0x10e>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a19      	ldr	r2, [pc, #100]	@ (8008bdc <HAL_TIM_PWM_Start+0x150>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d00e      	beq.n	8008b9a <HAL_TIM_PWM_Start+0x10e>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a17      	ldr	r2, [pc, #92]	@ (8008be0 <HAL_TIM_PWM_Start+0x154>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d009      	beq.n	8008b9a <HAL_TIM_PWM_Start+0x10e>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a16      	ldr	r2, [pc, #88]	@ (8008be4 <HAL_TIM_PWM_Start+0x158>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d004      	beq.n	8008b9a <HAL_TIM_PWM_Start+0x10e>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a14      	ldr	r2, [pc, #80]	@ (8008be8 <HAL_TIM_PWM_Start+0x15c>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d111      	bne.n	8008bbe <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	689b      	ldr	r3, [r3, #8]
 8008ba0:	f003 0307 	and.w	r3, r3, #7
 8008ba4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2b06      	cmp	r3, #6
 8008baa:	d010      	beq.n	8008bce <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f042 0201 	orr.w	r2, r2, #1
 8008bba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bbc:	e007      	b.n	8008bce <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f042 0201 	orr.w	r2, r2, #1
 8008bcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bce:	2300      	movs	r3, #0
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3710      	adds	r7, #16
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bd80      	pop	{r7, pc}
 8008bd8:	40010000 	.word	0x40010000
 8008bdc:	40000400 	.word	0x40000400
 8008be0:	40000800 	.word	0x40000800
 8008be4:	40000c00 	.word	0x40000c00
 8008be8:	40014000 	.word	0x40014000

08008bec <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	6839      	ldr	r1, [r7, #0]
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f000 fee4 	bl	80099cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a29      	ldr	r2, [pc, #164]	@ (8008cb0 <HAL_TIM_PWM_Stop+0xc4>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d117      	bne.n	8008c3e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	6a1a      	ldr	r2, [r3, #32]
 8008c14:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008c18:	4013      	ands	r3, r2
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10f      	bne.n	8008c3e <HAL_TIM_PWM_Stop+0x52>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	6a1a      	ldr	r2, [r3, #32]
 8008c24:	f240 4344 	movw	r3, #1092	@ 0x444
 8008c28:	4013      	ands	r3, r2
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d107      	bne.n	8008c3e <HAL_TIM_PWM_Stop+0x52>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008c3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	6a1a      	ldr	r2, [r3, #32]
 8008c44:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008c48:	4013      	ands	r3, r2
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d10f      	bne.n	8008c6e <HAL_TIM_PWM_Stop+0x82>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	6a1a      	ldr	r2, [r3, #32]
 8008c54:	f240 4344 	movw	r3, #1092	@ 0x444
 8008c58:	4013      	ands	r3, r2
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d107      	bne.n	8008c6e <HAL_TIM_PWM_Stop+0x82>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	681a      	ldr	r2, [r3, #0]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f022 0201 	bic.w	r2, r2, #1
 8008c6c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d104      	bne.n	8008c7e <HAL_TIM_PWM_Stop+0x92>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2201      	movs	r2, #1
 8008c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008c7c:	e013      	b.n	8008ca6 <HAL_TIM_PWM_Stop+0xba>
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	2b04      	cmp	r3, #4
 8008c82:	d104      	bne.n	8008c8e <HAL_TIM_PWM_Stop+0xa2>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2201      	movs	r2, #1
 8008c88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008c8c:	e00b      	b.n	8008ca6 <HAL_TIM_PWM_Stop+0xba>
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	2b08      	cmp	r3, #8
 8008c92:	d104      	bne.n	8008c9e <HAL_TIM_PWM_Stop+0xb2>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2201      	movs	r2, #1
 8008c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008c9c:	e003      	b.n	8008ca6 <HAL_TIM_PWM_Stop+0xba>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8008ca6:	2300      	movs	r3, #0
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	3708      	adds	r7, #8
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bd80      	pop	{r7, pc}
 8008cb0:	40010000 	.word	0x40010000

08008cb4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b086      	sub	sp, #24
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
 8008cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d101      	bne.n	8008cc8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	e097      	b.n	8008df8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008cce:	b2db      	uxtb	r3, r3
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d106      	bne.n	8008ce2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f7fb ff7f 	bl	8004be0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2202      	movs	r2, #2
 8008ce6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	689b      	ldr	r3, [r3, #8]
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	6812      	ldr	r2, [r2, #0]
 8008cf4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008cf8:	f023 0307 	bic.w	r3, r3, #7
 8008cfc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681a      	ldr	r2, [r3, #0]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	3304      	adds	r3, #4
 8008d06:	4619      	mov	r1, r3
 8008d08:	4610      	mov	r0, r2
 8008d0a:	f000 fbb3 	bl	8009474 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	699b      	ldr	r3, [r3, #24]
 8008d1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	6a1b      	ldr	r3, [r3, #32]
 8008d24:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d36:	f023 0303 	bic.w	r3, r3, #3
 8008d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	689a      	ldr	r2, [r3, #8]
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	699b      	ldr	r3, [r3, #24]
 8008d44:	021b      	lsls	r3, r3, #8
 8008d46:	4313      	orrs	r3, r2
 8008d48:	693a      	ldr	r2, [r7, #16]
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008d54:	f023 030c 	bic.w	r3, r3, #12
 8008d58:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d60:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	68da      	ldr	r2, [r3, #12]
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	69db      	ldr	r3, [r3, #28]
 8008d6e:	021b      	lsls	r3, r3, #8
 8008d70:	4313      	orrs	r3, r2
 8008d72:	693a      	ldr	r2, [r7, #16]
 8008d74:	4313      	orrs	r3, r2
 8008d76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	691b      	ldr	r3, [r3, #16]
 8008d7c:	011a      	lsls	r2, r3, #4
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	6a1b      	ldr	r3, [r3, #32]
 8008d82:	031b      	lsls	r3, r3, #12
 8008d84:	4313      	orrs	r3, r2
 8008d86:	693a      	ldr	r2, [r7, #16]
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008d92:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008d9a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	685a      	ldr	r2, [r3, #4]
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	695b      	ldr	r3, [r3, #20]
 8008da4:	011b      	lsls	r3, r3, #4
 8008da6:	4313      	orrs	r3, r2
 8008da8:	68fa      	ldr	r2, [r7, #12]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	697a      	ldr	r2, [r7, #20]
 8008db4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	693a      	ldr	r2, [r7, #16]
 8008dbc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	68fa      	ldr	r2, [r7, #12]
 8008dc4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2201      	movs	r2, #1
 8008dca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2201      	movs	r2, #1
 8008dda:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2201      	movs	r2, #1
 8008de2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2201      	movs	r2, #1
 8008dea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2201      	movs	r2, #1
 8008df2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008df6:	2300      	movs	r3, #0
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3718      	adds	r7, #24
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}

08008e00 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008e10:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008e18:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008e20:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008e28:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d110      	bne.n	8008e52 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e30:	7bfb      	ldrb	r3, [r7, #15]
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d102      	bne.n	8008e3c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e36:	7b7b      	ldrb	r3, [r7, #13]
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d001      	beq.n	8008e40 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	e069      	b.n	8008f14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2202      	movs	r2, #2
 8008e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2202      	movs	r2, #2
 8008e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e50:	e031      	b.n	8008eb6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	2b04      	cmp	r3, #4
 8008e56:	d110      	bne.n	8008e7a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e58:	7bbb      	ldrb	r3, [r7, #14]
 8008e5a:	2b01      	cmp	r3, #1
 8008e5c:	d102      	bne.n	8008e64 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e5e:	7b3b      	ldrb	r3, [r7, #12]
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	d001      	beq.n	8008e68 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008e64:	2301      	movs	r3, #1
 8008e66:	e055      	b.n	8008f14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2202      	movs	r2, #2
 8008e6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2202      	movs	r2, #2
 8008e74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008e78:	e01d      	b.n	8008eb6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e7a:	7bfb      	ldrb	r3, [r7, #15]
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d108      	bne.n	8008e92 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e80:	7bbb      	ldrb	r3, [r7, #14]
 8008e82:	2b01      	cmp	r3, #1
 8008e84:	d105      	bne.n	8008e92 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e86:	7b7b      	ldrb	r3, [r7, #13]
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d102      	bne.n	8008e92 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e8c:	7b3b      	ldrb	r3, [r7, #12]
 8008e8e:	2b01      	cmp	r3, #1
 8008e90:	d001      	beq.n	8008e96 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008e92:	2301      	movs	r3, #1
 8008e94:	e03e      	b.n	8008f14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2202      	movs	r2, #2
 8008e9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2202      	movs	r2, #2
 8008ea2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2202      	movs	r2, #2
 8008eaa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2202      	movs	r2, #2
 8008eb2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d003      	beq.n	8008ec4 <HAL_TIM_Encoder_Start+0xc4>
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	2b04      	cmp	r3, #4
 8008ec0:	d008      	beq.n	8008ed4 <HAL_TIM_Encoder_Start+0xd4>
 8008ec2:	e00f      	b.n	8008ee4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	2201      	movs	r2, #1
 8008eca:	2100      	movs	r1, #0
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f000 fd7d 	bl	80099cc <TIM_CCxChannelCmd>
      break;
 8008ed2:	e016      	b.n	8008f02 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	2104      	movs	r1, #4
 8008edc:	4618      	mov	r0, r3
 8008ede:	f000 fd75 	bl	80099cc <TIM_CCxChannelCmd>
      break;
 8008ee2:	e00e      	b.n	8008f02 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	2201      	movs	r2, #1
 8008eea:	2100      	movs	r1, #0
 8008eec:	4618      	mov	r0, r3
 8008eee:	f000 fd6d 	bl	80099cc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	2104      	movs	r1, #4
 8008efa:	4618      	mov	r0, r3
 8008efc:	f000 fd66 	bl	80099cc <TIM_CCxChannelCmd>
      break;
 8008f00:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f042 0201 	orr.w	r2, r2, #1
 8008f10:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3710      	adds	r7, #16
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b084      	sub	sp, #16
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	68db      	ldr	r3, [r3, #12]
 8008f2a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	691b      	ldr	r3, [r3, #16]
 8008f32:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	f003 0302 	and.w	r3, r3, #2
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d020      	beq.n	8008f80 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	f003 0302 	and.w	r3, r3, #2
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d01b      	beq.n	8008f80 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f06f 0202 	mvn.w	r2, #2
 8008f50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2201      	movs	r2, #1
 8008f56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	699b      	ldr	r3, [r3, #24]
 8008f5e:	f003 0303 	and.w	r3, r3, #3
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d003      	beq.n	8008f6e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 fa65 	bl	8009436 <HAL_TIM_IC_CaptureCallback>
 8008f6c:	e005      	b.n	8008f7a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 fa57 	bl	8009422 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 fa68 	bl	800944a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	f003 0304 	and.w	r3, r3, #4
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d020      	beq.n	8008fcc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f003 0304 	and.w	r3, r3, #4
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d01b      	beq.n	8008fcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f06f 0204 	mvn.w	r2, #4
 8008f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2202      	movs	r2, #2
 8008fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	699b      	ldr	r3, [r3, #24]
 8008faa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d003      	beq.n	8008fba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 fa3f 	bl	8009436 <HAL_TIM_IC_CaptureCallback>
 8008fb8:	e005      	b.n	8008fc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 fa31 	bl	8009422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 fa42 	bl	800944a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	f003 0308 	and.w	r3, r3, #8
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d020      	beq.n	8009018 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f003 0308 	and.w	r3, r3, #8
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d01b      	beq.n	8009018 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f06f 0208 	mvn.w	r2, #8
 8008fe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2204      	movs	r2, #4
 8008fee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	69db      	ldr	r3, [r3, #28]
 8008ff6:	f003 0303 	and.w	r3, r3, #3
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d003      	beq.n	8009006 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f000 fa19 	bl	8009436 <HAL_TIM_IC_CaptureCallback>
 8009004:	e005      	b.n	8009012 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f000 fa0b 	bl	8009422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f000 fa1c 	bl	800944a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2200      	movs	r2, #0
 8009016:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	f003 0310 	and.w	r3, r3, #16
 800901e:	2b00      	cmp	r3, #0
 8009020:	d020      	beq.n	8009064 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	f003 0310 	and.w	r3, r3, #16
 8009028:	2b00      	cmp	r3, #0
 800902a:	d01b      	beq.n	8009064 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f06f 0210 	mvn.w	r2, #16
 8009034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2208      	movs	r2, #8
 800903a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	69db      	ldr	r3, [r3, #28]
 8009042:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009046:	2b00      	cmp	r3, #0
 8009048:	d003      	beq.n	8009052 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f000 f9f3 	bl	8009436 <HAL_TIM_IC_CaptureCallback>
 8009050:	e005      	b.n	800905e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f000 f9e5 	bl	8009422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f000 f9f6 	bl	800944a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	f003 0301 	and.w	r3, r3, #1
 800906a:	2b00      	cmp	r3, #0
 800906c:	d00c      	beq.n	8009088 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	f003 0301 	and.w	r3, r3, #1
 8009074:	2b00      	cmp	r3, #0
 8009076:	d007      	beq.n	8009088 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f06f 0201 	mvn.w	r2, #1
 8009080:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 f9c3 	bl	800940e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800908e:	2b00      	cmp	r3, #0
 8009090:	d00c      	beq.n	80090ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009098:	2b00      	cmp	r3, #0
 800909a:	d007      	beq.n	80090ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80090a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f000 fd80 	bl	8009bac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d00c      	beq.n	80090d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d007      	beq.n	80090d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80090c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f000 f9c7 	bl	800945e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	f003 0320 	and.w	r3, r3, #32
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d00c      	beq.n	80090f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	f003 0320 	and.w	r3, r3, #32
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d007      	beq.n	80090f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f06f 0220 	mvn.w	r2, #32
 80090ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 fd52 	bl	8009b98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80090f4:	bf00      	nop
 80090f6:	3710      	adds	r7, #16
 80090f8:	46bd      	mov	sp, r7
 80090fa:	bd80      	pop	{r7, pc}

080090fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b086      	sub	sp, #24
 8009100:	af00      	add	r7, sp, #0
 8009102:	60f8      	str	r0, [r7, #12]
 8009104:	60b9      	str	r1, [r7, #8]
 8009106:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009108:	2300      	movs	r3, #0
 800910a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009112:	2b01      	cmp	r3, #1
 8009114:	d101      	bne.n	800911a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009116:	2302      	movs	r3, #2
 8009118:	e0ae      	b.n	8009278 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2201      	movs	r2, #1
 800911e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2b0c      	cmp	r3, #12
 8009126:	f200 809f 	bhi.w	8009268 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800912a:	a201      	add	r2, pc, #4	@ (adr r2, 8009130 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800912c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009130:	08009165 	.word	0x08009165
 8009134:	08009269 	.word	0x08009269
 8009138:	08009269 	.word	0x08009269
 800913c:	08009269 	.word	0x08009269
 8009140:	080091a5 	.word	0x080091a5
 8009144:	08009269 	.word	0x08009269
 8009148:	08009269 	.word	0x08009269
 800914c:	08009269 	.word	0x08009269
 8009150:	080091e7 	.word	0x080091e7
 8009154:	08009269 	.word	0x08009269
 8009158:	08009269 	.word	0x08009269
 800915c:	08009269 	.word	0x08009269
 8009160:	08009227 	.word	0x08009227
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	68b9      	ldr	r1, [r7, #8]
 800916a:	4618      	mov	r0, r3
 800916c:	f000 fa08 	bl	8009580 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	699a      	ldr	r2, [r3, #24]
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f042 0208 	orr.w	r2, r2, #8
 800917e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	699a      	ldr	r2, [r3, #24]
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f022 0204 	bic.w	r2, r2, #4
 800918e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	6999      	ldr	r1, [r3, #24]
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	691a      	ldr	r2, [r3, #16]
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	430a      	orrs	r2, r1
 80091a0:	619a      	str	r2, [r3, #24]
      break;
 80091a2:	e064      	b.n	800926e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	68b9      	ldr	r1, [r7, #8]
 80091aa:	4618      	mov	r0, r3
 80091ac:	f000 fa4e 	bl	800964c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	699a      	ldr	r2, [r3, #24]
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	699a      	ldr	r2, [r3, #24]
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	6999      	ldr	r1, [r3, #24]
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	691b      	ldr	r3, [r3, #16]
 80091da:	021a      	lsls	r2, r3, #8
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	430a      	orrs	r2, r1
 80091e2:	619a      	str	r2, [r3, #24]
      break;
 80091e4:	e043      	b.n	800926e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	68b9      	ldr	r1, [r7, #8]
 80091ec:	4618      	mov	r0, r3
 80091ee:	f000 fa99 	bl	8009724 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	69da      	ldr	r2, [r3, #28]
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f042 0208 	orr.w	r2, r2, #8
 8009200:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	69da      	ldr	r2, [r3, #28]
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f022 0204 	bic.w	r2, r2, #4
 8009210:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	69d9      	ldr	r1, [r3, #28]
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	691a      	ldr	r2, [r3, #16]
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	430a      	orrs	r2, r1
 8009222:	61da      	str	r2, [r3, #28]
      break;
 8009224:	e023      	b.n	800926e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68b9      	ldr	r1, [r7, #8]
 800922c:	4618      	mov	r0, r3
 800922e:	f000 fae3 	bl	80097f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	69da      	ldr	r2, [r3, #28]
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009240:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	69da      	ldr	r2, [r3, #28]
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009250:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	69d9      	ldr	r1, [r3, #28]
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	691b      	ldr	r3, [r3, #16]
 800925c:	021a      	lsls	r2, r3, #8
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	430a      	orrs	r2, r1
 8009264:	61da      	str	r2, [r3, #28]
      break;
 8009266:	e002      	b.n	800926e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009268:	2301      	movs	r3, #1
 800926a:	75fb      	strb	r3, [r7, #23]
      break;
 800926c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2200      	movs	r2, #0
 8009272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009276:	7dfb      	ldrb	r3, [r7, #23]
}
 8009278:	4618      	mov	r0, r3
 800927a:	3718      	adds	r7, #24
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}

08009280 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800928a:	2300      	movs	r3, #0
 800928c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009294:	2b01      	cmp	r3, #1
 8009296:	d101      	bne.n	800929c <HAL_TIM_ConfigClockSource+0x1c>
 8009298:	2302      	movs	r3, #2
 800929a:	e0b4      	b.n	8009406 <HAL_TIM_ConfigClockSource+0x186>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2201      	movs	r2, #1
 80092a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2202      	movs	r2, #2
 80092a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80092ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80092c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	68ba      	ldr	r2, [r7, #8]
 80092ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092d4:	d03e      	beq.n	8009354 <HAL_TIM_ConfigClockSource+0xd4>
 80092d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092da:	f200 8087 	bhi.w	80093ec <HAL_TIM_ConfigClockSource+0x16c>
 80092de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092e2:	f000 8086 	beq.w	80093f2 <HAL_TIM_ConfigClockSource+0x172>
 80092e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092ea:	d87f      	bhi.n	80093ec <HAL_TIM_ConfigClockSource+0x16c>
 80092ec:	2b70      	cmp	r3, #112	@ 0x70
 80092ee:	d01a      	beq.n	8009326 <HAL_TIM_ConfigClockSource+0xa6>
 80092f0:	2b70      	cmp	r3, #112	@ 0x70
 80092f2:	d87b      	bhi.n	80093ec <HAL_TIM_ConfigClockSource+0x16c>
 80092f4:	2b60      	cmp	r3, #96	@ 0x60
 80092f6:	d050      	beq.n	800939a <HAL_TIM_ConfigClockSource+0x11a>
 80092f8:	2b60      	cmp	r3, #96	@ 0x60
 80092fa:	d877      	bhi.n	80093ec <HAL_TIM_ConfigClockSource+0x16c>
 80092fc:	2b50      	cmp	r3, #80	@ 0x50
 80092fe:	d03c      	beq.n	800937a <HAL_TIM_ConfigClockSource+0xfa>
 8009300:	2b50      	cmp	r3, #80	@ 0x50
 8009302:	d873      	bhi.n	80093ec <HAL_TIM_ConfigClockSource+0x16c>
 8009304:	2b40      	cmp	r3, #64	@ 0x40
 8009306:	d058      	beq.n	80093ba <HAL_TIM_ConfigClockSource+0x13a>
 8009308:	2b40      	cmp	r3, #64	@ 0x40
 800930a:	d86f      	bhi.n	80093ec <HAL_TIM_ConfigClockSource+0x16c>
 800930c:	2b30      	cmp	r3, #48	@ 0x30
 800930e:	d064      	beq.n	80093da <HAL_TIM_ConfigClockSource+0x15a>
 8009310:	2b30      	cmp	r3, #48	@ 0x30
 8009312:	d86b      	bhi.n	80093ec <HAL_TIM_ConfigClockSource+0x16c>
 8009314:	2b20      	cmp	r3, #32
 8009316:	d060      	beq.n	80093da <HAL_TIM_ConfigClockSource+0x15a>
 8009318:	2b20      	cmp	r3, #32
 800931a:	d867      	bhi.n	80093ec <HAL_TIM_ConfigClockSource+0x16c>
 800931c:	2b00      	cmp	r3, #0
 800931e:	d05c      	beq.n	80093da <HAL_TIM_ConfigClockSource+0x15a>
 8009320:	2b10      	cmp	r3, #16
 8009322:	d05a      	beq.n	80093da <HAL_TIM_ConfigClockSource+0x15a>
 8009324:	e062      	b.n	80093ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009336:	f000 fb29 	bl	800998c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009348:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	68ba      	ldr	r2, [r7, #8]
 8009350:	609a      	str	r2, [r3, #8]
      break;
 8009352:	e04f      	b.n	80093f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009364:	f000 fb12 	bl	800998c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	689a      	ldr	r2, [r3, #8]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009376:	609a      	str	r2, [r3, #8]
      break;
 8009378:	e03c      	b.n	80093f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009386:	461a      	mov	r2, r3
 8009388:	f000 fa86 	bl	8009898 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	2150      	movs	r1, #80	@ 0x50
 8009392:	4618      	mov	r0, r3
 8009394:	f000 fadf 	bl	8009956 <TIM_ITRx_SetConfig>
      break;
 8009398:	e02c      	b.n	80093f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80093a6:	461a      	mov	r2, r3
 80093a8:	f000 faa5 	bl	80098f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	2160      	movs	r1, #96	@ 0x60
 80093b2:	4618      	mov	r0, r3
 80093b4:	f000 facf 	bl	8009956 <TIM_ITRx_SetConfig>
      break;
 80093b8:	e01c      	b.n	80093f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80093c6:	461a      	mov	r2, r3
 80093c8:	f000 fa66 	bl	8009898 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2140      	movs	r1, #64	@ 0x40
 80093d2:	4618      	mov	r0, r3
 80093d4:	f000 fabf 	bl	8009956 <TIM_ITRx_SetConfig>
      break;
 80093d8:	e00c      	b.n	80093f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681a      	ldr	r2, [r3, #0]
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4619      	mov	r1, r3
 80093e4:	4610      	mov	r0, r2
 80093e6:	f000 fab6 	bl	8009956 <TIM_ITRx_SetConfig>
      break;
 80093ea:	e003      	b.n	80093f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80093ec:	2301      	movs	r3, #1
 80093ee:	73fb      	strb	r3, [r7, #15]
      break;
 80093f0:	e000      	b.n	80093f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80093f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2201      	movs	r2, #1
 80093f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2200      	movs	r2, #0
 8009400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009404:	7bfb      	ldrb	r3, [r7, #15]
}
 8009406:	4618      	mov	r0, r3
 8009408:	3710      	adds	r7, #16
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}

0800940e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800940e:	b480      	push	{r7}
 8009410:	b083      	sub	sp, #12
 8009412:	af00      	add	r7, sp, #0
 8009414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009416:	bf00      	nop
 8009418:	370c      	adds	r7, #12
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr

08009422 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009422:	b480      	push	{r7}
 8009424:	b083      	sub	sp, #12
 8009426:	af00      	add	r7, sp, #0
 8009428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800942a:	bf00      	nop
 800942c:	370c      	adds	r7, #12
 800942e:	46bd      	mov	sp, r7
 8009430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009434:	4770      	bx	lr

08009436 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009436:	b480      	push	{r7}
 8009438:	b083      	sub	sp, #12
 800943a:	af00      	add	r7, sp, #0
 800943c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800943e:	bf00      	nop
 8009440:	370c      	adds	r7, #12
 8009442:	46bd      	mov	sp, r7
 8009444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009448:	4770      	bx	lr

0800944a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800944a:	b480      	push	{r7}
 800944c:	b083      	sub	sp, #12
 800944e:	af00      	add	r7, sp, #0
 8009450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009452:	bf00      	nop
 8009454:	370c      	adds	r7, #12
 8009456:	46bd      	mov	sp, r7
 8009458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945c:	4770      	bx	lr

0800945e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800945e:	b480      	push	{r7}
 8009460:	b083      	sub	sp, #12
 8009462:	af00      	add	r7, sp, #0
 8009464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009466:	bf00      	nop
 8009468:	370c      	adds	r7, #12
 800946a:	46bd      	mov	sp, r7
 800946c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009470:	4770      	bx	lr
	...

08009474 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009474:	b480      	push	{r7}
 8009476:	b085      	sub	sp, #20
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	4a37      	ldr	r2, [pc, #220]	@ (8009564 <TIM_Base_SetConfig+0xf0>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d00f      	beq.n	80094ac <TIM_Base_SetConfig+0x38>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009492:	d00b      	beq.n	80094ac <TIM_Base_SetConfig+0x38>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4a34      	ldr	r2, [pc, #208]	@ (8009568 <TIM_Base_SetConfig+0xf4>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d007      	beq.n	80094ac <TIM_Base_SetConfig+0x38>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a33      	ldr	r2, [pc, #204]	@ (800956c <TIM_Base_SetConfig+0xf8>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d003      	beq.n	80094ac <TIM_Base_SetConfig+0x38>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a32      	ldr	r2, [pc, #200]	@ (8009570 <TIM_Base_SetConfig+0xfc>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d108      	bne.n	80094be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	685b      	ldr	r3, [r3, #4]
 80094b8:	68fa      	ldr	r2, [r7, #12]
 80094ba:	4313      	orrs	r3, r2
 80094bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	4a28      	ldr	r2, [pc, #160]	@ (8009564 <TIM_Base_SetConfig+0xf0>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d01b      	beq.n	80094fe <TIM_Base_SetConfig+0x8a>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094cc:	d017      	beq.n	80094fe <TIM_Base_SetConfig+0x8a>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	4a25      	ldr	r2, [pc, #148]	@ (8009568 <TIM_Base_SetConfig+0xf4>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d013      	beq.n	80094fe <TIM_Base_SetConfig+0x8a>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	4a24      	ldr	r2, [pc, #144]	@ (800956c <TIM_Base_SetConfig+0xf8>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d00f      	beq.n	80094fe <TIM_Base_SetConfig+0x8a>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	4a23      	ldr	r2, [pc, #140]	@ (8009570 <TIM_Base_SetConfig+0xfc>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d00b      	beq.n	80094fe <TIM_Base_SetConfig+0x8a>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	4a22      	ldr	r2, [pc, #136]	@ (8009574 <TIM_Base_SetConfig+0x100>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d007      	beq.n	80094fe <TIM_Base_SetConfig+0x8a>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	4a21      	ldr	r2, [pc, #132]	@ (8009578 <TIM_Base_SetConfig+0x104>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d003      	beq.n	80094fe <TIM_Base_SetConfig+0x8a>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	4a20      	ldr	r2, [pc, #128]	@ (800957c <TIM_Base_SetConfig+0x108>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d108      	bne.n	8009510 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009504:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	68db      	ldr	r3, [r3, #12]
 800950a:	68fa      	ldr	r2, [r7, #12]
 800950c:	4313      	orrs	r3, r2
 800950e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	695b      	ldr	r3, [r3, #20]
 800951a:	4313      	orrs	r3, r2
 800951c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	689a      	ldr	r2, [r3, #8]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	681a      	ldr	r2, [r3, #0]
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	4a0c      	ldr	r2, [pc, #48]	@ (8009564 <TIM_Base_SetConfig+0xf0>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d103      	bne.n	800953e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	691a      	ldr	r2, [r3, #16]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f043 0204 	orr.w	r2, r3, #4
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2201      	movs	r2, #1
 800954e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	68fa      	ldr	r2, [r7, #12]
 8009554:	601a      	str	r2, [r3, #0]
}
 8009556:	bf00      	nop
 8009558:	3714      	adds	r7, #20
 800955a:	46bd      	mov	sp, r7
 800955c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009560:	4770      	bx	lr
 8009562:	bf00      	nop
 8009564:	40010000 	.word	0x40010000
 8009568:	40000400 	.word	0x40000400
 800956c:	40000800 	.word	0x40000800
 8009570:	40000c00 	.word	0x40000c00
 8009574:	40014000 	.word	0x40014000
 8009578:	40014400 	.word	0x40014400
 800957c:	40014800 	.word	0x40014800

08009580 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009580:	b480      	push	{r7}
 8009582:	b087      	sub	sp, #28
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
 8009588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6a1b      	ldr	r3, [r3, #32]
 800958e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6a1b      	ldr	r3, [r3, #32]
 8009594:	f023 0201 	bic.w	r2, r3, #1
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	685b      	ldr	r3, [r3, #4]
 80095a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	699b      	ldr	r3, [r3, #24]
 80095a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	f023 0303 	bic.w	r3, r3, #3
 80095b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	68fa      	ldr	r2, [r7, #12]
 80095be:	4313      	orrs	r3, r2
 80095c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	f023 0302 	bic.w	r3, r3, #2
 80095c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	697a      	ldr	r2, [r7, #20]
 80095d0:	4313      	orrs	r3, r2
 80095d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	4a1c      	ldr	r2, [pc, #112]	@ (8009648 <TIM_OC1_SetConfig+0xc8>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d10c      	bne.n	80095f6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	f023 0308 	bic.w	r3, r3, #8
 80095e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	68db      	ldr	r3, [r3, #12]
 80095e8:	697a      	ldr	r2, [r7, #20]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80095ee:	697b      	ldr	r3, [r7, #20]
 80095f0:	f023 0304 	bic.w	r3, r3, #4
 80095f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	4a13      	ldr	r2, [pc, #76]	@ (8009648 <TIM_OC1_SetConfig+0xc8>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d111      	bne.n	8009622 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009604:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009606:	693b      	ldr	r3, [r7, #16]
 8009608:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800960c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	695b      	ldr	r3, [r3, #20]
 8009612:	693a      	ldr	r2, [r7, #16]
 8009614:	4313      	orrs	r3, r2
 8009616:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	699b      	ldr	r3, [r3, #24]
 800961c:	693a      	ldr	r2, [r7, #16]
 800961e:	4313      	orrs	r3, r2
 8009620:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	693a      	ldr	r2, [r7, #16]
 8009626:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	68fa      	ldr	r2, [r7, #12]
 800962c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	685a      	ldr	r2, [r3, #4]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	697a      	ldr	r2, [r7, #20]
 800963a:	621a      	str	r2, [r3, #32]
}
 800963c:	bf00      	nop
 800963e:	371c      	adds	r7, #28
 8009640:	46bd      	mov	sp, r7
 8009642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009646:	4770      	bx	lr
 8009648:	40010000 	.word	0x40010000

0800964c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800964c:	b480      	push	{r7}
 800964e:	b087      	sub	sp, #28
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6a1b      	ldr	r3, [r3, #32]
 800965a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6a1b      	ldr	r3, [r3, #32]
 8009660:	f023 0210 	bic.w	r2, r3, #16
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	685b      	ldr	r3, [r3, #4]
 800966c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	699b      	ldr	r3, [r3, #24]
 8009672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800967a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009682:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	021b      	lsls	r3, r3, #8
 800968a:	68fa      	ldr	r2, [r7, #12]
 800968c:	4313      	orrs	r3, r2
 800968e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	f023 0320 	bic.w	r3, r3, #32
 8009696:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	011b      	lsls	r3, r3, #4
 800969e:	697a      	ldr	r2, [r7, #20]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	4a1e      	ldr	r2, [pc, #120]	@ (8009720 <TIM_OC2_SetConfig+0xd4>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d10d      	bne.n	80096c8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	011b      	lsls	r3, r3, #4
 80096ba:	697a      	ldr	r2, [r7, #20]
 80096bc:	4313      	orrs	r3, r2
 80096be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	4a15      	ldr	r2, [pc, #84]	@ (8009720 <TIM_OC2_SetConfig+0xd4>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d113      	bne.n	80096f8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80096d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80096de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	695b      	ldr	r3, [r3, #20]
 80096e4:	009b      	lsls	r3, r3, #2
 80096e6:	693a      	ldr	r2, [r7, #16]
 80096e8:	4313      	orrs	r3, r2
 80096ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	699b      	ldr	r3, [r3, #24]
 80096f0:	009b      	lsls	r3, r3, #2
 80096f2:	693a      	ldr	r2, [r7, #16]
 80096f4:	4313      	orrs	r3, r2
 80096f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	693a      	ldr	r2, [r7, #16]
 80096fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	68fa      	ldr	r2, [r7, #12]
 8009702:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	685a      	ldr	r2, [r3, #4]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	697a      	ldr	r2, [r7, #20]
 8009710:	621a      	str	r2, [r3, #32]
}
 8009712:	bf00      	nop
 8009714:	371c      	adds	r7, #28
 8009716:	46bd      	mov	sp, r7
 8009718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971c:	4770      	bx	lr
 800971e:	bf00      	nop
 8009720:	40010000 	.word	0x40010000

08009724 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009724:	b480      	push	{r7}
 8009726:	b087      	sub	sp, #28
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
 800972c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6a1b      	ldr	r3, [r3, #32]
 8009732:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6a1b      	ldr	r3, [r3, #32]
 8009738:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	69db      	ldr	r3, [r3, #28]
 800974a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009752:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	f023 0303 	bic.w	r3, r3, #3
 800975a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	68fa      	ldr	r2, [r7, #12]
 8009762:	4313      	orrs	r3, r2
 8009764:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800976c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	689b      	ldr	r3, [r3, #8]
 8009772:	021b      	lsls	r3, r3, #8
 8009774:	697a      	ldr	r2, [r7, #20]
 8009776:	4313      	orrs	r3, r2
 8009778:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	4a1d      	ldr	r2, [pc, #116]	@ (80097f4 <TIM_OC3_SetConfig+0xd0>)
 800977e:	4293      	cmp	r3, r2
 8009780:	d10d      	bne.n	800979e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009788:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	68db      	ldr	r3, [r3, #12]
 800978e:	021b      	lsls	r3, r3, #8
 8009790:	697a      	ldr	r2, [r7, #20]
 8009792:	4313      	orrs	r3, r2
 8009794:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800979c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4a14      	ldr	r2, [pc, #80]	@ (80097f4 <TIM_OC3_SetConfig+0xd0>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d113      	bne.n	80097ce <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80097b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	695b      	ldr	r3, [r3, #20]
 80097ba:	011b      	lsls	r3, r3, #4
 80097bc:	693a      	ldr	r2, [r7, #16]
 80097be:	4313      	orrs	r3, r2
 80097c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	699b      	ldr	r3, [r3, #24]
 80097c6:	011b      	lsls	r3, r3, #4
 80097c8:	693a      	ldr	r2, [r7, #16]
 80097ca:	4313      	orrs	r3, r2
 80097cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	693a      	ldr	r2, [r7, #16]
 80097d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	68fa      	ldr	r2, [r7, #12]
 80097d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	685a      	ldr	r2, [r3, #4]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	697a      	ldr	r2, [r7, #20]
 80097e6:	621a      	str	r2, [r3, #32]
}
 80097e8:	bf00      	nop
 80097ea:	371c      	adds	r7, #28
 80097ec:	46bd      	mov	sp, r7
 80097ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f2:	4770      	bx	lr
 80097f4:	40010000 	.word	0x40010000

080097f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097f8:	b480      	push	{r7}
 80097fa:	b087      	sub	sp, #28
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6a1b      	ldr	r3, [r3, #32]
 8009806:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6a1b      	ldr	r3, [r3, #32]
 800980c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	685b      	ldr	r3, [r3, #4]
 8009818:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	69db      	ldr	r3, [r3, #28]
 800981e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009826:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800982e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	021b      	lsls	r3, r3, #8
 8009836:	68fa      	ldr	r2, [r7, #12]
 8009838:	4313      	orrs	r3, r2
 800983a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009842:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	031b      	lsls	r3, r3, #12
 800984a:	693a      	ldr	r2, [r7, #16]
 800984c:	4313      	orrs	r3, r2
 800984e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	4a10      	ldr	r2, [pc, #64]	@ (8009894 <TIM_OC4_SetConfig+0x9c>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d109      	bne.n	800986c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800985e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	695b      	ldr	r3, [r3, #20]
 8009864:	019b      	lsls	r3, r3, #6
 8009866:	697a      	ldr	r2, [r7, #20]
 8009868:	4313      	orrs	r3, r2
 800986a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	697a      	ldr	r2, [r7, #20]
 8009870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	68fa      	ldr	r2, [r7, #12]
 8009876:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	685a      	ldr	r2, [r3, #4]
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	693a      	ldr	r2, [r7, #16]
 8009884:	621a      	str	r2, [r3, #32]
}
 8009886:	bf00      	nop
 8009888:	371c      	adds	r7, #28
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr
 8009892:	bf00      	nop
 8009894:	40010000 	.word	0x40010000

08009898 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009898:	b480      	push	{r7}
 800989a:	b087      	sub	sp, #28
 800989c:	af00      	add	r7, sp, #0
 800989e:	60f8      	str	r0, [r7, #12]
 80098a0:	60b9      	str	r1, [r7, #8]
 80098a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	6a1b      	ldr	r3, [r3, #32]
 80098a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	6a1b      	ldr	r3, [r3, #32]
 80098ae:	f023 0201 	bic.w	r2, r3, #1
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	699b      	ldr	r3, [r3, #24]
 80098ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80098c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	011b      	lsls	r3, r3, #4
 80098c8:	693a      	ldr	r2, [r7, #16]
 80098ca:	4313      	orrs	r3, r2
 80098cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	f023 030a 	bic.w	r3, r3, #10
 80098d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80098d6:	697a      	ldr	r2, [r7, #20]
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	4313      	orrs	r3, r2
 80098dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	693a      	ldr	r2, [r7, #16]
 80098e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	697a      	ldr	r2, [r7, #20]
 80098e8:	621a      	str	r2, [r3, #32]
}
 80098ea:	bf00      	nop
 80098ec:	371c      	adds	r7, #28
 80098ee:	46bd      	mov	sp, r7
 80098f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f4:	4770      	bx	lr

080098f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80098f6:	b480      	push	{r7}
 80098f8:	b087      	sub	sp, #28
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	60f8      	str	r0, [r7, #12]
 80098fe:	60b9      	str	r1, [r7, #8]
 8009900:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	6a1b      	ldr	r3, [r3, #32]
 8009906:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6a1b      	ldr	r3, [r3, #32]
 800990c:	f023 0210 	bic.w	r2, r3, #16
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	699b      	ldr	r3, [r3, #24]
 8009918:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009920:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	031b      	lsls	r3, r3, #12
 8009926:	693a      	ldr	r2, [r7, #16]
 8009928:	4313      	orrs	r3, r2
 800992a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009932:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	011b      	lsls	r3, r3, #4
 8009938:	697a      	ldr	r2, [r7, #20]
 800993a:	4313      	orrs	r3, r2
 800993c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	693a      	ldr	r2, [r7, #16]
 8009942:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	697a      	ldr	r2, [r7, #20]
 8009948:	621a      	str	r2, [r3, #32]
}
 800994a:	bf00      	nop
 800994c:	371c      	adds	r7, #28
 800994e:	46bd      	mov	sp, r7
 8009950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009954:	4770      	bx	lr

08009956 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009956:	b480      	push	{r7}
 8009958:	b085      	sub	sp, #20
 800995a:	af00      	add	r7, sp, #0
 800995c:	6078      	str	r0, [r7, #4]
 800995e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800996c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800996e:	683a      	ldr	r2, [r7, #0]
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	4313      	orrs	r3, r2
 8009974:	f043 0307 	orr.w	r3, r3, #7
 8009978:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	68fa      	ldr	r2, [r7, #12]
 800997e:	609a      	str	r2, [r3, #8]
}
 8009980:	bf00      	nop
 8009982:	3714      	adds	r7, #20
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr

0800998c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800998c:	b480      	push	{r7}
 800998e:	b087      	sub	sp, #28
 8009990:	af00      	add	r7, sp, #0
 8009992:	60f8      	str	r0, [r7, #12]
 8009994:	60b9      	str	r1, [r7, #8]
 8009996:	607a      	str	r2, [r7, #4]
 8009998:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80099a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	021a      	lsls	r2, r3, #8
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	431a      	orrs	r2, r3
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	697a      	ldr	r2, [r7, #20]
 80099b6:	4313      	orrs	r3, r2
 80099b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	697a      	ldr	r2, [r7, #20]
 80099be:	609a      	str	r2, [r3, #8]
}
 80099c0:	bf00      	nop
 80099c2:	371c      	adds	r7, #28
 80099c4:	46bd      	mov	sp, r7
 80099c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ca:	4770      	bx	lr

080099cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80099cc:	b480      	push	{r7}
 80099ce:	b087      	sub	sp, #28
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	60f8      	str	r0, [r7, #12]
 80099d4:	60b9      	str	r1, [r7, #8]
 80099d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	f003 031f 	and.w	r3, r3, #31
 80099de:	2201      	movs	r2, #1
 80099e0:	fa02 f303 	lsl.w	r3, r2, r3
 80099e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	6a1a      	ldr	r2, [r3, #32]
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	43db      	mvns	r3, r3
 80099ee:	401a      	ands	r2, r3
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	6a1a      	ldr	r2, [r3, #32]
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	f003 031f 	and.w	r3, r3, #31
 80099fe:	6879      	ldr	r1, [r7, #4]
 8009a00:	fa01 f303 	lsl.w	r3, r1, r3
 8009a04:	431a      	orrs	r2, r3
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	621a      	str	r2, [r3, #32]
}
 8009a0a:	bf00      	nop
 8009a0c:	371c      	adds	r7, #28
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr
	...

08009a18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b085      	sub	sp, #20
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
 8009a20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a28:	2b01      	cmp	r3, #1
 8009a2a:	d101      	bne.n	8009a30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009a2c:	2302      	movs	r3, #2
 8009a2e:	e050      	b.n	8009ad2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2201      	movs	r2, #1
 8009a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2202      	movs	r2, #2
 8009a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	685b      	ldr	r3, [r3, #4]
 8009a46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	68fa      	ldr	r2, [r7, #12]
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	68fa      	ldr	r2, [r7, #12]
 8009a68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4a1c      	ldr	r2, [pc, #112]	@ (8009ae0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009a70:	4293      	cmp	r3, r2
 8009a72:	d018      	beq.n	8009aa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a7c:	d013      	beq.n	8009aa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	4a18      	ldr	r2, [pc, #96]	@ (8009ae4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d00e      	beq.n	8009aa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	4a16      	ldr	r2, [pc, #88]	@ (8009ae8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	d009      	beq.n	8009aa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4a15      	ldr	r2, [pc, #84]	@ (8009aec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d004      	beq.n	8009aa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4a13      	ldr	r2, [pc, #76]	@ (8009af0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d10c      	bne.n	8009ac0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009aac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	68ba      	ldr	r2, [r7, #8]
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	68ba      	ldr	r2, [r7, #8]
 8009abe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009ad0:	2300      	movs	r3, #0
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3714      	adds	r7, #20
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009adc:	4770      	bx	lr
 8009ade:	bf00      	nop
 8009ae0:	40010000 	.word	0x40010000
 8009ae4:	40000400 	.word	0x40000400
 8009ae8:	40000800 	.word	0x40000800
 8009aec:	40000c00 	.word	0x40000c00
 8009af0:	40014000 	.word	0x40014000

08009af4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b085      	sub	sp, #20
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009afe:	2300      	movs	r3, #0
 8009b00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	d101      	bne.n	8009b10 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009b0c:	2302      	movs	r3, #2
 8009b0e:	e03d      	b.n	8009b8c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2201      	movs	r2, #1
 8009b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	68db      	ldr	r3, [r3, #12]
 8009b22:	4313      	orrs	r3, r2
 8009b24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	689b      	ldr	r3, [r3, #8]
 8009b30:	4313      	orrs	r3, r2
 8009b32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	685b      	ldr	r3, [r3, #4]
 8009b3e:	4313      	orrs	r3, r2
 8009b40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	691b      	ldr	r3, [r3, #16]
 8009b5a:	4313      	orrs	r3, r2
 8009b5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	695b      	ldr	r3, [r3, #20]
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	69db      	ldr	r3, [r3, #28]
 8009b76:	4313      	orrs	r3, r2
 8009b78:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	68fa      	ldr	r2, [r7, #12]
 8009b80:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2200      	movs	r2, #0
 8009b86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009b8a:	2300      	movs	r3, #0
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3714      	adds	r7, #20
 8009b90:	46bd      	mov	sp, r7
 8009b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b96:	4770      	bx	lr

08009b98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b083      	sub	sp, #12
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009ba0:	bf00      	nop
 8009ba2:	370c      	adds	r7, #12
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009baa:	4770      	bx	lr

08009bac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b083      	sub	sp, #12
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009bb4:	bf00      	nop
 8009bb6:	370c      	adds	r7, #12
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbe:	4770      	bx	lr

08009bc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b082      	sub	sp, #8
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d101      	bne.n	8009bd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009bce:	2301      	movs	r3, #1
 8009bd0:	e042      	b.n	8009c58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bd8:	b2db      	uxtb	r3, r3
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d106      	bne.n	8009bec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2200      	movs	r2, #0
 8009be2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f7fb f914 	bl	8004e14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2224      	movs	r2, #36	@ 0x24
 8009bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	68da      	ldr	r2, [r3, #12]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009c02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f000 fd7f 	bl	800a708 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	691a      	ldr	r2, [r3, #16]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009c18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	695a      	ldr	r2, [r3, #20]
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009c28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	68da      	ldr	r2, [r3, #12]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009c38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2220      	movs	r2, #32
 8009c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2220      	movs	r2, #32
 8009c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2200      	movs	r2, #0
 8009c54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009c56:	2300      	movs	r3, #0
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	3708      	adds	r7, #8
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}

08009c60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b08a      	sub	sp, #40	@ 0x28
 8009c64:	af02      	add	r7, sp, #8
 8009c66:	60f8      	str	r0, [r7, #12]
 8009c68:	60b9      	str	r1, [r7, #8]
 8009c6a:	603b      	str	r3, [r7, #0]
 8009c6c:	4613      	mov	r3, r2
 8009c6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009c70:	2300      	movs	r3, #0
 8009c72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	2b20      	cmp	r3, #32
 8009c7e:	d175      	bne.n	8009d6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d002      	beq.n	8009c8c <HAL_UART_Transmit+0x2c>
 8009c86:	88fb      	ldrh	r3, [r7, #6]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d101      	bne.n	8009c90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	e06e      	b.n	8009d6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	2200      	movs	r2, #0
 8009c94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2221      	movs	r2, #33	@ 0x21
 8009c9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009c9e:	f7fc fc8d 	bl	80065bc <HAL_GetTick>
 8009ca2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	88fa      	ldrh	r2, [r7, #6]
 8009ca8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	88fa      	ldrh	r2, [r7, #6]
 8009cae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009cb8:	d108      	bne.n	8009ccc <HAL_UART_Transmit+0x6c>
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	691b      	ldr	r3, [r3, #16]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d104      	bne.n	8009ccc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	61bb      	str	r3, [r7, #24]
 8009cca:	e003      	b.n	8009cd4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009cd4:	e02e      	b.n	8009d34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	9300      	str	r3, [sp, #0]
 8009cda:	697b      	ldr	r3, [r7, #20]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	2180      	movs	r1, #128	@ 0x80
 8009ce0:	68f8      	ldr	r0, [r7, #12]
 8009ce2:	f000 fb1d 	bl	800a320 <UART_WaitOnFlagUntilTimeout>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d005      	beq.n	8009cf8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	2220      	movs	r2, #32
 8009cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009cf4:	2303      	movs	r3, #3
 8009cf6:	e03a      	b.n	8009d6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009cf8:	69fb      	ldr	r3, [r7, #28]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d10b      	bne.n	8009d16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009cfe:	69bb      	ldr	r3, [r7, #24]
 8009d00:	881b      	ldrh	r3, [r3, #0]
 8009d02:	461a      	mov	r2, r3
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009d0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009d0e:	69bb      	ldr	r3, [r7, #24]
 8009d10:	3302      	adds	r3, #2
 8009d12:	61bb      	str	r3, [r7, #24]
 8009d14:	e007      	b.n	8009d26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009d16:	69fb      	ldr	r3, [r7, #28]
 8009d18:	781a      	ldrb	r2, [r3, #0]
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009d20:	69fb      	ldr	r3, [r7, #28]
 8009d22:	3301      	adds	r3, #1
 8009d24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009d2a:	b29b      	uxth	r3, r3
 8009d2c:	3b01      	subs	r3, #1
 8009d2e:	b29a      	uxth	r2, r3
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009d38:	b29b      	uxth	r3, r3
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d1cb      	bne.n	8009cd6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	9300      	str	r3, [sp, #0]
 8009d42:	697b      	ldr	r3, [r7, #20]
 8009d44:	2200      	movs	r2, #0
 8009d46:	2140      	movs	r1, #64	@ 0x40
 8009d48:	68f8      	ldr	r0, [r7, #12]
 8009d4a:	f000 fae9 	bl	800a320 <UART_WaitOnFlagUntilTimeout>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d005      	beq.n	8009d60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	2220      	movs	r2, #32
 8009d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009d5c:	2303      	movs	r3, #3
 8009d5e:	e006      	b.n	8009d6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2220      	movs	r2, #32
 8009d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	e000      	b.n	8009d6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009d6c:	2302      	movs	r3, #2
  }
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3720      	adds	r7, #32
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}
	...

08009d78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b0ba      	sub	sp, #232	@ 0xe8
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	68db      	ldr	r3, [r3, #12]
 8009d90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	695b      	ldr	r3, [r3, #20]
 8009d9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009da4:	2300      	movs	r3, #0
 8009da6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009dae:	f003 030f 	and.w	r3, r3, #15
 8009db2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009db6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d10f      	bne.n	8009dde <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009dc2:	f003 0320 	and.w	r3, r3, #32
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d009      	beq.n	8009dde <HAL_UART_IRQHandler+0x66>
 8009dca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009dce:	f003 0320 	and.w	r3, r3, #32
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d003      	beq.n	8009dde <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f000 fbd7 	bl	800a58a <UART_Receive_IT>
      return;
 8009ddc:	e273      	b.n	800a2c6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009dde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	f000 80de 	beq.w	8009fa4 <HAL_UART_IRQHandler+0x22c>
 8009de8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009dec:	f003 0301 	and.w	r3, r3, #1
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d106      	bne.n	8009e02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009df4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009df8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	f000 80d1 	beq.w	8009fa4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e06:	f003 0301 	and.w	r3, r3, #1
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d00b      	beq.n	8009e26 <HAL_UART_IRQHandler+0xae>
 8009e0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d005      	beq.n	8009e26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e1e:	f043 0201 	orr.w	r2, r3, #1
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e2a:	f003 0304 	and.w	r3, r3, #4
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d00b      	beq.n	8009e4a <HAL_UART_IRQHandler+0xd2>
 8009e32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e36:	f003 0301 	and.w	r3, r3, #1
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d005      	beq.n	8009e4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e42:	f043 0202 	orr.w	r2, r3, #2
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e4e:	f003 0302 	and.w	r3, r3, #2
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d00b      	beq.n	8009e6e <HAL_UART_IRQHandler+0xf6>
 8009e56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e5a:	f003 0301 	and.w	r3, r3, #1
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d005      	beq.n	8009e6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e66:	f043 0204 	orr.w	r2, r3, #4
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009e6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e72:	f003 0308 	and.w	r3, r3, #8
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d011      	beq.n	8009e9e <HAL_UART_IRQHandler+0x126>
 8009e7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e7e:	f003 0320 	and.w	r3, r3, #32
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d105      	bne.n	8009e92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009e86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e8a:	f003 0301 	and.w	r3, r3, #1
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d005      	beq.n	8009e9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e96:	f043 0208 	orr.w	r2, r3, #8
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	f000 820a 	beq.w	800a2bc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009ea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009eac:	f003 0320 	and.w	r3, r3, #32
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d008      	beq.n	8009ec6 <HAL_UART_IRQHandler+0x14e>
 8009eb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009eb8:	f003 0320 	and.w	r3, r3, #32
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d002      	beq.n	8009ec6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f000 fb62 	bl	800a58a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	695b      	ldr	r3, [r3, #20]
 8009ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ed0:	2b40      	cmp	r3, #64	@ 0x40
 8009ed2:	bf0c      	ite	eq
 8009ed4:	2301      	moveq	r3, #1
 8009ed6:	2300      	movne	r3, #0
 8009ed8:	b2db      	uxtb	r3, r3
 8009eda:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ee2:	f003 0308 	and.w	r3, r3, #8
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d103      	bne.n	8009ef2 <HAL_UART_IRQHandler+0x17a>
 8009eea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d04f      	beq.n	8009f92 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 fa6d 	bl	800a3d2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	695b      	ldr	r3, [r3, #20]
 8009efe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f02:	2b40      	cmp	r3, #64	@ 0x40
 8009f04:	d141      	bne.n	8009f8a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	3314      	adds	r3, #20
 8009f0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009f14:	e853 3f00 	ldrex	r3, [r3]
 8009f18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009f1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009f20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	3314      	adds	r3, #20
 8009f2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009f32:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009f36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009f3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009f42:	e841 2300 	strex	r3, r2, [r1]
 8009f46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009f4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d1d9      	bne.n	8009f06 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d013      	beq.n	8009f82 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f5e:	4a8a      	ldr	r2, [pc, #552]	@ (800a188 <HAL_UART_IRQHandler+0x410>)
 8009f60:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7fd f8cb 	bl	8007102 <HAL_DMA_Abort_IT>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d016      	beq.n	8009fa0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f78:	687a      	ldr	r2, [r7, #4]
 8009f7a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009f7c:	4610      	mov	r0, r2
 8009f7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f80:	e00e      	b.n	8009fa0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 f9b6 	bl	800a2f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f88:	e00a      	b.n	8009fa0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f000 f9b2 	bl	800a2f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f90:	e006      	b.n	8009fa0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 f9ae 	bl	800a2f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009f9e:	e18d      	b.n	800a2bc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009fa0:	bf00      	nop
    return;
 8009fa2:	e18b      	b.n	800a2bc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fa8:	2b01      	cmp	r3, #1
 8009faa:	f040 8167 	bne.w	800a27c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009fae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fb2:	f003 0310 	and.w	r3, r3, #16
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	f000 8160 	beq.w	800a27c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fc0:	f003 0310 	and.w	r3, r3, #16
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	f000 8159 	beq.w	800a27c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009fca:	2300      	movs	r3, #0
 8009fcc:	60bb      	str	r3, [r7, #8]
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	60bb      	str	r3, [r7, #8]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	60bb      	str	r3, [r7, #8]
 8009fde:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	695b      	ldr	r3, [r3, #20]
 8009fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fea:	2b40      	cmp	r3, #64	@ 0x40
 8009fec:	f040 80ce 	bne.w	800a18c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	685b      	ldr	r3, [r3, #4]
 8009ff8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009ffc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a000:	2b00      	cmp	r3, #0
 800a002:	f000 80a9 	beq.w	800a158 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a00a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a00e:	429a      	cmp	r2, r3
 800a010:	f080 80a2 	bcs.w	800a158 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a01a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a020:	69db      	ldr	r3, [r3, #28]
 800a022:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a026:	f000 8088 	beq.w	800a13a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	330c      	adds	r3, #12
 800a030:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a034:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a038:	e853 3f00 	ldrex	r3, [r3]
 800a03c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a040:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a044:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a048:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	330c      	adds	r3, #12
 800a052:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a056:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a05a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a05e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a062:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a066:	e841 2300 	strex	r3, r2, [r1]
 800a06a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a06e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a072:	2b00      	cmp	r3, #0
 800a074:	d1d9      	bne.n	800a02a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	3314      	adds	r3, #20
 800a07c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a07e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a080:	e853 3f00 	ldrex	r3, [r3]
 800a084:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a086:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a088:	f023 0301 	bic.w	r3, r3, #1
 800a08c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	3314      	adds	r3, #20
 800a096:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a09a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a09e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a0a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a0a6:	e841 2300 	strex	r3, r2, [r1]
 800a0aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a0ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d1e1      	bne.n	800a076 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	3314      	adds	r3, #20
 800a0b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0bc:	e853 3f00 	ldrex	r3, [r3]
 800a0c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a0c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a0c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	3314      	adds	r3, #20
 800a0d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a0d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a0d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a0dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a0de:	e841 2300 	strex	r3, r2, [r1]
 800a0e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a0e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d1e3      	bne.n	800a0b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2220      	movs	r2, #32
 800a0ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	330c      	adds	r3, #12
 800a0fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a102:	e853 3f00 	ldrex	r3, [r3]
 800a106:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a108:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a10a:	f023 0310 	bic.w	r3, r3, #16
 800a10e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	330c      	adds	r3, #12
 800a118:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a11c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a11e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a120:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a122:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a124:	e841 2300 	strex	r3, r2, [r1]
 800a128:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a12a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d1e3      	bne.n	800a0f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a134:	4618      	mov	r0, r3
 800a136:	f7fc ff74 	bl	8007022 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2202      	movs	r2, #2
 800a13e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a148:	b29b      	uxth	r3, r3
 800a14a:	1ad3      	subs	r3, r2, r3
 800a14c:	b29b      	uxth	r3, r3
 800a14e:	4619      	mov	r1, r3
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f000 f8d9 	bl	800a308 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a156:	e0b3      	b.n	800a2c0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a15c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a160:	429a      	cmp	r2, r3
 800a162:	f040 80ad 	bne.w	800a2c0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a16a:	69db      	ldr	r3, [r3, #28]
 800a16c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a170:	f040 80a6 	bne.w	800a2c0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2202      	movs	r2, #2
 800a178:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a17e:	4619      	mov	r1, r3
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f000 f8c1 	bl	800a308 <HAL_UARTEx_RxEventCallback>
      return;
 800a186:	e09b      	b.n	800a2c0 <HAL_UART_IRQHandler+0x548>
 800a188:	0800a499 	.word	0x0800a499
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a194:	b29b      	uxth	r3, r3
 800a196:	1ad3      	subs	r3, r2, r3
 800a198:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a1a0:	b29b      	uxth	r3, r3
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	f000 808e 	beq.w	800a2c4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800a1a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	f000 8089 	beq.w	800a2c4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	330c      	adds	r3, #12
 800a1b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1bc:	e853 3f00 	ldrex	r3, [r3]
 800a1c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a1c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	330c      	adds	r3, #12
 800a1d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a1d6:	647a      	str	r2, [r7, #68]	@ 0x44
 800a1d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1de:	e841 2300 	strex	r3, r2, [r1]
 800a1e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d1e3      	bne.n	800a1b2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	3314      	adds	r3, #20
 800a1f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f4:	e853 3f00 	ldrex	r3, [r3]
 800a1f8:	623b      	str	r3, [r7, #32]
   return(result);
 800a1fa:	6a3b      	ldr	r3, [r7, #32]
 800a1fc:	f023 0301 	bic.w	r3, r3, #1
 800a200:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	3314      	adds	r3, #20
 800a20a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a20e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a210:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a212:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a214:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a216:	e841 2300 	strex	r3, r2, [r1]
 800a21a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a21c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d1e3      	bne.n	800a1ea <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2220      	movs	r2, #32
 800a226:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2200      	movs	r2, #0
 800a22e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	330c      	adds	r3, #12
 800a236:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a238:	693b      	ldr	r3, [r7, #16]
 800a23a:	e853 3f00 	ldrex	r3, [r3]
 800a23e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	f023 0310 	bic.w	r3, r3, #16
 800a246:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	330c      	adds	r3, #12
 800a250:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a254:	61fa      	str	r2, [r7, #28]
 800a256:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a258:	69b9      	ldr	r1, [r7, #24]
 800a25a:	69fa      	ldr	r2, [r7, #28]
 800a25c:	e841 2300 	strex	r3, r2, [r1]
 800a260:	617b      	str	r3, [r7, #20]
   return(result);
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d1e3      	bne.n	800a230 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2202      	movs	r2, #2
 800a26c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a26e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a272:	4619      	mov	r1, r3
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 f847 	bl	800a308 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a27a:	e023      	b.n	800a2c4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a27c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a284:	2b00      	cmp	r3, #0
 800a286:	d009      	beq.n	800a29c <HAL_UART_IRQHandler+0x524>
 800a288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a28c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a290:	2b00      	cmp	r3, #0
 800a292:	d003      	beq.n	800a29c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f000 f910 	bl	800a4ba <UART_Transmit_IT>
    return;
 800a29a:	e014      	b.n	800a2c6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a29c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d00e      	beq.n	800a2c6 <HAL_UART_IRQHandler+0x54e>
 800a2a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d008      	beq.n	800a2c6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f000 f950 	bl	800a55a <UART_EndTransmit_IT>
    return;
 800a2ba:	e004      	b.n	800a2c6 <HAL_UART_IRQHandler+0x54e>
    return;
 800a2bc:	bf00      	nop
 800a2be:	e002      	b.n	800a2c6 <HAL_UART_IRQHandler+0x54e>
      return;
 800a2c0:	bf00      	nop
 800a2c2:	e000      	b.n	800a2c6 <HAL_UART_IRQHandler+0x54e>
      return;
 800a2c4:	bf00      	nop
  }
}
 800a2c6:	37e8      	adds	r7, #232	@ 0xe8
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b083      	sub	sp, #12
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a2d4:	bf00      	nop
 800a2d6:	370c      	adds	r7, #12
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr

0800a2e0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b083      	sub	sp, #12
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a2e8:	bf00      	nop
 800a2ea:	370c      	adds	r7, #12
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f2:	4770      	bx	lr

0800a2f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b083      	sub	sp, #12
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a2fc:	bf00      	nop
 800a2fe:	370c      	adds	r7, #12
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr

0800a308 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a308:	b480      	push	{r7}
 800a30a:	b083      	sub	sp, #12
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
 800a310:	460b      	mov	r3, r1
 800a312:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a314:	bf00      	nop
 800a316:	370c      	adds	r7, #12
 800a318:	46bd      	mov	sp, r7
 800a31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31e:	4770      	bx	lr

0800a320 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b086      	sub	sp, #24
 800a324:	af00      	add	r7, sp, #0
 800a326:	60f8      	str	r0, [r7, #12]
 800a328:	60b9      	str	r1, [r7, #8]
 800a32a:	603b      	str	r3, [r7, #0]
 800a32c:	4613      	mov	r3, r2
 800a32e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a330:	e03b      	b.n	800a3aa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a332:	6a3b      	ldr	r3, [r7, #32]
 800a334:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a338:	d037      	beq.n	800a3aa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a33a:	f7fc f93f 	bl	80065bc <HAL_GetTick>
 800a33e:	4602      	mov	r2, r0
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	1ad3      	subs	r3, r2, r3
 800a344:	6a3a      	ldr	r2, [r7, #32]
 800a346:	429a      	cmp	r2, r3
 800a348:	d302      	bcc.n	800a350 <UART_WaitOnFlagUntilTimeout+0x30>
 800a34a:	6a3b      	ldr	r3, [r7, #32]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d101      	bne.n	800a354 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a350:	2303      	movs	r3, #3
 800a352:	e03a      	b.n	800a3ca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	68db      	ldr	r3, [r3, #12]
 800a35a:	f003 0304 	and.w	r3, r3, #4
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d023      	beq.n	800a3aa <UART_WaitOnFlagUntilTimeout+0x8a>
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	2b80      	cmp	r3, #128	@ 0x80
 800a366:	d020      	beq.n	800a3aa <UART_WaitOnFlagUntilTimeout+0x8a>
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	2b40      	cmp	r3, #64	@ 0x40
 800a36c:	d01d      	beq.n	800a3aa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f003 0308 	and.w	r3, r3, #8
 800a378:	2b08      	cmp	r3, #8
 800a37a:	d116      	bne.n	800a3aa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a37c:	2300      	movs	r3, #0
 800a37e:	617b      	str	r3, [r7, #20]
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	617b      	str	r3, [r7, #20]
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	617b      	str	r3, [r7, #20]
 800a390:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a392:	68f8      	ldr	r0, [r7, #12]
 800a394:	f000 f81d 	bl	800a3d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	2208      	movs	r2, #8
 800a39c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	e00f      	b.n	800a3ca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	68bb      	ldr	r3, [r7, #8]
 800a3b2:	4013      	ands	r3, r2
 800a3b4:	68ba      	ldr	r2, [r7, #8]
 800a3b6:	429a      	cmp	r2, r3
 800a3b8:	bf0c      	ite	eq
 800a3ba:	2301      	moveq	r3, #1
 800a3bc:	2300      	movne	r3, #0
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	461a      	mov	r2, r3
 800a3c2:	79fb      	ldrb	r3, [r7, #7]
 800a3c4:	429a      	cmp	r2, r3
 800a3c6:	d0b4      	beq.n	800a332 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a3c8:	2300      	movs	r3, #0
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3718      	adds	r7, #24
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd80      	pop	{r7, pc}

0800a3d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a3d2:	b480      	push	{r7}
 800a3d4:	b095      	sub	sp, #84	@ 0x54
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	330c      	adds	r3, #12
 800a3e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3e4:	e853 3f00 	ldrex	r3, [r3]
 800a3e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a3ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a3f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	330c      	adds	r3, #12
 800a3f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a3fa:	643a      	str	r2, [r7, #64]	@ 0x40
 800a3fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a400:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a402:	e841 2300 	strex	r3, r2, [r1]
 800a406:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d1e5      	bne.n	800a3da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	3314      	adds	r3, #20
 800a414:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a416:	6a3b      	ldr	r3, [r7, #32]
 800a418:	e853 3f00 	ldrex	r3, [r3]
 800a41c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a41e:	69fb      	ldr	r3, [r7, #28]
 800a420:	f023 0301 	bic.w	r3, r3, #1
 800a424:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	3314      	adds	r3, #20
 800a42c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a42e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a430:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a432:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a436:	e841 2300 	strex	r3, r2, [r1]
 800a43a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d1e5      	bne.n	800a40e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a446:	2b01      	cmp	r3, #1
 800a448:	d119      	bne.n	800a47e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	330c      	adds	r3, #12
 800a450:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	e853 3f00 	ldrex	r3, [r3]
 800a458:	60bb      	str	r3, [r7, #8]
   return(result);
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	f023 0310 	bic.w	r3, r3, #16
 800a460:	647b      	str	r3, [r7, #68]	@ 0x44
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	330c      	adds	r3, #12
 800a468:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a46a:	61ba      	str	r2, [r7, #24]
 800a46c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a46e:	6979      	ldr	r1, [r7, #20]
 800a470:	69ba      	ldr	r2, [r7, #24]
 800a472:	e841 2300 	strex	r3, r2, [r1]
 800a476:	613b      	str	r3, [r7, #16]
   return(result);
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d1e5      	bne.n	800a44a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2220      	movs	r2, #32
 800a482:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	2200      	movs	r2, #0
 800a48a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a48c:	bf00      	nop
 800a48e:	3754      	adds	r7, #84	@ 0x54
 800a490:	46bd      	mov	sp, r7
 800a492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a496:	4770      	bx	lr

0800a498 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b084      	sub	sp, #16
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a4ac:	68f8      	ldr	r0, [r7, #12]
 800a4ae:	f7ff ff21 	bl	800a2f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4b2:	bf00      	nop
 800a4b4:	3710      	adds	r7, #16
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	bd80      	pop	{r7, pc}

0800a4ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a4ba:	b480      	push	{r7}
 800a4bc:	b085      	sub	sp, #20
 800a4be:	af00      	add	r7, sp, #0
 800a4c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4c8:	b2db      	uxtb	r3, r3
 800a4ca:	2b21      	cmp	r3, #33	@ 0x21
 800a4cc:	d13e      	bne.n	800a54c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	689b      	ldr	r3, [r3, #8]
 800a4d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a4d6:	d114      	bne.n	800a502 <UART_Transmit_IT+0x48>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	691b      	ldr	r3, [r3, #16]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d110      	bne.n	800a502 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6a1b      	ldr	r3, [r3, #32]
 800a4e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	881b      	ldrh	r3, [r3, #0]
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a4f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6a1b      	ldr	r3, [r3, #32]
 800a4fa:	1c9a      	adds	r2, r3, #2
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	621a      	str	r2, [r3, #32]
 800a500:	e008      	b.n	800a514 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6a1b      	ldr	r3, [r3, #32]
 800a506:	1c59      	adds	r1, r3, #1
 800a508:	687a      	ldr	r2, [r7, #4]
 800a50a:	6211      	str	r1, [r2, #32]
 800a50c:	781a      	ldrb	r2, [r3, #0]
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a518:	b29b      	uxth	r3, r3
 800a51a:	3b01      	subs	r3, #1
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	687a      	ldr	r2, [r7, #4]
 800a520:	4619      	mov	r1, r3
 800a522:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a524:	2b00      	cmp	r3, #0
 800a526:	d10f      	bne.n	800a548 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	68da      	ldr	r2, [r3, #12]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a536:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	68da      	ldr	r2, [r3, #12]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a546:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a548:	2300      	movs	r3, #0
 800a54a:	e000      	b.n	800a54e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a54c:	2302      	movs	r3, #2
  }
}
 800a54e:	4618      	mov	r0, r3
 800a550:	3714      	adds	r7, #20
 800a552:	46bd      	mov	sp, r7
 800a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a558:	4770      	bx	lr

0800a55a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a55a:	b580      	push	{r7, lr}
 800a55c:	b082      	sub	sp, #8
 800a55e:	af00      	add	r7, sp, #0
 800a560:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	68da      	ldr	r2, [r3, #12]
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a570:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2220      	movs	r2, #32
 800a576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f7ff fea6 	bl	800a2cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a580:	2300      	movs	r3, #0
}
 800a582:	4618      	mov	r0, r3
 800a584:	3708      	adds	r7, #8
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}

0800a58a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a58a:	b580      	push	{r7, lr}
 800a58c:	b08c      	sub	sp, #48	@ 0x30
 800a58e:	af00      	add	r7, sp, #0
 800a590:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a592:	2300      	movs	r3, #0
 800a594:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a596:	2300      	movs	r3, #0
 800a598:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	2b22      	cmp	r3, #34	@ 0x22
 800a5a4:	f040 80aa 	bne.w	800a6fc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	689b      	ldr	r3, [r3, #8]
 800a5ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5b0:	d115      	bne.n	800a5de <UART_Receive_IT+0x54>
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	691b      	ldr	r3, [r3, #16]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d111      	bne.n	800a5de <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5be:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	685b      	ldr	r3, [r3, #4]
 800a5c6:	b29b      	uxth	r3, r3
 800a5c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5cc:	b29a      	uxth	r2, r3
 800a5ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5d6:	1c9a      	adds	r2, r3, #2
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	629a      	str	r2, [r3, #40]	@ 0x28
 800a5dc:	e024      	b.n	800a628 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	689b      	ldr	r3, [r3, #8]
 800a5e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5ec:	d007      	beq.n	800a5fe <UART_Receive_IT+0x74>
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d10a      	bne.n	800a60c <UART_Receive_IT+0x82>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	691b      	ldr	r3, [r3, #16]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d106      	bne.n	800a60c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	685b      	ldr	r3, [r3, #4]
 800a604:	b2da      	uxtb	r2, r3
 800a606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a608:	701a      	strb	r2, [r3, #0]
 800a60a:	e008      	b.n	800a61e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	685b      	ldr	r3, [r3, #4]
 800a612:	b2db      	uxtb	r3, r3
 800a614:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a618:	b2da      	uxtb	r2, r3
 800a61a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a61c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a622:	1c5a      	adds	r2, r3, #1
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a62c:	b29b      	uxth	r3, r3
 800a62e:	3b01      	subs	r3, #1
 800a630:	b29b      	uxth	r3, r3
 800a632:	687a      	ldr	r2, [r7, #4]
 800a634:	4619      	mov	r1, r3
 800a636:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d15d      	bne.n	800a6f8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	68da      	ldr	r2, [r3, #12]
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f022 0220 	bic.w	r2, r2, #32
 800a64a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	68da      	ldr	r2, [r3, #12]
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a65a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	695a      	ldr	r2, [r3, #20]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f022 0201 	bic.w	r2, r2, #1
 800a66a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2220      	movs	r2, #32
 800a670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2200      	movs	r2, #0
 800a678:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a67e:	2b01      	cmp	r3, #1
 800a680:	d135      	bne.n	800a6ee <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2200      	movs	r2, #0
 800a686:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	330c      	adds	r3, #12
 800a68e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	e853 3f00 	ldrex	r3, [r3]
 800a696:	613b      	str	r3, [r7, #16]
   return(result);
 800a698:	693b      	ldr	r3, [r7, #16]
 800a69a:	f023 0310 	bic.w	r3, r3, #16
 800a69e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	330c      	adds	r3, #12
 800a6a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6a8:	623a      	str	r2, [r7, #32]
 800a6aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ac:	69f9      	ldr	r1, [r7, #28]
 800a6ae:	6a3a      	ldr	r2, [r7, #32]
 800a6b0:	e841 2300 	strex	r3, r2, [r1]
 800a6b4:	61bb      	str	r3, [r7, #24]
   return(result);
 800a6b6:	69bb      	ldr	r3, [r7, #24]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1e5      	bne.n	800a688 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f003 0310 	and.w	r3, r3, #16
 800a6c6:	2b10      	cmp	r3, #16
 800a6c8:	d10a      	bne.n	800a6e0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	60fb      	str	r3, [r7, #12]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	60fb      	str	r3, [r7, #12]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	685b      	ldr	r3, [r3, #4]
 800a6dc:	60fb      	str	r3, [r7, #12]
 800a6de:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a6e4:	4619      	mov	r1, r3
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f7ff fe0e 	bl	800a308 <HAL_UARTEx_RxEventCallback>
 800a6ec:	e002      	b.n	800a6f4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f7ff fdf6 	bl	800a2e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	e002      	b.n	800a6fe <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	e000      	b.n	800a6fe <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a6fc:	2302      	movs	r3, #2
  }
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3730      	adds	r7, #48	@ 0x30
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
	...

0800a708 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a708:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a70c:	b0c0      	sub	sp, #256	@ 0x100
 800a70e:	af00      	add	r7, sp, #0
 800a710:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	691b      	ldr	r3, [r3, #16]
 800a71c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a724:	68d9      	ldr	r1, [r3, #12]
 800a726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a72a:	681a      	ldr	r2, [r3, #0]
 800a72c:	ea40 0301 	orr.w	r3, r0, r1
 800a730:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a736:	689a      	ldr	r2, [r3, #8]
 800a738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a73c:	691b      	ldr	r3, [r3, #16]
 800a73e:	431a      	orrs	r2, r3
 800a740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a744:	695b      	ldr	r3, [r3, #20]
 800a746:	431a      	orrs	r2, r3
 800a748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a74c:	69db      	ldr	r3, [r3, #28]
 800a74e:	4313      	orrs	r3, r2
 800a750:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	68db      	ldr	r3, [r3, #12]
 800a75c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a760:	f021 010c 	bic.w	r1, r1, #12
 800a764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a768:	681a      	ldr	r2, [r3, #0]
 800a76a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a76e:	430b      	orrs	r3, r1
 800a770:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	695b      	ldr	r3, [r3, #20]
 800a77a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a77e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a782:	6999      	ldr	r1, [r3, #24]
 800a784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	ea40 0301 	orr.w	r3, r0, r1
 800a78e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a794:	681a      	ldr	r2, [r3, #0]
 800a796:	4b8f      	ldr	r3, [pc, #572]	@ (800a9d4 <UART_SetConfig+0x2cc>)
 800a798:	429a      	cmp	r2, r3
 800a79a:	d005      	beq.n	800a7a8 <UART_SetConfig+0xa0>
 800a79c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7a0:	681a      	ldr	r2, [r3, #0]
 800a7a2:	4b8d      	ldr	r3, [pc, #564]	@ (800a9d8 <UART_SetConfig+0x2d0>)
 800a7a4:	429a      	cmp	r2, r3
 800a7a6:	d104      	bne.n	800a7b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a7a8:	f7fd fae2 	bl	8007d70 <HAL_RCC_GetPCLK2Freq>
 800a7ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a7b0:	e003      	b.n	800a7ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a7b2:	f7fd fac9 	bl	8007d48 <HAL_RCC_GetPCLK1Freq>
 800a7b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7be:	69db      	ldr	r3, [r3, #28]
 800a7c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7c4:	f040 810c 	bne.w	800a9e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a7c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a7d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a7d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a7da:	4622      	mov	r2, r4
 800a7dc:	462b      	mov	r3, r5
 800a7de:	1891      	adds	r1, r2, r2
 800a7e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a7e2:	415b      	adcs	r3, r3
 800a7e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a7e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a7ea:	4621      	mov	r1, r4
 800a7ec:	eb12 0801 	adds.w	r8, r2, r1
 800a7f0:	4629      	mov	r1, r5
 800a7f2:	eb43 0901 	adc.w	r9, r3, r1
 800a7f6:	f04f 0200 	mov.w	r2, #0
 800a7fa:	f04f 0300 	mov.w	r3, #0
 800a7fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a802:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a806:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a80a:	4690      	mov	r8, r2
 800a80c:	4699      	mov	r9, r3
 800a80e:	4623      	mov	r3, r4
 800a810:	eb18 0303 	adds.w	r3, r8, r3
 800a814:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a818:	462b      	mov	r3, r5
 800a81a:	eb49 0303 	adc.w	r3, r9, r3
 800a81e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a826:	685b      	ldr	r3, [r3, #4]
 800a828:	2200      	movs	r2, #0
 800a82a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a82e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a832:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a836:	460b      	mov	r3, r1
 800a838:	18db      	adds	r3, r3, r3
 800a83a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a83c:	4613      	mov	r3, r2
 800a83e:	eb42 0303 	adc.w	r3, r2, r3
 800a842:	657b      	str	r3, [r7, #84]	@ 0x54
 800a844:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a848:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a84c:	f7f6 fa04 	bl	8000c58 <__aeabi_uldivmod>
 800a850:	4602      	mov	r2, r0
 800a852:	460b      	mov	r3, r1
 800a854:	4b61      	ldr	r3, [pc, #388]	@ (800a9dc <UART_SetConfig+0x2d4>)
 800a856:	fba3 2302 	umull	r2, r3, r3, r2
 800a85a:	095b      	lsrs	r3, r3, #5
 800a85c:	011c      	lsls	r4, r3, #4
 800a85e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a862:	2200      	movs	r2, #0
 800a864:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a868:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a86c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a870:	4642      	mov	r2, r8
 800a872:	464b      	mov	r3, r9
 800a874:	1891      	adds	r1, r2, r2
 800a876:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a878:	415b      	adcs	r3, r3
 800a87a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a87c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a880:	4641      	mov	r1, r8
 800a882:	eb12 0a01 	adds.w	sl, r2, r1
 800a886:	4649      	mov	r1, r9
 800a888:	eb43 0b01 	adc.w	fp, r3, r1
 800a88c:	f04f 0200 	mov.w	r2, #0
 800a890:	f04f 0300 	mov.w	r3, #0
 800a894:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a898:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a89c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a8a0:	4692      	mov	sl, r2
 800a8a2:	469b      	mov	fp, r3
 800a8a4:	4643      	mov	r3, r8
 800a8a6:	eb1a 0303 	adds.w	r3, sl, r3
 800a8aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a8ae:	464b      	mov	r3, r9
 800a8b0:	eb4b 0303 	adc.w	r3, fp, r3
 800a8b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a8b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	2200      	movs	r2, #0
 800a8c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a8c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a8c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	18db      	adds	r3, r3, r3
 800a8d0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8d2:	4613      	mov	r3, r2
 800a8d4:	eb42 0303 	adc.w	r3, r2, r3
 800a8d8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a8de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a8e2:	f7f6 f9b9 	bl	8000c58 <__aeabi_uldivmod>
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	460b      	mov	r3, r1
 800a8ea:	4611      	mov	r1, r2
 800a8ec:	4b3b      	ldr	r3, [pc, #236]	@ (800a9dc <UART_SetConfig+0x2d4>)
 800a8ee:	fba3 2301 	umull	r2, r3, r3, r1
 800a8f2:	095b      	lsrs	r3, r3, #5
 800a8f4:	2264      	movs	r2, #100	@ 0x64
 800a8f6:	fb02 f303 	mul.w	r3, r2, r3
 800a8fa:	1acb      	subs	r3, r1, r3
 800a8fc:	00db      	lsls	r3, r3, #3
 800a8fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a902:	4b36      	ldr	r3, [pc, #216]	@ (800a9dc <UART_SetConfig+0x2d4>)
 800a904:	fba3 2302 	umull	r2, r3, r3, r2
 800a908:	095b      	lsrs	r3, r3, #5
 800a90a:	005b      	lsls	r3, r3, #1
 800a90c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a910:	441c      	add	r4, r3
 800a912:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a916:	2200      	movs	r2, #0
 800a918:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a91c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a920:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a924:	4642      	mov	r2, r8
 800a926:	464b      	mov	r3, r9
 800a928:	1891      	adds	r1, r2, r2
 800a92a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a92c:	415b      	adcs	r3, r3
 800a92e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a930:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a934:	4641      	mov	r1, r8
 800a936:	1851      	adds	r1, r2, r1
 800a938:	6339      	str	r1, [r7, #48]	@ 0x30
 800a93a:	4649      	mov	r1, r9
 800a93c:	414b      	adcs	r3, r1
 800a93e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a940:	f04f 0200 	mov.w	r2, #0
 800a944:	f04f 0300 	mov.w	r3, #0
 800a948:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a94c:	4659      	mov	r1, fp
 800a94e:	00cb      	lsls	r3, r1, #3
 800a950:	4651      	mov	r1, sl
 800a952:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a956:	4651      	mov	r1, sl
 800a958:	00ca      	lsls	r2, r1, #3
 800a95a:	4610      	mov	r0, r2
 800a95c:	4619      	mov	r1, r3
 800a95e:	4603      	mov	r3, r0
 800a960:	4642      	mov	r2, r8
 800a962:	189b      	adds	r3, r3, r2
 800a964:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a968:	464b      	mov	r3, r9
 800a96a:	460a      	mov	r2, r1
 800a96c:	eb42 0303 	adc.w	r3, r2, r3
 800a970:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a978:	685b      	ldr	r3, [r3, #4]
 800a97a:	2200      	movs	r2, #0
 800a97c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a980:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a984:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a988:	460b      	mov	r3, r1
 800a98a:	18db      	adds	r3, r3, r3
 800a98c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a98e:	4613      	mov	r3, r2
 800a990:	eb42 0303 	adc.w	r3, r2, r3
 800a994:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a996:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a99a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a99e:	f7f6 f95b 	bl	8000c58 <__aeabi_uldivmod>
 800a9a2:	4602      	mov	r2, r0
 800a9a4:	460b      	mov	r3, r1
 800a9a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a9dc <UART_SetConfig+0x2d4>)
 800a9a8:	fba3 1302 	umull	r1, r3, r3, r2
 800a9ac:	095b      	lsrs	r3, r3, #5
 800a9ae:	2164      	movs	r1, #100	@ 0x64
 800a9b0:	fb01 f303 	mul.w	r3, r1, r3
 800a9b4:	1ad3      	subs	r3, r2, r3
 800a9b6:	00db      	lsls	r3, r3, #3
 800a9b8:	3332      	adds	r3, #50	@ 0x32
 800a9ba:	4a08      	ldr	r2, [pc, #32]	@ (800a9dc <UART_SetConfig+0x2d4>)
 800a9bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a9c0:	095b      	lsrs	r3, r3, #5
 800a9c2:	f003 0207 	and.w	r2, r3, #7
 800a9c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	4422      	add	r2, r4
 800a9ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a9d0:	e106      	b.n	800abe0 <UART_SetConfig+0x4d8>
 800a9d2:	bf00      	nop
 800a9d4:	40011000 	.word	0x40011000
 800a9d8:	40011400 	.word	0x40011400
 800a9dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a9e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a9ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a9ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a9f2:	4642      	mov	r2, r8
 800a9f4:	464b      	mov	r3, r9
 800a9f6:	1891      	adds	r1, r2, r2
 800a9f8:	6239      	str	r1, [r7, #32]
 800a9fa:	415b      	adcs	r3, r3
 800a9fc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aa02:	4641      	mov	r1, r8
 800aa04:	1854      	adds	r4, r2, r1
 800aa06:	4649      	mov	r1, r9
 800aa08:	eb43 0501 	adc.w	r5, r3, r1
 800aa0c:	f04f 0200 	mov.w	r2, #0
 800aa10:	f04f 0300 	mov.w	r3, #0
 800aa14:	00eb      	lsls	r3, r5, #3
 800aa16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aa1a:	00e2      	lsls	r2, r4, #3
 800aa1c:	4614      	mov	r4, r2
 800aa1e:	461d      	mov	r5, r3
 800aa20:	4643      	mov	r3, r8
 800aa22:	18e3      	adds	r3, r4, r3
 800aa24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aa28:	464b      	mov	r3, r9
 800aa2a:	eb45 0303 	adc.w	r3, r5, r3
 800aa2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800aa32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa36:	685b      	ldr	r3, [r3, #4]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aa3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800aa42:	f04f 0200 	mov.w	r2, #0
 800aa46:	f04f 0300 	mov.w	r3, #0
 800aa4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800aa4e:	4629      	mov	r1, r5
 800aa50:	008b      	lsls	r3, r1, #2
 800aa52:	4621      	mov	r1, r4
 800aa54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aa58:	4621      	mov	r1, r4
 800aa5a:	008a      	lsls	r2, r1, #2
 800aa5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800aa60:	f7f6 f8fa 	bl	8000c58 <__aeabi_uldivmod>
 800aa64:	4602      	mov	r2, r0
 800aa66:	460b      	mov	r3, r1
 800aa68:	4b60      	ldr	r3, [pc, #384]	@ (800abec <UART_SetConfig+0x4e4>)
 800aa6a:	fba3 2302 	umull	r2, r3, r3, r2
 800aa6e:	095b      	lsrs	r3, r3, #5
 800aa70:	011c      	lsls	r4, r3, #4
 800aa72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa76:	2200      	movs	r2, #0
 800aa78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aa7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800aa80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800aa84:	4642      	mov	r2, r8
 800aa86:	464b      	mov	r3, r9
 800aa88:	1891      	adds	r1, r2, r2
 800aa8a:	61b9      	str	r1, [r7, #24]
 800aa8c:	415b      	adcs	r3, r3
 800aa8e:	61fb      	str	r3, [r7, #28]
 800aa90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa94:	4641      	mov	r1, r8
 800aa96:	1851      	adds	r1, r2, r1
 800aa98:	6139      	str	r1, [r7, #16]
 800aa9a:	4649      	mov	r1, r9
 800aa9c:	414b      	adcs	r3, r1
 800aa9e:	617b      	str	r3, [r7, #20]
 800aaa0:	f04f 0200 	mov.w	r2, #0
 800aaa4:	f04f 0300 	mov.w	r3, #0
 800aaa8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800aaac:	4659      	mov	r1, fp
 800aaae:	00cb      	lsls	r3, r1, #3
 800aab0:	4651      	mov	r1, sl
 800aab2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aab6:	4651      	mov	r1, sl
 800aab8:	00ca      	lsls	r2, r1, #3
 800aaba:	4610      	mov	r0, r2
 800aabc:	4619      	mov	r1, r3
 800aabe:	4603      	mov	r3, r0
 800aac0:	4642      	mov	r2, r8
 800aac2:	189b      	adds	r3, r3, r2
 800aac4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800aac8:	464b      	mov	r3, r9
 800aaca:	460a      	mov	r2, r1
 800aacc:	eb42 0303 	adc.w	r3, r2, r3
 800aad0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	2200      	movs	r2, #0
 800aadc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800aade:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800aae0:	f04f 0200 	mov.w	r2, #0
 800aae4:	f04f 0300 	mov.w	r3, #0
 800aae8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800aaec:	4649      	mov	r1, r9
 800aaee:	008b      	lsls	r3, r1, #2
 800aaf0:	4641      	mov	r1, r8
 800aaf2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aaf6:	4641      	mov	r1, r8
 800aaf8:	008a      	lsls	r2, r1, #2
 800aafa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800aafe:	f7f6 f8ab 	bl	8000c58 <__aeabi_uldivmod>
 800ab02:	4602      	mov	r2, r0
 800ab04:	460b      	mov	r3, r1
 800ab06:	4611      	mov	r1, r2
 800ab08:	4b38      	ldr	r3, [pc, #224]	@ (800abec <UART_SetConfig+0x4e4>)
 800ab0a:	fba3 2301 	umull	r2, r3, r3, r1
 800ab0e:	095b      	lsrs	r3, r3, #5
 800ab10:	2264      	movs	r2, #100	@ 0x64
 800ab12:	fb02 f303 	mul.w	r3, r2, r3
 800ab16:	1acb      	subs	r3, r1, r3
 800ab18:	011b      	lsls	r3, r3, #4
 800ab1a:	3332      	adds	r3, #50	@ 0x32
 800ab1c:	4a33      	ldr	r2, [pc, #204]	@ (800abec <UART_SetConfig+0x4e4>)
 800ab1e:	fba2 2303 	umull	r2, r3, r2, r3
 800ab22:	095b      	lsrs	r3, r3, #5
 800ab24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ab28:	441c      	add	r4, r3
 800ab2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab2e:	2200      	movs	r2, #0
 800ab30:	673b      	str	r3, [r7, #112]	@ 0x70
 800ab32:	677a      	str	r2, [r7, #116]	@ 0x74
 800ab34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ab38:	4642      	mov	r2, r8
 800ab3a:	464b      	mov	r3, r9
 800ab3c:	1891      	adds	r1, r2, r2
 800ab3e:	60b9      	str	r1, [r7, #8]
 800ab40:	415b      	adcs	r3, r3
 800ab42:	60fb      	str	r3, [r7, #12]
 800ab44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ab48:	4641      	mov	r1, r8
 800ab4a:	1851      	adds	r1, r2, r1
 800ab4c:	6039      	str	r1, [r7, #0]
 800ab4e:	4649      	mov	r1, r9
 800ab50:	414b      	adcs	r3, r1
 800ab52:	607b      	str	r3, [r7, #4]
 800ab54:	f04f 0200 	mov.w	r2, #0
 800ab58:	f04f 0300 	mov.w	r3, #0
 800ab5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ab60:	4659      	mov	r1, fp
 800ab62:	00cb      	lsls	r3, r1, #3
 800ab64:	4651      	mov	r1, sl
 800ab66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ab6a:	4651      	mov	r1, sl
 800ab6c:	00ca      	lsls	r2, r1, #3
 800ab6e:	4610      	mov	r0, r2
 800ab70:	4619      	mov	r1, r3
 800ab72:	4603      	mov	r3, r0
 800ab74:	4642      	mov	r2, r8
 800ab76:	189b      	adds	r3, r3, r2
 800ab78:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ab7a:	464b      	mov	r3, r9
 800ab7c:	460a      	mov	r2, r1
 800ab7e:	eb42 0303 	adc.w	r3, r2, r3
 800ab82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ab84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab88:	685b      	ldr	r3, [r3, #4]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	663b      	str	r3, [r7, #96]	@ 0x60
 800ab8e:	667a      	str	r2, [r7, #100]	@ 0x64
 800ab90:	f04f 0200 	mov.w	r2, #0
 800ab94:	f04f 0300 	mov.w	r3, #0
 800ab98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ab9c:	4649      	mov	r1, r9
 800ab9e:	008b      	lsls	r3, r1, #2
 800aba0:	4641      	mov	r1, r8
 800aba2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aba6:	4641      	mov	r1, r8
 800aba8:	008a      	lsls	r2, r1, #2
 800abaa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800abae:	f7f6 f853 	bl	8000c58 <__aeabi_uldivmod>
 800abb2:	4602      	mov	r2, r0
 800abb4:	460b      	mov	r3, r1
 800abb6:	4b0d      	ldr	r3, [pc, #52]	@ (800abec <UART_SetConfig+0x4e4>)
 800abb8:	fba3 1302 	umull	r1, r3, r3, r2
 800abbc:	095b      	lsrs	r3, r3, #5
 800abbe:	2164      	movs	r1, #100	@ 0x64
 800abc0:	fb01 f303 	mul.w	r3, r1, r3
 800abc4:	1ad3      	subs	r3, r2, r3
 800abc6:	011b      	lsls	r3, r3, #4
 800abc8:	3332      	adds	r3, #50	@ 0x32
 800abca:	4a08      	ldr	r2, [pc, #32]	@ (800abec <UART_SetConfig+0x4e4>)
 800abcc:	fba2 2303 	umull	r2, r3, r2, r3
 800abd0:	095b      	lsrs	r3, r3, #5
 800abd2:	f003 020f 	and.w	r2, r3, #15
 800abd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	4422      	add	r2, r4
 800abde:	609a      	str	r2, [r3, #8]
}
 800abe0:	bf00      	nop
 800abe2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800abe6:	46bd      	mov	sp, r7
 800abe8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800abec:	51eb851f 	.word	0x51eb851f

0800abf0 <__cvt>:
 800abf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800abf4:	ec57 6b10 	vmov	r6, r7, d0
 800abf8:	2f00      	cmp	r7, #0
 800abfa:	460c      	mov	r4, r1
 800abfc:	4619      	mov	r1, r3
 800abfe:	463b      	mov	r3, r7
 800ac00:	bfbb      	ittet	lt
 800ac02:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ac06:	461f      	movlt	r7, r3
 800ac08:	2300      	movge	r3, #0
 800ac0a:	232d      	movlt	r3, #45	@ 0x2d
 800ac0c:	700b      	strb	r3, [r1, #0]
 800ac0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac10:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ac14:	4691      	mov	r9, r2
 800ac16:	f023 0820 	bic.w	r8, r3, #32
 800ac1a:	bfbc      	itt	lt
 800ac1c:	4632      	movlt	r2, r6
 800ac1e:	4616      	movlt	r6, r2
 800ac20:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ac24:	d005      	beq.n	800ac32 <__cvt+0x42>
 800ac26:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ac2a:	d100      	bne.n	800ac2e <__cvt+0x3e>
 800ac2c:	3401      	adds	r4, #1
 800ac2e:	2102      	movs	r1, #2
 800ac30:	e000      	b.n	800ac34 <__cvt+0x44>
 800ac32:	2103      	movs	r1, #3
 800ac34:	ab03      	add	r3, sp, #12
 800ac36:	9301      	str	r3, [sp, #4]
 800ac38:	ab02      	add	r3, sp, #8
 800ac3a:	9300      	str	r3, [sp, #0]
 800ac3c:	ec47 6b10 	vmov	d0, r6, r7
 800ac40:	4653      	mov	r3, sl
 800ac42:	4622      	mov	r2, r4
 800ac44:	f000 fea8 	bl	800b998 <_dtoa_r>
 800ac48:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ac4c:	4605      	mov	r5, r0
 800ac4e:	d119      	bne.n	800ac84 <__cvt+0x94>
 800ac50:	f019 0f01 	tst.w	r9, #1
 800ac54:	d00e      	beq.n	800ac74 <__cvt+0x84>
 800ac56:	eb00 0904 	add.w	r9, r0, r4
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	4630      	mov	r0, r6
 800ac60:	4639      	mov	r1, r7
 800ac62:	f7f5 ff39 	bl	8000ad8 <__aeabi_dcmpeq>
 800ac66:	b108      	cbz	r0, 800ac6c <__cvt+0x7c>
 800ac68:	f8cd 900c 	str.w	r9, [sp, #12]
 800ac6c:	2230      	movs	r2, #48	@ 0x30
 800ac6e:	9b03      	ldr	r3, [sp, #12]
 800ac70:	454b      	cmp	r3, r9
 800ac72:	d31e      	bcc.n	800acb2 <__cvt+0xc2>
 800ac74:	9b03      	ldr	r3, [sp, #12]
 800ac76:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ac78:	1b5b      	subs	r3, r3, r5
 800ac7a:	4628      	mov	r0, r5
 800ac7c:	6013      	str	r3, [r2, #0]
 800ac7e:	b004      	add	sp, #16
 800ac80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ac88:	eb00 0904 	add.w	r9, r0, r4
 800ac8c:	d1e5      	bne.n	800ac5a <__cvt+0x6a>
 800ac8e:	7803      	ldrb	r3, [r0, #0]
 800ac90:	2b30      	cmp	r3, #48	@ 0x30
 800ac92:	d10a      	bne.n	800acaa <__cvt+0xba>
 800ac94:	2200      	movs	r2, #0
 800ac96:	2300      	movs	r3, #0
 800ac98:	4630      	mov	r0, r6
 800ac9a:	4639      	mov	r1, r7
 800ac9c:	f7f5 ff1c 	bl	8000ad8 <__aeabi_dcmpeq>
 800aca0:	b918      	cbnz	r0, 800acaa <__cvt+0xba>
 800aca2:	f1c4 0401 	rsb	r4, r4, #1
 800aca6:	f8ca 4000 	str.w	r4, [sl]
 800acaa:	f8da 3000 	ldr.w	r3, [sl]
 800acae:	4499      	add	r9, r3
 800acb0:	e7d3      	b.n	800ac5a <__cvt+0x6a>
 800acb2:	1c59      	adds	r1, r3, #1
 800acb4:	9103      	str	r1, [sp, #12]
 800acb6:	701a      	strb	r2, [r3, #0]
 800acb8:	e7d9      	b.n	800ac6e <__cvt+0x7e>

0800acba <__exponent>:
 800acba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acbc:	2900      	cmp	r1, #0
 800acbe:	bfba      	itte	lt
 800acc0:	4249      	neglt	r1, r1
 800acc2:	232d      	movlt	r3, #45	@ 0x2d
 800acc4:	232b      	movge	r3, #43	@ 0x2b
 800acc6:	2909      	cmp	r1, #9
 800acc8:	7002      	strb	r2, [r0, #0]
 800acca:	7043      	strb	r3, [r0, #1]
 800accc:	dd29      	ble.n	800ad22 <__exponent+0x68>
 800acce:	f10d 0307 	add.w	r3, sp, #7
 800acd2:	461d      	mov	r5, r3
 800acd4:	270a      	movs	r7, #10
 800acd6:	461a      	mov	r2, r3
 800acd8:	fbb1 f6f7 	udiv	r6, r1, r7
 800acdc:	fb07 1416 	mls	r4, r7, r6, r1
 800ace0:	3430      	adds	r4, #48	@ 0x30
 800ace2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ace6:	460c      	mov	r4, r1
 800ace8:	2c63      	cmp	r4, #99	@ 0x63
 800acea:	f103 33ff 	add.w	r3, r3, #4294967295
 800acee:	4631      	mov	r1, r6
 800acf0:	dcf1      	bgt.n	800acd6 <__exponent+0x1c>
 800acf2:	3130      	adds	r1, #48	@ 0x30
 800acf4:	1e94      	subs	r4, r2, #2
 800acf6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800acfa:	1c41      	adds	r1, r0, #1
 800acfc:	4623      	mov	r3, r4
 800acfe:	42ab      	cmp	r3, r5
 800ad00:	d30a      	bcc.n	800ad18 <__exponent+0x5e>
 800ad02:	f10d 0309 	add.w	r3, sp, #9
 800ad06:	1a9b      	subs	r3, r3, r2
 800ad08:	42ac      	cmp	r4, r5
 800ad0a:	bf88      	it	hi
 800ad0c:	2300      	movhi	r3, #0
 800ad0e:	3302      	adds	r3, #2
 800ad10:	4403      	add	r3, r0
 800ad12:	1a18      	subs	r0, r3, r0
 800ad14:	b003      	add	sp, #12
 800ad16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad18:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ad1c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ad20:	e7ed      	b.n	800acfe <__exponent+0x44>
 800ad22:	2330      	movs	r3, #48	@ 0x30
 800ad24:	3130      	adds	r1, #48	@ 0x30
 800ad26:	7083      	strb	r3, [r0, #2]
 800ad28:	70c1      	strb	r1, [r0, #3]
 800ad2a:	1d03      	adds	r3, r0, #4
 800ad2c:	e7f1      	b.n	800ad12 <__exponent+0x58>
	...

0800ad30 <_printf_float>:
 800ad30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad34:	b08d      	sub	sp, #52	@ 0x34
 800ad36:	460c      	mov	r4, r1
 800ad38:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ad3c:	4616      	mov	r6, r2
 800ad3e:	461f      	mov	r7, r3
 800ad40:	4605      	mov	r5, r0
 800ad42:	f000 fd27 	bl	800b794 <_localeconv_r>
 800ad46:	6803      	ldr	r3, [r0, #0]
 800ad48:	9304      	str	r3, [sp, #16]
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	f7f5 fa98 	bl	8000280 <strlen>
 800ad50:	2300      	movs	r3, #0
 800ad52:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad54:	f8d8 3000 	ldr.w	r3, [r8]
 800ad58:	9005      	str	r0, [sp, #20]
 800ad5a:	3307      	adds	r3, #7
 800ad5c:	f023 0307 	bic.w	r3, r3, #7
 800ad60:	f103 0208 	add.w	r2, r3, #8
 800ad64:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ad68:	f8d4 b000 	ldr.w	fp, [r4]
 800ad6c:	f8c8 2000 	str.w	r2, [r8]
 800ad70:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ad74:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ad78:	9307      	str	r3, [sp, #28]
 800ad7a:	f8cd 8018 	str.w	r8, [sp, #24]
 800ad7e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ad82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad86:	4b9c      	ldr	r3, [pc, #624]	@ (800aff8 <_printf_float+0x2c8>)
 800ad88:	f04f 32ff 	mov.w	r2, #4294967295
 800ad8c:	f7f5 fed6 	bl	8000b3c <__aeabi_dcmpun>
 800ad90:	bb70      	cbnz	r0, 800adf0 <_printf_float+0xc0>
 800ad92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad96:	4b98      	ldr	r3, [pc, #608]	@ (800aff8 <_printf_float+0x2c8>)
 800ad98:	f04f 32ff 	mov.w	r2, #4294967295
 800ad9c:	f7f5 feb0 	bl	8000b00 <__aeabi_dcmple>
 800ada0:	bb30      	cbnz	r0, 800adf0 <_printf_float+0xc0>
 800ada2:	2200      	movs	r2, #0
 800ada4:	2300      	movs	r3, #0
 800ada6:	4640      	mov	r0, r8
 800ada8:	4649      	mov	r1, r9
 800adaa:	f7f5 fe9f 	bl	8000aec <__aeabi_dcmplt>
 800adae:	b110      	cbz	r0, 800adb6 <_printf_float+0x86>
 800adb0:	232d      	movs	r3, #45	@ 0x2d
 800adb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800adb6:	4a91      	ldr	r2, [pc, #580]	@ (800affc <_printf_float+0x2cc>)
 800adb8:	4b91      	ldr	r3, [pc, #580]	@ (800b000 <_printf_float+0x2d0>)
 800adba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800adbe:	bf8c      	ite	hi
 800adc0:	4690      	movhi	r8, r2
 800adc2:	4698      	movls	r8, r3
 800adc4:	2303      	movs	r3, #3
 800adc6:	6123      	str	r3, [r4, #16]
 800adc8:	f02b 0304 	bic.w	r3, fp, #4
 800adcc:	6023      	str	r3, [r4, #0]
 800adce:	f04f 0900 	mov.w	r9, #0
 800add2:	9700      	str	r7, [sp, #0]
 800add4:	4633      	mov	r3, r6
 800add6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800add8:	4621      	mov	r1, r4
 800adda:	4628      	mov	r0, r5
 800addc:	f000 f9d2 	bl	800b184 <_printf_common>
 800ade0:	3001      	adds	r0, #1
 800ade2:	f040 808d 	bne.w	800af00 <_printf_float+0x1d0>
 800ade6:	f04f 30ff 	mov.w	r0, #4294967295
 800adea:	b00d      	add	sp, #52	@ 0x34
 800adec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adf0:	4642      	mov	r2, r8
 800adf2:	464b      	mov	r3, r9
 800adf4:	4640      	mov	r0, r8
 800adf6:	4649      	mov	r1, r9
 800adf8:	f7f5 fea0 	bl	8000b3c <__aeabi_dcmpun>
 800adfc:	b140      	cbz	r0, 800ae10 <_printf_float+0xe0>
 800adfe:	464b      	mov	r3, r9
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	bfbc      	itt	lt
 800ae04:	232d      	movlt	r3, #45	@ 0x2d
 800ae06:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ae0a:	4a7e      	ldr	r2, [pc, #504]	@ (800b004 <_printf_float+0x2d4>)
 800ae0c:	4b7e      	ldr	r3, [pc, #504]	@ (800b008 <_printf_float+0x2d8>)
 800ae0e:	e7d4      	b.n	800adba <_printf_float+0x8a>
 800ae10:	6863      	ldr	r3, [r4, #4]
 800ae12:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ae16:	9206      	str	r2, [sp, #24]
 800ae18:	1c5a      	adds	r2, r3, #1
 800ae1a:	d13b      	bne.n	800ae94 <_printf_float+0x164>
 800ae1c:	2306      	movs	r3, #6
 800ae1e:	6063      	str	r3, [r4, #4]
 800ae20:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ae24:	2300      	movs	r3, #0
 800ae26:	6022      	str	r2, [r4, #0]
 800ae28:	9303      	str	r3, [sp, #12]
 800ae2a:	ab0a      	add	r3, sp, #40	@ 0x28
 800ae2c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ae30:	ab09      	add	r3, sp, #36	@ 0x24
 800ae32:	9300      	str	r3, [sp, #0]
 800ae34:	6861      	ldr	r1, [r4, #4]
 800ae36:	ec49 8b10 	vmov	d0, r8, r9
 800ae3a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ae3e:	4628      	mov	r0, r5
 800ae40:	f7ff fed6 	bl	800abf0 <__cvt>
 800ae44:	9b06      	ldr	r3, [sp, #24]
 800ae46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ae48:	2b47      	cmp	r3, #71	@ 0x47
 800ae4a:	4680      	mov	r8, r0
 800ae4c:	d129      	bne.n	800aea2 <_printf_float+0x172>
 800ae4e:	1cc8      	adds	r0, r1, #3
 800ae50:	db02      	blt.n	800ae58 <_printf_float+0x128>
 800ae52:	6863      	ldr	r3, [r4, #4]
 800ae54:	4299      	cmp	r1, r3
 800ae56:	dd41      	ble.n	800aedc <_printf_float+0x1ac>
 800ae58:	f1aa 0a02 	sub.w	sl, sl, #2
 800ae5c:	fa5f fa8a 	uxtb.w	sl, sl
 800ae60:	3901      	subs	r1, #1
 800ae62:	4652      	mov	r2, sl
 800ae64:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ae68:	9109      	str	r1, [sp, #36]	@ 0x24
 800ae6a:	f7ff ff26 	bl	800acba <__exponent>
 800ae6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ae70:	1813      	adds	r3, r2, r0
 800ae72:	2a01      	cmp	r2, #1
 800ae74:	4681      	mov	r9, r0
 800ae76:	6123      	str	r3, [r4, #16]
 800ae78:	dc02      	bgt.n	800ae80 <_printf_float+0x150>
 800ae7a:	6822      	ldr	r2, [r4, #0]
 800ae7c:	07d2      	lsls	r2, r2, #31
 800ae7e:	d501      	bpl.n	800ae84 <_printf_float+0x154>
 800ae80:	3301      	adds	r3, #1
 800ae82:	6123      	str	r3, [r4, #16]
 800ae84:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d0a2      	beq.n	800add2 <_printf_float+0xa2>
 800ae8c:	232d      	movs	r3, #45	@ 0x2d
 800ae8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae92:	e79e      	b.n	800add2 <_printf_float+0xa2>
 800ae94:	9a06      	ldr	r2, [sp, #24]
 800ae96:	2a47      	cmp	r2, #71	@ 0x47
 800ae98:	d1c2      	bne.n	800ae20 <_printf_float+0xf0>
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d1c0      	bne.n	800ae20 <_printf_float+0xf0>
 800ae9e:	2301      	movs	r3, #1
 800aea0:	e7bd      	b.n	800ae1e <_printf_float+0xee>
 800aea2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aea6:	d9db      	bls.n	800ae60 <_printf_float+0x130>
 800aea8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800aeac:	d118      	bne.n	800aee0 <_printf_float+0x1b0>
 800aeae:	2900      	cmp	r1, #0
 800aeb0:	6863      	ldr	r3, [r4, #4]
 800aeb2:	dd0b      	ble.n	800aecc <_printf_float+0x19c>
 800aeb4:	6121      	str	r1, [r4, #16]
 800aeb6:	b913      	cbnz	r3, 800aebe <_printf_float+0x18e>
 800aeb8:	6822      	ldr	r2, [r4, #0]
 800aeba:	07d0      	lsls	r0, r2, #31
 800aebc:	d502      	bpl.n	800aec4 <_printf_float+0x194>
 800aebe:	3301      	adds	r3, #1
 800aec0:	440b      	add	r3, r1
 800aec2:	6123      	str	r3, [r4, #16]
 800aec4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800aec6:	f04f 0900 	mov.w	r9, #0
 800aeca:	e7db      	b.n	800ae84 <_printf_float+0x154>
 800aecc:	b913      	cbnz	r3, 800aed4 <_printf_float+0x1a4>
 800aece:	6822      	ldr	r2, [r4, #0]
 800aed0:	07d2      	lsls	r2, r2, #31
 800aed2:	d501      	bpl.n	800aed8 <_printf_float+0x1a8>
 800aed4:	3302      	adds	r3, #2
 800aed6:	e7f4      	b.n	800aec2 <_printf_float+0x192>
 800aed8:	2301      	movs	r3, #1
 800aeda:	e7f2      	b.n	800aec2 <_printf_float+0x192>
 800aedc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800aee0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aee2:	4299      	cmp	r1, r3
 800aee4:	db05      	blt.n	800aef2 <_printf_float+0x1c2>
 800aee6:	6823      	ldr	r3, [r4, #0]
 800aee8:	6121      	str	r1, [r4, #16]
 800aeea:	07d8      	lsls	r0, r3, #31
 800aeec:	d5ea      	bpl.n	800aec4 <_printf_float+0x194>
 800aeee:	1c4b      	adds	r3, r1, #1
 800aef0:	e7e7      	b.n	800aec2 <_printf_float+0x192>
 800aef2:	2900      	cmp	r1, #0
 800aef4:	bfd4      	ite	le
 800aef6:	f1c1 0202 	rsble	r2, r1, #2
 800aefa:	2201      	movgt	r2, #1
 800aefc:	4413      	add	r3, r2
 800aefe:	e7e0      	b.n	800aec2 <_printf_float+0x192>
 800af00:	6823      	ldr	r3, [r4, #0]
 800af02:	055a      	lsls	r2, r3, #21
 800af04:	d407      	bmi.n	800af16 <_printf_float+0x1e6>
 800af06:	6923      	ldr	r3, [r4, #16]
 800af08:	4642      	mov	r2, r8
 800af0a:	4631      	mov	r1, r6
 800af0c:	4628      	mov	r0, r5
 800af0e:	47b8      	blx	r7
 800af10:	3001      	adds	r0, #1
 800af12:	d12b      	bne.n	800af6c <_printf_float+0x23c>
 800af14:	e767      	b.n	800ade6 <_printf_float+0xb6>
 800af16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800af1a:	f240 80dd 	bls.w	800b0d8 <_printf_float+0x3a8>
 800af1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800af22:	2200      	movs	r2, #0
 800af24:	2300      	movs	r3, #0
 800af26:	f7f5 fdd7 	bl	8000ad8 <__aeabi_dcmpeq>
 800af2a:	2800      	cmp	r0, #0
 800af2c:	d033      	beq.n	800af96 <_printf_float+0x266>
 800af2e:	4a37      	ldr	r2, [pc, #220]	@ (800b00c <_printf_float+0x2dc>)
 800af30:	2301      	movs	r3, #1
 800af32:	4631      	mov	r1, r6
 800af34:	4628      	mov	r0, r5
 800af36:	47b8      	blx	r7
 800af38:	3001      	adds	r0, #1
 800af3a:	f43f af54 	beq.w	800ade6 <_printf_float+0xb6>
 800af3e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800af42:	4543      	cmp	r3, r8
 800af44:	db02      	blt.n	800af4c <_printf_float+0x21c>
 800af46:	6823      	ldr	r3, [r4, #0]
 800af48:	07d8      	lsls	r0, r3, #31
 800af4a:	d50f      	bpl.n	800af6c <_printf_float+0x23c>
 800af4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af50:	4631      	mov	r1, r6
 800af52:	4628      	mov	r0, r5
 800af54:	47b8      	blx	r7
 800af56:	3001      	adds	r0, #1
 800af58:	f43f af45 	beq.w	800ade6 <_printf_float+0xb6>
 800af5c:	f04f 0900 	mov.w	r9, #0
 800af60:	f108 38ff 	add.w	r8, r8, #4294967295
 800af64:	f104 0a1a 	add.w	sl, r4, #26
 800af68:	45c8      	cmp	r8, r9
 800af6a:	dc09      	bgt.n	800af80 <_printf_float+0x250>
 800af6c:	6823      	ldr	r3, [r4, #0]
 800af6e:	079b      	lsls	r3, r3, #30
 800af70:	f100 8103 	bmi.w	800b17a <_printf_float+0x44a>
 800af74:	68e0      	ldr	r0, [r4, #12]
 800af76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af78:	4298      	cmp	r0, r3
 800af7a:	bfb8      	it	lt
 800af7c:	4618      	movlt	r0, r3
 800af7e:	e734      	b.n	800adea <_printf_float+0xba>
 800af80:	2301      	movs	r3, #1
 800af82:	4652      	mov	r2, sl
 800af84:	4631      	mov	r1, r6
 800af86:	4628      	mov	r0, r5
 800af88:	47b8      	blx	r7
 800af8a:	3001      	adds	r0, #1
 800af8c:	f43f af2b 	beq.w	800ade6 <_printf_float+0xb6>
 800af90:	f109 0901 	add.w	r9, r9, #1
 800af94:	e7e8      	b.n	800af68 <_printf_float+0x238>
 800af96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af98:	2b00      	cmp	r3, #0
 800af9a:	dc39      	bgt.n	800b010 <_printf_float+0x2e0>
 800af9c:	4a1b      	ldr	r2, [pc, #108]	@ (800b00c <_printf_float+0x2dc>)
 800af9e:	2301      	movs	r3, #1
 800afa0:	4631      	mov	r1, r6
 800afa2:	4628      	mov	r0, r5
 800afa4:	47b8      	blx	r7
 800afa6:	3001      	adds	r0, #1
 800afa8:	f43f af1d 	beq.w	800ade6 <_printf_float+0xb6>
 800afac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800afb0:	ea59 0303 	orrs.w	r3, r9, r3
 800afb4:	d102      	bne.n	800afbc <_printf_float+0x28c>
 800afb6:	6823      	ldr	r3, [r4, #0]
 800afb8:	07d9      	lsls	r1, r3, #31
 800afba:	d5d7      	bpl.n	800af6c <_printf_float+0x23c>
 800afbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afc0:	4631      	mov	r1, r6
 800afc2:	4628      	mov	r0, r5
 800afc4:	47b8      	blx	r7
 800afc6:	3001      	adds	r0, #1
 800afc8:	f43f af0d 	beq.w	800ade6 <_printf_float+0xb6>
 800afcc:	f04f 0a00 	mov.w	sl, #0
 800afd0:	f104 0b1a 	add.w	fp, r4, #26
 800afd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afd6:	425b      	negs	r3, r3
 800afd8:	4553      	cmp	r3, sl
 800afda:	dc01      	bgt.n	800afe0 <_printf_float+0x2b0>
 800afdc:	464b      	mov	r3, r9
 800afde:	e793      	b.n	800af08 <_printf_float+0x1d8>
 800afe0:	2301      	movs	r3, #1
 800afe2:	465a      	mov	r2, fp
 800afe4:	4631      	mov	r1, r6
 800afe6:	4628      	mov	r0, r5
 800afe8:	47b8      	blx	r7
 800afea:	3001      	adds	r0, #1
 800afec:	f43f aefb 	beq.w	800ade6 <_printf_float+0xb6>
 800aff0:	f10a 0a01 	add.w	sl, sl, #1
 800aff4:	e7ee      	b.n	800afd4 <_printf_float+0x2a4>
 800aff6:	bf00      	nop
 800aff8:	7fefffff 	.word	0x7fefffff
 800affc:	0800f8d8 	.word	0x0800f8d8
 800b000:	0800f8d4 	.word	0x0800f8d4
 800b004:	0800f8e0 	.word	0x0800f8e0
 800b008:	0800f8dc 	.word	0x0800f8dc
 800b00c:	0800f8e4 	.word	0x0800f8e4
 800b010:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b012:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b016:	4553      	cmp	r3, sl
 800b018:	bfa8      	it	ge
 800b01a:	4653      	movge	r3, sl
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	4699      	mov	r9, r3
 800b020:	dc36      	bgt.n	800b090 <_printf_float+0x360>
 800b022:	f04f 0b00 	mov.w	fp, #0
 800b026:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b02a:	f104 021a 	add.w	r2, r4, #26
 800b02e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b030:	9306      	str	r3, [sp, #24]
 800b032:	eba3 0309 	sub.w	r3, r3, r9
 800b036:	455b      	cmp	r3, fp
 800b038:	dc31      	bgt.n	800b09e <_printf_float+0x36e>
 800b03a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b03c:	459a      	cmp	sl, r3
 800b03e:	dc3a      	bgt.n	800b0b6 <_printf_float+0x386>
 800b040:	6823      	ldr	r3, [r4, #0]
 800b042:	07da      	lsls	r2, r3, #31
 800b044:	d437      	bmi.n	800b0b6 <_printf_float+0x386>
 800b046:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b048:	ebaa 0903 	sub.w	r9, sl, r3
 800b04c:	9b06      	ldr	r3, [sp, #24]
 800b04e:	ebaa 0303 	sub.w	r3, sl, r3
 800b052:	4599      	cmp	r9, r3
 800b054:	bfa8      	it	ge
 800b056:	4699      	movge	r9, r3
 800b058:	f1b9 0f00 	cmp.w	r9, #0
 800b05c:	dc33      	bgt.n	800b0c6 <_printf_float+0x396>
 800b05e:	f04f 0800 	mov.w	r8, #0
 800b062:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b066:	f104 0b1a 	add.w	fp, r4, #26
 800b06a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b06c:	ebaa 0303 	sub.w	r3, sl, r3
 800b070:	eba3 0309 	sub.w	r3, r3, r9
 800b074:	4543      	cmp	r3, r8
 800b076:	f77f af79 	ble.w	800af6c <_printf_float+0x23c>
 800b07a:	2301      	movs	r3, #1
 800b07c:	465a      	mov	r2, fp
 800b07e:	4631      	mov	r1, r6
 800b080:	4628      	mov	r0, r5
 800b082:	47b8      	blx	r7
 800b084:	3001      	adds	r0, #1
 800b086:	f43f aeae 	beq.w	800ade6 <_printf_float+0xb6>
 800b08a:	f108 0801 	add.w	r8, r8, #1
 800b08e:	e7ec      	b.n	800b06a <_printf_float+0x33a>
 800b090:	4642      	mov	r2, r8
 800b092:	4631      	mov	r1, r6
 800b094:	4628      	mov	r0, r5
 800b096:	47b8      	blx	r7
 800b098:	3001      	adds	r0, #1
 800b09a:	d1c2      	bne.n	800b022 <_printf_float+0x2f2>
 800b09c:	e6a3      	b.n	800ade6 <_printf_float+0xb6>
 800b09e:	2301      	movs	r3, #1
 800b0a0:	4631      	mov	r1, r6
 800b0a2:	4628      	mov	r0, r5
 800b0a4:	9206      	str	r2, [sp, #24]
 800b0a6:	47b8      	blx	r7
 800b0a8:	3001      	adds	r0, #1
 800b0aa:	f43f ae9c 	beq.w	800ade6 <_printf_float+0xb6>
 800b0ae:	9a06      	ldr	r2, [sp, #24]
 800b0b0:	f10b 0b01 	add.w	fp, fp, #1
 800b0b4:	e7bb      	b.n	800b02e <_printf_float+0x2fe>
 800b0b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0ba:	4631      	mov	r1, r6
 800b0bc:	4628      	mov	r0, r5
 800b0be:	47b8      	blx	r7
 800b0c0:	3001      	adds	r0, #1
 800b0c2:	d1c0      	bne.n	800b046 <_printf_float+0x316>
 800b0c4:	e68f      	b.n	800ade6 <_printf_float+0xb6>
 800b0c6:	9a06      	ldr	r2, [sp, #24]
 800b0c8:	464b      	mov	r3, r9
 800b0ca:	4442      	add	r2, r8
 800b0cc:	4631      	mov	r1, r6
 800b0ce:	4628      	mov	r0, r5
 800b0d0:	47b8      	blx	r7
 800b0d2:	3001      	adds	r0, #1
 800b0d4:	d1c3      	bne.n	800b05e <_printf_float+0x32e>
 800b0d6:	e686      	b.n	800ade6 <_printf_float+0xb6>
 800b0d8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b0dc:	f1ba 0f01 	cmp.w	sl, #1
 800b0e0:	dc01      	bgt.n	800b0e6 <_printf_float+0x3b6>
 800b0e2:	07db      	lsls	r3, r3, #31
 800b0e4:	d536      	bpl.n	800b154 <_printf_float+0x424>
 800b0e6:	2301      	movs	r3, #1
 800b0e8:	4642      	mov	r2, r8
 800b0ea:	4631      	mov	r1, r6
 800b0ec:	4628      	mov	r0, r5
 800b0ee:	47b8      	blx	r7
 800b0f0:	3001      	adds	r0, #1
 800b0f2:	f43f ae78 	beq.w	800ade6 <_printf_float+0xb6>
 800b0f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0fa:	4631      	mov	r1, r6
 800b0fc:	4628      	mov	r0, r5
 800b0fe:	47b8      	blx	r7
 800b100:	3001      	adds	r0, #1
 800b102:	f43f ae70 	beq.w	800ade6 <_printf_float+0xb6>
 800b106:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b10a:	2200      	movs	r2, #0
 800b10c:	2300      	movs	r3, #0
 800b10e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b112:	f7f5 fce1 	bl	8000ad8 <__aeabi_dcmpeq>
 800b116:	b9c0      	cbnz	r0, 800b14a <_printf_float+0x41a>
 800b118:	4653      	mov	r3, sl
 800b11a:	f108 0201 	add.w	r2, r8, #1
 800b11e:	4631      	mov	r1, r6
 800b120:	4628      	mov	r0, r5
 800b122:	47b8      	blx	r7
 800b124:	3001      	adds	r0, #1
 800b126:	d10c      	bne.n	800b142 <_printf_float+0x412>
 800b128:	e65d      	b.n	800ade6 <_printf_float+0xb6>
 800b12a:	2301      	movs	r3, #1
 800b12c:	465a      	mov	r2, fp
 800b12e:	4631      	mov	r1, r6
 800b130:	4628      	mov	r0, r5
 800b132:	47b8      	blx	r7
 800b134:	3001      	adds	r0, #1
 800b136:	f43f ae56 	beq.w	800ade6 <_printf_float+0xb6>
 800b13a:	f108 0801 	add.w	r8, r8, #1
 800b13e:	45d0      	cmp	r8, sl
 800b140:	dbf3      	blt.n	800b12a <_printf_float+0x3fa>
 800b142:	464b      	mov	r3, r9
 800b144:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b148:	e6df      	b.n	800af0a <_printf_float+0x1da>
 800b14a:	f04f 0800 	mov.w	r8, #0
 800b14e:	f104 0b1a 	add.w	fp, r4, #26
 800b152:	e7f4      	b.n	800b13e <_printf_float+0x40e>
 800b154:	2301      	movs	r3, #1
 800b156:	4642      	mov	r2, r8
 800b158:	e7e1      	b.n	800b11e <_printf_float+0x3ee>
 800b15a:	2301      	movs	r3, #1
 800b15c:	464a      	mov	r2, r9
 800b15e:	4631      	mov	r1, r6
 800b160:	4628      	mov	r0, r5
 800b162:	47b8      	blx	r7
 800b164:	3001      	adds	r0, #1
 800b166:	f43f ae3e 	beq.w	800ade6 <_printf_float+0xb6>
 800b16a:	f108 0801 	add.w	r8, r8, #1
 800b16e:	68e3      	ldr	r3, [r4, #12]
 800b170:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b172:	1a5b      	subs	r3, r3, r1
 800b174:	4543      	cmp	r3, r8
 800b176:	dcf0      	bgt.n	800b15a <_printf_float+0x42a>
 800b178:	e6fc      	b.n	800af74 <_printf_float+0x244>
 800b17a:	f04f 0800 	mov.w	r8, #0
 800b17e:	f104 0919 	add.w	r9, r4, #25
 800b182:	e7f4      	b.n	800b16e <_printf_float+0x43e>

0800b184 <_printf_common>:
 800b184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b188:	4616      	mov	r6, r2
 800b18a:	4698      	mov	r8, r3
 800b18c:	688a      	ldr	r2, [r1, #8]
 800b18e:	690b      	ldr	r3, [r1, #16]
 800b190:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b194:	4293      	cmp	r3, r2
 800b196:	bfb8      	it	lt
 800b198:	4613      	movlt	r3, r2
 800b19a:	6033      	str	r3, [r6, #0]
 800b19c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b1a0:	4607      	mov	r7, r0
 800b1a2:	460c      	mov	r4, r1
 800b1a4:	b10a      	cbz	r2, 800b1aa <_printf_common+0x26>
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	6033      	str	r3, [r6, #0]
 800b1aa:	6823      	ldr	r3, [r4, #0]
 800b1ac:	0699      	lsls	r1, r3, #26
 800b1ae:	bf42      	ittt	mi
 800b1b0:	6833      	ldrmi	r3, [r6, #0]
 800b1b2:	3302      	addmi	r3, #2
 800b1b4:	6033      	strmi	r3, [r6, #0]
 800b1b6:	6825      	ldr	r5, [r4, #0]
 800b1b8:	f015 0506 	ands.w	r5, r5, #6
 800b1bc:	d106      	bne.n	800b1cc <_printf_common+0x48>
 800b1be:	f104 0a19 	add.w	sl, r4, #25
 800b1c2:	68e3      	ldr	r3, [r4, #12]
 800b1c4:	6832      	ldr	r2, [r6, #0]
 800b1c6:	1a9b      	subs	r3, r3, r2
 800b1c8:	42ab      	cmp	r3, r5
 800b1ca:	dc26      	bgt.n	800b21a <_printf_common+0x96>
 800b1cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b1d0:	6822      	ldr	r2, [r4, #0]
 800b1d2:	3b00      	subs	r3, #0
 800b1d4:	bf18      	it	ne
 800b1d6:	2301      	movne	r3, #1
 800b1d8:	0692      	lsls	r2, r2, #26
 800b1da:	d42b      	bmi.n	800b234 <_printf_common+0xb0>
 800b1dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b1e0:	4641      	mov	r1, r8
 800b1e2:	4638      	mov	r0, r7
 800b1e4:	47c8      	blx	r9
 800b1e6:	3001      	adds	r0, #1
 800b1e8:	d01e      	beq.n	800b228 <_printf_common+0xa4>
 800b1ea:	6823      	ldr	r3, [r4, #0]
 800b1ec:	6922      	ldr	r2, [r4, #16]
 800b1ee:	f003 0306 	and.w	r3, r3, #6
 800b1f2:	2b04      	cmp	r3, #4
 800b1f4:	bf02      	ittt	eq
 800b1f6:	68e5      	ldreq	r5, [r4, #12]
 800b1f8:	6833      	ldreq	r3, [r6, #0]
 800b1fa:	1aed      	subeq	r5, r5, r3
 800b1fc:	68a3      	ldr	r3, [r4, #8]
 800b1fe:	bf0c      	ite	eq
 800b200:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b204:	2500      	movne	r5, #0
 800b206:	4293      	cmp	r3, r2
 800b208:	bfc4      	itt	gt
 800b20a:	1a9b      	subgt	r3, r3, r2
 800b20c:	18ed      	addgt	r5, r5, r3
 800b20e:	2600      	movs	r6, #0
 800b210:	341a      	adds	r4, #26
 800b212:	42b5      	cmp	r5, r6
 800b214:	d11a      	bne.n	800b24c <_printf_common+0xc8>
 800b216:	2000      	movs	r0, #0
 800b218:	e008      	b.n	800b22c <_printf_common+0xa8>
 800b21a:	2301      	movs	r3, #1
 800b21c:	4652      	mov	r2, sl
 800b21e:	4641      	mov	r1, r8
 800b220:	4638      	mov	r0, r7
 800b222:	47c8      	blx	r9
 800b224:	3001      	adds	r0, #1
 800b226:	d103      	bne.n	800b230 <_printf_common+0xac>
 800b228:	f04f 30ff 	mov.w	r0, #4294967295
 800b22c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b230:	3501      	adds	r5, #1
 800b232:	e7c6      	b.n	800b1c2 <_printf_common+0x3e>
 800b234:	18e1      	adds	r1, r4, r3
 800b236:	1c5a      	adds	r2, r3, #1
 800b238:	2030      	movs	r0, #48	@ 0x30
 800b23a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b23e:	4422      	add	r2, r4
 800b240:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b244:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b248:	3302      	adds	r3, #2
 800b24a:	e7c7      	b.n	800b1dc <_printf_common+0x58>
 800b24c:	2301      	movs	r3, #1
 800b24e:	4622      	mov	r2, r4
 800b250:	4641      	mov	r1, r8
 800b252:	4638      	mov	r0, r7
 800b254:	47c8      	blx	r9
 800b256:	3001      	adds	r0, #1
 800b258:	d0e6      	beq.n	800b228 <_printf_common+0xa4>
 800b25a:	3601      	adds	r6, #1
 800b25c:	e7d9      	b.n	800b212 <_printf_common+0x8e>
	...

0800b260 <_printf_i>:
 800b260:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b264:	7e0f      	ldrb	r7, [r1, #24]
 800b266:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b268:	2f78      	cmp	r7, #120	@ 0x78
 800b26a:	4691      	mov	r9, r2
 800b26c:	4680      	mov	r8, r0
 800b26e:	460c      	mov	r4, r1
 800b270:	469a      	mov	sl, r3
 800b272:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b276:	d807      	bhi.n	800b288 <_printf_i+0x28>
 800b278:	2f62      	cmp	r7, #98	@ 0x62
 800b27a:	d80a      	bhi.n	800b292 <_printf_i+0x32>
 800b27c:	2f00      	cmp	r7, #0
 800b27e:	f000 80d1 	beq.w	800b424 <_printf_i+0x1c4>
 800b282:	2f58      	cmp	r7, #88	@ 0x58
 800b284:	f000 80b8 	beq.w	800b3f8 <_printf_i+0x198>
 800b288:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b28c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b290:	e03a      	b.n	800b308 <_printf_i+0xa8>
 800b292:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b296:	2b15      	cmp	r3, #21
 800b298:	d8f6      	bhi.n	800b288 <_printf_i+0x28>
 800b29a:	a101      	add	r1, pc, #4	@ (adr r1, 800b2a0 <_printf_i+0x40>)
 800b29c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b2a0:	0800b2f9 	.word	0x0800b2f9
 800b2a4:	0800b30d 	.word	0x0800b30d
 800b2a8:	0800b289 	.word	0x0800b289
 800b2ac:	0800b289 	.word	0x0800b289
 800b2b0:	0800b289 	.word	0x0800b289
 800b2b4:	0800b289 	.word	0x0800b289
 800b2b8:	0800b30d 	.word	0x0800b30d
 800b2bc:	0800b289 	.word	0x0800b289
 800b2c0:	0800b289 	.word	0x0800b289
 800b2c4:	0800b289 	.word	0x0800b289
 800b2c8:	0800b289 	.word	0x0800b289
 800b2cc:	0800b40b 	.word	0x0800b40b
 800b2d0:	0800b337 	.word	0x0800b337
 800b2d4:	0800b3c5 	.word	0x0800b3c5
 800b2d8:	0800b289 	.word	0x0800b289
 800b2dc:	0800b289 	.word	0x0800b289
 800b2e0:	0800b42d 	.word	0x0800b42d
 800b2e4:	0800b289 	.word	0x0800b289
 800b2e8:	0800b337 	.word	0x0800b337
 800b2ec:	0800b289 	.word	0x0800b289
 800b2f0:	0800b289 	.word	0x0800b289
 800b2f4:	0800b3cd 	.word	0x0800b3cd
 800b2f8:	6833      	ldr	r3, [r6, #0]
 800b2fa:	1d1a      	adds	r2, r3, #4
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	6032      	str	r2, [r6, #0]
 800b300:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b304:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b308:	2301      	movs	r3, #1
 800b30a:	e09c      	b.n	800b446 <_printf_i+0x1e6>
 800b30c:	6833      	ldr	r3, [r6, #0]
 800b30e:	6820      	ldr	r0, [r4, #0]
 800b310:	1d19      	adds	r1, r3, #4
 800b312:	6031      	str	r1, [r6, #0]
 800b314:	0606      	lsls	r6, r0, #24
 800b316:	d501      	bpl.n	800b31c <_printf_i+0xbc>
 800b318:	681d      	ldr	r5, [r3, #0]
 800b31a:	e003      	b.n	800b324 <_printf_i+0xc4>
 800b31c:	0645      	lsls	r5, r0, #25
 800b31e:	d5fb      	bpl.n	800b318 <_printf_i+0xb8>
 800b320:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b324:	2d00      	cmp	r5, #0
 800b326:	da03      	bge.n	800b330 <_printf_i+0xd0>
 800b328:	232d      	movs	r3, #45	@ 0x2d
 800b32a:	426d      	negs	r5, r5
 800b32c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b330:	4858      	ldr	r0, [pc, #352]	@ (800b494 <_printf_i+0x234>)
 800b332:	230a      	movs	r3, #10
 800b334:	e011      	b.n	800b35a <_printf_i+0xfa>
 800b336:	6821      	ldr	r1, [r4, #0]
 800b338:	6833      	ldr	r3, [r6, #0]
 800b33a:	0608      	lsls	r0, r1, #24
 800b33c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b340:	d402      	bmi.n	800b348 <_printf_i+0xe8>
 800b342:	0649      	lsls	r1, r1, #25
 800b344:	bf48      	it	mi
 800b346:	b2ad      	uxthmi	r5, r5
 800b348:	2f6f      	cmp	r7, #111	@ 0x6f
 800b34a:	4852      	ldr	r0, [pc, #328]	@ (800b494 <_printf_i+0x234>)
 800b34c:	6033      	str	r3, [r6, #0]
 800b34e:	bf14      	ite	ne
 800b350:	230a      	movne	r3, #10
 800b352:	2308      	moveq	r3, #8
 800b354:	2100      	movs	r1, #0
 800b356:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b35a:	6866      	ldr	r6, [r4, #4]
 800b35c:	60a6      	str	r6, [r4, #8]
 800b35e:	2e00      	cmp	r6, #0
 800b360:	db05      	blt.n	800b36e <_printf_i+0x10e>
 800b362:	6821      	ldr	r1, [r4, #0]
 800b364:	432e      	orrs	r6, r5
 800b366:	f021 0104 	bic.w	r1, r1, #4
 800b36a:	6021      	str	r1, [r4, #0]
 800b36c:	d04b      	beq.n	800b406 <_printf_i+0x1a6>
 800b36e:	4616      	mov	r6, r2
 800b370:	fbb5 f1f3 	udiv	r1, r5, r3
 800b374:	fb03 5711 	mls	r7, r3, r1, r5
 800b378:	5dc7      	ldrb	r7, [r0, r7]
 800b37a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b37e:	462f      	mov	r7, r5
 800b380:	42bb      	cmp	r3, r7
 800b382:	460d      	mov	r5, r1
 800b384:	d9f4      	bls.n	800b370 <_printf_i+0x110>
 800b386:	2b08      	cmp	r3, #8
 800b388:	d10b      	bne.n	800b3a2 <_printf_i+0x142>
 800b38a:	6823      	ldr	r3, [r4, #0]
 800b38c:	07df      	lsls	r7, r3, #31
 800b38e:	d508      	bpl.n	800b3a2 <_printf_i+0x142>
 800b390:	6923      	ldr	r3, [r4, #16]
 800b392:	6861      	ldr	r1, [r4, #4]
 800b394:	4299      	cmp	r1, r3
 800b396:	bfde      	ittt	le
 800b398:	2330      	movle	r3, #48	@ 0x30
 800b39a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b39e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b3a2:	1b92      	subs	r2, r2, r6
 800b3a4:	6122      	str	r2, [r4, #16]
 800b3a6:	f8cd a000 	str.w	sl, [sp]
 800b3aa:	464b      	mov	r3, r9
 800b3ac:	aa03      	add	r2, sp, #12
 800b3ae:	4621      	mov	r1, r4
 800b3b0:	4640      	mov	r0, r8
 800b3b2:	f7ff fee7 	bl	800b184 <_printf_common>
 800b3b6:	3001      	adds	r0, #1
 800b3b8:	d14a      	bne.n	800b450 <_printf_i+0x1f0>
 800b3ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b3be:	b004      	add	sp, #16
 800b3c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3c4:	6823      	ldr	r3, [r4, #0]
 800b3c6:	f043 0320 	orr.w	r3, r3, #32
 800b3ca:	6023      	str	r3, [r4, #0]
 800b3cc:	4832      	ldr	r0, [pc, #200]	@ (800b498 <_printf_i+0x238>)
 800b3ce:	2778      	movs	r7, #120	@ 0x78
 800b3d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b3d4:	6823      	ldr	r3, [r4, #0]
 800b3d6:	6831      	ldr	r1, [r6, #0]
 800b3d8:	061f      	lsls	r7, r3, #24
 800b3da:	f851 5b04 	ldr.w	r5, [r1], #4
 800b3de:	d402      	bmi.n	800b3e6 <_printf_i+0x186>
 800b3e0:	065f      	lsls	r7, r3, #25
 800b3e2:	bf48      	it	mi
 800b3e4:	b2ad      	uxthmi	r5, r5
 800b3e6:	6031      	str	r1, [r6, #0]
 800b3e8:	07d9      	lsls	r1, r3, #31
 800b3ea:	bf44      	itt	mi
 800b3ec:	f043 0320 	orrmi.w	r3, r3, #32
 800b3f0:	6023      	strmi	r3, [r4, #0]
 800b3f2:	b11d      	cbz	r5, 800b3fc <_printf_i+0x19c>
 800b3f4:	2310      	movs	r3, #16
 800b3f6:	e7ad      	b.n	800b354 <_printf_i+0xf4>
 800b3f8:	4826      	ldr	r0, [pc, #152]	@ (800b494 <_printf_i+0x234>)
 800b3fa:	e7e9      	b.n	800b3d0 <_printf_i+0x170>
 800b3fc:	6823      	ldr	r3, [r4, #0]
 800b3fe:	f023 0320 	bic.w	r3, r3, #32
 800b402:	6023      	str	r3, [r4, #0]
 800b404:	e7f6      	b.n	800b3f4 <_printf_i+0x194>
 800b406:	4616      	mov	r6, r2
 800b408:	e7bd      	b.n	800b386 <_printf_i+0x126>
 800b40a:	6833      	ldr	r3, [r6, #0]
 800b40c:	6825      	ldr	r5, [r4, #0]
 800b40e:	6961      	ldr	r1, [r4, #20]
 800b410:	1d18      	adds	r0, r3, #4
 800b412:	6030      	str	r0, [r6, #0]
 800b414:	062e      	lsls	r6, r5, #24
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	d501      	bpl.n	800b41e <_printf_i+0x1be>
 800b41a:	6019      	str	r1, [r3, #0]
 800b41c:	e002      	b.n	800b424 <_printf_i+0x1c4>
 800b41e:	0668      	lsls	r0, r5, #25
 800b420:	d5fb      	bpl.n	800b41a <_printf_i+0x1ba>
 800b422:	8019      	strh	r1, [r3, #0]
 800b424:	2300      	movs	r3, #0
 800b426:	6123      	str	r3, [r4, #16]
 800b428:	4616      	mov	r6, r2
 800b42a:	e7bc      	b.n	800b3a6 <_printf_i+0x146>
 800b42c:	6833      	ldr	r3, [r6, #0]
 800b42e:	1d1a      	adds	r2, r3, #4
 800b430:	6032      	str	r2, [r6, #0]
 800b432:	681e      	ldr	r6, [r3, #0]
 800b434:	6862      	ldr	r2, [r4, #4]
 800b436:	2100      	movs	r1, #0
 800b438:	4630      	mov	r0, r6
 800b43a:	f7f4 fed1 	bl	80001e0 <memchr>
 800b43e:	b108      	cbz	r0, 800b444 <_printf_i+0x1e4>
 800b440:	1b80      	subs	r0, r0, r6
 800b442:	6060      	str	r0, [r4, #4]
 800b444:	6863      	ldr	r3, [r4, #4]
 800b446:	6123      	str	r3, [r4, #16]
 800b448:	2300      	movs	r3, #0
 800b44a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b44e:	e7aa      	b.n	800b3a6 <_printf_i+0x146>
 800b450:	6923      	ldr	r3, [r4, #16]
 800b452:	4632      	mov	r2, r6
 800b454:	4649      	mov	r1, r9
 800b456:	4640      	mov	r0, r8
 800b458:	47d0      	blx	sl
 800b45a:	3001      	adds	r0, #1
 800b45c:	d0ad      	beq.n	800b3ba <_printf_i+0x15a>
 800b45e:	6823      	ldr	r3, [r4, #0]
 800b460:	079b      	lsls	r3, r3, #30
 800b462:	d413      	bmi.n	800b48c <_printf_i+0x22c>
 800b464:	68e0      	ldr	r0, [r4, #12]
 800b466:	9b03      	ldr	r3, [sp, #12]
 800b468:	4298      	cmp	r0, r3
 800b46a:	bfb8      	it	lt
 800b46c:	4618      	movlt	r0, r3
 800b46e:	e7a6      	b.n	800b3be <_printf_i+0x15e>
 800b470:	2301      	movs	r3, #1
 800b472:	4632      	mov	r2, r6
 800b474:	4649      	mov	r1, r9
 800b476:	4640      	mov	r0, r8
 800b478:	47d0      	blx	sl
 800b47a:	3001      	adds	r0, #1
 800b47c:	d09d      	beq.n	800b3ba <_printf_i+0x15a>
 800b47e:	3501      	adds	r5, #1
 800b480:	68e3      	ldr	r3, [r4, #12]
 800b482:	9903      	ldr	r1, [sp, #12]
 800b484:	1a5b      	subs	r3, r3, r1
 800b486:	42ab      	cmp	r3, r5
 800b488:	dcf2      	bgt.n	800b470 <_printf_i+0x210>
 800b48a:	e7eb      	b.n	800b464 <_printf_i+0x204>
 800b48c:	2500      	movs	r5, #0
 800b48e:	f104 0619 	add.w	r6, r4, #25
 800b492:	e7f5      	b.n	800b480 <_printf_i+0x220>
 800b494:	0800f8e6 	.word	0x0800f8e6
 800b498:	0800f8f7 	.word	0x0800f8f7

0800b49c <std>:
 800b49c:	2300      	movs	r3, #0
 800b49e:	b510      	push	{r4, lr}
 800b4a0:	4604      	mov	r4, r0
 800b4a2:	e9c0 3300 	strd	r3, r3, [r0]
 800b4a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b4aa:	6083      	str	r3, [r0, #8]
 800b4ac:	8181      	strh	r1, [r0, #12]
 800b4ae:	6643      	str	r3, [r0, #100]	@ 0x64
 800b4b0:	81c2      	strh	r2, [r0, #14]
 800b4b2:	6183      	str	r3, [r0, #24]
 800b4b4:	4619      	mov	r1, r3
 800b4b6:	2208      	movs	r2, #8
 800b4b8:	305c      	adds	r0, #92	@ 0x5c
 800b4ba:	f000 f953 	bl	800b764 <memset>
 800b4be:	4b0d      	ldr	r3, [pc, #52]	@ (800b4f4 <std+0x58>)
 800b4c0:	6263      	str	r3, [r4, #36]	@ 0x24
 800b4c2:	4b0d      	ldr	r3, [pc, #52]	@ (800b4f8 <std+0x5c>)
 800b4c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b4c6:	4b0d      	ldr	r3, [pc, #52]	@ (800b4fc <std+0x60>)
 800b4c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b4ca:	4b0d      	ldr	r3, [pc, #52]	@ (800b500 <std+0x64>)
 800b4cc:	6323      	str	r3, [r4, #48]	@ 0x30
 800b4ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b504 <std+0x68>)
 800b4d0:	6224      	str	r4, [r4, #32]
 800b4d2:	429c      	cmp	r4, r3
 800b4d4:	d006      	beq.n	800b4e4 <std+0x48>
 800b4d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b4da:	4294      	cmp	r4, r2
 800b4dc:	d002      	beq.n	800b4e4 <std+0x48>
 800b4de:	33d0      	adds	r3, #208	@ 0xd0
 800b4e0:	429c      	cmp	r4, r3
 800b4e2:	d105      	bne.n	800b4f0 <std+0x54>
 800b4e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b4e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4ec:	f000 b9c6 	b.w	800b87c <__retarget_lock_init_recursive>
 800b4f0:	bd10      	pop	{r4, pc}
 800b4f2:	bf00      	nop
 800b4f4:	0800b665 	.word	0x0800b665
 800b4f8:	0800b687 	.word	0x0800b687
 800b4fc:	0800b6bf 	.word	0x0800b6bf
 800b500:	0800b6e3 	.word	0x0800b6e3
 800b504:	200015a0 	.word	0x200015a0

0800b508 <stdio_exit_handler>:
 800b508:	4a02      	ldr	r2, [pc, #8]	@ (800b514 <stdio_exit_handler+0xc>)
 800b50a:	4903      	ldr	r1, [pc, #12]	@ (800b518 <stdio_exit_handler+0x10>)
 800b50c:	4803      	ldr	r0, [pc, #12]	@ (800b51c <stdio_exit_handler+0x14>)
 800b50e:	f000 b869 	b.w	800b5e4 <_fwalk_sglue>
 800b512:	bf00      	nop
 800b514:	2000006c 	.word	0x2000006c
 800b518:	0800d1e5 	.word	0x0800d1e5
 800b51c:	2000007c 	.word	0x2000007c

0800b520 <cleanup_stdio>:
 800b520:	6841      	ldr	r1, [r0, #4]
 800b522:	4b0c      	ldr	r3, [pc, #48]	@ (800b554 <cleanup_stdio+0x34>)
 800b524:	4299      	cmp	r1, r3
 800b526:	b510      	push	{r4, lr}
 800b528:	4604      	mov	r4, r0
 800b52a:	d001      	beq.n	800b530 <cleanup_stdio+0x10>
 800b52c:	f001 fe5a 	bl	800d1e4 <_fflush_r>
 800b530:	68a1      	ldr	r1, [r4, #8]
 800b532:	4b09      	ldr	r3, [pc, #36]	@ (800b558 <cleanup_stdio+0x38>)
 800b534:	4299      	cmp	r1, r3
 800b536:	d002      	beq.n	800b53e <cleanup_stdio+0x1e>
 800b538:	4620      	mov	r0, r4
 800b53a:	f001 fe53 	bl	800d1e4 <_fflush_r>
 800b53e:	68e1      	ldr	r1, [r4, #12]
 800b540:	4b06      	ldr	r3, [pc, #24]	@ (800b55c <cleanup_stdio+0x3c>)
 800b542:	4299      	cmp	r1, r3
 800b544:	d004      	beq.n	800b550 <cleanup_stdio+0x30>
 800b546:	4620      	mov	r0, r4
 800b548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b54c:	f001 be4a 	b.w	800d1e4 <_fflush_r>
 800b550:	bd10      	pop	{r4, pc}
 800b552:	bf00      	nop
 800b554:	200015a0 	.word	0x200015a0
 800b558:	20001608 	.word	0x20001608
 800b55c:	20001670 	.word	0x20001670

0800b560 <global_stdio_init.part.0>:
 800b560:	b510      	push	{r4, lr}
 800b562:	4b0b      	ldr	r3, [pc, #44]	@ (800b590 <global_stdio_init.part.0+0x30>)
 800b564:	4c0b      	ldr	r4, [pc, #44]	@ (800b594 <global_stdio_init.part.0+0x34>)
 800b566:	4a0c      	ldr	r2, [pc, #48]	@ (800b598 <global_stdio_init.part.0+0x38>)
 800b568:	601a      	str	r2, [r3, #0]
 800b56a:	4620      	mov	r0, r4
 800b56c:	2200      	movs	r2, #0
 800b56e:	2104      	movs	r1, #4
 800b570:	f7ff ff94 	bl	800b49c <std>
 800b574:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b578:	2201      	movs	r2, #1
 800b57a:	2109      	movs	r1, #9
 800b57c:	f7ff ff8e 	bl	800b49c <std>
 800b580:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b584:	2202      	movs	r2, #2
 800b586:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b58a:	2112      	movs	r1, #18
 800b58c:	f7ff bf86 	b.w	800b49c <std>
 800b590:	200016d8 	.word	0x200016d8
 800b594:	200015a0 	.word	0x200015a0
 800b598:	0800b509 	.word	0x0800b509

0800b59c <__sfp_lock_acquire>:
 800b59c:	4801      	ldr	r0, [pc, #4]	@ (800b5a4 <__sfp_lock_acquire+0x8>)
 800b59e:	f000 b96e 	b.w	800b87e <__retarget_lock_acquire_recursive>
 800b5a2:	bf00      	nop
 800b5a4:	200016e1 	.word	0x200016e1

0800b5a8 <__sfp_lock_release>:
 800b5a8:	4801      	ldr	r0, [pc, #4]	@ (800b5b0 <__sfp_lock_release+0x8>)
 800b5aa:	f000 b969 	b.w	800b880 <__retarget_lock_release_recursive>
 800b5ae:	bf00      	nop
 800b5b0:	200016e1 	.word	0x200016e1

0800b5b4 <__sinit>:
 800b5b4:	b510      	push	{r4, lr}
 800b5b6:	4604      	mov	r4, r0
 800b5b8:	f7ff fff0 	bl	800b59c <__sfp_lock_acquire>
 800b5bc:	6a23      	ldr	r3, [r4, #32]
 800b5be:	b11b      	cbz	r3, 800b5c8 <__sinit+0x14>
 800b5c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5c4:	f7ff bff0 	b.w	800b5a8 <__sfp_lock_release>
 800b5c8:	4b04      	ldr	r3, [pc, #16]	@ (800b5dc <__sinit+0x28>)
 800b5ca:	6223      	str	r3, [r4, #32]
 800b5cc:	4b04      	ldr	r3, [pc, #16]	@ (800b5e0 <__sinit+0x2c>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d1f5      	bne.n	800b5c0 <__sinit+0xc>
 800b5d4:	f7ff ffc4 	bl	800b560 <global_stdio_init.part.0>
 800b5d8:	e7f2      	b.n	800b5c0 <__sinit+0xc>
 800b5da:	bf00      	nop
 800b5dc:	0800b521 	.word	0x0800b521
 800b5e0:	200016d8 	.word	0x200016d8

0800b5e4 <_fwalk_sglue>:
 800b5e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5e8:	4607      	mov	r7, r0
 800b5ea:	4688      	mov	r8, r1
 800b5ec:	4614      	mov	r4, r2
 800b5ee:	2600      	movs	r6, #0
 800b5f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b5f4:	f1b9 0901 	subs.w	r9, r9, #1
 800b5f8:	d505      	bpl.n	800b606 <_fwalk_sglue+0x22>
 800b5fa:	6824      	ldr	r4, [r4, #0]
 800b5fc:	2c00      	cmp	r4, #0
 800b5fe:	d1f7      	bne.n	800b5f0 <_fwalk_sglue+0xc>
 800b600:	4630      	mov	r0, r6
 800b602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b606:	89ab      	ldrh	r3, [r5, #12]
 800b608:	2b01      	cmp	r3, #1
 800b60a:	d907      	bls.n	800b61c <_fwalk_sglue+0x38>
 800b60c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b610:	3301      	adds	r3, #1
 800b612:	d003      	beq.n	800b61c <_fwalk_sglue+0x38>
 800b614:	4629      	mov	r1, r5
 800b616:	4638      	mov	r0, r7
 800b618:	47c0      	blx	r8
 800b61a:	4306      	orrs	r6, r0
 800b61c:	3568      	adds	r5, #104	@ 0x68
 800b61e:	e7e9      	b.n	800b5f4 <_fwalk_sglue+0x10>

0800b620 <siprintf>:
 800b620:	b40e      	push	{r1, r2, r3}
 800b622:	b510      	push	{r4, lr}
 800b624:	b09d      	sub	sp, #116	@ 0x74
 800b626:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b628:	9002      	str	r0, [sp, #8]
 800b62a:	9006      	str	r0, [sp, #24]
 800b62c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b630:	480a      	ldr	r0, [pc, #40]	@ (800b65c <siprintf+0x3c>)
 800b632:	9107      	str	r1, [sp, #28]
 800b634:	9104      	str	r1, [sp, #16]
 800b636:	490a      	ldr	r1, [pc, #40]	@ (800b660 <siprintf+0x40>)
 800b638:	f853 2b04 	ldr.w	r2, [r3], #4
 800b63c:	9105      	str	r1, [sp, #20]
 800b63e:	2400      	movs	r4, #0
 800b640:	a902      	add	r1, sp, #8
 800b642:	6800      	ldr	r0, [r0, #0]
 800b644:	9301      	str	r3, [sp, #4]
 800b646:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b648:	f001 fc4c 	bl	800cee4 <_svfiprintf_r>
 800b64c:	9b02      	ldr	r3, [sp, #8]
 800b64e:	701c      	strb	r4, [r3, #0]
 800b650:	b01d      	add	sp, #116	@ 0x74
 800b652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b656:	b003      	add	sp, #12
 800b658:	4770      	bx	lr
 800b65a:	bf00      	nop
 800b65c:	20000078 	.word	0x20000078
 800b660:	ffff0208 	.word	0xffff0208

0800b664 <__sread>:
 800b664:	b510      	push	{r4, lr}
 800b666:	460c      	mov	r4, r1
 800b668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b66c:	f000 f8b8 	bl	800b7e0 <_read_r>
 800b670:	2800      	cmp	r0, #0
 800b672:	bfab      	itete	ge
 800b674:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b676:	89a3      	ldrhlt	r3, [r4, #12]
 800b678:	181b      	addge	r3, r3, r0
 800b67a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b67e:	bfac      	ite	ge
 800b680:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b682:	81a3      	strhlt	r3, [r4, #12]
 800b684:	bd10      	pop	{r4, pc}

0800b686 <__swrite>:
 800b686:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b68a:	461f      	mov	r7, r3
 800b68c:	898b      	ldrh	r3, [r1, #12]
 800b68e:	05db      	lsls	r3, r3, #23
 800b690:	4605      	mov	r5, r0
 800b692:	460c      	mov	r4, r1
 800b694:	4616      	mov	r6, r2
 800b696:	d505      	bpl.n	800b6a4 <__swrite+0x1e>
 800b698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b69c:	2302      	movs	r3, #2
 800b69e:	2200      	movs	r2, #0
 800b6a0:	f000 f88c 	bl	800b7bc <_lseek_r>
 800b6a4:	89a3      	ldrh	r3, [r4, #12]
 800b6a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b6aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b6ae:	81a3      	strh	r3, [r4, #12]
 800b6b0:	4632      	mov	r2, r6
 800b6b2:	463b      	mov	r3, r7
 800b6b4:	4628      	mov	r0, r5
 800b6b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b6ba:	f000 b8a3 	b.w	800b804 <_write_r>

0800b6be <__sseek>:
 800b6be:	b510      	push	{r4, lr}
 800b6c0:	460c      	mov	r4, r1
 800b6c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6c6:	f000 f879 	bl	800b7bc <_lseek_r>
 800b6ca:	1c43      	adds	r3, r0, #1
 800b6cc:	89a3      	ldrh	r3, [r4, #12]
 800b6ce:	bf15      	itete	ne
 800b6d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b6d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b6d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b6da:	81a3      	strheq	r3, [r4, #12]
 800b6dc:	bf18      	it	ne
 800b6de:	81a3      	strhne	r3, [r4, #12]
 800b6e0:	bd10      	pop	{r4, pc}

0800b6e2 <__sclose>:
 800b6e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6e6:	f000 b859 	b.w	800b79c <_close_r>

0800b6ea <_vsniprintf_r>:
 800b6ea:	b530      	push	{r4, r5, lr}
 800b6ec:	4614      	mov	r4, r2
 800b6ee:	2c00      	cmp	r4, #0
 800b6f0:	b09b      	sub	sp, #108	@ 0x6c
 800b6f2:	4605      	mov	r5, r0
 800b6f4:	461a      	mov	r2, r3
 800b6f6:	da05      	bge.n	800b704 <_vsniprintf_r+0x1a>
 800b6f8:	238b      	movs	r3, #139	@ 0x8b
 800b6fa:	6003      	str	r3, [r0, #0]
 800b6fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b700:	b01b      	add	sp, #108	@ 0x6c
 800b702:	bd30      	pop	{r4, r5, pc}
 800b704:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b708:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b70c:	f04f 0300 	mov.w	r3, #0
 800b710:	9319      	str	r3, [sp, #100]	@ 0x64
 800b712:	bf14      	ite	ne
 800b714:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b718:	4623      	moveq	r3, r4
 800b71a:	9302      	str	r3, [sp, #8]
 800b71c:	9305      	str	r3, [sp, #20]
 800b71e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b722:	9100      	str	r1, [sp, #0]
 800b724:	9104      	str	r1, [sp, #16]
 800b726:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b72a:	4669      	mov	r1, sp
 800b72c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b72e:	f001 fbd9 	bl	800cee4 <_svfiprintf_r>
 800b732:	1c43      	adds	r3, r0, #1
 800b734:	bfbc      	itt	lt
 800b736:	238b      	movlt	r3, #139	@ 0x8b
 800b738:	602b      	strlt	r3, [r5, #0]
 800b73a:	2c00      	cmp	r4, #0
 800b73c:	d0e0      	beq.n	800b700 <_vsniprintf_r+0x16>
 800b73e:	9b00      	ldr	r3, [sp, #0]
 800b740:	2200      	movs	r2, #0
 800b742:	701a      	strb	r2, [r3, #0]
 800b744:	e7dc      	b.n	800b700 <_vsniprintf_r+0x16>
	...

0800b748 <vsniprintf>:
 800b748:	b507      	push	{r0, r1, r2, lr}
 800b74a:	9300      	str	r3, [sp, #0]
 800b74c:	4613      	mov	r3, r2
 800b74e:	460a      	mov	r2, r1
 800b750:	4601      	mov	r1, r0
 800b752:	4803      	ldr	r0, [pc, #12]	@ (800b760 <vsniprintf+0x18>)
 800b754:	6800      	ldr	r0, [r0, #0]
 800b756:	f7ff ffc8 	bl	800b6ea <_vsniprintf_r>
 800b75a:	b003      	add	sp, #12
 800b75c:	f85d fb04 	ldr.w	pc, [sp], #4
 800b760:	20000078 	.word	0x20000078

0800b764 <memset>:
 800b764:	4402      	add	r2, r0
 800b766:	4603      	mov	r3, r0
 800b768:	4293      	cmp	r3, r2
 800b76a:	d100      	bne.n	800b76e <memset+0xa>
 800b76c:	4770      	bx	lr
 800b76e:	f803 1b01 	strb.w	r1, [r3], #1
 800b772:	e7f9      	b.n	800b768 <memset+0x4>

0800b774 <strcat>:
 800b774:	b510      	push	{r4, lr}
 800b776:	4602      	mov	r2, r0
 800b778:	7814      	ldrb	r4, [r2, #0]
 800b77a:	4613      	mov	r3, r2
 800b77c:	3201      	adds	r2, #1
 800b77e:	2c00      	cmp	r4, #0
 800b780:	d1fa      	bne.n	800b778 <strcat+0x4>
 800b782:	3b01      	subs	r3, #1
 800b784:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b788:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b78c:	2a00      	cmp	r2, #0
 800b78e:	d1f9      	bne.n	800b784 <strcat+0x10>
 800b790:	bd10      	pop	{r4, pc}
	...

0800b794 <_localeconv_r>:
 800b794:	4800      	ldr	r0, [pc, #0]	@ (800b798 <_localeconv_r+0x4>)
 800b796:	4770      	bx	lr
 800b798:	200001b8 	.word	0x200001b8

0800b79c <_close_r>:
 800b79c:	b538      	push	{r3, r4, r5, lr}
 800b79e:	4d06      	ldr	r5, [pc, #24]	@ (800b7b8 <_close_r+0x1c>)
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	4604      	mov	r4, r0
 800b7a4:	4608      	mov	r0, r1
 800b7a6:	602b      	str	r3, [r5, #0]
 800b7a8:	f7f9 fc32 	bl	8005010 <_close>
 800b7ac:	1c43      	adds	r3, r0, #1
 800b7ae:	d102      	bne.n	800b7b6 <_close_r+0x1a>
 800b7b0:	682b      	ldr	r3, [r5, #0]
 800b7b2:	b103      	cbz	r3, 800b7b6 <_close_r+0x1a>
 800b7b4:	6023      	str	r3, [r4, #0]
 800b7b6:	bd38      	pop	{r3, r4, r5, pc}
 800b7b8:	200016dc 	.word	0x200016dc

0800b7bc <_lseek_r>:
 800b7bc:	b538      	push	{r3, r4, r5, lr}
 800b7be:	4d07      	ldr	r5, [pc, #28]	@ (800b7dc <_lseek_r+0x20>)
 800b7c0:	4604      	mov	r4, r0
 800b7c2:	4608      	mov	r0, r1
 800b7c4:	4611      	mov	r1, r2
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	602a      	str	r2, [r5, #0]
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	f7f9 fc47 	bl	800505e <_lseek>
 800b7d0:	1c43      	adds	r3, r0, #1
 800b7d2:	d102      	bne.n	800b7da <_lseek_r+0x1e>
 800b7d4:	682b      	ldr	r3, [r5, #0]
 800b7d6:	b103      	cbz	r3, 800b7da <_lseek_r+0x1e>
 800b7d8:	6023      	str	r3, [r4, #0]
 800b7da:	bd38      	pop	{r3, r4, r5, pc}
 800b7dc:	200016dc 	.word	0x200016dc

0800b7e0 <_read_r>:
 800b7e0:	b538      	push	{r3, r4, r5, lr}
 800b7e2:	4d07      	ldr	r5, [pc, #28]	@ (800b800 <_read_r+0x20>)
 800b7e4:	4604      	mov	r4, r0
 800b7e6:	4608      	mov	r0, r1
 800b7e8:	4611      	mov	r1, r2
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	602a      	str	r2, [r5, #0]
 800b7ee:	461a      	mov	r2, r3
 800b7f0:	f7f9 fbd5 	bl	8004f9e <_read>
 800b7f4:	1c43      	adds	r3, r0, #1
 800b7f6:	d102      	bne.n	800b7fe <_read_r+0x1e>
 800b7f8:	682b      	ldr	r3, [r5, #0]
 800b7fa:	b103      	cbz	r3, 800b7fe <_read_r+0x1e>
 800b7fc:	6023      	str	r3, [r4, #0]
 800b7fe:	bd38      	pop	{r3, r4, r5, pc}
 800b800:	200016dc 	.word	0x200016dc

0800b804 <_write_r>:
 800b804:	b538      	push	{r3, r4, r5, lr}
 800b806:	4d07      	ldr	r5, [pc, #28]	@ (800b824 <_write_r+0x20>)
 800b808:	4604      	mov	r4, r0
 800b80a:	4608      	mov	r0, r1
 800b80c:	4611      	mov	r1, r2
 800b80e:	2200      	movs	r2, #0
 800b810:	602a      	str	r2, [r5, #0]
 800b812:	461a      	mov	r2, r3
 800b814:	f7f9 fbe0 	bl	8004fd8 <_write>
 800b818:	1c43      	adds	r3, r0, #1
 800b81a:	d102      	bne.n	800b822 <_write_r+0x1e>
 800b81c:	682b      	ldr	r3, [r5, #0]
 800b81e:	b103      	cbz	r3, 800b822 <_write_r+0x1e>
 800b820:	6023      	str	r3, [r4, #0]
 800b822:	bd38      	pop	{r3, r4, r5, pc}
 800b824:	200016dc 	.word	0x200016dc

0800b828 <__errno>:
 800b828:	4b01      	ldr	r3, [pc, #4]	@ (800b830 <__errno+0x8>)
 800b82a:	6818      	ldr	r0, [r3, #0]
 800b82c:	4770      	bx	lr
 800b82e:	bf00      	nop
 800b830:	20000078 	.word	0x20000078

0800b834 <__libc_init_array>:
 800b834:	b570      	push	{r4, r5, r6, lr}
 800b836:	4d0d      	ldr	r5, [pc, #52]	@ (800b86c <__libc_init_array+0x38>)
 800b838:	4c0d      	ldr	r4, [pc, #52]	@ (800b870 <__libc_init_array+0x3c>)
 800b83a:	1b64      	subs	r4, r4, r5
 800b83c:	10a4      	asrs	r4, r4, #2
 800b83e:	2600      	movs	r6, #0
 800b840:	42a6      	cmp	r6, r4
 800b842:	d109      	bne.n	800b858 <__libc_init_array+0x24>
 800b844:	4d0b      	ldr	r5, [pc, #44]	@ (800b874 <__libc_init_array+0x40>)
 800b846:	4c0c      	ldr	r4, [pc, #48]	@ (800b878 <__libc_init_array+0x44>)
 800b848:	f002 f916 	bl	800da78 <_init>
 800b84c:	1b64      	subs	r4, r4, r5
 800b84e:	10a4      	asrs	r4, r4, #2
 800b850:	2600      	movs	r6, #0
 800b852:	42a6      	cmp	r6, r4
 800b854:	d105      	bne.n	800b862 <__libc_init_array+0x2e>
 800b856:	bd70      	pop	{r4, r5, r6, pc}
 800b858:	f855 3b04 	ldr.w	r3, [r5], #4
 800b85c:	4798      	blx	r3
 800b85e:	3601      	adds	r6, #1
 800b860:	e7ee      	b.n	800b840 <__libc_init_array+0xc>
 800b862:	f855 3b04 	ldr.w	r3, [r5], #4
 800b866:	4798      	blx	r3
 800b868:	3601      	adds	r6, #1
 800b86a:	e7f2      	b.n	800b852 <__libc_init_array+0x1e>
 800b86c:	0800fc54 	.word	0x0800fc54
 800b870:	0800fc54 	.word	0x0800fc54
 800b874:	0800fc54 	.word	0x0800fc54
 800b878:	0800fc58 	.word	0x0800fc58

0800b87c <__retarget_lock_init_recursive>:
 800b87c:	4770      	bx	lr

0800b87e <__retarget_lock_acquire_recursive>:
 800b87e:	4770      	bx	lr

0800b880 <__retarget_lock_release_recursive>:
 800b880:	4770      	bx	lr

0800b882 <quorem>:
 800b882:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b886:	6903      	ldr	r3, [r0, #16]
 800b888:	690c      	ldr	r4, [r1, #16]
 800b88a:	42a3      	cmp	r3, r4
 800b88c:	4607      	mov	r7, r0
 800b88e:	db7e      	blt.n	800b98e <quorem+0x10c>
 800b890:	3c01      	subs	r4, #1
 800b892:	f101 0814 	add.w	r8, r1, #20
 800b896:	00a3      	lsls	r3, r4, #2
 800b898:	f100 0514 	add.w	r5, r0, #20
 800b89c:	9300      	str	r3, [sp, #0]
 800b89e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b8a2:	9301      	str	r3, [sp, #4]
 800b8a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b8a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b8ac:	3301      	adds	r3, #1
 800b8ae:	429a      	cmp	r2, r3
 800b8b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b8b4:	fbb2 f6f3 	udiv	r6, r2, r3
 800b8b8:	d32e      	bcc.n	800b918 <quorem+0x96>
 800b8ba:	f04f 0a00 	mov.w	sl, #0
 800b8be:	46c4      	mov	ip, r8
 800b8c0:	46ae      	mov	lr, r5
 800b8c2:	46d3      	mov	fp, sl
 800b8c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b8c8:	b298      	uxth	r0, r3
 800b8ca:	fb06 a000 	mla	r0, r6, r0, sl
 800b8ce:	0c02      	lsrs	r2, r0, #16
 800b8d0:	0c1b      	lsrs	r3, r3, #16
 800b8d2:	fb06 2303 	mla	r3, r6, r3, r2
 800b8d6:	f8de 2000 	ldr.w	r2, [lr]
 800b8da:	b280      	uxth	r0, r0
 800b8dc:	b292      	uxth	r2, r2
 800b8de:	1a12      	subs	r2, r2, r0
 800b8e0:	445a      	add	r2, fp
 800b8e2:	f8de 0000 	ldr.w	r0, [lr]
 800b8e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b8f0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b8f4:	b292      	uxth	r2, r2
 800b8f6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b8fa:	45e1      	cmp	r9, ip
 800b8fc:	f84e 2b04 	str.w	r2, [lr], #4
 800b900:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b904:	d2de      	bcs.n	800b8c4 <quorem+0x42>
 800b906:	9b00      	ldr	r3, [sp, #0]
 800b908:	58eb      	ldr	r3, [r5, r3]
 800b90a:	b92b      	cbnz	r3, 800b918 <quorem+0x96>
 800b90c:	9b01      	ldr	r3, [sp, #4]
 800b90e:	3b04      	subs	r3, #4
 800b910:	429d      	cmp	r5, r3
 800b912:	461a      	mov	r2, r3
 800b914:	d32f      	bcc.n	800b976 <quorem+0xf4>
 800b916:	613c      	str	r4, [r7, #16]
 800b918:	4638      	mov	r0, r7
 800b91a:	f001 f97f 	bl	800cc1c <__mcmp>
 800b91e:	2800      	cmp	r0, #0
 800b920:	db25      	blt.n	800b96e <quorem+0xec>
 800b922:	4629      	mov	r1, r5
 800b924:	2000      	movs	r0, #0
 800b926:	f858 2b04 	ldr.w	r2, [r8], #4
 800b92a:	f8d1 c000 	ldr.w	ip, [r1]
 800b92e:	fa1f fe82 	uxth.w	lr, r2
 800b932:	fa1f f38c 	uxth.w	r3, ip
 800b936:	eba3 030e 	sub.w	r3, r3, lr
 800b93a:	4403      	add	r3, r0
 800b93c:	0c12      	lsrs	r2, r2, #16
 800b93e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b942:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b946:	b29b      	uxth	r3, r3
 800b948:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b94c:	45c1      	cmp	r9, r8
 800b94e:	f841 3b04 	str.w	r3, [r1], #4
 800b952:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b956:	d2e6      	bcs.n	800b926 <quorem+0xa4>
 800b958:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b95c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b960:	b922      	cbnz	r2, 800b96c <quorem+0xea>
 800b962:	3b04      	subs	r3, #4
 800b964:	429d      	cmp	r5, r3
 800b966:	461a      	mov	r2, r3
 800b968:	d30b      	bcc.n	800b982 <quorem+0x100>
 800b96a:	613c      	str	r4, [r7, #16]
 800b96c:	3601      	adds	r6, #1
 800b96e:	4630      	mov	r0, r6
 800b970:	b003      	add	sp, #12
 800b972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b976:	6812      	ldr	r2, [r2, #0]
 800b978:	3b04      	subs	r3, #4
 800b97a:	2a00      	cmp	r2, #0
 800b97c:	d1cb      	bne.n	800b916 <quorem+0x94>
 800b97e:	3c01      	subs	r4, #1
 800b980:	e7c6      	b.n	800b910 <quorem+0x8e>
 800b982:	6812      	ldr	r2, [r2, #0]
 800b984:	3b04      	subs	r3, #4
 800b986:	2a00      	cmp	r2, #0
 800b988:	d1ef      	bne.n	800b96a <quorem+0xe8>
 800b98a:	3c01      	subs	r4, #1
 800b98c:	e7ea      	b.n	800b964 <quorem+0xe2>
 800b98e:	2000      	movs	r0, #0
 800b990:	e7ee      	b.n	800b970 <quorem+0xee>
 800b992:	0000      	movs	r0, r0
 800b994:	0000      	movs	r0, r0
	...

0800b998 <_dtoa_r>:
 800b998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b99c:	69c7      	ldr	r7, [r0, #28]
 800b99e:	b097      	sub	sp, #92	@ 0x5c
 800b9a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b9a4:	ec55 4b10 	vmov	r4, r5, d0
 800b9a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b9aa:	9107      	str	r1, [sp, #28]
 800b9ac:	4681      	mov	r9, r0
 800b9ae:	920c      	str	r2, [sp, #48]	@ 0x30
 800b9b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b9b2:	b97f      	cbnz	r7, 800b9d4 <_dtoa_r+0x3c>
 800b9b4:	2010      	movs	r0, #16
 800b9b6:	f000 fe09 	bl	800c5cc <malloc>
 800b9ba:	4602      	mov	r2, r0
 800b9bc:	f8c9 001c 	str.w	r0, [r9, #28]
 800b9c0:	b920      	cbnz	r0, 800b9cc <_dtoa_r+0x34>
 800b9c2:	4ba9      	ldr	r3, [pc, #676]	@ (800bc68 <_dtoa_r+0x2d0>)
 800b9c4:	21ef      	movs	r1, #239	@ 0xef
 800b9c6:	48a9      	ldr	r0, [pc, #676]	@ (800bc6c <_dtoa_r+0x2d4>)
 800b9c8:	f001 fc6c 	bl	800d2a4 <__assert_func>
 800b9cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b9d0:	6007      	str	r7, [r0, #0]
 800b9d2:	60c7      	str	r7, [r0, #12]
 800b9d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b9d8:	6819      	ldr	r1, [r3, #0]
 800b9da:	b159      	cbz	r1, 800b9f4 <_dtoa_r+0x5c>
 800b9dc:	685a      	ldr	r2, [r3, #4]
 800b9de:	604a      	str	r2, [r1, #4]
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	4093      	lsls	r3, r2
 800b9e4:	608b      	str	r3, [r1, #8]
 800b9e6:	4648      	mov	r0, r9
 800b9e8:	f000 fee6 	bl	800c7b8 <_Bfree>
 800b9ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	601a      	str	r2, [r3, #0]
 800b9f4:	1e2b      	subs	r3, r5, #0
 800b9f6:	bfb9      	ittee	lt
 800b9f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b9fc:	9305      	strlt	r3, [sp, #20]
 800b9fe:	2300      	movge	r3, #0
 800ba00:	6033      	strge	r3, [r6, #0]
 800ba02:	9f05      	ldr	r7, [sp, #20]
 800ba04:	4b9a      	ldr	r3, [pc, #616]	@ (800bc70 <_dtoa_r+0x2d8>)
 800ba06:	bfbc      	itt	lt
 800ba08:	2201      	movlt	r2, #1
 800ba0a:	6032      	strlt	r2, [r6, #0]
 800ba0c:	43bb      	bics	r3, r7
 800ba0e:	d112      	bne.n	800ba36 <_dtoa_r+0x9e>
 800ba10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ba12:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ba16:	6013      	str	r3, [r2, #0]
 800ba18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ba1c:	4323      	orrs	r3, r4
 800ba1e:	f000 855a 	beq.w	800c4d6 <_dtoa_r+0xb3e>
 800ba22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ba24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bc84 <_dtoa_r+0x2ec>
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	f000 855c 	beq.w	800c4e6 <_dtoa_r+0xb4e>
 800ba2e:	f10a 0303 	add.w	r3, sl, #3
 800ba32:	f000 bd56 	b.w	800c4e2 <_dtoa_r+0xb4a>
 800ba36:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	ec51 0b17 	vmov	r0, r1, d7
 800ba40:	2300      	movs	r3, #0
 800ba42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ba46:	f7f5 f847 	bl	8000ad8 <__aeabi_dcmpeq>
 800ba4a:	4680      	mov	r8, r0
 800ba4c:	b158      	cbz	r0, 800ba66 <_dtoa_r+0xce>
 800ba4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ba50:	2301      	movs	r3, #1
 800ba52:	6013      	str	r3, [r2, #0]
 800ba54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ba56:	b113      	cbz	r3, 800ba5e <_dtoa_r+0xc6>
 800ba58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ba5a:	4b86      	ldr	r3, [pc, #536]	@ (800bc74 <_dtoa_r+0x2dc>)
 800ba5c:	6013      	str	r3, [r2, #0]
 800ba5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bc88 <_dtoa_r+0x2f0>
 800ba62:	f000 bd40 	b.w	800c4e6 <_dtoa_r+0xb4e>
 800ba66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ba6a:	aa14      	add	r2, sp, #80	@ 0x50
 800ba6c:	a915      	add	r1, sp, #84	@ 0x54
 800ba6e:	4648      	mov	r0, r9
 800ba70:	f001 f984 	bl	800cd7c <__d2b>
 800ba74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ba78:	9002      	str	r0, [sp, #8]
 800ba7a:	2e00      	cmp	r6, #0
 800ba7c:	d078      	beq.n	800bb70 <_dtoa_r+0x1d8>
 800ba7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ba84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ba8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ba90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ba94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ba98:	4619      	mov	r1, r3
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	4b76      	ldr	r3, [pc, #472]	@ (800bc78 <_dtoa_r+0x2e0>)
 800ba9e:	f7f4 fbfb 	bl	8000298 <__aeabi_dsub>
 800baa2:	a36b      	add	r3, pc, #428	@ (adr r3, 800bc50 <_dtoa_r+0x2b8>)
 800baa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa8:	f7f4 fdae 	bl	8000608 <__aeabi_dmul>
 800baac:	a36a      	add	r3, pc, #424	@ (adr r3, 800bc58 <_dtoa_r+0x2c0>)
 800baae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab2:	f7f4 fbf3 	bl	800029c <__adddf3>
 800bab6:	4604      	mov	r4, r0
 800bab8:	4630      	mov	r0, r6
 800baba:	460d      	mov	r5, r1
 800babc:	f7f4 fd3a 	bl	8000534 <__aeabi_i2d>
 800bac0:	a367      	add	r3, pc, #412	@ (adr r3, 800bc60 <_dtoa_r+0x2c8>)
 800bac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac6:	f7f4 fd9f 	bl	8000608 <__aeabi_dmul>
 800baca:	4602      	mov	r2, r0
 800bacc:	460b      	mov	r3, r1
 800bace:	4620      	mov	r0, r4
 800bad0:	4629      	mov	r1, r5
 800bad2:	f7f4 fbe3 	bl	800029c <__adddf3>
 800bad6:	4604      	mov	r4, r0
 800bad8:	460d      	mov	r5, r1
 800bada:	f7f5 f845 	bl	8000b68 <__aeabi_d2iz>
 800bade:	2200      	movs	r2, #0
 800bae0:	4607      	mov	r7, r0
 800bae2:	2300      	movs	r3, #0
 800bae4:	4620      	mov	r0, r4
 800bae6:	4629      	mov	r1, r5
 800bae8:	f7f5 f800 	bl	8000aec <__aeabi_dcmplt>
 800baec:	b140      	cbz	r0, 800bb00 <_dtoa_r+0x168>
 800baee:	4638      	mov	r0, r7
 800baf0:	f7f4 fd20 	bl	8000534 <__aeabi_i2d>
 800baf4:	4622      	mov	r2, r4
 800baf6:	462b      	mov	r3, r5
 800baf8:	f7f4 ffee 	bl	8000ad8 <__aeabi_dcmpeq>
 800bafc:	b900      	cbnz	r0, 800bb00 <_dtoa_r+0x168>
 800bafe:	3f01      	subs	r7, #1
 800bb00:	2f16      	cmp	r7, #22
 800bb02:	d852      	bhi.n	800bbaa <_dtoa_r+0x212>
 800bb04:	4b5d      	ldr	r3, [pc, #372]	@ (800bc7c <_dtoa_r+0x2e4>)
 800bb06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bb12:	f7f4 ffeb 	bl	8000aec <__aeabi_dcmplt>
 800bb16:	2800      	cmp	r0, #0
 800bb18:	d049      	beq.n	800bbae <_dtoa_r+0x216>
 800bb1a:	3f01      	subs	r7, #1
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	9310      	str	r3, [sp, #64]	@ 0x40
 800bb20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bb22:	1b9b      	subs	r3, r3, r6
 800bb24:	1e5a      	subs	r2, r3, #1
 800bb26:	bf45      	ittet	mi
 800bb28:	f1c3 0301 	rsbmi	r3, r3, #1
 800bb2c:	9300      	strmi	r3, [sp, #0]
 800bb2e:	2300      	movpl	r3, #0
 800bb30:	2300      	movmi	r3, #0
 800bb32:	9206      	str	r2, [sp, #24]
 800bb34:	bf54      	ite	pl
 800bb36:	9300      	strpl	r3, [sp, #0]
 800bb38:	9306      	strmi	r3, [sp, #24]
 800bb3a:	2f00      	cmp	r7, #0
 800bb3c:	db39      	blt.n	800bbb2 <_dtoa_r+0x21a>
 800bb3e:	9b06      	ldr	r3, [sp, #24]
 800bb40:	970d      	str	r7, [sp, #52]	@ 0x34
 800bb42:	443b      	add	r3, r7
 800bb44:	9306      	str	r3, [sp, #24]
 800bb46:	2300      	movs	r3, #0
 800bb48:	9308      	str	r3, [sp, #32]
 800bb4a:	9b07      	ldr	r3, [sp, #28]
 800bb4c:	2b09      	cmp	r3, #9
 800bb4e:	d863      	bhi.n	800bc18 <_dtoa_r+0x280>
 800bb50:	2b05      	cmp	r3, #5
 800bb52:	bfc4      	itt	gt
 800bb54:	3b04      	subgt	r3, #4
 800bb56:	9307      	strgt	r3, [sp, #28]
 800bb58:	9b07      	ldr	r3, [sp, #28]
 800bb5a:	f1a3 0302 	sub.w	r3, r3, #2
 800bb5e:	bfcc      	ite	gt
 800bb60:	2400      	movgt	r4, #0
 800bb62:	2401      	movle	r4, #1
 800bb64:	2b03      	cmp	r3, #3
 800bb66:	d863      	bhi.n	800bc30 <_dtoa_r+0x298>
 800bb68:	e8df f003 	tbb	[pc, r3]
 800bb6c:	2b375452 	.word	0x2b375452
 800bb70:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800bb74:	441e      	add	r6, r3
 800bb76:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bb7a:	2b20      	cmp	r3, #32
 800bb7c:	bfc1      	itttt	gt
 800bb7e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bb82:	409f      	lslgt	r7, r3
 800bb84:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bb88:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bb8c:	bfd6      	itet	le
 800bb8e:	f1c3 0320 	rsble	r3, r3, #32
 800bb92:	ea47 0003 	orrgt.w	r0, r7, r3
 800bb96:	fa04 f003 	lslle.w	r0, r4, r3
 800bb9a:	f7f4 fcbb 	bl	8000514 <__aeabi_ui2d>
 800bb9e:	2201      	movs	r2, #1
 800bba0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bba4:	3e01      	subs	r6, #1
 800bba6:	9212      	str	r2, [sp, #72]	@ 0x48
 800bba8:	e776      	b.n	800ba98 <_dtoa_r+0x100>
 800bbaa:	2301      	movs	r3, #1
 800bbac:	e7b7      	b.n	800bb1e <_dtoa_r+0x186>
 800bbae:	9010      	str	r0, [sp, #64]	@ 0x40
 800bbb0:	e7b6      	b.n	800bb20 <_dtoa_r+0x188>
 800bbb2:	9b00      	ldr	r3, [sp, #0]
 800bbb4:	1bdb      	subs	r3, r3, r7
 800bbb6:	9300      	str	r3, [sp, #0]
 800bbb8:	427b      	negs	r3, r7
 800bbba:	9308      	str	r3, [sp, #32]
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	930d      	str	r3, [sp, #52]	@ 0x34
 800bbc0:	e7c3      	b.n	800bb4a <_dtoa_r+0x1b2>
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bbc8:	eb07 0b03 	add.w	fp, r7, r3
 800bbcc:	f10b 0301 	add.w	r3, fp, #1
 800bbd0:	2b01      	cmp	r3, #1
 800bbd2:	9303      	str	r3, [sp, #12]
 800bbd4:	bfb8      	it	lt
 800bbd6:	2301      	movlt	r3, #1
 800bbd8:	e006      	b.n	800bbe8 <_dtoa_r+0x250>
 800bbda:	2301      	movs	r3, #1
 800bbdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	dd28      	ble.n	800bc36 <_dtoa_r+0x29e>
 800bbe4:	469b      	mov	fp, r3
 800bbe6:	9303      	str	r3, [sp, #12]
 800bbe8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bbec:	2100      	movs	r1, #0
 800bbee:	2204      	movs	r2, #4
 800bbf0:	f102 0514 	add.w	r5, r2, #20
 800bbf4:	429d      	cmp	r5, r3
 800bbf6:	d926      	bls.n	800bc46 <_dtoa_r+0x2ae>
 800bbf8:	6041      	str	r1, [r0, #4]
 800bbfa:	4648      	mov	r0, r9
 800bbfc:	f000 fd9c 	bl	800c738 <_Balloc>
 800bc00:	4682      	mov	sl, r0
 800bc02:	2800      	cmp	r0, #0
 800bc04:	d142      	bne.n	800bc8c <_dtoa_r+0x2f4>
 800bc06:	4b1e      	ldr	r3, [pc, #120]	@ (800bc80 <_dtoa_r+0x2e8>)
 800bc08:	4602      	mov	r2, r0
 800bc0a:	f240 11af 	movw	r1, #431	@ 0x1af
 800bc0e:	e6da      	b.n	800b9c6 <_dtoa_r+0x2e>
 800bc10:	2300      	movs	r3, #0
 800bc12:	e7e3      	b.n	800bbdc <_dtoa_r+0x244>
 800bc14:	2300      	movs	r3, #0
 800bc16:	e7d5      	b.n	800bbc4 <_dtoa_r+0x22c>
 800bc18:	2401      	movs	r4, #1
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	9307      	str	r3, [sp, #28]
 800bc1e:	9409      	str	r4, [sp, #36]	@ 0x24
 800bc20:	f04f 3bff 	mov.w	fp, #4294967295
 800bc24:	2200      	movs	r2, #0
 800bc26:	f8cd b00c 	str.w	fp, [sp, #12]
 800bc2a:	2312      	movs	r3, #18
 800bc2c:	920c      	str	r2, [sp, #48]	@ 0x30
 800bc2e:	e7db      	b.n	800bbe8 <_dtoa_r+0x250>
 800bc30:	2301      	movs	r3, #1
 800bc32:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc34:	e7f4      	b.n	800bc20 <_dtoa_r+0x288>
 800bc36:	f04f 0b01 	mov.w	fp, #1
 800bc3a:	f8cd b00c 	str.w	fp, [sp, #12]
 800bc3e:	465b      	mov	r3, fp
 800bc40:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bc44:	e7d0      	b.n	800bbe8 <_dtoa_r+0x250>
 800bc46:	3101      	adds	r1, #1
 800bc48:	0052      	lsls	r2, r2, #1
 800bc4a:	e7d1      	b.n	800bbf0 <_dtoa_r+0x258>
 800bc4c:	f3af 8000 	nop.w
 800bc50:	636f4361 	.word	0x636f4361
 800bc54:	3fd287a7 	.word	0x3fd287a7
 800bc58:	8b60c8b3 	.word	0x8b60c8b3
 800bc5c:	3fc68a28 	.word	0x3fc68a28
 800bc60:	509f79fb 	.word	0x509f79fb
 800bc64:	3fd34413 	.word	0x3fd34413
 800bc68:	0800f915 	.word	0x0800f915
 800bc6c:	0800f92c 	.word	0x0800f92c
 800bc70:	7ff00000 	.word	0x7ff00000
 800bc74:	0800f8e5 	.word	0x0800f8e5
 800bc78:	3ff80000 	.word	0x3ff80000
 800bc7c:	0800fa80 	.word	0x0800fa80
 800bc80:	0800f984 	.word	0x0800f984
 800bc84:	0800f911 	.word	0x0800f911
 800bc88:	0800f8e4 	.word	0x0800f8e4
 800bc8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bc90:	6018      	str	r0, [r3, #0]
 800bc92:	9b03      	ldr	r3, [sp, #12]
 800bc94:	2b0e      	cmp	r3, #14
 800bc96:	f200 80a1 	bhi.w	800bddc <_dtoa_r+0x444>
 800bc9a:	2c00      	cmp	r4, #0
 800bc9c:	f000 809e 	beq.w	800bddc <_dtoa_r+0x444>
 800bca0:	2f00      	cmp	r7, #0
 800bca2:	dd33      	ble.n	800bd0c <_dtoa_r+0x374>
 800bca4:	4b9c      	ldr	r3, [pc, #624]	@ (800bf18 <_dtoa_r+0x580>)
 800bca6:	f007 020f 	and.w	r2, r7, #15
 800bcaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bcae:	ed93 7b00 	vldr	d7, [r3]
 800bcb2:	05f8      	lsls	r0, r7, #23
 800bcb4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bcb8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bcbc:	d516      	bpl.n	800bcec <_dtoa_r+0x354>
 800bcbe:	4b97      	ldr	r3, [pc, #604]	@ (800bf1c <_dtoa_r+0x584>)
 800bcc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bcc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bcc8:	f7f4 fdc8 	bl	800085c <__aeabi_ddiv>
 800bccc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bcd0:	f004 040f 	and.w	r4, r4, #15
 800bcd4:	2603      	movs	r6, #3
 800bcd6:	4d91      	ldr	r5, [pc, #580]	@ (800bf1c <_dtoa_r+0x584>)
 800bcd8:	b954      	cbnz	r4, 800bcf0 <_dtoa_r+0x358>
 800bcda:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bcde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bce2:	f7f4 fdbb 	bl	800085c <__aeabi_ddiv>
 800bce6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bcea:	e028      	b.n	800bd3e <_dtoa_r+0x3a6>
 800bcec:	2602      	movs	r6, #2
 800bcee:	e7f2      	b.n	800bcd6 <_dtoa_r+0x33e>
 800bcf0:	07e1      	lsls	r1, r4, #31
 800bcf2:	d508      	bpl.n	800bd06 <_dtoa_r+0x36e>
 800bcf4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bcf8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bcfc:	f7f4 fc84 	bl	8000608 <__aeabi_dmul>
 800bd00:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bd04:	3601      	adds	r6, #1
 800bd06:	1064      	asrs	r4, r4, #1
 800bd08:	3508      	adds	r5, #8
 800bd0a:	e7e5      	b.n	800bcd8 <_dtoa_r+0x340>
 800bd0c:	f000 80af 	beq.w	800be6e <_dtoa_r+0x4d6>
 800bd10:	427c      	negs	r4, r7
 800bd12:	4b81      	ldr	r3, [pc, #516]	@ (800bf18 <_dtoa_r+0x580>)
 800bd14:	4d81      	ldr	r5, [pc, #516]	@ (800bf1c <_dtoa_r+0x584>)
 800bd16:	f004 020f 	and.w	r2, r4, #15
 800bd1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bd26:	f7f4 fc6f 	bl	8000608 <__aeabi_dmul>
 800bd2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bd2e:	1124      	asrs	r4, r4, #4
 800bd30:	2300      	movs	r3, #0
 800bd32:	2602      	movs	r6, #2
 800bd34:	2c00      	cmp	r4, #0
 800bd36:	f040 808f 	bne.w	800be58 <_dtoa_r+0x4c0>
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d1d3      	bne.n	800bce6 <_dtoa_r+0x34e>
 800bd3e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bd40:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	f000 8094 	beq.w	800be72 <_dtoa_r+0x4da>
 800bd4a:	4b75      	ldr	r3, [pc, #468]	@ (800bf20 <_dtoa_r+0x588>)
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	4620      	mov	r0, r4
 800bd50:	4629      	mov	r1, r5
 800bd52:	f7f4 fecb 	bl	8000aec <__aeabi_dcmplt>
 800bd56:	2800      	cmp	r0, #0
 800bd58:	f000 808b 	beq.w	800be72 <_dtoa_r+0x4da>
 800bd5c:	9b03      	ldr	r3, [sp, #12]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	f000 8087 	beq.w	800be72 <_dtoa_r+0x4da>
 800bd64:	f1bb 0f00 	cmp.w	fp, #0
 800bd68:	dd34      	ble.n	800bdd4 <_dtoa_r+0x43c>
 800bd6a:	4620      	mov	r0, r4
 800bd6c:	4b6d      	ldr	r3, [pc, #436]	@ (800bf24 <_dtoa_r+0x58c>)
 800bd6e:	2200      	movs	r2, #0
 800bd70:	4629      	mov	r1, r5
 800bd72:	f7f4 fc49 	bl	8000608 <__aeabi_dmul>
 800bd76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bd7a:	f107 38ff 	add.w	r8, r7, #4294967295
 800bd7e:	3601      	adds	r6, #1
 800bd80:	465c      	mov	r4, fp
 800bd82:	4630      	mov	r0, r6
 800bd84:	f7f4 fbd6 	bl	8000534 <__aeabi_i2d>
 800bd88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd8c:	f7f4 fc3c 	bl	8000608 <__aeabi_dmul>
 800bd90:	4b65      	ldr	r3, [pc, #404]	@ (800bf28 <_dtoa_r+0x590>)
 800bd92:	2200      	movs	r2, #0
 800bd94:	f7f4 fa82 	bl	800029c <__adddf3>
 800bd98:	4605      	mov	r5, r0
 800bd9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bd9e:	2c00      	cmp	r4, #0
 800bda0:	d16a      	bne.n	800be78 <_dtoa_r+0x4e0>
 800bda2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bda6:	4b61      	ldr	r3, [pc, #388]	@ (800bf2c <_dtoa_r+0x594>)
 800bda8:	2200      	movs	r2, #0
 800bdaa:	f7f4 fa75 	bl	8000298 <__aeabi_dsub>
 800bdae:	4602      	mov	r2, r0
 800bdb0:	460b      	mov	r3, r1
 800bdb2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bdb6:	462a      	mov	r2, r5
 800bdb8:	4633      	mov	r3, r6
 800bdba:	f7f4 feb5 	bl	8000b28 <__aeabi_dcmpgt>
 800bdbe:	2800      	cmp	r0, #0
 800bdc0:	f040 8298 	bne.w	800c2f4 <_dtoa_r+0x95c>
 800bdc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdc8:	462a      	mov	r2, r5
 800bdca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bdce:	f7f4 fe8d 	bl	8000aec <__aeabi_dcmplt>
 800bdd2:	bb38      	cbnz	r0, 800be24 <_dtoa_r+0x48c>
 800bdd4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bdd8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bddc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	f2c0 8157 	blt.w	800c092 <_dtoa_r+0x6fa>
 800bde4:	2f0e      	cmp	r7, #14
 800bde6:	f300 8154 	bgt.w	800c092 <_dtoa_r+0x6fa>
 800bdea:	4b4b      	ldr	r3, [pc, #300]	@ (800bf18 <_dtoa_r+0x580>)
 800bdec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bdf0:	ed93 7b00 	vldr	d7, [r3]
 800bdf4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	ed8d 7b00 	vstr	d7, [sp]
 800bdfc:	f280 80e5 	bge.w	800bfca <_dtoa_r+0x632>
 800be00:	9b03      	ldr	r3, [sp, #12]
 800be02:	2b00      	cmp	r3, #0
 800be04:	f300 80e1 	bgt.w	800bfca <_dtoa_r+0x632>
 800be08:	d10c      	bne.n	800be24 <_dtoa_r+0x48c>
 800be0a:	4b48      	ldr	r3, [pc, #288]	@ (800bf2c <_dtoa_r+0x594>)
 800be0c:	2200      	movs	r2, #0
 800be0e:	ec51 0b17 	vmov	r0, r1, d7
 800be12:	f7f4 fbf9 	bl	8000608 <__aeabi_dmul>
 800be16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be1a:	f7f4 fe7b 	bl	8000b14 <__aeabi_dcmpge>
 800be1e:	2800      	cmp	r0, #0
 800be20:	f000 8266 	beq.w	800c2f0 <_dtoa_r+0x958>
 800be24:	2400      	movs	r4, #0
 800be26:	4625      	mov	r5, r4
 800be28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800be2a:	4656      	mov	r6, sl
 800be2c:	ea6f 0803 	mvn.w	r8, r3
 800be30:	2700      	movs	r7, #0
 800be32:	4621      	mov	r1, r4
 800be34:	4648      	mov	r0, r9
 800be36:	f000 fcbf 	bl	800c7b8 <_Bfree>
 800be3a:	2d00      	cmp	r5, #0
 800be3c:	f000 80bd 	beq.w	800bfba <_dtoa_r+0x622>
 800be40:	b12f      	cbz	r7, 800be4e <_dtoa_r+0x4b6>
 800be42:	42af      	cmp	r7, r5
 800be44:	d003      	beq.n	800be4e <_dtoa_r+0x4b6>
 800be46:	4639      	mov	r1, r7
 800be48:	4648      	mov	r0, r9
 800be4a:	f000 fcb5 	bl	800c7b8 <_Bfree>
 800be4e:	4629      	mov	r1, r5
 800be50:	4648      	mov	r0, r9
 800be52:	f000 fcb1 	bl	800c7b8 <_Bfree>
 800be56:	e0b0      	b.n	800bfba <_dtoa_r+0x622>
 800be58:	07e2      	lsls	r2, r4, #31
 800be5a:	d505      	bpl.n	800be68 <_dtoa_r+0x4d0>
 800be5c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800be60:	f7f4 fbd2 	bl	8000608 <__aeabi_dmul>
 800be64:	3601      	adds	r6, #1
 800be66:	2301      	movs	r3, #1
 800be68:	1064      	asrs	r4, r4, #1
 800be6a:	3508      	adds	r5, #8
 800be6c:	e762      	b.n	800bd34 <_dtoa_r+0x39c>
 800be6e:	2602      	movs	r6, #2
 800be70:	e765      	b.n	800bd3e <_dtoa_r+0x3a6>
 800be72:	9c03      	ldr	r4, [sp, #12]
 800be74:	46b8      	mov	r8, r7
 800be76:	e784      	b.n	800bd82 <_dtoa_r+0x3ea>
 800be78:	4b27      	ldr	r3, [pc, #156]	@ (800bf18 <_dtoa_r+0x580>)
 800be7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800be7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800be80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800be84:	4454      	add	r4, sl
 800be86:	2900      	cmp	r1, #0
 800be88:	d054      	beq.n	800bf34 <_dtoa_r+0x59c>
 800be8a:	4929      	ldr	r1, [pc, #164]	@ (800bf30 <_dtoa_r+0x598>)
 800be8c:	2000      	movs	r0, #0
 800be8e:	f7f4 fce5 	bl	800085c <__aeabi_ddiv>
 800be92:	4633      	mov	r3, r6
 800be94:	462a      	mov	r2, r5
 800be96:	f7f4 f9ff 	bl	8000298 <__aeabi_dsub>
 800be9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be9e:	4656      	mov	r6, sl
 800bea0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bea4:	f7f4 fe60 	bl	8000b68 <__aeabi_d2iz>
 800bea8:	4605      	mov	r5, r0
 800beaa:	f7f4 fb43 	bl	8000534 <__aeabi_i2d>
 800beae:	4602      	mov	r2, r0
 800beb0:	460b      	mov	r3, r1
 800beb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800beb6:	f7f4 f9ef 	bl	8000298 <__aeabi_dsub>
 800beba:	3530      	adds	r5, #48	@ 0x30
 800bebc:	4602      	mov	r2, r0
 800bebe:	460b      	mov	r3, r1
 800bec0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bec4:	f806 5b01 	strb.w	r5, [r6], #1
 800bec8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800becc:	f7f4 fe0e 	bl	8000aec <__aeabi_dcmplt>
 800bed0:	2800      	cmp	r0, #0
 800bed2:	d172      	bne.n	800bfba <_dtoa_r+0x622>
 800bed4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bed8:	4911      	ldr	r1, [pc, #68]	@ (800bf20 <_dtoa_r+0x588>)
 800beda:	2000      	movs	r0, #0
 800bedc:	f7f4 f9dc 	bl	8000298 <__aeabi_dsub>
 800bee0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bee4:	f7f4 fe02 	bl	8000aec <__aeabi_dcmplt>
 800bee8:	2800      	cmp	r0, #0
 800beea:	f040 80b4 	bne.w	800c056 <_dtoa_r+0x6be>
 800beee:	42a6      	cmp	r6, r4
 800bef0:	f43f af70 	beq.w	800bdd4 <_dtoa_r+0x43c>
 800bef4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bef8:	4b0a      	ldr	r3, [pc, #40]	@ (800bf24 <_dtoa_r+0x58c>)
 800befa:	2200      	movs	r2, #0
 800befc:	f7f4 fb84 	bl	8000608 <__aeabi_dmul>
 800bf00:	4b08      	ldr	r3, [pc, #32]	@ (800bf24 <_dtoa_r+0x58c>)
 800bf02:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bf06:	2200      	movs	r2, #0
 800bf08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf0c:	f7f4 fb7c 	bl	8000608 <__aeabi_dmul>
 800bf10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bf14:	e7c4      	b.n	800bea0 <_dtoa_r+0x508>
 800bf16:	bf00      	nop
 800bf18:	0800fa80 	.word	0x0800fa80
 800bf1c:	0800fa58 	.word	0x0800fa58
 800bf20:	3ff00000 	.word	0x3ff00000
 800bf24:	40240000 	.word	0x40240000
 800bf28:	401c0000 	.word	0x401c0000
 800bf2c:	40140000 	.word	0x40140000
 800bf30:	3fe00000 	.word	0x3fe00000
 800bf34:	4631      	mov	r1, r6
 800bf36:	4628      	mov	r0, r5
 800bf38:	f7f4 fb66 	bl	8000608 <__aeabi_dmul>
 800bf3c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bf40:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bf42:	4656      	mov	r6, sl
 800bf44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf48:	f7f4 fe0e 	bl	8000b68 <__aeabi_d2iz>
 800bf4c:	4605      	mov	r5, r0
 800bf4e:	f7f4 faf1 	bl	8000534 <__aeabi_i2d>
 800bf52:	4602      	mov	r2, r0
 800bf54:	460b      	mov	r3, r1
 800bf56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf5a:	f7f4 f99d 	bl	8000298 <__aeabi_dsub>
 800bf5e:	3530      	adds	r5, #48	@ 0x30
 800bf60:	f806 5b01 	strb.w	r5, [r6], #1
 800bf64:	4602      	mov	r2, r0
 800bf66:	460b      	mov	r3, r1
 800bf68:	42a6      	cmp	r6, r4
 800bf6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bf6e:	f04f 0200 	mov.w	r2, #0
 800bf72:	d124      	bne.n	800bfbe <_dtoa_r+0x626>
 800bf74:	4baf      	ldr	r3, [pc, #700]	@ (800c234 <_dtoa_r+0x89c>)
 800bf76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bf7a:	f7f4 f98f 	bl	800029c <__adddf3>
 800bf7e:	4602      	mov	r2, r0
 800bf80:	460b      	mov	r3, r1
 800bf82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf86:	f7f4 fdcf 	bl	8000b28 <__aeabi_dcmpgt>
 800bf8a:	2800      	cmp	r0, #0
 800bf8c:	d163      	bne.n	800c056 <_dtoa_r+0x6be>
 800bf8e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bf92:	49a8      	ldr	r1, [pc, #672]	@ (800c234 <_dtoa_r+0x89c>)
 800bf94:	2000      	movs	r0, #0
 800bf96:	f7f4 f97f 	bl	8000298 <__aeabi_dsub>
 800bf9a:	4602      	mov	r2, r0
 800bf9c:	460b      	mov	r3, r1
 800bf9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bfa2:	f7f4 fda3 	bl	8000aec <__aeabi_dcmplt>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	f43f af14 	beq.w	800bdd4 <_dtoa_r+0x43c>
 800bfac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bfae:	1e73      	subs	r3, r6, #1
 800bfb0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bfb2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bfb6:	2b30      	cmp	r3, #48	@ 0x30
 800bfb8:	d0f8      	beq.n	800bfac <_dtoa_r+0x614>
 800bfba:	4647      	mov	r7, r8
 800bfbc:	e03b      	b.n	800c036 <_dtoa_r+0x69e>
 800bfbe:	4b9e      	ldr	r3, [pc, #632]	@ (800c238 <_dtoa_r+0x8a0>)
 800bfc0:	f7f4 fb22 	bl	8000608 <__aeabi_dmul>
 800bfc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bfc8:	e7bc      	b.n	800bf44 <_dtoa_r+0x5ac>
 800bfca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bfce:	4656      	mov	r6, sl
 800bfd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bfd4:	4620      	mov	r0, r4
 800bfd6:	4629      	mov	r1, r5
 800bfd8:	f7f4 fc40 	bl	800085c <__aeabi_ddiv>
 800bfdc:	f7f4 fdc4 	bl	8000b68 <__aeabi_d2iz>
 800bfe0:	4680      	mov	r8, r0
 800bfe2:	f7f4 faa7 	bl	8000534 <__aeabi_i2d>
 800bfe6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bfea:	f7f4 fb0d 	bl	8000608 <__aeabi_dmul>
 800bfee:	4602      	mov	r2, r0
 800bff0:	460b      	mov	r3, r1
 800bff2:	4620      	mov	r0, r4
 800bff4:	4629      	mov	r1, r5
 800bff6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bffa:	f7f4 f94d 	bl	8000298 <__aeabi_dsub>
 800bffe:	f806 4b01 	strb.w	r4, [r6], #1
 800c002:	9d03      	ldr	r5, [sp, #12]
 800c004:	eba6 040a 	sub.w	r4, r6, sl
 800c008:	42a5      	cmp	r5, r4
 800c00a:	4602      	mov	r2, r0
 800c00c:	460b      	mov	r3, r1
 800c00e:	d133      	bne.n	800c078 <_dtoa_r+0x6e0>
 800c010:	f7f4 f944 	bl	800029c <__adddf3>
 800c014:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c018:	4604      	mov	r4, r0
 800c01a:	460d      	mov	r5, r1
 800c01c:	f7f4 fd84 	bl	8000b28 <__aeabi_dcmpgt>
 800c020:	b9c0      	cbnz	r0, 800c054 <_dtoa_r+0x6bc>
 800c022:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c026:	4620      	mov	r0, r4
 800c028:	4629      	mov	r1, r5
 800c02a:	f7f4 fd55 	bl	8000ad8 <__aeabi_dcmpeq>
 800c02e:	b110      	cbz	r0, 800c036 <_dtoa_r+0x69e>
 800c030:	f018 0f01 	tst.w	r8, #1
 800c034:	d10e      	bne.n	800c054 <_dtoa_r+0x6bc>
 800c036:	9902      	ldr	r1, [sp, #8]
 800c038:	4648      	mov	r0, r9
 800c03a:	f000 fbbd 	bl	800c7b8 <_Bfree>
 800c03e:	2300      	movs	r3, #0
 800c040:	7033      	strb	r3, [r6, #0]
 800c042:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c044:	3701      	adds	r7, #1
 800c046:	601f      	str	r7, [r3, #0]
 800c048:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	f000 824b 	beq.w	800c4e6 <_dtoa_r+0xb4e>
 800c050:	601e      	str	r6, [r3, #0]
 800c052:	e248      	b.n	800c4e6 <_dtoa_r+0xb4e>
 800c054:	46b8      	mov	r8, r7
 800c056:	4633      	mov	r3, r6
 800c058:	461e      	mov	r6, r3
 800c05a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c05e:	2a39      	cmp	r2, #57	@ 0x39
 800c060:	d106      	bne.n	800c070 <_dtoa_r+0x6d8>
 800c062:	459a      	cmp	sl, r3
 800c064:	d1f8      	bne.n	800c058 <_dtoa_r+0x6c0>
 800c066:	2230      	movs	r2, #48	@ 0x30
 800c068:	f108 0801 	add.w	r8, r8, #1
 800c06c:	f88a 2000 	strb.w	r2, [sl]
 800c070:	781a      	ldrb	r2, [r3, #0]
 800c072:	3201      	adds	r2, #1
 800c074:	701a      	strb	r2, [r3, #0]
 800c076:	e7a0      	b.n	800bfba <_dtoa_r+0x622>
 800c078:	4b6f      	ldr	r3, [pc, #444]	@ (800c238 <_dtoa_r+0x8a0>)
 800c07a:	2200      	movs	r2, #0
 800c07c:	f7f4 fac4 	bl	8000608 <__aeabi_dmul>
 800c080:	2200      	movs	r2, #0
 800c082:	2300      	movs	r3, #0
 800c084:	4604      	mov	r4, r0
 800c086:	460d      	mov	r5, r1
 800c088:	f7f4 fd26 	bl	8000ad8 <__aeabi_dcmpeq>
 800c08c:	2800      	cmp	r0, #0
 800c08e:	d09f      	beq.n	800bfd0 <_dtoa_r+0x638>
 800c090:	e7d1      	b.n	800c036 <_dtoa_r+0x69e>
 800c092:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c094:	2a00      	cmp	r2, #0
 800c096:	f000 80ea 	beq.w	800c26e <_dtoa_r+0x8d6>
 800c09a:	9a07      	ldr	r2, [sp, #28]
 800c09c:	2a01      	cmp	r2, #1
 800c09e:	f300 80cd 	bgt.w	800c23c <_dtoa_r+0x8a4>
 800c0a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c0a4:	2a00      	cmp	r2, #0
 800c0a6:	f000 80c1 	beq.w	800c22c <_dtoa_r+0x894>
 800c0aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c0ae:	9c08      	ldr	r4, [sp, #32]
 800c0b0:	9e00      	ldr	r6, [sp, #0]
 800c0b2:	9a00      	ldr	r2, [sp, #0]
 800c0b4:	441a      	add	r2, r3
 800c0b6:	9200      	str	r2, [sp, #0]
 800c0b8:	9a06      	ldr	r2, [sp, #24]
 800c0ba:	2101      	movs	r1, #1
 800c0bc:	441a      	add	r2, r3
 800c0be:	4648      	mov	r0, r9
 800c0c0:	9206      	str	r2, [sp, #24]
 800c0c2:	f000 fc2d 	bl	800c920 <__i2b>
 800c0c6:	4605      	mov	r5, r0
 800c0c8:	b166      	cbz	r6, 800c0e4 <_dtoa_r+0x74c>
 800c0ca:	9b06      	ldr	r3, [sp, #24]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	dd09      	ble.n	800c0e4 <_dtoa_r+0x74c>
 800c0d0:	42b3      	cmp	r3, r6
 800c0d2:	9a00      	ldr	r2, [sp, #0]
 800c0d4:	bfa8      	it	ge
 800c0d6:	4633      	movge	r3, r6
 800c0d8:	1ad2      	subs	r2, r2, r3
 800c0da:	9200      	str	r2, [sp, #0]
 800c0dc:	9a06      	ldr	r2, [sp, #24]
 800c0de:	1af6      	subs	r6, r6, r3
 800c0e0:	1ad3      	subs	r3, r2, r3
 800c0e2:	9306      	str	r3, [sp, #24]
 800c0e4:	9b08      	ldr	r3, [sp, #32]
 800c0e6:	b30b      	cbz	r3, 800c12c <_dtoa_r+0x794>
 800c0e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	f000 80c6 	beq.w	800c27c <_dtoa_r+0x8e4>
 800c0f0:	2c00      	cmp	r4, #0
 800c0f2:	f000 80c0 	beq.w	800c276 <_dtoa_r+0x8de>
 800c0f6:	4629      	mov	r1, r5
 800c0f8:	4622      	mov	r2, r4
 800c0fa:	4648      	mov	r0, r9
 800c0fc:	f000 fcc8 	bl	800ca90 <__pow5mult>
 800c100:	9a02      	ldr	r2, [sp, #8]
 800c102:	4601      	mov	r1, r0
 800c104:	4605      	mov	r5, r0
 800c106:	4648      	mov	r0, r9
 800c108:	f000 fc20 	bl	800c94c <__multiply>
 800c10c:	9902      	ldr	r1, [sp, #8]
 800c10e:	4680      	mov	r8, r0
 800c110:	4648      	mov	r0, r9
 800c112:	f000 fb51 	bl	800c7b8 <_Bfree>
 800c116:	9b08      	ldr	r3, [sp, #32]
 800c118:	1b1b      	subs	r3, r3, r4
 800c11a:	9308      	str	r3, [sp, #32]
 800c11c:	f000 80b1 	beq.w	800c282 <_dtoa_r+0x8ea>
 800c120:	9a08      	ldr	r2, [sp, #32]
 800c122:	4641      	mov	r1, r8
 800c124:	4648      	mov	r0, r9
 800c126:	f000 fcb3 	bl	800ca90 <__pow5mult>
 800c12a:	9002      	str	r0, [sp, #8]
 800c12c:	2101      	movs	r1, #1
 800c12e:	4648      	mov	r0, r9
 800c130:	f000 fbf6 	bl	800c920 <__i2b>
 800c134:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c136:	4604      	mov	r4, r0
 800c138:	2b00      	cmp	r3, #0
 800c13a:	f000 81d8 	beq.w	800c4ee <_dtoa_r+0xb56>
 800c13e:	461a      	mov	r2, r3
 800c140:	4601      	mov	r1, r0
 800c142:	4648      	mov	r0, r9
 800c144:	f000 fca4 	bl	800ca90 <__pow5mult>
 800c148:	9b07      	ldr	r3, [sp, #28]
 800c14a:	2b01      	cmp	r3, #1
 800c14c:	4604      	mov	r4, r0
 800c14e:	f300 809f 	bgt.w	800c290 <_dtoa_r+0x8f8>
 800c152:	9b04      	ldr	r3, [sp, #16]
 800c154:	2b00      	cmp	r3, #0
 800c156:	f040 8097 	bne.w	800c288 <_dtoa_r+0x8f0>
 800c15a:	9b05      	ldr	r3, [sp, #20]
 800c15c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c160:	2b00      	cmp	r3, #0
 800c162:	f040 8093 	bne.w	800c28c <_dtoa_r+0x8f4>
 800c166:	9b05      	ldr	r3, [sp, #20]
 800c168:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c16c:	0d1b      	lsrs	r3, r3, #20
 800c16e:	051b      	lsls	r3, r3, #20
 800c170:	b133      	cbz	r3, 800c180 <_dtoa_r+0x7e8>
 800c172:	9b00      	ldr	r3, [sp, #0]
 800c174:	3301      	adds	r3, #1
 800c176:	9300      	str	r3, [sp, #0]
 800c178:	9b06      	ldr	r3, [sp, #24]
 800c17a:	3301      	adds	r3, #1
 800c17c:	9306      	str	r3, [sp, #24]
 800c17e:	2301      	movs	r3, #1
 800c180:	9308      	str	r3, [sp, #32]
 800c182:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c184:	2b00      	cmp	r3, #0
 800c186:	f000 81b8 	beq.w	800c4fa <_dtoa_r+0xb62>
 800c18a:	6923      	ldr	r3, [r4, #16]
 800c18c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c190:	6918      	ldr	r0, [r3, #16]
 800c192:	f000 fb79 	bl	800c888 <__hi0bits>
 800c196:	f1c0 0020 	rsb	r0, r0, #32
 800c19a:	9b06      	ldr	r3, [sp, #24]
 800c19c:	4418      	add	r0, r3
 800c19e:	f010 001f 	ands.w	r0, r0, #31
 800c1a2:	f000 8082 	beq.w	800c2aa <_dtoa_r+0x912>
 800c1a6:	f1c0 0320 	rsb	r3, r0, #32
 800c1aa:	2b04      	cmp	r3, #4
 800c1ac:	dd73      	ble.n	800c296 <_dtoa_r+0x8fe>
 800c1ae:	9b00      	ldr	r3, [sp, #0]
 800c1b0:	f1c0 001c 	rsb	r0, r0, #28
 800c1b4:	4403      	add	r3, r0
 800c1b6:	9300      	str	r3, [sp, #0]
 800c1b8:	9b06      	ldr	r3, [sp, #24]
 800c1ba:	4403      	add	r3, r0
 800c1bc:	4406      	add	r6, r0
 800c1be:	9306      	str	r3, [sp, #24]
 800c1c0:	9b00      	ldr	r3, [sp, #0]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	dd05      	ble.n	800c1d2 <_dtoa_r+0x83a>
 800c1c6:	9902      	ldr	r1, [sp, #8]
 800c1c8:	461a      	mov	r2, r3
 800c1ca:	4648      	mov	r0, r9
 800c1cc:	f000 fcba 	bl	800cb44 <__lshift>
 800c1d0:	9002      	str	r0, [sp, #8]
 800c1d2:	9b06      	ldr	r3, [sp, #24]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	dd05      	ble.n	800c1e4 <_dtoa_r+0x84c>
 800c1d8:	4621      	mov	r1, r4
 800c1da:	461a      	mov	r2, r3
 800c1dc:	4648      	mov	r0, r9
 800c1de:	f000 fcb1 	bl	800cb44 <__lshift>
 800c1e2:	4604      	mov	r4, r0
 800c1e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d061      	beq.n	800c2ae <_dtoa_r+0x916>
 800c1ea:	9802      	ldr	r0, [sp, #8]
 800c1ec:	4621      	mov	r1, r4
 800c1ee:	f000 fd15 	bl	800cc1c <__mcmp>
 800c1f2:	2800      	cmp	r0, #0
 800c1f4:	da5b      	bge.n	800c2ae <_dtoa_r+0x916>
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	9902      	ldr	r1, [sp, #8]
 800c1fa:	220a      	movs	r2, #10
 800c1fc:	4648      	mov	r0, r9
 800c1fe:	f000 fafd 	bl	800c7fc <__multadd>
 800c202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c204:	9002      	str	r0, [sp, #8]
 800c206:	f107 38ff 	add.w	r8, r7, #4294967295
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	f000 8177 	beq.w	800c4fe <_dtoa_r+0xb66>
 800c210:	4629      	mov	r1, r5
 800c212:	2300      	movs	r3, #0
 800c214:	220a      	movs	r2, #10
 800c216:	4648      	mov	r0, r9
 800c218:	f000 faf0 	bl	800c7fc <__multadd>
 800c21c:	f1bb 0f00 	cmp.w	fp, #0
 800c220:	4605      	mov	r5, r0
 800c222:	dc6f      	bgt.n	800c304 <_dtoa_r+0x96c>
 800c224:	9b07      	ldr	r3, [sp, #28]
 800c226:	2b02      	cmp	r3, #2
 800c228:	dc49      	bgt.n	800c2be <_dtoa_r+0x926>
 800c22a:	e06b      	b.n	800c304 <_dtoa_r+0x96c>
 800c22c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c22e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c232:	e73c      	b.n	800c0ae <_dtoa_r+0x716>
 800c234:	3fe00000 	.word	0x3fe00000
 800c238:	40240000 	.word	0x40240000
 800c23c:	9b03      	ldr	r3, [sp, #12]
 800c23e:	1e5c      	subs	r4, r3, #1
 800c240:	9b08      	ldr	r3, [sp, #32]
 800c242:	42a3      	cmp	r3, r4
 800c244:	db09      	blt.n	800c25a <_dtoa_r+0x8c2>
 800c246:	1b1c      	subs	r4, r3, r4
 800c248:	9b03      	ldr	r3, [sp, #12]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	f6bf af30 	bge.w	800c0b0 <_dtoa_r+0x718>
 800c250:	9b00      	ldr	r3, [sp, #0]
 800c252:	9a03      	ldr	r2, [sp, #12]
 800c254:	1a9e      	subs	r6, r3, r2
 800c256:	2300      	movs	r3, #0
 800c258:	e72b      	b.n	800c0b2 <_dtoa_r+0x71a>
 800c25a:	9b08      	ldr	r3, [sp, #32]
 800c25c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c25e:	9408      	str	r4, [sp, #32]
 800c260:	1ae3      	subs	r3, r4, r3
 800c262:	441a      	add	r2, r3
 800c264:	9e00      	ldr	r6, [sp, #0]
 800c266:	9b03      	ldr	r3, [sp, #12]
 800c268:	920d      	str	r2, [sp, #52]	@ 0x34
 800c26a:	2400      	movs	r4, #0
 800c26c:	e721      	b.n	800c0b2 <_dtoa_r+0x71a>
 800c26e:	9c08      	ldr	r4, [sp, #32]
 800c270:	9e00      	ldr	r6, [sp, #0]
 800c272:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c274:	e728      	b.n	800c0c8 <_dtoa_r+0x730>
 800c276:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c27a:	e751      	b.n	800c120 <_dtoa_r+0x788>
 800c27c:	9a08      	ldr	r2, [sp, #32]
 800c27e:	9902      	ldr	r1, [sp, #8]
 800c280:	e750      	b.n	800c124 <_dtoa_r+0x78c>
 800c282:	f8cd 8008 	str.w	r8, [sp, #8]
 800c286:	e751      	b.n	800c12c <_dtoa_r+0x794>
 800c288:	2300      	movs	r3, #0
 800c28a:	e779      	b.n	800c180 <_dtoa_r+0x7e8>
 800c28c:	9b04      	ldr	r3, [sp, #16]
 800c28e:	e777      	b.n	800c180 <_dtoa_r+0x7e8>
 800c290:	2300      	movs	r3, #0
 800c292:	9308      	str	r3, [sp, #32]
 800c294:	e779      	b.n	800c18a <_dtoa_r+0x7f2>
 800c296:	d093      	beq.n	800c1c0 <_dtoa_r+0x828>
 800c298:	9a00      	ldr	r2, [sp, #0]
 800c29a:	331c      	adds	r3, #28
 800c29c:	441a      	add	r2, r3
 800c29e:	9200      	str	r2, [sp, #0]
 800c2a0:	9a06      	ldr	r2, [sp, #24]
 800c2a2:	441a      	add	r2, r3
 800c2a4:	441e      	add	r6, r3
 800c2a6:	9206      	str	r2, [sp, #24]
 800c2a8:	e78a      	b.n	800c1c0 <_dtoa_r+0x828>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	e7f4      	b.n	800c298 <_dtoa_r+0x900>
 800c2ae:	9b03      	ldr	r3, [sp, #12]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	46b8      	mov	r8, r7
 800c2b4:	dc20      	bgt.n	800c2f8 <_dtoa_r+0x960>
 800c2b6:	469b      	mov	fp, r3
 800c2b8:	9b07      	ldr	r3, [sp, #28]
 800c2ba:	2b02      	cmp	r3, #2
 800c2bc:	dd1e      	ble.n	800c2fc <_dtoa_r+0x964>
 800c2be:	f1bb 0f00 	cmp.w	fp, #0
 800c2c2:	f47f adb1 	bne.w	800be28 <_dtoa_r+0x490>
 800c2c6:	4621      	mov	r1, r4
 800c2c8:	465b      	mov	r3, fp
 800c2ca:	2205      	movs	r2, #5
 800c2cc:	4648      	mov	r0, r9
 800c2ce:	f000 fa95 	bl	800c7fc <__multadd>
 800c2d2:	4601      	mov	r1, r0
 800c2d4:	4604      	mov	r4, r0
 800c2d6:	9802      	ldr	r0, [sp, #8]
 800c2d8:	f000 fca0 	bl	800cc1c <__mcmp>
 800c2dc:	2800      	cmp	r0, #0
 800c2de:	f77f ada3 	ble.w	800be28 <_dtoa_r+0x490>
 800c2e2:	4656      	mov	r6, sl
 800c2e4:	2331      	movs	r3, #49	@ 0x31
 800c2e6:	f806 3b01 	strb.w	r3, [r6], #1
 800c2ea:	f108 0801 	add.w	r8, r8, #1
 800c2ee:	e59f      	b.n	800be30 <_dtoa_r+0x498>
 800c2f0:	9c03      	ldr	r4, [sp, #12]
 800c2f2:	46b8      	mov	r8, r7
 800c2f4:	4625      	mov	r5, r4
 800c2f6:	e7f4      	b.n	800c2e2 <_dtoa_r+0x94a>
 800c2f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c2fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	f000 8101 	beq.w	800c506 <_dtoa_r+0xb6e>
 800c304:	2e00      	cmp	r6, #0
 800c306:	dd05      	ble.n	800c314 <_dtoa_r+0x97c>
 800c308:	4629      	mov	r1, r5
 800c30a:	4632      	mov	r2, r6
 800c30c:	4648      	mov	r0, r9
 800c30e:	f000 fc19 	bl	800cb44 <__lshift>
 800c312:	4605      	mov	r5, r0
 800c314:	9b08      	ldr	r3, [sp, #32]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d05c      	beq.n	800c3d4 <_dtoa_r+0xa3c>
 800c31a:	6869      	ldr	r1, [r5, #4]
 800c31c:	4648      	mov	r0, r9
 800c31e:	f000 fa0b 	bl	800c738 <_Balloc>
 800c322:	4606      	mov	r6, r0
 800c324:	b928      	cbnz	r0, 800c332 <_dtoa_r+0x99a>
 800c326:	4b82      	ldr	r3, [pc, #520]	@ (800c530 <_dtoa_r+0xb98>)
 800c328:	4602      	mov	r2, r0
 800c32a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c32e:	f7ff bb4a 	b.w	800b9c6 <_dtoa_r+0x2e>
 800c332:	692a      	ldr	r2, [r5, #16]
 800c334:	3202      	adds	r2, #2
 800c336:	0092      	lsls	r2, r2, #2
 800c338:	f105 010c 	add.w	r1, r5, #12
 800c33c:	300c      	adds	r0, #12
 800c33e:	f000 ffa3 	bl	800d288 <memcpy>
 800c342:	2201      	movs	r2, #1
 800c344:	4631      	mov	r1, r6
 800c346:	4648      	mov	r0, r9
 800c348:	f000 fbfc 	bl	800cb44 <__lshift>
 800c34c:	f10a 0301 	add.w	r3, sl, #1
 800c350:	9300      	str	r3, [sp, #0]
 800c352:	eb0a 030b 	add.w	r3, sl, fp
 800c356:	9308      	str	r3, [sp, #32]
 800c358:	9b04      	ldr	r3, [sp, #16]
 800c35a:	f003 0301 	and.w	r3, r3, #1
 800c35e:	462f      	mov	r7, r5
 800c360:	9306      	str	r3, [sp, #24]
 800c362:	4605      	mov	r5, r0
 800c364:	9b00      	ldr	r3, [sp, #0]
 800c366:	9802      	ldr	r0, [sp, #8]
 800c368:	4621      	mov	r1, r4
 800c36a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c36e:	f7ff fa88 	bl	800b882 <quorem>
 800c372:	4603      	mov	r3, r0
 800c374:	3330      	adds	r3, #48	@ 0x30
 800c376:	9003      	str	r0, [sp, #12]
 800c378:	4639      	mov	r1, r7
 800c37a:	9802      	ldr	r0, [sp, #8]
 800c37c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c37e:	f000 fc4d 	bl	800cc1c <__mcmp>
 800c382:	462a      	mov	r2, r5
 800c384:	9004      	str	r0, [sp, #16]
 800c386:	4621      	mov	r1, r4
 800c388:	4648      	mov	r0, r9
 800c38a:	f000 fc63 	bl	800cc54 <__mdiff>
 800c38e:	68c2      	ldr	r2, [r0, #12]
 800c390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c392:	4606      	mov	r6, r0
 800c394:	bb02      	cbnz	r2, 800c3d8 <_dtoa_r+0xa40>
 800c396:	4601      	mov	r1, r0
 800c398:	9802      	ldr	r0, [sp, #8]
 800c39a:	f000 fc3f 	bl	800cc1c <__mcmp>
 800c39e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3a0:	4602      	mov	r2, r0
 800c3a2:	4631      	mov	r1, r6
 800c3a4:	4648      	mov	r0, r9
 800c3a6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c3a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3aa:	f000 fa05 	bl	800c7b8 <_Bfree>
 800c3ae:	9b07      	ldr	r3, [sp, #28]
 800c3b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c3b2:	9e00      	ldr	r6, [sp, #0]
 800c3b4:	ea42 0103 	orr.w	r1, r2, r3
 800c3b8:	9b06      	ldr	r3, [sp, #24]
 800c3ba:	4319      	orrs	r1, r3
 800c3bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3be:	d10d      	bne.n	800c3dc <_dtoa_r+0xa44>
 800c3c0:	2b39      	cmp	r3, #57	@ 0x39
 800c3c2:	d027      	beq.n	800c414 <_dtoa_r+0xa7c>
 800c3c4:	9a04      	ldr	r2, [sp, #16]
 800c3c6:	2a00      	cmp	r2, #0
 800c3c8:	dd01      	ble.n	800c3ce <_dtoa_r+0xa36>
 800c3ca:	9b03      	ldr	r3, [sp, #12]
 800c3cc:	3331      	adds	r3, #49	@ 0x31
 800c3ce:	f88b 3000 	strb.w	r3, [fp]
 800c3d2:	e52e      	b.n	800be32 <_dtoa_r+0x49a>
 800c3d4:	4628      	mov	r0, r5
 800c3d6:	e7b9      	b.n	800c34c <_dtoa_r+0x9b4>
 800c3d8:	2201      	movs	r2, #1
 800c3da:	e7e2      	b.n	800c3a2 <_dtoa_r+0xa0a>
 800c3dc:	9904      	ldr	r1, [sp, #16]
 800c3de:	2900      	cmp	r1, #0
 800c3e0:	db04      	blt.n	800c3ec <_dtoa_r+0xa54>
 800c3e2:	9807      	ldr	r0, [sp, #28]
 800c3e4:	4301      	orrs	r1, r0
 800c3e6:	9806      	ldr	r0, [sp, #24]
 800c3e8:	4301      	orrs	r1, r0
 800c3ea:	d120      	bne.n	800c42e <_dtoa_r+0xa96>
 800c3ec:	2a00      	cmp	r2, #0
 800c3ee:	ddee      	ble.n	800c3ce <_dtoa_r+0xa36>
 800c3f0:	9902      	ldr	r1, [sp, #8]
 800c3f2:	9300      	str	r3, [sp, #0]
 800c3f4:	2201      	movs	r2, #1
 800c3f6:	4648      	mov	r0, r9
 800c3f8:	f000 fba4 	bl	800cb44 <__lshift>
 800c3fc:	4621      	mov	r1, r4
 800c3fe:	9002      	str	r0, [sp, #8]
 800c400:	f000 fc0c 	bl	800cc1c <__mcmp>
 800c404:	2800      	cmp	r0, #0
 800c406:	9b00      	ldr	r3, [sp, #0]
 800c408:	dc02      	bgt.n	800c410 <_dtoa_r+0xa78>
 800c40a:	d1e0      	bne.n	800c3ce <_dtoa_r+0xa36>
 800c40c:	07da      	lsls	r2, r3, #31
 800c40e:	d5de      	bpl.n	800c3ce <_dtoa_r+0xa36>
 800c410:	2b39      	cmp	r3, #57	@ 0x39
 800c412:	d1da      	bne.n	800c3ca <_dtoa_r+0xa32>
 800c414:	2339      	movs	r3, #57	@ 0x39
 800c416:	f88b 3000 	strb.w	r3, [fp]
 800c41a:	4633      	mov	r3, r6
 800c41c:	461e      	mov	r6, r3
 800c41e:	3b01      	subs	r3, #1
 800c420:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c424:	2a39      	cmp	r2, #57	@ 0x39
 800c426:	d04e      	beq.n	800c4c6 <_dtoa_r+0xb2e>
 800c428:	3201      	adds	r2, #1
 800c42a:	701a      	strb	r2, [r3, #0]
 800c42c:	e501      	b.n	800be32 <_dtoa_r+0x49a>
 800c42e:	2a00      	cmp	r2, #0
 800c430:	dd03      	ble.n	800c43a <_dtoa_r+0xaa2>
 800c432:	2b39      	cmp	r3, #57	@ 0x39
 800c434:	d0ee      	beq.n	800c414 <_dtoa_r+0xa7c>
 800c436:	3301      	adds	r3, #1
 800c438:	e7c9      	b.n	800c3ce <_dtoa_r+0xa36>
 800c43a:	9a00      	ldr	r2, [sp, #0]
 800c43c:	9908      	ldr	r1, [sp, #32]
 800c43e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c442:	428a      	cmp	r2, r1
 800c444:	d028      	beq.n	800c498 <_dtoa_r+0xb00>
 800c446:	9902      	ldr	r1, [sp, #8]
 800c448:	2300      	movs	r3, #0
 800c44a:	220a      	movs	r2, #10
 800c44c:	4648      	mov	r0, r9
 800c44e:	f000 f9d5 	bl	800c7fc <__multadd>
 800c452:	42af      	cmp	r7, r5
 800c454:	9002      	str	r0, [sp, #8]
 800c456:	f04f 0300 	mov.w	r3, #0
 800c45a:	f04f 020a 	mov.w	r2, #10
 800c45e:	4639      	mov	r1, r7
 800c460:	4648      	mov	r0, r9
 800c462:	d107      	bne.n	800c474 <_dtoa_r+0xadc>
 800c464:	f000 f9ca 	bl	800c7fc <__multadd>
 800c468:	4607      	mov	r7, r0
 800c46a:	4605      	mov	r5, r0
 800c46c:	9b00      	ldr	r3, [sp, #0]
 800c46e:	3301      	adds	r3, #1
 800c470:	9300      	str	r3, [sp, #0]
 800c472:	e777      	b.n	800c364 <_dtoa_r+0x9cc>
 800c474:	f000 f9c2 	bl	800c7fc <__multadd>
 800c478:	4629      	mov	r1, r5
 800c47a:	4607      	mov	r7, r0
 800c47c:	2300      	movs	r3, #0
 800c47e:	220a      	movs	r2, #10
 800c480:	4648      	mov	r0, r9
 800c482:	f000 f9bb 	bl	800c7fc <__multadd>
 800c486:	4605      	mov	r5, r0
 800c488:	e7f0      	b.n	800c46c <_dtoa_r+0xad4>
 800c48a:	f1bb 0f00 	cmp.w	fp, #0
 800c48e:	bfcc      	ite	gt
 800c490:	465e      	movgt	r6, fp
 800c492:	2601      	movle	r6, #1
 800c494:	4456      	add	r6, sl
 800c496:	2700      	movs	r7, #0
 800c498:	9902      	ldr	r1, [sp, #8]
 800c49a:	9300      	str	r3, [sp, #0]
 800c49c:	2201      	movs	r2, #1
 800c49e:	4648      	mov	r0, r9
 800c4a0:	f000 fb50 	bl	800cb44 <__lshift>
 800c4a4:	4621      	mov	r1, r4
 800c4a6:	9002      	str	r0, [sp, #8]
 800c4a8:	f000 fbb8 	bl	800cc1c <__mcmp>
 800c4ac:	2800      	cmp	r0, #0
 800c4ae:	dcb4      	bgt.n	800c41a <_dtoa_r+0xa82>
 800c4b0:	d102      	bne.n	800c4b8 <_dtoa_r+0xb20>
 800c4b2:	9b00      	ldr	r3, [sp, #0]
 800c4b4:	07db      	lsls	r3, r3, #31
 800c4b6:	d4b0      	bmi.n	800c41a <_dtoa_r+0xa82>
 800c4b8:	4633      	mov	r3, r6
 800c4ba:	461e      	mov	r6, r3
 800c4bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4c0:	2a30      	cmp	r2, #48	@ 0x30
 800c4c2:	d0fa      	beq.n	800c4ba <_dtoa_r+0xb22>
 800c4c4:	e4b5      	b.n	800be32 <_dtoa_r+0x49a>
 800c4c6:	459a      	cmp	sl, r3
 800c4c8:	d1a8      	bne.n	800c41c <_dtoa_r+0xa84>
 800c4ca:	2331      	movs	r3, #49	@ 0x31
 800c4cc:	f108 0801 	add.w	r8, r8, #1
 800c4d0:	f88a 3000 	strb.w	r3, [sl]
 800c4d4:	e4ad      	b.n	800be32 <_dtoa_r+0x49a>
 800c4d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c4d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c534 <_dtoa_r+0xb9c>
 800c4dc:	b11b      	cbz	r3, 800c4e6 <_dtoa_r+0xb4e>
 800c4de:	f10a 0308 	add.w	r3, sl, #8
 800c4e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c4e4:	6013      	str	r3, [r2, #0]
 800c4e6:	4650      	mov	r0, sl
 800c4e8:	b017      	add	sp, #92	@ 0x5c
 800c4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4ee:	9b07      	ldr	r3, [sp, #28]
 800c4f0:	2b01      	cmp	r3, #1
 800c4f2:	f77f ae2e 	ble.w	800c152 <_dtoa_r+0x7ba>
 800c4f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c4f8:	9308      	str	r3, [sp, #32]
 800c4fa:	2001      	movs	r0, #1
 800c4fc:	e64d      	b.n	800c19a <_dtoa_r+0x802>
 800c4fe:	f1bb 0f00 	cmp.w	fp, #0
 800c502:	f77f aed9 	ble.w	800c2b8 <_dtoa_r+0x920>
 800c506:	4656      	mov	r6, sl
 800c508:	9802      	ldr	r0, [sp, #8]
 800c50a:	4621      	mov	r1, r4
 800c50c:	f7ff f9b9 	bl	800b882 <quorem>
 800c510:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c514:	f806 3b01 	strb.w	r3, [r6], #1
 800c518:	eba6 020a 	sub.w	r2, r6, sl
 800c51c:	4593      	cmp	fp, r2
 800c51e:	ddb4      	ble.n	800c48a <_dtoa_r+0xaf2>
 800c520:	9902      	ldr	r1, [sp, #8]
 800c522:	2300      	movs	r3, #0
 800c524:	220a      	movs	r2, #10
 800c526:	4648      	mov	r0, r9
 800c528:	f000 f968 	bl	800c7fc <__multadd>
 800c52c:	9002      	str	r0, [sp, #8]
 800c52e:	e7eb      	b.n	800c508 <_dtoa_r+0xb70>
 800c530:	0800f984 	.word	0x0800f984
 800c534:	0800f908 	.word	0x0800f908

0800c538 <_free_r>:
 800c538:	b538      	push	{r3, r4, r5, lr}
 800c53a:	4605      	mov	r5, r0
 800c53c:	2900      	cmp	r1, #0
 800c53e:	d041      	beq.n	800c5c4 <_free_r+0x8c>
 800c540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c544:	1f0c      	subs	r4, r1, #4
 800c546:	2b00      	cmp	r3, #0
 800c548:	bfb8      	it	lt
 800c54a:	18e4      	addlt	r4, r4, r3
 800c54c:	f000 f8e8 	bl	800c720 <__malloc_lock>
 800c550:	4a1d      	ldr	r2, [pc, #116]	@ (800c5c8 <_free_r+0x90>)
 800c552:	6813      	ldr	r3, [r2, #0]
 800c554:	b933      	cbnz	r3, 800c564 <_free_r+0x2c>
 800c556:	6063      	str	r3, [r4, #4]
 800c558:	6014      	str	r4, [r2, #0]
 800c55a:	4628      	mov	r0, r5
 800c55c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c560:	f000 b8e4 	b.w	800c72c <__malloc_unlock>
 800c564:	42a3      	cmp	r3, r4
 800c566:	d908      	bls.n	800c57a <_free_r+0x42>
 800c568:	6820      	ldr	r0, [r4, #0]
 800c56a:	1821      	adds	r1, r4, r0
 800c56c:	428b      	cmp	r3, r1
 800c56e:	bf01      	itttt	eq
 800c570:	6819      	ldreq	r1, [r3, #0]
 800c572:	685b      	ldreq	r3, [r3, #4]
 800c574:	1809      	addeq	r1, r1, r0
 800c576:	6021      	streq	r1, [r4, #0]
 800c578:	e7ed      	b.n	800c556 <_free_r+0x1e>
 800c57a:	461a      	mov	r2, r3
 800c57c:	685b      	ldr	r3, [r3, #4]
 800c57e:	b10b      	cbz	r3, 800c584 <_free_r+0x4c>
 800c580:	42a3      	cmp	r3, r4
 800c582:	d9fa      	bls.n	800c57a <_free_r+0x42>
 800c584:	6811      	ldr	r1, [r2, #0]
 800c586:	1850      	adds	r0, r2, r1
 800c588:	42a0      	cmp	r0, r4
 800c58a:	d10b      	bne.n	800c5a4 <_free_r+0x6c>
 800c58c:	6820      	ldr	r0, [r4, #0]
 800c58e:	4401      	add	r1, r0
 800c590:	1850      	adds	r0, r2, r1
 800c592:	4283      	cmp	r3, r0
 800c594:	6011      	str	r1, [r2, #0]
 800c596:	d1e0      	bne.n	800c55a <_free_r+0x22>
 800c598:	6818      	ldr	r0, [r3, #0]
 800c59a:	685b      	ldr	r3, [r3, #4]
 800c59c:	6053      	str	r3, [r2, #4]
 800c59e:	4408      	add	r0, r1
 800c5a0:	6010      	str	r0, [r2, #0]
 800c5a2:	e7da      	b.n	800c55a <_free_r+0x22>
 800c5a4:	d902      	bls.n	800c5ac <_free_r+0x74>
 800c5a6:	230c      	movs	r3, #12
 800c5a8:	602b      	str	r3, [r5, #0]
 800c5aa:	e7d6      	b.n	800c55a <_free_r+0x22>
 800c5ac:	6820      	ldr	r0, [r4, #0]
 800c5ae:	1821      	adds	r1, r4, r0
 800c5b0:	428b      	cmp	r3, r1
 800c5b2:	bf04      	itt	eq
 800c5b4:	6819      	ldreq	r1, [r3, #0]
 800c5b6:	685b      	ldreq	r3, [r3, #4]
 800c5b8:	6063      	str	r3, [r4, #4]
 800c5ba:	bf04      	itt	eq
 800c5bc:	1809      	addeq	r1, r1, r0
 800c5be:	6021      	streq	r1, [r4, #0]
 800c5c0:	6054      	str	r4, [r2, #4]
 800c5c2:	e7ca      	b.n	800c55a <_free_r+0x22>
 800c5c4:	bd38      	pop	{r3, r4, r5, pc}
 800c5c6:	bf00      	nop
 800c5c8:	200016e8 	.word	0x200016e8

0800c5cc <malloc>:
 800c5cc:	4b02      	ldr	r3, [pc, #8]	@ (800c5d8 <malloc+0xc>)
 800c5ce:	4601      	mov	r1, r0
 800c5d0:	6818      	ldr	r0, [r3, #0]
 800c5d2:	f000 b825 	b.w	800c620 <_malloc_r>
 800c5d6:	bf00      	nop
 800c5d8:	20000078 	.word	0x20000078

0800c5dc <sbrk_aligned>:
 800c5dc:	b570      	push	{r4, r5, r6, lr}
 800c5de:	4e0f      	ldr	r6, [pc, #60]	@ (800c61c <sbrk_aligned+0x40>)
 800c5e0:	460c      	mov	r4, r1
 800c5e2:	6831      	ldr	r1, [r6, #0]
 800c5e4:	4605      	mov	r5, r0
 800c5e6:	b911      	cbnz	r1, 800c5ee <sbrk_aligned+0x12>
 800c5e8:	f000 fe3e 	bl	800d268 <_sbrk_r>
 800c5ec:	6030      	str	r0, [r6, #0]
 800c5ee:	4621      	mov	r1, r4
 800c5f0:	4628      	mov	r0, r5
 800c5f2:	f000 fe39 	bl	800d268 <_sbrk_r>
 800c5f6:	1c43      	adds	r3, r0, #1
 800c5f8:	d103      	bne.n	800c602 <sbrk_aligned+0x26>
 800c5fa:	f04f 34ff 	mov.w	r4, #4294967295
 800c5fe:	4620      	mov	r0, r4
 800c600:	bd70      	pop	{r4, r5, r6, pc}
 800c602:	1cc4      	adds	r4, r0, #3
 800c604:	f024 0403 	bic.w	r4, r4, #3
 800c608:	42a0      	cmp	r0, r4
 800c60a:	d0f8      	beq.n	800c5fe <sbrk_aligned+0x22>
 800c60c:	1a21      	subs	r1, r4, r0
 800c60e:	4628      	mov	r0, r5
 800c610:	f000 fe2a 	bl	800d268 <_sbrk_r>
 800c614:	3001      	adds	r0, #1
 800c616:	d1f2      	bne.n	800c5fe <sbrk_aligned+0x22>
 800c618:	e7ef      	b.n	800c5fa <sbrk_aligned+0x1e>
 800c61a:	bf00      	nop
 800c61c:	200016e4 	.word	0x200016e4

0800c620 <_malloc_r>:
 800c620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c624:	1ccd      	adds	r5, r1, #3
 800c626:	f025 0503 	bic.w	r5, r5, #3
 800c62a:	3508      	adds	r5, #8
 800c62c:	2d0c      	cmp	r5, #12
 800c62e:	bf38      	it	cc
 800c630:	250c      	movcc	r5, #12
 800c632:	2d00      	cmp	r5, #0
 800c634:	4606      	mov	r6, r0
 800c636:	db01      	blt.n	800c63c <_malloc_r+0x1c>
 800c638:	42a9      	cmp	r1, r5
 800c63a:	d904      	bls.n	800c646 <_malloc_r+0x26>
 800c63c:	230c      	movs	r3, #12
 800c63e:	6033      	str	r3, [r6, #0]
 800c640:	2000      	movs	r0, #0
 800c642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c646:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c71c <_malloc_r+0xfc>
 800c64a:	f000 f869 	bl	800c720 <__malloc_lock>
 800c64e:	f8d8 3000 	ldr.w	r3, [r8]
 800c652:	461c      	mov	r4, r3
 800c654:	bb44      	cbnz	r4, 800c6a8 <_malloc_r+0x88>
 800c656:	4629      	mov	r1, r5
 800c658:	4630      	mov	r0, r6
 800c65a:	f7ff ffbf 	bl	800c5dc <sbrk_aligned>
 800c65e:	1c43      	adds	r3, r0, #1
 800c660:	4604      	mov	r4, r0
 800c662:	d158      	bne.n	800c716 <_malloc_r+0xf6>
 800c664:	f8d8 4000 	ldr.w	r4, [r8]
 800c668:	4627      	mov	r7, r4
 800c66a:	2f00      	cmp	r7, #0
 800c66c:	d143      	bne.n	800c6f6 <_malloc_r+0xd6>
 800c66e:	2c00      	cmp	r4, #0
 800c670:	d04b      	beq.n	800c70a <_malloc_r+0xea>
 800c672:	6823      	ldr	r3, [r4, #0]
 800c674:	4639      	mov	r1, r7
 800c676:	4630      	mov	r0, r6
 800c678:	eb04 0903 	add.w	r9, r4, r3
 800c67c:	f000 fdf4 	bl	800d268 <_sbrk_r>
 800c680:	4581      	cmp	r9, r0
 800c682:	d142      	bne.n	800c70a <_malloc_r+0xea>
 800c684:	6821      	ldr	r1, [r4, #0]
 800c686:	1a6d      	subs	r5, r5, r1
 800c688:	4629      	mov	r1, r5
 800c68a:	4630      	mov	r0, r6
 800c68c:	f7ff ffa6 	bl	800c5dc <sbrk_aligned>
 800c690:	3001      	adds	r0, #1
 800c692:	d03a      	beq.n	800c70a <_malloc_r+0xea>
 800c694:	6823      	ldr	r3, [r4, #0]
 800c696:	442b      	add	r3, r5
 800c698:	6023      	str	r3, [r4, #0]
 800c69a:	f8d8 3000 	ldr.w	r3, [r8]
 800c69e:	685a      	ldr	r2, [r3, #4]
 800c6a0:	bb62      	cbnz	r2, 800c6fc <_malloc_r+0xdc>
 800c6a2:	f8c8 7000 	str.w	r7, [r8]
 800c6a6:	e00f      	b.n	800c6c8 <_malloc_r+0xa8>
 800c6a8:	6822      	ldr	r2, [r4, #0]
 800c6aa:	1b52      	subs	r2, r2, r5
 800c6ac:	d420      	bmi.n	800c6f0 <_malloc_r+0xd0>
 800c6ae:	2a0b      	cmp	r2, #11
 800c6b0:	d917      	bls.n	800c6e2 <_malloc_r+0xc2>
 800c6b2:	1961      	adds	r1, r4, r5
 800c6b4:	42a3      	cmp	r3, r4
 800c6b6:	6025      	str	r5, [r4, #0]
 800c6b8:	bf18      	it	ne
 800c6ba:	6059      	strne	r1, [r3, #4]
 800c6bc:	6863      	ldr	r3, [r4, #4]
 800c6be:	bf08      	it	eq
 800c6c0:	f8c8 1000 	streq.w	r1, [r8]
 800c6c4:	5162      	str	r2, [r4, r5]
 800c6c6:	604b      	str	r3, [r1, #4]
 800c6c8:	4630      	mov	r0, r6
 800c6ca:	f000 f82f 	bl	800c72c <__malloc_unlock>
 800c6ce:	f104 000b 	add.w	r0, r4, #11
 800c6d2:	1d23      	adds	r3, r4, #4
 800c6d4:	f020 0007 	bic.w	r0, r0, #7
 800c6d8:	1ac2      	subs	r2, r0, r3
 800c6da:	bf1c      	itt	ne
 800c6dc:	1a1b      	subne	r3, r3, r0
 800c6de:	50a3      	strne	r3, [r4, r2]
 800c6e0:	e7af      	b.n	800c642 <_malloc_r+0x22>
 800c6e2:	6862      	ldr	r2, [r4, #4]
 800c6e4:	42a3      	cmp	r3, r4
 800c6e6:	bf0c      	ite	eq
 800c6e8:	f8c8 2000 	streq.w	r2, [r8]
 800c6ec:	605a      	strne	r2, [r3, #4]
 800c6ee:	e7eb      	b.n	800c6c8 <_malloc_r+0xa8>
 800c6f0:	4623      	mov	r3, r4
 800c6f2:	6864      	ldr	r4, [r4, #4]
 800c6f4:	e7ae      	b.n	800c654 <_malloc_r+0x34>
 800c6f6:	463c      	mov	r4, r7
 800c6f8:	687f      	ldr	r7, [r7, #4]
 800c6fa:	e7b6      	b.n	800c66a <_malloc_r+0x4a>
 800c6fc:	461a      	mov	r2, r3
 800c6fe:	685b      	ldr	r3, [r3, #4]
 800c700:	42a3      	cmp	r3, r4
 800c702:	d1fb      	bne.n	800c6fc <_malloc_r+0xdc>
 800c704:	2300      	movs	r3, #0
 800c706:	6053      	str	r3, [r2, #4]
 800c708:	e7de      	b.n	800c6c8 <_malloc_r+0xa8>
 800c70a:	230c      	movs	r3, #12
 800c70c:	6033      	str	r3, [r6, #0]
 800c70e:	4630      	mov	r0, r6
 800c710:	f000 f80c 	bl	800c72c <__malloc_unlock>
 800c714:	e794      	b.n	800c640 <_malloc_r+0x20>
 800c716:	6005      	str	r5, [r0, #0]
 800c718:	e7d6      	b.n	800c6c8 <_malloc_r+0xa8>
 800c71a:	bf00      	nop
 800c71c:	200016e8 	.word	0x200016e8

0800c720 <__malloc_lock>:
 800c720:	4801      	ldr	r0, [pc, #4]	@ (800c728 <__malloc_lock+0x8>)
 800c722:	f7ff b8ac 	b.w	800b87e <__retarget_lock_acquire_recursive>
 800c726:	bf00      	nop
 800c728:	200016e0 	.word	0x200016e0

0800c72c <__malloc_unlock>:
 800c72c:	4801      	ldr	r0, [pc, #4]	@ (800c734 <__malloc_unlock+0x8>)
 800c72e:	f7ff b8a7 	b.w	800b880 <__retarget_lock_release_recursive>
 800c732:	bf00      	nop
 800c734:	200016e0 	.word	0x200016e0

0800c738 <_Balloc>:
 800c738:	b570      	push	{r4, r5, r6, lr}
 800c73a:	69c6      	ldr	r6, [r0, #28]
 800c73c:	4604      	mov	r4, r0
 800c73e:	460d      	mov	r5, r1
 800c740:	b976      	cbnz	r6, 800c760 <_Balloc+0x28>
 800c742:	2010      	movs	r0, #16
 800c744:	f7ff ff42 	bl	800c5cc <malloc>
 800c748:	4602      	mov	r2, r0
 800c74a:	61e0      	str	r0, [r4, #28]
 800c74c:	b920      	cbnz	r0, 800c758 <_Balloc+0x20>
 800c74e:	4b18      	ldr	r3, [pc, #96]	@ (800c7b0 <_Balloc+0x78>)
 800c750:	4818      	ldr	r0, [pc, #96]	@ (800c7b4 <_Balloc+0x7c>)
 800c752:	216b      	movs	r1, #107	@ 0x6b
 800c754:	f000 fda6 	bl	800d2a4 <__assert_func>
 800c758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c75c:	6006      	str	r6, [r0, #0]
 800c75e:	60c6      	str	r6, [r0, #12]
 800c760:	69e6      	ldr	r6, [r4, #28]
 800c762:	68f3      	ldr	r3, [r6, #12]
 800c764:	b183      	cbz	r3, 800c788 <_Balloc+0x50>
 800c766:	69e3      	ldr	r3, [r4, #28]
 800c768:	68db      	ldr	r3, [r3, #12]
 800c76a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c76e:	b9b8      	cbnz	r0, 800c7a0 <_Balloc+0x68>
 800c770:	2101      	movs	r1, #1
 800c772:	fa01 f605 	lsl.w	r6, r1, r5
 800c776:	1d72      	adds	r2, r6, #5
 800c778:	0092      	lsls	r2, r2, #2
 800c77a:	4620      	mov	r0, r4
 800c77c:	f000 fdb0 	bl	800d2e0 <_calloc_r>
 800c780:	b160      	cbz	r0, 800c79c <_Balloc+0x64>
 800c782:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c786:	e00e      	b.n	800c7a6 <_Balloc+0x6e>
 800c788:	2221      	movs	r2, #33	@ 0x21
 800c78a:	2104      	movs	r1, #4
 800c78c:	4620      	mov	r0, r4
 800c78e:	f000 fda7 	bl	800d2e0 <_calloc_r>
 800c792:	69e3      	ldr	r3, [r4, #28]
 800c794:	60f0      	str	r0, [r6, #12]
 800c796:	68db      	ldr	r3, [r3, #12]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d1e4      	bne.n	800c766 <_Balloc+0x2e>
 800c79c:	2000      	movs	r0, #0
 800c79e:	bd70      	pop	{r4, r5, r6, pc}
 800c7a0:	6802      	ldr	r2, [r0, #0]
 800c7a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c7ac:	e7f7      	b.n	800c79e <_Balloc+0x66>
 800c7ae:	bf00      	nop
 800c7b0:	0800f915 	.word	0x0800f915
 800c7b4:	0800f995 	.word	0x0800f995

0800c7b8 <_Bfree>:
 800c7b8:	b570      	push	{r4, r5, r6, lr}
 800c7ba:	69c6      	ldr	r6, [r0, #28]
 800c7bc:	4605      	mov	r5, r0
 800c7be:	460c      	mov	r4, r1
 800c7c0:	b976      	cbnz	r6, 800c7e0 <_Bfree+0x28>
 800c7c2:	2010      	movs	r0, #16
 800c7c4:	f7ff ff02 	bl	800c5cc <malloc>
 800c7c8:	4602      	mov	r2, r0
 800c7ca:	61e8      	str	r0, [r5, #28]
 800c7cc:	b920      	cbnz	r0, 800c7d8 <_Bfree+0x20>
 800c7ce:	4b09      	ldr	r3, [pc, #36]	@ (800c7f4 <_Bfree+0x3c>)
 800c7d0:	4809      	ldr	r0, [pc, #36]	@ (800c7f8 <_Bfree+0x40>)
 800c7d2:	218f      	movs	r1, #143	@ 0x8f
 800c7d4:	f000 fd66 	bl	800d2a4 <__assert_func>
 800c7d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c7dc:	6006      	str	r6, [r0, #0]
 800c7de:	60c6      	str	r6, [r0, #12]
 800c7e0:	b13c      	cbz	r4, 800c7f2 <_Bfree+0x3a>
 800c7e2:	69eb      	ldr	r3, [r5, #28]
 800c7e4:	6862      	ldr	r2, [r4, #4]
 800c7e6:	68db      	ldr	r3, [r3, #12]
 800c7e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c7ec:	6021      	str	r1, [r4, #0]
 800c7ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c7f2:	bd70      	pop	{r4, r5, r6, pc}
 800c7f4:	0800f915 	.word	0x0800f915
 800c7f8:	0800f995 	.word	0x0800f995

0800c7fc <__multadd>:
 800c7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c800:	690d      	ldr	r5, [r1, #16]
 800c802:	4607      	mov	r7, r0
 800c804:	460c      	mov	r4, r1
 800c806:	461e      	mov	r6, r3
 800c808:	f101 0c14 	add.w	ip, r1, #20
 800c80c:	2000      	movs	r0, #0
 800c80e:	f8dc 3000 	ldr.w	r3, [ip]
 800c812:	b299      	uxth	r1, r3
 800c814:	fb02 6101 	mla	r1, r2, r1, r6
 800c818:	0c1e      	lsrs	r6, r3, #16
 800c81a:	0c0b      	lsrs	r3, r1, #16
 800c81c:	fb02 3306 	mla	r3, r2, r6, r3
 800c820:	b289      	uxth	r1, r1
 800c822:	3001      	adds	r0, #1
 800c824:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c828:	4285      	cmp	r5, r0
 800c82a:	f84c 1b04 	str.w	r1, [ip], #4
 800c82e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c832:	dcec      	bgt.n	800c80e <__multadd+0x12>
 800c834:	b30e      	cbz	r6, 800c87a <__multadd+0x7e>
 800c836:	68a3      	ldr	r3, [r4, #8]
 800c838:	42ab      	cmp	r3, r5
 800c83a:	dc19      	bgt.n	800c870 <__multadd+0x74>
 800c83c:	6861      	ldr	r1, [r4, #4]
 800c83e:	4638      	mov	r0, r7
 800c840:	3101      	adds	r1, #1
 800c842:	f7ff ff79 	bl	800c738 <_Balloc>
 800c846:	4680      	mov	r8, r0
 800c848:	b928      	cbnz	r0, 800c856 <__multadd+0x5a>
 800c84a:	4602      	mov	r2, r0
 800c84c:	4b0c      	ldr	r3, [pc, #48]	@ (800c880 <__multadd+0x84>)
 800c84e:	480d      	ldr	r0, [pc, #52]	@ (800c884 <__multadd+0x88>)
 800c850:	21ba      	movs	r1, #186	@ 0xba
 800c852:	f000 fd27 	bl	800d2a4 <__assert_func>
 800c856:	6922      	ldr	r2, [r4, #16]
 800c858:	3202      	adds	r2, #2
 800c85a:	f104 010c 	add.w	r1, r4, #12
 800c85e:	0092      	lsls	r2, r2, #2
 800c860:	300c      	adds	r0, #12
 800c862:	f000 fd11 	bl	800d288 <memcpy>
 800c866:	4621      	mov	r1, r4
 800c868:	4638      	mov	r0, r7
 800c86a:	f7ff ffa5 	bl	800c7b8 <_Bfree>
 800c86e:	4644      	mov	r4, r8
 800c870:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c874:	3501      	adds	r5, #1
 800c876:	615e      	str	r6, [r3, #20]
 800c878:	6125      	str	r5, [r4, #16]
 800c87a:	4620      	mov	r0, r4
 800c87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c880:	0800f984 	.word	0x0800f984
 800c884:	0800f995 	.word	0x0800f995

0800c888 <__hi0bits>:
 800c888:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c88c:	4603      	mov	r3, r0
 800c88e:	bf36      	itet	cc
 800c890:	0403      	lslcc	r3, r0, #16
 800c892:	2000      	movcs	r0, #0
 800c894:	2010      	movcc	r0, #16
 800c896:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c89a:	bf3c      	itt	cc
 800c89c:	021b      	lslcc	r3, r3, #8
 800c89e:	3008      	addcc	r0, #8
 800c8a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c8a4:	bf3c      	itt	cc
 800c8a6:	011b      	lslcc	r3, r3, #4
 800c8a8:	3004      	addcc	r0, #4
 800c8aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c8ae:	bf3c      	itt	cc
 800c8b0:	009b      	lslcc	r3, r3, #2
 800c8b2:	3002      	addcc	r0, #2
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	db05      	blt.n	800c8c4 <__hi0bits+0x3c>
 800c8b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c8bc:	f100 0001 	add.w	r0, r0, #1
 800c8c0:	bf08      	it	eq
 800c8c2:	2020      	moveq	r0, #32
 800c8c4:	4770      	bx	lr

0800c8c6 <__lo0bits>:
 800c8c6:	6803      	ldr	r3, [r0, #0]
 800c8c8:	4602      	mov	r2, r0
 800c8ca:	f013 0007 	ands.w	r0, r3, #7
 800c8ce:	d00b      	beq.n	800c8e8 <__lo0bits+0x22>
 800c8d0:	07d9      	lsls	r1, r3, #31
 800c8d2:	d421      	bmi.n	800c918 <__lo0bits+0x52>
 800c8d4:	0798      	lsls	r0, r3, #30
 800c8d6:	bf49      	itett	mi
 800c8d8:	085b      	lsrmi	r3, r3, #1
 800c8da:	089b      	lsrpl	r3, r3, #2
 800c8dc:	2001      	movmi	r0, #1
 800c8de:	6013      	strmi	r3, [r2, #0]
 800c8e0:	bf5c      	itt	pl
 800c8e2:	6013      	strpl	r3, [r2, #0]
 800c8e4:	2002      	movpl	r0, #2
 800c8e6:	4770      	bx	lr
 800c8e8:	b299      	uxth	r1, r3
 800c8ea:	b909      	cbnz	r1, 800c8f0 <__lo0bits+0x2a>
 800c8ec:	0c1b      	lsrs	r3, r3, #16
 800c8ee:	2010      	movs	r0, #16
 800c8f0:	b2d9      	uxtb	r1, r3
 800c8f2:	b909      	cbnz	r1, 800c8f8 <__lo0bits+0x32>
 800c8f4:	3008      	adds	r0, #8
 800c8f6:	0a1b      	lsrs	r3, r3, #8
 800c8f8:	0719      	lsls	r1, r3, #28
 800c8fa:	bf04      	itt	eq
 800c8fc:	091b      	lsreq	r3, r3, #4
 800c8fe:	3004      	addeq	r0, #4
 800c900:	0799      	lsls	r1, r3, #30
 800c902:	bf04      	itt	eq
 800c904:	089b      	lsreq	r3, r3, #2
 800c906:	3002      	addeq	r0, #2
 800c908:	07d9      	lsls	r1, r3, #31
 800c90a:	d403      	bmi.n	800c914 <__lo0bits+0x4e>
 800c90c:	085b      	lsrs	r3, r3, #1
 800c90e:	f100 0001 	add.w	r0, r0, #1
 800c912:	d003      	beq.n	800c91c <__lo0bits+0x56>
 800c914:	6013      	str	r3, [r2, #0]
 800c916:	4770      	bx	lr
 800c918:	2000      	movs	r0, #0
 800c91a:	4770      	bx	lr
 800c91c:	2020      	movs	r0, #32
 800c91e:	4770      	bx	lr

0800c920 <__i2b>:
 800c920:	b510      	push	{r4, lr}
 800c922:	460c      	mov	r4, r1
 800c924:	2101      	movs	r1, #1
 800c926:	f7ff ff07 	bl	800c738 <_Balloc>
 800c92a:	4602      	mov	r2, r0
 800c92c:	b928      	cbnz	r0, 800c93a <__i2b+0x1a>
 800c92e:	4b05      	ldr	r3, [pc, #20]	@ (800c944 <__i2b+0x24>)
 800c930:	4805      	ldr	r0, [pc, #20]	@ (800c948 <__i2b+0x28>)
 800c932:	f240 1145 	movw	r1, #325	@ 0x145
 800c936:	f000 fcb5 	bl	800d2a4 <__assert_func>
 800c93a:	2301      	movs	r3, #1
 800c93c:	6144      	str	r4, [r0, #20]
 800c93e:	6103      	str	r3, [r0, #16]
 800c940:	bd10      	pop	{r4, pc}
 800c942:	bf00      	nop
 800c944:	0800f984 	.word	0x0800f984
 800c948:	0800f995 	.word	0x0800f995

0800c94c <__multiply>:
 800c94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c950:	4617      	mov	r7, r2
 800c952:	690a      	ldr	r2, [r1, #16]
 800c954:	693b      	ldr	r3, [r7, #16]
 800c956:	429a      	cmp	r2, r3
 800c958:	bfa8      	it	ge
 800c95a:	463b      	movge	r3, r7
 800c95c:	4689      	mov	r9, r1
 800c95e:	bfa4      	itt	ge
 800c960:	460f      	movge	r7, r1
 800c962:	4699      	movge	r9, r3
 800c964:	693d      	ldr	r5, [r7, #16]
 800c966:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c96a:	68bb      	ldr	r3, [r7, #8]
 800c96c:	6879      	ldr	r1, [r7, #4]
 800c96e:	eb05 060a 	add.w	r6, r5, sl
 800c972:	42b3      	cmp	r3, r6
 800c974:	b085      	sub	sp, #20
 800c976:	bfb8      	it	lt
 800c978:	3101      	addlt	r1, #1
 800c97a:	f7ff fedd 	bl	800c738 <_Balloc>
 800c97e:	b930      	cbnz	r0, 800c98e <__multiply+0x42>
 800c980:	4602      	mov	r2, r0
 800c982:	4b41      	ldr	r3, [pc, #260]	@ (800ca88 <__multiply+0x13c>)
 800c984:	4841      	ldr	r0, [pc, #260]	@ (800ca8c <__multiply+0x140>)
 800c986:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c98a:	f000 fc8b 	bl	800d2a4 <__assert_func>
 800c98e:	f100 0414 	add.w	r4, r0, #20
 800c992:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c996:	4623      	mov	r3, r4
 800c998:	2200      	movs	r2, #0
 800c99a:	4573      	cmp	r3, lr
 800c99c:	d320      	bcc.n	800c9e0 <__multiply+0x94>
 800c99e:	f107 0814 	add.w	r8, r7, #20
 800c9a2:	f109 0114 	add.w	r1, r9, #20
 800c9a6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c9aa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c9ae:	9302      	str	r3, [sp, #8]
 800c9b0:	1beb      	subs	r3, r5, r7
 800c9b2:	3b15      	subs	r3, #21
 800c9b4:	f023 0303 	bic.w	r3, r3, #3
 800c9b8:	3304      	adds	r3, #4
 800c9ba:	3715      	adds	r7, #21
 800c9bc:	42bd      	cmp	r5, r7
 800c9be:	bf38      	it	cc
 800c9c0:	2304      	movcc	r3, #4
 800c9c2:	9301      	str	r3, [sp, #4]
 800c9c4:	9b02      	ldr	r3, [sp, #8]
 800c9c6:	9103      	str	r1, [sp, #12]
 800c9c8:	428b      	cmp	r3, r1
 800c9ca:	d80c      	bhi.n	800c9e6 <__multiply+0x9a>
 800c9cc:	2e00      	cmp	r6, #0
 800c9ce:	dd03      	ble.n	800c9d8 <__multiply+0x8c>
 800c9d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d055      	beq.n	800ca84 <__multiply+0x138>
 800c9d8:	6106      	str	r6, [r0, #16]
 800c9da:	b005      	add	sp, #20
 800c9dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9e0:	f843 2b04 	str.w	r2, [r3], #4
 800c9e4:	e7d9      	b.n	800c99a <__multiply+0x4e>
 800c9e6:	f8b1 a000 	ldrh.w	sl, [r1]
 800c9ea:	f1ba 0f00 	cmp.w	sl, #0
 800c9ee:	d01f      	beq.n	800ca30 <__multiply+0xe4>
 800c9f0:	46c4      	mov	ip, r8
 800c9f2:	46a1      	mov	r9, r4
 800c9f4:	2700      	movs	r7, #0
 800c9f6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c9fa:	f8d9 3000 	ldr.w	r3, [r9]
 800c9fe:	fa1f fb82 	uxth.w	fp, r2
 800ca02:	b29b      	uxth	r3, r3
 800ca04:	fb0a 330b 	mla	r3, sl, fp, r3
 800ca08:	443b      	add	r3, r7
 800ca0a:	f8d9 7000 	ldr.w	r7, [r9]
 800ca0e:	0c12      	lsrs	r2, r2, #16
 800ca10:	0c3f      	lsrs	r7, r7, #16
 800ca12:	fb0a 7202 	mla	r2, sl, r2, r7
 800ca16:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ca1a:	b29b      	uxth	r3, r3
 800ca1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca20:	4565      	cmp	r5, ip
 800ca22:	f849 3b04 	str.w	r3, [r9], #4
 800ca26:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ca2a:	d8e4      	bhi.n	800c9f6 <__multiply+0xaa>
 800ca2c:	9b01      	ldr	r3, [sp, #4]
 800ca2e:	50e7      	str	r7, [r4, r3]
 800ca30:	9b03      	ldr	r3, [sp, #12]
 800ca32:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ca36:	3104      	adds	r1, #4
 800ca38:	f1b9 0f00 	cmp.w	r9, #0
 800ca3c:	d020      	beq.n	800ca80 <__multiply+0x134>
 800ca3e:	6823      	ldr	r3, [r4, #0]
 800ca40:	4647      	mov	r7, r8
 800ca42:	46a4      	mov	ip, r4
 800ca44:	f04f 0a00 	mov.w	sl, #0
 800ca48:	f8b7 b000 	ldrh.w	fp, [r7]
 800ca4c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ca50:	fb09 220b 	mla	r2, r9, fp, r2
 800ca54:	4452      	add	r2, sl
 800ca56:	b29b      	uxth	r3, r3
 800ca58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca5c:	f84c 3b04 	str.w	r3, [ip], #4
 800ca60:	f857 3b04 	ldr.w	r3, [r7], #4
 800ca64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ca68:	f8bc 3000 	ldrh.w	r3, [ip]
 800ca6c:	fb09 330a 	mla	r3, r9, sl, r3
 800ca70:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ca74:	42bd      	cmp	r5, r7
 800ca76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ca7a:	d8e5      	bhi.n	800ca48 <__multiply+0xfc>
 800ca7c:	9a01      	ldr	r2, [sp, #4]
 800ca7e:	50a3      	str	r3, [r4, r2]
 800ca80:	3404      	adds	r4, #4
 800ca82:	e79f      	b.n	800c9c4 <__multiply+0x78>
 800ca84:	3e01      	subs	r6, #1
 800ca86:	e7a1      	b.n	800c9cc <__multiply+0x80>
 800ca88:	0800f984 	.word	0x0800f984
 800ca8c:	0800f995 	.word	0x0800f995

0800ca90 <__pow5mult>:
 800ca90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca94:	4615      	mov	r5, r2
 800ca96:	f012 0203 	ands.w	r2, r2, #3
 800ca9a:	4607      	mov	r7, r0
 800ca9c:	460e      	mov	r6, r1
 800ca9e:	d007      	beq.n	800cab0 <__pow5mult+0x20>
 800caa0:	4c25      	ldr	r4, [pc, #148]	@ (800cb38 <__pow5mult+0xa8>)
 800caa2:	3a01      	subs	r2, #1
 800caa4:	2300      	movs	r3, #0
 800caa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800caaa:	f7ff fea7 	bl	800c7fc <__multadd>
 800caae:	4606      	mov	r6, r0
 800cab0:	10ad      	asrs	r5, r5, #2
 800cab2:	d03d      	beq.n	800cb30 <__pow5mult+0xa0>
 800cab4:	69fc      	ldr	r4, [r7, #28]
 800cab6:	b97c      	cbnz	r4, 800cad8 <__pow5mult+0x48>
 800cab8:	2010      	movs	r0, #16
 800caba:	f7ff fd87 	bl	800c5cc <malloc>
 800cabe:	4602      	mov	r2, r0
 800cac0:	61f8      	str	r0, [r7, #28]
 800cac2:	b928      	cbnz	r0, 800cad0 <__pow5mult+0x40>
 800cac4:	4b1d      	ldr	r3, [pc, #116]	@ (800cb3c <__pow5mult+0xac>)
 800cac6:	481e      	ldr	r0, [pc, #120]	@ (800cb40 <__pow5mult+0xb0>)
 800cac8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cacc:	f000 fbea 	bl	800d2a4 <__assert_func>
 800cad0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cad4:	6004      	str	r4, [r0, #0]
 800cad6:	60c4      	str	r4, [r0, #12]
 800cad8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cadc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cae0:	b94c      	cbnz	r4, 800caf6 <__pow5mult+0x66>
 800cae2:	f240 2171 	movw	r1, #625	@ 0x271
 800cae6:	4638      	mov	r0, r7
 800cae8:	f7ff ff1a 	bl	800c920 <__i2b>
 800caec:	2300      	movs	r3, #0
 800caee:	f8c8 0008 	str.w	r0, [r8, #8]
 800caf2:	4604      	mov	r4, r0
 800caf4:	6003      	str	r3, [r0, #0]
 800caf6:	f04f 0900 	mov.w	r9, #0
 800cafa:	07eb      	lsls	r3, r5, #31
 800cafc:	d50a      	bpl.n	800cb14 <__pow5mult+0x84>
 800cafe:	4631      	mov	r1, r6
 800cb00:	4622      	mov	r2, r4
 800cb02:	4638      	mov	r0, r7
 800cb04:	f7ff ff22 	bl	800c94c <__multiply>
 800cb08:	4631      	mov	r1, r6
 800cb0a:	4680      	mov	r8, r0
 800cb0c:	4638      	mov	r0, r7
 800cb0e:	f7ff fe53 	bl	800c7b8 <_Bfree>
 800cb12:	4646      	mov	r6, r8
 800cb14:	106d      	asrs	r5, r5, #1
 800cb16:	d00b      	beq.n	800cb30 <__pow5mult+0xa0>
 800cb18:	6820      	ldr	r0, [r4, #0]
 800cb1a:	b938      	cbnz	r0, 800cb2c <__pow5mult+0x9c>
 800cb1c:	4622      	mov	r2, r4
 800cb1e:	4621      	mov	r1, r4
 800cb20:	4638      	mov	r0, r7
 800cb22:	f7ff ff13 	bl	800c94c <__multiply>
 800cb26:	6020      	str	r0, [r4, #0]
 800cb28:	f8c0 9000 	str.w	r9, [r0]
 800cb2c:	4604      	mov	r4, r0
 800cb2e:	e7e4      	b.n	800cafa <__pow5mult+0x6a>
 800cb30:	4630      	mov	r0, r6
 800cb32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb36:	bf00      	nop
 800cb38:	0800fa48 	.word	0x0800fa48
 800cb3c:	0800f915 	.word	0x0800f915
 800cb40:	0800f995 	.word	0x0800f995

0800cb44 <__lshift>:
 800cb44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb48:	460c      	mov	r4, r1
 800cb4a:	6849      	ldr	r1, [r1, #4]
 800cb4c:	6923      	ldr	r3, [r4, #16]
 800cb4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cb52:	68a3      	ldr	r3, [r4, #8]
 800cb54:	4607      	mov	r7, r0
 800cb56:	4691      	mov	r9, r2
 800cb58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cb5c:	f108 0601 	add.w	r6, r8, #1
 800cb60:	42b3      	cmp	r3, r6
 800cb62:	db0b      	blt.n	800cb7c <__lshift+0x38>
 800cb64:	4638      	mov	r0, r7
 800cb66:	f7ff fde7 	bl	800c738 <_Balloc>
 800cb6a:	4605      	mov	r5, r0
 800cb6c:	b948      	cbnz	r0, 800cb82 <__lshift+0x3e>
 800cb6e:	4602      	mov	r2, r0
 800cb70:	4b28      	ldr	r3, [pc, #160]	@ (800cc14 <__lshift+0xd0>)
 800cb72:	4829      	ldr	r0, [pc, #164]	@ (800cc18 <__lshift+0xd4>)
 800cb74:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cb78:	f000 fb94 	bl	800d2a4 <__assert_func>
 800cb7c:	3101      	adds	r1, #1
 800cb7e:	005b      	lsls	r3, r3, #1
 800cb80:	e7ee      	b.n	800cb60 <__lshift+0x1c>
 800cb82:	2300      	movs	r3, #0
 800cb84:	f100 0114 	add.w	r1, r0, #20
 800cb88:	f100 0210 	add.w	r2, r0, #16
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	4553      	cmp	r3, sl
 800cb90:	db33      	blt.n	800cbfa <__lshift+0xb6>
 800cb92:	6920      	ldr	r0, [r4, #16]
 800cb94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cb98:	f104 0314 	add.w	r3, r4, #20
 800cb9c:	f019 091f 	ands.w	r9, r9, #31
 800cba0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cba4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cba8:	d02b      	beq.n	800cc02 <__lshift+0xbe>
 800cbaa:	f1c9 0e20 	rsb	lr, r9, #32
 800cbae:	468a      	mov	sl, r1
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	6818      	ldr	r0, [r3, #0]
 800cbb4:	fa00 f009 	lsl.w	r0, r0, r9
 800cbb8:	4310      	orrs	r0, r2
 800cbba:	f84a 0b04 	str.w	r0, [sl], #4
 800cbbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbc2:	459c      	cmp	ip, r3
 800cbc4:	fa22 f20e 	lsr.w	r2, r2, lr
 800cbc8:	d8f3      	bhi.n	800cbb2 <__lshift+0x6e>
 800cbca:	ebac 0304 	sub.w	r3, ip, r4
 800cbce:	3b15      	subs	r3, #21
 800cbd0:	f023 0303 	bic.w	r3, r3, #3
 800cbd4:	3304      	adds	r3, #4
 800cbd6:	f104 0015 	add.w	r0, r4, #21
 800cbda:	4560      	cmp	r0, ip
 800cbdc:	bf88      	it	hi
 800cbde:	2304      	movhi	r3, #4
 800cbe0:	50ca      	str	r2, [r1, r3]
 800cbe2:	b10a      	cbz	r2, 800cbe8 <__lshift+0xa4>
 800cbe4:	f108 0602 	add.w	r6, r8, #2
 800cbe8:	3e01      	subs	r6, #1
 800cbea:	4638      	mov	r0, r7
 800cbec:	612e      	str	r6, [r5, #16]
 800cbee:	4621      	mov	r1, r4
 800cbf0:	f7ff fde2 	bl	800c7b8 <_Bfree>
 800cbf4:	4628      	mov	r0, r5
 800cbf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbfa:	f842 0f04 	str.w	r0, [r2, #4]!
 800cbfe:	3301      	adds	r3, #1
 800cc00:	e7c5      	b.n	800cb8e <__lshift+0x4a>
 800cc02:	3904      	subs	r1, #4
 800cc04:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc08:	f841 2f04 	str.w	r2, [r1, #4]!
 800cc0c:	459c      	cmp	ip, r3
 800cc0e:	d8f9      	bhi.n	800cc04 <__lshift+0xc0>
 800cc10:	e7ea      	b.n	800cbe8 <__lshift+0xa4>
 800cc12:	bf00      	nop
 800cc14:	0800f984 	.word	0x0800f984
 800cc18:	0800f995 	.word	0x0800f995

0800cc1c <__mcmp>:
 800cc1c:	690a      	ldr	r2, [r1, #16]
 800cc1e:	4603      	mov	r3, r0
 800cc20:	6900      	ldr	r0, [r0, #16]
 800cc22:	1a80      	subs	r0, r0, r2
 800cc24:	b530      	push	{r4, r5, lr}
 800cc26:	d10e      	bne.n	800cc46 <__mcmp+0x2a>
 800cc28:	3314      	adds	r3, #20
 800cc2a:	3114      	adds	r1, #20
 800cc2c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cc30:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cc34:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cc38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cc3c:	4295      	cmp	r5, r2
 800cc3e:	d003      	beq.n	800cc48 <__mcmp+0x2c>
 800cc40:	d205      	bcs.n	800cc4e <__mcmp+0x32>
 800cc42:	f04f 30ff 	mov.w	r0, #4294967295
 800cc46:	bd30      	pop	{r4, r5, pc}
 800cc48:	42a3      	cmp	r3, r4
 800cc4a:	d3f3      	bcc.n	800cc34 <__mcmp+0x18>
 800cc4c:	e7fb      	b.n	800cc46 <__mcmp+0x2a>
 800cc4e:	2001      	movs	r0, #1
 800cc50:	e7f9      	b.n	800cc46 <__mcmp+0x2a>
	...

0800cc54 <__mdiff>:
 800cc54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc58:	4689      	mov	r9, r1
 800cc5a:	4606      	mov	r6, r0
 800cc5c:	4611      	mov	r1, r2
 800cc5e:	4648      	mov	r0, r9
 800cc60:	4614      	mov	r4, r2
 800cc62:	f7ff ffdb 	bl	800cc1c <__mcmp>
 800cc66:	1e05      	subs	r5, r0, #0
 800cc68:	d112      	bne.n	800cc90 <__mdiff+0x3c>
 800cc6a:	4629      	mov	r1, r5
 800cc6c:	4630      	mov	r0, r6
 800cc6e:	f7ff fd63 	bl	800c738 <_Balloc>
 800cc72:	4602      	mov	r2, r0
 800cc74:	b928      	cbnz	r0, 800cc82 <__mdiff+0x2e>
 800cc76:	4b3f      	ldr	r3, [pc, #252]	@ (800cd74 <__mdiff+0x120>)
 800cc78:	f240 2137 	movw	r1, #567	@ 0x237
 800cc7c:	483e      	ldr	r0, [pc, #248]	@ (800cd78 <__mdiff+0x124>)
 800cc7e:	f000 fb11 	bl	800d2a4 <__assert_func>
 800cc82:	2301      	movs	r3, #1
 800cc84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cc88:	4610      	mov	r0, r2
 800cc8a:	b003      	add	sp, #12
 800cc8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc90:	bfbc      	itt	lt
 800cc92:	464b      	movlt	r3, r9
 800cc94:	46a1      	movlt	r9, r4
 800cc96:	4630      	mov	r0, r6
 800cc98:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cc9c:	bfba      	itte	lt
 800cc9e:	461c      	movlt	r4, r3
 800cca0:	2501      	movlt	r5, #1
 800cca2:	2500      	movge	r5, #0
 800cca4:	f7ff fd48 	bl	800c738 <_Balloc>
 800cca8:	4602      	mov	r2, r0
 800ccaa:	b918      	cbnz	r0, 800ccb4 <__mdiff+0x60>
 800ccac:	4b31      	ldr	r3, [pc, #196]	@ (800cd74 <__mdiff+0x120>)
 800ccae:	f240 2145 	movw	r1, #581	@ 0x245
 800ccb2:	e7e3      	b.n	800cc7c <__mdiff+0x28>
 800ccb4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ccb8:	6926      	ldr	r6, [r4, #16]
 800ccba:	60c5      	str	r5, [r0, #12]
 800ccbc:	f109 0310 	add.w	r3, r9, #16
 800ccc0:	f109 0514 	add.w	r5, r9, #20
 800ccc4:	f104 0e14 	add.w	lr, r4, #20
 800ccc8:	f100 0b14 	add.w	fp, r0, #20
 800cccc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ccd0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ccd4:	9301      	str	r3, [sp, #4]
 800ccd6:	46d9      	mov	r9, fp
 800ccd8:	f04f 0c00 	mov.w	ip, #0
 800ccdc:	9b01      	ldr	r3, [sp, #4]
 800ccde:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cce2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cce6:	9301      	str	r3, [sp, #4]
 800cce8:	fa1f f38a 	uxth.w	r3, sl
 800ccec:	4619      	mov	r1, r3
 800ccee:	b283      	uxth	r3, r0
 800ccf0:	1acb      	subs	r3, r1, r3
 800ccf2:	0c00      	lsrs	r0, r0, #16
 800ccf4:	4463      	add	r3, ip
 800ccf6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ccfa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ccfe:	b29b      	uxth	r3, r3
 800cd00:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cd04:	4576      	cmp	r6, lr
 800cd06:	f849 3b04 	str.w	r3, [r9], #4
 800cd0a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cd0e:	d8e5      	bhi.n	800ccdc <__mdiff+0x88>
 800cd10:	1b33      	subs	r3, r6, r4
 800cd12:	3b15      	subs	r3, #21
 800cd14:	f023 0303 	bic.w	r3, r3, #3
 800cd18:	3415      	adds	r4, #21
 800cd1a:	3304      	adds	r3, #4
 800cd1c:	42a6      	cmp	r6, r4
 800cd1e:	bf38      	it	cc
 800cd20:	2304      	movcc	r3, #4
 800cd22:	441d      	add	r5, r3
 800cd24:	445b      	add	r3, fp
 800cd26:	461e      	mov	r6, r3
 800cd28:	462c      	mov	r4, r5
 800cd2a:	4544      	cmp	r4, r8
 800cd2c:	d30e      	bcc.n	800cd4c <__mdiff+0xf8>
 800cd2e:	f108 0103 	add.w	r1, r8, #3
 800cd32:	1b49      	subs	r1, r1, r5
 800cd34:	f021 0103 	bic.w	r1, r1, #3
 800cd38:	3d03      	subs	r5, #3
 800cd3a:	45a8      	cmp	r8, r5
 800cd3c:	bf38      	it	cc
 800cd3e:	2100      	movcc	r1, #0
 800cd40:	440b      	add	r3, r1
 800cd42:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cd46:	b191      	cbz	r1, 800cd6e <__mdiff+0x11a>
 800cd48:	6117      	str	r7, [r2, #16]
 800cd4a:	e79d      	b.n	800cc88 <__mdiff+0x34>
 800cd4c:	f854 1b04 	ldr.w	r1, [r4], #4
 800cd50:	46e6      	mov	lr, ip
 800cd52:	0c08      	lsrs	r0, r1, #16
 800cd54:	fa1c fc81 	uxtah	ip, ip, r1
 800cd58:	4471      	add	r1, lr
 800cd5a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cd5e:	b289      	uxth	r1, r1
 800cd60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cd64:	f846 1b04 	str.w	r1, [r6], #4
 800cd68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cd6c:	e7dd      	b.n	800cd2a <__mdiff+0xd6>
 800cd6e:	3f01      	subs	r7, #1
 800cd70:	e7e7      	b.n	800cd42 <__mdiff+0xee>
 800cd72:	bf00      	nop
 800cd74:	0800f984 	.word	0x0800f984
 800cd78:	0800f995 	.word	0x0800f995

0800cd7c <__d2b>:
 800cd7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd80:	460f      	mov	r7, r1
 800cd82:	2101      	movs	r1, #1
 800cd84:	ec59 8b10 	vmov	r8, r9, d0
 800cd88:	4616      	mov	r6, r2
 800cd8a:	f7ff fcd5 	bl	800c738 <_Balloc>
 800cd8e:	4604      	mov	r4, r0
 800cd90:	b930      	cbnz	r0, 800cda0 <__d2b+0x24>
 800cd92:	4602      	mov	r2, r0
 800cd94:	4b23      	ldr	r3, [pc, #140]	@ (800ce24 <__d2b+0xa8>)
 800cd96:	4824      	ldr	r0, [pc, #144]	@ (800ce28 <__d2b+0xac>)
 800cd98:	f240 310f 	movw	r1, #783	@ 0x30f
 800cd9c:	f000 fa82 	bl	800d2a4 <__assert_func>
 800cda0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cda4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cda8:	b10d      	cbz	r5, 800cdae <__d2b+0x32>
 800cdaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cdae:	9301      	str	r3, [sp, #4]
 800cdb0:	f1b8 0300 	subs.w	r3, r8, #0
 800cdb4:	d023      	beq.n	800cdfe <__d2b+0x82>
 800cdb6:	4668      	mov	r0, sp
 800cdb8:	9300      	str	r3, [sp, #0]
 800cdba:	f7ff fd84 	bl	800c8c6 <__lo0bits>
 800cdbe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cdc2:	b1d0      	cbz	r0, 800cdfa <__d2b+0x7e>
 800cdc4:	f1c0 0320 	rsb	r3, r0, #32
 800cdc8:	fa02 f303 	lsl.w	r3, r2, r3
 800cdcc:	430b      	orrs	r3, r1
 800cdce:	40c2      	lsrs	r2, r0
 800cdd0:	6163      	str	r3, [r4, #20]
 800cdd2:	9201      	str	r2, [sp, #4]
 800cdd4:	9b01      	ldr	r3, [sp, #4]
 800cdd6:	61a3      	str	r3, [r4, #24]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	bf0c      	ite	eq
 800cddc:	2201      	moveq	r2, #1
 800cdde:	2202      	movne	r2, #2
 800cde0:	6122      	str	r2, [r4, #16]
 800cde2:	b1a5      	cbz	r5, 800ce0e <__d2b+0x92>
 800cde4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cde8:	4405      	add	r5, r0
 800cdea:	603d      	str	r5, [r7, #0]
 800cdec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cdf0:	6030      	str	r0, [r6, #0]
 800cdf2:	4620      	mov	r0, r4
 800cdf4:	b003      	add	sp, #12
 800cdf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdfa:	6161      	str	r1, [r4, #20]
 800cdfc:	e7ea      	b.n	800cdd4 <__d2b+0x58>
 800cdfe:	a801      	add	r0, sp, #4
 800ce00:	f7ff fd61 	bl	800c8c6 <__lo0bits>
 800ce04:	9b01      	ldr	r3, [sp, #4]
 800ce06:	6163      	str	r3, [r4, #20]
 800ce08:	3020      	adds	r0, #32
 800ce0a:	2201      	movs	r2, #1
 800ce0c:	e7e8      	b.n	800cde0 <__d2b+0x64>
 800ce0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ce16:	6038      	str	r0, [r7, #0]
 800ce18:	6918      	ldr	r0, [r3, #16]
 800ce1a:	f7ff fd35 	bl	800c888 <__hi0bits>
 800ce1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce22:	e7e5      	b.n	800cdf0 <__d2b+0x74>
 800ce24:	0800f984 	.word	0x0800f984
 800ce28:	0800f995 	.word	0x0800f995

0800ce2c <__ssputs_r>:
 800ce2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce30:	688e      	ldr	r6, [r1, #8]
 800ce32:	461f      	mov	r7, r3
 800ce34:	42be      	cmp	r6, r7
 800ce36:	680b      	ldr	r3, [r1, #0]
 800ce38:	4682      	mov	sl, r0
 800ce3a:	460c      	mov	r4, r1
 800ce3c:	4690      	mov	r8, r2
 800ce3e:	d82d      	bhi.n	800ce9c <__ssputs_r+0x70>
 800ce40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ce44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ce48:	d026      	beq.n	800ce98 <__ssputs_r+0x6c>
 800ce4a:	6965      	ldr	r5, [r4, #20]
 800ce4c:	6909      	ldr	r1, [r1, #16]
 800ce4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ce52:	eba3 0901 	sub.w	r9, r3, r1
 800ce56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ce5a:	1c7b      	adds	r3, r7, #1
 800ce5c:	444b      	add	r3, r9
 800ce5e:	106d      	asrs	r5, r5, #1
 800ce60:	429d      	cmp	r5, r3
 800ce62:	bf38      	it	cc
 800ce64:	461d      	movcc	r5, r3
 800ce66:	0553      	lsls	r3, r2, #21
 800ce68:	d527      	bpl.n	800ceba <__ssputs_r+0x8e>
 800ce6a:	4629      	mov	r1, r5
 800ce6c:	f7ff fbd8 	bl	800c620 <_malloc_r>
 800ce70:	4606      	mov	r6, r0
 800ce72:	b360      	cbz	r0, 800cece <__ssputs_r+0xa2>
 800ce74:	6921      	ldr	r1, [r4, #16]
 800ce76:	464a      	mov	r2, r9
 800ce78:	f000 fa06 	bl	800d288 <memcpy>
 800ce7c:	89a3      	ldrh	r3, [r4, #12]
 800ce7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ce82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce86:	81a3      	strh	r3, [r4, #12]
 800ce88:	6126      	str	r6, [r4, #16]
 800ce8a:	6165      	str	r5, [r4, #20]
 800ce8c:	444e      	add	r6, r9
 800ce8e:	eba5 0509 	sub.w	r5, r5, r9
 800ce92:	6026      	str	r6, [r4, #0]
 800ce94:	60a5      	str	r5, [r4, #8]
 800ce96:	463e      	mov	r6, r7
 800ce98:	42be      	cmp	r6, r7
 800ce9a:	d900      	bls.n	800ce9e <__ssputs_r+0x72>
 800ce9c:	463e      	mov	r6, r7
 800ce9e:	6820      	ldr	r0, [r4, #0]
 800cea0:	4632      	mov	r2, r6
 800cea2:	4641      	mov	r1, r8
 800cea4:	f000 f9c6 	bl	800d234 <memmove>
 800cea8:	68a3      	ldr	r3, [r4, #8]
 800ceaa:	1b9b      	subs	r3, r3, r6
 800ceac:	60a3      	str	r3, [r4, #8]
 800ceae:	6823      	ldr	r3, [r4, #0]
 800ceb0:	4433      	add	r3, r6
 800ceb2:	6023      	str	r3, [r4, #0]
 800ceb4:	2000      	movs	r0, #0
 800ceb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceba:	462a      	mov	r2, r5
 800cebc:	f000 fa36 	bl	800d32c <_realloc_r>
 800cec0:	4606      	mov	r6, r0
 800cec2:	2800      	cmp	r0, #0
 800cec4:	d1e0      	bne.n	800ce88 <__ssputs_r+0x5c>
 800cec6:	6921      	ldr	r1, [r4, #16]
 800cec8:	4650      	mov	r0, sl
 800ceca:	f7ff fb35 	bl	800c538 <_free_r>
 800cece:	230c      	movs	r3, #12
 800ced0:	f8ca 3000 	str.w	r3, [sl]
 800ced4:	89a3      	ldrh	r3, [r4, #12]
 800ced6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ceda:	81a3      	strh	r3, [r4, #12]
 800cedc:	f04f 30ff 	mov.w	r0, #4294967295
 800cee0:	e7e9      	b.n	800ceb6 <__ssputs_r+0x8a>
	...

0800cee4 <_svfiprintf_r>:
 800cee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cee8:	4698      	mov	r8, r3
 800ceea:	898b      	ldrh	r3, [r1, #12]
 800ceec:	061b      	lsls	r3, r3, #24
 800ceee:	b09d      	sub	sp, #116	@ 0x74
 800cef0:	4607      	mov	r7, r0
 800cef2:	460d      	mov	r5, r1
 800cef4:	4614      	mov	r4, r2
 800cef6:	d510      	bpl.n	800cf1a <_svfiprintf_r+0x36>
 800cef8:	690b      	ldr	r3, [r1, #16]
 800cefa:	b973      	cbnz	r3, 800cf1a <_svfiprintf_r+0x36>
 800cefc:	2140      	movs	r1, #64	@ 0x40
 800cefe:	f7ff fb8f 	bl	800c620 <_malloc_r>
 800cf02:	6028      	str	r0, [r5, #0]
 800cf04:	6128      	str	r0, [r5, #16]
 800cf06:	b930      	cbnz	r0, 800cf16 <_svfiprintf_r+0x32>
 800cf08:	230c      	movs	r3, #12
 800cf0a:	603b      	str	r3, [r7, #0]
 800cf0c:	f04f 30ff 	mov.w	r0, #4294967295
 800cf10:	b01d      	add	sp, #116	@ 0x74
 800cf12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf16:	2340      	movs	r3, #64	@ 0x40
 800cf18:	616b      	str	r3, [r5, #20]
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf1e:	2320      	movs	r3, #32
 800cf20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cf24:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf28:	2330      	movs	r3, #48	@ 0x30
 800cf2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d0c8 <_svfiprintf_r+0x1e4>
 800cf2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cf32:	f04f 0901 	mov.w	r9, #1
 800cf36:	4623      	mov	r3, r4
 800cf38:	469a      	mov	sl, r3
 800cf3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf3e:	b10a      	cbz	r2, 800cf44 <_svfiprintf_r+0x60>
 800cf40:	2a25      	cmp	r2, #37	@ 0x25
 800cf42:	d1f9      	bne.n	800cf38 <_svfiprintf_r+0x54>
 800cf44:	ebba 0b04 	subs.w	fp, sl, r4
 800cf48:	d00b      	beq.n	800cf62 <_svfiprintf_r+0x7e>
 800cf4a:	465b      	mov	r3, fp
 800cf4c:	4622      	mov	r2, r4
 800cf4e:	4629      	mov	r1, r5
 800cf50:	4638      	mov	r0, r7
 800cf52:	f7ff ff6b 	bl	800ce2c <__ssputs_r>
 800cf56:	3001      	adds	r0, #1
 800cf58:	f000 80a7 	beq.w	800d0aa <_svfiprintf_r+0x1c6>
 800cf5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf5e:	445a      	add	r2, fp
 800cf60:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf62:	f89a 3000 	ldrb.w	r3, [sl]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	f000 809f 	beq.w	800d0aa <_svfiprintf_r+0x1c6>
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	f04f 32ff 	mov.w	r2, #4294967295
 800cf72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cf76:	f10a 0a01 	add.w	sl, sl, #1
 800cf7a:	9304      	str	r3, [sp, #16]
 800cf7c:	9307      	str	r3, [sp, #28]
 800cf7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cf82:	931a      	str	r3, [sp, #104]	@ 0x68
 800cf84:	4654      	mov	r4, sl
 800cf86:	2205      	movs	r2, #5
 800cf88:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf8c:	484e      	ldr	r0, [pc, #312]	@ (800d0c8 <_svfiprintf_r+0x1e4>)
 800cf8e:	f7f3 f927 	bl	80001e0 <memchr>
 800cf92:	9a04      	ldr	r2, [sp, #16]
 800cf94:	b9d8      	cbnz	r0, 800cfce <_svfiprintf_r+0xea>
 800cf96:	06d0      	lsls	r0, r2, #27
 800cf98:	bf44      	itt	mi
 800cf9a:	2320      	movmi	r3, #32
 800cf9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cfa0:	0711      	lsls	r1, r2, #28
 800cfa2:	bf44      	itt	mi
 800cfa4:	232b      	movmi	r3, #43	@ 0x2b
 800cfa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cfaa:	f89a 3000 	ldrb.w	r3, [sl]
 800cfae:	2b2a      	cmp	r3, #42	@ 0x2a
 800cfb0:	d015      	beq.n	800cfde <_svfiprintf_r+0xfa>
 800cfb2:	9a07      	ldr	r2, [sp, #28]
 800cfb4:	4654      	mov	r4, sl
 800cfb6:	2000      	movs	r0, #0
 800cfb8:	f04f 0c0a 	mov.w	ip, #10
 800cfbc:	4621      	mov	r1, r4
 800cfbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cfc2:	3b30      	subs	r3, #48	@ 0x30
 800cfc4:	2b09      	cmp	r3, #9
 800cfc6:	d94b      	bls.n	800d060 <_svfiprintf_r+0x17c>
 800cfc8:	b1b0      	cbz	r0, 800cff8 <_svfiprintf_r+0x114>
 800cfca:	9207      	str	r2, [sp, #28]
 800cfcc:	e014      	b.n	800cff8 <_svfiprintf_r+0x114>
 800cfce:	eba0 0308 	sub.w	r3, r0, r8
 800cfd2:	fa09 f303 	lsl.w	r3, r9, r3
 800cfd6:	4313      	orrs	r3, r2
 800cfd8:	9304      	str	r3, [sp, #16]
 800cfda:	46a2      	mov	sl, r4
 800cfdc:	e7d2      	b.n	800cf84 <_svfiprintf_r+0xa0>
 800cfde:	9b03      	ldr	r3, [sp, #12]
 800cfe0:	1d19      	adds	r1, r3, #4
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	9103      	str	r1, [sp, #12]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	bfbb      	ittet	lt
 800cfea:	425b      	neglt	r3, r3
 800cfec:	f042 0202 	orrlt.w	r2, r2, #2
 800cff0:	9307      	strge	r3, [sp, #28]
 800cff2:	9307      	strlt	r3, [sp, #28]
 800cff4:	bfb8      	it	lt
 800cff6:	9204      	strlt	r2, [sp, #16]
 800cff8:	7823      	ldrb	r3, [r4, #0]
 800cffa:	2b2e      	cmp	r3, #46	@ 0x2e
 800cffc:	d10a      	bne.n	800d014 <_svfiprintf_r+0x130>
 800cffe:	7863      	ldrb	r3, [r4, #1]
 800d000:	2b2a      	cmp	r3, #42	@ 0x2a
 800d002:	d132      	bne.n	800d06a <_svfiprintf_r+0x186>
 800d004:	9b03      	ldr	r3, [sp, #12]
 800d006:	1d1a      	adds	r2, r3, #4
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	9203      	str	r2, [sp, #12]
 800d00c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d010:	3402      	adds	r4, #2
 800d012:	9305      	str	r3, [sp, #20]
 800d014:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d0d8 <_svfiprintf_r+0x1f4>
 800d018:	7821      	ldrb	r1, [r4, #0]
 800d01a:	2203      	movs	r2, #3
 800d01c:	4650      	mov	r0, sl
 800d01e:	f7f3 f8df 	bl	80001e0 <memchr>
 800d022:	b138      	cbz	r0, 800d034 <_svfiprintf_r+0x150>
 800d024:	9b04      	ldr	r3, [sp, #16]
 800d026:	eba0 000a 	sub.w	r0, r0, sl
 800d02a:	2240      	movs	r2, #64	@ 0x40
 800d02c:	4082      	lsls	r2, r0
 800d02e:	4313      	orrs	r3, r2
 800d030:	3401      	adds	r4, #1
 800d032:	9304      	str	r3, [sp, #16]
 800d034:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d038:	4824      	ldr	r0, [pc, #144]	@ (800d0cc <_svfiprintf_r+0x1e8>)
 800d03a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d03e:	2206      	movs	r2, #6
 800d040:	f7f3 f8ce 	bl	80001e0 <memchr>
 800d044:	2800      	cmp	r0, #0
 800d046:	d036      	beq.n	800d0b6 <_svfiprintf_r+0x1d2>
 800d048:	4b21      	ldr	r3, [pc, #132]	@ (800d0d0 <_svfiprintf_r+0x1ec>)
 800d04a:	bb1b      	cbnz	r3, 800d094 <_svfiprintf_r+0x1b0>
 800d04c:	9b03      	ldr	r3, [sp, #12]
 800d04e:	3307      	adds	r3, #7
 800d050:	f023 0307 	bic.w	r3, r3, #7
 800d054:	3308      	adds	r3, #8
 800d056:	9303      	str	r3, [sp, #12]
 800d058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d05a:	4433      	add	r3, r6
 800d05c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d05e:	e76a      	b.n	800cf36 <_svfiprintf_r+0x52>
 800d060:	fb0c 3202 	mla	r2, ip, r2, r3
 800d064:	460c      	mov	r4, r1
 800d066:	2001      	movs	r0, #1
 800d068:	e7a8      	b.n	800cfbc <_svfiprintf_r+0xd8>
 800d06a:	2300      	movs	r3, #0
 800d06c:	3401      	adds	r4, #1
 800d06e:	9305      	str	r3, [sp, #20]
 800d070:	4619      	mov	r1, r3
 800d072:	f04f 0c0a 	mov.w	ip, #10
 800d076:	4620      	mov	r0, r4
 800d078:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d07c:	3a30      	subs	r2, #48	@ 0x30
 800d07e:	2a09      	cmp	r2, #9
 800d080:	d903      	bls.n	800d08a <_svfiprintf_r+0x1a6>
 800d082:	2b00      	cmp	r3, #0
 800d084:	d0c6      	beq.n	800d014 <_svfiprintf_r+0x130>
 800d086:	9105      	str	r1, [sp, #20]
 800d088:	e7c4      	b.n	800d014 <_svfiprintf_r+0x130>
 800d08a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d08e:	4604      	mov	r4, r0
 800d090:	2301      	movs	r3, #1
 800d092:	e7f0      	b.n	800d076 <_svfiprintf_r+0x192>
 800d094:	ab03      	add	r3, sp, #12
 800d096:	9300      	str	r3, [sp, #0]
 800d098:	462a      	mov	r2, r5
 800d09a:	4b0e      	ldr	r3, [pc, #56]	@ (800d0d4 <_svfiprintf_r+0x1f0>)
 800d09c:	a904      	add	r1, sp, #16
 800d09e:	4638      	mov	r0, r7
 800d0a0:	f7fd fe46 	bl	800ad30 <_printf_float>
 800d0a4:	1c42      	adds	r2, r0, #1
 800d0a6:	4606      	mov	r6, r0
 800d0a8:	d1d6      	bne.n	800d058 <_svfiprintf_r+0x174>
 800d0aa:	89ab      	ldrh	r3, [r5, #12]
 800d0ac:	065b      	lsls	r3, r3, #25
 800d0ae:	f53f af2d 	bmi.w	800cf0c <_svfiprintf_r+0x28>
 800d0b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d0b4:	e72c      	b.n	800cf10 <_svfiprintf_r+0x2c>
 800d0b6:	ab03      	add	r3, sp, #12
 800d0b8:	9300      	str	r3, [sp, #0]
 800d0ba:	462a      	mov	r2, r5
 800d0bc:	4b05      	ldr	r3, [pc, #20]	@ (800d0d4 <_svfiprintf_r+0x1f0>)
 800d0be:	a904      	add	r1, sp, #16
 800d0c0:	4638      	mov	r0, r7
 800d0c2:	f7fe f8cd 	bl	800b260 <_printf_i>
 800d0c6:	e7ed      	b.n	800d0a4 <_svfiprintf_r+0x1c0>
 800d0c8:	0800f9ee 	.word	0x0800f9ee
 800d0cc:	0800f9f8 	.word	0x0800f9f8
 800d0d0:	0800ad31 	.word	0x0800ad31
 800d0d4:	0800ce2d 	.word	0x0800ce2d
 800d0d8:	0800f9f4 	.word	0x0800f9f4

0800d0dc <__sflush_r>:
 800d0dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d0e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0e4:	0716      	lsls	r6, r2, #28
 800d0e6:	4605      	mov	r5, r0
 800d0e8:	460c      	mov	r4, r1
 800d0ea:	d454      	bmi.n	800d196 <__sflush_r+0xba>
 800d0ec:	684b      	ldr	r3, [r1, #4]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	dc02      	bgt.n	800d0f8 <__sflush_r+0x1c>
 800d0f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	dd48      	ble.n	800d18a <__sflush_r+0xae>
 800d0f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d0fa:	2e00      	cmp	r6, #0
 800d0fc:	d045      	beq.n	800d18a <__sflush_r+0xae>
 800d0fe:	2300      	movs	r3, #0
 800d100:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d104:	682f      	ldr	r7, [r5, #0]
 800d106:	6a21      	ldr	r1, [r4, #32]
 800d108:	602b      	str	r3, [r5, #0]
 800d10a:	d030      	beq.n	800d16e <__sflush_r+0x92>
 800d10c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d10e:	89a3      	ldrh	r3, [r4, #12]
 800d110:	0759      	lsls	r1, r3, #29
 800d112:	d505      	bpl.n	800d120 <__sflush_r+0x44>
 800d114:	6863      	ldr	r3, [r4, #4]
 800d116:	1ad2      	subs	r2, r2, r3
 800d118:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d11a:	b10b      	cbz	r3, 800d120 <__sflush_r+0x44>
 800d11c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d11e:	1ad2      	subs	r2, r2, r3
 800d120:	2300      	movs	r3, #0
 800d122:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d124:	6a21      	ldr	r1, [r4, #32]
 800d126:	4628      	mov	r0, r5
 800d128:	47b0      	blx	r6
 800d12a:	1c43      	adds	r3, r0, #1
 800d12c:	89a3      	ldrh	r3, [r4, #12]
 800d12e:	d106      	bne.n	800d13e <__sflush_r+0x62>
 800d130:	6829      	ldr	r1, [r5, #0]
 800d132:	291d      	cmp	r1, #29
 800d134:	d82b      	bhi.n	800d18e <__sflush_r+0xb2>
 800d136:	4a2a      	ldr	r2, [pc, #168]	@ (800d1e0 <__sflush_r+0x104>)
 800d138:	40ca      	lsrs	r2, r1
 800d13a:	07d6      	lsls	r6, r2, #31
 800d13c:	d527      	bpl.n	800d18e <__sflush_r+0xb2>
 800d13e:	2200      	movs	r2, #0
 800d140:	6062      	str	r2, [r4, #4]
 800d142:	04d9      	lsls	r1, r3, #19
 800d144:	6922      	ldr	r2, [r4, #16]
 800d146:	6022      	str	r2, [r4, #0]
 800d148:	d504      	bpl.n	800d154 <__sflush_r+0x78>
 800d14a:	1c42      	adds	r2, r0, #1
 800d14c:	d101      	bne.n	800d152 <__sflush_r+0x76>
 800d14e:	682b      	ldr	r3, [r5, #0]
 800d150:	b903      	cbnz	r3, 800d154 <__sflush_r+0x78>
 800d152:	6560      	str	r0, [r4, #84]	@ 0x54
 800d154:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d156:	602f      	str	r7, [r5, #0]
 800d158:	b1b9      	cbz	r1, 800d18a <__sflush_r+0xae>
 800d15a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d15e:	4299      	cmp	r1, r3
 800d160:	d002      	beq.n	800d168 <__sflush_r+0x8c>
 800d162:	4628      	mov	r0, r5
 800d164:	f7ff f9e8 	bl	800c538 <_free_r>
 800d168:	2300      	movs	r3, #0
 800d16a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d16c:	e00d      	b.n	800d18a <__sflush_r+0xae>
 800d16e:	2301      	movs	r3, #1
 800d170:	4628      	mov	r0, r5
 800d172:	47b0      	blx	r6
 800d174:	4602      	mov	r2, r0
 800d176:	1c50      	adds	r0, r2, #1
 800d178:	d1c9      	bne.n	800d10e <__sflush_r+0x32>
 800d17a:	682b      	ldr	r3, [r5, #0]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d0c6      	beq.n	800d10e <__sflush_r+0x32>
 800d180:	2b1d      	cmp	r3, #29
 800d182:	d001      	beq.n	800d188 <__sflush_r+0xac>
 800d184:	2b16      	cmp	r3, #22
 800d186:	d11e      	bne.n	800d1c6 <__sflush_r+0xea>
 800d188:	602f      	str	r7, [r5, #0]
 800d18a:	2000      	movs	r0, #0
 800d18c:	e022      	b.n	800d1d4 <__sflush_r+0xf8>
 800d18e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d192:	b21b      	sxth	r3, r3
 800d194:	e01b      	b.n	800d1ce <__sflush_r+0xf2>
 800d196:	690f      	ldr	r7, [r1, #16]
 800d198:	2f00      	cmp	r7, #0
 800d19a:	d0f6      	beq.n	800d18a <__sflush_r+0xae>
 800d19c:	0793      	lsls	r3, r2, #30
 800d19e:	680e      	ldr	r6, [r1, #0]
 800d1a0:	bf08      	it	eq
 800d1a2:	694b      	ldreq	r3, [r1, #20]
 800d1a4:	600f      	str	r7, [r1, #0]
 800d1a6:	bf18      	it	ne
 800d1a8:	2300      	movne	r3, #0
 800d1aa:	eba6 0807 	sub.w	r8, r6, r7
 800d1ae:	608b      	str	r3, [r1, #8]
 800d1b0:	f1b8 0f00 	cmp.w	r8, #0
 800d1b4:	dde9      	ble.n	800d18a <__sflush_r+0xae>
 800d1b6:	6a21      	ldr	r1, [r4, #32]
 800d1b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d1ba:	4643      	mov	r3, r8
 800d1bc:	463a      	mov	r2, r7
 800d1be:	4628      	mov	r0, r5
 800d1c0:	47b0      	blx	r6
 800d1c2:	2800      	cmp	r0, #0
 800d1c4:	dc08      	bgt.n	800d1d8 <__sflush_r+0xfc>
 800d1c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1ce:	81a3      	strh	r3, [r4, #12]
 800d1d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d1d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1d8:	4407      	add	r7, r0
 800d1da:	eba8 0800 	sub.w	r8, r8, r0
 800d1de:	e7e7      	b.n	800d1b0 <__sflush_r+0xd4>
 800d1e0:	20400001 	.word	0x20400001

0800d1e4 <_fflush_r>:
 800d1e4:	b538      	push	{r3, r4, r5, lr}
 800d1e6:	690b      	ldr	r3, [r1, #16]
 800d1e8:	4605      	mov	r5, r0
 800d1ea:	460c      	mov	r4, r1
 800d1ec:	b913      	cbnz	r3, 800d1f4 <_fflush_r+0x10>
 800d1ee:	2500      	movs	r5, #0
 800d1f0:	4628      	mov	r0, r5
 800d1f2:	bd38      	pop	{r3, r4, r5, pc}
 800d1f4:	b118      	cbz	r0, 800d1fe <_fflush_r+0x1a>
 800d1f6:	6a03      	ldr	r3, [r0, #32]
 800d1f8:	b90b      	cbnz	r3, 800d1fe <_fflush_r+0x1a>
 800d1fa:	f7fe f9db 	bl	800b5b4 <__sinit>
 800d1fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d0f3      	beq.n	800d1ee <_fflush_r+0xa>
 800d206:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d208:	07d0      	lsls	r0, r2, #31
 800d20a:	d404      	bmi.n	800d216 <_fflush_r+0x32>
 800d20c:	0599      	lsls	r1, r3, #22
 800d20e:	d402      	bmi.n	800d216 <_fflush_r+0x32>
 800d210:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d212:	f7fe fb34 	bl	800b87e <__retarget_lock_acquire_recursive>
 800d216:	4628      	mov	r0, r5
 800d218:	4621      	mov	r1, r4
 800d21a:	f7ff ff5f 	bl	800d0dc <__sflush_r>
 800d21e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d220:	07da      	lsls	r2, r3, #31
 800d222:	4605      	mov	r5, r0
 800d224:	d4e4      	bmi.n	800d1f0 <_fflush_r+0xc>
 800d226:	89a3      	ldrh	r3, [r4, #12]
 800d228:	059b      	lsls	r3, r3, #22
 800d22a:	d4e1      	bmi.n	800d1f0 <_fflush_r+0xc>
 800d22c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d22e:	f7fe fb27 	bl	800b880 <__retarget_lock_release_recursive>
 800d232:	e7dd      	b.n	800d1f0 <_fflush_r+0xc>

0800d234 <memmove>:
 800d234:	4288      	cmp	r0, r1
 800d236:	b510      	push	{r4, lr}
 800d238:	eb01 0402 	add.w	r4, r1, r2
 800d23c:	d902      	bls.n	800d244 <memmove+0x10>
 800d23e:	4284      	cmp	r4, r0
 800d240:	4623      	mov	r3, r4
 800d242:	d807      	bhi.n	800d254 <memmove+0x20>
 800d244:	1e43      	subs	r3, r0, #1
 800d246:	42a1      	cmp	r1, r4
 800d248:	d008      	beq.n	800d25c <memmove+0x28>
 800d24a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d24e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d252:	e7f8      	b.n	800d246 <memmove+0x12>
 800d254:	4402      	add	r2, r0
 800d256:	4601      	mov	r1, r0
 800d258:	428a      	cmp	r2, r1
 800d25a:	d100      	bne.n	800d25e <memmove+0x2a>
 800d25c:	bd10      	pop	{r4, pc}
 800d25e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d262:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d266:	e7f7      	b.n	800d258 <memmove+0x24>

0800d268 <_sbrk_r>:
 800d268:	b538      	push	{r3, r4, r5, lr}
 800d26a:	4d06      	ldr	r5, [pc, #24]	@ (800d284 <_sbrk_r+0x1c>)
 800d26c:	2300      	movs	r3, #0
 800d26e:	4604      	mov	r4, r0
 800d270:	4608      	mov	r0, r1
 800d272:	602b      	str	r3, [r5, #0]
 800d274:	f7f7 ff00 	bl	8005078 <_sbrk>
 800d278:	1c43      	adds	r3, r0, #1
 800d27a:	d102      	bne.n	800d282 <_sbrk_r+0x1a>
 800d27c:	682b      	ldr	r3, [r5, #0]
 800d27e:	b103      	cbz	r3, 800d282 <_sbrk_r+0x1a>
 800d280:	6023      	str	r3, [r4, #0]
 800d282:	bd38      	pop	{r3, r4, r5, pc}
 800d284:	200016dc 	.word	0x200016dc

0800d288 <memcpy>:
 800d288:	440a      	add	r2, r1
 800d28a:	4291      	cmp	r1, r2
 800d28c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d290:	d100      	bne.n	800d294 <memcpy+0xc>
 800d292:	4770      	bx	lr
 800d294:	b510      	push	{r4, lr}
 800d296:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d29a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d29e:	4291      	cmp	r1, r2
 800d2a0:	d1f9      	bne.n	800d296 <memcpy+0xe>
 800d2a2:	bd10      	pop	{r4, pc}

0800d2a4 <__assert_func>:
 800d2a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d2a6:	4614      	mov	r4, r2
 800d2a8:	461a      	mov	r2, r3
 800d2aa:	4b09      	ldr	r3, [pc, #36]	@ (800d2d0 <__assert_func+0x2c>)
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	4605      	mov	r5, r0
 800d2b0:	68d8      	ldr	r0, [r3, #12]
 800d2b2:	b14c      	cbz	r4, 800d2c8 <__assert_func+0x24>
 800d2b4:	4b07      	ldr	r3, [pc, #28]	@ (800d2d4 <__assert_func+0x30>)
 800d2b6:	9100      	str	r1, [sp, #0]
 800d2b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d2bc:	4906      	ldr	r1, [pc, #24]	@ (800d2d8 <__assert_func+0x34>)
 800d2be:	462b      	mov	r3, r5
 800d2c0:	f000 f870 	bl	800d3a4 <fiprintf>
 800d2c4:	f000 f880 	bl	800d3c8 <abort>
 800d2c8:	4b04      	ldr	r3, [pc, #16]	@ (800d2dc <__assert_func+0x38>)
 800d2ca:	461c      	mov	r4, r3
 800d2cc:	e7f3      	b.n	800d2b6 <__assert_func+0x12>
 800d2ce:	bf00      	nop
 800d2d0:	20000078 	.word	0x20000078
 800d2d4:	0800fa09 	.word	0x0800fa09
 800d2d8:	0800fa16 	.word	0x0800fa16
 800d2dc:	0800fa44 	.word	0x0800fa44

0800d2e0 <_calloc_r>:
 800d2e0:	b570      	push	{r4, r5, r6, lr}
 800d2e2:	fba1 5402 	umull	r5, r4, r1, r2
 800d2e6:	b934      	cbnz	r4, 800d2f6 <_calloc_r+0x16>
 800d2e8:	4629      	mov	r1, r5
 800d2ea:	f7ff f999 	bl	800c620 <_malloc_r>
 800d2ee:	4606      	mov	r6, r0
 800d2f0:	b928      	cbnz	r0, 800d2fe <_calloc_r+0x1e>
 800d2f2:	4630      	mov	r0, r6
 800d2f4:	bd70      	pop	{r4, r5, r6, pc}
 800d2f6:	220c      	movs	r2, #12
 800d2f8:	6002      	str	r2, [r0, #0]
 800d2fa:	2600      	movs	r6, #0
 800d2fc:	e7f9      	b.n	800d2f2 <_calloc_r+0x12>
 800d2fe:	462a      	mov	r2, r5
 800d300:	4621      	mov	r1, r4
 800d302:	f7fe fa2f 	bl	800b764 <memset>
 800d306:	e7f4      	b.n	800d2f2 <_calloc_r+0x12>

0800d308 <__ascii_mbtowc>:
 800d308:	b082      	sub	sp, #8
 800d30a:	b901      	cbnz	r1, 800d30e <__ascii_mbtowc+0x6>
 800d30c:	a901      	add	r1, sp, #4
 800d30e:	b142      	cbz	r2, 800d322 <__ascii_mbtowc+0x1a>
 800d310:	b14b      	cbz	r3, 800d326 <__ascii_mbtowc+0x1e>
 800d312:	7813      	ldrb	r3, [r2, #0]
 800d314:	600b      	str	r3, [r1, #0]
 800d316:	7812      	ldrb	r2, [r2, #0]
 800d318:	1e10      	subs	r0, r2, #0
 800d31a:	bf18      	it	ne
 800d31c:	2001      	movne	r0, #1
 800d31e:	b002      	add	sp, #8
 800d320:	4770      	bx	lr
 800d322:	4610      	mov	r0, r2
 800d324:	e7fb      	b.n	800d31e <__ascii_mbtowc+0x16>
 800d326:	f06f 0001 	mvn.w	r0, #1
 800d32a:	e7f8      	b.n	800d31e <__ascii_mbtowc+0x16>

0800d32c <_realloc_r>:
 800d32c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d330:	4607      	mov	r7, r0
 800d332:	4614      	mov	r4, r2
 800d334:	460d      	mov	r5, r1
 800d336:	b921      	cbnz	r1, 800d342 <_realloc_r+0x16>
 800d338:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d33c:	4611      	mov	r1, r2
 800d33e:	f7ff b96f 	b.w	800c620 <_malloc_r>
 800d342:	b92a      	cbnz	r2, 800d350 <_realloc_r+0x24>
 800d344:	f7ff f8f8 	bl	800c538 <_free_r>
 800d348:	4625      	mov	r5, r4
 800d34a:	4628      	mov	r0, r5
 800d34c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d350:	f000 f841 	bl	800d3d6 <_malloc_usable_size_r>
 800d354:	4284      	cmp	r4, r0
 800d356:	4606      	mov	r6, r0
 800d358:	d802      	bhi.n	800d360 <_realloc_r+0x34>
 800d35a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d35e:	d8f4      	bhi.n	800d34a <_realloc_r+0x1e>
 800d360:	4621      	mov	r1, r4
 800d362:	4638      	mov	r0, r7
 800d364:	f7ff f95c 	bl	800c620 <_malloc_r>
 800d368:	4680      	mov	r8, r0
 800d36a:	b908      	cbnz	r0, 800d370 <_realloc_r+0x44>
 800d36c:	4645      	mov	r5, r8
 800d36e:	e7ec      	b.n	800d34a <_realloc_r+0x1e>
 800d370:	42b4      	cmp	r4, r6
 800d372:	4622      	mov	r2, r4
 800d374:	4629      	mov	r1, r5
 800d376:	bf28      	it	cs
 800d378:	4632      	movcs	r2, r6
 800d37a:	f7ff ff85 	bl	800d288 <memcpy>
 800d37e:	4629      	mov	r1, r5
 800d380:	4638      	mov	r0, r7
 800d382:	f7ff f8d9 	bl	800c538 <_free_r>
 800d386:	e7f1      	b.n	800d36c <_realloc_r+0x40>

0800d388 <__ascii_wctomb>:
 800d388:	4603      	mov	r3, r0
 800d38a:	4608      	mov	r0, r1
 800d38c:	b141      	cbz	r1, 800d3a0 <__ascii_wctomb+0x18>
 800d38e:	2aff      	cmp	r2, #255	@ 0xff
 800d390:	d904      	bls.n	800d39c <__ascii_wctomb+0x14>
 800d392:	228a      	movs	r2, #138	@ 0x8a
 800d394:	601a      	str	r2, [r3, #0]
 800d396:	f04f 30ff 	mov.w	r0, #4294967295
 800d39a:	4770      	bx	lr
 800d39c:	700a      	strb	r2, [r1, #0]
 800d39e:	2001      	movs	r0, #1
 800d3a0:	4770      	bx	lr
	...

0800d3a4 <fiprintf>:
 800d3a4:	b40e      	push	{r1, r2, r3}
 800d3a6:	b503      	push	{r0, r1, lr}
 800d3a8:	4601      	mov	r1, r0
 800d3aa:	ab03      	add	r3, sp, #12
 800d3ac:	4805      	ldr	r0, [pc, #20]	@ (800d3c4 <fiprintf+0x20>)
 800d3ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3b2:	6800      	ldr	r0, [r0, #0]
 800d3b4:	9301      	str	r3, [sp, #4]
 800d3b6:	f000 f83f 	bl	800d438 <_vfiprintf_r>
 800d3ba:	b002      	add	sp, #8
 800d3bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800d3c0:	b003      	add	sp, #12
 800d3c2:	4770      	bx	lr
 800d3c4:	20000078 	.word	0x20000078

0800d3c8 <abort>:
 800d3c8:	b508      	push	{r3, lr}
 800d3ca:	2006      	movs	r0, #6
 800d3cc:	f000 fa08 	bl	800d7e0 <raise>
 800d3d0:	2001      	movs	r0, #1
 800d3d2:	f7f7 fdd9 	bl	8004f88 <_exit>

0800d3d6 <_malloc_usable_size_r>:
 800d3d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3da:	1f18      	subs	r0, r3, #4
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	bfbc      	itt	lt
 800d3e0:	580b      	ldrlt	r3, [r1, r0]
 800d3e2:	18c0      	addlt	r0, r0, r3
 800d3e4:	4770      	bx	lr

0800d3e6 <__sfputc_r>:
 800d3e6:	6893      	ldr	r3, [r2, #8]
 800d3e8:	3b01      	subs	r3, #1
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	b410      	push	{r4}
 800d3ee:	6093      	str	r3, [r2, #8]
 800d3f0:	da08      	bge.n	800d404 <__sfputc_r+0x1e>
 800d3f2:	6994      	ldr	r4, [r2, #24]
 800d3f4:	42a3      	cmp	r3, r4
 800d3f6:	db01      	blt.n	800d3fc <__sfputc_r+0x16>
 800d3f8:	290a      	cmp	r1, #10
 800d3fa:	d103      	bne.n	800d404 <__sfputc_r+0x1e>
 800d3fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d400:	f000 b932 	b.w	800d668 <__swbuf_r>
 800d404:	6813      	ldr	r3, [r2, #0]
 800d406:	1c58      	adds	r0, r3, #1
 800d408:	6010      	str	r0, [r2, #0]
 800d40a:	7019      	strb	r1, [r3, #0]
 800d40c:	4608      	mov	r0, r1
 800d40e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d412:	4770      	bx	lr

0800d414 <__sfputs_r>:
 800d414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d416:	4606      	mov	r6, r0
 800d418:	460f      	mov	r7, r1
 800d41a:	4614      	mov	r4, r2
 800d41c:	18d5      	adds	r5, r2, r3
 800d41e:	42ac      	cmp	r4, r5
 800d420:	d101      	bne.n	800d426 <__sfputs_r+0x12>
 800d422:	2000      	movs	r0, #0
 800d424:	e007      	b.n	800d436 <__sfputs_r+0x22>
 800d426:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d42a:	463a      	mov	r2, r7
 800d42c:	4630      	mov	r0, r6
 800d42e:	f7ff ffda 	bl	800d3e6 <__sfputc_r>
 800d432:	1c43      	adds	r3, r0, #1
 800d434:	d1f3      	bne.n	800d41e <__sfputs_r+0xa>
 800d436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d438 <_vfiprintf_r>:
 800d438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d43c:	460d      	mov	r5, r1
 800d43e:	b09d      	sub	sp, #116	@ 0x74
 800d440:	4614      	mov	r4, r2
 800d442:	4698      	mov	r8, r3
 800d444:	4606      	mov	r6, r0
 800d446:	b118      	cbz	r0, 800d450 <_vfiprintf_r+0x18>
 800d448:	6a03      	ldr	r3, [r0, #32]
 800d44a:	b90b      	cbnz	r3, 800d450 <_vfiprintf_r+0x18>
 800d44c:	f7fe f8b2 	bl	800b5b4 <__sinit>
 800d450:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d452:	07d9      	lsls	r1, r3, #31
 800d454:	d405      	bmi.n	800d462 <_vfiprintf_r+0x2a>
 800d456:	89ab      	ldrh	r3, [r5, #12]
 800d458:	059a      	lsls	r2, r3, #22
 800d45a:	d402      	bmi.n	800d462 <_vfiprintf_r+0x2a>
 800d45c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d45e:	f7fe fa0e 	bl	800b87e <__retarget_lock_acquire_recursive>
 800d462:	89ab      	ldrh	r3, [r5, #12]
 800d464:	071b      	lsls	r3, r3, #28
 800d466:	d501      	bpl.n	800d46c <_vfiprintf_r+0x34>
 800d468:	692b      	ldr	r3, [r5, #16]
 800d46a:	b99b      	cbnz	r3, 800d494 <_vfiprintf_r+0x5c>
 800d46c:	4629      	mov	r1, r5
 800d46e:	4630      	mov	r0, r6
 800d470:	f000 f938 	bl	800d6e4 <__swsetup_r>
 800d474:	b170      	cbz	r0, 800d494 <_vfiprintf_r+0x5c>
 800d476:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d478:	07dc      	lsls	r4, r3, #31
 800d47a:	d504      	bpl.n	800d486 <_vfiprintf_r+0x4e>
 800d47c:	f04f 30ff 	mov.w	r0, #4294967295
 800d480:	b01d      	add	sp, #116	@ 0x74
 800d482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d486:	89ab      	ldrh	r3, [r5, #12]
 800d488:	0598      	lsls	r0, r3, #22
 800d48a:	d4f7      	bmi.n	800d47c <_vfiprintf_r+0x44>
 800d48c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d48e:	f7fe f9f7 	bl	800b880 <__retarget_lock_release_recursive>
 800d492:	e7f3      	b.n	800d47c <_vfiprintf_r+0x44>
 800d494:	2300      	movs	r3, #0
 800d496:	9309      	str	r3, [sp, #36]	@ 0x24
 800d498:	2320      	movs	r3, #32
 800d49a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d49e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d4a2:	2330      	movs	r3, #48	@ 0x30
 800d4a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d654 <_vfiprintf_r+0x21c>
 800d4a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d4ac:	f04f 0901 	mov.w	r9, #1
 800d4b0:	4623      	mov	r3, r4
 800d4b2:	469a      	mov	sl, r3
 800d4b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d4b8:	b10a      	cbz	r2, 800d4be <_vfiprintf_r+0x86>
 800d4ba:	2a25      	cmp	r2, #37	@ 0x25
 800d4bc:	d1f9      	bne.n	800d4b2 <_vfiprintf_r+0x7a>
 800d4be:	ebba 0b04 	subs.w	fp, sl, r4
 800d4c2:	d00b      	beq.n	800d4dc <_vfiprintf_r+0xa4>
 800d4c4:	465b      	mov	r3, fp
 800d4c6:	4622      	mov	r2, r4
 800d4c8:	4629      	mov	r1, r5
 800d4ca:	4630      	mov	r0, r6
 800d4cc:	f7ff ffa2 	bl	800d414 <__sfputs_r>
 800d4d0:	3001      	adds	r0, #1
 800d4d2:	f000 80a7 	beq.w	800d624 <_vfiprintf_r+0x1ec>
 800d4d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d4d8:	445a      	add	r2, fp
 800d4da:	9209      	str	r2, [sp, #36]	@ 0x24
 800d4dc:	f89a 3000 	ldrb.w	r3, [sl]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	f000 809f 	beq.w	800d624 <_vfiprintf_r+0x1ec>
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	f04f 32ff 	mov.w	r2, #4294967295
 800d4ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d4f0:	f10a 0a01 	add.w	sl, sl, #1
 800d4f4:	9304      	str	r3, [sp, #16]
 800d4f6:	9307      	str	r3, [sp, #28]
 800d4f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d4fc:	931a      	str	r3, [sp, #104]	@ 0x68
 800d4fe:	4654      	mov	r4, sl
 800d500:	2205      	movs	r2, #5
 800d502:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d506:	4853      	ldr	r0, [pc, #332]	@ (800d654 <_vfiprintf_r+0x21c>)
 800d508:	f7f2 fe6a 	bl	80001e0 <memchr>
 800d50c:	9a04      	ldr	r2, [sp, #16]
 800d50e:	b9d8      	cbnz	r0, 800d548 <_vfiprintf_r+0x110>
 800d510:	06d1      	lsls	r1, r2, #27
 800d512:	bf44      	itt	mi
 800d514:	2320      	movmi	r3, #32
 800d516:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d51a:	0713      	lsls	r3, r2, #28
 800d51c:	bf44      	itt	mi
 800d51e:	232b      	movmi	r3, #43	@ 0x2b
 800d520:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d524:	f89a 3000 	ldrb.w	r3, [sl]
 800d528:	2b2a      	cmp	r3, #42	@ 0x2a
 800d52a:	d015      	beq.n	800d558 <_vfiprintf_r+0x120>
 800d52c:	9a07      	ldr	r2, [sp, #28]
 800d52e:	4654      	mov	r4, sl
 800d530:	2000      	movs	r0, #0
 800d532:	f04f 0c0a 	mov.w	ip, #10
 800d536:	4621      	mov	r1, r4
 800d538:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d53c:	3b30      	subs	r3, #48	@ 0x30
 800d53e:	2b09      	cmp	r3, #9
 800d540:	d94b      	bls.n	800d5da <_vfiprintf_r+0x1a2>
 800d542:	b1b0      	cbz	r0, 800d572 <_vfiprintf_r+0x13a>
 800d544:	9207      	str	r2, [sp, #28]
 800d546:	e014      	b.n	800d572 <_vfiprintf_r+0x13a>
 800d548:	eba0 0308 	sub.w	r3, r0, r8
 800d54c:	fa09 f303 	lsl.w	r3, r9, r3
 800d550:	4313      	orrs	r3, r2
 800d552:	9304      	str	r3, [sp, #16]
 800d554:	46a2      	mov	sl, r4
 800d556:	e7d2      	b.n	800d4fe <_vfiprintf_r+0xc6>
 800d558:	9b03      	ldr	r3, [sp, #12]
 800d55a:	1d19      	adds	r1, r3, #4
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	9103      	str	r1, [sp, #12]
 800d560:	2b00      	cmp	r3, #0
 800d562:	bfbb      	ittet	lt
 800d564:	425b      	neglt	r3, r3
 800d566:	f042 0202 	orrlt.w	r2, r2, #2
 800d56a:	9307      	strge	r3, [sp, #28]
 800d56c:	9307      	strlt	r3, [sp, #28]
 800d56e:	bfb8      	it	lt
 800d570:	9204      	strlt	r2, [sp, #16]
 800d572:	7823      	ldrb	r3, [r4, #0]
 800d574:	2b2e      	cmp	r3, #46	@ 0x2e
 800d576:	d10a      	bne.n	800d58e <_vfiprintf_r+0x156>
 800d578:	7863      	ldrb	r3, [r4, #1]
 800d57a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d57c:	d132      	bne.n	800d5e4 <_vfiprintf_r+0x1ac>
 800d57e:	9b03      	ldr	r3, [sp, #12]
 800d580:	1d1a      	adds	r2, r3, #4
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	9203      	str	r2, [sp, #12]
 800d586:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d58a:	3402      	adds	r4, #2
 800d58c:	9305      	str	r3, [sp, #20]
 800d58e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d664 <_vfiprintf_r+0x22c>
 800d592:	7821      	ldrb	r1, [r4, #0]
 800d594:	2203      	movs	r2, #3
 800d596:	4650      	mov	r0, sl
 800d598:	f7f2 fe22 	bl	80001e0 <memchr>
 800d59c:	b138      	cbz	r0, 800d5ae <_vfiprintf_r+0x176>
 800d59e:	9b04      	ldr	r3, [sp, #16]
 800d5a0:	eba0 000a 	sub.w	r0, r0, sl
 800d5a4:	2240      	movs	r2, #64	@ 0x40
 800d5a6:	4082      	lsls	r2, r0
 800d5a8:	4313      	orrs	r3, r2
 800d5aa:	3401      	adds	r4, #1
 800d5ac:	9304      	str	r3, [sp, #16]
 800d5ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5b2:	4829      	ldr	r0, [pc, #164]	@ (800d658 <_vfiprintf_r+0x220>)
 800d5b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d5b8:	2206      	movs	r2, #6
 800d5ba:	f7f2 fe11 	bl	80001e0 <memchr>
 800d5be:	2800      	cmp	r0, #0
 800d5c0:	d03f      	beq.n	800d642 <_vfiprintf_r+0x20a>
 800d5c2:	4b26      	ldr	r3, [pc, #152]	@ (800d65c <_vfiprintf_r+0x224>)
 800d5c4:	bb1b      	cbnz	r3, 800d60e <_vfiprintf_r+0x1d6>
 800d5c6:	9b03      	ldr	r3, [sp, #12]
 800d5c8:	3307      	adds	r3, #7
 800d5ca:	f023 0307 	bic.w	r3, r3, #7
 800d5ce:	3308      	adds	r3, #8
 800d5d0:	9303      	str	r3, [sp, #12]
 800d5d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5d4:	443b      	add	r3, r7
 800d5d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5d8:	e76a      	b.n	800d4b0 <_vfiprintf_r+0x78>
 800d5da:	fb0c 3202 	mla	r2, ip, r2, r3
 800d5de:	460c      	mov	r4, r1
 800d5e0:	2001      	movs	r0, #1
 800d5e2:	e7a8      	b.n	800d536 <_vfiprintf_r+0xfe>
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	3401      	adds	r4, #1
 800d5e8:	9305      	str	r3, [sp, #20]
 800d5ea:	4619      	mov	r1, r3
 800d5ec:	f04f 0c0a 	mov.w	ip, #10
 800d5f0:	4620      	mov	r0, r4
 800d5f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d5f6:	3a30      	subs	r2, #48	@ 0x30
 800d5f8:	2a09      	cmp	r2, #9
 800d5fa:	d903      	bls.n	800d604 <_vfiprintf_r+0x1cc>
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d0c6      	beq.n	800d58e <_vfiprintf_r+0x156>
 800d600:	9105      	str	r1, [sp, #20]
 800d602:	e7c4      	b.n	800d58e <_vfiprintf_r+0x156>
 800d604:	fb0c 2101 	mla	r1, ip, r1, r2
 800d608:	4604      	mov	r4, r0
 800d60a:	2301      	movs	r3, #1
 800d60c:	e7f0      	b.n	800d5f0 <_vfiprintf_r+0x1b8>
 800d60e:	ab03      	add	r3, sp, #12
 800d610:	9300      	str	r3, [sp, #0]
 800d612:	462a      	mov	r2, r5
 800d614:	4b12      	ldr	r3, [pc, #72]	@ (800d660 <_vfiprintf_r+0x228>)
 800d616:	a904      	add	r1, sp, #16
 800d618:	4630      	mov	r0, r6
 800d61a:	f7fd fb89 	bl	800ad30 <_printf_float>
 800d61e:	4607      	mov	r7, r0
 800d620:	1c78      	adds	r0, r7, #1
 800d622:	d1d6      	bne.n	800d5d2 <_vfiprintf_r+0x19a>
 800d624:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d626:	07d9      	lsls	r1, r3, #31
 800d628:	d405      	bmi.n	800d636 <_vfiprintf_r+0x1fe>
 800d62a:	89ab      	ldrh	r3, [r5, #12]
 800d62c:	059a      	lsls	r2, r3, #22
 800d62e:	d402      	bmi.n	800d636 <_vfiprintf_r+0x1fe>
 800d630:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d632:	f7fe f925 	bl	800b880 <__retarget_lock_release_recursive>
 800d636:	89ab      	ldrh	r3, [r5, #12]
 800d638:	065b      	lsls	r3, r3, #25
 800d63a:	f53f af1f 	bmi.w	800d47c <_vfiprintf_r+0x44>
 800d63e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d640:	e71e      	b.n	800d480 <_vfiprintf_r+0x48>
 800d642:	ab03      	add	r3, sp, #12
 800d644:	9300      	str	r3, [sp, #0]
 800d646:	462a      	mov	r2, r5
 800d648:	4b05      	ldr	r3, [pc, #20]	@ (800d660 <_vfiprintf_r+0x228>)
 800d64a:	a904      	add	r1, sp, #16
 800d64c:	4630      	mov	r0, r6
 800d64e:	f7fd fe07 	bl	800b260 <_printf_i>
 800d652:	e7e4      	b.n	800d61e <_vfiprintf_r+0x1e6>
 800d654:	0800f9ee 	.word	0x0800f9ee
 800d658:	0800f9f8 	.word	0x0800f9f8
 800d65c:	0800ad31 	.word	0x0800ad31
 800d660:	0800d415 	.word	0x0800d415
 800d664:	0800f9f4 	.word	0x0800f9f4

0800d668 <__swbuf_r>:
 800d668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d66a:	460e      	mov	r6, r1
 800d66c:	4614      	mov	r4, r2
 800d66e:	4605      	mov	r5, r0
 800d670:	b118      	cbz	r0, 800d67a <__swbuf_r+0x12>
 800d672:	6a03      	ldr	r3, [r0, #32]
 800d674:	b90b      	cbnz	r3, 800d67a <__swbuf_r+0x12>
 800d676:	f7fd ff9d 	bl	800b5b4 <__sinit>
 800d67a:	69a3      	ldr	r3, [r4, #24]
 800d67c:	60a3      	str	r3, [r4, #8]
 800d67e:	89a3      	ldrh	r3, [r4, #12]
 800d680:	071a      	lsls	r2, r3, #28
 800d682:	d501      	bpl.n	800d688 <__swbuf_r+0x20>
 800d684:	6923      	ldr	r3, [r4, #16]
 800d686:	b943      	cbnz	r3, 800d69a <__swbuf_r+0x32>
 800d688:	4621      	mov	r1, r4
 800d68a:	4628      	mov	r0, r5
 800d68c:	f000 f82a 	bl	800d6e4 <__swsetup_r>
 800d690:	b118      	cbz	r0, 800d69a <__swbuf_r+0x32>
 800d692:	f04f 37ff 	mov.w	r7, #4294967295
 800d696:	4638      	mov	r0, r7
 800d698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d69a:	6823      	ldr	r3, [r4, #0]
 800d69c:	6922      	ldr	r2, [r4, #16]
 800d69e:	1a98      	subs	r0, r3, r2
 800d6a0:	6963      	ldr	r3, [r4, #20]
 800d6a2:	b2f6      	uxtb	r6, r6
 800d6a4:	4283      	cmp	r3, r0
 800d6a6:	4637      	mov	r7, r6
 800d6a8:	dc05      	bgt.n	800d6b6 <__swbuf_r+0x4e>
 800d6aa:	4621      	mov	r1, r4
 800d6ac:	4628      	mov	r0, r5
 800d6ae:	f7ff fd99 	bl	800d1e4 <_fflush_r>
 800d6b2:	2800      	cmp	r0, #0
 800d6b4:	d1ed      	bne.n	800d692 <__swbuf_r+0x2a>
 800d6b6:	68a3      	ldr	r3, [r4, #8]
 800d6b8:	3b01      	subs	r3, #1
 800d6ba:	60a3      	str	r3, [r4, #8]
 800d6bc:	6823      	ldr	r3, [r4, #0]
 800d6be:	1c5a      	adds	r2, r3, #1
 800d6c0:	6022      	str	r2, [r4, #0]
 800d6c2:	701e      	strb	r6, [r3, #0]
 800d6c4:	6962      	ldr	r2, [r4, #20]
 800d6c6:	1c43      	adds	r3, r0, #1
 800d6c8:	429a      	cmp	r2, r3
 800d6ca:	d004      	beq.n	800d6d6 <__swbuf_r+0x6e>
 800d6cc:	89a3      	ldrh	r3, [r4, #12]
 800d6ce:	07db      	lsls	r3, r3, #31
 800d6d0:	d5e1      	bpl.n	800d696 <__swbuf_r+0x2e>
 800d6d2:	2e0a      	cmp	r6, #10
 800d6d4:	d1df      	bne.n	800d696 <__swbuf_r+0x2e>
 800d6d6:	4621      	mov	r1, r4
 800d6d8:	4628      	mov	r0, r5
 800d6da:	f7ff fd83 	bl	800d1e4 <_fflush_r>
 800d6de:	2800      	cmp	r0, #0
 800d6e0:	d0d9      	beq.n	800d696 <__swbuf_r+0x2e>
 800d6e2:	e7d6      	b.n	800d692 <__swbuf_r+0x2a>

0800d6e4 <__swsetup_r>:
 800d6e4:	b538      	push	{r3, r4, r5, lr}
 800d6e6:	4b29      	ldr	r3, [pc, #164]	@ (800d78c <__swsetup_r+0xa8>)
 800d6e8:	4605      	mov	r5, r0
 800d6ea:	6818      	ldr	r0, [r3, #0]
 800d6ec:	460c      	mov	r4, r1
 800d6ee:	b118      	cbz	r0, 800d6f8 <__swsetup_r+0x14>
 800d6f0:	6a03      	ldr	r3, [r0, #32]
 800d6f2:	b90b      	cbnz	r3, 800d6f8 <__swsetup_r+0x14>
 800d6f4:	f7fd ff5e 	bl	800b5b4 <__sinit>
 800d6f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6fc:	0719      	lsls	r1, r3, #28
 800d6fe:	d422      	bmi.n	800d746 <__swsetup_r+0x62>
 800d700:	06da      	lsls	r2, r3, #27
 800d702:	d407      	bmi.n	800d714 <__swsetup_r+0x30>
 800d704:	2209      	movs	r2, #9
 800d706:	602a      	str	r2, [r5, #0]
 800d708:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d70c:	81a3      	strh	r3, [r4, #12]
 800d70e:	f04f 30ff 	mov.w	r0, #4294967295
 800d712:	e033      	b.n	800d77c <__swsetup_r+0x98>
 800d714:	0758      	lsls	r0, r3, #29
 800d716:	d512      	bpl.n	800d73e <__swsetup_r+0x5a>
 800d718:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d71a:	b141      	cbz	r1, 800d72e <__swsetup_r+0x4a>
 800d71c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d720:	4299      	cmp	r1, r3
 800d722:	d002      	beq.n	800d72a <__swsetup_r+0x46>
 800d724:	4628      	mov	r0, r5
 800d726:	f7fe ff07 	bl	800c538 <_free_r>
 800d72a:	2300      	movs	r3, #0
 800d72c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d72e:	89a3      	ldrh	r3, [r4, #12]
 800d730:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d734:	81a3      	strh	r3, [r4, #12]
 800d736:	2300      	movs	r3, #0
 800d738:	6063      	str	r3, [r4, #4]
 800d73a:	6923      	ldr	r3, [r4, #16]
 800d73c:	6023      	str	r3, [r4, #0]
 800d73e:	89a3      	ldrh	r3, [r4, #12]
 800d740:	f043 0308 	orr.w	r3, r3, #8
 800d744:	81a3      	strh	r3, [r4, #12]
 800d746:	6923      	ldr	r3, [r4, #16]
 800d748:	b94b      	cbnz	r3, 800d75e <__swsetup_r+0x7a>
 800d74a:	89a3      	ldrh	r3, [r4, #12]
 800d74c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d754:	d003      	beq.n	800d75e <__swsetup_r+0x7a>
 800d756:	4621      	mov	r1, r4
 800d758:	4628      	mov	r0, r5
 800d75a:	f000 f883 	bl	800d864 <__smakebuf_r>
 800d75e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d762:	f013 0201 	ands.w	r2, r3, #1
 800d766:	d00a      	beq.n	800d77e <__swsetup_r+0x9a>
 800d768:	2200      	movs	r2, #0
 800d76a:	60a2      	str	r2, [r4, #8]
 800d76c:	6962      	ldr	r2, [r4, #20]
 800d76e:	4252      	negs	r2, r2
 800d770:	61a2      	str	r2, [r4, #24]
 800d772:	6922      	ldr	r2, [r4, #16]
 800d774:	b942      	cbnz	r2, 800d788 <__swsetup_r+0xa4>
 800d776:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d77a:	d1c5      	bne.n	800d708 <__swsetup_r+0x24>
 800d77c:	bd38      	pop	{r3, r4, r5, pc}
 800d77e:	0799      	lsls	r1, r3, #30
 800d780:	bf58      	it	pl
 800d782:	6962      	ldrpl	r2, [r4, #20]
 800d784:	60a2      	str	r2, [r4, #8]
 800d786:	e7f4      	b.n	800d772 <__swsetup_r+0x8e>
 800d788:	2000      	movs	r0, #0
 800d78a:	e7f7      	b.n	800d77c <__swsetup_r+0x98>
 800d78c:	20000078 	.word	0x20000078

0800d790 <_raise_r>:
 800d790:	291f      	cmp	r1, #31
 800d792:	b538      	push	{r3, r4, r5, lr}
 800d794:	4605      	mov	r5, r0
 800d796:	460c      	mov	r4, r1
 800d798:	d904      	bls.n	800d7a4 <_raise_r+0x14>
 800d79a:	2316      	movs	r3, #22
 800d79c:	6003      	str	r3, [r0, #0]
 800d79e:	f04f 30ff 	mov.w	r0, #4294967295
 800d7a2:	bd38      	pop	{r3, r4, r5, pc}
 800d7a4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d7a6:	b112      	cbz	r2, 800d7ae <_raise_r+0x1e>
 800d7a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d7ac:	b94b      	cbnz	r3, 800d7c2 <_raise_r+0x32>
 800d7ae:	4628      	mov	r0, r5
 800d7b0:	f000 f830 	bl	800d814 <_getpid_r>
 800d7b4:	4622      	mov	r2, r4
 800d7b6:	4601      	mov	r1, r0
 800d7b8:	4628      	mov	r0, r5
 800d7ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7be:	f000 b817 	b.w	800d7f0 <_kill_r>
 800d7c2:	2b01      	cmp	r3, #1
 800d7c4:	d00a      	beq.n	800d7dc <_raise_r+0x4c>
 800d7c6:	1c59      	adds	r1, r3, #1
 800d7c8:	d103      	bne.n	800d7d2 <_raise_r+0x42>
 800d7ca:	2316      	movs	r3, #22
 800d7cc:	6003      	str	r3, [r0, #0]
 800d7ce:	2001      	movs	r0, #1
 800d7d0:	e7e7      	b.n	800d7a2 <_raise_r+0x12>
 800d7d2:	2100      	movs	r1, #0
 800d7d4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d7d8:	4620      	mov	r0, r4
 800d7da:	4798      	blx	r3
 800d7dc:	2000      	movs	r0, #0
 800d7de:	e7e0      	b.n	800d7a2 <_raise_r+0x12>

0800d7e0 <raise>:
 800d7e0:	4b02      	ldr	r3, [pc, #8]	@ (800d7ec <raise+0xc>)
 800d7e2:	4601      	mov	r1, r0
 800d7e4:	6818      	ldr	r0, [r3, #0]
 800d7e6:	f7ff bfd3 	b.w	800d790 <_raise_r>
 800d7ea:	bf00      	nop
 800d7ec:	20000078 	.word	0x20000078

0800d7f0 <_kill_r>:
 800d7f0:	b538      	push	{r3, r4, r5, lr}
 800d7f2:	4d07      	ldr	r5, [pc, #28]	@ (800d810 <_kill_r+0x20>)
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	4604      	mov	r4, r0
 800d7f8:	4608      	mov	r0, r1
 800d7fa:	4611      	mov	r1, r2
 800d7fc:	602b      	str	r3, [r5, #0]
 800d7fe:	f7f7 fbb3 	bl	8004f68 <_kill>
 800d802:	1c43      	adds	r3, r0, #1
 800d804:	d102      	bne.n	800d80c <_kill_r+0x1c>
 800d806:	682b      	ldr	r3, [r5, #0]
 800d808:	b103      	cbz	r3, 800d80c <_kill_r+0x1c>
 800d80a:	6023      	str	r3, [r4, #0]
 800d80c:	bd38      	pop	{r3, r4, r5, pc}
 800d80e:	bf00      	nop
 800d810:	200016dc 	.word	0x200016dc

0800d814 <_getpid_r>:
 800d814:	f7f7 bba0 	b.w	8004f58 <_getpid>

0800d818 <__swhatbuf_r>:
 800d818:	b570      	push	{r4, r5, r6, lr}
 800d81a:	460c      	mov	r4, r1
 800d81c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d820:	2900      	cmp	r1, #0
 800d822:	b096      	sub	sp, #88	@ 0x58
 800d824:	4615      	mov	r5, r2
 800d826:	461e      	mov	r6, r3
 800d828:	da0d      	bge.n	800d846 <__swhatbuf_r+0x2e>
 800d82a:	89a3      	ldrh	r3, [r4, #12]
 800d82c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d830:	f04f 0100 	mov.w	r1, #0
 800d834:	bf14      	ite	ne
 800d836:	2340      	movne	r3, #64	@ 0x40
 800d838:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d83c:	2000      	movs	r0, #0
 800d83e:	6031      	str	r1, [r6, #0]
 800d840:	602b      	str	r3, [r5, #0]
 800d842:	b016      	add	sp, #88	@ 0x58
 800d844:	bd70      	pop	{r4, r5, r6, pc}
 800d846:	466a      	mov	r2, sp
 800d848:	f000 f848 	bl	800d8dc <_fstat_r>
 800d84c:	2800      	cmp	r0, #0
 800d84e:	dbec      	blt.n	800d82a <__swhatbuf_r+0x12>
 800d850:	9901      	ldr	r1, [sp, #4]
 800d852:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d856:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d85a:	4259      	negs	r1, r3
 800d85c:	4159      	adcs	r1, r3
 800d85e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d862:	e7eb      	b.n	800d83c <__swhatbuf_r+0x24>

0800d864 <__smakebuf_r>:
 800d864:	898b      	ldrh	r3, [r1, #12]
 800d866:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d868:	079d      	lsls	r5, r3, #30
 800d86a:	4606      	mov	r6, r0
 800d86c:	460c      	mov	r4, r1
 800d86e:	d507      	bpl.n	800d880 <__smakebuf_r+0x1c>
 800d870:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d874:	6023      	str	r3, [r4, #0]
 800d876:	6123      	str	r3, [r4, #16]
 800d878:	2301      	movs	r3, #1
 800d87a:	6163      	str	r3, [r4, #20]
 800d87c:	b003      	add	sp, #12
 800d87e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d880:	ab01      	add	r3, sp, #4
 800d882:	466a      	mov	r2, sp
 800d884:	f7ff ffc8 	bl	800d818 <__swhatbuf_r>
 800d888:	9f00      	ldr	r7, [sp, #0]
 800d88a:	4605      	mov	r5, r0
 800d88c:	4639      	mov	r1, r7
 800d88e:	4630      	mov	r0, r6
 800d890:	f7fe fec6 	bl	800c620 <_malloc_r>
 800d894:	b948      	cbnz	r0, 800d8aa <__smakebuf_r+0x46>
 800d896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d89a:	059a      	lsls	r2, r3, #22
 800d89c:	d4ee      	bmi.n	800d87c <__smakebuf_r+0x18>
 800d89e:	f023 0303 	bic.w	r3, r3, #3
 800d8a2:	f043 0302 	orr.w	r3, r3, #2
 800d8a6:	81a3      	strh	r3, [r4, #12]
 800d8a8:	e7e2      	b.n	800d870 <__smakebuf_r+0xc>
 800d8aa:	89a3      	ldrh	r3, [r4, #12]
 800d8ac:	6020      	str	r0, [r4, #0]
 800d8ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d8b2:	81a3      	strh	r3, [r4, #12]
 800d8b4:	9b01      	ldr	r3, [sp, #4]
 800d8b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d8ba:	b15b      	cbz	r3, 800d8d4 <__smakebuf_r+0x70>
 800d8bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d8c0:	4630      	mov	r0, r6
 800d8c2:	f000 f81d 	bl	800d900 <_isatty_r>
 800d8c6:	b128      	cbz	r0, 800d8d4 <__smakebuf_r+0x70>
 800d8c8:	89a3      	ldrh	r3, [r4, #12]
 800d8ca:	f023 0303 	bic.w	r3, r3, #3
 800d8ce:	f043 0301 	orr.w	r3, r3, #1
 800d8d2:	81a3      	strh	r3, [r4, #12]
 800d8d4:	89a3      	ldrh	r3, [r4, #12]
 800d8d6:	431d      	orrs	r5, r3
 800d8d8:	81a5      	strh	r5, [r4, #12]
 800d8da:	e7cf      	b.n	800d87c <__smakebuf_r+0x18>

0800d8dc <_fstat_r>:
 800d8dc:	b538      	push	{r3, r4, r5, lr}
 800d8de:	4d07      	ldr	r5, [pc, #28]	@ (800d8fc <_fstat_r+0x20>)
 800d8e0:	2300      	movs	r3, #0
 800d8e2:	4604      	mov	r4, r0
 800d8e4:	4608      	mov	r0, r1
 800d8e6:	4611      	mov	r1, r2
 800d8e8:	602b      	str	r3, [r5, #0]
 800d8ea:	f7f7 fb9d 	bl	8005028 <_fstat>
 800d8ee:	1c43      	adds	r3, r0, #1
 800d8f0:	d102      	bne.n	800d8f8 <_fstat_r+0x1c>
 800d8f2:	682b      	ldr	r3, [r5, #0]
 800d8f4:	b103      	cbz	r3, 800d8f8 <_fstat_r+0x1c>
 800d8f6:	6023      	str	r3, [r4, #0]
 800d8f8:	bd38      	pop	{r3, r4, r5, pc}
 800d8fa:	bf00      	nop
 800d8fc:	200016dc 	.word	0x200016dc

0800d900 <_isatty_r>:
 800d900:	b538      	push	{r3, r4, r5, lr}
 800d902:	4d06      	ldr	r5, [pc, #24]	@ (800d91c <_isatty_r+0x1c>)
 800d904:	2300      	movs	r3, #0
 800d906:	4604      	mov	r4, r0
 800d908:	4608      	mov	r0, r1
 800d90a:	602b      	str	r3, [r5, #0]
 800d90c:	f7f7 fb9c 	bl	8005048 <_isatty>
 800d910:	1c43      	adds	r3, r0, #1
 800d912:	d102      	bne.n	800d91a <_isatty_r+0x1a>
 800d914:	682b      	ldr	r3, [r5, #0]
 800d916:	b103      	cbz	r3, 800d91a <_isatty_r+0x1a>
 800d918:	6023      	str	r3, [r4, #0]
 800d91a:	bd38      	pop	{r3, r4, r5, pc}
 800d91c:	200016dc 	.word	0x200016dc

0800d920 <sqrtf>:
 800d920:	b508      	push	{r3, lr}
 800d922:	ed2d 8b02 	vpush	{d8}
 800d926:	eeb0 8a40 	vmov.f32	s16, s0
 800d92a:	f000 f87e 	bl	800da2a <__ieee754_sqrtf>
 800d92e:	eeb4 8a48 	vcmp.f32	s16, s16
 800d932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d936:	d60c      	bvs.n	800d952 <sqrtf+0x32>
 800d938:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800d958 <sqrtf+0x38>
 800d93c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d944:	d505      	bpl.n	800d952 <sqrtf+0x32>
 800d946:	f7fd ff6f 	bl	800b828 <__errno>
 800d94a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800d94e:	2321      	movs	r3, #33	@ 0x21
 800d950:	6003      	str	r3, [r0, #0]
 800d952:	ecbd 8b02 	vpop	{d8}
 800d956:	bd08      	pop	{r3, pc}
 800d958:	00000000 	.word	0x00000000

0800d95c <fmaxf>:
 800d95c:	b508      	push	{r3, lr}
 800d95e:	ed2d 8b02 	vpush	{d8}
 800d962:	eeb0 8a40 	vmov.f32	s16, s0
 800d966:	eef0 8a60 	vmov.f32	s17, s1
 800d96a:	f000 f815 	bl	800d998 <__fpclassifyf>
 800d96e:	b930      	cbnz	r0, 800d97e <fmaxf+0x22>
 800d970:	eeb0 8a68 	vmov.f32	s16, s17
 800d974:	eeb0 0a48 	vmov.f32	s0, s16
 800d978:	ecbd 8b02 	vpop	{d8}
 800d97c:	bd08      	pop	{r3, pc}
 800d97e:	eeb0 0a68 	vmov.f32	s0, s17
 800d982:	f000 f809 	bl	800d998 <__fpclassifyf>
 800d986:	2800      	cmp	r0, #0
 800d988:	d0f4      	beq.n	800d974 <fmaxf+0x18>
 800d98a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d98e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d992:	dded      	ble.n	800d970 <fmaxf+0x14>
 800d994:	e7ee      	b.n	800d974 <fmaxf+0x18>
	...

0800d998 <__fpclassifyf>:
 800d998:	ee10 3a10 	vmov	r3, s0
 800d99c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800d9a0:	d00d      	beq.n	800d9be <__fpclassifyf+0x26>
 800d9a2:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800d9a6:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800d9aa:	d30a      	bcc.n	800d9c2 <__fpclassifyf+0x2a>
 800d9ac:	4b07      	ldr	r3, [pc, #28]	@ (800d9cc <__fpclassifyf+0x34>)
 800d9ae:	1e42      	subs	r2, r0, #1
 800d9b0:	429a      	cmp	r2, r3
 800d9b2:	d908      	bls.n	800d9c6 <__fpclassifyf+0x2e>
 800d9b4:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800d9b8:	4258      	negs	r0, r3
 800d9ba:	4158      	adcs	r0, r3
 800d9bc:	4770      	bx	lr
 800d9be:	2002      	movs	r0, #2
 800d9c0:	4770      	bx	lr
 800d9c2:	2004      	movs	r0, #4
 800d9c4:	4770      	bx	lr
 800d9c6:	2003      	movs	r0, #3
 800d9c8:	4770      	bx	lr
 800d9ca:	bf00      	nop
 800d9cc:	007ffffe 	.word	0x007ffffe

0800d9d0 <lroundf>:
 800d9d0:	ee10 1a10 	vmov	r1, s0
 800d9d4:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800d9d8:	2900      	cmp	r1, #0
 800d9da:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800d9de:	bfac      	ite	ge
 800d9e0:	2001      	movge	r0, #1
 800d9e2:	f04f 30ff 	movlt.w	r0, #4294967295
 800d9e6:	2a1e      	cmp	r2, #30
 800d9e8:	dc1a      	bgt.n	800da20 <lroundf+0x50>
 800d9ea:	2a00      	cmp	r2, #0
 800d9ec:	da03      	bge.n	800d9f6 <lroundf+0x26>
 800d9ee:	3201      	adds	r2, #1
 800d9f0:	bf18      	it	ne
 800d9f2:	2000      	movne	r0, #0
 800d9f4:	4770      	bx	lr
 800d9f6:	2a16      	cmp	r2, #22
 800d9f8:	bfd8      	it	le
 800d9fa:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800d9fe:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800da02:	bfd8      	it	le
 800da04:	4113      	asrle	r3, r2
 800da06:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800da0a:	bfcd      	iteet	gt
 800da0c:	3b96      	subgt	r3, #150	@ 0x96
 800da0e:	185b      	addle	r3, r3, r1
 800da10:	f1c2 0217 	rsble	r2, r2, #23
 800da14:	fa01 f303 	lslgt.w	r3, r1, r3
 800da18:	bfd8      	it	le
 800da1a:	40d3      	lsrle	r3, r2
 800da1c:	4358      	muls	r0, r3
 800da1e:	4770      	bx	lr
 800da20:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800da24:	ee17 0a90 	vmov	r0, s15
 800da28:	4770      	bx	lr

0800da2a <__ieee754_sqrtf>:
 800da2a:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800da2e:	4770      	bx	lr

0800da30 <roundf>:
 800da30:	ee10 0a10 	vmov	r0, s0
 800da34:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800da38:	3a7f      	subs	r2, #127	@ 0x7f
 800da3a:	2a16      	cmp	r2, #22
 800da3c:	dc15      	bgt.n	800da6a <roundf+0x3a>
 800da3e:	2a00      	cmp	r2, #0
 800da40:	da08      	bge.n	800da54 <roundf+0x24>
 800da42:	3201      	adds	r2, #1
 800da44:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800da48:	d101      	bne.n	800da4e <roundf+0x1e>
 800da4a:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800da4e:	ee00 3a10 	vmov	s0, r3
 800da52:	4770      	bx	lr
 800da54:	4907      	ldr	r1, [pc, #28]	@ (800da74 <roundf+0x44>)
 800da56:	4111      	asrs	r1, r2
 800da58:	4201      	tst	r1, r0
 800da5a:	d0fa      	beq.n	800da52 <roundf+0x22>
 800da5c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800da60:	4113      	asrs	r3, r2
 800da62:	4403      	add	r3, r0
 800da64:	ea23 0301 	bic.w	r3, r3, r1
 800da68:	e7f1      	b.n	800da4e <roundf+0x1e>
 800da6a:	2a80      	cmp	r2, #128	@ 0x80
 800da6c:	d1f1      	bne.n	800da52 <roundf+0x22>
 800da6e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800da72:	4770      	bx	lr
 800da74:	007fffff 	.word	0x007fffff

0800da78 <_init>:
 800da78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da7a:	bf00      	nop
 800da7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da7e:	bc08      	pop	{r3}
 800da80:	469e      	mov	lr, r3
 800da82:	4770      	bx	lr

0800da84 <_fini>:
 800da84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da86:	bf00      	nop
 800da88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da8a:	bc08      	pop	{r3}
 800da8c:	469e      	mov	lr, r3
 800da8e:	4770      	bx	lr
