<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rte_eal_memconfig.h source code [dpdk_1805/lib/librte_eal/common/include/rte_eal_memconfig.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="rte_mem_config,rte_memseg_list "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/lib/librte_eal/common/include/rte_eal_memconfig.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_1805</a>/<a href='../../..'>lib</a>/<a href='../..'>librte_eal</a>/<a href='..'>common</a>/<a href='./'>include</a>/<a href='rte_eal_memconfig.h.html'>rte_eal_memconfig.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2014 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_RTE_EAL_MEMCONFIG_H_">_RTE_EAL_MEMCONFIG_H_</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_RTE_EAL_MEMCONFIG_H_" data-ref="_M/_RTE_EAL_MEMCONFIG_H_">_RTE_EAL_MEMCONFIG_H_</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="../../../../build/include/rte_config.h.html">&lt;rte_config.h&gt;</a></u></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="rte_tailq.h.html">&lt;rte_tailq.h&gt;</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="rte_memory.h.html">&lt;rte_memory.h&gt;</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="rte_memzone.h.html">&lt;rte_memzone.h&gt;</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="rte_malloc_heap.h.html">&lt;rte_malloc_heap.h&gt;</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="arch/x86/rte_rwlock.h.html">&lt;rte_rwlock.h&gt;</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="arch/x86/rte_pause.h.html">&lt;rte_pause.h&gt;</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="rte_fbarray.h.html">&lt;rte_fbarray.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="17">ifdef</span> <span class="macro" data-ref="_M/__cplusplus">__cplusplus</span></u></td></tr>
<tr><th id="18">18</th><td><b>extern</b> <q>"C"</q> {</td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="17">endif</span></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i class="doc">/**</i></td></tr>
<tr><th id="22">22</th><td><i class="doc"> * memseg list is a special case as we need to store a bunch of other data</i></td></tr>
<tr><th id="23">23</th><td><i class="doc"> * together with the array itself.</i></td></tr>
<tr><th id="24">24</th><td><i class="doc"> */</i></td></tr>
<tr><th id="25">25</th><td><b>struct</b> <dfn class="type def" id="rte_memseg_list" title='rte_memseg_list' data-ref="rte_memseg_list">rte_memseg_list</dfn> {</td></tr>
<tr><th id="26">26</th><td>	<a class="macro" href="rte_common.h.html#39" title="" data-ref="_M/RTE_STD_C11">RTE_STD_C11</a></td></tr>
<tr><th id="27">27</th><td>	<b>union</b> {</td></tr>
<tr><th id="28">28</th><td>		<em>void</em> *<dfn class="decl field" id="rte_memseg_list::(anonymous)::base_va" title='rte_memseg_list::(anonymous union)::base_va' data-ref="rte_memseg_list::(anonymous)::base_va">base_va</dfn>;</td></tr>
<tr><th id="29">29</th><td>		<i class="doc">/**&lt; Base virtual address for this memseg list. */</i></td></tr>
<tr><th id="30">30</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="rte_memseg_list::(anonymous)::addr_64" title='rte_memseg_list::(anonymous union)::addr_64' data-ref="rte_memseg_list::(anonymous)::addr_64">addr_64</dfn>;</td></tr>
<tr><th id="31">31</th><td>		<i class="doc">/**&lt; Makes sure addr is always 64-bits */</i></td></tr>
<tr><th id="32">32</th><td>	};</td></tr>
<tr><th id="33">33</th><td>	<em>int</em> <dfn class="decl field" id="rte_memseg_list::socket_id" title='rte_memseg_list::socket_id' data-ref="rte_memseg_list::socket_id">socket_id</dfn>; <i class="doc">/**&lt; Socket ID for all memsegs in this list. */</i></td></tr>
<tr><th id="34">34</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="rte_memseg_list::page_sz" title='rte_memseg_list::page_sz' data-ref="rte_memseg_list::page_sz">page_sz</dfn>; <i class="doc">/**&lt; Page size for all memsegs in this list. */</i></td></tr>
<tr><th id="35">35</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="rte_memseg_list::version" title='rte_memseg_list::version' data-ref="rte_memseg_list::version">version</dfn>; <i class="doc">/**&lt; version number for multiprocess sync. */</i></td></tr>
<tr><th id="36">36</th><td>	<b>struct</b> <a class="type" href="rte_fbarray.h.html#rte_fbarray" title='rte_fbarray' data-ref="rte_fbarray">rte_fbarray</a> <dfn class="decl field" id="rte_memseg_list::memseg_arr" title='rte_memseg_list::memseg_arr' data-ref="rte_memseg_list::memseg_arr">memseg_arr</dfn>;</td></tr>
<tr><th id="37">37</th><td>};</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i class="doc">/**</i></td></tr>
<tr><th id="40">40</th><td><i class="doc"> * the structure for the memory configuration for the RTE.</i></td></tr>
<tr><th id="41">41</th><td><i class="doc"> * Used by the rte_config structure. It is separated out, as for multi-process</i></td></tr>
<tr><th id="42">42</th><td><i class="doc"> * support, the memory details should be shared across instances</i></td></tr>
<tr><th id="43">43</th><td><i class="doc"> */</i></td></tr>
<tr><th id="44">44</th><td><b>struct</b> <dfn class="type def" id="rte_mem_config" title='rte_mem_config' data-ref="rte_mem_config">rte_mem_config</dfn> {</td></tr>
<tr><th id="45">45</th><td>	<em>volatile</em> <a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="rte_mem_config::magic" title='rte_mem_config::magic' data-ref="rte_mem_config::magic">magic</dfn>;   <i class="doc">/**&lt; Magic number - Sanity check. */</i></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>	<i>/* memory topology */</i></td></tr>
<tr><th id="48">48</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="rte_mem_config::nchannel" title='rte_mem_config::nchannel' data-ref="rte_mem_config::nchannel">nchannel</dfn>;    <i class="doc">/**&lt; Number of channels (0 if unknown). */</i></td></tr>
<tr><th id="49">49</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="rte_mem_config::nrank" title='rte_mem_config::nrank' data-ref="rte_mem_config::nrank">nrank</dfn>;       <i class="doc">/**&lt; Number of ranks (0 if unknown). */</i></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">	 * current lock nest order</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">	 *  - qlock-&gt;mlock (ring/hash/lpm)</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">	 *  - mplock-&gt;qlock-&gt;mlock (mempool)</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">	 * Notice:</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">	 *  *ALWAYS* obtain qlock first if having to obtain both qlock and mlock</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="58">58</th><td>	<a class="typedef" href="generic/rte_rwlock.h.html#rte_rwlock_t" title='rte_rwlock_t' data-type='struct rte_rwlock_t' data-ref="rte_rwlock_t">rte_rwlock_t</a> <dfn class="decl field" id="rte_mem_config::mlock" title='rte_mem_config::mlock' data-ref="rte_mem_config::mlock">mlock</dfn>;   <i class="doc">/**&lt; only used by memzone LIB for thread-safe. */</i></td></tr>
<tr><th id="59">59</th><td>	<a class="typedef" href="generic/rte_rwlock.h.html#rte_rwlock_t" title='rte_rwlock_t' data-type='struct rte_rwlock_t' data-ref="rte_rwlock_t">rte_rwlock_t</a> <dfn class="decl field" id="rte_mem_config::qlock" title='rte_mem_config::qlock' data-ref="rte_mem_config::qlock">qlock</dfn>;   <i class="doc">/**&lt; used for tailq operation for thread safe. */</i></td></tr>
<tr><th id="60">60</th><td>	<a class="typedef" href="generic/rte_rwlock.h.html#rte_rwlock_t" title='rte_rwlock_t' data-type='struct rte_rwlock_t' data-ref="rte_rwlock_t">rte_rwlock_t</a> <dfn class="decl field" id="rte_mem_config::mplock" title='rte_mem_config::mplock' data-ref="rte_mem_config::mplock">mplock</dfn>;  <i class="doc">/**&lt; only used by mempool LIB for thread-safe. */</i></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>	<a class="typedef" href="generic/rte_rwlock.h.html#rte_rwlock_t" title='rte_rwlock_t' data-type='struct rte_rwlock_t' data-ref="rte_rwlock_t">rte_rwlock_t</a> <dfn class="decl field" id="rte_mem_config::memory_hotplug_lock" title='rte_mem_config::memory_hotplug_lock' data-ref="rte_mem_config::memory_hotplug_lock">memory_hotplug_lock</dfn>;</td></tr>
<tr><th id="63">63</th><td>	<i class="doc">/**&lt; indicates whether memory hotplug request is in progress. */</i></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>	<i>/* memory segments and zones */</i></td></tr>
<tr><th id="66">66</th><td>	<b>struct</b> <a class="type" href="rte_fbarray.h.html#rte_fbarray" title='rte_fbarray' data-ref="rte_fbarray">rte_fbarray</a> <dfn class="decl field" id="rte_mem_config::memzones" title='rte_mem_config::memzones' data-ref="rte_mem_config::memzones">memzones</dfn>; <i class="doc">/**&lt; Memzone descriptors. */</i></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>	<b>struct</b> <a class="type" href="#rte_memseg_list" title='rte_memseg_list' data-ref="rte_memseg_list">rte_memseg_list</a> <dfn class="decl field" id="rte_mem_config::memsegs" title='rte_mem_config::memsegs' data-ref="rte_mem_config::memsegs">memsegs</dfn>[<a class="macro" href="../../../../build/include/rte_config.h.html#27" title="64" data-ref="_M/RTE_MAX_MEMSEG_LISTS">RTE_MAX_MEMSEG_LISTS</a>];</td></tr>
<tr><th id="69">69</th><td>	<i class="doc">/**&lt; list of dynamic arrays holding memsegs */</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>	<b>struct</b> <a class="type" href="rte_tailq.h.html#rte_tailq_head" title='rte_tailq_head' data-ref="rte_tailq_head">rte_tailq_head</a> <dfn class="decl field" id="rte_mem_config::tailq_head" title='rte_mem_config::tailq_head' data-ref="rte_mem_config::tailq_head">tailq_head</dfn>[<a class="macro" href="../../../../build/include/rte_config.h.html#41" title="32" data-ref="_M/RTE_MAX_TAILQ">RTE_MAX_TAILQ</a>]; <i class="doc">/**&lt; Tailqs for objects */</i></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>	<i>/* Heaps of Malloc per socket */</i></td></tr>
<tr><th id="74">74</th><td>	<b>struct</b> <a class="type" href="rte_malloc_heap.h.html#malloc_heap" title='malloc_heap' data-ref="malloc_heap">malloc_heap</a> <dfn class="decl field" id="rte_mem_config::malloc_heaps" title='rte_mem_config::malloc_heaps' data-ref="rte_mem_config::malloc_heaps">malloc_heaps</dfn>[<a class="macro" href="../../../../build/include/rte_config.h.html#25" title="8" data-ref="_M/RTE_MAX_NUMA_NODES">RTE_MAX_NUMA_NODES</a>];</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>	<i>/* address of mem_config in primary process. used to map shared config into</i></td></tr>
<tr><th id="77">77</th><td><i>	 * exact same address the primary process maps it.</i></td></tr>
<tr><th id="78">78</th><td><i>	 */</i></td></tr>
<tr><th id="79">79</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="rte_mem_config::mem_cfg_addr" title='rte_mem_config::mem_cfg_addr' data-ref="rte_mem_config::mem_cfg_addr">mem_cfg_addr</dfn>;</td></tr>
<tr><th id="80">80</th><td>} <b>__attribute__</b>((__packed__));</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><b>inline</b> <em>static</em> <em>void</em></td></tr>
<tr><th id="84">84</th><td><dfn class="decl def fn" id="rte_eal_mcfg_wait_complete" title='rte_eal_mcfg_wait_complete' data-ref="rte_eal_mcfg_wait_complete">rte_eal_mcfg_wait_complete</dfn>(<b>struct</b> <a class="type" href="#rte_mem_config" title='rte_mem_config' data-ref="rte_mem_config">rte_mem_config</a>* <dfn class="local col1 decl" id="101mcfg" title='mcfg' data-type='struct rte_mem_config *' data-ref="101mcfg">mcfg</dfn>)</td></tr>
<tr><th id="85">85</th><td>{</td></tr>
<tr><th id="86">86</th><td>	<i>/* wait until shared mem_config finish initialising */</i></td></tr>
<tr><th id="87">87</th><td>	<b>while</b>(<a class="local col1 ref" href="#101mcfg" title='mcfg' data-ref="101mcfg">mcfg</a>-&gt;<a class="ref field" href="#rte_mem_config::magic" title='rte_mem_config::magic' data-ref="rte_mem_config::magic">magic</a> != <a class="macro" href="rte_eal.h.html#29" title="19820526" data-ref="_M/RTE_MAGIC">RTE_MAGIC</a>)</td></tr>
<tr><th id="88">88</th><td>		<a class="ref fn" href="generic/rte_pause.h.html#rte_pause" title='rte_pause' data-ref="rte_pause">rte_pause</a>();</td></tr>
<tr><th id="89">89</th><td>}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#<span data-ppcond="91">ifdef</span> <span class="macro" data-ref="_M/__cplusplus">__cplusplus</span></u></td></tr>
<tr><th id="92">92</th><td>}</td></tr>
<tr><th id="93">93</th><td><u>#<span data-ppcond="91">endif</span></u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#<span data-ppcond="5">endif</span> /*__RTE_EAL_MEMCONFIG_H_*/</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../drivers/bus/pci/linux/pci.c.html'>dpdk_1805/drivers/bus/pci/linux/pci.c</a><br/>Generated on <em>2018-Jul-30</em> from project dpdk_1805 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
