//Verilog code for Basic Logic Gates
module log_gates(o,a,b);
input a,b;
output [0:6]o;
assign o[0]=a&b;
assign o[1]=a|b;
assign o[2]=a^b;
assign o[3]=~(a&b);
assign o[4]=~(a|b);
assign 0[5]=~(a^b);
assign 0[6]=~a;
endmodule
