Alias_ID	Flat_Net_ID	Path_ID	Sheet_ID	Hier_Net_Name
1	1	1	1	GND
2	2	1	1	VCC1V2
3	3	1	1	VCC2V5
4	4	1	2	XSIG020011
5	5	1	2	RGB_CLK
6	6	1	2	XSIG020030
7	7	1	2	RGB_D0
8	8	1	2	RGB_D1
9	9	1	2	RGB_D2
10	10	1	2	RGB_D3
11	11	1	2	RGB_D4
12	12	1	2	RGB_D5
13	13	1	2	RGB_D6
14	14	1	2	RGB_D7
15	15	1	2	RGB_D8
16	16	1	2	RGB_D9
17	17	1	2	RGB_D10
18	18	1	2	RGB_D11
19	19	1	2	RGB_D12
20	20	1	2	RGB_D13
21	21	1	2	RGB_D14
22	22	1	2	RGB_D15
23	23	1	2	RGB_D16
24	24	1	2	RGB_D17
25	25	1	2	RGB_D18
26	26	1	2	RGB_D19
27	27	1	2	RGB_D20
28	28	1	2	RGB_D21
29	29	1	2	RGB_D22
30	30	1	2	RGB_D23
31	31	1	2	RGB_HSYNC
32	32	1	2	RGB_VSYNC
33	33	1	2	LVDS_TX0_N
34	34	1	2	LVDS_TX0_P
35	35	1	2	LVDS_TX1_N
36	36	1	2	LVDS_TX1_P
37	37	1	2	LVDS_TX2_N
38	38	1	2	LVDS_TX2_P
39	39	1	2	LVDS_TX3_N
40	40	1	2	LVDS_TX3_P
41	41	1	2	LVDS_CLK_N
42	42	1	2	LVDS_CLK_P
43	43	1	3	UART_SOM_TXD
44	44	1	3	UART_SOM_RXD
45	45	1	3	VCC5V
46	46	1	2	FPGA_JTAG_TMS
47	47	1	2	FPGA_JTAG_TDI
48	48	1	2	FPGA_JTAG_TDO
49	49	1	2	FPGA_JTAG_TCK
50	50	1	1	XSIG011275
51	51	1	1	XSIG011276
52	52	1	1	XSIG011281
53	53	1	1	XSIG011282
54	54	1	2	XSIG020076
55	55	1	4	VCC12V
56	56	1	2	SOM_MOSI
57	57	1	2	SOM_MISO
58	58	1	2	SOM_SCLK
59	59	1	2	VCC3V
60	60	1	2	DRV_SIN_20
61	61	1	2	DRV_SIN_21
62	62	1	2	DRV_SIN_22
63	63	1	2	DRV_SIN_23
64	64	1	2	DRV_SIN_24
65	65	1	2	DRV_SIN_25
66	66	1	2	DRV_SIN_26
67	67	1	2	DRV_SIN_27
68	68	1	2	DRV_SIN_28
69	69	1	2	DRV_SIN_29
70	70	1	2	DRV_SCLK
71	71	1	2	DRV_GCLK
72	72	1	2	DRV_LAT
73	73	1	2	DRV_SIN_0
74	74	1	2	DRV_SIN_1
75	75	1	2	DRV_SIN_2
76	76	1	2	DRV_SIN_3
77	77	1	2	DRV_SIN_4
78	78	1	2	DRV_SIN_5
79	79	1	2	DRV_SIN_6
80	80	1	2	DRV_SIN_7
81	81	1	2	DRV_SIN_8
82	82	1	2	DRV_SIN_9
83	83	1	2	DRV_SIN_10
84	84	1	2	DRV_SIN_11
85	85	1	2	DRV_SIN_12
86	86	1	2	DRV_SIN_13
87	87	1	2	DRV_SIN_14
88	88	1	2	DRV_SIN_15
89	89	1	2	DRV_SIN_16
90	90	1	2	DRV_SIN_17
91	91	1	2	DRV_SIN_18
92	92	1	2	DRV_SIN_19
93	93	1	2	SOM_CS
94	94	1	2	MUX_0
95	95	1	2	MUX_1
96	96	1	2	MUX_2
97	97	1	2	MUX_3
98	98	1	2	MUX_4
99	99	1	2	MUX_5
100	100	1	2	MUX_6
101	101	1	2	MUX_7
102	102	1	4	VCC3V3
103	103	1	2	DRV_SOUT_DATA_0
104	104	1	2	DRV_SOUT_ADDR_2
105	105	1	2	DRV_SOUT_ADDR_1
106	106	1	2	DRV_SOUT_ADDR_0
107	107	1	2	DRV_SOUT_DATA_1
108	108	1	2	DRV_SOUT_DATA_2
109	109	1	2	DRV_SOUT_DATA_3
110	110	1	4	XSIG040091
111	111	1	4	VCC4V
112	112	1	4	INTVCC
113	113	1	4	XSIG040124
114	114	1	4	XSIG040125
115	115	1	4	XSIG040132
116	116	1	4	XSIG040134
117	117	1	4	XSIG040136
118	118	1	4	XSIG040138
119	119	1	3	INHIBITn4V
120	120	1	4	XSIG040145
121	121	1	2	HALL0
122	122	1	2	HALL1
123	123	1	4	XSIG040185
124	124	1	5	SOUT
