{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615679448001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615679448014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 17:50:47 2021 " "Processing started: Sat Mar 13 17:50:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615679448014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615679448014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CtrlUnitFSM -c CtrlUnitFSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off CtrlUnitFSM -c CtrlUnitFSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615679448014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615679449212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615679449212 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CtrlUnitFSM.sv(168) " "Verilog HDL warning at CtrlUnitFSM.sv(168): extended using \"x\" or \"z\"" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615679464744 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CtrlUnitFSM.sv(208) " "Verilog HDL warning at CtrlUnitFSM.sv(208): extended using \"x\" or \"z\"" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 208 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615679464745 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CtrlUnitFSM.sv(209) " "Verilog HDL warning at CtrlUnitFSM.sv(209): extended using \"x\" or \"z\"" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 209 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615679464745 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CtrlUnitFSM.sv(210) " "Verilog HDL warning at CtrlUnitFSM.sv(210): extended using \"x\" or \"z\"" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 210 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615679464745 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CtrlUnitFSM.sv(211) " "Verilog HDL warning at CtrlUnitFSM.sv(211): extended using \"x\" or \"z\"" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 211 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615679464745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunitfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunitfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CtrlUnitFSM " "Found entity 1: CtrlUnitFSM" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615679464748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615679464748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CtrlUnitFSM " "Elaborating entity \"CtrlUnitFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615679464810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logalu_immed CtrlUnitFSM.sv(89) " "Verilog HDL or VHDL warning at CtrlUnitFSM.sv(89): object \"logalu_immed\" assigned a value but never read" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615679464812 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_reg CtrlUnitFSM.sv(90) " "Verilog HDL or VHDL warning at CtrlUnitFSM.sv(90): object \"alu_reg\" assigned a value but never read" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615679464813 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift CtrlUnitFSM.sv(91) " "Verilog HDL or VHDL warning at CtrlUnitFSM.sv(91): object \"shift\" assigned a value but never read" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615679464813 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CtrlUnitFSM.sv(191) " "Verilog HDL assignment warning at CtrlUnitFSM.sv(191): truncated value with size 32 to match size of target (1)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615679464817 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CtrlUnitFSM.sv(208) " "Verilog HDL assignment warning at CtrlUnitFSM.sv(208): truncated value with size 32 to match size of target (1)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615679464817 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CtrlUnitFSM.sv(209) " "Verilog HDL assignment warning at CtrlUnitFSM.sv(209): truncated value with size 32 to match size of target (1)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615679464817 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CtrlUnitFSM.sv(210) " "Verilog HDL assignment warning at CtrlUnitFSM.sv(210): truncated value with size 32 to match size of target (1)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615679464817 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CtrlUnitFSM.sv(211) " "Verilog HDL assignment warning at CtrlUnitFSM.sv(211): truncated value with size 32 to match size of target (2)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615679464818 "|CtrlUnitFSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CtrlUnitFSM.sv(183) " "Verilog HDL Case Statement information at CtrlUnitFSM.sv(183): all case item expressions in this case statement are onehot" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 183 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1615679464818 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_ack_o CtrlUnitFSM.sv(183) " "Verilog HDL Always Construct warning at CtrlUnitFSM.sv(183): inferring latch(es) for variable \"inst_ack_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615679464818 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrt_c_o CtrlUnitFSM.sv(183) " "Verilog HDL Always Construct warning at CtrlUnitFSM.sv(183): inferring latch(es) for variable \"RegWrt_c_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615679464818 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op2_c_o CtrlUnitFSM.sv(183) " "Verilog HDL Always Construct warning at CtrlUnitFSM.sv(183): inferring latch(es) for variable \"op2_c_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615679464818 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegMux_c_o CtrlUnitFSM.sv(183) " "Verilog HDL Always Construct warning at CtrlUnitFSM.sv(183): inferring latch(es) for variable \"RegMux_c_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615679464819 "|CtrlUnitFSM"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "CtrlUnitFSM.sv(183) " "SystemVerilog RTL Coding error at CtrlUnitFSM.sv(183): always_comb construct does not infer purely combinational logic." {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 183 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1615679464819 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUOP_o CtrlUnitFSM.sv(19) " "Output port \"ALUOP_o\" at CtrlUnitFSM.sv(19) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464820 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PCoper_o CtrlUnitFSM.sv(26) " "Output port \"PCoper_o\" at CtrlUnitFSM.sv(26) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464820 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "port_ack_o CtrlUnitFSM.sv(15) " "Output port \"port_ack_o\" at CtrlUnitFSM.sv(15) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464820 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUFR_c CtrlUnitFSM.sv(20) " "Output port \"ALUFR_c\" at CtrlUnitFSM.sv(20) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464820 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALU_en_o CtrlUnitFSM.sv(21) " "Output port \"ALU_en_o\" at CtrlUnitFSM.sv(21) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464821 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PC_en_o CtrlUnitFSM.sv(27) " "Output port \"PC_en_o\" at CtrlUnitFSM.sv(27) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464821 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pop_o CtrlUnitFSM.sv(29) " "Output port \"pop_o\" at CtrlUnitFSM.sv(29) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464821 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "jsb_o CtrlUnitFSM.sv(30) " "Output port \"jsb_o\" at CtrlUnitFSM.sv(30) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464821 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reti_o CtrlUnitFSM.sv(32) " "Output port \"reti_o\" at CtrlUnitFSM.sv(32) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464821 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int_o CtrlUnitFSM.sv(33) " "Output port \"int_o\" at CtrlUnitFSM.sv(33) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464821 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stb_o CtrlUnitFSM.sv(35) " "Output port \"stb_o\" at CtrlUnitFSM.sv(35) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464821 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cyc_o CtrlUnitFSM.sv(36) " "Output port \"cyc_o\" at CtrlUnitFSM.sv(36) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464821 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "weport_o CtrlUnitFSM.sv(38) " "Output port \"weport_o\" at CtrlUnitFSM.sv(38) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464822 "|CtrlUnitFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wedata_o CtrlUnitFSM.sv(40) " "Output port \"wedata_o\" at CtrlUnitFSM.sv(40) has no driver" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615679464822 "|CtrlUnitFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegMux_c_o\[0\] CtrlUnitFSM.sv(183) " "Inferred latch for \"RegMux_c_o\[0\]\" at CtrlUnitFSM.sv(183)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615679464822 "|CtrlUnitFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegMux_c_o\[1\] CtrlUnitFSM.sv(183) " "Inferred latch for \"RegMux_c_o\[1\]\" at CtrlUnitFSM.sv(183)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615679464822 "|CtrlUnitFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_c_o CtrlUnitFSM.sv(183) " "Inferred latch for \"op2_c_o\" at CtrlUnitFSM.sv(183)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615679464823 "|CtrlUnitFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrt_c_o CtrlUnitFSM.sv(183) " "Inferred latch for \"RegWrt_c_o\" at CtrlUnitFSM.sv(183)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615679464823 "|CtrlUnitFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_ack_o CtrlUnitFSM.sv(183) " "Inferred latch for \"inst_ack_o\" at CtrlUnitFSM.sv(183)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/CtrlUnitFSM.sv" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615679464823 "|CtrlUnitFSM"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615679464825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/output_files/CtrlUnitFSM.map.smsg " "Generated suppressed messages file C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CtrlUnit/output_files/CtrlUnitFSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615679464857 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615679464944 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 13 17:51:04 2021 " "Processing ended: Sat Mar 13 17:51:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615679464944 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615679464944 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615679464944 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615679464944 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 27 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 27 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615679465630 ""}
