/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*152 cases */, 127|128,76/*9855*/, TARGET_VAL(ISD::ADD),// ->9860
/*5*/         OPC_Scope, 71, /*->78*/ // 49 children in Scope
/*7*/           OPC_RecordChild0, // #0 = $acc
/*8*/           OPC_MoveChild, 1,
/*10*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/          OPC_MoveChild, 0,
/*15*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/          OPC_MoveChild, 0,
/*20*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/          OPC_RecordChild0, // #1 = $a
/*24*/          OPC_CheckChild1Integer, 16, 
/*26*/          OPC_CheckChild1Type, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_CheckChild1Integer, 16, 
/*31*/          OPC_CheckChild1Type, MVT::i32,
/*33*/          OPC_MoveParent,
/*34*/          OPC_MoveChild, 1,
/*36*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*39*/          OPC_MoveChild, 0,
/*41*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*44*/          OPC_RecordChild0, // #2 = $b
/*45*/          OPC_CheckChild1Integer, 16, 
/*47*/          OPC_CheckChild1Type, MVT::i32,
/*49*/          OPC_MoveParent,
/*50*/          OPC_CheckChild1Integer, 16, 
/*52*/          OPC_CheckChild1Type, MVT::i32,
/*54*/          OPC_MoveParent,
/*55*/          OPC_MoveParent,
/*56*/          OPC_CheckType, MVT::i32,
/*58*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*60*/          OPC_EmitInteger, MVT::i32, 14, 
/*63*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*78*/        /*Scope*/ 71, /*->150*/
/*79*/          OPC_MoveChild, 0,
/*81*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*84*/          OPC_MoveChild, 0,
/*86*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*89*/          OPC_MoveChild, 0,
/*91*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*94*/          OPC_RecordChild0, // #0 = $a
/*95*/          OPC_CheckChild1Integer, 16, 
/*97*/          OPC_CheckChild1Type, MVT::i32,
/*99*/          OPC_MoveParent,
/*100*/         OPC_CheckChild1Integer, 16, 
/*102*/         OPC_CheckChild1Type, MVT::i32,
/*104*/         OPC_MoveParent,
/*105*/         OPC_MoveChild, 1,
/*107*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*110*/         OPC_MoveChild, 0,
/*112*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*115*/         OPC_RecordChild0, // #1 = $b
/*116*/         OPC_CheckChild1Integer, 16, 
/*118*/         OPC_CheckChild1Type, MVT::i32,
/*120*/         OPC_MoveParent,
/*121*/         OPC_CheckChild1Integer, 16, 
/*123*/         OPC_CheckChild1Type, MVT::i32,
/*125*/         OPC_MoveParent,
/*126*/         OPC_MoveParent,
/*127*/         OPC_RecordChild1, // #2 = $acc
/*128*/         OPC_CheckType, MVT::i32,
/*130*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*132*/         OPC_EmitInteger, MVT::i32, 14, 
/*135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*150*/       /*Scope*/ 52|128,2/*308*/, /*->460*/
/*152*/         OPC_RecordChild0, // #0 = $Rn
/*153*/         OPC_MoveChild, 1,
/*155*/         OPC_Scope, 49, /*->206*/ // 6 children in Scope
/*157*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*160*/           OPC_MoveChild, 0,
/*162*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*165*/           OPC_RecordChild0, // #1 = $Rm
/*166*/           OPC_RecordChild1, // #2 = $rot
/*167*/           OPC_MoveChild, 1,
/*169*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*172*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*174*/           OPC_CheckType, MVT::i32,
/*176*/           OPC_MoveParent,
/*177*/           OPC_MoveParent,
/*178*/           OPC_MoveParent,
/*179*/           OPC_CheckType, MVT::i32,
/*181*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*183*/           OPC_EmitConvertToTarget, 2,
/*185*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*188*/           OPC_EmitInteger, MVT::i32, 14, 
/*191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*206*/         /*Scope*/ 50, /*->257*/
/*207*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*211*/           OPC_MoveChild, 0,
/*213*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*216*/           OPC_RecordChild0, // #1 = $Rm
/*217*/           OPC_RecordChild1, // #2 = $rot
/*218*/           OPC_MoveChild, 1,
/*220*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*223*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*225*/           OPC_CheckType, MVT::i32,
/*227*/           OPC_MoveParent,
/*228*/           OPC_MoveParent,
/*229*/           OPC_MoveParent,
/*230*/           OPC_CheckType, MVT::i32,
/*232*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*234*/           OPC_EmitConvertToTarget, 2,
/*236*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*239*/           OPC_EmitInteger, MVT::i32, 14, 
/*242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*257*/         /*Scope*/ 49, /*->307*/
/*258*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*261*/           OPC_MoveChild, 0,
/*263*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*266*/           OPC_RecordChild0, // #1 = $Rm
/*267*/           OPC_RecordChild1, // #2 = $rot
/*268*/           OPC_MoveChild, 1,
/*270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*273*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*275*/           OPC_CheckType, MVT::i32,
/*277*/           OPC_MoveParent,
/*278*/           OPC_MoveParent,
/*279*/           OPC_MoveParent,
/*280*/           OPC_CheckType, MVT::i32,
/*282*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*284*/           OPC_EmitConvertToTarget, 2,
/*286*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*289*/           OPC_EmitInteger, MVT::i32, 14, 
/*292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*307*/         /*Scope*/ 50, /*->358*/
/*308*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*312*/           OPC_MoveChild, 0,
/*314*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*317*/           OPC_RecordChild0, // #1 = $Rm
/*318*/           OPC_RecordChild1, // #2 = $rot
/*319*/           OPC_MoveChild, 1,
/*321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*324*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*326*/           OPC_CheckType, MVT::i32,
/*328*/           OPC_MoveParent,
/*329*/           OPC_MoveParent,
/*330*/           OPC_MoveParent,
/*331*/           OPC_CheckType, MVT::i32,
/*333*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*335*/           OPC_EmitConvertToTarget, 2,
/*337*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*340*/           OPC_EmitInteger, MVT::i32, 14, 
/*343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*358*/         /*Scope*/ 49, /*->408*/
/*359*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*362*/           OPC_MoveChild, 0,
/*364*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*367*/           OPC_RecordChild0, // #1 = $Rm
/*368*/           OPC_RecordChild1, // #2 = $rot
/*369*/           OPC_MoveChild, 1,
/*371*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*374*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*376*/           OPC_CheckType, MVT::i32,
/*378*/           OPC_MoveParent,
/*379*/           OPC_MoveParent,
/*380*/           OPC_MoveParent,
/*381*/           OPC_CheckType, MVT::i32,
/*383*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*385*/           OPC_EmitConvertToTarget, 2,
/*387*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*390*/           OPC_EmitInteger, MVT::i32, 14, 
/*393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*408*/         /*Scope*/ 50, /*->459*/
/*409*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*413*/           OPC_MoveChild, 0,
/*415*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*418*/           OPC_RecordChild0, // #1 = $Rm
/*419*/           OPC_RecordChild1, // #2 = $rot
/*420*/           OPC_MoveChild, 1,
/*422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*425*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*427*/           OPC_CheckType, MVT::i32,
/*429*/           OPC_MoveParent,
/*430*/           OPC_MoveParent,
/*431*/           OPC_MoveParent,
/*432*/           OPC_CheckType, MVT::i32,
/*434*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*436*/           OPC_EmitConvertToTarget, 2,
/*438*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*441*/           OPC_EmitInteger, MVT::i32, 14, 
/*444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*459*/         0, /*End of Scope*/
/*460*/       /*Scope*/ 57|128,2/*313*/, /*->775*/
/*462*/         OPC_MoveChild, 0,
/*464*/         OPC_Scope, 50, /*->516*/ // 6 children in Scope
/*466*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*469*/           OPC_MoveChild, 0,
/*471*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*474*/           OPC_RecordChild0, // #0 = $Rm
/*475*/           OPC_RecordChild1, // #1 = $rot
/*476*/           OPC_MoveChild, 1,
/*478*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*481*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*483*/           OPC_CheckType, MVT::i32,
/*485*/           OPC_MoveParent,
/*486*/           OPC_MoveParent,
/*487*/           OPC_MoveParent,
/*488*/           OPC_RecordChild1, // #2 = $Rn
/*489*/           OPC_CheckType, MVT::i32,
/*491*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*493*/           OPC_EmitConvertToTarget, 1,
/*495*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*498*/           OPC_EmitInteger, MVT::i32, 14, 
/*501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*516*/         /*Scope*/ 51, /*->568*/
/*517*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*521*/           OPC_MoveChild, 0,
/*523*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*526*/           OPC_RecordChild0, // #0 = $Rm
/*527*/           OPC_RecordChild1, // #1 = $rot
/*528*/           OPC_MoveChild, 1,
/*530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*533*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*535*/           OPC_CheckType, MVT::i32,
/*537*/           OPC_MoveParent,
/*538*/           OPC_MoveParent,
/*539*/           OPC_MoveParent,
/*540*/           OPC_RecordChild1, // #2 = $Rn
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*550*/           OPC_EmitInteger, MVT::i32, 14, 
/*553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*568*/         /*Scope*/ 50, /*->619*/
/*569*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*572*/           OPC_MoveChild, 0,
/*574*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*577*/           OPC_RecordChild0, // #0 = $Rm
/*578*/           OPC_RecordChild1, // #1 = $rot
/*579*/           OPC_MoveChild, 1,
/*581*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*584*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*586*/           OPC_CheckType, MVT::i32,
/*588*/           OPC_MoveParent,
/*589*/           OPC_MoveParent,
/*590*/           OPC_MoveParent,
/*591*/           OPC_RecordChild1, // #2 = $Rn
/*592*/           OPC_CheckType, MVT::i32,
/*594*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*596*/           OPC_EmitConvertToTarget, 1,
/*598*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*619*/         /*Scope*/ 51, /*->671*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild, 0,
/*626*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*629*/           OPC_RecordChild0, // #0 = $Rm
/*630*/           OPC_RecordChild1, // #1 = $rot
/*631*/           OPC_MoveChild, 1,
/*633*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*636*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*638*/           OPC_CheckType, MVT::i32,
/*640*/           OPC_MoveParent,
/*641*/           OPC_MoveParent,
/*642*/           OPC_MoveParent,
/*643*/           OPC_RecordChild1, // #2 = $Rn
/*644*/           OPC_CheckType, MVT::i32,
/*646*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*648*/           OPC_EmitConvertToTarget, 1,
/*650*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*653*/           OPC_EmitInteger, MVT::i32, 14, 
/*656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*671*/         /*Scope*/ 50, /*->722*/
/*672*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*675*/           OPC_MoveChild, 0,
/*677*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*680*/           OPC_RecordChild0, // #0 = $Rm
/*681*/           OPC_RecordChild1, // #1 = $rot
/*682*/           OPC_MoveChild, 1,
/*684*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*687*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*689*/           OPC_CheckType, MVT::i32,
/*691*/           OPC_MoveParent,
/*692*/           OPC_MoveParent,
/*693*/           OPC_MoveParent,
/*694*/           OPC_RecordChild1, // #2 = $Rn
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*699*/           OPC_EmitConvertToTarget, 1,
/*701*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*704*/           OPC_EmitInteger, MVT::i32, 14, 
/*707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*722*/         /*Scope*/ 51, /*->774*/
/*723*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*727*/           OPC_MoveChild, 0,
/*729*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*732*/           OPC_RecordChild0, // #0 = $Rm
/*733*/           OPC_RecordChild1, // #1 = $rot
/*734*/           OPC_MoveChild, 1,
/*736*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*739*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*741*/           OPC_CheckType, MVT::i32,
/*743*/           OPC_MoveParent,
/*744*/           OPC_MoveParent,
/*745*/           OPC_MoveParent,
/*746*/           OPC_RecordChild1, // #2 = $Rn
/*747*/           OPC_CheckType, MVT::i32,
/*749*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*751*/           OPC_EmitConvertToTarget, 1,
/*753*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*756*/           OPC_EmitInteger, MVT::i32, 14, 
/*759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*774*/         0, /*End of Scope*/
/*775*/       /*Scope*/ 115, /*->891*/
/*776*/         OPC_RecordChild0, // #0 = $acc
/*777*/         OPC_MoveChild, 1,
/*779*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*782*/         OPC_MoveChild, 0,
/*784*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*787*/         OPC_Scope, 50, /*->839*/ // 2 children in Scope
/*789*/           OPC_MoveChild, 0,
/*791*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*794*/           OPC_RecordChild0, // #1 = $a
/*795*/           OPC_CheckChild1Integer, 16, 
/*797*/           OPC_CheckChild1Type, MVT::i32,
/*799*/           OPC_MoveParent,
/*800*/           OPC_CheckChild1Integer, 16, 
/*802*/           OPC_CheckChild1Type, MVT::i32,
/*804*/           OPC_MoveParent,
/*805*/           OPC_MoveChild, 1,
/*807*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*810*/           OPC_RecordChild0, // #2 = $b
/*811*/           OPC_CheckChild1Integer, 16, 
/*813*/           OPC_CheckChild1Type, MVT::i32,
/*815*/           OPC_MoveParent,
/*816*/           OPC_MoveParent,
/*817*/           OPC_CheckType, MVT::i32,
/*819*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*821*/           OPC_EmitInteger, MVT::i32, 14, 
/*824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*839*/         /*Scope*/ 50, /*->890*/
/*840*/           OPC_RecordChild0, // #1 = $a
/*841*/           OPC_CheckChild1Integer, 16, 
/*843*/           OPC_CheckChild1Type, MVT::i32,
/*845*/           OPC_MoveParent,
/*846*/           OPC_MoveChild, 1,
/*848*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*851*/           OPC_MoveChild, 0,
/*853*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*856*/           OPC_RecordChild0, // #2 = $b
/*857*/           OPC_CheckChild1Integer, 16, 
/*859*/           OPC_CheckChild1Type, MVT::i32,
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckChild1Integer, 16, 
/*864*/           OPC_CheckChild1Type, MVT::i32,
/*866*/           OPC_MoveParent,
/*867*/           OPC_MoveParent,
/*868*/           OPC_CheckType, MVT::i32,
/*870*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*872*/           OPC_EmitInteger, MVT::i32, 14, 
/*875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*890*/         0, /*End of Scope*/
/*891*/       /*Scope*/ 116, /*->1008*/
/*892*/         OPC_MoveChild, 0,
/*894*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*897*/         OPC_MoveChild, 0,
/*899*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*902*/         OPC_Scope, 51, /*->955*/ // 2 children in Scope
/*904*/           OPC_MoveChild, 0,
/*906*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*909*/           OPC_RecordChild0, // #0 = $a
/*910*/           OPC_CheckChild1Integer, 16, 
/*912*/           OPC_CheckChild1Type, MVT::i32,
/*914*/           OPC_MoveParent,
/*915*/           OPC_CheckChild1Integer, 16, 
/*917*/           OPC_CheckChild1Type, MVT::i32,
/*919*/           OPC_MoveParent,
/*920*/           OPC_MoveChild, 1,
/*922*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*925*/           OPC_RecordChild0, // #1 = $b
/*926*/           OPC_CheckChild1Integer, 16, 
/*928*/           OPC_CheckChild1Type, MVT::i32,
/*930*/           OPC_MoveParent,
/*931*/           OPC_MoveParent,
/*932*/           OPC_RecordChild1, // #2 = $acc
/*933*/           OPC_CheckType, MVT::i32,
/*935*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*937*/           OPC_EmitInteger, MVT::i32, 14, 
/*940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*955*/         /*Scope*/ 51, /*->1007*/
/*956*/           OPC_RecordChild0, // #0 = $b
/*957*/           OPC_CheckChild1Integer, 16, 
/*959*/           OPC_CheckChild1Type, MVT::i32,
/*961*/           OPC_MoveParent,
/*962*/           OPC_MoveChild, 1,
/*964*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*967*/           OPC_MoveChild, 0,
/*969*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*972*/           OPC_RecordChild0, // #1 = $a
/*973*/           OPC_CheckChild1Integer, 16, 
/*975*/           OPC_CheckChild1Type, MVT::i32,
/*977*/           OPC_MoveParent,
/*978*/           OPC_CheckChild1Integer, 16, 
/*980*/           OPC_CheckChild1Type, MVT::i32,
/*982*/           OPC_MoveParent,
/*983*/           OPC_MoveParent,
/*984*/           OPC_RecordChild1, // #2 = $acc
/*985*/           OPC_CheckType, MVT::i32,
/*987*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*989*/           OPC_EmitInteger, MVT::i32, 14, 
/*992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1007*/        0, /*End of Scope*/
/*1008*/      /*Scope*/ 3|128,1/*131*/, /*->1141*/
/*1010*/        OPC_RecordChild0, // #0 = $Rn
/*1011*/        OPC_MoveChild, 1,
/*1013*/        OPC_Scope, 30, /*->1045*/ // 4 children in Scope
/*1015*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1018*/          OPC_RecordChild0, // #1 = $Rm
/*1019*/          OPC_MoveParent,
/*1020*/          OPC_CheckType, MVT::i32,
/*1022*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1024*/          OPC_EmitInteger, MVT::i32, 0, 
/*1027*/          OPC_EmitInteger, MVT::i32, 14, 
/*1030*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1033*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1045*/        /*Scope*/ 31, /*->1077*/
/*1046*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1050*/          OPC_RecordChild0, // #1 = $Rm
/*1051*/          OPC_MoveParent,
/*1052*/          OPC_CheckType, MVT::i32,
/*1054*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1056*/          OPC_EmitInteger, MVT::i32, 0, 
/*1059*/          OPC_EmitInteger, MVT::i32, 14, 
/*1062*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1065*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1077*/        /*Scope*/ 30, /*->1108*/
/*1078*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1081*/          OPC_RecordChild0, // #1 = $Rm
/*1082*/          OPC_MoveParent,
/*1083*/          OPC_CheckType, MVT::i32,
/*1085*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1087*/          OPC_EmitInteger, MVT::i32, 0, 
/*1090*/          OPC_EmitInteger, MVT::i32, 14, 
/*1093*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1096*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1108*/        /*Scope*/ 31, /*->1140*/
/*1109*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1113*/          OPC_RecordChild0, // #1 = $Rm
/*1114*/          OPC_MoveParent,
/*1115*/          OPC_CheckType, MVT::i32,
/*1117*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1119*/          OPC_EmitInteger, MVT::i32, 0, 
/*1122*/          OPC_EmitInteger, MVT::i32, 14, 
/*1125*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1128*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1140*/        0, /*End of Scope*/
/*1141*/      /*Scope*/ 6|128,1/*134*/, /*->1277*/
/*1143*/        OPC_MoveChild, 0,
/*1145*/        OPC_Scope, 31, /*->1178*/ // 4 children in Scope
/*1147*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1150*/          OPC_RecordChild0, // #0 = $Rm
/*1151*/          OPC_MoveParent,
/*1152*/          OPC_RecordChild1, // #1 = $Rn
/*1153*/          OPC_CheckType, MVT::i32,
/*1155*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1157*/          OPC_EmitInteger, MVT::i32, 0, 
/*1160*/          OPC_EmitInteger, MVT::i32, 14, 
/*1163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1178*/        /*Scope*/ 32, /*->1211*/
/*1179*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1183*/          OPC_RecordChild0, // #0 = $Rm
/*1184*/          OPC_MoveParent,
/*1185*/          OPC_RecordChild1, // #1 = $Rn
/*1186*/          OPC_CheckType, MVT::i32,
/*1188*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/          OPC_EmitInteger, MVT::i32, 0, 
/*1193*/          OPC_EmitInteger, MVT::i32, 14, 
/*1196*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/        /*Scope*/ 31, /*->1243*/
/*1212*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/          OPC_RecordChild0, // #0 = $Rm
/*1216*/          OPC_MoveParent,
/*1217*/          OPC_RecordChild1, // #1 = $Rn
/*1218*/          OPC_CheckType, MVT::i32,
/*1220*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1222*/          OPC_EmitInteger, MVT::i32, 0, 
/*1225*/          OPC_EmitInteger, MVT::i32, 14, 
/*1228*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1231*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1243*/        /*Scope*/ 32, /*->1276*/
/*1244*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1248*/          OPC_RecordChild0, // #0 = $Rm
/*1249*/          OPC_MoveParent,
/*1250*/          OPC_RecordChild1, // #1 = $Rn
/*1251*/          OPC_CheckType, MVT::i32,
/*1253*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1255*/          OPC_EmitInteger, MVT::i32, 0, 
/*1258*/          OPC_EmitInteger, MVT::i32, 14, 
/*1261*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1264*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1276*/        0, /*End of Scope*/
/*1277*/      /*Scope*/ 75, /*->1353*/
/*1278*/        OPC_RecordChild0, // #0 = $Ra
/*1279*/        OPC_MoveChild, 1,
/*1281*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1284*/        OPC_MoveChild, 0,
/*1286*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1289*/        OPC_RecordChild0, // #1 = $Rn
/*1290*/        OPC_CheckChild1Integer, 16, 
/*1292*/        OPC_CheckChild1Type, MVT::i32,
/*1294*/        OPC_MoveParent,
/*1295*/        OPC_MoveChild, 1,
/*1297*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1300*/        OPC_RecordChild0, // #2 = $Rm
/*1301*/        OPC_CheckChild1Integer, 16, 
/*1303*/        OPC_CheckChild1Type, MVT::i32,
/*1305*/        OPC_MoveParent,
/*1306*/        OPC_MoveParent,
/*1307*/        OPC_CheckType, MVT::i32,
/*1309*/        OPC_Scope, 20, /*->1331*/ // 2 children in Scope
/*1311*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1313*/          OPC_EmitInteger, MVT::i32, 14, 
/*1316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1331*/        /*Scope*/ 20, /*->1352*/
/*1332*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1334*/          OPC_EmitInteger, MVT::i32, 14, 
/*1337*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1340*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1352*/        0, /*End of Scope*/
/*1353*/      /*Scope*/ 75, /*->1429*/
/*1354*/        OPC_MoveChild, 0,
/*1356*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1359*/        OPC_MoveChild, 0,
/*1361*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1364*/        OPC_RecordChild0, // #0 = $Rn
/*1365*/        OPC_CheckChild1Integer, 16, 
/*1367*/        OPC_CheckChild1Type, MVT::i32,
/*1369*/        OPC_MoveParent,
/*1370*/        OPC_MoveChild, 1,
/*1372*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1375*/        OPC_RecordChild0, // #1 = $Rm
/*1376*/        OPC_CheckChild1Integer, 16, 
/*1378*/        OPC_CheckChild1Type, MVT::i32,
/*1380*/        OPC_MoveParent,
/*1381*/        OPC_MoveParent,
/*1382*/        OPC_RecordChild1, // #2 = $Ra
/*1383*/        OPC_CheckType, MVT::i32,
/*1385*/        OPC_Scope, 20, /*->1407*/ // 2 children in Scope
/*1387*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1389*/          OPC_EmitInteger, MVT::i32, 14, 
/*1392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1407*/        /*Scope*/ 20, /*->1428*/
/*1408*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1410*/          OPC_EmitInteger, MVT::i32, 14, 
/*1413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1428*/        0, /*End of Scope*/
/*1429*/      /*Scope*/ 14|128,1/*142*/, /*->1573*/
/*1431*/        OPC_RecordChild0, // #0 = $Ra
/*1432*/        OPC_MoveChild, 1,
/*1434*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1437*/        OPC_MoveChild, 0,
/*1439*/        OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1506
/*1443*/          OPC_RecordChild0, // #1 = $Rn
/*1444*/          OPC_MoveChild, 1,
/*1446*/          OPC_CheckValueType, MVT::i16,
/*1448*/          OPC_MoveParent,
/*1449*/          OPC_MoveParent,
/*1450*/          OPC_MoveChild, 1,
/*1452*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1455*/          OPC_RecordChild0, // #2 = $Rm
/*1456*/          OPC_CheckChild1Integer, 16, 
/*1458*/          OPC_CheckChild1Type, MVT::i32,
/*1460*/          OPC_MoveParent,
/*1461*/          OPC_MoveParent,
/*1462*/          OPC_Scope, 20, /*->1484*/ // 2 children in Scope
/*1464*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1466*/            OPC_EmitInteger, MVT::i32, 14, 
/*1469*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1472*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1484*/          /*Scope*/ 20, /*->1505*/
/*1485*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1487*/            OPC_EmitInteger, MVT::i32, 14, 
/*1490*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1505*/          0, /*End of Scope*/
/*1506*/        /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->1572
/*1509*/          OPC_RecordChild0, // #1 = $Rn
/*1510*/          OPC_CheckChild1Integer, 16, 
/*1512*/          OPC_CheckChild1Type, MVT::i32,
/*1514*/          OPC_MoveParent,
/*1515*/          OPC_MoveChild, 1,
/*1517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1520*/          OPC_RecordChild0, // #2 = $Rm
/*1521*/          OPC_MoveChild, 1,
/*1523*/          OPC_CheckValueType, MVT::i16,
/*1525*/          OPC_MoveParent,
/*1526*/          OPC_MoveParent,
/*1527*/          OPC_MoveParent,
/*1528*/          OPC_Scope, 20, /*->1550*/ // 2 children in Scope
/*1530*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1532*/            OPC_EmitInteger, MVT::i32, 14, 
/*1535*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1538*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1550*/          /*Scope*/ 20, /*->1571*/
/*1551*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1553*/            OPC_EmitInteger, MVT::i32, 14, 
/*1556*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1559*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1571*/          0, /*End of Scope*/
/*1572*/        0, // EndSwitchOpcode
/*1573*/      /*Scope*/ 15|128,1/*143*/, /*->1718*/
/*1575*/        OPC_MoveChild, 0,
/*1577*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/        OPC_MoveChild, 0,
/*1582*/        OPC_SwitchOpcode /*2 cases */, 64, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1650
/*1586*/          OPC_RecordChild0, // #0 = $Rn
/*1587*/          OPC_MoveChild, 1,
/*1589*/          OPC_CheckValueType, MVT::i16,
/*1591*/          OPC_MoveParent,
/*1592*/          OPC_MoveParent,
/*1593*/          OPC_MoveChild, 1,
/*1595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1598*/          OPC_RecordChild0, // #1 = $Rm
/*1599*/          OPC_CheckChild1Integer, 16, 
/*1601*/          OPC_CheckChild1Type, MVT::i32,
/*1603*/          OPC_MoveParent,
/*1604*/          OPC_MoveParent,
/*1605*/          OPC_RecordChild1, // #2 = $Ra
/*1606*/          OPC_Scope, 20, /*->1628*/ // 2 children in Scope
/*1608*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1610*/            OPC_EmitInteger, MVT::i32, 14, 
/*1613*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1616*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1628*/          /*Scope*/ 20, /*->1649*/
/*1629*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1649*/          0, /*End of Scope*/
/*1650*/        /*SwitchOpcode*/ 64, TARGET_VAL(ISD::SRA),// ->1717
/*1653*/          OPC_RecordChild0, // #0 = $Rm
/*1654*/          OPC_CheckChild1Integer, 16, 
/*1656*/          OPC_CheckChild1Type, MVT::i32,
/*1658*/          OPC_MoveParent,
/*1659*/          OPC_MoveChild, 1,
/*1661*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1664*/          OPC_RecordChild0, // #1 = $Rn
/*1665*/          OPC_MoveChild, 1,
/*1667*/          OPC_CheckValueType, MVT::i16,
/*1669*/          OPC_MoveParent,
/*1670*/          OPC_MoveParent,
/*1671*/          OPC_MoveParent,
/*1672*/          OPC_RecordChild1, // #2 = $Ra
/*1673*/          OPC_Scope, 20, /*->1695*/ // 2 children in Scope
/*1675*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1677*/            OPC_EmitInteger, MVT::i32, 14, 
/*1680*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1683*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1695*/          /*Scope*/ 20, /*->1716*/
/*1696*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1698*/            OPC_EmitInteger, MVT::i32, 14, 
/*1701*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1704*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1716*/          0, /*End of Scope*/
/*1717*/        0, // EndSwitchOpcode
/*1718*/      /*Scope*/ 29|128,1/*157*/, /*->1877*/
/*1720*/        OPC_RecordChild0, // #0 = $Rn
/*1721*/        OPC_Scope, 31, /*->1754*/ // 3 children in Scope
/*1723*/          OPC_RecordChild1, // #1 = $shift
/*1724*/          OPC_CheckType, MVT::i32,
/*1726*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1728*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1731*/          OPC_EmitInteger, MVT::i32, 14, 
/*1734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1754*/        /*Scope*/ 89, /*->1844*/
/*1755*/          OPC_MoveChild, 1,
/*1757*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1760*/          OPC_Scope, 40, /*->1802*/ // 2 children in Scope
/*1762*/            OPC_RecordChild0, // #1 = $a
/*1763*/            OPC_MoveChild, 0,
/*1765*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1767*/            OPC_MoveParent,
/*1768*/            OPC_MoveChild, 1,
/*1770*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1773*/            OPC_RecordChild0, // #2 = $b
/*1774*/            OPC_CheckChild1Integer, 16, 
/*1776*/            OPC_CheckChild1Type, MVT::i32,
/*1778*/            OPC_MoveParent,
/*1779*/            OPC_MoveParent,
/*1780*/            OPC_CheckType, MVT::i32,
/*1782*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1784*/            OPC_EmitInteger, MVT::i32, 14, 
/*1787*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1790*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1802*/          /*Scope*/ 40, /*->1843*/
/*1803*/            OPC_MoveChild, 0,
/*1805*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1808*/            OPC_RecordChild0, // #1 = $a
/*1809*/            OPC_CheckChild1Integer, 16, 
/*1811*/            OPC_CheckChild1Type, MVT::i32,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_RecordChild1, // #2 = $b
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1819*/            OPC_MoveParent,
/*1820*/            OPC_MoveParent,
/*1821*/            OPC_CheckType, MVT::i32,
/*1823*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1825*/            OPC_EmitInteger, MVT::i32, 14, 
/*1828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1831*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1843*/          0, /*End of Scope*/
/*1844*/        /*Scope*/ 31, /*->1876*/
/*1845*/          OPC_RecordChild1, // #1 = $Rn
/*1846*/          OPC_CheckType, MVT::i32,
/*1848*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1850*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1853*/          OPC_EmitInteger, MVT::i32, 14, 
/*1856*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1859*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1862*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1876*/        0, /*End of Scope*/
/*1877*/      /*Scope*/ 91, /*->1969*/
/*1878*/        OPC_MoveChild, 0,
/*1880*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1883*/        OPC_Scope, 41, /*->1926*/ // 2 children in Scope
/*1885*/          OPC_RecordChild0, // #0 = $a
/*1886*/          OPC_MoveChild, 0,
/*1888*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1890*/          OPC_MoveParent,
/*1891*/          OPC_MoveChild, 1,
/*1893*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1896*/          OPC_RecordChild0, // #1 = $b
/*1897*/          OPC_CheckChild1Integer, 16, 
/*1899*/          OPC_CheckChild1Type, MVT::i32,
/*1901*/          OPC_MoveParent,
/*1902*/          OPC_MoveParent,
/*1903*/          OPC_RecordChild1, // #2 = $acc
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1908*/          OPC_EmitInteger, MVT::i32, 14, 
/*1911*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1914*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1926*/        /*Scope*/ 41, /*->1968*/
/*1927*/          OPC_MoveChild, 0,
/*1929*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1932*/          OPC_RecordChild0, // #0 = $b
/*1933*/          OPC_CheckChild1Integer, 16, 
/*1935*/          OPC_CheckChild1Type, MVT::i32,
/*1937*/          OPC_MoveParent,
/*1938*/          OPC_RecordChild1, // #1 = $a
/*1939*/          OPC_MoveChild, 1,
/*1941*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1943*/          OPC_MoveParent,
/*1944*/          OPC_MoveParent,
/*1945*/          OPC_RecordChild1, // #2 = $acc
/*1946*/          OPC_CheckType, MVT::i32,
/*1948*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1950*/          OPC_EmitInteger, MVT::i32, 14, 
/*1953*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1956*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1968*/        0, /*End of Scope*/
/*1969*/      /*Scope*/ 107|128,1/*235*/, /*->2206*/
/*1971*/        OPC_RecordChild0, // #0 = $Rn
/*1972*/        OPC_MoveChild, 1,
/*1974*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1977*/        OPC_MoveChild, 0,
/*1979*/        OPC_SwitchOpcode /*2 cases */, 7|128,1/*135*/, TARGET_VAL(ISD::ROTR),// ->2119
/*1984*/          OPC_RecordChild0, // #1 = $Rm
/*1985*/          OPC_RecordChild1, // #2 = $rot
/*1986*/          OPC_MoveChild, 1,
/*1988*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1991*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*1993*/          OPC_CheckType, MVT::i32,
/*1995*/          OPC_MoveParent,
/*1996*/          OPC_MoveParent,
/*1997*/          OPC_MoveChild, 1,
/*1999*/          OPC_Scope, 58, /*->2059*/ // 2 children in Scope
/*2001*/            OPC_CheckValueType, MVT::i8,
/*2003*/            OPC_MoveParent,
/*2004*/            OPC_MoveParent,
/*2005*/            OPC_Scope, 25, /*->2032*/ // 2 children in Scope
/*2007*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2009*/              OPC_EmitConvertToTarget, 2,
/*2011*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2014*/              OPC_EmitInteger, MVT::i32, 14, 
/*2017*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2020*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2032*/            /*Scope*/ 25, /*->2058*/
/*2033*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2035*/              OPC_EmitConvertToTarget, 2,
/*2037*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2040*/              OPC_EmitInteger, MVT::i32, 14, 
/*2043*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2046*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2058*/            0, /*End of Scope*/
/*2059*/          /*Scope*/ 58, /*->2118*/
/*2060*/            OPC_CheckValueType, MVT::i16,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_Scope, 25, /*->2091*/ // 2 children in Scope
/*2066*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2068*/              OPC_EmitConvertToTarget, 2,
/*2070*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2073*/              OPC_EmitInteger, MVT::i32, 14, 
/*2076*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2079*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2091*/            /*Scope*/ 25, /*->2117*/
/*2092*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2094*/              OPC_EmitConvertToTarget, 2,
/*2096*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2099*/              OPC_EmitInteger, MVT::i32, 14, 
/*2102*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2105*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2117*/            0, /*End of Scope*/
/*2118*/          0, /*End of Scope*/
/*2119*/        /*SwitchOpcode*/ 83, TARGET_VAL(ISD::SRL),// ->2205
/*2122*/          OPC_RecordChild0, // #1 = $Rm
/*2123*/          OPC_RecordChild1, // #2 = $rot
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2129*/          OPC_CheckType, MVT::i32,
/*2131*/          OPC_Scope, 35, /*->2168*/ // 2 children in Scope
/*2133*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2135*/            OPC_MoveParent,
/*2136*/            OPC_MoveParent,
/*2137*/            OPC_MoveChild, 1,
/*2139*/            OPC_CheckValueType, MVT::i8,
/*2141*/            OPC_MoveParent,
/*2142*/            OPC_MoveParent,
/*2143*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2145*/            OPC_EmitConvertToTarget, 2,
/*2147*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2150*/            OPC_EmitInteger, MVT::i32, 14, 
/*2153*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2156*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2168*/          /*Scope*/ 35, /*->2204*/
/*2169*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2171*/            OPC_MoveParent,
/*2172*/            OPC_MoveParent,
/*2173*/            OPC_MoveChild, 1,
/*2175*/            OPC_CheckValueType, MVT::i16,
/*2177*/            OPC_MoveParent,
/*2178*/            OPC_MoveParent,
/*2179*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2181*/            OPC_EmitConvertToTarget, 2,
/*2183*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2186*/            OPC_EmitInteger, MVT::i32, 14, 
/*2189*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2192*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2204*/          0, /*End of Scope*/
/*2205*/        0, // EndSwitchOpcode
/*2206*/      /*Scope*/ 110|128,1/*238*/, /*->2446*/
/*2208*/        OPC_MoveChild, 0,
/*2210*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2213*/        OPC_MoveChild, 0,
/*2215*/        OPC_SwitchOpcode /*2 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::ROTR),// ->2357
/*2220*/          OPC_RecordChild0, // #0 = $Rm
/*2221*/          OPC_RecordChild1, // #1 = $rot
/*2222*/          OPC_MoveChild, 1,
/*2224*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2227*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2229*/          OPC_CheckType, MVT::i32,
/*2231*/          OPC_MoveParent,
/*2232*/          OPC_MoveParent,
/*2233*/          OPC_MoveChild, 1,
/*2235*/          OPC_Scope, 59, /*->2296*/ // 2 children in Scope
/*2237*/            OPC_CheckValueType, MVT::i8,
/*2239*/            OPC_MoveParent,
/*2240*/            OPC_MoveParent,
/*2241*/            OPC_RecordChild1, // #2 = $Rn
/*2242*/            OPC_Scope, 25, /*->2269*/ // 2 children in Scope
/*2244*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2246*/              OPC_EmitConvertToTarget, 1,
/*2248*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2251*/              OPC_EmitInteger, MVT::i32, 14, 
/*2254*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2257*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2269*/            /*Scope*/ 25, /*->2295*/
/*2270*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2272*/              OPC_EmitConvertToTarget, 1,
/*2274*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2277*/              OPC_EmitInteger, MVT::i32, 14, 
/*2280*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2283*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2295*/            0, /*End of Scope*/
/*2296*/          /*Scope*/ 59, /*->2356*/
/*2297*/            OPC_CheckValueType, MVT::i16,
/*2299*/            OPC_MoveParent,
/*2300*/            OPC_MoveParent,
/*2301*/            OPC_RecordChild1, // #2 = $Rn
/*2302*/            OPC_Scope, 25, /*->2329*/ // 2 children in Scope
/*2304*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2306*/              OPC_EmitConvertToTarget, 1,
/*2308*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2311*/              OPC_EmitInteger, MVT::i32, 14, 
/*2314*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2317*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2329*/            /*Scope*/ 25, /*->2355*/
/*2330*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2332*/              OPC_EmitConvertToTarget, 1,
/*2334*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2337*/              OPC_EmitInteger, MVT::i32, 14, 
/*2340*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2343*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2355*/            0, /*End of Scope*/
/*2356*/          0, /*End of Scope*/
/*2357*/        /*SwitchOpcode*/ 85, TARGET_VAL(ISD::SRL),// ->2445
/*2360*/          OPC_RecordChild0, // #0 = $Rm
/*2361*/          OPC_RecordChild1, // #1 = $rot
/*2362*/          OPC_MoveChild, 1,
/*2364*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2367*/          OPC_CheckType, MVT::i32,
/*2369*/          OPC_Scope, 36, /*->2407*/ // 2 children in Scope
/*2371*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2373*/            OPC_MoveParent,
/*2374*/            OPC_MoveParent,
/*2375*/            OPC_MoveChild, 1,
/*2377*/            OPC_CheckValueType, MVT::i8,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveParent,
/*2381*/            OPC_RecordChild1, // #2 = $Rn
/*2382*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2384*/            OPC_EmitConvertToTarget, 1,
/*2386*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2389*/            OPC_EmitInteger, MVT::i32, 14, 
/*2392*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2407*/          /*Scope*/ 36, /*->2444*/
/*2408*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2410*/            OPC_MoveParent,
/*2411*/            OPC_MoveParent,
/*2412*/            OPC_MoveChild, 1,
/*2414*/            OPC_CheckValueType, MVT::i16,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_RecordChild1, // #2 = $Rn
/*2419*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2421*/            OPC_EmitConvertToTarget, 1,
/*2423*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2426*/            OPC_EmitInteger, MVT::i32, 14, 
/*2429*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2432*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2444*/          0, /*End of Scope*/
/*2445*/        0, // EndSwitchOpcode
/*2446*/      /*Scope*/ 70|128,1/*198*/, /*->2646*/
/*2448*/        OPC_RecordChild0, // #0 = $Rn
/*2449*/        OPC_Scope, 30, /*->2481*/ // 5 children in Scope
/*2451*/          OPC_RecordChild1, // #1 = $shift
/*2452*/          OPC_CheckType, MVT::i32,
/*2454*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2456*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*2459*/          OPC_EmitInteger, MVT::i32, 14, 
/*2462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2465*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2468*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2481*/        /*Scope*/ 50, /*->2532*/
/*2482*/          OPC_MoveChild, 1,
/*2484*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2487*/          OPC_MoveChild, 0,
/*2489*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2492*/          OPC_RecordChild0, // #1 = $Rn
/*2493*/          OPC_MoveChild, 1,
/*2495*/          OPC_CheckValueType, MVT::i16,
/*2497*/          OPC_MoveParent,
/*2498*/          OPC_MoveParent,
/*2499*/          OPC_MoveChild, 1,
/*2501*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2504*/          OPC_RecordChild0, // #2 = $Rm
/*2505*/          OPC_MoveChild, 1,
/*2507*/          OPC_CheckValueType, MVT::i16,
/*2509*/          OPC_MoveParent,
/*2510*/          OPC_MoveParent,
/*2511*/          OPC_MoveParent,
/*2512*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2514*/          OPC_EmitInteger, MVT::i32, 14, 
/*2517*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2520*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2532*/        /*Scope*/ 30, /*->2563*/
/*2533*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*2534*/          OPC_CheckType, MVT::i32,
/*2536*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2538*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*2541*/          OPC_EmitInteger, MVT::i32, 14, 
/*2544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2563*/        /*Scope*/ 50, /*->2614*/
/*2564*/          OPC_MoveChild, 1,
/*2566*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2569*/          OPC_MoveChild, 0,
/*2571*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2574*/          OPC_RecordChild0, // #1 = $Rn
/*2575*/          OPC_MoveChild, 1,
/*2577*/          OPC_CheckValueType, MVT::i16,
/*2579*/          OPC_MoveParent,
/*2580*/          OPC_MoveParent,
/*2581*/          OPC_MoveChild, 1,
/*2583*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2586*/          OPC_RecordChild0, // #2 = $Rm
/*2587*/          OPC_MoveChild, 1,
/*2589*/          OPC_CheckValueType, MVT::i16,
/*2591*/          OPC_MoveParent,
/*2592*/          OPC_MoveParent,
/*2593*/          OPC_MoveParent,
/*2594*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2596*/          OPC_EmitInteger, MVT::i32, 14, 
/*2599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2602*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2614*/        /*Scope*/ 30, /*->2645*/
/*2615*/          OPC_RecordChild1, // #1 = $Rn
/*2616*/          OPC_CheckType, MVT::i32,
/*2618*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2620*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*2623*/          OPC_EmitInteger, MVT::i32, 14, 
/*2626*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2629*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2632*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2645*/        0, /*End of Scope*/
/*2646*/      /*Scope*/ 51, /*->2698*/
/*2647*/        OPC_MoveChild, 0,
/*2649*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2652*/        OPC_MoveChild, 0,
/*2654*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2657*/        OPC_RecordChild0, // #0 = $Rn
/*2658*/        OPC_MoveChild, 1,
/*2660*/        OPC_CheckValueType, MVT::i16,
/*2662*/        OPC_MoveParent,
/*2663*/        OPC_MoveParent,
/*2664*/        OPC_MoveChild, 1,
/*2666*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2669*/        OPC_RecordChild0, // #1 = $Rm
/*2670*/        OPC_MoveChild, 1,
/*2672*/        OPC_CheckValueType, MVT::i16,
/*2674*/        OPC_MoveParent,
/*2675*/        OPC_MoveParent,
/*2676*/        OPC_MoveParent,
/*2677*/        OPC_RecordChild1, // #2 = $Ra
/*2678*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2680*/        OPC_EmitInteger, MVT::i32, 14, 
/*2683*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2686*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2698*/      /*Scope*/ 31, /*->2730*/
/*2699*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*2700*/        OPC_RecordChild1, // #1 = $Rn
/*2701*/        OPC_CheckType, MVT::i32,
/*2703*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2705*/        OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*2708*/        OPC_EmitInteger, MVT::i32, 14, 
/*2711*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2714*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2717*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2730*/      /*Scope*/ 51, /*->2782*/
/*2731*/        OPC_MoveChild, 0,
/*2733*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2736*/        OPC_MoveChild, 0,
/*2738*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2741*/        OPC_RecordChild0, // #0 = $Rn
/*2742*/        OPC_MoveChild, 1,
/*2744*/        OPC_CheckValueType, MVT::i16,
/*2746*/        OPC_MoveParent,
/*2747*/        OPC_MoveParent,
/*2748*/        OPC_MoveChild, 1,
/*2750*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2753*/        OPC_RecordChild0, // #1 = $Rm
/*2754*/        OPC_MoveChild, 1,
/*2756*/        OPC_CheckValueType, MVT::i16,
/*2758*/        OPC_MoveParent,
/*2759*/        OPC_MoveParent,
/*2760*/        OPC_MoveParent,
/*2761*/        OPC_RecordChild1, // #2 = $Ra
/*2762*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2764*/        OPC_EmitInteger, MVT::i32, 14, 
/*2767*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2770*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2782*/      /*Scope*/ 84, /*->2867*/
/*2783*/        OPC_RecordChild0, // #0 = $acc
/*2784*/        OPC_Scope, 40, /*->2826*/ // 2 children in Scope
/*2786*/          OPC_MoveChild, 1,
/*2788*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2791*/          OPC_RecordChild0, // #1 = $a
/*2792*/          OPC_MoveChild, 0,
/*2794*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2796*/          OPC_MoveParent,
/*2797*/          OPC_RecordChild1, // #2 = $b
/*2798*/          OPC_MoveChild, 1,
/*2800*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2802*/          OPC_MoveParent,
/*2803*/          OPC_MoveParent,
/*2804*/          OPC_CheckType, MVT::i32,
/*2806*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2808*/          OPC_EmitInteger, MVT::i32, 14, 
/*2811*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2814*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2826*/        /*Scope*/ 39, /*->2866*/
/*2827*/          OPC_RecordChild1, // #1 = $imm
/*2828*/          OPC_MoveChild, 1,
/*2830*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2833*/          OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*2835*/          OPC_MoveParent,
/*2836*/          OPC_CheckType, MVT::i32,
/*2838*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2840*/          OPC_EmitConvertToTarget, 1,
/*2842*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2845*/          OPC_EmitInteger, MVT::i32, 14, 
/*2848*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2854*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*2866*/        0, /*End of Scope*/
/*2867*/      /*Scope*/ 41, /*->2909*/
/*2868*/        OPC_MoveChild, 0,
/*2870*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2873*/        OPC_RecordChild0, // #0 = $a
/*2874*/        OPC_MoveChild, 0,
/*2876*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2878*/        OPC_MoveParent,
/*2879*/        OPC_RecordChild1, // #1 = $b
/*2880*/        OPC_MoveChild, 1,
/*2882*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2884*/        OPC_MoveParent,
/*2885*/        OPC_MoveParent,
/*2886*/        OPC_RecordChild1, // #2 = $acc
/*2887*/        OPC_CheckType, MVT::i32,
/*2889*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2891*/        OPC_EmitInteger, MVT::i32, 14, 
/*2894*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2897*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2909*/      /*Scope*/ 40|128,3/*424*/, /*->3335*/
/*2911*/        OPC_RecordChild0, // #0 = $Rn
/*2912*/        OPC_RecordChild1, // #1 = $imm
/*2913*/        OPC_MoveChild, 1,
/*2915*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2918*/        OPC_Scope, 30, /*->2950*/ // 11 children in Scope
/*2920*/          OPC_CheckPredicate, 4, // Predicate_mod_imm
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2927*/          OPC_EmitConvertToTarget, 1,
/*2929*/          OPC_EmitInteger, MVT::i32, 14, 
/*2932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2935*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2938*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2950*/        /*Scope*/ 33, /*->2984*/
/*2951*/          OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*2953*/          OPC_MoveParent,
/*2954*/          OPC_CheckType, MVT::i32,
/*2956*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2958*/          OPC_EmitConvertToTarget, 1,
/*2960*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2963*/          OPC_EmitInteger, MVT::i32, 14, 
/*2966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2969*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2972*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*2984*/        /*Scope*/ 30, /*->3015*/
/*2985*/          OPC_CheckPredicate, 6, // Predicate_imm0_7
/*2987*/          OPC_MoveParent,
/*2988*/          OPC_CheckType, MVT::i32,
/*2990*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2992*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2995*/          OPC_EmitConvertToTarget, 1,
/*2997*/          OPC_EmitInteger, MVT::i32, 14, 
/*3000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*3015*/        /*Scope*/ 30, /*->3046*/
/*3016*/          OPC_CheckPredicate, 7, // Predicate_imm8_255
/*3018*/          OPC_MoveParent,
/*3019*/          OPC_CheckType, MVT::i32,
/*3021*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3023*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3026*/          OPC_EmitConvertToTarget, 1,
/*3028*/          OPC_EmitInteger, MVT::i32, 14, 
/*3031*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3034*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*3046*/        /*Scope*/ 33, /*->3080*/
/*3047*/          OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*3049*/          OPC_MoveParent,
/*3050*/          OPC_CheckType, MVT::i32,
/*3052*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3054*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3057*/          OPC_EmitConvertToTarget, 1,
/*3059*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3062*/          OPC_EmitInteger, MVT::i32, 14, 
/*3065*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3068*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*3080*/        /*Scope*/ 33, /*->3114*/
/*3081*/          OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*3083*/          OPC_MoveParent,
/*3084*/          OPC_CheckType, MVT::i32,
/*3086*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3088*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3091*/          OPC_EmitConvertToTarget, 1,
/*3093*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3096*/          OPC_EmitInteger, MVT::i32, 14, 
/*3099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3102*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*3114*/        /*Scope*/ 30, /*->3145*/
/*3115*/          OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*3117*/          OPC_MoveParent,
/*3118*/          OPC_CheckType, MVT::i32,
/*3120*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3122*/          OPC_EmitConvertToTarget, 1,
/*3124*/          OPC_EmitInteger, MVT::i32, 14, 
/*3127*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3133*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*3145*/        /*Scope*/ 26, /*->3172*/
/*3146*/          OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*3148*/          OPC_MoveParent,
/*3149*/          OPC_CheckType, MVT::i32,
/*3151*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3153*/          OPC_EmitConvertToTarget, 1,
/*3155*/          OPC_EmitInteger, MVT::i32, 14, 
/*3158*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3161*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*3172*/        /*Scope*/ 33, /*->3206*/
/*3173*/          OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*3175*/          OPC_MoveParent,
/*3176*/          OPC_CheckType, MVT::i32,
/*3178*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3180*/          OPC_EmitConvertToTarget, 1,
/*3182*/          OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*3185*/          OPC_EmitInteger, MVT::i32, 14, 
/*3188*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3194*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*3206*/        /*Scope*/ 29, /*->3236*/
/*3207*/          OPC_CheckPredicate, 13, // Predicate_imm0_4095_neg
/*3209*/          OPC_MoveParent,
/*3210*/          OPC_CheckType, MVT::i32,
/*3212*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3214*/          OPC_EmitConvertToTarget, 1,
/*3216*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3219*/          OPC_EmitInteger, MVT::i32, 14, 
/*3222*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3225*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*3236*/        /*Scope*/ 97, /*->3334*/
/*3237*/          OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*3239*/          OPC_MoveParent,
/*3240*/          OPC_CheckType, MVT::i32,
/*3242*/          OPC_Scope, 44, /*->3288*/ // 2 children in Scope
/*3244*/            OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*3246*/            OPC_EmitConvertToTarget, 1,
/*3248*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3251*/            OPC_EmitInteger, MVT::i32, 14, 
/*3254*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3257*/            OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3267*/            OPC_EmitInteger, MVT::i32, 14, 
/*3270*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3273*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3276*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3288*/          /*Scope*/ 44, /*->3333*/
/*3289*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3291*/            OPC_EmitConvertToTarget, 1,
/*3293*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3296*/            OPC_EmitInteger, MVT::i32, 14, 
/*3299*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3302*/            OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3312*/            OPC_EmitInteger, MVT::i32, 14, 
/*3315*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3318*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3321*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3333*/          0, /*End of Scope*/
/*3334*/        0, /*End of Scope*/
/*3335*/      /*Scope*/ 94, /*->3430*/
/*3336*/        OPC_MoveChild, 0,
/*3338*/        OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::MUL),// ->3400
/*3342*/          OPC_RecordChild0, // #0 = $Rn
/*3343*/          OPC_RecordChild1, // #1 = $Rm
/*3344*/          OPC_MoveParent,
/*3345*/          OPC_RecordChild1, // #2 = $Ra
/*3346*/          OPC_CheckType, MVT::i32,
/*3348*/          OPC_Scope, 24, /*->3374*/ // 2 children in Scope
/*3350*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3352*/            OPC_EmitInteger, MVT::i32, 14, 
/*3355*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3358*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3361*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3374*/          /*Scope*/ 24, /*->3399*/
/*3375*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3377*/            OPC_EmitInteger, MVT::i32, 14, 
/*3380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3383*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3386*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3399*/          0, /*End of Scope*/
/*3400*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3429
/*3403*/          OPC_RecordChild0, // #0 = $Rn
/*3404*/          OPC_RecordChild1, // #1 = $Rm
/*3405*/          OPC_MoveParent,
/*3406*/          OPC_RecordChild1, // #2 = $Ra
/*3407*/          OPC_CheckType, MVT::i32,
/*3409*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3411*/          OPC_EmitInteger, MVT::i32, 14, 
/*3414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3429*/        0, // EndSwitchOpcode
/*3430*/      /*Scope*/ 67, /*->3498*/
/*3431*/        OPC_RecordChild0, // #0 = $Rn
/*3432*/        OPC_MoveChild, 1,
/*3434*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3437*/        OPC_RecordChild0, // #1 = $Rm
/*3438*/        OPC_MoveChild, 1,
/*3440*/        OPC_Scope, 27, /*->3469*/ // 2 children in Scope
/*3442*/          OPC_CheckValueType, MVT::i8,
/*3444*/          OPC_MoveParent,
/*3445*/          OPC_MoveParent,
/*3446*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3448*/          OPC_EmitInteger, MVT::i32, 0, 
/*3451*/          OPC_EmitInteger, MVT::i32, 14, 
/*3454*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3457*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3469*/        /*Scope*/ 27, /*->3497*/
/*3470*/          OPC_CheckValueType, MVT::i16,
/*3472*/          OPC_MoveParent,
/*3473*/          OPC_MoveParent,
/*3474*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3476*/          OPC_EmitInteger, MVT::i32, 0, 
/*3479*/          OPC_EmitInteger, MVT::i32, 14, 
/*3482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3497*/        0, /*End of Scope*/
/*3498*/      /*Scope*/ 62, /*->3561*/
/*3499*/        OPC_MoveChild, 0,
/*3501*/        OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::MUL),// ->3531
/*3505*/          OPC_RecordChild0, // #0 = $Rn
/*3506*/          OPC_RecordChild1, // #1 = $Rm
/*3507*/          OPC_MoveParent,
/*3508*/          OPC_RecordChild1, // #2 = $Ra
/*3509*/          OPC_CheckType, MVT::i32,
/*3511*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3513*/          OPC_EmitInteger, MVT::i32, 14, 
/*3516*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3519*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3531*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3560
/*3534*/          OPC_RecordChild0, // #0 = $Rm
/*3535*/          OPC_RecordChild1, // #1 = $Rn
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_RecordChild1, // #2 = $Ra
/*3538*/          OPC_CheckType, MVT::i32,
/*3540*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3542*/          OPC_EmitInteger, MVT::i32, 14, 
/*3545*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3548*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3560*/        0, // EndSwitchOpcode
/*3561*/      /*Scope*/ 74|128,1/*202*/, /*->3765*/
/*3563*/        OPC_RecordChild0, // #0 = $Rn
/*3564*/        OPC_MoveChild, 1,
/*3566*/        OPC_SwitchOpcode /*3 cases */, 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->3631
/*3570*/          OPC_RecordChild0, // #1 = $Rm
/*3571*/          OPC_MoveChild, 1,
/*3573*/          OPC_Scope, 27, /*->3602*/ // 2 children in Scope
/*3575*/            OPC_CheckValueType, MVT::i8,
/*3577*/            OPC_MoveParent,
/*3578*/            OPC_MoveParent,
/*3579*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3581*/            OPC_EmitInteger, MVT::i32, 0, 
/*3584*/            OPC_EmitInteger, MVT::i32, 14, 
/*3587*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3602*/          /*Scope*/ 27, /*->3630*/
/*3603*/            OPC_CheckValueType, MVT::i16,
/*3605*/            OPC_MoveParent,
/*3606*/            OPC_MoveParent,
/*3607*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3609*/            OPC_EmitInteger, MVT::i32, 0, 
/*3612*/            OPC_EmitInteger, MVT::i32, 14, 
/*3615*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3618*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3630*/          0, /*End of Scope*/
/*3631*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::MUL),// ->3712
/*3634*/          OPC_RecordChild0, // #1 = $Rn
/*3635*/          OPC_RecordChild1, // #2 = $Rm
/*3636*/          OPC_MoveParent,
/*3637*/          OPC_CheckType, MVT::i32,
/*3639*/          OPC_Scope, 24, /*->3665*/ // 3 children in Scope
/*3641*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3643*/            OPC_EmitInteger, MVT::i32, 14, 
/*3646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3649*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3652*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3665*/          /*Scope*/ 24, /*->3690*/
/*3666*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3668*/            OPC_EmitInteger, MVT::i32, 14, 
/*3671*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3674*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3677*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3690*/          /*Scope*/ 20, /*->3711*/
/*3691*/            OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3693*/            OPC_EmitInteger, MVT::i32, 14, 
/*3696*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3711*/          0, /*End of Scope*/
/*3712*/        /*SwitchOpcode*/ 49, TARGET_VAL(ISD::MULHS),// ->3764
/*3715*/          OPC_RecordChild0, // #1 = $Rn
/*3716*/          OPC_RecordChild1, // #2 = $Rm
/*3717*/          OPC_MoveParent,
/*3718*/          OPC_CheckType, MVT::i32,
/*3720*/          OPC_Scope, 20, /*->3742*/ // 2 children in Scope
/*3722*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3724*/            OPC_EmitInteger, MVT::i32, 14, 
/*3727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3742*/          /*Scope*/ 20, /*->3763*/
/*3743*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3745*/            OPC_EmitInteger, MVT::i32, 14, 
/*3748*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3751*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3763*/          0, /*End of Scope*/
/*3764*/        0, // EndSwitchOpcode
/*3765*/      /*Scope*/ 122, /*->3888*/
/*3766*/        OPC_MoveChild, 0,
/*3768*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3771*/        OPC_RecordChild0, // #0 = $Rm
/*3772*/        OPC_MoveChild, 1,
/*3774*/        OPC_Scope, 55, /*->3831*/ // 2 children in Scope
/*3776*/          OPC_CheckValueType, MVT::i8,
/*3778*/          OPC_MoveParent,
/*3779*/          OPC_MoveParent,
/*3780*/          OPC_RecordChild1, // #1 = $Rn
/*3781*/          OPC_Scope, 23, /*->3806*/ // 2 children in Scope
/*3783*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3785*/            OPC_EmitInteger, MVT::i32, 0, 
/*3788*/            OPC_EmitInteger, MVT::i32, 14, 
/*3791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3806*/          /*Scope*/ 23, /*->3830*/
/*3807*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3809*/            OPC_EmitInteger, MVT::i32, 0, 
/*3812*/            OPC_EmitInteger, MVT::i32, 14, 
/*3815*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3818*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3830*/          0, /*End of Scope*/
/*3831*/        /*Scope*/ 55, /*->3887*/
/*3832*/          OPC_CheckValueType, MVT::i16,
/*3834*/          OPC_MoveParent,
/*3835*/          OPC_MoveParent,
/*3836*/          OPC_RecordChild1, // #1 = $Rn
/*3837*/          OPC_Scope, 23, /*->3862*/ // 2 children in Scope
/*3839*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3841*/            OPC_EmitInteger, MVT::i32, 0, 
/*3844*/            OPC_EmitInteger, MVT::i32, 14, 
/*3847*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3850*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3862*/          /*Scope*/ 23, /*->3886*/
/*3863*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3865*/            OPC_EmitInteger, MVT::i32, 0, 
/*3868*/            OPC_EmitInteger, MVT::i32, 14, 
/*3871*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3874*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3886*/          0, /*End of Scope*/
/*3887*/        0, /*End of Scope*/
/*3888*/      /*Scope*/ 55|128,2/*311*/, /*->4201*/
/*3890*/        OPC_RecordChild0, // #0 = $Rn
/*3891*/        OPC_Scope, 93, /*->3986*/ // 2 children in Scope
/*3893*/          OPC_RecordChild1, // #1 = $Rm
/*3894*/          OPC_CheckType, MVT::i32,
/*3896*/          OPC_Scope, 23, /*->3921*/ // 3 children in Scope
/*3898*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3900*/            OPC_EmitInteger, MVT::i32, 14, 
/*3903*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3909*/            OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*3921*/          /*Scope*/ 23, /*->3945*/
/*3922*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3924*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3927*/            OPC_EmitInteger, MVT::i32, 14, 
/*3930*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3933*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*3945*/          /*Scope*/ 39, /*->3985*/
/*3946*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3948*/            OPC_EmitInteger, MVT::i32, 14, 
/*3951*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3957*/            OPC_Scope, 12, /*->3971*/ // 2 children in Scope
/*3959*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3971*/            /*Scope*/ 12, /*->3984*/
/*3972*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3984*/            0, /*End of Scope*/
/*3985*/          0, /*End of Scope*/
/*3986*/        /*Scope*/ 84|128,1/*212*/, /*->4200*/
/*3988*/          OPC_MoveChild, 1,
/*3990*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3993*/          OPC_MoveChild, 0,
/*3995*/          OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3998*/          OPC_Scope, 99, /*->4099*/ // 2 children in Scope
/*4000*/            OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*4003*/            OPC_RecordChild1, // #1 = $Vn
/*4004*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4036
/*4007*/              OPC_CheckChild1Type, MVT::v8i8,
/*4009*/              OPC_RecordChild2, // #2 = $Vm
/*4010*/              OPC_CheckChild2Type, MVT::v8i8,
/*4012*/              OPC_MoveParent,
/*4013*/              OPC_MoveParent,
/*4014*/              OPC_CheckType, MVT::v8i16,
/*4016*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4018*/              OPC_EmitInteger, MVT::i32, 14, 
/*4021*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4024*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4036*/            /*SwitchType*/ 29, MVT::v4i16,// ->4067
/*4038*/              OPC_CheckChild1Type, MVT::v4i16,
/*4040*/              OPC_RecordChild2, // #2 = $Vm
/*4041*/              OPC_CheckChild2Type, MVT::v4i16,
/*4043*/              OPC_MoveParent,
/*4044*/              OPC_MoveParent,
/*4045*/              OPC_CheckType, MVT::v4i32,
/*4047*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4049*/              OPC_EmitInteger, MVT::i32, 14, 
/*4052*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4055*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4067*/            /*SwitchType*/ 29, MVT::v2i32,// ->4098
/*4069*/              OPC_CheckChild1Type, MVT::v2i32,
/*4071*/              OPC_RecordChild2, // #2 = $Vm
/*4072*/              OPC_CheckChild2Type, MVT::v2i32,
/*4074*/              OPC_MoveParent,
/*4075*/              OPC_MoveParent,
/*4076*/              OPC_CheckType, MVT::v2i64,
/*4078*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4080*/              OPC_EmitInteger, MVT::i32, 14, 
/*4083*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4086*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4098*/            0, // EndSwitchType
/*4099*/          /*Scope*/ 99, /*->4199*/
/*4100*/            OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*4103*/            OPC_RecordChild1, // #1 = $Vn
/*4104*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4136
/*4107*/              OPC_CheckChild1Type, MVT::v8i8,
/*4109*/              OPC_RecordChild2, // #2 = $Vm
/*4110*/              OPC_CheckChild2Type, MVT::v8i8,
/*4112*/              OPC_MoveParent,
/*4113*/              OPC_MoveParent,
/*4114*/              OPC_CheckType, MVT::v8i16,
/*4116*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4118*/              OPC_EmitInteger, MVT::i32, 14, 
/*4121*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4124*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4136*/            /*SwitchType*/ 29, MVT::v4i16,// ->4167
/*4138*/              OPC_CheckChild1Type, MVT::v4i16,
/*4140*/              OPC_RecordChild2, // #2 = $Vm
/*4141*/              OPC_CheckChild2Type, MVT::v4i16,
/*4143*/              OPC_MoveParent,
/*4144*/              OPC_MoveParent,
/*4145*/              OPC_CheckType, MVT::v4i32,
/*4147*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4149*/              OPC_EmitInteger, MVT::i32, 14, 
/*4152*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4155*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4167*/            /*SwitchType*/ 29, MVT::v2i32,// ->4198
/*4169*/              OPC_CheckChild1Type, MVT::v2i32,
/*4171*/              OPC_RecordChild2, // #2 = $Vm
/*4172*/              OPC_CheckChild2Type, MVT::v2i32,
/*4174*/              OPC_MoveParent,
/*4175*/              OPC_MoveParent,
/*4176*/              OPC_CheckType, MVT::v2i64,
/*4178*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4180*/              OPC_EmitInteger, MVT::i32, 14, 
/*4183*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4186*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4198*/            0, // EndSwitchType
/*4199*/          0, /*End of Scope*/
/*4200*/        0, /*End of Scope*/
/*4201*/      /*Scope*/ 90|128,1/*218*/, /*->4421*/
/*4203*/        OPC_MoveChild, 0,
/*4205*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4208*/        OPC_MoveChild, 0,
/*4210*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4213*/        OPC_Scope, 102, /*->4317*/ // 2 children in Scope
/*4215*/          OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*4218*/          OPC_RecordChild1, // #0 = $Vn
/*4219*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->4252
/*4222*/            OPC_CheckChild1Type, MVT::v8i8,
/*4224*/            OPC_RecordChild2, // #1 = $Vm
/*4225*/            OPC_CheckChild2Type, MVT::v8i8,
/*4227*/            OPC_MoveParent,
/*4228*/            OPC_MoveParent,
/*4229*/            OPC_RecordChild1, // #2 = $src1
/*4230*/            OPC_CheckType, MVT::v8i16,
/*4232*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4234*/            OPC_EmitInteger, MVT::i32, 14, 
/*4237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4252*/          /*SwitchType*/ 30, MVT::v4i16,// ->4284
/*4254*/            OPC_CheckChild1Type, MVT::v4i16,
/*4256*/            OPC_RecordChild2, // #1 = $Vm
/*4257*/            OPC_CheckChild2Type, MVT::v4i16,
/*4259*/            OPC_MoveParent,
/*4260*/            OPC_MoveParent,
/*4261*/            OPC_RecordChild1, // #2 = $src1
/*4262*/            OPC_CheckType, MVT::v4i32,
/*4264*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4266*/            OPC_EmitInteger, MVT::i32, 14, 
/*4269*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4272*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4284*/          /*SwitchType*/ 30, MVT::v2i32,// ->4316
/*4286*/            OPC_CheckChild1Type, MVT::v2i32,
/*4288*/            OPC_RecordChild2, // #1 = $Vm
/*4289*/            OPC_CheckChild2Type, MVT::v2i32,
/*4291*/            OPC_MoveParent,
/*4292*/            OPC_MoveParent,
/*4293*/            OPC_RecordChild1, // #2 = $src1
/*4294*/            OPC_CheckType, MVT::v2i64,
/*4296*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4298*/            OPC_EmitInteger, MVT::i32, 14, 
/*4301*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4304*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4316*/          0, // EndSwitchType
/*4317*/        /*Scope*/ 102, /*->4420*/
/*4318*/          OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*4321*/          OPC_RecordChild1, // #0 = $Vn
/*4322*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->4355
/*4325*/            OPC_CheckChild1Type, MVT::v8i8,
/*4327*/            OPC_RecordChild2, // #1 = $Vm
/*4328*/            OPC_CheckChild2Type, MVT::v8i8,
/*4330*/            OPC_MoveParent,
/*4331*/            OPC_MoveParent,
/*4332*/            OPC_RecordChild1, // #2 = $src1
/*4333*/            OPC_CheckType, MVT::v8i16,
/*4335*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4337*/            OPC_EmitInteger, MVT::i32, 14, 
/*4340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4355*/          /*SwitchType*/ 30, MVT::v4i16,// ->4387
/*4357*/            OPC_CheckChild1Type, MVT::v4i16,
/*4359*/            OPC_RecordChild2, // #1 = $Vm
/*4360*/            OPC_CheckChild2Type, MVT::v4i16,
/*4362*/            OPC_MoveParent,
/*4363*/            OPC_MoveParent,
/*4364*/            OPC_RecordChild1, // #2 = $src1
/*4365*/            OPC_CheckType, MVT::v4i32,
/*4367*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4369*/            OPC_EmitInteger, MVT::i32, 14, 
/*4372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4375*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4387*/          /*SwitchType*/ 30, MVT::v2i32,// ->4419
/*4389*/            OPC_CheckChild1Type, MVT::v2i32,
/*4391*/            OPC_RecordChild2, // #1 = $Vm
/*4392*/            OPC_CheckChild2Type, MVT::v2i32,
/*4394*/            OPC_MoveParent,
/*4395*/            OPC_MoveParent,
/*4396*/            OPC_RecordChild1, // #2 = $src1
/*4397*/            OPC_CheckType, MVT::v2i64,
/*4399*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4401*/            OPC_EmitInteger, MVT::i32, 14, 
/*4404*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4407*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4419*/          0, // EndSwitchType
/*4420*/        0, /*End of Scope*/
/*4421*/      /*Scope*/ 2|128,3/*386*/, /*->4809*/
/*4423*/        OPC_RecordChild0, // #0 = $src1
/*4424*/        OPC_MoveChild, 1,
/*4426*/        OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/, TARGET_VAL(ISD::MUL),// ->4616
/*4431*/          OPC_Scope, 9|128,1/*137*/, /*->4571*/ // 2 children in Scope
/*4434*/            OPC_RecordChild0, // #1 = $Vn
/*4435*/            OPC_MoveChild, 1,
/*4437*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4440*/            OPC_RecordChild0, // #2 = $Vm
/*4441*/            OPC_Scope, 63, /*->4506*/ // 2 children in Scope
/*4443*/              OPC_CheckChild0Type, MVT::v4i16,
/*4445*/              OPC_RecordChild1, // #3 = $lane
/*4446*/              OPC_MoveChild, 1,
/*4448*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4451*/              OPC_MoveParent,
/*4452*/              OPC_MoveParent,
/*4453*/              OPC_MoveParent,
/*4454*/              OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->4480
/*4457*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4459*/                OPC_EmitConvertToTarget, 3,
/*4461*/                OPC_EmitInteger, MVT::i32, 14, 
/*4464*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4467*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4480*/              /*SwitchType*/ 23, MVT::v8i16,// ->4505
/*4482*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4484*/                OPC_EmitConvertToTarget, 3,
/*4486*/                OPC_EmitInteger, MVT::i32, 14, 
/*4489*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4492*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4505*/              0, // EndSwitchType
/*4506*/            /*Scope*/ 63, /*->4570*/
/*4507*/              OPC_CheckChild0Type, MVT::v2i32,
/*4509*/              OPC_RecordChild1, // #3 = $lane
/*4510*/              OPC_MoveChild, 1,
/*4512*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4515*/              OPC_MoveParent,
/*4516*/              OPC_MoveParent,
/*4517*/              OPC_MoveParent,
/*4518*/              OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->4544
/*4521*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4523*/                OPC_EmitConvertToTarget, 3,
/*4525*/                OPC_EmitInteger, MVT::i32, 14, 
/*4528*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4531*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4544*/              /*SwitchType*/ 23, MVT::v4i32,// ->4569
/*4546*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4548*/                OPC_EmitConvertToTarget, 3,
/*4550*/                OPC_EmitInteger, MVT::i32, 14, 
/*4553*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4556*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4569*/              0, // EndSwitchType
/*4570*/            0, /*End of Scope*/
/*4571*/          /*Scope*/ 43, /*->4615*/
/*4572*/            OPC_MoveChild, 0,
/*4574*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4577*/            OPC_RecordChild0, // #1 = $Vm
/*4578*/            OPC_CheckChild0Type, MVT::v4i16,
/*4580*/            OPC_RecordChild1, // #2 = $lane
/*4581*/            OPC_MoveChild, 1,
/*4583*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4586*/            OPC_MoveParent,
/*4587*/            OPC_MoveParent,
/*4588*/            OPC_RecordChild1, // #3 = $Vn
/*4589*/            OPC_MoveParent,
/*4590*/            OPC_CheckType, MVT::v4i16,
/*4592*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4594*/            OPC_EmitConvertToTarget, 2,
/*4596*/            OPC_EmitInteger, MVT::i32, 14, 
/*4599*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4602*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4615*/          0, /*End of Scope*/
/*4616*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->4712
/*4619*/          OPC_RecordChild0, // #1 = $Vn
/*4620*/          OPC_Scope, 44, /*->4666*/ // 2 children in Scope
/*4622*/            OPC_CheckChild0Type, MVT::v4i16,
/*4624*/            OPC_MoveChild, 1,
/*4626*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4629*/            OPC_RecordChild0, // #2 = $Vm
/*4630*/            OPC_CheckChild0Type, MVT::v4i16,
/*4632*/            OPC_RecordChild1, // #3 = $lane
/*4633*/            OPC_MoveChild, 1,
/*4635*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4638*/            OPC_MoveParent,
/*4639*/            OPC_MoveParent,
/*4640*/            OPC_MoveParent,
/*4641*/            OPC_CheckType, MVT::v4i32,
/*4643*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4645*/            OPC_EmitConvertToTarget, 3,
/*4647*/            OPC_EmitInteger, MVT::i32, 14, 
/*4650*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4653*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4666*/          /*Scope*/ 44, /*->4711*/
/*4667*/            OPC_CheckChild0Type, MVT::v2i32,
/*4669*/            OPC_MoveChild, 1,
/*4671*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4674*/            OPC_RecordChild0, // #2 = $Vm
/*4675*/            OPC_CheckChild0Type, MVT::v2i32,
/*4677*/            OPC_RecordChild1, // #3 = $lane
/*4678*/            OPC_MoveChild, 1,
/*4680*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4683*/            OPC_MoveParent,
/*4684*/            OPC_MoveParent,
/*4685*/            OPC_MoveParent,
/*4686*/            OPC_CheckType, MVT::v2i64,
/*4688*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4690*/            OPC_EmitConvertToTarget, 3,
/*4692*/            OPC_EmitInteger, MVT::i32, 14, 
/*4695*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4698*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4711*/          0, /*End of Scope*/
/*4712*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->4808
/*4715*/          OPC_RecordChild0, // #1 = $Vn
/*4716*/          OPC_Scope, 44, /*->4762*/ // 2 children in Scope
/*4718*/            OPC_CheckChild0Type, MVT::v4i16,
/*4720*/            OPC_MoveChild, 1,
/*4722*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4725*/            OPC_RecordChild0, // #2 = $Vm
/*4726*/            OPC_CheckChild0Type, MVT::v4i16,
/*4728*/            OPC_RecordChild1, // #3 = $lane
/*4729*/            OPC_MoveChild, 1,
/*4731*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4734*/            OPC_MoveParent,
/*4735*/            OPC_MoveParent,
/*4736*/            OPC_MoveParent,
/*4737*/            OPC_CheckType, MVT::v4i32,
/*4739*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4741*/            OPC_EmitConvertToTarget, 3,
/*4743*/            OPC_EmitInteger, MVT::i32, 14, 
/*4746*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4749*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4762*/          /*Scope*/ 44, /*->4807*/
/*4763*/            OPC_CheckChild0Type, MVT::v2i32,
/*4765*/            OPC_MoveChild, 1,
/*4767*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4770*/            OPC_RecordChild0, // #2 = $Vm
/*4771*/            OPC_CheckChild0Type, MVT::v2i32,
/*4773*/            OPC_RecordChild1, // #3 = $lane
/*4774*/            OPC_MoveChild, 1,
/*4776*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4779*/            OPC_MoveParent,
/*4780*/            OPC_MoveParent,
/*4781*/            OPC_MoveParent,
/*4782*/            OPC_CheckType, MVT::v2i64,
/*4784*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4786*/            OPC_EmitConvertToTarget, 3,
/*4788*/            OPC_EmitInteger, MVT::i32, 14, 
/*4791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4807*/          0, /*End of Scope*/
/*4808*/        0, // EndSwitchOpcode
/*4809*/      /*Scope*/ 97, /*->4907*/
/*4810*/        OPC_MoveChild, 0,
/*4812*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4815*/        OPC_Scope, 44, /*->4861*/ // 2 children in Scope
/*4817*/          OPC_RecordChild0, // #0 = $Vn
/*4818*/          OPC_MoveChild, 1,
/*4820*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4823*/          OPC_RecordChild0, // #1 = $Vm
/*4824*/          OPC_CheckChild0Type, MVT::v4i16,
/*4826*/          OPC_RecordChild1, // #2 = $lane
/*4827*/          OPC_MoveChild, 1,
/*4829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4832*/          OPC_MoveParent,
/*4833*/          OPC_MoveParent,
/*4834*/          OPC_MoveParent,
/*4835*/          OPC_RecordChild1, // #3 = $src1
/*4836*/          OPC_CheckType, MVT::v4i16,
/*4838*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4840*/          OPC_EmitConvertToTarget, 2,
/*4842*/          OPC_EmitInteger, MVT::i32, 14, 
/*4845*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4848*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4861*/        /*Scope*/ 44, /*->4906*/
/*4862*/          OPC_MoveChild, 0,
/*4864*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4867*/          OPC_RecordChild0, // #0 = $Vm
/*4868*/          OPC_CheckChild0Type, MVT::v4i16,
/*4870*/          OPC_RecordChild1, // #1 = $lane
/*4871*/          OPC_MoveChild, 1,
/*4873*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4876*/          OPC_MoveParent,
/*4877*/          OPC_MoveParent,
/*4878*/          OPC_RecordChild1, // #2 = $Vn
/*4879*/          OPC_MoveParent,
/*4880*/          OPC_RecordChild1, // #3 = $src1
/*4881*/          OPC_CheckType, MVT::v4i16,
/*4883*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4885*/          OPC_EmitConvertToTarget, 1,
/*4887*/          OPC_EmitInteger, MVT::i32, 14, 
/*4890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4906*/        0, /*End of Scope*/
/*4907*/      /*Scope*/ 49, /*->4957*/
/*4908*/        OPC_RecordChild0, // #0 = $src1
/*4909*/        OPC_MoveChild, 1,
/*4911*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4914*/        OPC_MoveChild, 0,
/*4916*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4919*/        OPC_RecordChild0, // #1 = $Vm
/*4920*/        OPC_CheckChild0Type, MVT::v2i32,
/*4922*/        OPC_RecordChild1, // #2 = $lane
/*4923*/        OPC_MoveChild, 1,
/*4925*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4928*/        OPC_MoveParent,
/*4929*/        OPC_MoveParent,
/*4930*/        OPC_RecordChild1, // #3 = $Vn
/*4931*/        OPC_MoveParent,
/*4932*/        OPC_CheckType, MVT::v2i32,
/*4934*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4936*/        OPC_EmitConvertToTarget, 2,
/*4938*/        OPC_EmitInteger, MVT::i32, 14, 
/*4941*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4944*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4957*/      /*Scope*/ 97, /*->5055*/
/*4958*/        OPC_MoveChild, 0,
/*4960*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4963*/        OPC_Scope, 44, /*->5009*/ // 2 children in Scope
/*4965*/          OPC_RecordChild0, // #0 = $Vn
/*4966*/          OPC_MoveChild, 1,
/*4968*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4971*/          OPC_RecordChild0, // #1 = $Vm
/*4972*/          OPC_CheckChild0Type, MVT::v2i32,
/*4974*/          OPC_RecordChild1, // #2 = $lane
/*4975*/          OPC_MoveChild, 1,
/*4977*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4980*/          OPC_MoveParent,
/*4981*/          OPC_MoveParent,
/*4982*/          OPC_MoveParent,
/*4983*/          OPC_RecordChild1, // #3 = $src1
/*4984*/          OPC_CheckType, MVT::v2i32,
/*4986*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4988*/          OPC_EmitConvertToTarget, 2,
/*4990*/          OPC_EmitInteger, MVT::i32, 14, 
/*4993*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4996*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5009*/        /*Scope*/ 44, /*->5054*/
/*5010*/          OPC_MoveChild, 0,
/*5012*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5015*/          OPC_RecordChild0, // #0 = $Vm
/*5016*/          OPC_CheckChild0Type, MVT::v2i32,
/*5018*/          OPC_RecordChild1, // #1 = $lane
/*5019*/          OPC_MoveChild, 1,
/*5021*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5024*/          OPC_MoveParent,
/*5025*/          OPC_MoveParent,
/*5026*/          OPC_RecordChild1, // #2 = $Vn
/*5027*/          OPC_MoveParent,
/*5028*/          OPC_RecordChild1, // #3 = $src1
/*5029*/          OPC_CheckType, MVT::v2i32,
/*5031*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5033*/          OPC_EmitConvertToTarget, 1,
/*5035*/          OPC_EmitInteger, MVT::i32, 14, 
/*5038*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5041*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5054*/        0, /*End of Scope*/
/*5055*/      /*Scope*/ 49, /*->5105*/
/*5056*/        OPC_RecordChild0, // #0 = $src1
/*5057*/        OPC_MoveChild, 1,
/*5059*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5062*/        OPC_MoveChild, 0,
/*5064*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5067*/        OPC_RecordChild0, // #1 = $Vm
/*5068*/        OPC_CheckChild0Type, MVT::v4i16,
/*5070*/        OPC_RecordChild1, // #2 = $lane
/*5071*/        OPC_MoveChild, 1,
/*5073*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5076*/        OPC_MoveParent,
/*5077*/        OPC_MoveParent,
/*5078*/        OPC_RecordChild1, // #3 = $Vn
/*5079*/        OPC_MoveParent,
/*5080*/        OPC_CheckType, MVT::v8i16,
/*5082*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5084*/        OPC_EmitConvertToTarget, 2,
/*5086*/        OPC_EmitInteger, MVT::i32, 14, 
/*5089*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5092*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5105*/      /*Scope*/ 97, /*->5203*/
/*5106*/        OPC_MoveChild, 0,
/*5108*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5111*/        OPC_Scope, 44, /*->5157*/ // 2 children in Scope
/*5113*/          OPC_RecordChild0, // #0 = $Vn
/*5114*/          OPC_MoveChild, 1,
/*5116*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5119*/          OPC_RecordChild0, // #1 = $Vm
/*5120*/          OPC_CheckChild0Type, MVT::v4i16,
/*5122*/          OPC_RecordChild1, // #2 = $lane
/*5123*/          OPC_MoveChild, 1,
/*5125*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5128*/          OPC_MoveParent,
/*5129*/          OPC_MoveParent,
/*5130*/          OPC_MoveParent,
/*5131*/          OPC_RecordChild1, // #3 = $src1
/*5132*/          OPC_CheckType, MVT::v8i16,
/*5134*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5136*/          OPC_EmitConvertToTarget, 2,
/*5138*/          OPC_EmitInteger, MVT::i32, 14, 
/*5141*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5144*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5157*/        /*Scope*/ 44, /*->5202*/
/*5158*/          OPC_MoveChild, 0,
/*5160*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5163*/          OPC_RecordChild0, // #0 = $Vm
/*5164*/          OPC_CheckChild0Type, MVT::v4i16,
/*5166*/          OPC_RecordChild1, // #1 = $lane
/*5167*/          OPC_MoveChild, 1,
/*5169*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5172*/          OPC_MoveParent,
/*5173*/          OPC_MoveParent,
/*5174*/          OPC_RecordChild1, // #2 = $Vn
/*5175*/          OPC_MoveParent,
/*5176*/          OPC_RecordChild1, // #3 = $src1
/*5177*/          OPC_CheckType, MVT::v8i16,
/*5179*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5181*/          OPC_EmitConvertToTarget, 1,
/*5183*/          OPC_EmitInteger, MVT::i32, 14, 
/*5186*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5189*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5202*/        0, /*End of Scope*/
/*5203*/      /*Scope*/ 49, /*->5253*/
/*5204*/        OPC_RecordChild0, // #0 = $src1
/*5205*/        OPC_MoveChild, 1,
/*5207*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5210*/        OPC_MoveChild, 0,
/*5212*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5215*/        OPC_RecordChild0, // #1 = $Vm
/*5216*/        OPC_CheckChild0Type, MVT::v2i32,
/*5218*/        OPC_RecordChild1, // #2 = $lane
/*5219*/        OPC_MoveChild, 1,
/*5221*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5224*/        OPC_MoveParent,
/*5225*/        OPC_MoveParent,
/*5226*/        OPC_RecordChild1, // #3 = $Vn
/*5227*/        OPC_MoveParent,
/*5228*/        OPC_CheckType, MVT::v4i32,
/*5230*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5232*/        OPC_EmitConvertToTarget, 2,
/*5234*/        OPC_EmitInteger, MVT::i32, 14, 
/*5237*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5240*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5253*/      /*Scope*/ 39|128,2/*295*/, /*->5550*/
/*5255*/        OPC_MoveChild, 0,
/*5257*/        OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ISD::MUL),// ->5353
/*5261*/          OPC_Scope, 44, /*->5307*/ // 2 children in Scope
/*5263*/            OPC_RecordChild0, // #0 = $Vn
/*5264*/            OPC_MoveChild, 1,
/*5266*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5269*/            OPC_RecordChild0, // #1 = $Vm
/*5270*/            OPC_CheckChild0Type, MVT::v2i32,
/*5272*/            OPC_RecordChild1, // #2 = $lane
/*5273*/            OPC_MoveChild, 1,
/*5275*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5278*/            OPC_MoveParent,
/*5279*/            OPC_MoveParent,
/*5280*/            OPC_MoveParent,
/*5281*/            OPC_RecordChild1, // #3 = $src1
/*5282*/            OPC_CheckType, MVT::v4i32,
/*5284*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5286*/            OPC_EmitConvertToTarget, 2,
/*5288*/            OPC_EmitInteger, MVT::i32, 14, 
/*5291*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5294*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5307*/          /*Scope*/ 44, /*->5352*/
/*5308*/            OPC_MoveChild, 0,
/*5310*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5313*/            OPC_RecordChild0, // #0 = $Vm
/*5314*/            OPC_CheckChild0Type, MVT::v2i32,
/*5316*/            OPC_RecordChild1, // #1 = $lane
/*5317*/            OPC_MoveChild, 1,
/*5319*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5322*/            OPC_MoveParent,
/*5323*/            OPC_MoveParent,
/*5324*/            OPC_RecordChild1, // #2 = $Vn
/*5325*/            OPC_MoveParent,
/*5326*/            OPC_RecordChild1, // #3 = $src1
/*5327*/            OPC_CheckType, MVT::v4i32,
/*5329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5331*/            OPC_EmitConvertToTarget, 1,
/*5333*/            OPC_EmitInteger, MVT::i32, 14, 
/*5336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5352*/          0, /*End of Scope*/
/*5353*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLs),// ->5451
/*5356*/          OPC_RecordChild0, // #0 = $Vn
/*5357*/          OPC_Scope, 45, /*->5404*/ // 2 children in Scope
/*5359*/            OPC_CheckChild0Type, MVT::v4i16,
/*5361*/            OPC_MoveChild, 1,
/*5363*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5366*/            OPC_RecordChild0, // #1 = $Vm
/*5367*/            OPC_CheckChild0Type, MVT::v4i16,
/*5369*/            OPC_RecordChild1, // #2 = $lane
/*5370*/            OPC_MoveChild, 1,
/*5372*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5375*/            OPC_MoveParent,
/*5376*/            OPC_MoveParent,
/*5377*/            OPC_MoveParent,
/*5378*/            OPC_RecordChild1, // #3 = $src1
/*5379*/            OPC_CheckType, MVT::v4i32,
/*5381*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5383*/            OPC_EmitConvertToTarget, 2,
/*5385*/            OPC_EmitInteger, MVT::i32, 14, 
/*5388*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5391*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5404*/          /*Scope*/ 45, /*->5450*/
/*5405*/            OPC_CheckChild0Type, MVT::v2i32,
/*5407*/            OPC_MoveChild, 1,
/*5409*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5412*/            OPC_RecordChild0, // #1 = $Vm
/*5413*/            OPC_CheckChild0Type, MVT::v2i32,
/*5415*/            OPC_RecordChild1, // #2 = $lane
/*5416*/            OPC_MoveChild, 1,
/*5418*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5421*/            OPC_MoveParent,
/*5422*/            OPC_MoveParent,
/*5423*/            OPC_MoveParent,
/*5424*/            OPC_RecordChild1, // #3 = $src1
/*5425*/            OPC_CheckType, MVT::v2i64,
/*5427*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5429*/            OPC_EmitConvertToTarget, 2,
/*5431*/            OPC_EmitInteger, MVT::i32, 14, 
/*5434*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5437*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5450*/          0, /*End of Scope*/
/*5451*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLu),// ->5549
/*5454*/          OPC_RecordChild0, // #0 = $Vn
/*5455*/          OPC_Scope, 45, /*->5502*/ // 2 children in Scope
/*5457*/            OPC_CheckChild0Type, MVT::v4i16,
/*5459*/            OPC_MoveChild, 1,
/*5461*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5464*/            OPC_RecordChild0, // #1 = $Vm
/*5465*/            OPC_CheckChild0Type, MVT::v4i16,
/*5467*/            OPC_RecordChild1, // #2 = $lane
/*5468*/            OPC_MoveChild, 1,
/*5470*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5473*/            OPC_MoveParent,
/*5474*/            OPC_MoveParent,
/*5475*/            OPC_MoveParent,
/*5476*/            OPC_RecordChild1, // #3 = $src1
/*5477*/            OPC_CheckType, MVT::v4i32,
/*5479*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5481*/            OPC_EmitConvertToTarget, 2,
/*5483*/            OPC_EmitInteger, MVT::i32, 14, 
/*5486*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5489*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5502*/          /*Scope*/ 45, /*->5548*/
/*5503*/            OPC_CheckChild0Type, MVT::v2i32,
/*5505*/            OPC_MoveChild, 1,
/*5507*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5510*/            OPC_RecordChild0, // #1 = $Vm
/*5511*/            OPC_CheckChild0Type, MVT::v2i32,
/*5513*/            OPC_RecordChild1, // #2 = $lane
/*5514*/            OPC_MoveChild, 1,
/*5516*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5519*/            OPC_MoveParent,
/*5520*/            OPC_MoveParent,
/*5521*/            OPC_MoveParent,
/*5522*/            OPC_RecordChild1, // #3 = $src1
/*5523*/            OPC_CheckType, MVT::v2i64,
/*5525*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5527*/            OPC_EmitConvertToTarget, 2,
/*5529*/            OPC_EmitInteger, MVT::i32, 14, 
/*5532*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5535*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5548*/          0, /*End of Scope*/
/*5549*/        0, // EndSwitchOpcode
/*5550*/      /*Scope*/ 53|128,1/*181*/, /*->5733*/
/*5552*/        OPC_RecordChild0, // #0 = $src1
/*5553*/        OPC_MoveChild, 1,
/*5555*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5558*/        OPC_Scope, 113, /*->5673*/ // 2 children in Scope
/*5560*/          OPC_RecordChild0, // #1 = $src2
/*5561*/          OPC_MoveChild, 1,
/*5563*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5566*/          OPC_RecordChild0, // #2 = $src3
/*5567*/          OPC_Scope, 51, /*->5620*/ // 2 children in Scope
/*5569*/            OPC_CheckChild0Type, MVT::v8i16,
/*5571*/            OPC_RecordChild1, // #3 = $lane
/*5572*/            OPC_MoveChild, 1,
/*5574*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5577*/            OPC_MoveParent,
/*5578*/            OPC_MoveParent,
/*5579*/            OPC_MoveParent,
/*5580*/            OPC_CheckType, MVT::v8i16,
/*5582*/            OPC_EmitConvertToTarget, 3,
/*5584*/            OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5587*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5596*/            OPC_EmitConvertToTarget, 3,
/*5598*/            OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5601*/            OPC_EmitInteger, MVT::i32, 14, 
/*5604*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5607*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5620*/          /*Scope*/ 51, /*->5672*/
/*5621*/            OPC_CheckChild0Type, MVT::v4i32,
/*5623*/            OPC_RecordChild1, // #3 = $lane
/*5624*/            OPC_MoveChild, 1,
/*5626*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveParent,
/*5632*/            OPC_CheckType, MVT::v4i32,
/*5634*/            OPC_EmitConvertToTarget, 3,
/*5636*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5639*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5648*/            OPC_EmitConvertToTarget, 3,
/*5650*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5653*/            OPC_EmitInteger, MVT::i32, 14, 
/*5656*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5659*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5672*/          0, /*End of Scope*/
/*5673*/        /*Scope*/ 58, /*->5732*/
/*5674*/          OPC_MoveChild, 0,
/*5676*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5679*/          OPC_RecordChild0, // #1 = $src3
/*5680*/          OPC_CheckChild0Type, MVT::v8i16,
/*5682*/          OPC_RecordChild1, // #2 = $lane
/*5683*/          OPC_MoveChild, 1,
/*5685*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5688*/          OPC_MoveParent,
/*5689*/          OPC_MoveParent,
/*5690*/          OPC_RecordChild1, // #3 = $src2
/*5691*/          OPC_MoveParent,
/*5692*/          OPC_CheckType, MVT::v8i16,
/*5694*/          OPC_EmitConvertToTarget, 2,
/*5696*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5699*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5708*/          OPC_EmitConvertToTarget, 2,
/*5710*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5713*/          OPC_EmitInteger, MVT::i32, 14, 
/*5716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5719*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5732*/        0, /*End of Scope*/
/*5733*/      /*Scope*/ 127, /*->5861*/
/*5734*/        OPC_MoveChild, 0,
/*5736*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5739*/        OPC_Scope, 59, /*->5800*/ // 2 children in Scope
/*5741*/          OPC_RecordChild0, // #0 = $src2
/*5742*/          OPC_MoveChild, 1,
/*5744*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5747*/          OPC_RecordChild0, // #1 = $src3
/*5748*/          OPC_CheckChild0Type, MVT::v8i16,
/*5750*/          OPC_RecordChild1, // #2 = $lane
/*5751*/          OPC_MoveChild, 1,
/*5753*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5756*/          OPC_MoveParent,
/*5757*/          OPC_MoveParent,
/*5758*/          OPC_MoveParent,
/*5759*/          OPC_RecordChild1, // #3 = $src1
/*5760*/          OPC_CheckType, MVT::v8i16,
/*5762*/          OPC_EmitConvertToTarget, 2,
/*5764*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5767*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5776*/          OPC_EmitConvertToTarget, 2,
/*5778*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5781*/          OPC_EmitInteger, MVT::i32, 14, 
/*5784*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5787*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5800*/        /*Scope*/ 59, /*->5860*/
/*5801*/          OPC_MoveChild, 0,
/*5803*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5806*/          OPC_RecordChild0, // #0 = $src3
/*5807*/          OPC_CheckChild0Type, MVT::v8i16,
/*5809*/          OPC_RecordChild1, // #1 = $lane
/*5810*/          OPC_MoveChild, 1,
/*5812*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5815*/          OPC_MoveParent,
/*5816*/          OPC_MoveParent,
/*5817*/          OPC_RecordChild1, // #2 = $src2
/*5818*/          OPC_MoveParent,
/*5819*/          OPC_RecordChild1, // #3 = $src1
/*5820*/          OPC_CheckType, MVT::v8i16,
/*5822*/          OPC_EmitConvertToTarget, 1,
/*5824*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5827*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5836*/          OPC_EmitConvertToTarget, 1,
/*5838*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5841*/          OPC_EmitInteger, MVT::i32, 14, 
/*5844*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5847*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5860*/        0, /*End of Scope*/
/*5861*/      /*Scope*/ 64, /*->5926*/
/*5862*/        OPC_RecordChild0, // #0 = $src1
/*5863*/        OPC_MoveChild, 1,
/*5865*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5868*/        OPC_MoveChild, 0,
/*5870*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5873*/        OPC_RecordChild0, // #1 = $src3
/*5874*/        OPC_CheckChild0Type, MVT::v4i32,
/*5876*/        OPC_RecordChild1, // #2 = $lane
/*5877*/        OPC_MoveChild, 1,
/*5879*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5882*/        OPC_MoveParent,
/*5883*/        OPC_MoveParent,
/*5884*/        OPC_RecordChild1, // #3 = $src2
/*5885*/        OPC_MoveParent,
/*5886*/        OPC_CheckType, MVT::v4i32,
/*5888*/        OPC_EmitConvertToTarget, 2,
/*5890*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5893*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5902*/        OPC_EmitConvertToTarget, 2,
/*5904*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5907*/        OPC_EmitInteger, MVT::i32, 14, 
/*5910*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5913*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5926*/      /*Scope*/ 127, /*->6054*/
/*5927*/        OPC_MoveChild, 0,
/*5929*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5932*/        OPC_Scope, 59, /*->5993*/ // 2 children in Scope
/*5934*/          OPC_RecordChild0, // #0 = $src2
/*5935*/          OPC_MoveChild, 1,
/*5937*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5940*/          OPC_RecordChild0, // #1 = $src3
/*5941*/          OPC_CheckChild0Type, MVT::v4i32,
/*5943*/          OPC_RecordChild1, // #2 = $lane
/*5944*/          OPC_MoveChild, 1,
/*5946*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5949*/          OPC_MoveParent,
/*5950*/          OPC_MoveParent,
/*5951*/          OPC_MoveParent,
/*5952*/          OPC_RecordChild1, // #3 = $src1
/*5953*/          OPC_CheckType, MVT::v4i32,
/*5955*/          OPC_EmitConvertToTarget, 2,
/*5957*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5960*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5969*/          OPC_EmitConvertToTarget, 2,
/*5971*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5974*/          OPC_EmitInteger, MVT::i32, 14, 
/*5977*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5980*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5993*/        /*Scope*/ 59, /*->6053*/
/*5994*/          OPC_MoveChild, 0,
/*5996*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5999*/          OPC_RecordChild0, // #0 = $src3
/*6000*/          OPC_CheckChild0Type, MVT::v4i32,
/*6002*/          OPC_RecordChild1, // #1 = $lane
/*6003*/          OPC_MoveChild, 1,
/*6005*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6008*/          OPC_MoveParent,
/*6009*/          OPC_MoveParent,
/*6010*/          OPC_RecordChild1, // #2 = $src2
/*6011*/          OPC_MoveParent,
/*6012*/          OPC_RecordChild1, // #3 = $src1
/*6013*/          OPC_CheckType, MVT::v4i32,
/*6015*/          OPC_EmitConvertToTarget, 1,
/*6017*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6020*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*6029*/          OPC_EmitConvertToTarget, 1,
/*6031*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6034*/          OPC_EmitInteger, MVT::i32, 14, 
/*6037*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6040*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6053*/        0, /*End of Scope*/
/*6054*/      /*Scope*/ 116|128,2/*372*/, /*->6428*/
/*6056*/        OPC_RecordChild0, // #0 = $src1
/*6057*/        OPC_MoveChild, 1,
/*6059*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*6062*/        OPC_Scope, 52|128,1/*180*/, /*->6245*/ // 2 children in Scope
/*6065*/          OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*6068*/          OPC_RecordChild1, // #1 = $Vn
/*6069*/          OPC_Scope, 28, /*->6099*/ // 6 children in Scope
/*6071*/            OPC_CheckChild1Type, MVT::v8i8,
/*6073*/            OPC_RecordChild2, // #2 = $Vm
/*6074*/            OPC_CheckChild2Type, MVT::v8i8,
/*6076*/            OPC_MoveParent,
/*6077*/            OPC_CheckType, MVT::v8i8,
/*6079*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6081*/            OPC_EmitInteger, MVT::i32, 14, 
/*6084*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6087*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6099*/          /*Scope*/ 28, /*->6128*/
/*6100*/            OPC_CheckChild1Type, MVT::v4i16,
/*6102*/            OPC_RecordChild2, // #2 = $Vm
/*6103*/            OPC_CheckChild2Type, MVT::v4i16,
/*6105*/            OPC_MoveParent,
/*6106*/            OPC_CheckType, MVT::v4i16,
/*6108*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6110*/            OPC_EmitInteger, MVT::i32, 14, 
/*6113*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6116*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6128*/          /*Scope*/ 28, /*->6157*/
/*6129*/            OPC_CheckChild1Type, MVT::v2i32,
/*6131*/            OPC_RecordChild2, // #2 = $Vm
/*6132*/            OPC_CheckChild2Type, MVT::v2i32,
/*6134*/            OPC_MoveParent,
/*6135*/            OPC_CheckType, MVT::v2i32,
/*6137*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6139*/            OPC_EmitInteger, MVT::i32, 14, 
/*6142*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6145*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6157*/          /*Scope*/ 28, /*->6186*/
/*6158*/            OPC_CheckChild1Type, MVT::v16i8,
/*6160*/            OPC_RecordChild2, // #2 = $Vm
/*6161*/            OPC_CheckChild2Type, MVT::v16i8,
/*6163*/            OPC_MoveParent,
/*6164*/            OPC_CheckType, MVT::v16i8,
/*6166*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6168*/            OPC_EmitInteger, MVT::i32, 14, 
/*6171*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6174*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6186*/          /*Scope*/ 28, /*->6215*/
/*6187*/            OPC_CheckChild1Type, MVT::v8i16,
/*6189*/            OPC_RecordChild2, // #2 = $Vm
/*6190*/            OPC_CheckChild2Type, MVT::v8i16,
/*6192*/            OPC_MoveParent,
/*6193*/            OPC_CheckType, MVT::v8i16,
/*6195*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6197*/            OPC_EmitInteger, MVT::i32, 14, 
/*6200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6203*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6215*/          /*Scope*/ 28, /*->6244*/
/*6216*/            OPC_CheckChild1Type, MVT::v4i32,
/*6218*/            OPC_RecordChild2, // #2 = $Vm
/*6219*/            OPC_CheckChild2Type, MVT::v4i32,
/*6221*/            OPC_MoveParent,
/*6222*/            OPC_CheckType, MVT::v4i32,
/*6224*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6226*/            OPC_EmitInteger, MVT::i32, 14, 
/*6229*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6232*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6244*/          0, /*End of Scope*/
/*6245*/        /*Scope*/ 52|128,1/*180*/, /*->6427*/
/*6247*/          OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*6250*/          OPC_RecordChild1, // #1 = $Vn
/*6251*/          OPC_Scope, 28, /*->6281*/ // 6 children in Scope
/*6253*/            OPC_CheckChild1Type, MVT::v8i8,
/*6255*/            OPC_RecordChild2, // #2 = $Vm
/*6256*/            OPC_CheckChild2Type, MVT::v8i8,
/*6258*/            OPC_MoveParent,
/*6259*/            OPC_CheckType, MVT::v8i8,
/*6261*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6263*/            OPC_EmitInteger, MVT::i32, 14, 
/*6266*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6269*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6281*/          /*Scope*/ 28, /*->6310*/
/*6282*/            OPC_CheckChild1Type, MVT::v4i16,
/*6284*/            OPC_RecordChild2, // #2 = $Vm
/*6285*/            OPC_CheckChild2Type, MVT::v4i16,
/*6287*/            OPC_MoveParent,
/*6288*/            OPC_CheckType, MVT::v4i16,
/*6290*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6292*/            OPC_EmitInteger, MVT::i32, 14, 
/*6295*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6298*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6310*/          /*Scope*/ 28, /*->6339*/
/*6311*/            OPC_CheckChild1Type, MVT::v2i32,
/*6313*/            OPC_RecordChild2, // #2 = $Vm
/*6314*/            OPC_CheckChild2Type, MVT::v2i32,
/*6316*/            OPC_MoveParent,
/*6317*/            OPC_CheckType, MVT::v2i32,
/*6319*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6321*/            OPC_EmitInteger, MVT::i32, 14, 
/*6324*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6339*/          /*Scope*/ 28, /*->6368*/
/*6340*/            OPC_CheckChild1Type, MVT::v16i8,
/*6342*/            OPC_RecordChild2, // #2 = $Vm
/*6343*/            OPC_CheckChild2Type, MVT::v16i8,
/*6345*/            OPC_MoveParent,
/*6346*/            OPC_CheckType, MVT::v16i8,
/*6348*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6350*/            OPC_EmitInteger, MVT::i32, 14, 
/*6353*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6356*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6368*/          /*Scope*/ 28, /*->6397*/
/*6369*/            OPC_CheckChild1Type, MVT::v8i16,
/*6371*/            OPC_RecordChild2, // #2 = $Vm
/*6372*/            OPC_CheckChild2Type, MVT::v8i16,
/*6374*/            OPC_MoveParent,
/*6375*/            OPC_CheckType, MVT::v8i16,
/*6377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6379*/            OPC_EmitInteger, MVT::i32, 14, 
/*6382*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6385*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6397*/          /*Scope*/ 28, /*->6426*/
/*6398*/            OPC_CheckChild1Type, MVT::v4i32,
/*6400*/            OPC_RecordChild2, // #2 = $Vm
/*6401*/            OPC_CheckChild2Type, MVT::v4i32,
/*6403*/            OPC_MoveParent,
/*6404*/            OPC_CheckType, MVT::v4i32,
/*6406*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6408*/            OPC_EmitInteger, MVT::i32, 14, 
/*6411*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6414*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6426*/          0, /*End of Scope*/
/*6427*/        0, /*End of Scope*/
/*6428*/      /*Scope*/ 90|128,4/*602*/, /*->7032*/
/*6430*/        OPC_MoveChild, 0,
/*6432*/        OPC_SwitchOpcode /*3 cases */, 122|128,2/*378*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->6815
/*6437*/          OPC_Scope, 58|128,1/*186*/, /*->6626*/ // 2 children in Scope
/*6440*/            OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*6443*/            OPC_RecordChild1, // #0 = $Vn
/*6444*/            OPC_Scope, 29, /*->6475*/ // 6 children in Scope
/*6446*/              OPC_CheckChild1Type, MVT::v8i8,
/*6448*/              OPC_RecordChild2, // #1 = $Vm
/*6449*/              OPC_CheckChild2Type, MVT::v8i8,
/*6451*/              OPC_MoveParent,
/*6452*/              OPC_RecordChild1, // #2 = $src1
/*6453*/              OPC_CheckType, MVT::v8i8,
/*6455*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6457*/              OPC_EmitInteger, MVT::i32, 14, 
/*6460*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6463*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6475*/            /*Scope*/ 29, /*->6505*/
/*6476*/              OPC_CheckChild1Type, MVT::v4i16,
/*6478*/              OPC_RecordChild2, // #1 = $Vm
/*6479*/              OPC_CheckChild2Type, MVT::v4i16,
/*6481*/              OPC_MoveParent,
/*6482*/              OPC_RecordChild1, // #2 = $src1
/*6483*/              OPC_CheckType, MVT::v4i16,
/*6485*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6487*/              OPC_EmitInteger, MVT::i32, 14, 
/*6490*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6493*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6505*/            /*Scope*/ 29, /*->6535*/
/*6506*/              OPC_CheckChild1Type, MVT::v2i32,
/*6508*/              OPC_RecordChild2, // #1 = $Vm
/*6509*/              OPC_CheckChild2Type, MVT::v2i32,
/*6511*/              OPC_MoveParent,
/*6512*/              OPC_RecordChild1, // #2 = $src1
/*6513*/              OPC_CheckType, MVT::v2i32,
/*6515*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6517*/              OPC_EmitInteger, MVT::i32, 14, 
/*6520*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6523*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6535*/            /*Scope*/ 29, /*->6565*/
/*6536*/              OPC_CheckChild1Type, MVT::v16i8,
/*6538*/              OPC_RecordChild2, // #1 = $Vm
/*6539*/              OPC_CheckChild2Type, MVT::v16i8,
/*6541*/              OPC_MoveParent,
/*6542*/              OPC_RecordChild1, // #2 = $src1
/*6543*/              OPC_CheckType, MVT::v16i8,
/*6545*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6547*/              OPC_EmitInteger, MVT::i32, 14, 
/*6550*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6553*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6565*/            /*Scope*/ 29, /*->6595*/
/*6566*/              OPC_CheckChild1Type, MVT::v8i16,
/*6568*/              OPC_RecordChild2, // #1 = $Vm
/*6569*/              OPC_CheckChild2Type, MVT::v8i16,
/*6571*/              OPC_MoveParent,
/*6572*/              OPC_RecordChild1, // #2 = $src1
/*6573*/              OPC_CheckType, MVT::v8i16,
/*6575*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6577*/              OPC_EmitInteger, MVT::i32, 14, 
/*6580*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6583*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6595*/            /*Scope*/ 29, /*->6625*/
/*6596*/              OPC_CheckChild1Type, MVT::v4i32,
/*6598*/              OPC_RecordChild2, // #1 = $Vm
/*6599*/              OPC_CheckChild2Type, MVT::v4i32,
/*6601*/              OPC_MoveParent,
/*6602*/              OPC_RecordChild1, // #2 = $src1
/*6603*/              OPC_CheckType, MVT::v4i32,
/*6605*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6607*/              OPC_EmitInteger, MVT::i32, 14, 
/*6610*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6613*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6625*/            0, /*End of Scope*/
/*6626*/          /*Scope*/ 58|128,1/*186*/, /*->6814*/
/*6628*/            OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*6631*/            OPC_RecordChild1, // #0 = $Vn
/*6632*/            OPC_Scope, 29, /*->6663*/ // 6 children in Scope
/*6634*/              OPC_CheckChild1Type, MVT::v8i8,
/*6636*/              OPC_RecordChild2, // #1 = $Vm
/*6637*/              OPC_CheckChild2Type, MVT::v8i8,
/*6639*/              OPC_MoveParent,
/*6640*/              OPC_RecordChild1, // #2 = $src1
/*6641*/              OPC_CheckType, MVT::v8i8,
/*6643*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6645*/              OPC_EmitInteger, MVT::i32, 14, 
/*6648*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6651*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6663*/            /*Scope*/ 29, /*->6693*/
/*6664*/              OPC_CheckChild1Type, MVT::v4i16,
/*6666*/              OPC_RecordChild2, // #1 = $Vm
/*6667*/              OPC_CheckChild2Type, MVT::v4i16,
/*6669*/              OPC_MoveParent,
/*6670*/              OPC_RecordChild1, // #2 = $src1
/*6671*/              OPC_CheckType, MVT::v4i16,
/*6673*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6675*/              OPC_EmitInteger, MVT::i32, 14, 
/*6678*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6681*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6693*/            /*Scope*/ 29, /*->6723*/
/*6694*/              OPC_CheckChild1Type, MVT::v2i32,
/*6696*/              OPC_RecordChild2, // #1 = $Vm
/*6697*/              OPC_CheckChild2Type, MVT::v2i32,
/*6699*/              OPC_MoveParent,
/*6700*/              OPC_RecordChild1, // #2 = $src1
/*6701*/              OPC_CheckType, MVT::v2i32,
/*6703*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6705*/              OPC_EmitInteger, MVT::i32, 14, 
/*6708*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6711*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6723*/            /*Scope*/ 29, /*->6753*/
/*6724*/              OPC_CheckChild1Type, MVT::v16i8,
/*6726*/              OPC_RecordChild2, // #1 = $Vm
/*6727*/              OPC_CheckChild2Type, MVT::v16i8,
/*6729*/              OPC_MoveParent,
/*6730*/              OPC_RecordChild1, // #2 = $src1
/*6731*/              OPC_CheckType, MVT::v16i8,
/*6733*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6735*/              OPC_EmitInteger, MVT::i32, 14, 
/*6738*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6741*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6753*/            /*Scope*/ 29, /*->6783*/
/*6754*/              OPC_CheckChild1Type, MVT::v8i16,
/*6756*/              OPC_RecordChild2, // #1 = $Vm
/*6757*/              OPC_CheckChild2Type, MVT::v8i16,
/*6759*/              OPC_MoveParent,
/*6760*/              OPC_RecordChild1, // #2 = $src1
/*6761*/              OPC_CheckType, MVT::v8i16,
/*6763*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6765*/              OPC_EmitInteger, MVT::i32, 14, 
/*6768*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6771*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6783*/            /*Scope*/ 29, /*->6813*/
/*6784*/              OPC_CheckChild1Type, MVT::v4i32,
/*6786*/              OPC_RecordChild2, // #1 = $Vm
/*6787*/              OPC_CheckChild2Type, MVT::v4i32,
/*6789*/              OPC_MoveParent,
/*6790*/              OPC_RecordChild1, // #2 = $src1
/*6791*/              OPC_CheckType, MVT::v4i32,
/*6793*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6795*/              OPC_EmitInteger, MVT::i32, 14, 
/*6798*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6801*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6813*/            0, /*End of Scope*/
/*6814*/          0, /*End of Scope*/
/*6815*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->6923
/*6818*/          OPC_RecordChild0, // #0 = $Vn
/*6819*/          OPC_Scope, 33, /*->6854*/ // 3 children in Scope
/*6821*/            OPC_CheckChild0Type, MVT::v8i8,
/*6823*/            OPC_MoveParent,
/*6824*/            OPC_MoveChild, 1,
/*6826*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6829*/            OPC_RecordChild0, // #1 = $Vm
/*6830*/            OPC_CheckChild0Type, MVT::v8i8,
/*6832*/            OPC_MoveParent,
/*6833*/            OPC_CheckType, MVT::v8i16,
/*6835*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6837*/            OPC_EmitInteger, MVT::i32, 14, 
/*6840*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6843*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6854*/          /*Scope*/ 33, /*->6888*/
/*6855*/            OPC_CheckChild0Type, MVT::v4i16,
/*6857*/            OPC_MoveParent,
/*6858*/            OPC_MoveChild, 1,
/*6860*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6863*/            OPC_RecordChild0, // #1 = $Vm
/*6864*/            OPC_CheckChild0Type, MVT::v4i16,
/*6866*/            OPC_MoveParent,
/*6867*/            OPC_CheckType, MVT::v4i32,
/*6869*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6871*/            OPC_EmitInteger, MVT::i32, 14, 
/*6874*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6877*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6888*/          /*Scope*/ 33, /*->6922*/
/*6889*/            OPC_CheckChild0Type, MVT::v2i32,
/*6891*/            OPC_MoveParent,
/*6892*/            OPC_MoveChild, 1,
/*6894*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6897*/            OPC_RecordChild0, // #1 = $Vm
/*6898*/            OPC_CheckChild0Type, MVT::v2i32,
/*6900*/            OPC_MoveParent,
/*6901*/            OPC_CheckType, MVT::v2i64,
/*6903*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6905*/            OPC_EmitInteger, MVT::i32, 14, 
/*6908*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6911*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6922*/          0, /*End of Scope*/
/*6923*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->7031
/*6926*/          OPC_RecordChild0, // #0 = $Vn
/*6927*/          OPC_Scope, 33, /*->6962*/ // 3 children in Scope
/*6929*/            OPC_CheckChild0Type, MVT::v8i8,
/*6931*/            OPC_MoveParent,
/*6932*/            OPC_MoveChild, 1,
/*6934*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6937*/            OPC_RecordChild0, // #1 = $Vm
/*6938*/            OPC_CheckChild0Type, MVT::v8i8,
/*6940*/            OPC_MoveParent,
/*6941*/            OPC_CheckType, MVT::v8i16,
/*6943*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6945*/            OPC_EmitInteger, MVT::i32, 14, 
/*6948*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6951*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6962*/          /*Scope*/ 33, /*->6996*/
/*6963*/            OPC_CheckChild0Type, MVT::v4i16,
/*6965*/            OPC_MoveParent,
/*6966*/            OPC_MoveChild, 1,
/*6968*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6971*/            OPC_RecordChild0, // #1 = $Vm
/*6972*/            OPC_CheckChild0Type, MVT::v4i16,
/*6974*/            OPC_MoveParent,
/*6975*/            OPC_CheckType, MVT::v4i32,
/*6977*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6979*/            OPC_EmitInteger, MVT::i32, 14, 
/*6982*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6985*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6996*/          /*Scope*/ 33, /*->7030*/
/*6997*/            OPC_CheckChild0Type, MVT::v2i32,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveChild, 1,
/*7002*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7005*/            OPC_RecordChild0, // #1 = $Vm
/*7006*/            OPC_CheckChild0Type, MVT::v2i32,
/*7008*/            OPC_MoveParent,
/*7009*/            OPC_CheckType, MVT::v2i64,
/*7011*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7013*/            OPC_EmitInteger, MVT::i32, 14, 
/*7016*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7019*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7030*/          0, /*End of Scope*/
/*7031*/        0, // EndSwitchOpcode
/*7032*/      /*Scope*/ 65|128,6/*833*/, /*->7867*/
/*7034*/        OPC_RecordChild0, // #0 = $src1
/*7035*/        OPC_MoveChild, 1,
/*7037*/        OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRs),// ->7245
/*7042*/          OPC_RecordChild0, // #1 = $Vm
/*7043*/          OPC_RecordChild1, // #2 = $SIMM
/*7044*/          OPC_MoveChild, 1,
/*7046*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7049*/          OPC_MoveParent,
/*7050*/          OPC_MoveParent,
/*7051*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7076
/*7054*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7056*/            OPC_EmitConvertToTarget, 2,
/*7058*/            OPC_EmitInteger, MVT::i32, 14, 
/*7061*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7064*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7076*/          /*SwitchType*/ 22, MVT::v4i16,// ->7100
/*7078*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7080*/            OPC_EmitConvertToTarget, 2,
/*7082*/            OPC_EmitInteger, MVT::i32, 14, 
/*7085*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7088*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7100*/          /*SwitchType*/ 22, MVT::v2i32,// ->7124
/*7102*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7104*/            OPC_EmitConvertToTarget, 2,
/*7106*/            OPC_EmitInteger, MVT::i32, 14, 
/*7109*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7112*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7124*/          /*SwitchType*/ 22, MVT::v1i64,// ->7148
/*7126*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7128*/            OPC_EmitConvertToTarget, 2,
/*7130*/            OPC_EmitInteger, MVT::i32, 14, 
/*7133*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7136*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7148*/          /*SwitchType*/ 22, MVT::v16i8,// ->7172
/*7150*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7152*/            OPC_EmitConvertToTarget, 2,
/*7154*/            OPC_EmitInteger, MVT::i32, 14, 
/*7157*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7160*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7172*/          /*SwitchType*/ 22, MVT::v8i16,// ->7196
/*7174*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7176*/            OPC_EmitConvertToTarget, 2,
/*7178*/            OPC_EmitInteger, MVT::i32, 14, 
/*7181*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7184*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7196*/          /*SwitchType*/ 22, MVT::v4i32,// ->7220
/*7198*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7200*/            OPC_EmitConvertToTarget, 2,
/*7202*/            OPC_EmitInteger, MVT::i32, 14, 
/*7205*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7208*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7220*/          /*SwitchType*/ 22, MVT::v2i64,// ->7244
/*7222*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7224*/            OPC_EmitConvertToTarget, 2,
/*7226*/            OPC_EmitInteger, MVT::i32, 14, 
/*7229*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7232*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7244*/          0, // EndSwitchType
/*7245*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRu),// ->7452
/*7249*/          OPC_RecordChild0, // #1 = $Vm
/*7250*/          OPC_RecordChild1, // #2 = $SIMM
/*7251*/          OPC_MoveChild, 1,
/*7253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7256*/          OPC_MoveParent,
/*7257*/          OPC_MoveParent,
/*7258*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7283
/*7261*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7263*/            OPC_EmitConvertToTarget, 2,
/*7265*/            OPC_EmitInteger, MVT::i32, 14, 
/*7268*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7271*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7283*/          /*SwitchType*/ 22, MVT::v4i16,// ->7307
/*7285*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7287*/            OPC_EmitConvertToTarget, 2,
/*7289*/            OPC_EmitInteger, MVT::i32, 14, 
/*7292*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7295*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7307*/          /*SwitchType*/ 22, MVT::v2i32,// ->7331
/*7309*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7311*/            OPC_EmitConvertToTarget, 2,
/*7313*/            OPC_EmitInteger, MVT::i32, 14, 
/*7316*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7319*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7331*/          /*SwitchType*/ 22, MVT::v1i64,// ->7355
/*7333*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7335*/            OPC_EmitConvertToTarget, 2,
/*7337*/            OPC_EmitInteger, MVT::i32, 14, 
/*7340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7355*/          /*SwitchType*/ 22, MVT::v16i8,// ->7379
/*7357*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7359*/            OPC_EmitConvertToTarget, 2,
/*7361*/            OPC_EmitInteger, MVT::i32, 14, 
/*7364*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7367*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7379*/          /*SwitchType*/ 22, MVT::v8i16,// ->7403
/*7381*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7383*/            OPC_EmitConvertToTarget, 2,
/*7385*/            OPC_EmitInteger, MVT::i32, 14, 
/*7388*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7391*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7403*/          /*SwitchType*/ 22, MVT::v4i32,// ->7427
/*7405*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7407*/            OPC_EmitConvertToTarget, 2,
/*7409*/            OPC_EmitInteger, MVT::i32, 14, 
/*7412*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7415*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7427*/          /*SwitchType*/ 22, MVT::v2i64,// ->7451
/*7429*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7431*/            OPC_EmitConvertToTarget, 2,
/*7433*/            OPC_EmitInteger, MVT::i32, 14, 
/*7436*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7439*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7451*/          0, // EndSwitchType
/*7452*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRs),// ->7659
/*7456*/          OPC_RecordChild0, // #1 = $Vm
/*7457*/          OPC_RecordChild1, // #2 = $SIMM
/*7458*/          OPC_MoveChild, 1,
/*7460*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7463*/          OPC_MoveParent,
/*7464*/          OPC_MoveParent,
/*7465*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7490
/*7468*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7470*/            OPC_EmitConvertToTarget, 2,
/*7472*/            OPC_EmitInteger, MVT::i32, 14, 
/*7475*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7478*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7490*/          /*SwitchType*/ 22, MVT::v4i16,// ->7514
/*7492*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7494*/            OPC_EmitConvertToTarget, 2,
/*7496*/            OPC_EmitInteger, MVT::i32, 14, 
/*7499*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7502*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7514*/          /*SwitchType*/ 22, MVT::v2i32,// ->7538
/*7516*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7518*/            OPC_EmitConvertToTarget, 2,
/*7520*/            OPC_EmitInteger, MVT::i32, 14, 
/*7523*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7526*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7538*/          /*SwitchType*/ 22, MVT::v1i64,// ->7562
/*7540*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7542*/            OPC_EmitConvertToTarget, 2,
/*7544*/            OPC_EmitInteger, MVT::i32, 14, 
/*7547*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7550*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7562*/          /*SwitchType*/ 22, MVT::v16i8,// ->7586
/*7564*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7566*/            OPC_EmitConvertToTarget, 2,
/*7568*/            OPC_EmitInteger, MVT::i32, 14, 
/*7571*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7574*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7586*/          /*SwitchType*/ 22, MVT::v8i16,// ->7610
/*7588*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7590*/            OPC_EmitConvertToTarget, 2,
/*7592*/            OPC_EmitInteger, MVT::i32, 14, 
/*7595*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7598*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7610*/          /*SwitchType*/ 22, MVT::v4i32,// ->7634
/*7612*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7614*/            OPC_EmitConvertToTarget, 2,
/*7616*/            OPC_EmitInteger, MVT::i32, 14, 
/*7619*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7622*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7634*/          /*SwitchType*/ 22, MVT::v2i64,// ->7658
/*7636*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7638*/            OPC_EmitConvertToTarget, 2,
/*7640*/            OPC_EmitInteger, MVT::i32, 14, 
/*7643*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7646*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7658*/          0, // EndSwitchType
/*7659*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRu),// ->7866
/*7663*/          OPC_RecordChild0, // #1 = $Vm
/*7664*/          OPC_RecordChild1, // #2 = $SIMM
/*7665*/          OPC_MoveChild, 1,
/*7667*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7670*/          OPC_MoveParent,
/*7671*/          OPC_MoveParent,
/*7672*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7697
/*7675*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7677*/            OPC_EmitConvertToTarget, 2,
/*7679*/            OPC_EmitInteger, MVT::i32, 14, 
/*7682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7697*/          /*SwitchType*/ 22, MVT::v4i16,// ->7721
/*7699*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7701*/            OPC_EmitConvertToTarget, 2,
/*7703*/            OPC_EmitInteger, MVT::i32, 14, 
/*7706*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7709*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7721*/          /*SwitchType*/ 22, MVT::v2i32,// ->7745
/*7723*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7725*/            OPC_EmitConvertToTarget, 2,
/*7727*/            OPC_EmitInteger, MVT::i32, 14, 
/*7730*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7733*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7745*/          /*SwitchType*/ 22, MVT::v1i64,// ->7769
/*7747*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7749*/            OPC_EmitConvertToTarget, 2,
/*7751*/            OPC_EmitInteger, MVT::i32, 14, 
/*7754*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7757*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7769*/          /*SwitchType*/ 22, MVT::v16i8,// ->7793
/*7771*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7773*/            OPC_EmitConvertToTarget, 2,
/*7775*/            OPC_EmitInteger, MVT::i32, 14, 
/*7778*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7781*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7793*/          /*SwitchType*/ 22, MVT::v8i16,// ->7817
/*7795*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7797*/            OPC_EmitConvertToTarget, 2,
/*7799*/            OPC_EmitInteger, MVT::i32, 14, 
/*7802*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7805*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7817*/          /*SwitchType*/ 22, MVT::v4i32,// ->7841
/*7819*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7821*/            OPC_EmitConvertToTarget, 2,
/*7823*/            OPC_EmitInteger, MVT::i32, 14, 
/*7826*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7829*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7841*/          /*SwitchType*/ 22, MVT::v2i64,// ->7865
/*7843*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7845*/            OPC_EmitConvertToTarget, 2,
/*7847*/            OPC_EmitInteger, MVT::i32, 14, 
/*7850*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7853*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7865*/          0, // EndSwitchType
/*7866*/        0, // EndSwitchOpcode
/*7867*/      /*Scope*/ 68|128,6/*836*/, /*->8705*/
/*7869*/        OPC_MoveChild, 0,
/*7871*/        OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRs),// ->8080
/*7876*/          OPC_RecordChild0, // #0 = $Vm
/*7877*/          OPC_RecordChild1, // #1 = $SIMM
/*7878*/          OPC_MoveChild, 1,
/*7880*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7883*/          OPC_MoveParent,
/*7884*/          OPC_MoveParent,
/*7885*/          OPC_RecordChild1, // #2 = $src1
/*7886*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7911
/*7889*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7891*/            OPC_EmitConvertToTarget, 1,
/*7893*/            OPC_EmitInteger, MVT::i32, 14, 
/*7896*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7899*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7911*/          /*SwitchType*/ 22, MVT::v4i16,// ->7935
/*7913*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7915*/            OPC_EmitConvertToTarget, 1,
/*7917*/            OPC_EmitInteger, MVT::i32, 14, 
/*7920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7923*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7935*/          /*SwitchType*/ 22, MVT::v2i32,// ->7959
/*7937*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7939*/            OPC_EmitConvertToTarget, 1,
/*7941*/            OPC_EmitInteger, MVT::i32, 14, 
/*7944*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7947*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7959*/          /*SwitchType*/ 22, MVT::v1i64,// ->7983
/*7961*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7963*/            OPC_EmitConvertToTarget, 1,
/*7965*/            OPC_EmitInteger, MVT::i32, 14, 
/*7968*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7971*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7983*/          /*SwitchType*/ 22, MVT::v16i8,// ->8007
/*7985*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7987*/            OPC_EmitConvertToTarget, 1,
/*7989*/            OPC_EmitInteger, MVT::i32, 14, 
/*7992*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7995*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8007*/          /*SwitchType*/ 22, MVT::v8i16,// ->8031
/*8009*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8011*/            OPC_EmitConvertToTarget, 1,
/*8013*/            OPC_EmitInteger, MVT::i32, 14, 
/*8016*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8019*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8031*/          /*SwitchType*/ 22, MVT::v4i32,// ->8055
/*8033*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8035*/            OPC_EmitConvertToTarget, 1,
/*8037*/            OPC_EmitInteger, MVT::i32, 14, 
/*8040*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8043*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8055*/          /*SwitchType*/ 22, MVT::v2i64,// ->8079
/*8057*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8059*/            OPC_EmitConvertToTarget, 1,
/*8061*/            OPC_EmitInteger, MVT::i32, 14, 
/*8064*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8067*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8079*/          0, // EndSwitchType
/*8080*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRu),// ->8288
/*8084*/          OPC_RecordChild0, // #0 = $Vm
/*8085*/          OPC_RecordChild1, // #1 = $SIMM
/*8086*/          OPC_MoveChild, 1,
/*8088*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8091*/          OPC_MoveParent,
/*8092*/          OPC_MoveParent,
/*8093*/          OPC_RecordChild1, // #2 = $src1
/*8094*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8119
/*8097*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8099*/            OPC_EmitConvertToTarget, 1,
/*8101*/            OPC_EmitInteger, MVT::i32, 14, 
/*8104*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8107*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8119*/          /*SwitchType*/ 22, MVT::v4i16,// ->8143
/*8121*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8123*/            OPC_EmitConvertToTarget, 1,
/*8125*/            OPC_EmitInteger, MVT::i32, 14, 
/*8128*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8131*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8143*/          /*SwitchType*/ 22, MVT::v2i32,// ->8167
/*8145*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8147*/            OPC_EmitConvertToTarget, 1,
/*8149*/            OPC_EmitInteger, MVT::i32, 14, 
/*8152*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8155*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8167*/          /*SwitchType*/ 22, MVT::v1i64,// ->8191
/*8169*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8171*/            OPC_EmitConvertToTarget, 1,
/*8173*/            OPC_EmitInteger, MVT::i32, 14, 
/*8176*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8179*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8191*/          /*SwitchType*/ 22, MVT::v16i8,// ->8215
/*8193*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8195*/            OPC_EmitConvertToTarget, 1,
/*8197*/            OPC_EmitInteger, MVT::i32, 14, 
/*8200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8203*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8215*/          /*SwitchType*/ 22, MVT::v8i16,// ->8239
/*8217*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8219*/            OPC_EmitConvertToTarget, 1,
/*8221*/            OPC_EmitInteger, MVT::i32, 14, 
/*8224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8239*/          /*SwitchType*/ 22, MVT::v4i32,// ->8263
/*8241*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8243*/            OPC_EmitConvertToTarget, 1,
/*8245*/            OPC_EmitInteger, MVT::i32, 14, 
/*8248*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8251*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8263*/          /*SwitchType*/ 22, MVT::v2i64,// ->8287
/*8265*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8267*/            OPC_EmitConvertToTarget, 1,
/*8269*/            OPC_EmitInteger, MVT::i32, 14, 
/*8272*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8275*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8287*/          0, // EndSwitchType
/*8288*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRs),// ->8496
/*8292*/          OPC_RecordChild0, // #0 = $Vm
/*8293*/          OPC_RecordChild1, // #1 = $SIMM
/*8294*/          OPC_MoveChild, 1,
/*8296*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8299*/          OPC_MoveParent,
/*8300*/          OPC_MoveParent,
/*8301*/          OPC_RecordChild1, // #2 = $src1
/*8302*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8327
/*8305*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8307*/            OPC_EmitConvertToTarget, 1,
/*8309*/            OPC_EmitInteger, MVT::i32, 14, 
/*8312*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8315*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8327*/          /*SwitchType*/ 22, MVT::v4i16,// ->8351
/*8329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8331*/            OPC_EmitConvertToTarget, 1,
/*8333*/            OPC_EmitInteger, MVT::i32, 14, 
/*8336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8351*/          /*SwitchType*/ 22, MVT::v2i32,// ->8375
/*8353*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8355*/            OPC_EmitConvertToTarget, 1,
/*8357*/            OPC_EmitInteger, MVT::i32, 14, 
/*8360*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8363*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8375*/          /*SwitchType*/ 22, MVT::v1i64,// ->8399
/*8377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8379*/            OPC_EmitConvertToTarget, 1,
/*8381*/            OPC_EmitInteger, MVT::i32, 14, 
/*8384*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8387*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8399*/          /*SwitchType*/ 22, MVT::v16i8,// ->8423
/*8401*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8403*/            OPC_EmitConvertToTarget, 1,
/*8405*/            OPC_EmitInteger, MVT::i32, 14, 
/*8408*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8411*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8423*/          /*SwitchType*/ 22, MVT::v8i16,// ->8447
/*8425*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8427*/            OPC_EmitConvertToTarget, 1,
/*8429*/            OPC_EmitInteger, MVT::i32, 14, 
/*8432*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8435*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8447*/          /*SwitchType*/ 22, MVT::v4i32,// ->8471
/*8449*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8451*/            OPC_EmitConvertToTarget, 1,
/*8453*/            OPC_EmitInteger, MVT::i32, 14, 
/*8456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8459*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8471*/          /*SwitchType*/ 22, MVT::v2i64,// ->8495
/*8473*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8475*/            OPC_EmitConvertToTarget, 1,
/*8477*/            OPC_EmitInteger, MVT::i32, 14, 
/*8480*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8483*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8495*/          0, // EndSwitchType
/*8496*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRu),// ->8704
/*8500*/          OPC_RecordChild0, // #0 = $Vm
/*8501*/          OPC_RecordChild1, // #1 = $SIMM
/*8502*/          OPC_MoveChild, 1,
/*8504*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8507*/          OPC_MoveParent,
/*8508*/          OPC_MoveParent,
/*8509*/          OPC_RecordChild1, // #2 = $src1
/*8510*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8535
/*8513*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8515*/            OPC_EmitConvertToTarget, 1,
/*8517*/            OPC_EmitInteger, MVT::i32, 14, 
/*8520*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8523*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8535*/          /*SwitchType*/ 22, MVT::v4i16,// ->8559
/*8537*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8539*/            OPC_EmitConvertToTarget, 1,
/*8541*/            OPC_EmitInteger, MVT::i32, 14, 
/*8544*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8547*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8559*/          /*SwitchType*/ 22, MVT::v2i32,// ->8583
/*8561*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8563*/            OPC_EmitConvertToTarget, 1,
/*8565*/            OPC_EmitInteger, MVT::i32, 14, 
/*8568*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8571*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8583*/          /*SwitchType*/ 22, MVT::v1i64,// ->8607
/*8585*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8587*/            OPC_EmitConvertToTarget, 1,
/*8589*/            OPC_EmitInteger, MVT::i32, 14, 
/*8592*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8595*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8607*/          /*SwitchType*/ 22, MVT::v16i8,// ->8631
/*8609*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8611*/            OPC_EmitConvertToTarget, 1,
/*8613*/            OPC_EmitInteger, MVT::i32, 14, 
/*8616*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8619*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8631*/          /*SwitchType*/ 22, MVT::v8i16,// ->8655
/*8633*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8635*/            OPC_EmitConvertToTarget, 1,
/*8637*/            OPC_EmitInteger, MVT::i32, 14, 
/*8640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8655*/          /*SwitchType*/ 22, MVT::v4i32,// ->8679
/*8657*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8659*/            OPC_EmitConvertToTarget, 1,
/*8661*/            OPC_EmitInteger, MVT::i32, 14, 
/*8664*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8667*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8679*/          /*SwitchType*/ 22, MVT::v2i64,// ->8703
/*8681*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8683*/            OPC_EmitConvertToTarget, 1,
/*8685*/            OPC_EmitInteger, MVT::i32, 14, 
/*8688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8703*/          0, // EndSwitchType
/*8704*/        0, // EndSwitchOpcode
/*8705*/      /*Scope*/ 98|128,3/*482*/, /*->9189*/
/*8707*/        OPC_RecordChild0, // #0 = $Vn
/*8708*/        OPC_MoveChild, 1,
/*8710*/        OPC_SwitchOpcode /*5 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->8792
/*8714*/          OPC_RecordChild0, // #1 = $Vm
/*8715*/          OPC_Scope, 24, /*->8741*/ // 3 children in Scope
/*8717*/            OPC_CheckChild0Type, MVT::v8i8,
/*8719*/            OPC_MoveParent,
/*8720*/            OPC_CheckType, MVT::v8i16,
/*8722*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8724*/            OPC_EmitInteger, MVT::i32, 14, 
/*8727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8741*/          /*Scope*/ 24, /*->8766*/
/*8742*/            OPC_CheckChild0Type, MVT::v4i16,
/*8744*/            OPC_MoveParent,
/*8745*/            OPC_CheckType, MVT::v4i32,
/*8747*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8749*/            OPC_EmitInteger, MVT::i32, 14, 
/*8752*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8755*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8766*/          /*Scope*/ 24, /*->8791*/
/*8767*/            OPC_CheckChild0Type, MVT::v2i32,
/*8769*/            OPC_MoveParent,
/*8770*/            OPC_CheckType, MVT::v2i64,
/*8772*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8774*/            OPC_EmitInteger, MVT::i32, 14, 
/*8777*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8780*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8791*/          0, /*End of Scope*/
/*8792*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->8873
/*8795*/          OPC_RecordChild0, // #1 = $Vm
/*8796*/          OPC_Scope, 24, /*->8822*/ // 3 children in Scope
/*8798*/            OPC_CheckChild0Type, MVT::v8i8,
/*8800*/            OPC_MoveParent,
/*8801*/            OPC_CheckType, MVT::v8i16,
/*8803*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8805*/            OPC_EmitInteger, MVT::i32, 14, 
/*8808*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8811*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8822*/          /*Scope*/ 24, /*->8847*/
/*8823*/            OPC_CheckChild0Type, MVT::v4i16,
/*8825*/            OPC_MoveParent,
/*8826*/            OPC_CheckType, MVT::v4i32,
/*8828*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8830*/            OPC_EmitInteger, MVT::i32, 14, 
/*8833*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8836*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8847*/          /*Scope*/ 24, /*->8872*/
/*8848*/            OPC_CheckChild0Type, MVT::v2i32,
/*8850*/            OPC_MoveParent,
/*8851*/            OPC_CheckType, MVT::v2i64,
/*8853*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8855*/            OPC_EmitInteger, MVT::i32, 14, 
/*8858*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8861*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8872*/          0, /*End of Scope*/
/*8873*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->9014
/*8877*/          OPC_RecordChild0, // #1 = $Vn
/*8878*/          OPC_RecordChild1, // #2 = $Vm
/*8879*/          OPC_MoveParent,
/*8880*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8903
/*8883*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8885*/            OPC_EmitInteger, MVT::i32, 14, 
/*8888*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8891*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8903*/          /*SwitchType*/ 20, MVT::v4i16,// ->8925
/*8905*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8907*/            OPC_EmitInteger, MVT::i32, 14, 
/*8910*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8925*/          /*SwitchType*/ 20, MVT::v2i32,// ->8947
/*8927*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8929*/            OPC_EmitInteger, MVT::i32, 14, 
/*8932*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8935*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8947*/          /*SwitchType*/ 20, MVT::v16i8,// ->8969
/*8949*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8951*/            OPC_EmitInteger, MVT::i32, 14, 
/*8954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8957*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8969*/          /*SwitchType*/ 20, MVT::v8i16,// ->8991
/*8971*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8973*/            OPC_EmitInteger, MVT::i32, 14, 
/*8976*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8979*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8991*/          /*SwitchType*/ 20, MVT::v4i32,// ->9013
/*8993*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8995*/            OPC_EmitInteger, MVT::i32, 14, 
/*8998*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9001*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9013*/          0, // EndSwitchType
/*9014*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->9101
/*9017*/          OPC_RecordChild0, // #1 = $Vn
/*9018*/          OPC_Scope, 26, /*->9046*/ // 3 children in Scope
/*9020*/            OPC_CheckChild0Type, MVT::v8i8,
/*9022*/            OPC_RecordChild1, // #2 = $Vm
/*9023*/            OPC_MoveParent,
/*9024*/            OPC_CheckType, MVT::v8i16,
/*9026*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9028*/            OPC_EmitInteger, MVT::i32, 14, 
/*9031*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9034*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9046*/          /*Scope*/ 26, /*->9073*/
/*9047*/            OPC_CheckChild0Type, MVT::v4i16,
/*9049*/            OPC_RecordChild1, // #2 = $Vm
/*9050*/            OPC_MoveParent,
/*9051*/            OPC_CheckType, MVT::v4i32,
/*9053*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9055*/            OPC_EmitInteger, MVT::i32, 14, 
/*9058*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9061*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9073*/          /*Scope*/ 26, /*->9100*/
/*9074*/            OPC_CheckChild0Type, MVT::v2i32,
/*9076*/            OPC_RecordChild1, // #2 = $Vm
/*9077*/            OPC_MoveParent,
/*9078*/            OPC_CheckType, MVT::v2i64,
/*9080*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9082*/            OPC_EmitInteger, MVT::i32, 14, 
/*9085*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9088*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9100*/          0, /*End of Scope*/
/*9101*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->9188
/*9104*/          OPC_RecordChild0, // #1 = $Vn
/*9105*/          OPC_Scope, 26, /*->9133*/ // 3 children in Scope
/*9107*/            OPC_CheckChild0Type, MVT::v8i8,
/*9109*/            OPC_RecordChild1, // #2 = $Vm
/*9110*/            OPC_MoveParent,
/*9111*/            OPC_CheckType, MVT::v8i16,
/*9113*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9115*/            OPC_EmitInteger, MVT::i32, 14, 
/*9118*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9133*/          /*Scope*/ 26, /*->9160*/
/*9134*/            OPC_CheckChild0Type, MVT::v4i16,
/*9136*/            OPC_RecordChild1, // #2 = $Vm
/*9137*/            OPC_MoveParent,
/*9138*/            OPC_CheckType, MVT::v4i32,
/*9140*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9142*/            OPC_EmitInteger, MVT::i32, 14, 
/*9145*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9148*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9160*/          /*Scope*/ 26, /*->9187*/
/*9161*/            OPC_CheckChild0Type, MVT::v2i32,
/*9163*/            OPC_RecordChild1, // #2 = $Vm
/*9164*/            OPC_MoveParent,
/*9165*/            OPC_CheckType, MVT::v2i64,
/*9167*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9169*/            OPC_EmitInteger, MVT::i32, 14, 
/*9172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9175*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9187*/          0, /*End of Scope*/
/*9188*/        0, // EndSwitchOpcode
/*9189*/      /*Scope*/ 110|128,3/*494*/, /*->9685*/
/*9191*/        OPC_MoveChild, 0,
/*9193*/        OPC_SwitchOpcode /*5 cases */, 81, TARGET_VAL(ISD::SIGN_EXTEND),// ->9278
/*9197*/          OPC_RecordChild0, // #0 = $Vm
/*9198*/          OPC_Scope, 25, /*->9225*/ // 3 children in Scope
/*9200*/            OPC_CheckChild0Type, MVT::v8i8,
/*9202*/            OPC_MoveParent,
/*9203*/            OPC_RecordChild1, // #1 = $Vn
/*9204*/            OPC_CheckType, MVT::v8i16,
/*9206*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9208*/            OPC_EmitInteger, MVT::i32, 14, 
/*9211*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9214*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9225*/          /*Scope*/ 25, /*->9251*/
/*9226*/            OPC_CheckChild0Type, MVT::v4i16,
/*9228*/            OPC_MoveParent,
/*9229*/            OPC_RecordChild1, // #1 = $Vn
/*9230*/            OPC_CheckType, MVT::v4i32,
/*9232*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9234*/            OPC_EmitInteger, MVT::i32, 14, 
/*9237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9251*/          /*Scope*/ 25, /*->9277*/
/*9252*/            OPC_CheckChild0Type, MVT::v2i32,
/*9254*/            OPC_MoveParent,
/*9255*/            OPC_RecordChild1, // #1 = $Vn
/*9256*/            OPC_CheckType, MVT::v2i64,
/*9258*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9260*/            OPC_EmitInteger, MVT::i32, 14, 
/*9263*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9266*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9277*/          0, /*End of Scope*/
/*9278*/        /*SwitchOpcode*/ 81, TARGET_VAL(ISD::ZERO_EXTEND),// ->9362
/*9281*/          OPC_RecordChild0, // #0 = $Vm
/*9282*/          OPC_Scope, 25, /*->9309*/ // 3 children in Scope
/*9284*/            OPC_CheckChild0Type, MVT::v8i8,
/*9286*/            OPC_MoveParent,
/*9287*/            OPC_RecordChild1, // #1 = $Vn
/*9288*/            OPC_CheckType, MVT::v8i16,
/*9290*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9292*/            OPC_EmitInteger, MVT::i32, 14, 
/*9295*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9298*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9309*/          /*Scope*/ 25, /*->9335*/
/*9310*/            OPC_CheckChild0Type, MVT::v4i16,
/*9312*/            OPC_MoveParent,
/*9313*/            OPC_RecordChild1, // #1 = $Vn
/*9314*/            OPC_CheckType, MVT::v4i32,
/*9316*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9318*/            OPC_EmitInteger, MVT::i32, 14, 
/*9321*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9324*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9335*/          /*Scope*/ 25, /*->9361*/
/*9336*/            OPC_CheckChild0Type, MVT::v2i32,
/*9338*/            OPC_MoveParent,
/*9339*/            OPC_RecordChild1, // #1 = $Vn
/*9340*/            OPC_CheckType, MVT::v2i64,
/*9342*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9344*/            OPC_EmitInteger, MVT::i32, 14, 
/*9347*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9350*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9361*/          0, /*End of Scope*/
/*9362*/        /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::MUL),// ->9504
/*9366*/          OPC_RecordChild0, // #0 = $Vn
/*9367*/          OPC_RecordChild1, // #1 = $Vm
/*9368*/          OPC_MoveParent,
/*9369*/          OPC_RecordChild1, // #2 = $src1
/*9370*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->9393
/*9373*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9375*/            OPC_EmitInteger, MVT::i32, 14, 
/*9378*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9381*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9393*/          /*SwitchType*/ 20, MVT::v4i16,// ->9415
/*9395*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9397*/            OPC_EmitInteger, MVT::i32, 14, 
/*9400*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9403*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9415*/          /*SwitchType*/ 20, MVT::v2i32,// ->9437
/*9417*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9419*/            OPC_EmitInteger, MVT::i32, 14, 
/*9422*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9425*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9437*/          /*SwitchType*/ 20, MVT::v16i8,// ->9459
/*9439*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9441*/            OPC_EmitInteger, MVT::i32, 14, 
/*9444*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9447*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9459*/          /*SwitchType*/ 20, MVT::v8i16,// ->9481
/*9461*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9463*/            OPC_EmitInteger, MVT::i32, 14, 
/*9466*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9469*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9481*/          /*SwitchType*/ 20, MVT::v4i32,// ->9503
/*9483*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9485*/            OPC_EmitInteger, MVT::i32, 14, 
/*9488*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9491*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9503*/          0, // EndSwitchType
/*9504*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->9594
/*9507*/          OPC_RecordChild0, // #0 = $Vn
/*9508*/          OPC_Scope, 27, /*->9537*/ // 3 children in Scope
/*9510*/            OPC_CheckChild0Type, MVT::v8i8,
/*9512*/            OPC_RecordChild1, // #1 = $Vm
/*9513*/            OPC_MoveParent,
/*9514*/            OPC_RecordChild1, // #2 = $src1
/*9515*/            OPC_CheckType, MVT::v8i16,
/*9517*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9519*/            OPC_EmitInteger, MVT::i32, 14, 
/*9522*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9525*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9537*/          /*Scope*/ 27, /*->9565*/
/*9538*/            OPC_CheckChild0Type, MVT::v4i16,
/*9540*/            OPC_RecordChild1, // #1 = $Vm
/*9541*/            OPC_MoveParent,
/*9542*/            OPC_RecordChild1, // #2 = $src1
/*9543*/            OPC_CheckType, MVT::v4i32,
/*9545*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9547*/            OPC_EmitInteger, MVT::i32, 14, 
/*9550*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9553*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9565*/          /*Scope*/ 27, /*->9593*/
/*9566*/            OPC_CheckChild0Type, MVT::v2i32,
/*9568*/            OPC_RecordChild1, // #1 = $Vm
/*9569*/            OPC_MoveParent,
/*9570*/            OPC_RecordChild1, // #2 = $src1
/*9571*/            OPC_CheckType, MVT::v2i64,
/*9573*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9575*/            OPC_EmitInteger, MVT::i32, 14, 
/*9578*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9581*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9593*/          0, /*End of Scope*/
/*9594*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->9684
/*9597*/          OPC_RecordChild0, // #0 = $Vn
/*9598*/          OPC_Scope, 27, /*->9627*/ // 3 children in Scope
/*9600*/            OPC_CheckChild0Type, MVT::v8i8,
/*9602*/            OPC_RecordChild1, // #1 = $Vm
/*9603*/            OPC_MoveParent,
/*9604*/            OPC_RecordChild1, // #2 = $src1
/*9605*/            OPC_CheckType, MVT::v8i16,
/*9607*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9609*/            OPC_EmitInteger, MVT::i32, 14, 
/*9612*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9615*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9627*/          /*Scope*/ 27, /*->9655*/
/*9628*/            OPC_CheckChild0Type, MVT::v4i16,
/*9630*/            OPC_RecordChild1, // #1 = $Vm
/*9631*/            OPC_MoveParent,
/*9632*/            OPC_RecordChild1, // #2 = $src1
/*9633*/            OPC_CheckType, MVT::v4i32,
/*9635*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9637*/            OPC_EmitInteger, MVT::i32, 14, 
/*9640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9655*/          /*Scope*/ 27, /*->9683*/
/*9656*/            OPC_CheckChild0Type, MVT::v2i32,
/*9658*/            OPC_RecordChild1, // #1 = $Vm
/*9659*/            OPC_MoveParent,
/*9660*/            OPC_RecordChild1, // #2 = $src1
/*9661*/            OPC_CheckType, MVT::v2i64,
/*9663*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9665*/            OPC_EmitInteger, MVT::i32, 14, 
/*9668*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9671*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9683*/          0, /*End of Scope*/
/*9684*/        0, // EndSwitchOpcode
/*9685*/      /*Scope*/ 44|128,1/*172*/, /*->9859*/
/*9687*/        OPC_RecordChild0, // #0 = $Vn
/*9688*/        OPC_RecordChild1, // #1 = $Vm
/*9689*/        OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->9711
/*9692*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9694*/          OPC_EmitInteger, MVT::i32, 14, 
/*9697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9700*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9711*/        /*SwitchType*/ 19, MVT::v4i16,// ->9732
/*9713*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9715*/          OPC_EmitInteger, MVT::i32, 14, 
/*9718*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9721*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9732*/        /*SwitchType*/ 19, MVT::v2i32,// ->9753
/*9734*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9736*/          OPC_EmitInteger, MVT::i32, 14, 
/*9739*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9742*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9753*/        /*SwitchType*/ 19, MVT::v16i8,// ->9774
/*9755*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9757*/          OPC_EmitInteger, MVT::i32, 14, 
/*9760*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9763*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9774*/        /*SwitchType*/ 19, MVT::v8i16,// ->9795
/*9776*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9778*/          OPC_EmitInteger, MVT::i32, 14, 
/*9781*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9784*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9795*/        /*SwitchType*/ 19, MVT::v4i32,// ->9816
/*9797*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9799*/          OPC_EmitInteger, MVT::i32, 14, 
/*9802*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9805*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9816*/        /*SwitchType*/ 19, MVT::v1i64,// ->9837
/*9818*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9820*/          OPC_EmitInteger, MVT::i32, 14, 
/*9823*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9826*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*9837*/        /*SwitchType*/ 19, MVT::v2i64,// ->9858
/*9839*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9841*/          OPC_EmitInteger, MVT::i32, 14, 
/*9844*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9847*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*9858*/        0, // EndSwitchType
/*9859*/      0, /*End of Scope*/
/*9860*/    /*SwitchOpcode*/ 115|128,46/*6003*/, TARGET_VAL(ISD::OR),// ->15867
/*9864*/      OPC_Scope, 24|128,6/*792*/, /*->10659*/ // 17 children in Scope
/*9867*/        OPC_MoveChild, 0,
/*9869*/        OPC_Scope, 79, /*->9950*/ // 9 children in Scope
/*9871*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9874*/          OPC_MoveChild, 0,
/*9876*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9879*/          OPC_RecordChild0, // #0 = $Rm
/*9880*/          OPC_CheckChild1Integer, 24, 
/*9882*/          OPC_CheckChild1Type, MVT::i32,
/*9884*/          OPC_MoveParent,
/*9885*/          OPC_CheckChild1Integer, 16, 
/*9887*/          OPC_CheckChild1Type, MVT::i32,
/*9889*/          OPC_MoveParent,
/*9890*/          OPC_MoveChild, 1,
/*9892*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9895*/          OPC_MoveChild, 0,
/*9897*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9900*/          OPC_CheckChild0Same, 0,
/*9902*/          OPC_CheckChild1Integer, 8, 
/*9904*/          OPC_CheckChild1Type, MVT::i32,
/*9906*/          OPC_MoveParent,
/*9907*/          OPC_MoveParent,
/*9908*/          OPC_CheckType, MVT::i32,
/*9910*/          OPC_Scope, 18, /*->9930*/ // 2 children in Scope
/*9912*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9914*/            OPC_EmitInteger, MVT::i32, 14, 
/*9917*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9920*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9930*/          /*Scope*/ 18, /*->9949*/
/*9931*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9933*/            OPC_EmitInteger, MVT::i32, 14, 
/*9936*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9939*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9949*/          0, /*End of Scope*/
/*9950*/        /*Scope*/ 79, /*->10030*/
/*9951*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9954*/          OPC_MoveChild, 0,
/*9956*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9959*/          OPC_RecordChild0, // #0 = $Rm
/*9960*/          OPC_CheckChild1Integer, 8, 
/*9962*/          OPC_CheckChild1Type, MVT::i32,
/*9964*/          OPC_MoveParent,
/*9965*/          OPC_MoveParent,
/*9966*/          OPC_MoveChild, 1,
/*9968*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9971*/          OPC_MoveChild, 0,
/*9973*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9976*/          OPC_CheckChild0Same, 0,
/*9978*/          OPC_CheckChild1Integer, 24, 
/*9980*/          OPC_CheckChild1Type, MVT::i32,
/*9982*/          OPC_MoveParent,
/*9983*/          OPC_CheckChild1Integer, 16, 
/*9985*/          OPC_CheckChild1Type, MVT::i32,
/*9987*/          OPC_MoveParent,
/*9988*/          OPC_CheckType, MVT::i32,
/*9990*/          OPC_Scope, 18, /*->10010*/ // 2 children in Scope
/*9992*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9994*/            OPC_EmitInteger, MVT::i32, 14, 
/*9997*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10000*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*10010*/         /*Scope*/ 18, /*->10029*/
/*10011*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10013*/           OPC_EmitInteger, MVT::i32, 14, 
/*10016*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10019*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*10029*/         0, /*End of Scope*/
/*10030*/       /*Scope*/ 57, /*->10088*/
/*10031*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10035*/         OPC_RecordChild0, // #0 = $Rn
/*10036*/         OPC_MoveParent,
/*10037*/         OPC_MoveChild, 1,
/*10039*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10045*/         OPC_MoveChild, 0,
/*10047*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10050*/         OPC_RecordChild0, // #1 = $Rm
/*10051*/         OPC_RecordChild1, // #2 = $sh
/*10052*/         OPC_MoveChild, 1,
/*10054*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10057*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10059*/         OPC_CheckType, MVT::i32,
/*10061*/         OPC_MoveParent,
/*10062*/         OPC_MoveParent,
/*10063*/         OPC_MoveParent,
/*10064*/         OPC_CheckType, MVT::i32,
/*10066*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10068*/         OPC_EmitConvertToTarget, 2,
/*10070*/         OPC_EmitInteger, MVT::i32, 14, 
/*10073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10088*/       /*Scope*/ 100, /*->10189*/
/*10089*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10095*/         OPC_RecordChild0, // #0 = $Rn
/*10096*/         OPC_MoveParent,
/*10097*/         OPC_MoveChild, 1,
/*10099*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10103*/         OPC_MoveChild, 0,
/*10105*/         OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10147
/*10109*/           OPC_RecordChild0, // #1 = $Rm
/*10110*/           OPC_RecordChild1, // #2 = $sh
/*10111*/           OPC_MoveChild, 1,
/*10113*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10116*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10118*/           OPC_CheckType, MVT::i32,
/*10120*/           OPC_MoveParent,
/*10121*/           OPC_MoveParent,
/*10122*/           OPC_MoveParent,
/*10123*/           OPC_CheckType, MVT::i32,
/*10125*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10127*/           OPC_EmitConvertToTarget, 2,
/*10129*/           OPC_EmitInteger, MVT::i32, 14, 
/*10132*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10135*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10147*/         /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10188
/*10150*/           OPC_RecordChild0, // #1 = $src2
/*10151*/           OPC_RecordChild1, // #2 = $sh
/*10152*/           OPC_MoveChild, 1,
/*10154*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10157*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10159*/           OPC_CheckType, MVT::i32,
/*10161*/           OPC_MoveParent,
/*10162*/           OPC_MoveParent,
/*10163*/           OPC_MoveParent,
/*10164*/           OPC_CheckType, MVT::i32,
/*10166*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10168*/           OPC_EmitConvertToTarget, 2,
/*10170*/           OPC_EmitInteger, MVT::i32, 14, 
/*10173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10176*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10188*/         0, // EndSwitchOpcode
/*10189*/       /*Scope*/ 57, /*->10247*/
/*10190*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10194*/         OPC_RecordChild0, // #0 = $Rn
/*10195*/         OPC_MoveParent,
/*10196*/         OPC_MoveChild, 1,
/*10198*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10204*/         OPC_MoveChild, 0,
/*10206*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10209*/         OPC_RecordChild0, // #1 = $Rm
/*10210*/         OPC_RecordChild1, // #2 = $sh
/*10211*/         OPC_MoveChild, 1,
/*10213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10216*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10218*/         OPC_CheckType, MVT::i32,
/*10220*/         OPC_MoveParent,
/*10221*/         OPC_MoveParent,
/*10222*/         OPC_MoveParent,
/*10223*/         OPC_CheckType, MVT::i32,
/*10225*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10227*/         OPC_EmitConvertToTarget, 2,
/*10229*/         OPC_EmitInteger, MVT::i32, 14, 
/*10232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10247*/       /*Scope*/ 27|128,1/*155*/, /*->10404*/
/*10249*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10255*/         OPC_Scope, 94, /*->10351*/ // 2 children in Scope
/*10257*/           OPC_RecordChild0, // #0 = $Rn
/*10258*/           OPC_MoveParent,
/*10259*/           OPC_MoveChild, 1,
/*10261*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10265*/           OPC_MoveChild, 0,
/*10267*/           OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10309
/*10271*/             OPC_RecordChild0, // #1 = $Rm
/*10272*/             OPC_RecordChild1, // #2 = $sh
/*10273*/             OPC_MoveChild, 1,
/*10275*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10278*/             OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10280*/             OPC_CheckType, MVT::i32,
/*10282*/             OPC_MoveParent,
/*10283*/             OPC_MoveParent,
/*10284*/             OPC_MoveParent,
/*10285*/             OPC_CheckType, MVT::i32,
/*10287*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10289*/             OPC_EmitConvertToTarget, 2,
/*10291*/             OPC_EmitInteger, MVT::i32, 14, 
/*10294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10297*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10309*/           /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10350
/*10312*/             OPC_RecordChild0, // #1 = $src2
/*10313*/             OPC_RecordChild1, // #2 = $sh
/*10314*/             OPC_MoveChild, 1,
/*10316*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10319*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10321*/             OPC_CheckType, MVT::i32,
/*10323*/             OPC_MoveParent,
/*10324*/             OPC_MoveParent,
/*10325*/             OPC_MoveParent,
/*10326*/             OPC_CheckType, MVT::i32,
/*10328*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10330*/             OPC_EmitConvertToTarget, 2,
/*10332*/             OPC_EmitInteger, MVT::i32, 14, 
/*10335*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10338*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10350*/           0, // EndSwitchOpcode
/*10351*/         /*Scope*/ 51, /*->10403*/
/*10352*/           OPC_MoveChild, 0,
/*10354*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10357*/           OPC_RecordChild0, // #0 = $Rm
/*10358*/           OPC_RecordChild1, // #1 = $sh
/*10359*/           OPC_MoveChild, 1,
/*10361*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10364*/           OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10366*/           OPC_CheckType, MVT::i32,
/*10368*/           OPC_MoveParent,
/*10369*/           OPC_MoveParent,
/*10370*/           OPC_MoveParent,
/*10371*/           OPC_MoveChild, 1,
/*10373*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10377*/           OPC_RecordChild0, // #2 = $Rn
/*10378*/           OPC_MoveParent,
/*10379*/           OPC_CheckType, MVT::i32,
/*10381*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10383*/           OPC_EmitConvertToTarget, 1,
/*10385*/           OPC_EmitInteger, MVT::i32, 14, 
/*10388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10391*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10403*/         0, /*End of Scope*/
/*10404*/       /*Scope*/ 57, /*->10462*/
/*10405*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10409*/         OPC_MoveChild, 0,
/*10411*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10414*/         OPC_RecordChild0, // #0 = $Rm
/*10415*/         OPC_RecordChild1, // #1 = $sh
/*10416*/         OPC_MoveChild, 1,
/*10418*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10421*/         OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10423*/         OPC_CheckType, MVT::i32,
/*10425*/         OPC_MoveParent,
/*10426*/         OPC_MoveParent,
/*10427*/         OPC_MoveParent,
/*10428*/         OPC_MoveChild, 1,
/*10430*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10436*/         OPC_RecordChild0, // #2 = $Rn
/*10437*/         OPC_MoveParent,
/*10438*/         OPC_CheckType, MVT::i32,
/*10440*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10442*/         OPC_EmitConvertToTarget, 1,
/*10444*/         OPC_EmitInteger, MVT::i32, 14, 
/*10447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10462*/       /*Scope*/ 57, /*->10520*/
/*10463*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10469*/         OPC_MoveChild, 0,
/*10471*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10474*/         OPC_RecordChild0, // #0 = $Rm
/*10475*/         OPC_RecordChild1, // #1 = $sh
/*10476*/         OPC_MoveChild, 1,
/*10478*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10481*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10483*/         OPC_CheckType, MVT::i32,
/*10485*/         OPC_MoveParent,
/*10486*/         OPC_MoveParent,
/*10487*/         OPC_MoveParent,
/*10488*/         OPC_MoveChild, 1,
/*10490*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10494*/         OPC_RecordChild0, // #2 = $Rn
/*10495*/         OPC_MoveParent,
/*10496*/         OPC_CheckType, MVT::i32,
/*10498*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10500*/         OPC_EmitConvertToTarget, 1,
/*10502*/         OPC_EmitInteger, MVT::i32, 14, 
/*10505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10520*/       /*Scope*/ 8|128,1/*136*/, /*->10658*/
/*10522*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10526*/         OPC_MoveChild, 0,
/*10528*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->10580
/*10532*/           OPC_RecordChild0, // #0 = $Rm
/*10533*/           OPC_RecordChild1, // #1 = $sh
/*10534*/           OPC_MoveChild, 1,
/*10536*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10539*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10541*/           OPC_CheckType, MVT::i32,
/*10543*/           OPC_MoveParent,
/*10544*/           OPC_MoveParent,
/*10545*/           OPC_MoveParent,
/*10546*/           OPC_MoveChild, 1,
/*10548*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10554*/           OPC_RecordChild0, // #2 = $Rn
/*10555*/           OPC_MoveParent,
/*10556*/           OPC_CheckType, MVT::i32,
/*10558*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10560*/           OPC_EmitConvertToTarget, 1,
/*10562*/           OPC_EmitInteger, MVT::i32, 14, 
/*10565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10580*/         /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SRL),// ->10657
/*10583*/           OPC_RecordChild0, // #0 = $src2
/*10584*/           OPC_RecordChild1, // #1 = $sh
/*10585*/           OPC_MoveChild, 1,
/*10587*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10590*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10592*/           OPC_CheckType, MVT::i32,
/*10594*/           OPC_MoveParent,
/*10595*/           OPC_MoveParent,
/*10596*/           OPC_MoveParent,
/*10597*/           OPC_MoveChild, 1,
/*10599*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10605*/           OPC_RecordChild0, // #2 = $src1
/*10606*/           OPC_MoveParent,
/*10607*/           OPC_CheckType, MVT::i32,
/*10609*/           OPC_Scope, 22, /*->10633*/ // 2 children in Scope
/*10611*/             OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10613*/             OPC_EmitConvertToTarget, 1,
/*10615*/             OPC_EmitInteger, MVT::i32, 14, 
/*10618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10633*/           /*Scope*/ 22, /*->10656*/
/*10634*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10636*/             OPC_EmitConvertToTarget, 1,
/*10638*/             OPC_EmitInteger, MVT::i32, 14, 
/*10641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10656*/           0, /*End of Scope*/
/*10657*/         0, // EndSwitchOpcode
/*10658*/       0, /*End of Scope*/
/*10659*/     /*Scope*/ 48, /*->10708*/
/*10660*/       OPC_RecordChild0, // #0 = $Rn
/*10661*/       OPC_MoveChild, 1,
/*10663*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10666*/       OPC_RecordChild0, // #1 = $ShiftedRm
/*10667*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10678*/       OPC_MoveParent,
/*10679*/       OPC_CheckType, MVT::i32,
/*10681*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10683*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*10686*/       OPC_EmitInteger, MVT::i32, 14, 
/*10689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10708*/     /*Scope*/ 104|128,5/*744*/, /*->11454*/
/*10710*/       OPC_MoveChild, 0,
/*10712*/       OPC_Scope, 46, /*->10760*/ // 11 children in Scope
/*10714*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10717*/         OPC_RecordChild0, // #0 = $ShiftedRm
/*10718*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10729*/         OPC_MoveParent,
/*10730*/         OPC_RecordChild1, // #1 = $Rn
/*10731*/         OPC_CheckType, MVT::i32,
/*10733*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10735*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*10738*/         OPC_EmitInteger, MVT::i32, 14, 
/*10741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10760*/       /*Scope*/ 68, /*->10829*/
/*10761*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10765*/         OPC_RecordChild0, // #0 = $Rn
/*10766*/         OPC_MoveParent,
/*10767*/         OPC_MoveChild, 1,
/*10769*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10775*/         OPC_RecordChild0, // #1 = $Rm
/*10776*/         OPC_MoveParent,
/*10777*/         OPC_CheckType, MVT::i32,
/*10779*/         OPC_Scope, 23, /*->10804*/ // 2 children in Scope
/*10781*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10783*/           OPC_EmitInteger, MVT::i32, 0, 
/*10786*/           OPC_EmitInteger, MVT::i32, 14, 
/*10789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10792*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10804*/         /*Scope*/ 23, /*->10828*/
/*10805*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10807*/           OPC_EmitInteger, MVT::i32, 0, 
/*10810*/           OPC_EmitInteger, MVT::i32, 14, 
/*10813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10816*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10828*/         0, /*End of Scope*/
/*10829*/       /*Scope*/ 68, /*->10898*/
/*10830*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10836*/         OPC_RecordChild0, // #0 = $Rm
/*10837*/         OPC_MoveParent,
/*10838*/         OPC_MoveChild, 1,
/*10840*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10844*/         OPC_RecordChild0, // #1 = $Rn
/*10845*/         OPC_MoveParent,
/*10846*/         OPC_CheckType, MVT::i32,
/*10848*/         OPC_Scope, 23, /*->10873*/ // 2 children in Scope
/*10850*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10852*/           OPC_EmitInteger, MVT::i32, 0, 
/*10855*/           OPC_EmitInteger, MVT::i32, 14, 
/*10858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10861*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10873*/         /*Scope*/ 23, /*->10897*/
/*10874*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10876*/           OPC_EmitInteger, MVT::i32, 0, 
/*10879*/           OPC_EmitInteger, MVT::i32, 14, 
/*10882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10897*/         0, /*End of Scope*/
/*10898*/       /*Scope*/ 48, /*->10947*/
/*10899*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10903*/         OPC_RecordChild0, // #0 = $Rn
/*10904*/         OPC_MoveParent,
/*10905*/         OPC_MoveChild, 1,
/*10907*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10910*/         OPC_RecordChild0, // #1 = $Rm
/*10911*/         OPC_RecordChild1, // #2 = $sh
/*10912*/         OPC_MoveChild, 1,
/*10914*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10917*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10919*/         OPC_CheckType, MVT::i32,
/*10921*/         OPC_MoveParent,
/*10922*/         OPC_MoveParent,
/*10923*/         OPC_CheckType, MVT::i32,
/*10925*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10927*/         OPC_EmitConvertToTarget, 2,
/*10929*/         OPC_EmitInteger, MVT::i32, 14, 
/*10932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10947*/       /*Scope*/ 92, /*->11040*/
/*10948*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10954*/         OPC_RecordChild0, // #0 = $src1
/*10955*/         OPC_MoveParent,
/*10956*/         OPC_MoveChild, 1,
/*10958*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->10999
/*10962*/           OPC_RecordChild0, // #1 = $src2
/*10963*/           OPC_RecordChild1, // #2 = $sh
/*10964*/           OPC_MoveChild, 1,
/*10966*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10969*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10971*/           OPC_CheckType, MVT::i32,
/*10973*/           OPC_MoveParent,
/*10974*/           OPC_MoveParent,
/*10975*/           OPC_CheckType, MVT::i32,
/*10977*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10979*/           OPC_EmitConvertToTarget, 2,
/*10981*/           OPC_EmitInteger, MVT::i32, 14, 
/*10984*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10987*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10999*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->11039
/*11002*/           OPC_RecordChild0, // #1 = $src2
/*11003*/           OPC_RecordChild1, // #2 = $sh
/*11004*/           OPC_MoveChild, 1,
/*11006*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11009*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11011*/           OPC_CheckType, MVT::i32,
/*11013*/           OPC_MoveParent,
/*11014*/           OPC_MoveParent,
/*11015*/           OPC_CheckType, MVT::i32,
/*11017*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11019*/           OPC_EmitConvertToTarget, 2,
/*11021*/           OPC_EmitInteger, MVT::i32, 14, 
/*11024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11027*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11039*/         0, // EndSwitchOpcode
/*11040*/       /*Scope*/ 48, /*->11089*/
/*11041*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11045*/         OPC_RecordChild0, // #0 = $src1
/*11046*/         OPC_MoveParent,
/*11047*/         OPC_MoveChild, 1,
/*11049*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11052*/         OPC_RecordChild0, // #1 = $src2
/*11053*/         OPC_RecordChild1, // #2 = $sh
/*11054*/         OPC_MoveChild, 1,
/*11056*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11059*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11061*/         OPC_CheckType, MVT::i32,
/*11063*/         OPC_MoveParent,
/*11064*/         OPC_MoveParent,
/*11065*/         OPC_CheckType, MVT::i32,
/*11067*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11069*/         OPC_EmitConvertToTarget, 2,
/*11071*/         OPC_EmitInteger, MVT::i32, 14, 
/*11074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11089*/       /*Scope*/ 92, /*->11182*/
/*11090*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11096*/         OPC_RecordChild0, // #0 = $src1
/*11097*/         OPC_MoveParent,
/*11098*/         OPC_MoveChild, 1,
/*11100*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->11141
/*11104*/           OPC_RecordChild0, // #1 = $src2
/*11105*/           OPC_RecordChild1, // #2 = $sh
/*11106*/           OPC_MoveChild, 1,
/*11108*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11111*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*11113*/           OPC_CheckType, MVT::i32,
/*11115*/           OPC_MoveParent,
/*11116*/           OPC_MoveParent,
/*11117*/           OPC_CheckType, MVT::i32,
/*11119*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11121*/           OPC_EmitConvertToTarget, 2,
/*11123*/           OPC_EmitInteger, MVT::i32, 14, 
/*11126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11129*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11141*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->11181
/*11144*/           OPC_RecordChild0, // #1 = $src2
/*11145*/           OPC_RecordChild1, // #2 = $sh
/*11146*/           OPC_MoveChild, 1,
/*11148*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11151*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11153*/           OPC_CheckType, MVT::i32,
/*11155*/           OPC_MoveParent,
/*11156*/           OPC_MoveParent,
/*11157*/           OPC_CheckType, MVT::i32,
/*11159*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11161*/           OPC_EmitConvertToTarget, 2,
/*11163*/           OPC_EmitInteger, MVT::i32, 14, 
/*11166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11181*/         0, // EndSwitchOpcode
/*11182*/       /*Scope*/ 74, /*->11257*/
/*11183*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11186*/         OPC_RecordChild0, // #0 = $Rm
/*11187*/         OPC_RecordChild1, // #1 = $sh
/*11188*/         OPC_MoveChild, 1,
/*11190*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11193*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11195*/         OPC_CheckType, MVT::i32,
/*11197*/         OPC_MoveParent,
/*11198*/         OPC_MoveParent,
/*11199*/         OPC_MoveChild, 1,
/*11201*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11205*/         OPC_RecordChild0, // #2 = $Rn
/*11206*/         OPC_MoveParent,
/*11207*/         OPC_CheckType, MVT::i32,
/*11209*/         OPC_Scope, 22, /*->11233*/ // 2 children in Scope
/*11211*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11213*/           OPC_EmitConvertToTarget, 1,
/*11215*/           OPC_EmitInteger, MVT::i32, 14, 
/*11218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11221*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11233*/         /*Scope*/ 22, /*->11256*/
/*11234*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11236*/           OPC_EmitConvertToTarget, 1,
/*11238*/           OPC_EmitInteger, MVT::i32, 14, 
/*11241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11256*/         0, /*End of Scope*/
/*11257*/       /*Scope*/ 76, /*->11334*/
/*11258*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11261*/         OPC_RecordChild0, // #0 = $src2
/*11262*/         OPC_RecordChild1, // #1 = $sh
/*11263*/         OPC_MoveChild, 1,
/*11265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11268*/         OPC_CheckPredicate, 19, // Predicate_imm16
/*11270*/         OPC_CheckType, MVT::i32,
/*11272*/         OPC_MoveParent,
/*11273*/         OPC_MoveParent,
/*11274*/         OPC_MoveChild, 1,
/*11276*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11282*/         OPC_RecordChild0, // #2 = $src1
/*11283*/         OPC_MoveParent,
/*11284*/         OPC_CheckType, MVT::i32,
/*11286*/         OPC_Scope, 22, /*->11310*/ // 2 children in Scope
/*11288*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11290*/           OPC_EmitConvertToTarget, 1,
/*11292*/           OPC_EmitInteger, MVT::i32, 14, 
/*11295*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11298*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11310*/         /*Scope*/ 22, /*->11333*/
/*11311*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11313*/           OPC_EmitConvertToTarget, 1,
/*11315*/           OPC_EmitInteger, MVT::i32, 14, 
/*11318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11333*/         0, /*End of Scope*/
/*11334*/       /*Scope*/ 76, /*->11411*/
/*11335*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11338*/         OPC_RecordChild0, // #0 = $src2
/*11339*/         OPC_RecordChild1, // #1 = $sh
/*11340*/         OPC_MoveChild, 1,
/*11342*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11345*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11347*/         OPC_CheckType, MVT::i32,
/*11349*/         OPC_MoveParent,
/*11350*/         OPC_MoveParent,
/*11351*/         OPC_MoveChild, 1,
/*11353*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11359*/         OPC_RecordChild0, // #2 = $src1
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_CheckType, MVT::i32,
/*11363*/         OPC_Scope, 22, /*->11387*/ // 2 children in Scope
/*11365*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11367*/           OPC_EmitConvertToTarget, 1,
/*11369*/           OPC_EmitInteger, MVT::i32, 14, 
/*11372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11387*/         /*Scope*/ 22, /*->11410*/
/*11388*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11390*/           OPC_EmitConvertToTarget, 1,
/*11392*/           OPC_EmitInteger, MVT::i32, 14, 
/*11395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11398*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11410*/         0, /*End of Scope*/
/*11411*/       /*Scope*/ 41, /*->11453*/
/*11412*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11416*/         OPC_RecordChild0, // #0 = $src
/*11417*/         OPC_MoveParent,
/*11418*/         OPC_RecordChild1, // #1 = $imm
/*11419*/         OPC_MoveChild, 1,
/*11421*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11424*/         OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11426*/         OPC_MoveParent,
/*11427*/         OPC_CheckType, MVT::i32,
/*11429*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*11431*/         OPC_EmitConvertToTarget, 1,
/*11433*/         OPC_EmitNodeXForm, 7, 2, // hi16
/*11436*/         OPC_EmitInteger, MVT::i32, 14, 
/*11439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11453*/       0, /*End of Scope*/
/*11454*/     /*Scope*/ 32, /*->11487*/
/*11455*/       OPC_RecordChild0, // #0 = $Rn
/*11456*/       OPC_RecordChild1, // #1 = $shift
/*11457*/       OPC_CheckType, MVT::i32,
/*11459*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11461*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*11464*/       OPC_EmitInteger, MVT::i32, 14, 
/*11467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11487*/     /*Scope*/ 43, /*->11531*/
/*11488*/       OPC_MoveChild, 0,
/*11490*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11494*/       OPC_RecordChild0, // #0 = $src
/*11495*/       OPC_MoveParent,
/*11496*/       OPC_RecordChild1, // #1 = $imm
/*11497*/       OPC_MoveChild, 1,
/*11499*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11502*/       OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11504*/       OPC_MoveParent,
/*11505*/       OPC_CheckType, MVT::i32,
/*11507*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11509*/       OPC_EmitConvertToTarget, 1,
/*11511*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*11514*/       OPC_EmitInteger, MVT::i32, 14, 
/*11517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11531*/     /*Scope*/ 15|128,1/*143*/, /*->11676*/
/*11533*/       OPC_RecordChild0, // #0 = $Rn
/*11534*/       OPC_Scope, 53, /*->11589*/ // 3 children in Scope
/*11536*/         OPC_MoveChild, 1,
/*11538*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11541*/         OPC_RecordChild0, // #1 = $imm
/*11542*/         OPC_MoveChild, 0,
/*11544*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11547*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11549*/         OPC_MoveParent,
/*11550*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11561*/         OPC_MoveParent,
/*11562*/         OPC_CheckType, MVT::i32,
/*11564*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11566*/         OPC_EmitConvertToTarget, 1,
/*11568*/         OPC_EmitInteger, MVT::i32, 14, 
/*11571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11589*/       /*Scope*/ 31, /*->11621*/
/*11590*/         OPC_RecordChild1, // #1 = $Rn
/*11591*/         OPC_CheckType, MVT::i32,
/*11593*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11595*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*11598*/         OPC_EmitInteger, MVT::i32, 14, 
/*11601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11621*/       /*Scope*/ 53, /*->11675*/
/*11622*/         OPC_MoveChild, 1,
/*11624*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11627*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11638*/         OPC_RecordChild1, // #1 = $imm
/*11639*/         OPC_MoveChild, 1,
/*11641*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11644*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11646*/         OPC_MoveParent,
/*11647*/         OPC_MoveParent,
/*11648*/         OPC_CheckType, MVT::i32,
/*11650*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11652*/         OPC_EmitConvertToTarget, 1,
/*11654*/         OPC_EmitInteger, MVT::i32, 14, 
/*11657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11675*/       0, /*End of Scope*/
/*11676*/     /*Scope*/ 107, /*->11784*/
/*11677*/       OPC_MoveChild, 0,
/*11679*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11682*/       OPC_Scope, 49, /*->11733*/ // 2 children in Scope
/*11684*/         OPC_RecordChild0, // #0 = $imm
/*11685*/         OPC_MoveChild, 0,
/*11687*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11690*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11692*/         OPC_MoveParent,
/*11693*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11704*/         OPC_MoveParent,
/*11705*/         OPC_RecordChild1, // #1 = $Rn
/*11706*/         OPC_CheckType, MVT::i32,
/*11708*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11710*/         OPC_EmitConvertToTarget, 0,
/*11712*/         OPC_EmitInteger, MVT::i32, 14, 
/*11715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11733*/       /*Scope*/ 49, /*->11783*/
/*11734*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11745*/         OPC_RecordChild1, // #0 = $imm
/*11746*/         OPC_MoveChild, 1,
/*11748*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11751*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11753*/         OPC_MoveParent,
/*11754*/         OPC_MoveParent,
/*11755*/         OPC_RecordChild1, // #1 = $Rn
/*11756*/         OPC_CheckType, MVT::i32,
/*11758*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11760*/         OPC_EmitConvertToTarget, 0,
/*11762*/         OPC_EmitInteger, MVT::i32, 14, 
/*11765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11771*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11783*/       0, /*End of Scope*/
/*11784*/     /*Scope*/ 37|128,1/*165*/, /*->11951*/
/*11786*/       OPC_RecordChild0, // #0 = $Rn
/*11787*/       OPC_Scope, 117, /*->11906*/ // 2 children in Scope
/*11789*/         OPC_RecordChild1, // #1 = $shift
/*11790*/         OPC_CheckType, MVT::i32,
/*11792*/         OPC_Scope, 27, /*->11821*/ // 4 children in Scope
/*11794*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11796*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*11799*/           OPC_EmitInteger, MVT::i32, 14, 
/*11802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11821*/         /*Scope*/ 27, /*->11849*/
/*11822*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11824*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11827*/           OPC_EmitInteger, MVT::i32, 14, 
/*11830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11849*/         /*Scope*/ 27, /*->11877*/
/*11850*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11852*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*11855*/           OPC_EmitInteger, MVT::i32, 14, 
/*11858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11864*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11877*/         /*Scope*/ 27, /*->11905*/
/*11878*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11880*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11883*/           OPC_EmitInteger, MVT::i32, 14, 
/*11886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11892*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11905*/         0, /*End of Scope*/
/*11906*/       /*Scope*/ 43, /*->11950*/
/*11907*/         OPC_MoveChild, 1,
/*11909*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11912*/         OPC_RecordChild0, // #1 = $Rm
/*11913*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11924*/         OPC_MoveParent,
/*11925*/         OPC_CheckType, MVT::i32,
/*11927*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11929*/         OPC_EmitInteger, MVT::i32, 14, 
/*11932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11950*/       0, /*End of Scope*/
/*11951*/     /*Scope*/ 44, /*->11996*/
/*11952*/       OPC_MoveChild, 0,
/*11954*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11957*/       OPC_RecordChild0, // #0 = $Rm
/*11958*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11969*/       OPC_MoveParent,
/*11970*/       OPC_RecordChild1, // #1 = $Rn
/*11971*/       OPC_CheckType, MVT::i32,
/*11973*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11975*/       OPC_EmitInteger, MVT::i32, 14, 
/*11978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11996*/     /*Scope*/ 61, /*->12058*/
/*11997*/       OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12003*/       OPC_RecordChild0, // #0 = $src
/*12004*/       OPC_CheckType, MVT::i32,
/*12006*/       OPC_Scope, 24, /*->12032*/ // 2 children in Scope
/*12008*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12010*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12015*/         OPC_EmitInteger, MVT::i32, 14, 
/*12018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*12032*/       /*Scope*/ 24, /*->12057*/
/*12033*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12035*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12040*/         OPC_EmitInteger, MVT::i32, 14, 
/*12043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*12057*/       0, /*End of Scope*/
/*12058*/     /*Scope*/ 57|128,1/*185*/, /*->12245*/
/*12060*/       OPC_RecordChild0, // #0 = $Rn
/*12061*/       OPC_RecordChild1, // #1 = $imm
/*12062*/       OPC_Scope, 103, /*->12167*/ // 2 children in Scope
/*12064*/         OPC_MoveChild, 1,
/*12066*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12069*/         OPC_Scope, 30, /*->12101*/ // 3 children in Scope
/*12071*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*12073*/           OPC_MoveParent,
/*12074*/           OPC_CheckType, MVT::i32,
/*12076*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12078*/           OPC_EmitConvertToTarget, 1,
/*12080*/           OPC_EmitInteger, MVT::i32, 14, 
/*12083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*12101*/         /*Scope*/ 30, /*->12132*/
/*12102*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*12104*/           OPC_MoveParent,
/*12105*/           OPC_CheckType, MVT::i32,
/*12107*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12109*/           OPC_EmitConvertToTarget, 1,
/*12111*/           OPC_EmitInteger, MVT::i32, 14, 
/*12114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12132*/         /*Scope*/ 33, /*->12166*/
/*12133*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*12135*/           OPC_MoveParent,
/*12136*/           OPC_CheckType, MVT::i32,
/*12138*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12140*/           OPC_EmitConvertToTarget, 1,
/*12142*/           OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*12145*/           OPC_EmitInteger, MVT::i32, 14, 
/*12148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12151*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12154*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*12166*/         0, /*End of Scope*/
/*12167*/       /*Scope*/ 76, /*->12244*/
/*12168*/         OPC_CheckType, MVT::i32,
/*12170*/         OPC_Scope, 23, /*->12195*/ // 3 children in Scope
/*12172*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12174*/           OPC_EmitInteger, MVT::i32, 14, 
/*12177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12180*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12183*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*12195*/         /*Scope*/ 23, /*->12219*/
/*12196*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*12198*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*12201*/           OPC_EmitInteger, MVT::i32, 14, 
/*12204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12207*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*12219*/         /*Scope*/ 23, /*->12243*/
/*12220*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12222*/           OPC_EmitInteger, MVT::i32, 14, 
/*12225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12243*/         0, /*End of Scope*/
/*12244*/       0, /*End of Scope*/
/*12245*/     /*Scope*/ 114|128,24/*3186*/, /*->15433*/
/*12247*/       OPC_MoveChild, 0,
/*12249*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12252*/       OPC_Scope, 66|128,5/*706*/, /*->12961*/ // 8 children in Scope
/*12255*/         OPC_RecordChild0, // #0 = $Vn
/*12256*/         OPC_Scope, 6|128,4/*518*/, /*->12777*/ // 2 children in Scope
/*12259*/           OPC_RecordChild1, // #1 = $Vd
/*12260*/           OPC_MoveParent,
/*12261*/           OPC_MoveChild, 1,
/*12263*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12266*/           OPC_Scope, 56|128,1/*184*/, /*->12453*/ // 4 children in Scope
/*12269*/             OPC_RecordChild0, // #2 = $Vm
/*12270*/             OPC_MoveChild, 1,
/*12272*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12275*/             OPC_Scope, 126, /*->12403*/ // 2 children in Scope
/*12277*/               OPC_CheckChild0Same, 1,
/*12279*/               OPC_MoveChild, 1,
/*12281*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12284*/               OPC_MoveChild, 0,
/*12286*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12289*/               OPC_MoveChild, 0,
/*12291*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12294*/               OPC_MoveParent,
/*12295*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12297*/               OPC_SwitchType /*2 cases */, 50, MVT::v8i8,// ->12350
/*12300*/                 OPC_MoveParent,
/*12301*/                 OPC_MoveParent,
/*12302*/                 OPC_MoveParent,
/*12303*/                 OPC_MoveParent,
/*12304*/                 OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->12327
/*12307*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12309*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12312*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12315*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12327*/                 /*SwitchType*/ 20, MVT::v1i64,// ->12349
/*12329*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12331*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12334*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12337*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12349*/                 0, // EndSwitchType
/*12350*/               /*SwitchType*/ 50, MVT::v16i8,// ->12402
/*12352*/                 OPC_MoveParent,
/*12353*/                 OPC_MoveParent,
/*12354*/                 OPC_MoveParent,
/*12355*/                 OPC_MoveParent,
/*12356*/                 OPC_SwitchType /*2 cases */, 20, MVT::v4i32,// ->12379
/*12359*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12361*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12364*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12367*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12379*/                 /*SwitchType*/ 20, MVT::v2i64,// ->12401
/*12381*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12383*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12386*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12389*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*12401*/                 0, // EndSwitchType
/*12402*/               0, // EndSwitchType
/*12403*/             /*Scope*/ 48, /*->12452*/
/*12404*/               OPC_MoveChild, 0,
/*12406*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12409*/               OPC_MoveChild, 0,
/*12411*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12414*/               OPC_MoveChild, 0,
/*12416*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12419*/               OPC_MoveParent,
/*12420*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12422*/               OPC_CheckType, MVT::v8i8,
/*12424*/               OPC_MoveParent,
/*12425*/               OPC_MoveParent,
/*12426*/               OPC_CheckChild1Same, 1,
/*12428*/               OPC_MoveParent,
/*12429*/               OPC_MoveParent,
/*12430*/               OPC_CheckType, MVT::v2i32,
/*12432*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12434*/               OPC_EmitInteger, MVT::i32, 14, 
/*12437*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12440*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12452*/             0, /*End of Scope*/
/*12453*/           /*Scope*/ 107, /*->12561*/
/*12454*/             OPC_MoveChild, 0,
/*12456*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12459*/             OPC_Scope, 49, /*->12510*/ // 2 children in Scope
/*12461*/               OPC_CheckChild0Same, 1,
/*12463*/               OPC_MoveChild, 1,
/*12465*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12468*/               OPC_MoveChild, 0,
/*12470*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12473*/               OPC_MoveChild, 0,
/*12475*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12478*/               OPC_MoveParent,
/*12479*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12481*/               OPC_CheckType, MVT::v8i8,
/*12483*/               OPC_MoveParent,
/*12484*/               OPC_MoveParent,
/*12485*/               OPC_MoveParent,
/*12486*/               OPC_RecordChild1, // #2 = $Vm
/*12487*/               OPC_MoveParent,
/*12488*/               OPC_CheckType, MVT::v2i32,
/*12490*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12492*/               OPC_EmitInteger, MVT::i32, 14, 
/*12495*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12498*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12510*/             /*Scope*/ 49, /*->12560*/
/*12511*/               OPC_MoveChild, 0,
/*12513*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12516*/               OPC_MoveChild, 0,
/*12518*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12521*/               OPC_MoveChild, 0,
/*12523*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12526*/               OPC_MoveParent,
/*12527*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12529*/               OPC_CheckType, MVT::v8i8,
/*12531*/               OPC_MoveParent,
/*12532*/               OPC_MoveParent,
/*12533*/               OPC_CheckChild1Same, 1,
/*12535*/               OPC_MoveParent,
/*12536*/               OPC_RecordChild1, // #2 = $Vm
/*12537*/               OPC_MoveParent,
/*12538*/               OPC_CheckType, MVT::v2i32,
/*12540*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12542*/               OPC_EmitInteger, MVT::i32, 14, 
/*12545*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12548*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12560*/             0, /*End of Scope*/
/*12561*/           /*Scope*/ 106, /*->12668*/
/*12562*/             OPC_RecordChild0, // #2 = $Vm
/*12563*/             OPC_MoveChild, 1,
/*12565*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12568*/             OPC_Scope, 48, /*->12618*/ // 2 children in Scope
/*12570*/               OPC_CheckChild0Same, 0,
/*12572*/               OPC_MoveChild, 1,
/*12574*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12577*/               OPC_MoveChild, 0,
/*12579*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12582*/               OPC_MoveChild, 0,
/*12584*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12587*/               OPC_MoveParent,
/*12588*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12590*/               OPC_CheckType, MVT::v8i8,
/*12592*/               OPC_MoveParent,
/*12593*/               OPC_MoveParent,
/*12594*/               OPC_MoveParent,
/*12595*/               OPC_MoveParent,
/*12596*/               OPC_CheckType, MVT::v2i32,
/*12598*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12600*/               OPC_EmitInteger, MVT::i32, 14, 
/*12603*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12606*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12618*/             /*Scope*/ 48, /*->12667*/
/*12619*/               OPC_MoveChild, 0,
/*12621*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12624*/               OPC_MoveChild, 0,
/*12626*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12629*/               OPC_MoveChild, 0,
/*12631*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12634*/               OPC_MoveParent,
/*12635*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12637*/               OPC_CheckType, MVT::v8i8,
/*12639*/               OPC_MoveParent,
/*12640*/               OPC_MoveParent,
/*12641*/               OPC_CheckChild1Same, 0,
/*12643*/               OPC_MoveParent,
/*12644*/               OPC_MoveParent,
/*12645*/               OPC_CheckType, MVT::v2i32,
/*12647*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12649*/               OPC_EmitInteger, MVT::i32, 14, 
/*12652*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12655*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12667*/             0, /*End of Scope*/
/*12668*/           /*Scope*/ 107, /*->12776*/
/*12669*/             OPC_MoveChild, 0,
/*12671*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12674*/             OPC_Scope, 49, /*->12725*/ // 2 children in Scope
/*12676*/               OPC_CheckChild0Same, 0,
/*12678*/               OPC_MoveChild, 1,
/*12680*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12683*/               OPC_MoveChild, 0,
/*12685*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12688*/               OPC_MoveChild, 0,
/*12690*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12693*/               OPC_MoveParent,
/*12694*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12696*/               OPC_CheckType, MVT::v8i8,
/*12698*/               OPC_MoveParent,
/*12699*/               OPC_MoveParent,
/*12700*/               OPC_MoveParent,
/*12701*/               OPC_RecordChild1, // #2 = $Vm
/*12702*/               OPC_MoveParent,
/*12703*/               OPC_CheckType, MVT::v2i32,
/*12705*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12707*/               OPC_EmitInteger, MVT::i32, 14, 
/*12710*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12713*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12725*/             /*Scope*/ 49, /*->12775*/
/*12726*/               OPC_MoveChild, 0,
/*12728*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12731*/               OPC_MoveChild, 0,
/*12733*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12736*/               OPC_MoveChild, 0,
/*12738*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12741*/               OPC_MoveParent,
/*12742*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12744*/               OPC_CheckType, MVT::v8i8,
/*12746*/               OPC_MoveParent,
/*12747*/               OPC_MoveParent,
/*12748*/               OPC_CheckChild1Same, 0,
/*12750*/               OPC_MoveParent,
/*12751*/               OPC_RecordChild1, // #2 = $Vm
/*12752*/               OPC_MoveParent,
/*12753*/               OPC_CheckType, MVT::v2i32,
/*12755*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12757*/               OPC_EmitInteger, MVT::i32, 14, 
/*12760*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12763*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12775*/             0, /*End of Scope*/
/*12776*/           0, /*End of Scope*/
/*12777*/         /*Scope*/ 53|128,1/*181*/, /*->12960*/
/*12779*/           OPC_MoveChild, 1,
/*12781*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12784*/           OPC_Scope, 86, /*->12872*/ // 2 children in Scope
/*12786*/             OPC_RecordChild0, // #1 = $Vd
/*12787*/             OPC_MoveChild, 1,
/*12789*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12792*/             OPC_MoveChild, 0,
/*12794*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12797*/             OPC_MoveChild, 0,
/*12799*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12802*/             OPC_MoveParent,
/*12803*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12805*/             OPC_CheckType, MVT::v8i8,
/*12807*/             OPC_MoveParent,
/*12808*/             OPC_MoveParent,
/*12809*/             OPC_MoveParent,
/*12810*/             OPC_MoveParent,
/*12811*/             OPC_MoveChild, 1,
/*12813*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12816*/             OPC_Scope, 26, /*->12844*/ // 2 children in Scope
/*12818*/               OPC_RecordChild0, // #2 = $Vn
/*12819*/               OPC_CheckChild1Same, 1,
/*12821*/               OPC_MoveParent,
/*12822*/               OPC_CheckType, MVT::v2i32,
/*12824*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12826*/               OPC_EmitInteger, MVT::i32, 14, 
/*12829*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12832*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12844*/             /*Scope*/ 26, /*->12871*/
/*12845*/               OPC_CheckChild0Same, 1,
/*12847*/               OPC_RecordChild1, // #2 = $Vn
/*12848*/               OPC_MoveParent,
/*12849*/               OPC_CheckType, MVT::v2i32,
/*12851*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12853*/               OPC_EmitInteger, MVT::i32, 14, 
/*12856*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12859*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12871*/             0, /*End of Scope*/
/*12872*/           /*Scope*/ 86, /*->12959*/
/*12873*/             OPC_MoveChild, 0,
/*12875*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12878*/             OPC_MoveChild, 0,
/*12880*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12883*/             OPC_MoveChild, 0,
/*12885*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12888*/             OPC_MoveParent,
/*12889*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12891*/             OPC_CheckType, MVT::v8i8,
/*12893*/             OPC_MoveParent,
/*12894*/             OPC_MoveParent,
/*12895*/             OPC_RecordChild1, // #1 = $Vd
/*12896*/             OPC_MoveParent,
/*12897*/             OPC_MoveParent,
/*12898*/             OPC_MoveChild, 1,
/*12900*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12903*/             OPC_Scope, 26, /*->12931*/ // 2 children in Scope
/*12905*/               OPC_RecordChild0, // #2 = $Vn
/*12906*/               OPC_CheckChild1Same, 1,
/*12908*/               OPC_MoveParent,
/*12909*/               OPC_CheckType, MVT::v2i32,
/*12911*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12913*/               OPC_EmitInteger, MVT::i32, 14, 
/*12916*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12919*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12931*/             /*Scope*/ 26, /*->12958*/
/*12932*/               OPC_CheckChild0Same, 1,
/*12934*/               OPC_RecordChild1, // #2 = $Vn
/*12935*/               OPC_MoveParent,
/*12936*/               OPC_CheckType, MVT::v2i32,
/*12938*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12940*/               OPC_EmitInteger, MVT::i32, 14, 
/*12943*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12946*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12958*/             0, /*End of Scope*/
/*12959*/           0, /*End of Scope*/
/*12960*/         0, /*End of Scope*/
/*12961*/       /*Scope*/ 55|128,1/*183*/, /*->13146*/
/*12963*/         OPC_MoveChild, 0,
/*12965*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12968*/         OPC_Scope, 87, /*->13057*/ // 2 children in Scope
/*12970*/           OPC_RecordChild0, // #0 = $Vd
/*12971*/           OPC_MoveChild, 1,
/*12973*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12976*/           OPC_MoveChild, 0,
/*12978*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12981*/           OPC_MoveChild, 0,
/*12983*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12986*/           OPC_MoveParent,
/*12987*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12989*/           OPC_CheckType, MVT::v8i8,
/*12991*/           OPC_MoveParent,
/*12992*/           OPC_MoveParent,
/*12993*/           OPC_MoveParent,
/*12994*/           OPC_RecordChild1, // #1 = $Vm
/*12995*/           OPC_MoveParent,
/*12996*/           OPC_MoveChild, 1,
/*12998*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13001*/           OPC_Scope, 26, /*->13029*/ // 2 children in Scope
/*13003*/             OPC_RecordChild0, // #2 = $Vn
/*13004*/             OPC_CheckChild1Same, 0,
/*13006*/             OPC_MoveParent,
/*13007*/             OPC_CheckType, MVT::v2i32,
/*13009*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13011*/             OPC_EmitInteger, MVT::i32, 14, 
/*13014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13017*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13029*/           /*Scope*/ 26, /*->13056*/
/*13030*/             OPC_CheckChild0Same, 0,
/*13032*/             OPC_RecordChild1, // #2 = $Vn
/*13033*/             OPC_MoveParent,
/*13034*/             OPC_CheckType, MVT::v2i32,
/*13036*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13038*/             OPC_EmitInteger, MVT::i32, 14, 
/*13041*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13044*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13056*/           0, /*End of Scope*/
/*13057*/         /*Scope*/ 87, /*->13145*/
/*13058*/           OPC_MoveChild, 0,
/*13060*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13063*/           OPC_MoveChild, 0,
/*13065*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13068*/           OPC_MoveChild, 0,
/*13070*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13073*/           OPC_MoveParent,
/*13074*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13076*/           OPC_CheckType, MVT::v8i8,
/*13078*/           OPC_MoveParent,
/*13079*/           OPC_MoveParent,
/*13080*/           OPC_RecordChild1, // #0 = $Vd
/*13081*/           OPC_MoveParent,
/*13082*/           OPC_RecordChild1, // #1 = $Vm
/*13083*/           OPC_MoveParent,
/*13084*/           OPC_MoveChild, 1,
/*13086*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13089*/           OPC_Scope, 26, /*->13117*/ // 2 children in Scope
/*13091*/             OPC_RecordChild0, // #2 = $Vn
/*13092*/             OPC_CheckChild1Same, 0,
/*13094*/             OPC_MoveParent,
/*13095*/             OPC_CheckType, MVT::v2i32,
/*13097*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13099*/             OPC_EmitInteger, MVT::i32, 14, 
/*13102*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13105*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13117*/           /*Scope*/ 26, /*->13144*/
/*13118*/             OPC_CheckChild0Same, 0,
/*13120*/             OPC_RecordChild1, // #2 = $Vn
/*13121*/             OPC_MoveParent,
/*13122*/             OPC_CheckType, MVT::v2i32,
/*13124*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13126*/             OPC_EmitInteger, MVT::i32, 14, 
/*13129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13132*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13144*/           0, /*End of Scope*/
/*13145*/         0, /*End of Scope*/
/*13146*/       /*Scope*/ 63|128,4/*575*/, /*->13723*/
/*13148*/         OPC_RecordChild0, // #0 = $Vn
/*13149*/         OPC_Scope, 3|128,3/*387*/, /*->13539*/ // 2 children in Scope
/*13152*/           OPC_RecordChild1, // #1 = $Vd
/*13153*/           OPC_MoveParent,
/*13154*/           OPC_MoveChild, 1,
/*13156*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13159*/           OPC_Scope, 54, /*->13215*/ // 4 children in Scope
/*13161*/             OPC_RecordChild0, // #2 = $Vm
/*13162*/             OPC_MoveChild, 1,
/*13164*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13167*/             OPC_MoveChild, 0,
/*13169*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13172*/             OPC_MoveChild, 0,
/*13174*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13177*/             OPC_MoveChild, 0,
/*13179*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13182*/             OPC_MoveParent,
/*13183*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13185*/             OPC_CheckType, MVT::v8i8,
/*13187*/             OPC_MoveParent,
/*13188*/             OPC_MoveParent,
/*13189*/             OPC_CheckChild1Same, 1,
/*13191*/             OPC_MoveParent,
/*13192*/             OPC_MoveParent,
/*13193*/             OPC_CheckType, MVT::v1i64,
/*13195*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13197*/             OPC_EmitInteger, MVT::i32, 14, 
/*13200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13203*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13215*/           /*Scope*/ 107, /*->13323*/
/*13216*/             OPC_MoveChild, 0,
/*13218*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13221*/             OPC_Scope, 49, /*->13272*/ // 2 children in Scope
/*13223*/               OPC_CheckChild0Same, 1,
/*13225*/               OPC_MoveChild, 1,
/*13227*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13230*/               OPC_MoveChild, 0,
/*13232*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13235*/               OPC_MoveChild, 0,
/*13237*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13240*/               OPC_MoveParent,
/*13241*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13243*/               OPC_CheckType, MVT::v8i8,
/*13245*/               OPC_MoveParent,
/*13246*/               OPC_MoveParent,
/*13247*/               OPC_MoveParent,
/*13248*/               OPC_RecordChild1, // #2 = $Vm
/*13249*/               OPC_MoveParent,
/*13250*/               OPC_CheckType, MVT::v1i64,
/*13252*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13254*/               OPC_EmitInteger, MVT::i32, 14, 
/*13257*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13260*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13272*/             /*Scope*/ 49, /*->13322*/
/*13273*/               OPC_MoveChild, 0,
/*13275*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13278*/               OPC_MoveChild, 0,
/*13280*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13283*/               OPC_MoveChild, 0,
/*13285*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13288*/               OPC_MoveParent,
/*13289*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13291*/               OPC_CheckType, MVT::v8i8,
/*13293*/               OPC_MoveParent,
/*13294*/               OPC_MoveParent,
/*13295*/               OPC_CheckChild1Same, 1,
/*13297*/               OPC_MoveParent,
/*13298*/               OPC_RecordChild1, // #2 = $Vm
/*13299*/               OPC_MoveParent,
/*13300*/               OPC_CheckType, MVT::v1i64,
/*13302*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13304*/               OPC_EmitInteger, MVT::i32, 14, 
/*13307*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13310*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13322*/             0, /*End of Scope*/
/*13323*/           /*Scope*/ 106, /*->13430*/
/*13324*/             OPC_RecordChild0, // #2 = $Vm
/*13325*/             OPC_MoveChild, 1,
/*13327*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13330*/             OPC_Scope, 48, /*->13380*/ // 2 children in Scope
/*13332*/               OPC_CheckChild0Same, 0,
/*13334*/               OPC_MoveChild, 1,
/*13336*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13339*/               OPC_MoveChild, 0,
/*13341*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13344*/               OPC_MoveChild, 0,
/*13346*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13349*/               OPC_MoveParent,
/*13350*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13352*/               OPC_CheckType, MVT::v8i8,
/*13354*/               OPC_MoveParent,
/*13355*/               OPC_MoveParent,
/*13356*/               OPC_MoveParent,
/*13357*/               OPC_MoveParent,
/*13358*/               OPC_CheckType, MVT::v1i64,
/*13360*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13362*/               OPC_EmitInteger, MVT::i32, 14, 
/*13365*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13368*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13380*/             /*Scope*/ 48, /*->13429*/
/*13381*/               OPC_MoveChild, 0,
/*13383*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13386*/               OPC_MoveChild, 0,
/*13388*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13391*/               OPC_MoveChild, 0,
/*13393*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13396*/               OPC_MoveParent,
/*13397*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13399*/               OPC_CheckType, MVT::v8i8,
/*13401*/               OPC_MoveParent,
/*13402*/               OPC_MoveParent,
/*13403*/               OPC_CheckChild1Same, 0,
/*13405*/               OPC_MoveParent,
/*13406*/               OPC_MoveParent,
/*13407*/               OPC_CheckType, MVT::v1i64,
/*13409*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13411*/               OPC_EmitInteger, MVT::i32, 14, 
/*13414*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13417*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13429*/             0, /*End of Scope*/
/*13430*/           /*Scope*/ 107, /*->13538*/
/*13431*/             OPC_MoveChild, 0,
/*13433*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13436*/             OPC_Scope, 49, /*->13487*/ // 2 children in Scope
/*13438*/               OPC_CheckChild0Same, 0,
/*13440*/               OPC_MoveChild, 1,
/*13442*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13445*/               OPC_MoveChild, 0,
/*13447*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13450*/               OPC_MoveChild, 0,
/*13452*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13455*/               OPC_MoveParent,
/*13456*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13458*/               OPC_CheckType, MVT::v8i8,
/*13460*/               OPC_MoveParent,
/*13461*/               OPC_MoveParent,
/*13462*/               OPC_MoveParent,
/*13463*/               OPC_RecordChild1, // #2 = $Vm
/*13464*/               OPC_MoveParent,
/*13465*/               OPC_CheckType, MVT::v1i64,
/*13467*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13469*/               OPC_EmitInteger, MVT::i32, 14, 
/*13472*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13475*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13487*/             /*Scope*/ 49, /*->13537*/
/*13488*/               OPC_MoveChild, 0,
/*13490*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13493*/               OPC_MoveChild, 0,
/*13495*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13498*/               OPC_MoveChild, 0,
/*13500*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13503*/               OPC_MoveParent,
/*13504*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13506*/               OPC_CheckType, MVT::v8i8,
/*13508*/               OPC_MoveParent,
/*13509*/               OPC_MoveParent,
/*13510*/               OPC_CheckChild1Same, 0,
/*13512*/               OPC_MoveParent,
/*13513*/               OPC_RecordChild1, // #2 = $Vm
/*13514*/               OPC_MoveParent,
/*13515*/               OPC_CheckType, MVT::v1i64,
/*13517*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13519*/               OPC_EmitInteger, MVT::i32, 14, 
/*13522*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13525*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13537*/             0, /*End of Scope*/
/*13538*/           0, /*End of Scope*/
/*13539*/         /*Scope*/ 53|128,1/*181*/, /*->13722*/
/*13541*/           OPC_MoveChild, 1,
/*13543*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13546*/           OPC_Scope, 86, /*->13634*/ // 2 children in Scope
/*13548*/             OPC_RecordChild0, // #1 = $Vd
/*13549*/             OPC_MoveChild, 1,
/*13551*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13554*/             OPC_MoveChild, 0,
/*13556*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13559*/             OPC_MoveChild, 0,
/*13561*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13564*/             OPC_MoveParent,
/*13565*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13567*/             OPC_CheckType, MVT::v8i8,
/*13569*/             OPC_MoveParent,
/*13570*/             OPC_MoveParent,
/*13571*/             OPC_MoveParent,
/*13572*/             OPC_MoveParent,
/*13573*/             OPC_MoveChild, 1,
/*13575*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13578*/             OPC_Scope, 26, /*->13606*/ // 2 children in Scope
/*13580*/               OPC_RecordChild0, // #2 = $Vn
/*13581*/               OPC_CheckChild1Same, 1,
/*13583*/               OPC_MoveParent,
/*13584*/               OPC_CheckType, MVT::v1i64,
/*13586*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13588*/               OPC_EmitInteger, MVT::i32, 14, 
/*13591*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13594*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13606*/             /*Scope*/ 26, /*->13633*/
/*13607*/               OPC_CheckChild0Same, 1,
/*13609*/               OPC_RecordChild1, // #2 = $Vn
/*13610*/               OPC_MoveParent,
/*13611*/               OPC_CheckType, MVT::v1i64,
/*13613*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13615*/               OPC_EmitInteger, MVT::i32, 14, 
/*13618*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13621*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13633*/             0, /*End of Scope*/
/*13634*/           /*Scope*/ 86, /*->13721*/
/*13635*/             OPC_MoveChild, 0,
/*13637*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13640*/             OPC_MoveChild, 0,
/*13642*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13645*/             OPC_MoveChild, 0,
/*13647*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13650*/             OPC_MoveParent,
/*13651*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13653*/             OPC_CheckType, MVT::v8i8,
/*13655*/             OPC_MoveParent,
/*13656*/             OPC_MoveParent,
/*13657*/             OPC_RecordChild1, // #1 = $Vd
/*13658*/             OPC_MoveParent,
/*13659*/             OPC_MoveParent,
/*13660*/             OPC_MoveChild, 1,
/*13662*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13665*/             OPC_Scope, 26, /*->13693*/ // 2 children in Scope
/*13667*/               OPC_RecordChild0, // #2 = $Vn
/*13668*/               OPC_CheckChild1Same, 1,
/*13670*/               OPC_MoveParent,
/*13671*/               OPC_CheckType, MVT::v1i64,
/*13673*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13675*/               OPC_EmitInteger, MVT::i32, 14, 
/*13678*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13681*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13693*/             /*Scope*/ 26, /*->13720*/
/*13694*/               OPC_CheckChild0Same, 1,
/*13696*/               OPC_RecordChild1, // #2 = $Vn
/*13697*/               OPC_MoveParent,
/*13698*/               OPC_CheckType, MVT::v1i64,
/*13700*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13702*/               OPC_EmitInteger, MVT::i32, 14, 
/*13705*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13708*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13720*/             0, /*End of Scope*/
/*13721*/           0, /*End of Scope*/
/*13722*/         0, /*End of Scope*/
/*13723*/       /*Scope*/ 55|128,1/*183*/, /*->13908*/
/*13725*/         OPC_MoveChild, 0,
/*13727*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13730*/         OPC_Scope, 87, /*->13819*/ // 2 children in Scope
/*13732*/           OPC_RecordChild0, // #0 = $Vd
/*13733*/           OPC_MoveChild, 1,
/*13735*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13738*/           OPC_MoveChild, 0,
/*13740*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13743*/           OPC_MoveChild, 0,
/*13745*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13748*/           OPC_MoveParent,
/*13749*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13751*/           OPC_CheckType, MVT::v8i8,
/*13753*/           OPC_MoveParent,
/*13754*/           OPC_MoveParent,
/*13755*/           OPC_MoveParent,
/*13756*/           OPC_RecordChild1, // #1 = $Vm
/*13757*/           OPC_MoveParent,
/*13758*/           OPC_MoveChild, 1,
/*13760*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13763*/           OPC_Scope, 26, /*->13791*/ // 2 children in Scope
/*13765*/             OPC_RecordChild0, // #2 = $Vn
/*13766*/             OPC_CheckChild1Same, 0,
/*13768*/             OPC_MoveParent,
/*13769*/             OPC_CheckType, MVT::v1i64,
/*13771*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13773*/             OPC_EmitInteger, MVT::i32, 14, 
/*13776*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13779*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13791*/           /*Scope*/ 26, /*->13818*/
/*13792*/             OPC_CheckChild0Same, 0,
/*13794*/             OPC_RecordChild1, // #2 = $Vn
/*13795*/             OPC_MoveParent,
/*13796*/             OPC_CheckType, MVT::v1i64,
/*13798*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13800*/             OPC_EmitInteger, MVT::i32, 14, 
/*13803*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13806*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13818*/           0, /*End of Scope*/
/*13819*/         /*Scope*/ 87, /*->13907*/
/*13820*/           OPC_MoveChild, 0,
/*13822*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13825*/           OPC_MoveChild, 0,
/*13827*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13830*/           OPC_MoveChild, 0,
/*13832*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13835*/           OPC_MoveParent,
/*13836*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13838*/           OPC_CheckType, MVT::v8i8,
/*13840*/           OPC_MoveParent,
/*13841*/           OPC_MoveParent,
/*13842*/           OPC_RecordChild1, // #0 = $Vd
/*13843*/           OPC_MoveParent,
/*13844*/           OPC_RecordChild1, // #1 = $Vm
/*13845*/           OPC_MoveParent,
/*13846*/           OPC_MoveChild, 1,
/*13848*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13851*/           OPC_Scope, 26, /*->13879*/ // 2 children in Scope
/*13853*/             OPC_RecordChild0, // #2 = $Vn
/*13854*/             OPC_CheckChild1Same, 0,
/*13856*/             OPC_MoveParent,
/*13857*/             OPC_CheckType, MVT::v1i64,
/*13859*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13861*/             OPC_EmitInteger, MVT::i32, 14, 
/*13864*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13867*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13879*/           /*Scope*/ 26, /*->13906*/
/*13880*/             OPC_CheckChild0Same, 0,
/*13882*/             OPC_RecordChild1, // #2 = $Vn
/*13883*/             OPC_MoveParent,
/*13884*/             OPC_CheckType, MVT::v1i64,
/*13886*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13888*/             OPC_EmitInteger, MVT::i32, 14, 
/*13891*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13894*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13906*/           0, /*End of Scope*/
/*13907*/         0, /*End of Scope*/
/*13908*/       /*Scope*/ 63|128,4/*575*/, /*->14485*/
/*13910*/         OPC_RecordChild0, // #0 = $Vn
/*13911*/         OPC_Scope, 3|128,3/*387*/, /*->14301*/ // 2 children in Scope
/*13914*/           OPC_RecordChild1, // #1 = $Vd
/*13915*/           OPC_MoveParent,
/*13916*/           OPC_MoveChild, 1,
/*13918*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13921*/           OPC_Scope, 54, /*->13977*/ // 4 children in Scope
/*13923*/             OPC_RecordChild0, // #2 = $Vm
/*13924*/             OPC_MoveChild, 1,
/*13926*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13929*/             OPC_MoveChild, 0,
/*13931*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13934*/             OPC_MoveChild, 0,
/*13936*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13939*/             OPC_MoveChild, 0,
/*13941*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13944*/             OPC_MoveParent,
/*13945*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13947*/             OPC_CheckType, MVT::v16i8,
/*13949*/             OPC_MoveParent,
/*13950*/             OPC_MoveParent,
/*13951*/             OPC_CheckChild1Same, 1,
/*13953*/             OPC_MoveParent,
/*13954*/             OPC_MoveParent,
/*13955*/             OPC_CheckType, MVT::v4i32,
/*13957*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13959*/             OPC_EmitInteger, MVT::i32, 14, 
/*13962*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13965*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13977*/           /*Scope*/ 107, /*->14085*/
/*13978*/             OPC_MoveChild, 0,
/*13980*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13983*/             OPC_Scope, 49, /*->14034*/ // 2 children in Scope
/*13985*/               OPC_CheckChild0Same, 1,
/*13987*/               OPC_MoveChild, 1,
/*13989*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13992*/               OPC_MoveChild, 0,
/*13994*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13997*/               OPC_MoveChild, 0,
/*13999*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14002*/               OPC_MoveParent,
/*14003*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14005*/               OPC_CheckType, MVT::v16i8,
/*14007*/               OPC_MoveParent,
/*14008*/               OPC_MoveParent,
/*14009*/               OPC_MoveParent,
/*14010*/               OPC_RecordChild1, // #2 = $Vm
/*14011*/               OPC_MoveParent,
/*14012*/               OPC_CheckType, MVT::v4i32,
/*14014*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14016*/               OPC_EmitInteger, MVT::i32, 14, 
/*14019*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14022*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14034*/             /*Scope*/ 49, /*->14084*/
/*14035*/               OPC_MoveChild, 0,
/*14037*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14040*/               OPC_MoveChild, 0,
/*14042*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14045*/               OPC_MoveChild, 0,
/*14047*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14050*/               OPC_MoveParent,
/*14051*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14053*/               OPC_CheckType, MVT::v16i8,
/*14055*/               OPC_MoveParent,
/*14056*/               OPC_MoveParent,
/*14057*/               OPC_CheckChild1Same, 1,
/*14059*/               OPC_MoveParent,
/*14060*/               OPC_RecordChild1, // #2 = $Vm
/*14061*/               OPC_MoveParent,
/*14062*/               OPC_CheckType, MVT::v4i32,
/*14064*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14066*/               OPC_EmitInteger, MVT::i32, 14, 
/*14069*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14072*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14084*/             0, /*End of Scope*/
/*14085*/           /*Scope*/ 106, /*->14192*/
/*14086*/             OPC_RecordChild0, // #2 = $Vm
/*14087*/             OPC_MoveChild, 1,
/*14089*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14092*/             OPC_Scope, 48, /*->14142*/ // 2 children in Scope
/*14094*/               OPC_CheckChild0Same, 0,
/*14096*/               OPC_MoveChild, 1,
/*14098*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14101*/               OPC_MoveChild, 0,
/*14103*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14106*/               OPC_MoveChild, 0,
/*14108*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14111*/               OPC_MoveParent,
/*14112*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14114*/               OPC_CheckType, MVT::v16i8,
/*14116*/               OPC_MoveParent,
/*14117*/               OPC_MoveParent,
/*14118*/               OPC_MoveParent,
/*14119*/               OPC_MoveParent,
/*14120*/               OPC_CheckType, MVT::v4i32,
/*14122*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14124*/               OPC_EmitInteger, MVT::i32, 14, 
/*14127*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14130*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14142*/             /*Scope*/ 48, /*->14191*/
/*14143*/               OPC_MoveChild, 0,
/*14145*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14148*/               OPC_MoveChild, 0,
/*14150*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14153*/               OPC_MoveChild, 0,
/*14155*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14158*/               OPC_MoveParent,
/*14159*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14161*/               OPC_CheckType, MVT::v16i8,
/*14163*/               OPC_MoveParent,
/*14164*/               OPC_MoveParent,
/*14165*/               OPC_CheckChild1Same, 0,
/*14167*/               OPC_MoveParent,
/*14168*/               OPC_MoveParent,
/*14169*/               OPC_CheckType, MVT::v4i32,
/*14171*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14173*/               OPC_EmitInteger, MVT::i32, 14, 
/*14176*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14179*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14191*/             0, /*End of Scope*/
/*14192*/           /*Scope*/ 107, /*->14300*/
/*14193*/             OPC_MoveChild, 0,
/*14195*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14198*/             OPC_Scope, 49, /*->14249*/ // 2 children in Scope
/*14200*/               OPC_CheckChild0Same, 0,
/*14202*/               OPC_MoveChild, 1,
/*14204*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14207*/               OPC_MoveChild, 0,
/*14209*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14212*/               OPC_MoveChild, 0,
/*14214*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14217*/               OPC_MoveParent,
/*14218*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14220*/               OPC_CheckType, MVT::v16i8,
/*14222*/               OPC_MoveParent,
/*14223*/               OPC_MoveParent,
/*14224*/               OPC_MoveParent,
/*14225*/               OPC_RecordChild1, // #2 = $Vm
/*14226*/               OPC_MoveParent,
/*14227*/               OPC_CheckType, MVT::v4i32,
/*14229*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14231*/               OPC_EmitInteger, MVT::i32, 14, 
/*14234*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14237*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14249*/             /*Scope*/ 49, /*->14299*/
/*14250*/               OPC_MoveChild, 0,
/*14252*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14255*/               OPC_MoveChild, 0,
/*14257*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14260*/               OPC_MoveChild, 0,
/*14262*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14265*/               OPC_MoveParent,
/*14266*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14268*/               OPC_CheckType, MVT::v16i8,
/*14270*/               OPC_MoveParent,
/*14271*/               OPC_MoveParent,
/*14272*/               OPC_CheckChild1Same, 0,
/*14274*/               OPC_MoveParent,
/*14275*/               OPC_RecordChild1, // #2 = $Vm
/*14276*/               OPC_MoveParent,
/*14277*/               OPC_CheckType, MVT::v4i32,
/*14279*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14281*/               OPC_EmitInteger, MVT::i32, 14, 
/*14284*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14287*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14299*/             0, /*End of Scope*/
/*14300*/           0, /*End of Scope*/
/*14301*/         /*Scope*/ 53|128,1/*181*/, /*->14484*/
/*14303*/           OPC_MoveChild, 1,
/*14305*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14308*/           OPC_Scope, 86, /*->14396*/ // 2 children in Scope
/*14310*/             OPC_RecordChild0, // #1 = $Vd
/*14311*/             OPC_MoveChild, 1,
/*14313*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14316*/             OPC_MoveChild, 0,
/*14318*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14321*/             OPC_MoveChild, 0,
/*14323*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14326*/             OPC_MoveParent,
/*14327*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14329*/             OPC_CheckType, MVT::v16i8,
/*14331*/             OPC_MoveParent,
/*14332*/             OPC_MoveParent,
/*14333*/             OPC_MoveParent,
/*14334*/             OPC_MoveParent,
/*14335*/             OPC_MoveChild, 1,
/*14337*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14340*/             OPC_Scope, 26, /*->14368*/ // 2 children in Scope
/*14342*/               OPC_RecordChild0, // #2 = $Vn
/*14343*/               OPC_CheckChild1Same, 1,
/*14345*/               OPC_MoveParent,
/*14346*/               OPC_CheckType, MVT::v4i32,
/*14348*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14350*/               OPC_EmitInteger, MVT::i32, 14, 
/*14353*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14356*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14368*/             /*Scope*/ 26, /*->14395*/
/*14369*/               OPC_CheckChild0Same, 1,
/*14371*/               OPC_RecordChild1, // #2 = $Vn
/*14372*/               OPC_MoveParent,
/*14373*/               OPC_CheckType, MVT::v4i32,
/*14375*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14377*/               OPC_EmitInteger, MVT::i32, 14, 
/*14380*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14383*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14395*/             0, /*End of Scope*/
/*14396*/           /*Scope*/ 86, /*->14483*/
/*14397*/             OPC_MoveChild, 0,
/*14399*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14402*/             OPC_MoveChild, 0,
/*14404*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14407*/             OPC_MoveChild, 0,
/*14409*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14412*/             OPC_MoveParent,
/*14413*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14415*/             OPC_CheckType, MVT::v16i8,
/*14417*/             OPC_MoveParent,
/*14418*/             OPC_MoveParent,
/*14419*/             OPC_RecordChild1, // #1 = $Vd
/*14420*/             OPC_MoveParent,
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_MoveChild, 1,
/*14424*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14427*/             OPC_Scope, 26, /*->14455*/ // 2 children in Scope
/*14429*/               OPC_RecordChild0, // #2 = $Vn
/*14430*/               OPC_CheckChild1Same, 1,
/*14432*/               OPC_MoveParent,
/*14433*/               OPC_CheckType, MVT::v4i32,
/*14435*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14437*/               OPC_EmitInteger, MVT::i32, 14, 
/*14440*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14443*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14455*/             /*Scope*/ 26, /*->14482*/
/*14456*/               OPC_CheckChild0Same, 1,
/*14458*/               OPC_RecordChild1, // #2 = $Vn
/*14459*/               OPC_MoveParent,
/*14460*/               OPC_CheckType, MVT::v4i32,
/*14462*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14464*/               OPC_EmitInteger, MVT::i32, 14, 
/*14467*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14470*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14482*/             0, /*End of Scope*/
/*14483*/           0, /*End of Scope*/
/*14484*/         0, /*End of Scope*/
/*14485*/       /*Scope*/ 55|128,1/*183*/, /*->14670*/
/*14487*/         OPC_MoveChild, 0,
/*14489*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14492*/         OPC_Scope, 87, /*->14581*/ // 2 children in Scope
/*14494*/           OPC_RecordChild0, // #0 = $Vd
/*14495*/           OPC_MoveChild, 1,
/*14497*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14500*/           OPC_MoveChild, 0,
/*14502*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14505*/           OPC_MoveChild, 0,
/*14507*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14510*/           OPC_MoveParent,
/*14511*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14513*/           OPC_CheckType, MVT::v16i8,
/*14515*/           OPC_MoveParent,
/*14516*/           OPC_MoveParent,
/*14517*/           OPC_MoveParent,
/*14518*/           OPC_RecordChild1, // #1 = $Vm
/*14519*/           OPC_MoveParent,
/*14520*/           OPC_MoveChild, 1,
/*14522*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14525*/           OPC_Scope, 26, /*->14553*/ // 2 children in Scope
/*14527*/             OPC_RecordChild0, // #2 = $Vn
/*14528*/             OPC_CheckChild1Same, 0,
/*14530*/             OPC_MoveParent,
/*14531*/             OPC_CheckType, MVT::v4i32,
/*14533*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14535*/             OPC_EmitInteger, MVT::i32, 14, 
/*14538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14553*/           /*Scope*/ 26, /*->14580*/
/*14554*/             OPC_CheckChild0Same, 0,
/*14556*/             OPC_RecordChild1, // #2 = $Vn
/*14557*/             OPC_MoveParent,
/*14558*/             OPC_CheckType, MVT::v4i32,
/*14560*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14562*/             OPC_EmitInteger, MVT::i32, 14, 
/*14565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14580*/           0, /*End of Scope*/
/*14581*/         /*Scope*/ 87, /*->14669*/
/*14582*/           OPC_MoveChild, 0,
/*14584*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14587*/           OPC_MoveChild, 0,
/*14589*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14592*/           OPC_MoveChild, 0,
/*14594*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14597*/           OPC_MoveParent,
/*14598*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14600*/           OPC_CheckType, MVT::v16i8,
/*14602*/           OPC_MoveParent,
/*14603*/           OPC_MoveParent,
/*14604*/           OPC_RecordChild1, // #0 = $Vd
/*14605*/           OPC_MoveParent,
/*14606*/           OPC_RecordChild1, // #1 = $Vm
/*14607*/           OPC_MoveParent,
/*14608*/           OPC_MoveChild, 1,
/*14610*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14613*/           OPC_Scope, 26, /*->14641*/ // 2 children in Scope
/*14615*/             OPC_RecordChild0, // #2 = $Vn
/*14616*/             OPC_CheckChild1Same, 0,
/*14618*/             OPC_MoveParent,
/*14619*/             OPC_CheckType, MVT::v4i32,
/*14621*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14623*/             OPC_EmitInteger, MVT::i32, 14, 
/*14626*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14629*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14641*/           /*Scope*/ 26, /*->14668*/
/*14642*/             OPC_CheckChild0Same, 0,
/*14644*/             OPC_RecordChild1, // #2 = $Vn
/*14645*/             OPC_MoveParent,
/*14646*/             OPC_CheckType, MVT::v4i32,
/*14648*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14650*/             OPC_EmitInteger, MVT::i32, 14, 
/*14653*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14656*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14668*/           0, /*End of Scope*/
/*14669*/         0, /*End of Scope*/
/*14670*/       /*Scope*/ 63|128,4/*575*/, /*->15247*/
/*14672*/         OPC_RecordChild0, // #0 = $Vn
/*14673*/         OPC_Scope, 3|128,3/*387*/, /*->15063*/ // 2 children in Scope
/*14676*/           OPC_RecordChild1, // #1 = $Vd
/*14677*/           OPC_MoveParent,
/*14678*/           OPC_MoveChild, 1,
/*14680*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14683*/           OPC_Scope, 54, /*->14739*/ // 4 children in Scope
/*14685*/             OPC_RecordChild0, // #2 = $Vm
/*14686*/             OPC_MoveChild, 1,
/*14688*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14691*/             OPC_MoveChild, 0,
/*14693*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14696*/             OPC_MoveChild, 0,
/*14698*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14701*/             OPC_MoveChild, 0,
/*14703*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14706*/             OPC_MoveParent,
/*14707*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14709*/             OPC_CheckType, MVT::v16i8,
/*14711*/             OPC_MoveParent,
/*14712*/             OPC_MoveParent,
/*14713*/             OPC_CheckChild1Same, 1,
/*14715*/             OPC_MoveParent,
/*14716*/             OPC_MoveParent,
/*14717*/             OPC_CheckType, MVT::v2i64,
/*14719*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14721*/             OPC_EmitInteger, MVT::i32, 14, 
/*14724*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14727*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14739*/           /*Scope*/ 107, /*->14847*/
/*14740*/             OPC_MoveChild, 0,
/*14742*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14745*/             OPC_Scope, 49, /*->14796*/ // 2 children in Scope
/*14747*/               OPC_CheckChild0Same, 1,
/*14749*/               OPC_MoveChild, 1,
/*14751*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14754*/               OPC_MoveChild, 0,
/*14756*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14759*/               OPC_MoveChild, 0,
/*14761*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14764*/               OPC_MoveParent,
/*14765*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14767*/               OPC_CheckType, MVT::v16i8,
/*14769*/               OPC_MoveParent,
/*14770*/               OPC_MoveParent,
/*14771*/               OPC_MoveParent,
/*14772*/               OPC_RecordChild1, // #2 = $Vm
/*14773*/               OPC_MoveParent,
/*14774*/               OPC_CheckType, MVT::v2i64,
/*14776*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14778*/               OPC_EmitInteger, MVT::i32, 14, 
/*14781*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14784*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14796*/             /*Scope*/ 49, /*->14846*/
/*14797*/               OPC_MoveChild, 0,
/*14799*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14802*/               OPC_MoveChild, 0,
/*14804*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14807*/               OPC_MoveChild, 0,
/*14809*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14812*/               OPC_MoveParent,
/*14813*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14815*/               OPC_CheckType, MVT::v16i8,
/*14817*/               OPC_MoveParent,
/*14818*/               OPC_MoveParent,
/*14819*/               OPC_CheckChild1Same, 1,
/*14821*/               OPC_MoveParent,
/*14822*/               OPC_RecordChild1, // #2 = $Vm
/*14823*/               OPC_MoveParent,
/*14824*/               OPC_CheckType, MVT::v2i64,
/*14826*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14828*/               OPC_EmitInteger, MVT::i32, 14, 
/*14831*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14834*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14846*/             0, /*End of Scope*/
/*14847*/           /*Scope*/ 106, /*->14954*/
/*14848*/             OPC_RecordChild0, // #2 = $Vm
/*14849*/             OPC_MoveChild, 1,
/*14851*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14854*/             OPC_Scope, 48, /*->14904*/ // 2 children in Scope
/*14856*/               OPC_CheckChild0Same, 0,
/*14858*/               OPC_MoveChild, 1,
/*14860*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14863*/               OPC_MoveChild, 0,
/*14865*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14868*/               OPC_MoveChild, 0,
/*14870*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14873*/               OPC_MoveParent,
/*14874*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14876*/               OPC_CheckType, MVT::v16i8,
/*14878*/               OPC_MoveParent,
/*14879*/               OPC_MoveParent,
/*14880*/               OPC_MoveParent,
/*14881*/               OPC_MoveParent,
/*14882*/               OPC_CheckType, MVT::v2i64,
/*14884*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14886*/               OPC_EmitInteger, MVT::i32, 14, 
/*14889*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14892*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14904*/             /*Scope*/ 48, /*->14953*/
/*14905*/               OPC_MoveChild, 0,
/*14907*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14910*/               OPC_MoveChild, 0,
/*14912*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14915*/               OPC_MoveChild, 0,
/*14917*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14920*/               OPC_MoveParent,
/*14921*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14923*/               OPC_CheckType, MVT::v16i8,
/*14925*/               OPC_MoveParent,
/*14926*/               OPC_MoveParent,
/*14927*/               OPC_CheckChild1Same, 0,
/*14929*/               OPC_MoveParent,
/*14930*/               OPC_MoveParent,
/*14931*/               OPC_CheckType, MVT::v2i64,
/*14933*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14935*/               OPC_EmitInteger, MVT::i32, 14, 
/*14938*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14941*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14953*/             0, /*End of Scope*/
/*14954*/           /*Scope*/ 107, /*->15062*/
/*14955*/             OPC_MoveChild, 0,
/*14957*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14960*/             OPC_Scope, 49, /*->15011*/ // 2 children in Scope
/*14962*/               OPC_CheckChild0Same, 0,
/*14964*/               OPC_MoveChild, 1,
/*14966*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14969*/               OPC_MoveChild, 0,
/*14971*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14974*/               OPC_MoveChild, 0,
/*14976*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14979*/               OPC_MoveParent,
/*14980*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14982*/               OPC_CheckType, MVT::v16i8,
/*14984*/               OPC_MoveParent,
/*14985*/               OPC_MoveParent,
/*14986*/               OPC_MoveParent,
/*14987*/               OPC_RecordChild1, // #2 = $Vm
/*14988*/               OPC_MoveParent,
/*14989*/               OPC_CheckType, MVT::v2i64,
/*14991*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14993*/               OPC_EmitInteger, MVT::i32, 14, 
/*14996*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14999*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15011*/             /*Scope*/ 49, /*->15061*/
/*15012*/               OPC_MoveChild, 0,
/*15014*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15017*/               OPC_MoveChild, 0,
/*15019*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15022*/               OPC_MoveChild, 0,
/*15024*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15027*/               OPC_MoveParent,
/*15028*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15030*/               OPC_CheckType, MVT::v16i8,
/*15032*/               OPC_MoveParent,
/*15033*/               OPC_MoveParent,
/*15034*/               OPC_CheckChild1Same, 0,
/*15036*/               OPC_MoveParent,
/*15037*/               OPC_RecordChild1, // #2 = $Vm
/*15038*/               OPC_MoveParent,
/*15039*/               OPC_CheckType, MVT::v2i64,
/*15041*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15043*/               OPC_EmitInteger, MVT::i32, 14, 
/*15046*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15049*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15061*/             0, /*End of Scope*/
/*15062*/           0, /*End of Scope*/
/*15063*/         /*Scope*/ 53|128,1/*181*/, /*->15246*/
/*15065*/           OPC_MoveChild, 1,
/*15067*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15070*/           OPC_Scope, 86, /*->15158*/ // 2 children in Scope
/*15072*/             OPC_RecordChild0, // #1 = $Vd
/*15073*/             OPC_MoveChild, 1,
/*15075*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15078*/             OPC_MoveChild, 0,
/*15080*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15083*/             OPC_MoveChild, 0,
/*15085*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15088*/             OPC_MoveParent,
/*15089*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15091*/             OPC_CheckType, MVT::v16i8,
/*15093*/             OPC_MoveParent,
/*15094*/             OPC_MoveParent,
/*15095*/             OPC_MoveParent,
/*15096*/             OPC_MoveParent,
/*15097*/             OPC_MoveChild, 1,
/*15099*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15102*/             OPC_Scope, 26, /*->15130*/ // 2 children in Scope
/*15104*/               OPC_RecordChild0, // #2 = $Vn
/*15105*/               OPC_CheckChild1Same, 1,
/*15107*/               OPC_MoveParent,
/*15108*/               OPC_CheckType, MVT::v2i64,
/*15110*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15112*/               OPC_EmitInteger, MVT::i32, 14, 
/*15115*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15118*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15130*/             /*Scope*/ 26, /*->15157*/
/*15131*/               OPC_CheckChild0Same, 1,
/*15133*/               OPC_RecordChild1, // #2 = $Vn
/*15134*/               OPC_MoveParent,
/*15135*/               OPC_CheckType, MVT::v2i64,
/*15137*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15139*/               OPC_EmitInteger, MVT::i32, 14, 
/*15142*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15145*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15157*/             0, /*End of Scope*/
/*15158*/           /*Scope*/ 86, /*->15245*/
/*15159*/             OPC_MoveChild, 0,
/*15161*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15164*/             OPC_MoveChild, 0,
/*15166*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15169*/             OPC_MoveChild, 0,
/*15171*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15174*/             OPC_MoveParent,
/*15175*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15177*/             OPC_CheckType, MVT::v16i8,
/*15179*/             OPC_MoveParent,
/*15180*/             OPC_MoveParent,
/*15181*/             OPC_RecordChild1, // #1 = $Vd
/*15182*/             OPC_MoveParent,
/*15183*/             OPC_MoveParent,
/*15184*/             OPC_MoveChild, 1,
/*15186*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15189*/             OPC_Scope, 26, /*->15217*/ // 2 children in Scope
/*15191*/               OPC_RecordChild0, // #2 = $Vn
/*15192*/               OPC_CheckChild1Same, 1,
/*15194*/               OPC_MoveParent,
/*15195*/               OPC_CheckType, MVT::v2i64,
/*15197*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15199*/               OPC_EmitInteger, MVT::i32, 14, 
/*15202*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15205*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15217*/             /*Scope*/ 26, /*->15244*/
/*15218*/               OPC_CheckChild0Same, 1,
/*15220*/               OPC_RecordChild1, // #2 = $Vn
/*15221*/               OPC_MoveParent,
/*15222*/               OPC_CheckType, MVT::v2i64,
/*15224*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15226*/               OPC_EmitInteger, MVT::i32, 14, 
/*15229*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15232*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15244*/             0, /*End of Scope*/
/*15245*/           0, /*End of Scope*/
/*15246*/         0, /*End of Scope*/
/*15247*/       /*Scope*/ 55|128,1/*183*/, /*->15432*/
/*15249*/         OPC_MoveChild, 0,
/*15251*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15254*/         OPC_Scope, 87, /*->15343*/ // 2 children in Scope
/*15256*/           OPC_RecordChild0, // #0 = $Vd
/*15257*/           OPC_MoveChild, 1,
/*15259*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15262*/           OPC_MoveChild, 0,
/*15264*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15267*/           OPC_MoveChild, 0,
/*15269*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15272*/           OPC_MoveParent,
/*15273*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15275*/           OPC_CheckType, MVT::v16i8,
/*15277*/           OPC_MoveParent,
/*15278*/           OPC_MoveParent,
/*15279*/           OPC_MoveParent,
/*15280*/           OPC_RecordChild1, // #1 = $Vm
/*15281*/           OPC_MoveParent,
/*15282*/           OPC_MoveChild, 1,
/*15284*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15287*/           OPC_Scope, 26, /*->15315*/ // 2 children in Scope
/*15289*/             OPC_RecordChild0, // #2 = $Vn
/*15290*/             OPC_CheckChild1Same, 0,
/*15292*/             OPC_MoveParent,
/*15293*/             OPC_CheckType, MVT::v2i64,
/*15295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15297*/             OPC_EmitInteger, MVT::i32, 14, 
/*15300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15315*/           /*Scope*/ 26, /*->15342*/
/*15316*/             OPC_CheckChild0Same, 0,
/*15318*/             OPC_RecordChild1, // #2 = $Vn
/*15319*/             OPC_MoveParent,
/*15320*/             OPC_CheckType, MVT::v2i64,
/*15322*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15324*/             OPC_EmitInteger, MVT::i32, 14, 
/*15327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15330*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15342*/           0, /*End of Scope*/
/*15343*/         /*Scope*/ 87, /*->15431*/
/*15344*/           OPC_MoveChild, 0,
/*15346*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15349*/           OPC_MoveChild, 0,
/*15351*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15354*/           OPC_MoveChild, 0,
/*15356*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15359*/           OPC_MoveParent,
/*15360*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15362*/           OPC_CheckType, MVT::v16i8,
/*15364*/           OPC_MoveParent,
/*15365*/           OPC_MoveParent,
/*15366*/           OPC_RecordChild1, // #0 = $Vd
/*15367*/           OPC_MoveParent,
/*15368*/           OPC_RecordChild1, // #1 = $Vm
/*15369*/           OPC_MoveParent,
/*15370*/           OPC_MoveChild, 1,
/*15372*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15375*/           OPC_Scope, 26, /*->15403*/ // 2 children in Scope
/*15377*/             OPC_RecordChild0, // #2 = $Vn
/*15378*/             OPC_CheckChild1Same, 0,
/*15380*/             OPC_MoveParent,
/*15381*/             OPC_CheckType, MVT::v2i64,
/*15383*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15385*/             OPC_EmitInteger, MVT::i32, 14, 
/*15388*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15391*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15403*/           /*Scope*/ 26, /*->15430*/
/*15404*/             OPC_CheckChild0Same, 0,
/*15406*/             OPC_RecordChild1, // #2 = $Vn
/*15407*/             OPC_MoveParent,
/*15408*/             OPC_CheckType, MVT::v2i64,
/*15410*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15412*/             OPC_EmitInteger, MVT::i32, 14, 
/*15415*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15418*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15430*/           0, /*End of Scope*/
/*15431*/         0, /*End of Scope*/
/*15432*/       0, /*End of Scope*/
/*15433*/     /*Scope*/ 0|128,1/*128*/, /*->15563*/
/*15435*/       OPC_RecordChild0, // #0 = $Vn
/*15436*/       OPC_MoveChild, 1,
/*15438*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15441*/       OPC_Scope, 73, /*->15516*/ // 2 children in Scope
/*15443*/         OPC_RecordChild0, // #1 = $Vm
/*15444*/         OPC_MoveChild, 1,
/*15446*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15449*/         OPC_MoveChild, 0,
/*15451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15454*/         OPC_MoveChild, 0,
/*15456*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15459*/         OPC_MoveParent,
/*15460*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15462*/         OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->15489
/*15465*/           OPC_MoveParent,
/*15466*/           OPC_MoveParent,
/*15467*/           OPC_MoveParent,
/*15468*/           OPC_CheckType, MVT::v2i32,
/*15470*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15472*/           OPC_EmitInteger, MVT::i32, 14, 
/*15475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15478*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15489*/         /*SwitchType*/ 24, MVT::v16i8,// ->15515
/*15491*/           OPC_MoveParent,
/*15492*/           OPC_MoveParent,
/*15493*/           OPC_MoveParent,
/*15494*/           OPC_CheckType, MVT::v4i32,
/*15496*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15498*/           OPC_EmitInteger, MVT::i32, 14, 
/*15501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15515*/         0, // EndSwitchType
/*15516*/       /*Scope*/ 45, /*->15562*/
/*15517*/         OPC_MoveChild, 0,
/*15519*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15522*/         OPC_MoveChild, 0,
/*15524*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15527*/         OPC_MoveChild, 0,
/*15529*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15532*/         OPC_MoveParent,
/*15533*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15535*/         OPC_CheckType, MVT::v8i8,
/*15537*/         OPC_MoveParent,
/*15538*/         OPC_MoveParent,
/*15539*/         OPC_RecordChild1, // #1 = $Vm
/*15540*/         OPC_MoveParent,
/*15541*/         OPC_CheckType, MVT::v2i32,
/*15543*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15545*/         OPC_EmitInteger, MVT::i32, 14, 
/*15548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15562*/       0, /*End of Scope*/
/*15563*/     /*Scope*/ 101, /*->15665*/
/*15564*/       OPC_MoveChild, 0,
/*15566*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15569*/       OPC_Scope, 46, /*->15617*/ // 2 children in Scope
/*15571*/         OPC_RecordChild0, // #0 = $Vm
/*15572*/         OPC_MoveChild, 1,
/*15574*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15577*/         OPC_MoveChild, 0,
/*15579*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15582*/         OPC_MoveChild, 0,
/*15584*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15587*/         OPC_MoveParent,
/*15588*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15590*/         OPC_CheckType, MVT::v8i8,
/*15592*/         OPC_MoveParent,
/*15593*/         OPC_MoveParent,
/*15594*/         OPC_MoveParent,
/*15595*/         OPC_RecordChild1, // #1 = $Vn
/*15596*/         OPC_CheckType, MVT::v2i32,
/*15598*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15600*/         OPC_EmitInteger, MVT::i32, 14, 
/*15603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15617*/       /*Scope*/ 46, /*->15664*/
/*15618*/         OPC_MoveChild, 0,
/*15620*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15623*/         OPC_MoveChild, 0,
/*15625*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15628*/         OPC_MoveChild, 0,
/*15630*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15633*/         OPC_MoveParent,
/*15634*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15636*/         OPC_CheckType, MVT::v8i8,
/*15638*/         OPC_MoveParent,
/*15639*/         OPC_MoveParent,
/*15640*/         OPC_RecordChild1, // #0 = $Vm
/*15641*/         OPC_MoveParent,
/*15642*/         OPC_RecordChild1, // #1 = $Vn
/*15643*/         OPC_CheckType, MVT::v2i32,
/*15645*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15647*/         OPC_EmitInteger, MVT::i32, 14, 
/*15650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15664*/       0, /*End of Scope*/
/*15665*/     /*Scope*/ 51, /*->15717*/
/*15666*/       OPC_RecordChild0, // #0 = $Vn
/*15667*/       OPC_MoveChild, 1,
/*15669*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15672*/       OPC_MoveChild, 0,
/*15674*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15677*/       OPC_MoveChild, 0,
/*15679*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15682*/       OPC_MoveChild, 0,
/*15684*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15687*/       OPC_MoveParent,
/*15688*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15690*/       OPC_CheckType, MVT::v16i8,
/*15692*/       OPC_MoveParent,
/*15693*/       OPC_MoveParent,
/*15694*/       OPC_RecordChild1, // #1 = $Vm
/*15695*/       OPC_MoveParent,
/*15696*/       OPC_CheckType, MVT::v4i32,
/*15698*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15700*/       OPC_EmitInteger, MVT::i32, 14, 
/*15703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15717*/     /*Scope*/ 101, /*->15819*/
/*15718*/       OPC_MoveChild, 0,
/*15720*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15723*/       OPC_Scope, 46, /*->15771*/ // 2 children in Scope
/*15725*/         OPC_RecordChild0, // #0 = $Vm
/*15726*/         OPC_MoveChild, 1,
/*15728*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15731*/         OPC_MoveChild, 0,
/*15733*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15736*/         OPC_MoveChild, 0,
/*15738*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15741*/         OPC_MoveParent,
/*15742*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15744*/         OPC_CheckType, MVT::v16i8,
/*15746*/         OPC_MoveParent,
/*15747*/         OPC_MoveParent,
/*15748*/         OPC_MoveParent,
/*15749*/         OPC_RecordChild1, // #1 = $Vn
/*15750*/         OPC_CheckType, MVT::v4i32,
/*15752*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15754*/         OPC_EmitInteger, MVT::i32, 14, 
/*15757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15771*/       /*Scope*/ 46, /*->15818*/
/*15772*/         OPC_MoveChild, 0,
/*15774*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15777*/         OPC_MoveChild, 0,
/*15779*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15782*/         OPC_MoveChild, 0,
/*15784*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15787*/         OPC_MoveParent,
/*15788*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15790*/         OPC_CheckType, MVT::v16i8,
/*15792*/         OPC_MoveParent,
/*15793*/         OPC_MoveParent,
/*15794*/         OPC_RecordChild1, // #0 = $Vm
/*15795*/         OPC_MoveParent,
/*15796*/         OPC_RecordChild1, // #1 = $Vn
/*15797*/         OPC_CheckType, MVT::v4i32,
/*15799*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15801*/         OPC_EmitInteger, MVT::i32, 14, 
/*15804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15818*/       0, /*End of Scope*/
/*15819*/     /*Scope*/ 46, /*->15866*/
/*15820*/       OPC_RecordChild0, // #0 = $Vn
/*15821*/       OPC_RecordChild1, // #1 = $Vm
/*15822*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->15844
/*15825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15827*/         OPC_EmitInteger, MVT::i32, 14, 
/*15830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15844*/       /*SwitchType*/ 19, MVT::v4i32,// ->15865
/*15846*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15848*/         OPC_EmitInteger, MVT::i32, 14, 
/*15851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15865*/       0, // EndSwitchType
/*15866*/     0, /*End of Scope*/
/*15867*/   /*SwitchOpcode*/ 72|128,9/*1224*/, TARGET_VAL(ISD::MUL),// ->17095
/*15871*/     OPC_Scope, 65|128,2/*321*/, /*->16195*/ // 8 children in Scope
/*15874*/       OPC_MoveChild, 0,
/*15876*/       OPC_SwitchOpcode /*2 cases */, 122|128,1/*250*/, TARGET_VAL(ISD::SRA),// ->16131
/*15881*/         OPC_Scope, 89, /*->15972*/ // 2 children in Scope
/*15883*/           OPC_MoveChild, 0,
/*15885*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15888*/           OPC_RecordChild0, // #0 = $a
/*15889*/           OPC_CheckChild1Integer, 16, 
/*15891*/           OPC_CheckChild1Type, MVT::i32,
/*15893*/           OPC_MoveParent,
/*15894*/           OPC_CheckChild1Integer, 16, 
/*15896*/           OPC_CheckChild1Type, MVT::i32,
/*15898*/           OPC_MoveParent,
/*15899*/           OPC_MoveChild, 1,
/*15901*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15904*/           OPC_Scope, 37, /*->15943*/ // 2 children in Scope
/*15906*/             OPC_MoveChild, 0,
/*15908*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15911*/             OPC_RecordChild0, // #1 = $b
/*15912*/             OPC_CheckChild1Integer, 16, 
/*15914*/             OPC_CheckChild1Type, MVT::i32,
/*15916*/             OPC_MoveParent,
/*15917*/             OPC_CheckChild1Integer, 16, 
/*15919*/             OPC_CheckChild1Type, MVT::i32,
/*15921*/             OPC_MoveParent,
/*15922*/             OPC_CheckType, MVT::i32,
/*15924*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15926*/             OPC_EmitInteger, MVT::i32, 14, 
/*15929*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15932*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15943*/           /*Scope*/ 27, /*->15971*/
/*15944*/             OPC_RecordChild0, // #1 = $b
/*15945*/             OPC_CheckChild1Integer, 16, 
/*15947*/             OPC_CheckChild1Type, MVT::i32,
/*15949*/             OPC_MoveParent,
/*15950*/             OPC_CheckType, MVT::i32,
/*15952*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15954*/             OPC_EmitInteger, MVT::i32, 14, 
/*15957*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15960*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15971*/           0, /*End of Scope*/
/*15972*/         /*Scope*/ 28|128,1/*156*/, /*->16130*/
/*15974*/           OPC_RecordChild0, // #0 = $a
/*15975*/           OPC_CheckChild1Integer, 16, 
/*15977*/           OPC_CheckChild1Type, MVT::i32,
/*15979*/           OPC_MoveParent,
/*15980*/           OPC_MoveChild, 1,
/*15982*/           OPC_SwitchOpcode /*2 cases */, 91, TARGET_VAL(ISD::SRA),// ->16077
/*15986*/             OPC_Scope, 37, /*->16025*/ // 2 children in Scope
/*15988*/               OPC_MoveChild, 0,
/*15990*/               OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15993*/               OPC_RecordChild0, // #1 = $b
/*15994*/               OPC_CheckChild1Integer, 16, 
/*15996*/               OPC_CheckChild1Type, MVT::i32,
/*15998*/               OPC_MoveParent,
/*15999*/               OPC_CheckChild1Integer, 16, 
/*16001*/               OPC_CheckChild1Type, MVT::i32,
/*16003*/               OPC_MoveParent,
/*16004*/               OPC_CheckType, MVT::i32,
/*16006*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16008*/               OPC_EmitInteger, MVT::i32, 14, 
/*16011*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16014*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                        // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16025*/             /*Scope*/ 50, /*->16076*/
/*16026*/               OPC_RecordChild0, // #1 = $Rm
/*16027*/               OPC_CheckChild1Integer, 16, 
/*16029*/               OPC_CheckChild1Type, MVT::i32,
/*16031*/               OPC_MoveParent,
/*16032*/               OPC_CheckType, MVT::i32,
/*16034*/               OPC_Scope, 19, /*->16055*/ // 2 children in Scope
/*16036*/                 OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16038*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16041*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16044*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16055*/               /*Scope*/ 19, /*->16075*/
/*16056*/                 OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16058*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16061*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16064*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16075*/               0, /*End of Scope*/
/*16076*/             0, /*End of Scope*/
/*16077*/           /*SwitchOpcode*/ 49, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16129
/*16080*/             OPC_RecordChild0, // #1 = $Rm
/*16081*/             OPC_MoveChild, 1,
/*16083*/             OPC_CheckValueType, MVT::i16,
/*16085*/             OPC_MoveParent,
/*16086*/             OPC_MoveParent,
/*16087*/             OPC_Scope, 19, /*->16108*/ // 2 children in Scope
/*16089*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16091*/               OPC_EmitInteger, MVT::i32, 14, 
/*16094*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16097*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16108*/             /*Scope*/ 19, /*->16128*/
/*16109*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16111*/               OPC_EmitInteger, MVT::i32, 14, 
/*16114*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16117*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16128*/             0, /*End of Scope*/
/*16129*/           0, // EndSwitchOpcode
/*16130*/         0, /*End of Scope*/
/*16131*/       /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16194
/*16134*/         OPC_RecordChild0, // #0 = $Rn
/*16135*/         OPC_MoveChild, 1,
/*16137*/         OPC_CheckValueType, MVT::i16,
/*16139*/         OPC_MoveParent,
/*16140*/         OPC_MoveParent,
/*16141*/         OPC_MoveChild, 1,
/*16143*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16146*/         OPC_RecordChild0, // #1 = $Rm
/*16147*/         OPC_CheckChild1Integer, 16, 
/*16149*/         OPC_CheckChild1Type, MVT::i32,
/*16151*/         OPC_MoveParent,
/*16152*/         OPC_Scope, 19, /*->16173*/ // 2 children in Scope
/*16154*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16156*/           OPC_EmitInteger, MVT::i32, 14, 
/*16159*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16162*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16173*/         /*Scope*/ 19, /*->16193*/
/*16174*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16176*/           OPC_EmitInteger, MVT::i32, 14, 
/*16179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16193*/         0, /*End of Scope*/
/*16194*/       0, // EndSwitchOpcode
/*16195*/     /*Scope*/ 38, /*->16234*/
/*16196*/       OPC_RecordChild0, // #0 = $a
/*16197*/       OPC_MoveChild, 0,
/*16199*/       OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16201*/       OPC_MoveParent,
/*16202*/       OPC_MoveChild, 1,
/*16204*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16207*/       OPC_RecordChild0, // #1 = $b
/*16208*/       OPC_CheckChild1Integer, 16, 
/*16210*/       OPC_CheckChild1Type, MVT::i32,
/*16212*/       OPC_MoveParent,
/*16213*/       OPC_CheckType, MVT::i32,
/*16215*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16217*/       OPC_EmitInteger, MVT::i32, 14, 
/*16220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*16234*/     /*Scope*/ 104, /*->16339*/
/*16235*/       OPC_MoveChild, 0,
/*16237*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::SRA),// ->16274
/*16241*/         OPC_RecordChild0, // #0 = $a
/*16242*/         OPC_CheckChild1Integer, 16, 
/*16244*/         OPC_CheckChild1Type, MVT::i32,
/*16246*/         OPC_MoveParent,
/*16247*/         OPC_RecordChild1, // #1 = $b
/*16248*/         OPC_MoveChild, 1,
/*16250*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16252*/         OPC_MoveParent,
/*16253*/         OPC_CheckType, MVT::i32,
/*16255*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16257*/         OPC_EmitInteger, MVT::i32, 14, 
/*16260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16274*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16338
/*16277*/         OPC_RecordChild0, // #0 = $Rn
/*16278*/         OPC_MoveChild, 1,
/*16280*/         OPC_CheckValueType, MVT::i16,
/*16282*/         OPC_MoveParent,
/*16283*/         OPC_MoveParent,
/*16284*/         OPC_MoveChild, 1,
/*16286*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16289*/         OPC_RecordChild0, // #1 = $Rm
/*16290*/         OPC_MoveChild, 1,
/*16292*/         OPC_CheckValueType, MVT::i16,
/*16294*/         OPC_MoveParent,
/*16295*/         OPC_MoveParent,
/*16296*/         OPC_Scope, 19, /*->16317*/ // 2 children in Scope
/*16298*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16300*/           OPC_EmitInteger, MVT::i32, 14, 
/*16303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16306*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16317*/         /*Scope*/ 19, /*->16337*/
/*16318*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16320*/           OPC_EmitInteger, MVT::i32, 14, 
/*16323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16337*/         0, /*End of Scope*/
/*16338*/       0, // EndSwitchOpcode
/*16339*/     /*Scope*/ 10|128,2/*266*/, /*->16607*/
/*16341*/       OPC_RecordChild0, // #0 = $a
/*16342*/       OPC_Scope, 32, /*->16376*/ // 3 children in Scope
/*16344*/         OPC_MoveChild, 0,
/*16346*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16348*/         OPC_MoveParent,
/*16349*/         OPC_RecordChild1, // #1 = $b
/*16350*/         OPC_MoveChild, 1,
/*16352*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16354*/         OPC_MoveParent,
/*16355*/         OPC_CheckType, MVT::i32,
/*16357*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16359*/         OPC_EmitInteger, MVT::i32, 14, 
/*16362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*16376*/       /*Scope*/ 97, /*->16474*/
/*16377*/         OPC_RecordChild1, // #1 = $Rm
/*16378*/         OPC_CheckType, MVT::i32,
/*16380*/         OPC_Scope, 23, /*->16405*/ // 4 children in Scope
/*16382*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16384*/           OPC_EmitInteger, MVT::i32, 14, 
/*16387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16393*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16405*/         /*Scope*/ 23, /*->16429*/
/*16406*/           OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*16408*/           OPC_EmitInteger, MVT::i32, 14, 
/*16411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16429*/         /*Scope*/ 23, /*->16453*/
/*16430*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16432*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16435*/           OPC_EmitInteger, MVT::i32, 14, 
/*16438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16441*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*16453*/         /*Scope*/ 19, /*->16473*/
/*16454*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16456*/           OPC_EmitInteger, MVT::i32, 14, 
/*16459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16462*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16473*/         0, /*End of Scope*/
/*16474*/       /*Scope*/ 2|128,1/*130*/, /*->16606*/
/*16476*/         OPC_MoveChild, 1,
/*16478*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16481*/         OPC_RecordChild0, // #1 = $Vm
/*16482*/         OPC_Scope, 60, /*->16544*/ // 2 children in Scope
/*16484*/           OPC_CheckChild0Type, MVT::v4i16,
/*16486*/           OPC_RecordChild1, // #2 = $lane
/*16487*/           OPC_MoveChild, 1,
/*16489*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16492*/           OPC_MoveParent,
/*16493*/           OPC_MoveParent,
/*16494*/           OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16519
/*16497*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16499*/             OPC_EmitConvertToTarget, 2,
/*16501*/             OPC_EmitInteger, MVT::i32, 14, 
/*16504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16507*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16519*/           /*SwitchType*/ 22, MVT::v8i16,// ->16543
/*16521*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16523*/             OPC_EmitConvertToTarget, 2,
/*16525*/             OPC_EmitInteger, MVT::i32, 14, 
/*16528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16531*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16543*/           0, // EndSwitchType
/*16544*/         /*Scope*/ 60, /*->16605*/
/*16545*/           OPC_CheckChild0Type, MVT::v2i32,
/*16547*/           OPC_RecordChild1, // #2 = $lane
/*16548*/           OPC_MoveChild, 1,
/*16550*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16553*/           OPC_MoveParent,
/*16554*/           OPC_MoveParent,
/*16555*/           OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16580
/*16558*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16560*/             OPC_EmitConvertToTarget, 2,
/*16562*/             OPC_EmitInteger, MVT::i32, 14, 
/*16565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16580*/           /*SwitchType*/ 22, MVT::v4i32,// ->16604
/*16582*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16584*/             OPC_EmitConvertToTarget, 2,
/*16586*/             OPC_EmitInteger, MVT::i32, 14, 
/*16589*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16592*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16604*/           0, // EndSwitchType
/*16605*/         0, /*End of Scope*/
/*16606*/       0, /*End of Scope*/
/*16607*/     /*Scope*/ 4|128,1/*132*/, /*->16741*/
/*16609*/       OPC_MoveChild, 0,
/*16611*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16614*/       OPC_RecordChild0, // #0 = $Vm
/*16615*/       OPC_Scope, 61, /*->16678*/ // 2 children in Scope
/*16617*/         OPC_CheckChild0Type, MVT::v4i16,
/*16619*/         OPC_RecordChild1, // #1 = $lane
/*16620*/         OPC_MoveChild, 1,
/*16622*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16625*/         OPC_MoveParent,
/*16626*/         OPC_MoveParent,
/*16627*/         OPC_RecordChild1, // #2 = $Vn
/*16628*/         OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16653
/*16631*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16633*/           OPC_EmitConvertToTarget, 1,
/*16635*/           OPC_EmitInteger, MVT::i32, 14, 
/*16638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16641*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16653*/         /*SwitchType*/ 22, MVT::v8i16,// ->16677
/*16655*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16657*/           OPC_EmitConvertToTarget, 1,
/*16659*/           OPC_EmitInteger, MVT::i32, 14, 
/*16662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16677*/         0, // EndSwitchType
/*16678*/       /*Scope*/ 61, /*->16740*/
/*16679*/         OPC_CheckChild0Type, MVT::v2i32,
/*16681*/         OPC_RecordChild1, // #1 = $lane
/*16682*/         OPC_MoveChild, 1,
/*16684*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16687*/         OPC_MoveParent,
/*16688*/         OPC_MoveParent,
/*16689*/         OPC_RecordChild1, // #2 = $Vn
/*16690*/         OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16715
/*16693*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16695*/           OPC_EmitConvertToTarget, 1,
/*16697*/           OPC_EmitInteger, MVT::i32, 14, 
/*16700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16703*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16715*/         /*SwitchType*/ 22, MVT::v4i32,// ->16739
/*16717*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16719*/           OPC_EmitConvertToTarget, 1,
/*16721*/           OPC_EmitInteger, MVT::i32, 14, 
/*16724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16727*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16739*/         0, // EndSwitchType
/*16740*/       0, /*End of Scope*/
/*16741*/     /*Scope*/ 109, /*->16851*/
/*16742*/       OPC_RecordChild0, // #0 = $src1
/*16743*/       OPC_MoveChild, 1,
/*16745*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16748*/       OPC_RecordChild0, // #1 = $src2
/*16749*/       OPC_Scope, 49, /*->16800*/ // 2 children in Scope
/*16751*/         OPC_CheckChild0Type, MVT::v8i16,
/*16753*/         OPC_RecordChild1, // #2 = $lane
/*16754*/         OPC_MoveChild, 1,
/*16756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16759*/         OPC_MoveParent,
/*16760*/         OPC_MoveParent,
/*16761*/         OPC_CheckType, MVT::v8i16,
/*16763*/         OPC_EmitConvertToTarget, 2,
/*16765*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16768*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*16777*/         OPC_EmitConvertToTarget, 2,
/*16779*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16782*/         OPC_EmitInteger, MVT::i32, 14, 
/*16785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16800*/       /*Scope*/ 49, /*->16850*/
/*16801*/         OPC_CheckChild0Type, MVT::v4i32,
/*16803*/         OPC_RecordChild1, // #2 = $lane
/*16804*/         OPC_MoveChild, 1,
/*16806*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16809*/         OPC_MoveParent,
/*16810*/         OPC_MoveParent,
/*16811*/         OPC_CheckType, MVT::v4i32,
/*16813*/         OPC_EmitConvertToTarget, 2,
/*16815*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16818*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*16827*/         OPC_EmitConvertToTarget, 2,
/*16829*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16832*/         OPC_EmitInteger, MVT::i32, 14, 
/*16835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16850*/       0, /*End of Scope*/
/*16851*/     /*Scope*/ 110, /*->16962*/
/*16852*/       OPC_MoveChild, 0,
/*16854*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16857*/       OPC_RecordChild0, // #0 = $src2
/*16858*/       OPC_Scope, 50, /*->16910*/ // 2 children in Scope
/*16860*/         OPC_CheckChild0Type, MVT::v8i16,
/*16862*/         OPC_RecordChild1, // #1 = $lane
/*16863*/         OPC_MoveChild, 1,
/*16865*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16868*/         OPC_MoveParent,
/*16869*/         OPC_MoveParent,
/*16870*/         OPC_RecordChild1, // #2 = $src1
/*16871*/         OPC_CheckType, MVT::v8i16,
/*16873*/         OPC_EmitConvertToTarget, 1,
/*16875*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16878*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*16887*/         OPC_EmitConvertToTarget, 1,
/*16889*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16892*/         OPC_EmitInteger, MVT::i32, 14, 
/*16895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16910*/       /*Scope*/ 50, /*->16961*/
/*16911*/         OPC_CheckChild0Type, MVT::v4i32,
/*16913*/         OPC_RecordChild1, // #1 = $lane
/*16914*/         OPC_MoveChild, 1,
/*16916*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16919*/         OPC_MoveParent,
/*16920*/         OPC_MoveParent,
/*16921*/         OPC_RecordChild1, // #2 = $src1
/*16922*/         OPC_CheckType, MVT::v4i32,
/*16924*/         OPC_EmitConvertToTarget, 1,
/*16926*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16929*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*16938*/         OPC_EmitConvertToTarget, 1,
/*16940*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16943*/         OPC_EmitInteger, MVT::i32, 14, 
/*16946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16961*/       0, /*End of Scope*/
/*16962*/     /*Scope*/ 2|128,1/*130*/, /*->17094*/
/*16964*/       OPC_RecordChild0, // #0 = $Vn
/*16965*/       OPC_RecordChild1, // #1 = $Vm
/*16966*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->16988
/*16969*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16971*/         OPC_EmitInteger, MVT::i32, 14, 
/*16974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*16988*/       /*SwitchType*/ 19, MVT::v4i16,// ->17009
/*16990*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16992*/         OPC_EmitInteger, MVT::i32, 14, 
/*16995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*17009*/       /*SwitchType*/ 19, MVT::v2i32,// ->17030
/*17011*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17013*/         OPC_EmitInteger, MVT::i32, 14, 
/*17016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17019*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17030*/       /*SwitchType*/ 19, MVT::v16i8,// ->17051
/*17032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17034*/         OPC_EmitInteger, MVT::i32, 14, 
/*17037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*17051*/       /*SwitchType*/ 19, MVT::v8i16,// ->17072
/*17053*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17055*/         OPC_EmitInteger, MVT::i32, 14, 
/*17058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*17072*/       /*SwitchType*/ 19, MVT::v4i32,// ->17093
/*17074*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17076*/         OPC_EmitInteger, MVT::i32, 14, 
/*17079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17093*/       0, // EndSwitchType
/*17094*/     0, /*End of Scope*/
/*17095*/   /*SwitchOpcode*/ 34|128,20/*2594*/, TARGET_VAL(ISD::AND),// ->19693
/*17099*/     OPC_Scope, 66, /*->17167*/ // 34 children in Scope
/*17101*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17106*/       OPC_MoveChild, 0,
/*17108*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*17111*/       OPC_RecordChild0, // #0 = $Src
/*17112*/       OPC_CheckChild1Integer, 8, 
/*17114*/       OPC_CheckChild1Type, MVT::i32,
/*17116*/       OPC_MoveParent,
/*17117*/       OPC_CheckType, MVT::i32,
/*17119*/       OPC_Scope, 22, /*->17143*/ // 2 children in Scope
/*17121*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17123*/         OPC_EmitInteger, MVT::i32, 1, 
/*17126*/         OPC_EmitInteger, MVT::i32, 14, 
/*17129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*17143*/       /*Scope*/ 22, /*->17166*/
/*17144*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17146*/         OPC_EmitInteger, MVT::i32, 1, 
/*17149*/         OPC_EmitInteger, MVT::i32, 14, 
/*17152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*17166*/       0, /*End of Scope*/
/*17167*/     /*Scope*/ 47, /*->17215*/
/*17168*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17171*/       OPC_MoveChild, 0,
/*17173*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17176*/       OPC_RecordChild0, // #0 = $Rm
/*17177*/       OPC_RecordChild1, // #1 = $rot
/*17178*/       OPC_MoveChild, 1,
/*17180*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17183*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17185*/       OPC_CheckType, MVT::i32,
/*17187*/       OPC_MoveParent,
/*17188*/       OPC_MoveParent,
/*17189*/       OPC_CheckType, MVT::i32,
/*17191*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17193*/       OPC_EmitConvertToTarget, 1,
/*17195*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17198*/       OPC_EmitInteger, MVT::i32, 14, 
/*17201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17215*/     /*Scope*/ 48, /*->17264*/
/*17216*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17220*/       OPC_MoveChild, 0,
/*17222*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17225*/       OPC_RecordChild0, // #0 = $Rm
/*17226*/       OPC_RecordChild1, // #1 = $rot
/*17227*/       OPC_MoveChild, 1,
/*17229*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17232*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17234*/       OPC_CheckType, MVT::i32,
/*17236*/       OPC_MoveParent,
/*17237*/       OPC_MoveParent,
/*17238*/       OPC_CheckType, MVT::i32,
/*17240*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17242*/       OPC_EmitConvertToTarget, 1,
/*17244*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17247*/       OPC_EmitInteger, MVT::i32, 14, 
/*17250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17264*/     /*Scope*/ 49, /*->17314*/
/*17265*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17270*/       OPC_MoveChild, 0,
/*17272*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17275*/       OPC_RecordChild0, // #0 = $Rm
/*17276*/       OPC_RecordChild1, // #1 = $rot
/*17277*/       OPC_MoveChild, 1,
/*17279*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17282*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17284*/       OPC_CheckType, MVT::i32,
/*17286*/       OPC_MoveParent,
/*17287*/       OPC_MoveParent,
/*17288*/       OPC_CheckType, MVT::i32,
/*17290*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17292*/       OPC_EmitConvertToTarget, 1,
/*17294*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17297*/       OPC_EmitInteger, MVT::i32, 14, 
/*17300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17314*/     /*Scope*/ 47, /*->17362*/
/*17315*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17318*/       OPC_MoveChild, 0,
/*17320*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17323*/       OPC_RecordChild0, // #0 = $Rm
/*17324*/       OPC_RecordChild1, // #1 = $rot
/*17325*/       OPC_MoveChild, 1,
/*17327*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17330*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17332*/       OPC_CheckType, MVT::i32,
/*17334*/       OPC_MoveParent,
/*17335*/       OPC_MoveParent,
/*17336*/       OPC_CheckType, MVT::i32,
/*17338*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17340*/       OPC_EmitConvertToTarget, 1,
/*17342*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17345*/       OPC_EmitInteger, MVT::i32, 14, 
/*17348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17362*/     /*Scope*/ 48, /*->17411*/
/*17363*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17367*/       OPC_MoveChild, 0,
/*17369*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17372*/       OPC_RecordChild0, // #0 = $Rm
/*17373*/       OPC_RecordChild1, // #1 = $rot
/*17374*/       OPC_MoveChild, 1,
/*17376*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17379*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17381*/       OPC_CheckType, MVT::i32,
/*17383*/       OPC_MoveParent,
/*17384*/       OPC_MoveParent,
/*17385*/       OPC_CheckType, MVT::i32,
/*17387*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17389*/       OPC_EmitConvertToTarget, 1,
/*17391*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17394*/       OPC_EmitInteger, MVT::i32, 14, 
/*17397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17411*/     /*Scope*/ 49, /*->17461*/
/*17412*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17417*/       OPC_MoveChild, 0,
/*17419*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17422*/       OPC_RecordChild0, // #0 = $Rm
/*17423*/       OPC_RecordChild1, // #1 = $rot
/*17424*/       OPC_MoveChild, 1,
/*17426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17429*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17431*/       OPC_CheckType, MVT::i32,
/*17433*/       OPC_MoveParent,
/*17434*/       OPC_MoveParent,
/*17435*/       OPC_CheckType, MVT::i32,
/*17437*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17439*/       OPC_EmitConvertToTarget, 1,
/*17441*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17444*/       OPC_EmitInteger, MVT::i32, 14, 
/*17447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17461*/     /*Scope*/ 28, /*->17490*/
/*17462*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17465*/       OPC_RecordChild0, // #0 = $Src
/*17466*/       OPC_CheckType, MVT::i32,
/*17468*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17470*/       OPC_EmitInteger, MVT::i32, 0, 
/*17473*/       OPC_EmitInteger, MVT::i32, 14, 
/*17476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*17490*/     /*Scope*/ 29, /*->17520*/
/*17491*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17495*/       OPC_RecordChild0, // #0 = $Src
/*17496*/       OPC_CheckType, MVT::i32,
/*17498*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17500*/       OPC_EmitInteger, MVT::i32, 0, 
/*17503*/       OPC_EmitInteger, MVT::i32, 14, 
/*17506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*17520*/     /*Scope*/ 30, /*->17551*/
/*17521*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17526*/       OPC_RecordChild0, // #0 = $Src
/*17527*/       OPC_CheckType, MVT::i32,
/*17529*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17531*/       OPC_EmitInteger, MVT::i32, 0, 
/*17534*/       OPC_EmitInteger, MVT::i32, 14, 
/*17537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*17551*/     /*Scope*/ 28, /*->17580*/
/*17552*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17555*/       OPC_RecordChild0, // #0 = $Rm
/*17556*/       OPC_CheckType, MVT::i32,
/*17558*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17560*/       OPC_EmitInteger, MVT::i32, 0, 
/*17563*/       OPC_EmitInteger, MVT::i32, 14, 
/*17566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*17580*/     /*Scope*/ 29, /*->17610*/
/*17581*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17585*/       OPC_RecordChild0, // #0 = $Rm
/*17586*/       OPC_CheckType, MVT::i32,
/*17588*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17590*/       OPC_EmitInteger, MVT::i32, 0, 
/*17593*/       OPC_EmitInteger, MVT::i32, 14, 
/*17596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*17610*/     /*Scope*/ 30, /*->17641*/
/*17611*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17616*/       OPC_RecordChild0, // #0 = $Rm
/*17617*/       OPC_CheckType, MVT::i32,
/*17619*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17621*/       OPC_EmitInteger, MVT::i32, 0, 
/*17624*/       OPC_EmitInteger, MVT::i32, 14, 
/*17627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*17641*/     /*Scope*/ 49, /*->17691*/
/*17642*/       OPC_RecordChild0, // #0 = $Rn
/*17643*/       OPC_MoveChild, 1,
/*17645*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17648*/       OPC_RecordChild0, // #1 = $shift
/*17649*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17660*/       OPC_MoveParent,
/*17661*/       OPC_CheckType, MVT::i32,
/*17663*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17665*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17668*/       OPC_EmitInteger, MVT::i32, 14, 
/*17671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17691*/     /*Scope*/ 41, /*->17733*/
/*17692*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17695*/       OPC_MoveChild, 0,
/*17697*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17700*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17701*/       OPC_CheckFoldableChainNode,
/*17702*/       OPC_CheckChild1Integer, 92|128,1/*220*/, 
/*17705*/       OPC_RecordChild2, // #1 = $addr
/*17706*/       OPC_CheckChild2Type, MVT::i32,
/*17708*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*17710*/       OPC_MoveParent,
/*17711*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17713*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17716*/       OPC_EmitMergeInputChains1_0,
/*17717*/       OPC_EmitInteger, MVT::i32, 14, 
/*17720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*17733*/     /*Scope*/ 42, /*->17776*/
/*17734*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17738*/       OPC_MoveChild, 0,
/*17740*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17743*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17744*/       OPC_CheckFoldableChainNode,
/*17745*/       OPC_CheckChild1Integer, 92|128,1/*220*/, 
/*17748*/       OPC_RecordChild2, // #1 = $addr
/*17749*/       OPC_CheckChild2Type, MVT::i32,
/*17751*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*17753*/       OPC_MoveParent,
/*17754*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17756*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17759*/       OPC_EmitMergeInputChains1_0,
/*17760*/       OPC_EmitInteger, MVT::i32, 14, 
/*17763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*17776*/     /*Scope*/ 41, /*->17818*/
/*17777*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17780*/       OPC_MoveChild, 0,
/*17782*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17785*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17786*/       OPC_CheckFoldableChainNode,
/*17787*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*17790*/       OPC_RecordChild2, // #1 = $addr
/*17791*/       OPC_CheckChild2Type, MVT::i32,
/*17793*/       OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*17795*/       OPC_MoveParent,
/*17796*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17798*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17801*/       OPC_EmitMergeInputChains1_0,
/*17802*/       OPC_EmitInteger, MVT::i32, 14, 
/*17805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*17818*/     /*Scope*/ 42, /*->17861*/
/*17819*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17823*/       OPC_MoveChild, 0,
/*17825*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17828*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17829*/       OPC_CheckFoldableChainNode,
/*17830*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*17833*/       OPC_RecordChild2, // #1 = $addr
/*17834*/       OPC_CheckChild2Type, MVT::i32,
/*17836*/       OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*17838*/       OPC_MoveParent,
/*17839*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17841*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17844*/       OPC_EmitMergeInputChains1_0,
/*17845*/       OPC_EmitInteger, MVT::i32, 14, 
/*17848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*17861*/     /*Scope*/ 49, /*->17911*/
/*17862*/       OPC_MoveChild, 0,
/*17864*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17867*/       OPC_RecordChild0, // #0 = $shift
/*17868*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17879*/       OPC_MoveParent,
/*17880*/       OPC_RecordChild1, // #1 = $Rn
/*17881*/       OPC_CheckType, MVT::i32,
/*17883*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17885*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17888*/       OPC_EmitInteger, MVT::i32, 14, 
/*17891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17911*/     /*Scope*/ 79, /*->17991*/
/*17912*/       OPC_RecordChild0, // #0 = $Rn
/*17913*/       OPC_MoveChild, 1,
/*17915*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17918*/       OPC_RecordChild0, // #1 = $shift
/*17919*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17930*/       OPC_MoveParent,
/*17931*/       OPC_CheckType, MVT::i32,
/*17933*/       OPC_Scope, 27, /*->17962*/ // 2 children in Scope
/*17935*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17937*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17940*/         OPC_EmitInteger, MVT::i32, 14, 
/*17943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17962*/       /*Scope*/ 27, /*->17990*/
/*17963*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17965*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17968*/         OPC_EmitInteger, MVT::i32, 14, 
/*17971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17990*/       0, /*End of Scope*/
/*17991*/     /*Scope*/ 79, /*->18071*/
/*17992*/       OPC_MoveChild, 0,
/*17994*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17997*/       OPC_RecordChild0, // #0 = $shift
/*17998*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18009*/       OPC_MoveParent,
/*18010*/       OPC_RecordChild1, // #1 = $Rn
/*18011*/       OPC_CheckType, MVT::i32,
/*18013*/       OPC_Scope, 27, /*->18042*/ // 2 children in Scope
/*18015*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18017*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18020*/         OPC_EmitInteger, MVT::i32, 14, 
/*18023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18042*/       /*Scope*/ 27, /*->18070*/
/*18043*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18045*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18048*/         OPC_EmitInteger, MVT::i32, 14, 
/*18051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18070*/       0, /*End of Scope*/
/*18071*/     /*Scope*/ 93|128,1/*221*/, /*->18294*/
/*18073*/       OPC_RecordChild0, // #0 = $Rn
/*18074*/       OPC_Scope, 31, /*->18107*/ // 4 children in Scope
/*18076*/         OPC_RecordChild1, // #1 = $shift
/*18077*/         OPC_CheckType, MVT::i32,
/*18079*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18081*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18084*/         OPC_EmitInteger, MVT::i32, 14, 
/*18087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18107*/       /*Scope*/ 99, /*->18207*/
/*18108*/         OPC_MoveChild, 1,
/*18110*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18113*/         OPC_RecordChild0, // #1 = $imm
/*18114*/         OPC_MoveChild, 0,
/*18116*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18119*/         OPC_Scope, 42, /*->18163*/ // 2 children in Scope
/*18121*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18123*/           OPC_MoveParent,
/*18124*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18135*/           OPC_MoveParent,
/*18136*/           OPC_CheckType, MVT::i32,
/*18138*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18140*/           OPC_EmitConvertToTarget, 1,
/*18142*/           OPC_EmitInteger, MVT::i32, 14, 
/*18145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18163*/         /*Scope*/ 42, /*->18206*/
/*18164*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18166*/           OPC_MoveParent,
/*18167*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18178*/           OPC_MoveParent,
/*18179*/           OPC_CheckType, MVT::i32,
/*18181*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18183*/           OPC_EmitConvertToTarget, 1,
/*18185*/           OPC_EmitInteger, MVT::i32, 14, 
/*18188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18206*/         0, /*End of Scope*/
/*18207*/       /*Scope*/ 31, /*->18239*/
/*18208*/         OPC_RecordChild1, // #1 = $Rn
/*18209*/         OPC_CheckType, MVT::i32,
/*18211*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18213*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*18216*/         OPC_EmitInteger, MVT::i32, 14, 
/*18219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18239*/       /*Scope*/ 53, /*->18293*/
/*18240*/         OPC_MoveChild, 1,
/*18242*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18245*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18256*/         OPC_RecordChild1, // #1 = $imm
/*18257*/         OPC_MoveChild, 1,
/*18259*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18262*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18264*/         OPC_MoveParent,
/*18265*/         OPC_MoveParent,
/*18266*/         OPC_CheckType, MVT::i32,
/*18268*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18270*/         OPC_EmitConvertToTarget, 1,
/*18272*/         OPC_EmitInteger, MVT::i32, 14, 
/*18275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18293*/       0, /*End of Scope*/
/*18294*/     /*Scope*/ 107, /*->18402*/
/*18295*/       OPC_MoveChild, 0,
/*18297*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18300*/       OPC_Scope, 49, /*->18351*/ // 2 children in Scope
/*18302*/         OPC_RecordChild0, // #0 = $imm
/*18303*/         OPC_MoveChild, 0,
/*18305*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18308*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18310*/         OPC_MoveParent,
/*18311*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18322*/         OPC_MoveParent,
/*18323*/         OPC_RecordChild1, // #1 = $Rn
/*18324*/         OPC_CheckType, MVT::i32,
/*18326*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18328*/         OPC_EmitConvertToTarget, 0,
/*18330*/         OPC_EmitInteger, MVT::i32, 14, 
/*18333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18351*/       /*Scope*/ 49, /*->18401*/
/*18352*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18363*/         OPC_RecordChild1, // #0 = $imm
/*18364*/         OPC_MoveChild, 1,
/*18366*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18369*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18371*/         OPC_MoveParent,
/*18372*/         OPC_MoveParent,
/*18373*/         OPC_RecordChild1, // #1 = $Rn
/*18374*/         OPC_CheckType, MVT::i32,
/*18376*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18378*/         OPC_EmitConvertToTarget, 0,
/*18380*/         OPC_EmitInteger, MVT::i32, 14, 
/*18383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18401*/       0, /*End of Scope*/
/*18402*/     /*Scope*/ 54, /*->18457*/
/*18403*/       OPC_RecordChild0, // #0 = $Rn
/*18404*/       OPC_MoveChild, 1,
/*18406*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18409*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18420*/       OPC_RecordChild1, // #1 = $imm
/*18421*/       OPC_MoveChild, 1,
/*18423*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18426*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18428*/       OPC_MoveParent,
/*18429*/       OPC_MoveParent,
/*18430*/       OPC_CheckType, MVT::i32,
/*18432*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18434*/       OPC_EmitConvertToTarget, 1,
/*18436*/       OPC_EmitInteger, MVT::i32, 14, 
/*18439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18457*/     /*Scope*/ 107, /*->18565*/
/*18458*/       OPC_MoveChild, 0,
/*18460*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18463*/       OPC_Scope, 49, /*->18514*/ // 2 children in Scope
/*18465*/         OPC_RecordChild0, // #0 = $imm
/*18466*/         OPC_MoveChild, 0,
/*18468*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18471*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18473*/         OPC_MoveParent,
/*18474*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18485*/         OPC_MoveParent,
/*18486*/         OPC_RecordChild1, // #1 = $Rn
/*18487*/         OPC_CheckType, MVT::i32,
/*18489*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18491*/         OPC_EmitConvertToTarget, 0,
/*18493*/         OPC_EmitInteger, MVT::i32, 14, 
/*18496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18514*/       /*Scope*/ 49, /*->18564*/
/*18515*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18526*/         OPC_RecordChild1, // #0 = $imm
/*18527*/         OPC_MoveChild, 1,
/*18529*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18532*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18534*/         OPC_MoveParent,
/*18535*/         OPC_MoveParent,
/*18536*/         OPC_RecordChild1, // #1 = $Rn
/*18537*/         OPC_CheckType, MVT::i32,
/*18539*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18541*/         OPC_EmitConvertToTarget, 0,
/*18543*/         OPC_EmitInteger, MVT::i32, 14, 
/*18546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18564*/       0, /*End of Scope*/
/*18565*/     /*Scope*/ 88|128,1/*216*/, /*->18783*/
/*18567*/       OPC_RecordChild0, // #0 = $Rn
/*18568*/       OPC_Scope, 117, /*->18687*/ // 2 children in Scope
/*18570*/         OPC_RecordChild1, // #1 = $shift
/*18571*/         OPC_CheckType, MVT::i32,
/*18573*/         OPC_Scope, 27, /*->18602*/ // 4 children in Scope
/*18575*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18577*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18580*/           OPC_EmitInteger, MVT::i32, 14, 
/*18583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18589*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18602*/         /*Scope*/ 27, /*->18630*/
/*18603*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18605*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18608*/           OPC_EmitInteger, MVT::i32, 14, 
/*18611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18617*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18630*/         /*Scope*/ 27, /*->18658*/
/*18631*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18633*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18636*/           OPC_EmitInteger, MVT::i32, 14, 
/*18639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18658*/         /*Scope*/ 27, /*->18686*/
/*18659*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18661*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18664*/           OPC_EmitInteger, MVT::i32, 14, 
/*18667*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18673*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18686*/         0, /*End of Scope*/
/*18687*/       /*Scope*/ 94, /*->18782*/
/*18688*/         OPC_MoveChild, 1,
/*18690*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18693*/         OPC_RecordChild0, // #1 = $Rm
/*18694*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18705*/         OPC_MoveParent,
/*18706*/         OPC_CheckType, MVT::i32,
/*18708*/         OPC_Scope, 23, /*->18733*/ // 3 children in Scope
/*18710*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18712*/           OPC_EmitInteger, MVT::i32, 14, 
/*18715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18733*/         /*Scope*/ 23, /*->18757*/
/*18734*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18736*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18739*/           OPC_EmitInteger, MVT::i32, 14, 
/*18742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18757*/         /*Scope*/ 23, /*->18781*/
/*18758*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18760*/           OPC_EmitInteger, MVT::i32, 14, 
/*18763*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18769*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18781*/         0, /*End of Scope*/
/*18782*/       0, /*End of Scope*/
/*18783*/     /*Scope*/ 95, /*->18879*/
/*18784*/       OPC_MoveChild, 0,
/*18786*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18789*/       OPC_RecordChild0, // #0 = $Rm
/*18790*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18801*/       OPC_MoveParent,
/*18802*/       OPC_RecordChild1, // #1 = $Rn
/*18803*/       OPC_CheckType, MVT::i32,
/*18805*/       OPC_Scope, 23, /*->18830*/ // 3 children in Scope
/*18807*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18809*/         OPC_EmitInteger, MVT::i32, 14, 
/*18812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18830*/       /*Scope*/ 23, /*->18854*/
/*18831*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18833*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18836*/         OPC_EmitInteger, MVT::i32, 14, 
/*18839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18854*/       /*Scope*/ 23, /*->18878*/
/*18855*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18857*/         OPC_EmitInteger, MVT::i32, 14, 
/*18860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18878*/       0, /*End of Scope*/
/*18879*/     /*Scope*/ 24, /*->18904*/
/*18880*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18883*/       OPC_RecordChild0, // #0 = $Rm
/*18884*/       OPC_CheckType, MVT::i32,
/*18886*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18888*/       OPC_EmitInteger, MVT::i32, 14, 
/*18891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*18904*/     /*Scope*/ 25, /*->18930*/
/*18905*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18909*/       OPC_RecordChild0, // #0 = $Rm
/*18910*/       OPC_CheckType, MVT::i32,
/*18912*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18914*/       OPC_EmitInteger, MVT::i32, 14, 
/*18917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*18930*/     /*Scope*/ 73|128,3/*457*/, /*->19389*/
/*18932*/       OPC_RecordChild0, // #0 = $src
/*18933*/       OPC_Scope, 39, /*->18974*/ // 4 children in Scope
/*18935*/         OPC_RecordChild1, // #1 = $imm
/*18936*/         OPC_MoveChild, 1,
/*18938*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18941*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*18943*/         OPC_MoveParent,
/*18944*/         OPC_CheckType, MVT::i32,
/*18946*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18948*/         OPC_EmitConvertToTarget, 1,
/*18950*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*18953*/         OPC_EmitInteger, MVT::i32, 14, 
/*18956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*18974*/       /*Scope*/ 44, /*->19019*/
/*18975*/         OPC_MoveChild, 0,
/*18977*/         OPC_CheckPredicate, 27, // Predicate_top16Zero
/*18979*/         OPC_MoveParent,
/*18980*/         OPC_RecordChild1, // #1 = $imm
/*18981*/         OPC_MoveChild, 1,
/*18983*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18986*/         OPC_CheckPredicate, 28, // Predicate_t2_so_imm_notSext
/*18988*/         OPC_MoveParent,
/*18989*/         OPC_CheckType, MVT::i32,
/*18991*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18993*/         OPC_EmitConvertToTarget, 1,
/*18995*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*18998*/         OPC_EmitInteger, MVT::i32, 14, 
/*19001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*19019*/       /*Scope*/ 111|128,1/*239*/, /*->19260*/
/*19021*/         OPC_RecordChild1, // #1 = $imm
/*19022*/         OPC_Scope, 29|128,1/*157*/, /*->19182*/ // 2 children in Scope
/*19025*/           OPC_MoveChild, 1,
/*19027*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19030*/           OPC_Scope, 30, /*->19062*/ // 5 children in Scope
/*19032*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*19034*/             OPC_MoveParent,
/*19035*/             OPC_CheckType, MVT::i32,
/*19037*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19039*/             OPC_EmitConvertToTarget, 1,
/*19041*/             OPC_EmitInteger, MVT::i32, 14, 
/*19044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19050*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19062*/           /*Scope*/ 26, /*->19089*/
/*19063*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*19065*/             OPC_MoveParent,
/*19066*/             OPC_CheckType, MVT::i32,
/*19068*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*19070*/             OPC_EmitConvertToTarget, 1,
/*19072*/             OPC_EmitInteger, MVT::i32, 14, 
/*19075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19078*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*19089*/           /*Scope*/ 33, /*->19123*/
/*19090*/             OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*19092*/             OPC_MoveParent,
/*19093*/             OPC_CheckType, MVT::i32,
/*19095*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19097*/             OPC_EmitConvertToTarget, 1,
/*19099*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*19102*/             OPC_EmitInteger, MVT::i32, 14, 
/*19105*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19111*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*19123*/           /*Scope*/ 30, /*->19154*/
/*19124*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*19126*/             OPC_MoveParent,
/*19127*/             OPC_CheckType, MVT::i32,
/*19129*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19131*/             OPC_EmitConvertToTarget, 1,
/*19133*/             OPC_EmitInteger, MVT::i32, 14, 
/*19136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19139*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19142*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19154*/           /*Scope*/ 26, /*->19181*/
/*19155*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*19157*/             OPC_MoveParent,
/*19158*/             OPC_CheckType, MVT::i32,
/*19160*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19162*/             OPC_EmitConvertToTarget, 1,
/*19164*/             OPC_EmitInteger, MVT::i32, 14, 
/*19167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19170*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*19181*/           0, /*End of Scope*/
/*19182*/         /*Scope*/ 76, /*->19259*/
/*19183*/           OPC_CheckType, MVT::i32,
/*19185*/           OPC_Scope, 23, /*->19210*/ // 3 children in Scope
/*19187*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19189*/             OPC_EmitInteger, MVT::i32, 14, 
/*19192*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19210*/           /*Scope*/ 23, /*->19234*/
/*19211*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19213*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19216*/             OPC_EmitInteger, MVT::i32, 14, 
/*19219*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19222*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19234*/           /*Scope*/ 23, /*->19258*/
/*19235*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19237*/             OPC_EmitInteger, MVT::i32, 14, 
/*19240*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19246*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19258*/           0, /*End of Scope*/
/*19259*/         0, /*End of Scope*/
/*19260*/       /*Scope*/ 127, /*->19388*/
/*19261*/         OPC_MoveChild, 1,
/*19263*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19266*/         OPC_Scope, 73, /*->19341*/ // 2 children in Scope
/*19268*/           OPC_RecordChild0, // #1 = $Vm
/*19269*/           OPC_MoveChild, 1,
/*19271*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19274*/           OPC_MoveChild, 0,
/*19276*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19279*/           OPC_MoveChild, 0,
/*19281*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19284*/           OPC_MoveParent,
/*19285*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19287*/           OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->19314
/*19290*/             OPC_MoveParent,
/*19291*/             OPC_MoveParent,
/*19292*/             OPC_MoveParent,
/*19293*/             OPC_CheckType, MVT::v2i32,
/*19295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19297*/             OPC_EmitInteger, MVT::i32, 14, 
/*19300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19314*/           /*SwitchType*/ 24, MVT::v16i8,// ->19340
/*19316*/             OPC_MoveParent,
/*19317*/             OPC_MoveParent,
/*19318*/             OPC_MoveParent,
/*19319*/             OPC_CheckType, MVT::v4i32,
/*19321*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19323*/             OPC_EmitInteger, MVT::i32, 14, 
/*19326*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19329*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19340*/           0, // EndSwitchType
/*19341*/         /*Scope*/ 45, /*->19387*/
/*19342*/           OPC_MoveChild, 0,
/*19344*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19347*/           OPC_MoveChild, 0,
/*19349*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19352*/           OPC_MoveChild, 0,
/*19354*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19357*/           OPC_MoveParent,
/*19358*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19360*/           OPC_CheckType, MVT::v8i8,
/*19362*/           OPC_MoveParent,
/*19363*/           OPC_MoveParent,
/*19364*/           OPC_RecordChild1, // #1 = $Vm
/*19365*/           OPC_MoveParent,
/*19366*/           OPC_CheckType, MVT::v2i32,
/*19368*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19370*/           OPC_EmitInteger, MVT::i32, 14, 
/*19373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19376*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19387*/         0, /*End of Scope*/
/*19388*/       0, /*End of Scope*/
/*19389*/     /*Scope*/ 101, /*->19491*/
/*19390*/       OPC_MoveChild, 0,
/*19392*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19395*/       OPC_Scope, 46, /*->19443*/ // 2 children in Scope
/*19397*/         OPC_RecordChild0, // #0 = $Vm
/*19398*/         OPC_MoveChild, 1,
/*19400*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19403*/         OPC_MoveChild, 0,
/*19405*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19408*/         OPC_MoveChild, 0,
/*19410*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19413*/         OPC_MoveParent,
/*19414*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19416*/         OPC_CheckType, MVT::v8i8,
/*19418*/         OPC_MoveParent,
/*19419*/         OPC_MoveParent,
/*19420*/         OPC_MoveParent,
/*19421*/         OPC_RecordChild1, // #1 = $Vn
/*19422*/         OPC_CheckType, MVT::v2i32,
/*19424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19426*/         OPC_EmitInteger, MVT::i32, 14, 
/*19429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19443*/       /*Scope*/ 46, /*->19490*/
/*19444*/         OPC_MoveChild, 0,
/*19446*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19449*/         OPC_MoveChild, 0,
/*19451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19454*/         OPC_MoveChild, 0,
/*19456*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19459*/         OPC_MoveParent,
/*19460*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19462*/         OPC_CheckType, MVT::v8i8,
/*19464*/         OPC_MoveParent,
/*19465*/         OPC_MoveParent,
/*19466*/         OPC_RecordChild1, // #0 = $Vm
/*19467*/         OPC_MoveParent,
/*19468*/         OPC_RecordChild1, // #1 = $Vn
/*19469*/         OPC_CheckType, MVT::v2i32,
/*19471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19473*/         OPC_EmitInteger, MVT::i32, 14, 
/*19476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19490*/       0, /*End of Scope*/
/*19491*/     /*Scope*/ 51, /*->19543*/
/*19492*/       OPC_RecordChild0, // #0 = $Vn
/*19493*/       OPC_MoveChild, 1,
/*19495*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19498*/       OPC_MoveChild, 0,
/*19500*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19503*/       OPC_MoveChild, 0,
/*19505*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19508*/       OPC_MoveChild, 0,
/*19510*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19513*/       OPC_MoveParent,
/*19514*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19516*/       OPC_CheckType, MVT::v16i8,
/*19518*/       OPC_MoveParent,
/*19519*/       OPC_MoveParent,
/*19520*/       OPC_RecordChild1, // #1 = $Vm
/*19521*/       OPC_MoveParent,
/*19522*/       OPC_CheckType, MVT::v4i32,
/*19524*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19526*/       OPC_EmitInteger, MVT::i32, 14, 
/*19529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19543*/     /*Scope*/ 101, /*->19645*/
/*19544*/       OPC_MoveChild, 0,
/*19546*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19549*/       OPC_Scope, 46, /*->19597*/ // 2 children in Scope
/*19551*/         OPC_RecordChild0, // #0 = $Vm
/*19552*/         OPC_MoveChild, 1,
/*19554*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19557*/         OPC_MoveChild, 0,
/*19559*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19562*/         OPC_MoveChild, 0,
/*19564*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19567*/         OPC_MoveParent,
/*19568*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19570*/         OPC_CheckType, MVT::v16i8,
/*19572*/         OPC_MoveParent,
/*19573*/         OPC_MoveParent,
/*19574*/         OPC_MoveParent,
/*19575*/         OPC_RecordChild1, // #1 = $Vn
/*19576*/         OPC_CheckType, MVT::v4i32,
/*19578*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19580*/         OPC_EmitInteger, MVT::i32, 14, 
/*19583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19586*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19597*/       /*Scope*/ 46, /*->19644*/
/*19598*/         OPC_MoveChild, 0,
/*19600*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19603*/         OPC_MoveChild, 0,
/*19605*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19608*/         OPC_MoveChild, 0,
/*19610*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19613*/         OPC_MoveParent,
/*19614*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19616*/         OPC_CheckType, MVT::v16i8,
/*19618*/         OPC_MoveParent,
/*19619*/         OPC_MoveParent,
/*19620*/         OPC_RecordChild1, // #0 = $Vm
/*19621*/         OPC_MoveParent,
/*19622*/         OPC_RecordChild1, // #1 = $Vn
/*19623*/         OPC_CheckType, MVT::v4i32,
/*19625*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19627*/         OPC_EmitInteger, MVT::i32, 14, 
/*19630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19644*/       0, /*End of Scope*/
/*19645*/     /*Scope*/ 46, /*->19692*/
/*19646*/       OPC_RecordChild0, // #0 = $Vn
/*19647*/       OPC_RecordChild1, // #1 = $Vm
/*19648*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->19670
/*19651*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19653*/         OPC_EmitInteger, MVT::i32, 14, 
/*19656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19670*/       /*SwitchType*/ 19, MVT::v4i32,// ->19691
/*19672*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19674*/         OPC_EmitInteger, MVT::i32, 14, 
/*19677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19691*/       0, // EndSwitchType
/*19692*/     0, /*End of Scope*/
/*19693*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ISD::SRL),// ->20048
/*19697*/     OPC_Scope, 26|128,1/*154*/, /*->19854*/ // 3 children in Scope
/*19700*/       OPC_MoveChild, 0,
/*19702*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*19705*/       OPC_MoveChild, 0,
/*19707*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*19710*/       OPC_RecordMemRef,
/*19711*/       OPC_RecordNode, // #0 = 'ld' chained node
/*19712*/       OPC_CheckFoldableChainNode,
/*19713*/       OPC_RecordChild1, // #1 = $addr
/*19714*/       OPC_CheckChild1Type, MVT::i32,
/*19716*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*19718*/       OPC_CheckPredicate, 32, // Predicate_extload
/*19720*/       OPC_CheckPredicate, 33, // Predicate_extloadi16
/*19722*/       OPC_MoveParent,
/*19723*/       OPC_MoveParent,
/*19724*/       OPC_CheckChild1Integer, 16, 
/*19726*/       OPC_CheckChild1Type, MVT::i32,
/*19728*/       OPC_CheckType, MVT::i32,
/*19730*/       OPC_Scope, 40, /*->19772*/ // 2 children in Scope
/*19732*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19734*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*19737*/         OPC_EmitMergeInputChains1_0,
/*19738*/         OPC_EmitInteger, MVT::i32, 14, 
/*19741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19744*/         OPC_EmitNode, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*19756*/         OPC_EmitInteger, MVT::i32, 14, 
/*19759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*19772*/       /*Scope*/ 80, /*->19853*/
/*19773*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19775*/         OPC_Scope, 37, /*->19814*/ // 2 children in Scope
/*19777*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*19780*/           OPC_EmitMergeInputChains1_0,
/*19781*/           OPC_EmitInteger, MVT::i32, 14, 
/*19784*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19787*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19798*/           OPC_EmitInteger, MVT::i32, 14, 
/*19801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*19814*/         /*Scope*/ 37, /*->19852*/
/*19815*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*19818*/           OPC_EmitMergeInputChains1_0,
/*19819*/           OPC_EmitInteger, MVT::i32, 14, 
/*19822*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19825*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19836*/           OPC_EmitInteger, MVT::i32, 14, 
/*19839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19842*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*19852*/         0, /*End of Scope*/
/*19853*/       0, /*End of Scope*/
/*19854*/     /*Scope*/ 58, /*->19913*/
/*19855*/       OPC_RecordNode, // #0 = $src
/*19856*/       OPC_CheckType, MVT::i32,
/*19858*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19860*/       OPC_Scope, 25, /*->19887*/ // 2 children in Scope
/*19862*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*19865*/         OPC_EmitInteger, MVT::i32, 14, 
/*19868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19874*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*19887*/       /*Scope*/ 24, /*->19912*/
/*19888*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*19891*/         OPC_EmitInteger, MVT::i32, 14, 
/*19894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*19912*/       0, /*End of Scope*/
/*19913*/     /*Scope*/ 4|128,1/*132*/, /*->20047*/
/*19915*/       OPC_RecordChild0, // #0 = $Rm
/*19916*/       OPC_RecordChild1, // #1 = $imm5
/*19917*/       OPC_Scope, 72, /*->19991*/ // 2 children in Scope
/*19919*/         OPC_MoveChild, 1,
/*19921*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19924*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*19926*/         OPC_CheckType, MVT::i32,
/*19928*/         OPC_MoveParent,
/*19929*/         OPC_CheckType, MVT::i32,
/*19931*/         OPC_Scope, 28, /*->19961*/ // 2 children in Scope
/*19933*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19935*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19938*/           OPC_EmitConvertToTarget, 1,
/*19940*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*19943*/           OPC_EmitInteger, MVT::i32, 14, 
/*19946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*19961*/         /*Scope*/ 28, /*->19990*/
/*19962*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19964*/           OPC_EmitConvertToTarget, 1,
/*19966*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*19969*/           OPC_EmitInteger, MVT::i32, 14, 
/*19972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*19990*/         0, /*End of Scope*/
/*19991*/       /*Scope*/ 54, /*->20046*/
/*19992*/         OPC_CheckChild1Type, MVT::i32,
/*19994*/         OPC_CheckType, MVT::i32,
/*19996*/         OPC_Scope, 23, /*->20021*/ // 2 children in Scope
/*19998*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20000*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20003*/           OPC_EmitInteger, MVT::i32, 14, 
/*20006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20009*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20021*/         /*Scope*/ 23, /*->20045*/
/*20022*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20024*/           OPC_EmitInteger, MVT::i32, 14, 
/*20027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20033*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20045*/         0, /*End of Scope*/
/*20046*/       0, /*End of Scope*/
/*20047*/     0, /*End of Scope*/
/*20048*/   /*SwitchOpcode*/ 49|128,20/*2609*/, TARGET_VAL(ISD::STORE),// ->22661
/*20052*/     OPC_RecordMemRef,
/*20053*/     OPC_RecordNode, // #0 = 'st' chained node
/*20054*/     OPC_Scope, 108|128,3/*492*/, /*->20549*/ // 6 children in Scope
/*20057*/       OPC_MoveChild, 1,
/*20059*/       OPC_SwitchOpcode /*3 cases */, 19|128,1/*147*/, TARGET_VAL(ISD::SRL),// ->20211
/*20064*/         OPC_MoveChild, 0,
/*20066*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*20069*/         OPC_RecordChild0, // #1 = $Rn
/*20070*/         OPC_MoveParent,
/*20071*/         OPC_CheckChild1Integer, 16, 
/*20073*/         OPC_CheckChild1Type, MVT::i32,
/*20075*/         OPC_CheckType, MVT::i32,
/*20077*/         OPC_MoveParent,
/*20078*/         OPC_RecordChild2, // #2 = $addr
/*20079*/         OPC_CheckChild2Type, MVT::i32,
/*20081*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20083*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*20085*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20087*/         OPC_Scope, 40, /*->20129*/ // 2 children in Scope
/*20089*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*20091*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*20094*/           OPC_EmitMergeInputChains1_0,
/*20095*/           OPC_EmitInteger, MVT::i32, 14, 
/*20098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20101*/           OPC_EmitNode, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*20111*/           OPC_EmitInteger, MVT::i32, 14, 
/*20114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*20129*/         /*Scope*/ 80, /*->20210*/
/*20130*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20132*/           OPC_Scope, 37, /*->20171*/ // 2 children in Scope
/*20134*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*20137*/             OPC_EmitMergeInputChains1_0,
/*20138*/             OPC_EmitInteger, MVT::i32, 14, 
/*20141*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20144*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20154*/             OPC_EmitInteger, MVT::i32, 14, 
/*20157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rrs2:i32:$addr)
/*20171*/           /*Scope*/ 37, /*->20209*/
/*20172*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20175*/             OPC_EmitMergeInputChains1_0,
/*20176*/             OPC_EmitInteger, MVT::i32, 14, 
/*20179*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20182*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20192*/             OPC_EmitInteger, MVT::i32, 14, 
/*20195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*20209*/           0, /*End of Scope*/
/*20210*/         0, /*End of Scope*/
/*20211*/       /*SwitchOpcode*/ 91|128,1/*219*/, TARGET_VAL(ARMISD::VGETLANEu),// ->20434
/*20215*/         OPC_RecordChild0, // #1 = $Vd
/*20216*/         OPC_Scope, 53, /*->20271*/ // 4 children in Scope
/*20218*/           OPC_CheckChild0Type, MVT::v8i8,
/*20220*/           OPC_RecordChild1, // #2 = $lane
/*20221*/           OPC_MoveChild, 1,
/*20223*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20226*/           OPC_MoveParent,
/*20227*/           OPC_MoveParent,
/*20228*/           OPC_RecordChild2, // #3 = $Rn
/*20229*/           OPC_RecordChild3, // #4 = $Rm
/*20230*/           OPC_CheckChild3Type, MVT::i32,
/*20232*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20234*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20236*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20238*/           OPC_CheckType, MVT::i32,
/*20240*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20242*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20245*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20248*/           OPC_EmitMergeInputChains1_0,
/*20249*/           OPC_EmitConvertToTarget, 2,
/*20251*/           OPC_EmitInteger, MVT::i32, 14, 
/*20254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20257*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20271*/         /*Scope*/ 53, /*->20325*/
/*20272*/           OPC_CheckChild0Type, MVT::v4i16,
/*20274*/           OPC_RecordChild1, // #2 = $lane
/*20275*/           OPC_MoveChild, 1,
/*20277*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20280*/           OPC_MoveParent,
/*20281*/           OPC_MoveParent,
/*20282*/           OPC_RecordChild2, // #3 = $Rn
/*20283*/           OPC_RecordChild3, // #4 = $Rm
/*20284*/           OPC_CheckChild3Type, MVT::i32,
/*20286*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20288*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20290*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20292*/           OPC_CheckType, MVT::i32,
/*20294*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20296*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20299*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20302*/           OPC_EmitMergeInputChains1_0,
/*20303*/           OPC_EmitConvertToTarget, 2,
/*20305*/           OPC_EmitInteger, MVT::i32, 14, 
/*20308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20325*/         /*Scope*/ 53, /*->20379*/
/*20326*/           OPC_CheckChild0Type, MVT::v16i8,
/*20328*/           OPC_RecordChild1, // #2 = $lane
/*20329*/           OPC_MoveChild, 1,
/*20331*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20334*/           OPC_MoveParent,
/*20335*/           OPC_MoveParent,
/*20336*/           OPC_RecordChild2, // #3 = $addr
/*20337*/           OPC_RecordChild3, // #4 = $offset
/*20338*/           OPC_CheckChild3Type, MVT::i32,
/*20340*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20342*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20344*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20346*/           OPC_CheckType, MVT::i32,
/*20348*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20350*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20353*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20356*/           OPC_EmitMergeInputChains1_0,
/*20357*/           OPC_EmitConvertToTarget, 2,
/*20359*/           OPC_EmitInteger, MVT::i32, 14, 
/*20362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*20379*/         /*Scope*/ 53, /*->20433*/
/*20380*/           OPC_CheckChild0Type, MVT::v8i16,
/*20382*/           OPC_RecordChild1, // #2 = $lane
/*20383*/           OPC_MoveChild, 1,
/*20385*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20388*/           OPC_MoveParent,
/*20389*/           OPC_MoveParent,
/*20390*/           OPC_RecordChild2, // #3 = $addr
/*20391*/           OPC_RecordChild3, // #4 = $offset
/*20392*/           OPC_CheckChild3Type, MVT::i32,
/*20394*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20396*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20398*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20400*/           OPC_CheckType, MVT::i32,
/*20402*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20404*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20407*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20410*/           OPC_EmitMergeInputChains1_0,
/*20411*/           OPC_EmitConvertToTarget, 2,
/*20413*/           OPC_EmitInteger, MVT::i32, 14, 
/*20416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20419*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*20433*/         0, /*End of Scope*/
/*20434*/       /*SwitchOpcode*/ 111, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20548
/*20437*/         OPC_RecordChild0, // #1 = $Vd
/*20438*/         OPC_Scope, 53, /*->20493*/ // 2 children in Scope
/*20440*/           OPC_CheckChild0Type, MVT::v2i32,
/*20442*/           OPC_RecordChild1, // #2 = $lane
/*20443*/           OPC_MoveChild, 1,
/*20445*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20448*/           OPC_MoveParent,
/*20449*/           OPC_CheckType, MVT::i32,
/*20451*/           OPC_MoveParent,
/*20452*/           OPC_RecordChild2, // #3 = $Rn
/*20453*/           OPC_RecordChild3, // #4 = $Rm
/*20454*/           OPC_CheckChild3Type, MVT::i32,
/*20456*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20458*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20460*/           OPC_CheckType, MVT::i32,
/*20462*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20464*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20467*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20470*/           OPC_EmitMergeInputChains1_0,
/*20471*/           OPC_EmitConvertToTarget, 2,
/*20473*/           OPC_EmitInteger, MVT::i32, 14, 
/*20476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*20493*/         /*Scope*/ 53, /*->20547*/
/*20494*/           OPC_CheckChild0Type, MVT::v4i32,
/*20496*/           OPC_RecordChild1, // #2 = $lane
/*20497*/           OPC_MoveChild, 1,
/*20499*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20502*/           OPC_MoveParent,
/*20503*/           OPC_CheckType, MVT::i32,
/*20505*/           OPC_MoveParent,
/*20506*/           OPC_RecordChild2, // #3 = $addr
/*20507*/           OPC_RecordChild3, // #4 = $offset
/*20508*/           OPC_CheckChild3Type, MVT::i32,
/*20510*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20512*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20514*/           OPC_CheckType, MVT::i32,
/*20516*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20518*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20521*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20524*/           OPC_EmitMergeInputChains1_0,
/*20525*/           OPC_EmitConvertToTarget, 2,
/*20527*/           OPC_EmitInteger, MVT::i32, 14, 
/*20530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*20547*/         0, /*End of Scope*/
/*20548*/       0, // EndSwitchOpcode
/*20549*/     /*Scope*/ 5|128,2/*261*/, /*->20812*/
/*20551*/       OPC_RecordChild1, // #1 = $src
/*20552*/       OPC_CheckChild1Type, MVT::i32,
/*20554*/       OPC_RecordChild2, // #2 = $addr
/*20555*/       OPC_Scope, 89, /*->20646*/ // 2 children in Scope
/*20557*/         OPC_CheckChild2Type, MVT::i32,
/*20559*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20561*/         OPC_Scope, 25, /*->20588*/ // 2 children in Scope
/*20563*/           OPC_CheckPredicate, 44, // Predicate_store
/*20565*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20567*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20570*/           OPC_EmitMergeInputChains1_0,
/*20571*/           OPC_EmitInteger, MVT::i32, 14, 
/*20574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20577*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*20588*/         /*Scope*/ 56, /*->20645*/
/*20589*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20591*/           OPC_Scope, 25, /*->20618*/ // 2 children in Scope
/*20593*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20595*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20597*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20600*/             OPC_EmitMergeInputChains1_0,
/*20601*/             OPC_EmitInteger, MVT::i32, 14, 
/*20604*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20607*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*20618*/           /*Scope*/ 25, /*->20644*/
/*20619*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20621*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20623*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20626*/             OPC_EmitMergeInputChains1_0,
/*20627*/             OPC_EmitInteger, MVT::i32, 14, 
/*20630*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20633*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*20644*/           0, /*End of Scope*/
/*20645*/         0, /*End of Scope*/
/*20646*/       /*Scope*/ 35|128,1/*163*/, /*->20811*/
/*20648*/         OPC_RecordChild3, // #3 = $offset
/*20649*/         OPC_CheckChild3Type, MVT::i32,
/*20651*/         OPC_CheckType, MVT::i32,
/*20653*/         OPC_Scope, 59, /*->20714*/ // 2 children in Scope
/*20655*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20657*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20659*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20661*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20664*/           OPC_Scope, 23, /*->20689*/ // 2 children in Scope
/*20666*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20669*/             OPC_EmitMergeInputChains1_0,
/*20670*/             OPC_EmitInteger, MVT::i32, 14, 
/*20673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20676*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20689*/           /*Scope*/ 23, /*->20713*/
/*20690*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20693*/             OPC_EmitMergeInputChains1_0,
/*20694*/             OPC_EmitInteger, MVT::i32, 14, 
/*20697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20700*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20713*/           0, /*End of Scope*/
/*20714*/         /*Scope*/ 95, /*->20810*/
/*20715*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20717*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20719*/           OPC_Scope, 57, /*->20778*/ // 2 children in Scope
/*20721*/             OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20723*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20725*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20728*/             OPC_Scope, 23, /*->20753*/ // 2 children in Scope
/*20730*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20733*/               OPC_EmitMergeInputChains1_0,
/*20734*/               OPC_EmitInteger, MVT::i32, 14, 
/*20737*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20740*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20753*/             /*Scope*/ 23, /*->20777*/
/*20754*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20757*/               OPC_EmitMergeInputChains1_0,
/*20758*/               OPC_EmitInteger, MVT::i32, 14, 
/*20761*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20764*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20777*/             0, /*End of Scope*/
/*20778*/           /*Scope*/ 30, /*->20809*/
/*20779*/             OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20781*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20783*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20786*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*20789*/             OPC_EmitMergeInputChains1_0,
/*20790*/             OPC_EmitInteger, MVT::i32, 14, 
/*20793*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20796*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*20809*/           0, /*End of Scope*/
/*20810*/         0, /*End of Scope*/
/*20811*/       0, /*End of Scope*/
/*20812*/     /*Scope*/ 126|128,2/*382*/, /*->21196*/
/*20814*/       OPC_MoveChild, 1,
/*20816*/       OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/, TARGET_VAL(ARMISD::VGETLANEu),// ->21008
/*20821*/         OPC_RecordChild0, // #1 = $Vd
/*20822*/         OPC_Scope, 45, /*->20869*/ // 4 children in Scope
/*20824*/           OPC_CheckChild0Type, MVT::v8i8,
/*20826*/           OPC_RecordChild1, // #2 = $lane
/*20827*/           OPC_MoveChild, 1,
/*20829*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20832*/           OPC_MoveParent,
/*20833*/           OPC_MoveParent,
/*20834*/           OPC_RecordChild2, // #3 = $Rn
/*20835*/           OPC_CheckChild2Type, MVT::i32,
/*20837*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20839*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20841*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20843*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20845*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20848*/           OPC_EmitMergeInputChains1_0,
/*20849*/           OPC_EmitConvertToTarget, 2,
/*20851*/           OPC_EmitInteger, MVT::i32, 14, 
/*20854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20869*/         /*Scope*/ 45, /*->20915*/
/*20870*/           OPC_CheckChild0Type, MVT::v4i16,
/*20872*/           OPC_RecordChild1, // #2 = $lane
/*20873*/           OPC_MoveChild, 1,
/*20875*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20878*/           OPC_MoveParent,
/*20879*/           OPC_MoveParent,
/*20880*/           OPC_RecordChild2, // #3 = $Rn
/*20881*/           OPC_CheckChild2Type, MVT::i32,
/*20883*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20885*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20887*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20889*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20891*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20894*/           OPC_EmitMergeInputChains1_0,
/*20895*/           OPC_EmitConvertToTarget, 2,
/*20897*/           OPC_EmitInteger, MVT::i32, 14, 
/*20900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20915*/         /*Scope*/ 45, /*->20961*/
/*20916*/           OPC_CheckChild0Type, MVT::v16i8,
/*20918*/           OPC_RecordChild1, // #2 = $lane
/*20919*/           OPC_MoveChild, 1,
/*20921*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20924*/           OPC_MoveParent,
/*20925*/           OPC_MoveParent,
/*20926*/           OPC_RecordChild2, // #3 = $addr
/*20927*/           OPC_CheckChild2Type, MVT::i32,
/*20929*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20931*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20933*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20935*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20937*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20940*/           OPC_EmitMergeInputChains1_0,
/*20941*/           OPC_EmitConvertToTarget, 2,
/*20943*/           OPC_EmitInteger, MVT::i32, 14, 
/*20946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*20961*/         /*Scope*/ 45, /*->21007*/
/*20962*/           OPC_CheckChild0Type, MVT::v8i16,
/*20964*/           OPC_RecordChild1, // #2 = $lane
/*20965*/           OPC_MoveChild, 1,
/*20967*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20970*/           OPC_MoveParent,
/*20971*/           OPC_MoveParent,
/*20972*/           OPC_RecordChild2, // #3 = $addr
/*20973*/           OPC_CheckChild2Type, MVT::i32,
/*20975*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20977*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20979*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20981*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20983*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20986*/           OPC_EmitMergeInputChains1_0,
/*20987*/           OPC_EmitConvertToTarget, 2,
/*20989*/           OPC_EmitInteger, MVT::i32, 14, 
/*20992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*21007*/         0, /*End of Scope*/
/*21008*/       /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21195
/*21012*/         OPC_RecordChild0, // #1 = $Vd
/*21013*/         OPC_Scope, 45, /*->21060*/ // 4 children in Scope
/*21015*/           OPC_CheckChild0Type, MVT::v2i32,
/*21017*/           OPC_RecordChild1, // #2 = $lane
/*21018*/           OPC_MoveChild, 1,
/*21020*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21023*/           OPC_MoveParent,
/*21024*/           OPC_CheckType, MVT::i32,
/*21026*/           OPC_MoveParent,
/*21027*/           OPC_RecordChild2, // #3 = $Rn
/*21028*/           OPC_CheckChild2Type, MVT::i32,
/*21030*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21032*/           OPC_CheckPredicate, 44, // Predicate_store
/*21034*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21036*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21039*/           OPC_EmitMergeInputChains1_0,
/*21040*/           OPC_EmitConvertToTarget, 2,
/*21042*/           OPC_EmitInteger, MVT::i32, 14, 
/*21045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21048*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*21060*/         /*Scope*/ 45, /*->21106*/
/*21061*/           OPC_CheckChild0Type, MVT::v4i32,
/*21063*/           OPC_RecordChild1, // #2 = $lane
/*21064*/           OPC_MoveChild, 1,
/*21066*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21069*/           OPC_MoveParent,
/*21070*/           OPC_CheckType, MVT::i32,
/*21072*/           OPC_MoveParent,
/*21073*/           OPC_RecordChild2, // #3 = $addr
/*21074*/           OPC_CheckChild2Type, MVT::i32,
/*21076*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21078*/           OPC_CheckPredicate, 44, // Predicate_store
/*21080*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21082*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21085*/           OPC_EmitMergeInputChains1_0,
/*21086*/           OPC_EmitConvertToTarget, 2,
/*21088*/           OPC_EmitInteger, MVT::i32, 14, 
/*21091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*21106*/         /*Scope*/ 43, /*->21150*/
/*21107*/           OPC_CheckChild0Type, MVT::v2f32,
/*21109*/           OPC_RecordChild1, // #2 = $lane
/*21110*/           OPC_MoveChild, 1,
/*21112*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21115*/           OPC_MoveParent,
/*21116*/           OPC_CheckType, MVT::f32,
/*21118*/           OPC_MoveParent,
/*21119*/           OPC_RecordChild2, // #3 = $addr
/*21120*/           OPC_CheckChild2Type, MVT::i32,
/*21122*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21124*/           OPC_CheckPredicate, 44, // Predicate_store
/*21126*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21129*/           OPC_EmitMergeInputChains1_0,
/*21130*/           OPC_EmitConvertToTarget, 2,
/*21132*/           OPC_EmitInteger, MVT::i32, 14, 
/*21135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*21150*/         /*Scope*/ 43, /*->21194*/
/*21151*/           OPC_CheckChild0Type, MVT::v4f32,
/*21153*/           OPC_RecordChild1, // #2 = $lane
/*21154*/           OPC_MoveChild, 1,
/*21156*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21159*/           OPC_MoveParent,
/*21160*/           OPC_CheckType, MVT::f32,
/*21162*/           OPC_MoveParent,
/*21163*/           OPC_RecordChild2, // #3 = $addr
/*21164*/           OPC_CheckChild2Type, MVT::i32,
/*21166*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21168*/           OPC_CheckPredicate, 44, // Predicate_store
/*21170*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21173*/           OPC_EmitMergeInputChains1_0,
/*21174*/           OPC_EmitConvertToTarget, 2,
/*21176*/           OPC_EmitInteger, MVT::i32, 14, 
/*21179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*21194*/         0, /*End of Scope*/
/*21195*/       0, // EndSwitchOpcode
/*21196*/     /*Scope*/ 37|128,2/*293*/, /*->21491*/
/*21198*/       OPC_RecordChild1, // #1 = $Rt
/*21199*/       OPC_CheckChild1Type, MVT::i32,
/*21201*/       OPC_RecordChild2, // #2 = $shift
/*21202*/       OPC_Scope, 50|128,1/*178*/, /*->21383*/ // 2 children in Scope
/*21205*/         OPC_CheckChild2Type, MVT::i32,
/*21207*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21209*/         OPC_Scope, 26, /*->21237*/ // 4 children in Scope
/*21211*/           OPC_CheckPredicate, 44, // Predicate_store
/*21213*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21215*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21218*/           OPC_EmitMergeInputChains1_0,
/*21219*/           OPC_EmitInteger, MVT::i32, 14, 
/*21222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21225*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*21237*/         /*Scope*/ 58, /*->21296*/
/*21238*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*21240*/           OPC_Scope, 26, /*->21268*/ // 2 children in Scope
/*21242*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21244*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21246*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21249*/             OPC_EmitMergeInputChains1_0,
/*21250*/             OPC_EmitInteger, MVT::i32, 14, 
/*21253*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21256*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*21268*/           /*Scope*/ 26, /*->21295*/
/*21269*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21271*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21273*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*21276*/             OPC_EmitMergeInputChains1_0,
/*21277*/             OPC_EmitInteger, MVT::i32, 14, 
/*21280*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21283*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*21295*/           0, /*End of Scope*/
/*21296*/         /*Scope*/ 26, /*->21323*/
/*21297*/           OPC_CheckPredicate, 44, // Predicate_store
/*21299*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21301*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21304*/           OPC_EmitMergeInputChains1_0,
/*21305*/           OPC_EmitInteger, MVT::i32, 14, 
/*21308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21323*/         /*Scope*/ 58, /*->21382*/
/*21324*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*21326*/           OPC_Scope, 26, /*->21354*/ // 2 children in Scope
/*21328*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21330*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21332*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21335*/             OPC_EmitMergeInputChains1_0,
/*21336*/             OPC_EmitInteger, MVT::i32, 14, 
/*21339*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21342*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21354*/           /*Scope*/ 26, /*->21381*/
/*21355*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21357*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21359*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21362*/             OPC_EmitMergeInputChains1_0,
/*21363*/             OPC_EmitInteger, MVT::i32, 14, 
/*21366*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21369*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21381*/           0, /*End of Scope*/
/*21382*/         0, /*End of Scope*/
/*21383*/       /*Scope*/ 106, /*->21490*/
/*21384*/         OPC_RecordChild3, // #3 = $offset
/*21385*/         OPC_CheckChild3Type, MVT::i32,
/*21387*/         OPC_CheckType, MVT::i32,
/*21389*/         OPC_Scope, 31, /*->21422*/ // 2 children in Scope
/*21391*/           OPC_CheckPredicate, 42, // Predicate_istore
/*21393*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*21395*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21397*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21400*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21403*/           OPC_EmitMergeInputChains1_0,
/*21404*/           OPC_EmitInteger, MVT::i32, 14, 
/*21407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21410*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21422*/         /*Scope*/ 66, /*->21489*/
/*21423*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*21425*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*21427*/           OPC_Scope, 29, /*->21458*/ // 2 children in Scope
/*21429*/             OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*21431*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21433*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21436*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21439*/             OPC_EmitMergeInputChains1_0,
/*21440*/             OPC_EmitInteger, MVT::i32, 14, 
/*21443*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21446*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21458*/           /*Scope*/ 29, /*->21488*/
/*21459*/             OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*21461*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21463*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21466*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21469*/             OPC_EmitMergeInputChains1_0,
/*21470*/             OPC_EmitInteger, MVT::i32, 14, 
/*21473*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21476*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21488*/           0, /*End of Scope*/
/*21489*/         0, /*End of Scope*/
/*21490*/       0, /*End of Scope*/
/*21491*/     /*Scope*/ 92|128,1/*220*/, /*->21713*/
/*21493*/       OPC_MoveChild, 1,
/*21495*/       OPC_SwitchOpcode /*2 cases */, 105, TARGET_VAL(ISD::FP_TO_SINT),// ->21604
/*21499*/         OPC_RecordChild0, // #1 = $a
/*21500*/         OPC_CheckType, MVT::i32,
/*21502*/         OPC_Scope, 49, /*->21553*/ // 2 children in Scope
/*21504*/           OPC_CheckChild0Type, MVT::f64,
/*21506*/           OPC_MoveParent,
/*21507*/           OPC_RecordChild2, // #2 = $ptr
/*21508*/           OPC_CheckChild2Type, MVT::i32,
/*21510*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21512*/           OPC_CheckPredicate, 44, // Predicate_store
/*21514*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*21516*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21519*/           OPC_EmitMergeInputChains1_0,
/*21520*/           OPC_EmitInteger, MVT::i32, 14, 
/*21523*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21526*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21536*/           OPC_EmitInteger, MVT::i32, 14, 
/*21539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21542*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*21553*/         /*Scope*/ 49, /*->21603*/
/*21554*/           OPC_CheckChild0Type, MVT::f32,
/*21556*/           OPC_MoveParent,
/*21557*/           OPC_RecordChild2, // #2 = $ptr
/*21558*/           OPC_CheckChild2Type, MVT::i32,
/*21560*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21562*/           OPC_CheckPredicate, 44, // Predicate_store
/*21564*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*21566*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21569*/           OPC_EmitMergeInputChains1_0,
/*21570*/           OPC_EmitInteger, MVT::i32, 14, 
/*21573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21576*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21586*/           OPC_EmitInteger, MVT::i32, 14, 
/*21589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21592*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*21603*/         0, /*End of Scope*/
/*21604*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::FP_TO_UINT),// ->21712
/*21607*/         OPC_RecordChild0, // #1 = $a
/*21608*/         OPC_CheckType, MVT::i32,
/*21610*/         OPC_Scope, 49, /*->21661*/ // 2 children in Scope
/*21612*/           OPC_CheckChild0Type, MVT::f64,
/*21614*/           OPC_MoveParent,
/*21615*/           OPC_RecordChild2, // #2 = $ptr
/*21616*/           OPC_CheckChild2Type, MVT::i32,
/*21618*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21620*/           OPC_CheckPredicate, 44, // Predicate_store
/*21622*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*21624*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21627*/           OPC_EmitMergeInputChains1_0,
/*21628*/           OPC_EmitInteger, MVT::i32, 14, 
/*21631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21634*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21644*/           OPC_EmitInteger, MVT::i32, 14, 
/*21647*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21650*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*21661*/         /*Scope*/ 49, /*->21711*/
/*21662*/           OPC_CheckChild0Type, MVT::f32,
/*21664*/           OPC_MoveParent,
/*21665*/           OPC_RecordChild2, // #2 = $ptr
/*21666*/           OPC_CheckChild2Type, MVT::i32,
/*21668*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21670*/           OPC_CheckPredicate, 44, // Predicate_store
/*21672*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*21674*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21677*/           OPC_EmitMergeInputChains1_0,
/*21678*/           OPC_EmitInteger, MVT::i32, 14, 
/*21681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21684*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21694*/           OPC_EmitInteger, MVT::i32, 14, 
/*21697*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21700*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*21711*/         0, /*End of Scope*/
/*21712*/       0, // EndSwitchOpcode
/*21713*/     /*Scope*/ 49|128,7/*945*/, /*->22660*/
/*21715*/       OPC_RecordChild1, // #1 = $Rt
/*21716*/       OPC_Scope, 16|128,5/*656*/, /*->22375*/ // 4 children in Scope
/*21719*/         OPC_CheckChild1Type, MVT::i32,
/*21721*/         OPC_RecordChild2, // #2 = $addr
/*21722*/         OPC_Scope, 19|128,3/*403*/, /*->22128*/ // 2 children in Scope
/*21725*/           OPC_CheckChild2Type, MVT::i32,
/*21727*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21729*/           OPC_Scope, 25, /*->21756*/ // 6 children in Scope
/*21731*/             OPC_CheckPredicate, 44, // Predicate_store
/*21733*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21735*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21738*/             OPC_EmitMergeInputChains1_0,
/*21739*/             OPC_EmitInteger, MVT::i32, 14, 
/*21742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21745*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*21756*/           /*Scope*/ 27, /*->21784*/
/*21757*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21759*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21761*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21763*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21766*/             OPC_EmitMergeInputChains1_0,
/*21767*/             OPC_EmitInteger, MVT::i32, 14, 
/*21770*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21773*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*21784*/           /*Scope*/ 50, /*->21835*/
/*21785*/             OPC_CheckPredicate, 44, // Predicate_store
/*21787*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21789*/             OPC_Scope, 21, /*->21812*/ // 2 children in Scope
/*21791*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*21794*/               OPC_EmitMergeInputChains1_0,
/*21795*/               OPC_EmitInteger, MVT::i32, 14, 
/*21798*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21801*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*21812*/             /*Scope*/ 21, /*->21834*/
/*21813*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*21816*/               OPC_EmitMergeInputChains1_0,
/*21817*/               OPC_EmitInteger, MVT::i32, 14, 
/*21820*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21823*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*21834*/             0, /*End of Scope*/
/*21835*/           /*Scope*/ 106, /*->21942*/
/*21836*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21838*/             OPC_Scope, 50, /*->21890*/ // 2 children in Scope
/*21840*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21842*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21844*/               OPC_Scope, 21, /*->21867*/ // 2 children in Scope
/*21846*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*21849*/                 OPC_EmitMergeInputChains1_0,
/*21850*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21853*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21856*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*21867*/               /*Scope*/ 21, /*->21889*/
/*21868*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*21871*/                 OPC_EmitMergeInputChains1_0,
/*21872*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21875*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21878*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*21889*/               0, /*End of Scope*/
/*21890*/             /*Scope*/ 50, /*->21941*/
/*21891*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21893*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21895*/               OPC_Scope, 21, /*->21918*/ // 2 children in Scope
/*21897*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*21900*/                 OPC_EmitMergeInputChains1_0,
/*21901*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21904*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21907*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*21918*/               /*Scope*/ 21, /*->21940*/
/*21919*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*21922*/                 OPC_EmitMergeInputChains1_0,
/*21923*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21926*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21929*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*21940*/               0, /*End of Scope*/
/*21941*/             0, /*End of Scope*/
/*21942*/           /*Scope*/ 77, /*->22020*/
/*21943*/             OPC_CheckPredicate, 44, // Predicate_store
/*21945*/             OPC_Scope, 23, /*->21970*/ // 2 children in Scope
/*21947*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21949*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*21952*/               OPC_EmitMergeInputChains1_0,
/*21953*/               OPC_EmitInteger, MVT::i32, 14, 
/*21956*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21959*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*21970*/             /*Scope*/ 48, /*->22019*/
/*21971*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21973*/               OPC_Scope, 21, /*->21996*/ // 2 children in Scope
/*21975*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21978*/                 OPC_EmitMergeInputChains1_0,
/*21979*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21982*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21985*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21996*/               /*Scope*/ 21, /*->22018*/
/*21997*/                 OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22000*/                 OPC_EmitMergeInputChains1_0,
/*22001*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22004*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22007*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22018*/               0, /*End of Scope*/
/*22019*/             0, /*End of Scope*/
/*22020*/           /*Scope*/ 106, /*->22127*/
/*22021*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*22023*/             OPC_Scope, 50, /*->22075*/ // 2 children in Scope
/*22025*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*22027*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22029*/               OPC_Scope, 21, /*->22052*/ // 2 children in Scope
/*22031*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22034*/                 OPC_EmitMergeInputChains1_0,
/*22035*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22038*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22041*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22052*/               /*Scope*/ 21, /*->22074*/
/*22053*/                 OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22056*/                 OPC_EmitMergeInputChains1_0,
/*22057*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22060*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22063*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22074*/               0, /*End of Scope*/
/*22075*/             /*Scope*/ 50, /*->22126*/
/*22076*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*22078*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22080*/               OPC_Scope, 21, /*->22103*/ // 2 children in Scope
/*22082*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22085*/                 OPC_EmitMergeInputChains1_0,
/*22086*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22089*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22092*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22103*/               /*Scope*/ 21, /*->22125*/
/*22104*/                 OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22107*/                 OPC_EmitMergeInputChains1_0,
/*22108*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22111*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22114*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22125*/               0, /*End of Scope*/
/*22126*/             0, /*End of Scope*/
/*22127*/           0, /*End of Scope*/
/*22128*/         /*Scope*/ 116|128,1/*244*/, /*->22374*/
/*22130*/           OPC_RecordChild3, // #3 = $offset
/*22131*/           OPC_CheckChild3Type, MVT::i32,
/*22133*/           OPC_CheckType, MVT::i32,
/*22135*/           OPC_Scope, 56, /*->22193*/ // 4 children in Scope
/*22137*/             OPC_CheckPredicate, 42, // Predicate_istore
/*22139*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*22141*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22143*/             OPC_Scope, 23, /*->22168*/ // 2 children in Scope
/*22145*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*22148*/               OPC_EmitMergeInputChains1_0,
/*22149*/               OPC_EmitInteger, MVT::i32, 14, 
/*22152*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22155*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*22168*/             /*Scope*/ 23, /*->22192*/
/*22169*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22172*/               OPC_EmitMergeInputChains1_0,
/*22173*/               OPC_EmitInteger, MVT::i32, 14, 
/*22176*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22179*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22192*/             0, /*End of Scope*/
/*22193*/           /*Scope*/ 89, /*->22283*/
/*22194*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22196*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*22198*/             OPC_Scope, 54, /*->22254*/ // 2 children in Scope
/*22200*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*22202*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22204*/               OPC_Scope, 23, /*->22229*/ // 2 children in Scope
/*22206*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*22209*/                 OPC_EmitMergeInputChains1_0,
/*22210*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22213*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22216*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*22229*/               /*Scope*/ 23, /*->22253*/
/*22230*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22233*/                 OPC_EmitMergeInputChains1_0,
/*22234*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22237*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22240*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22253*/               0, /*End of Scope*/
/*22254*/             /*Scope*/ 27, /*->22282*/
/*22255*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*22257*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22259*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*22262*/               OPC_EmitMergeInputChains1_0,
/*22263*/               OPC_EmitInteger, MVT::i32, 14, 
/*22266*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22269*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*22282*/             0, /*End of Scope*/
/*22283*/           /*Scope*/ 28, /*->22312*/
/*22284*/             OPC_CheckPredicate, 42, // Predicate_istore
/*22286*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*22288*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22290*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22293*/             OPC_EmitMergeInputChains1_0,
/*22294*/             OPC_EmitInteger, MVT::i32, 14, 
/*22297*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22300*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22312*/           /*Scope*/ 60, /*->22373*/
/*22313*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22315*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*22317*/             OPC_Scope, 26, /*->22345*/ // 2 children in Scope
/*22319*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*22321*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22323*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22326*/               OPC_EmitMergeInputChains1_0,
/*22327*/               OPC_EmitInteger, MVT::i32, 14, 
/*22330*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22333*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22345*/             /*Scope*/ 26, /*->22372*/
/*22346*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*22348*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22350*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22353*/               OPC_EmitMergeInputChains1_0,
/*22354*/               OPC_EmitInteger, MVT::i32, 14, 
/*22357*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22360*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22372*/             0, /*End of Scope*/
/*22373*/           0, /*End of Scope*/
/*22374*/         0, /*End of Scope*/
/*22375*/       /*Scope*/ 115, /*->22491*/
/*22376*/         OPC_CheckChild1Type, MVT::f64,
/*22378*/         OPC_RecordChild2, // #2 = $addr
/*22379*/         OPC_CheckChild2Type, MVT::i32,
/*22381*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22383*/         OPC_CheckPredicate, 44, // Predicate_store
/*22385*/         OPC_Scope, 25, /*->22412*/ // 4 children in Scope
/*22387*/           OPC_CheckPredicate, 50, // Predicate_alignedstore32
/*22389*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22391*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22394*/           OPC_EmitMergeInputChains1_0,
/*22395*/           OPC_EmitInteger, MVT::i32, 14, 
/*22398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22401*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*22412*/         /*Scope*/ 25, /*->22438*/
/*22413*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*22415*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22417*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22420*/           OPC_EmitMergeInputChains1_0,
/*22421*/           OPC_EmitInteger, MVT::i32, 14, 
/*22424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22427*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*22438*/         /*Scope*/ 25, /*->22464*/
/*22439*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*22441*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22443*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22446*/           OPC_EmitMergeInputChains1_0,
/*22447*/           OPC_EmitInteger, MVT::i32, 14, 
/*22450*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22453*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*22464*/         /*Scope*/ 25, /*->22490*/
/*22465*/           OPC_CheckPredicate, 53, // Predicate_non_word_alignedstore
/*22467*/           OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*22469*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22472*/           OPC_EmitMergeInputChains1_0,
/*22473*/           OPC_EmitInteger, MVT::i32, 14, 
/*22476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*22490*/         0, /*End of Scope*/
/*22491*/       /*Scope*/ 32, /*->22524*/
/*22492*/         OPC_CheckChild1Type, MVT::f32,
/*22494*/         OPC_RecordChild2, // #2 = $addr
/*22495*/         OPC_CheckChild2Type, MVT::i32,
/*22497*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22499*/         OPC_CheckPredicate, 44, // Predicate_store
/*22501*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22503*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22506*/         OPC_EmitMergeInputChains1_0,
/*22507*/         OPC_EmitInteger, MVT::i32, 14, 
/*22510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*22524*/       /*Scope*/ 5|128,1/*133*/, /*->22659*/
/*22526*/         OPC_CheckChild1Type, MVT::v2f64,
/*22528*/         OPC_RecordChild2, // #2 = $addr
/*22529*/         OPC_CheckChild2Type, MVT::i32,
/*22531*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22533*/         OPC_CheckPredicate, 44, // Predicate_store
/*22535*/         OPC_Scope, 23, /*->22560*/ // 5 children in Scope
/*22537*/           OPC_CheckPredicate, 54, // Predicate_dword_alignedstore
/*22539*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22542*/           OPC_EmitMergeInputChains1_0,
/*22543*/           OPC_EmitInteger, MVT::i32, 14, 
/*22546*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22549*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22560*/         /*Scope*/ 25, /*->22586*/
/*22561*/           OPC_CheckPredicate, 55, // Predicate_word_alignedstore
/*22563*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22565*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22568*/           OPC_EmitMergeInputChains1_0,
/*22569*/           OPC_EmitInteger, MVT::i32, 14, 
/*22572*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22575*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22586*/         /*Scope*/ 25, /*->22612*/
/*22587*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*22589*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22591*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22594*/           OPC_EmitMergeInputChains1_0,
/*22595*/           OPC_EmitInteger, MVT::i32, 14, 
/*22598*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22601*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22612*/         /*Scope*/ 25, /*->22638*/
/*22613*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*22615*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22617*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22620*/           OPC_EmitMergeInputChains1_0,
/*22621*/           OPC_EmitInteger, MVT::i32, 14, 
/*22624*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22627*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22638*/         /*Scope*/ 19, /*->22658*/
/*22639*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22641*/           OPC_EmitMergeInputChains1_0,
/*22642*/           OPC_EmitInteger, MVT::i32, 14, 
/*22645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22648*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*22658*/         0, /*End of Scope*/
/*22659*/       0, /*End of Scope*/
/*22660*/     0, /*End of Scope*/
/*22661*/   /*SwitchOpcode*/ 122|128,7/*1018*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->23683
/*22665*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*22666*/     OPC_Scope, 119, /*->22787*/ // 14 children in Scope
/*22668*/       OPC_CheckChild1Integer, 75|128,1/*203*/, 
/*22671*/       OPC_RecordChild2, // #1 = $cop
/*22672*/       OPC_MoveChild, 2,
/*22674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22677*/       OPC_MoveParent,
/*22678*/       OPC_RecordChild3, // #2 = $opc1
/*22679*/       OPC_MoveChild, 3,
/*22681*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22684*/       OPC_MoveParent,
/*22685*/       OPC_RecordChild4, // #3 = $CRd
/*22686*/       OPC_MoveChild, 4,
/*22688*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22691*/       OPC_MoveParent,
/*22692*/       OPC_RecordChild5, // #4 = $CRn
/*22693*/       OPC_MoveChild, 5,
/*22695*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22698*/       OPC_MoveParent,
/*22699*/       OPC_RecordChild6, // #5 = $CRm
/*22700*/       OPC_MoveChild, 6,
/*22702*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22705*/       OPC_MoveParent,
/*22706*/       OPC_RecordChild7, // #6 = $opc2
/*22707*/       OPC_MoveChild, 7,
/*22709*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22712*/       OPC_MoveParent,
/*22713*/       OPC_Scope, 35, /*->22750*/ // 2 children in Scope
/*22715*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22717*/         OPC_EmitMergeInputChains1_0,
/*22718*/         OPC_EmitConvertToTarget, 1,
/*22720*/         OPC_EmitConvertToTarget, 2,
/*22722*/         OPC_EmitConvertToTarget, 3,
/*22724*/         OPC_EmitConvertToTarget, 4,
/*22726*/         OPC_EmitConvertToTarget, 5,
/*22728*/         OPC_EmitConvertToTarget, 6,
/*22730*/         OPC_EmitInteger, MVT::i32, 14, 
/*22733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 203:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22750*/       /*Scope*/ 35, /*->22786*/
/*22751*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22753*/         OPC_EmitMergeInputChains1_0,
/*22754*/         OPC_EmitConvertToTarget, 1,
/*22756*/         OPC_EmitConvertToTarget, 2,
/*22758*/         OPC_EmitConvertToTarget, 3,
/*22760*/         OPC_EmitConvertToTarget, 4,
/*22762*/         OPC_EmitConvertToTarget, 5,
/*22764*/         OPC_EmitConvertToTarget, 6,
/*22766*/         OPC_EmitInteger, MVT::i32, 14, 
/*22769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 203:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22786*/       0, /*End of Scope*/
/*22787*/     /*Scope*/ 111, /*->22899*/
/*22788*/       OPC_CheckChild1Integer, 76|128,1/*204*/, 
/*22791*/       OPC_RecordChild2, // #1 = $cop
/*22792*/       OPC_MoveChild, 2,
/*22794*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22797*/       OPC_MoveParent,
/*22798*/       OPC_RecordChild3, // #2 = $opc1
/*22799*/       OPC_MoveChild, 3,
/*22801*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22804*/       OPC_MoveParent,
/*22805*/       OPC_RecordChild4, // #3 = $CRd
/*22806*/       OPC_MoveChild, 4,
/*22808*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22811*/       OPC_MoveParent,
/*22812*/       OPC_RecordChild5, // #4 = $CRn
/*22813*/       OPC_MoveChild, 5,
/*22815*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22818*/       OPC_MoveParent,
/*22819*/       OPC_RecordChild6, // #5 = $CRm
/*22820*/       OPC_MoveChild, 6,
/*22822*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22825*/       OPC_MoveParent,
/*22826*/       OPC_RecordChild7, // #6 = $opc2
/*22827*/       OPC_MoveChild, 7,
/*22829*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22832*/       OPC_MoveParent,
/*22833*/       OPC_Scope, 27, /*->22862*/ // 2 children in Scope
/*22835*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22837*/         OPC_EmitMergeInputChains1_0,
/*22838*/         OPC_EmitConvertToTarget, 1,
/*22840*/         OPC_EmitConvertToTarget, 2,
/*22842*/         OPC_EmitConvertToTarget, 3,
/*22844*/         OPC_EmitConvertToTarget, 4,
/*22846*/         OPC_EmitConvertToTarget, 5,
/*22848*/         OPC_EmitConvertToTarget, 6,
/*22850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 204:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22862*/       /*Scope*/ 35, /*->22898*/
/*22863*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22865*/         OPC_EmitMergeInputChains1_0,
/*22866*/         OPC_EmitConvertToTarget, 1,
/*22868*/         OPC_EmitConvertToTarget, 2,
/*22870*/         OPC_EmitConvertToTarget, 3,
/*22872*/         OPC_EmitConvertToTarget, 4,
/*22874*/         OPC_EmitConvertToTarget, 5,
/*22876*/         OPC_EmitConvertToTarget, 6,
/*22878*/         OPC_EmitInteger, MVT::i32, 14, 
/*22881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22884*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 204:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22898*/       0, /*End of Scope*/
/*22899*/     /*Scope*/ 109, /*->23009*/
/*22900*/       OPC_CheckChild1Integer, 94|128,1/*222*/, 
/*22903*/       OPC_RecordChild2, // #1 = $cop
/*22904*/       OPC_MoveChild, 2,
/*22906*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22909*/       OPC_MoveParent,
/*22910*/       OPC_RecordChild3, // #2 = $opc1
/*22911*/       OPC_MoveChild, 3,
/*22913*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22916*/       OPC_MoveParent,
/*22917*/       OPC_RecordChild4, // #3 = $Rt
/*22918*/       OPC_RecordChild5, // #4 = $CRn
/*22919*/       OPC_MoveChild, 5,
/*22921*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22924*/       OPC_MoveParent,
/*22925*/       OPC_RecordChild6, // #5 = $CRm
/*22926*/       OPC_MoveChild, 6,
/*22928*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22931*/       OPC_MoveParent,
/*22932*/       OPC_RecordChild7, // #6 = $opc2
/*22933*/       OPC_MoveChild, 7,
/*22935*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22938*/       OPC_MoveParent,
/*22939*/       OPC_Scope, 33, /*->22974*/ // 2 children in Scope
/*22941*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22943*/         OPC_EmitMergeInputChains1_0,
/*22944*/         OPC_EmitConvertToTarget, 1,
/*22946*/         OPC_EmitConvertToTarget, 2,
/*22948*/         OPC_EmitConvertToTarget, 4,
/*22950*/         OPC_EmitConvertToTarget, 5,
/*22952*/         OPC_EmitConvertToTarget, 6,
/*22954*/         OPC_EmitInteger, MVT::i32, 14, 
/*22957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22974*/       /*Scope*/ 33, /*->23008*/
/*22975*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22977*/         OPC_EmitMergeInputChains1_0,
/*22978*/         OPC_EmitConvertToTarget, 1,
/*22980*/         OPC_EmitConvertToTarget, 2,
/*22982*/         OPC_EmitConvertToTarget, 4,
/*22984*/         OPC_EmitConvertToTarget, 5,
/*22986*/         OPC_EmitConvertToTarget, 6,
/*22988*/         OPC_EmitInteger, MVT::i32, 14, 
/*22991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*23008*/       0, /*End of Scope*/
/*23009*/     /*Scope*/ 101, /*->23111*/
/*23010*/       OPC_CheckChild1Integer, 95|128,1/*223*/, 
/*23013*/       OPC_RecordChild2, // #1 = $cop
/*23014*/       OPC_MoveChild, 2,
/*23016*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23019*/       OPC_MoveParent,
/*23020*/       OPC_RecordChild3, // #2 = $opc1
/*23021*/       OPC_MoveChild, 3,
/*23023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23026*/       OPC_MoveParent,
/*23027*/       OPC_RecordChild4, // #3 = $Rt
/*23028*/       OPC_RecordChild5, // #4 = $CRn
/*23029*/       OPC_MoveChild, 5,
/*23031*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23034*/       OPC_MoveParent,
/*23035*/       OPC_RecordChild6, // #5 = $CRm
/*23036*/       OPC_MoveChild, 6,
/*23038*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23041*/       OPC_MoveParent,
/*23042*/       OPC_RecordChild7, // #6 = $opc2
/*23043*/       OPC_MoveChild, 7,
/*23045*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23048*/       OPC_MoveParent,
/*23049*/       OPC_Scope, 25, /*->23076*/ // 2 children in Scope
/*23051*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*23053*/         OPC_EmitMergeInputChains1_0,
/*23054*/         OPC_EmitConvertToTarget, 1,
/*23056*/         OPC_EmitConvertToTarget, 2,
/*23058*/         OPC_EmitConvertToTarget, 4,
/*23060*/         OPC_EmitConvertToTarget, 5,
/*23062*/         OPC_EmitConvertToTarget, 6,
/*23064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*23076*/       /*Scope*/ 33, /*->23110*/
/*23077*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*23079*/         OPC_EmitMergeInputChains1_0,
/*23080*/         OPC_EmitConvertToTarget, 1,
/*23082*/         OPC_EmitConvertToTarget, 2,
/*23084*/         OPC_EmitConvertToTarget, 4,
/*23086*/         OPC_EmitConvertToTarget, 5,
/*23088*/         OPC_EmitConvertToTarget, 6,
/*23090*/         OPC_EmitInteger, MVT::i32, 14, 
/*23093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*23110*/       0, /*End of Scope*/
/*23111*/     /*Scope*/ 86, /*->23198*/
/*23112*/       OPC_CheckChild1Integer, 96|128,1/*224*/, 
/*23115*/       OPC_RecordChild2, // #1 = $cop
/*23116*/       OPC_MoveChild, 2,
/*23118*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23121*/       OPC_MoveParent,
/*23122*/       OPC_RecordChild3, // #2 = $opc1
/*23123*/       OPC_MoveChild, 3,
/*23125*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23128*/       OPC_MoveParent,
/*23129*/       OPC_RecordChild4, // #3 = $Rt
/*23130*/       OPC_RecordChild5, // #4 = $Rt2
/*23131*/       OPC_RecordChild6, // #5 = $CRm
/*23132*/       OPC_MoveChild, 6,
/*23134*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23137*/       OPC_MoveParent,
/*23138*/       OPC_Scope, 28, /*->23168*/ // 2 children in Scope
/*23140*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23142*/         OPC_EmitMergeInputChains1_0,
/*23143*/         OPC_EmitConvertToTarget, 1,
/*23145*/         OPC_EmitConvertToTarget, 2,
/*23147*/         OPC_EmitConvertToTarget, 5,
/*23149*/         OPC_EmitInteger, MVT::i32, 14, 
/*23152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 224:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*23168*/       /*Scope*/ 28, /*->23197*/
/*23169*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23171*/         OPC_EmitMergeInputChains1_0,
/*23172*/         OPC_EmitConvertToTarget, 1,
/*23174*/         OPC_EmitConvertToTarget, 2,
/*23176*/         OPC_EmitConvertToTarget, 5,
/*23178*/         OPC_EmitInteger, MVT::i32, 14, 
/*23181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 224:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*23197*/       0, /*End of Scope*/
/*23198*/     /*Scope*/ 78, /*->23277*/
/*23199*/       OPC_CheckChild1Integer, 97|128,1/*225*/, 
/*23202*/       OPC_RecordChild2, // #1 = $cop
/*23203*/       OPC_MoveChild, 2,
/*23205*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23208*/       OPC_MoveParent,
/*23209*/       OPC_RecordChild3, // #2 = $opc1
/*23210*/       OPC_MoveChild, 3,
/*23212*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23215*/       OPC_MoveParent,
/*23216*/       OPC_RecordChild4, // #3 = $Rt
/*23217*/       OPC_RecordChild5, // #4 = $Rt2
/*23218*/       OPC_RecordChild6, // #5 = $CRm
/*23219*/       OPC_MoveChild, 6,
/*23221*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23224*/       OPC_MoveParent,
/*23225*/       OPC_Scope, 20, /*->23247*/ // 2 children in Scope
/*23227*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*23229*/         OPC_EmitMergeInputChains1_0,
/*23230*/         OPC_EmitConvertToTarget, 1,
/*23232*/         OPC_EmitConvertToTarget, 2,
/*23234*/         OPC_EmitConvertToTarget, 5,
/*23236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*23247*/       /*Scope*/ 28, /*->23276*/
/*23248*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*23250*/         OPC_EmitMergeInputChains1_0,
/*23251*/         OPC_EmitConvertToTarget, 1,
/*23253*/         OPC_EmitConvertToTarget, 2,
/*23255*/         OPC_EmitConvertToTarget, 5,
/*23257*/         OPC_EmitInteger, MVT::i32, 14, 
/*23260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*23276*/       0, /*End of Scope*/
/*23277*/     /*Scope*/ 83, /*->23361*/
/*23278*/       OPC_CheckChild1Integer, 88|128,1/*216*/, 
/*23281*/       OPC_RecordChild2, // #1 = $imm
/*23282*/       OPC_MoveChild, 2,
/*23284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23287*/       OPC_Scope, 23, /*->23312*/ // 3 children in Scope
/*23289*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*23291*/         OPC_MoveParent,
/*23292*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*23294*/         OPC_EmitMergeInputChains1_0,
/*23295*/         OPC_EmitConvertToTarget, 1,
/*23297*/         OPC_EmitInteger, MVT::i32, 14, 
/*23300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*23312*/       /*Scope*/ 23, /*->23336*/
/*23313*/         OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23315*/         OPC_MoveParent,
/*23316*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb()) && (Subtarget->hasV6MOps())
/*23318*/         OPC_EmitMergeInputChains1_0,
/*23319*/         OPC_EmitConvertToTarget, 1,
/*23321*/         OPC_EmitInteger, MVT::i32, 14, 
/*23324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*23336*/       /*Scope*/ 23, /*->23360*/
/*23337*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*23339*/         OPC_MoveParent,
/*23340*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23342*/         OPC_EmitMergeInputChains1_0,
/*23343*/         OPC_EmitConvertToTarget, 1,
/*23345*/         OPC_EmitInteger, MVT::i32, 14, 
/*23348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23351*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*23360*/       0, /*End of Scope*/
/*23361*/     /*Scope*/ 56, /*->23418*/
/*23362*/       OPC_CheckChild1Integer, 84|128,1/*212*/, 
/*23365*/       OPC_RecordChild2, // #1 = $opt
/*23366*/       OPC_MoveChild, 2,
/*23368*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23371*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23373*/       OPC_MoveParent,
/*23374*/       OPC_Scope, 20, /*->23396*/ // 2 children in Scope
/*23376*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23378*/         OPC_EmitMergeInputChains1_0,
/*23379*/         OPC_EmitConvertToTarget, 1,
/*23381*/         OPC_EmitInteger, MVT::i32, 14, 
/*23384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*23396*/       /*Scope*/ 20, /*->23417*/
/*23397*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23399*/         OPC_EmitMergeInputChains1_0,
/*23400*/         OPC_EmitConvertToTarget, 1,
/*23402*/         OPC_EmitInteger, MVT::i32, 14, 
/*23405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23408*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*23417*/       0, /*End of Scope*/
/*23418*/     /*Scope*/ 59, /*->23478*/
/*23419*/       OPC_CheckChild1Integer, 106|128,2/*362*/, 
/*23422*/       OPC_RecordChild2, // #1 = $imm16
/*23423*/       OPC_MoveChild, 2,
/*23425*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23428*/       OPC_Scope, 15, /*->23445*/ // 3 children in Scope
/*23430*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*23432*/         OPC_MoveParent,
/*23433*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23435*/         OPC_EmitMergeInputChains1_0,
/*23436*/         OPC_EmitConvertToTarget, 1,
/*23438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*23445*/       /*Scope*/ 15, /*->23461*/
/*23446*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*23448*/         OPC_MoveParent,
/*23449*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*23451*/         OPC_EmitMergeInputChains1_0,
/*23452*/         OPC_EmitConvertToTarget, 1,
/*23454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*23461*/       /*Scope*/ 15, /*->23477*/
/*23462*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*23464*/         OPC_MoveParent,
/*23465*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23467*/         OPC_EmitMergeInputChains1_0,
/*23468*/         OPC_EmitConvertToTarget, 1,
/*23470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*23477*/       0, /*End of Scope*/
/*23478*/     /*Scope*/ 48, /*->23527*/
/*23479*/       OPC_CheckChild1Integer, 85|128,1/*213*/, 
/*23482*/       OPC_RecordChild2, // #1 = $opt
/*23483*/       OPC_MoveChild, 2,
/*23485*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23488*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23490*/       OPC_MoveParent,
/*23491*/       OPC_Scope, 12, /*->23505*/ // 2 children in Scope
/*23493*/         OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23495*/         OPC_EmitMergeInputChains1_0,
/*23496*/         OPC_EmitConvertToTarget, 1,
/*23498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*23505*/       /*Scope*/ 20, /*->23526*/
/*23506*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23508*/         OPC_EmitMergeInputChains1_0,
/*23509*/         OPC_EmitConvertToTarget, 1,
/*23511*/         OPC_EmitInteger, MVT::i32, 14, 
/*23514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23517*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*23526*/       0, /*End of Scope*/
/*23527*/     /*Scope*/ 48, /*->23576*/
/*23528*/       OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*23531*/       OPC_RecordChild2, // #1 = $opt
/*23532*/       OPC_MoveChild, 2,
/*23534*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23537*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23539*/       OPC_MoveParent,
/*23540*/       OPC_Scope, 12, /*->23554*/ // 2 children in Scope
/*23542*/         OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23544*/         OPC_EmitMergeInputChains1_0,
/*23545*/         OPC_EmitConvertToTarget, 1,
/*23547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 214:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*23554*/       /*Scope*/ 20, /*->23575*/
/*23555*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23557*/         OPC_EmitMergeInputChains1_0,
/*23558*/         OPC_EmitConvertToTarget, 1,
/*23560*/         OPC_EmitInteger, MVT::i32, 14, 
/*23563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23566*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 214:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*23575*/       0, /*End of Scope*/
/*23576*/     /*Scope*/ 48, /*->23625*/
/*23577*/       OPC_CheckChild1Integer, 89|128,1/*217*/, 
/*23580*/       OPC_RecordChild2, // #1 = $opt
/*23581*/       OPC_MoveChild, 2,
/*23583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23586*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23588*/       OPC_MoveParent,
/*23589*/       OPC_Scope, 12, /*->23603*/ // 2 children in Scope
/*23591*/         OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23593*/         OPC_EmitMergeInputChains1_0,
/*23594*/         OPC_EmitConvertToTarget, 1,
/*23596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 217:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*23603*/       /*Scope*/ 20, /*->23624*/
/*23604*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23606*/         OPC_EmitMergeInputChains1_0,
/*23607*/         OPC_EmitConvertToTarget, 1,
/*23609*/         OPC_EmitInteger, MVT::i32, 14, 
/*23612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 217:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*23624*/       0, /*End of Scope*/
/*23625*/     /*Scope*/ 33, /*->23659*/
/*23626*/       OPC_CheckChild1Integer, 77|128,1/*205*/, 
/*23629*/       OPC_Scope, 9, /*->23640*/ // 2 children in Scope
/*23631*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23633*/         OPC_EmitMergeInputChains1_0,
/*23634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 205:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*23640*/       /*Scope*/ 17, /*->23658*/
/*23641*/         OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23643*/         OPC_EmitMergeInputChains1_0,
/*23644*/         OPC_EmitInteger, MVT::i32, 14, 
/*23647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23650*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 205:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*23658*/       0, /*End of Scope*/
/*23659*/     /*Scope*/ 22, /*->23682*/
/*23660*/       OPC_CheckChild1Integer, 98|128,2/*354*/, 
/*23663*/       OPC_RecordChild2, // #1 = $src
/*23664*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*23666*/       OPC_EmitMergeInputChains1_0,
/*23667*/       OPC_EmitInteger, MVT::i32, 14, 
/*23670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 354:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*23682*/     0, /*End of Scope*/
/*23683*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ARMISD::PRELOAD),// ->24094
/*23687*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*23688*/     OPC_Scope, 84|128,2/*340*/, /*->24031*/ // 2 children in Scope
/*23691*/       OPC_RecordChild1, // #1 = $shift
/*23692*/       OPC_CheckChild1Type, MVT::i32,
/*23694*/       OPC_Scope, 19|128,1/*147*/, /*->23844*/ // 2 children in Scope
/*23697*/         OPC_CheckChild2Integer, 1, 
/*23699*/         OPC_CheckChild2Type, MVT::i32,
/*23701*/         OPC_Scope, 33, /*->23736*/ // 2 children in Scope
/*23703*/           OPC_CheckChild3Integer, 1, 
/*23705*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23707*/           OPC_Scope, 13, /*->23722*/ // 2 children in Scope
/*23709*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23712*/             OPC_EmitMergeInputChains1_0,
/*23713*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*23722*/           /*Scope*/ 12, /*->23735*/
/*23723*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23726*/             OPC_EmitMergeInputChains1_0,
/*23727*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*23735*/           0, /*End of Scope*/
/*23736*/         /*Scope*/ 106, /*->23843*/
/*23737*/           OPC_CheckChild3Integer, 0, 
/*23739*/           OPC_Scope, 15, /*->23756*/ // 4 children in Scope
/*23741*/             OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23743*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23746*/             OPC_EmitMergeInputChains1_0,
/*23747*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*23756*/           /*Scope*/ 23, /*->23780*/
/*23757*/             OPC_CheckPatternPredicate, 29, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23759*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23762*/             OPC_EmitMergeInputChains1_0,
/*23763*/             OPC_EmitInteger, MVT::i32, 14, 
/*23766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23769*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*23780*/           /*Scope*/ 14, /*->23795*/
/*23781*/             OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23783*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23786*/             OPC_EmitMergeInputChains1_0,
/*23787*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*23795*/           /*Scope*/ 46, /*->23842*/
/*23796*/             OPC_CheckPatternPredicate, 29, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23798*/             OPC_Scope, 20, /*->23820*/ // 2 children in Scope
/*23800*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23803*/               OPC_EmitMergeInputChains1_0,
/*23804*/               OPC_EmitInteger, MVT::i32, 14, 
/*23807*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23810*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*23820*/             /*Scope*/ 20, /*->23841*/
/*23821*/               OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23824*/               OPC_EmitMergeInputChains1_0,
/*23825*/               OPC_EmitInteger, MVT::i32, 14, 
/*23828*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23831*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*23841*/             0, /*End of Scope*/
/*23842*/           0, /*End of Scope*/
/*23843*/         0, /*End of Scope*/
/*23844*/       /*Scope*/ 56|128,1/*184*/, /*->24030*/
/*23846*/         OPC_CheckChild2Integer, 0, 
/*23848*/         OPC_CheckChild2Type, MVT::i32,
/*23850*/         OPC_Scope, 106, /*->23958*/ // 2 children in Scope
/*23852*/           OPC_CheckChild3Integer, 1, 
/*23854*/           OPC_Scope, 15, /*->23871*/ // 4 children in Scope
/*23856*/             OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23858*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23861*/             OPC_EmitMergeInputChains1_0,
/*23862*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*23871*/           /*Scope*/ 23, /*->23895*/
/*23872*/             OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23874*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23877*/             OPC_EmitMergeInputChains1_0,
/*23878*/             OPC_EmitInteger, MVT::i32, 14, 
/*23881*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23884*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*23895*/           /*Scope*/ 14, /*->23910*/
/*23896*/             OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23898*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23901*/             OPC_EmitMergeInputChains1_0,
/*23902*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*23910*/           /*Scope*/ 46, /*->23957*/
/*23911*/             OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23913*/             OPC_Scope, 20, /*->23935*/ // 2 children in Scope
/*23915*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23918*/               OPC_EmitMergeInputChains1_0,
/*23919*/               OPC_EmitInteger, MVT::i32, 14, 
/*23922*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23925*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*23935*/             /*Scope*/ 20, /*->23956*/
/*23936*/               OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23939*/               OPC_EmitMergeInputChains1_0,
/*23940*/               OPC_EmitInteger, MVT::i32, 14, 
/*23943*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23946*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*23956*/             0, /*End of Scope*/
/*23957*/           0, /*End of Scope*/
/*23958*/         /*Scope*/ 70, /*->24029*/
/*23959*/           OPC_CheckChild3Integer, 0, 
/*23961*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23963*/           OPC_Scope, 21, /*->23986*/ // 3 children in Scope
/*23965*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23968*/             OPC_EmitMergeInputChains1_0,
/*23969*/             OPC_EmitInteger, MVT::i32, 14, 
/*23972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23975*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*23986*/           /*Scope*/ 20, /*->24007*/
/*23987*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23990*/             OPC_EmitMergeInputChains1_0,
/*23991*/             OPC_EmitInteger, MVT::i32, 14, 
/*23994*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23997*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*24007*/           /*Scope*/ 20, /*->24028*/
/*24008*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*24011*/             OPC_EmitMergeInputChains1_0,
/*24012*/             OPC_EmitInteger, MVT::i32, 14, 
/*24015*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24018*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*24028*/           0, /*End of Scope*/
/*24029*/         0, /*End of Scope*/
/*24030*/       0, /*End of Scope*/
/*24031*/     /*Scope*/ 61, /*->24093*/
/*24032*/       OPC_MoveChild, 1,
/*24034*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*24037*/       OPC_RecordChild0, // #1 = $addr
/*24038*/       OPC_MoveChild, 0,
/*24040*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*24043*/       OPC_MoveParent,
/*24044*/       OPC_MoveParent,
/*24045*/       OPC_CheckChild2Integer, 0, 
/*24047*/       OPC_CheckChild2Type, MVT::i32,
/*24049*/       OPC_Scope, 20, /*->24071*/ // 2 children in Scope
/*24051*/         OPC_CheckChild3Integer, 0, 
/*24053*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24055*/         OPC_EmitMergeInputChains1_0,
/*24056*/         OPC_EmitInteger, MVT::i32, 14, 
/*24059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*24071*/       /*Scope*/ 20, /*->24092*/
/*24072*/         OPC_CheckChild3Integer, 1, 
/*24074*/         OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*24076*/         OPC_EmitMergeInputChains1_0,
/*24077*/         OPC_EmitInteger, MVT::i32, 14, 
/*24080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*24092*/       0, /*End of Scope*/
/*24093*/     0, /*End of Scope*/
/*24094*/   /*SwitchOpcode*/ 23|128,11/*1431*/, TARGET_VAL(ARMISD::CMPZ),// ->25529
/*24098*/     OPC_Scope, 0|128,1/*128*/, /*->24229*/ // 12 children in Scope
/*24101*/       OPC_MoveChild, 0,
/*24103*/       OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::AND),// ->24166
/*24107*/         OPC_RecordChild0, // #0 = $Rn
/*24108*/         OPC_RecordChild1, // #1 = $shift
/*24109*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*24111*/         OPC_CheckType, MVT::i32,
/*24113*/         OPC_MoveParent,
/*24114*/         OPC_CheckChild1Integer, 0, 
/*24116*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24118*/         OPC_Scope, 22, /*->24142*/ // 2 children in Scope
/*24120*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24123*/           OPC_EmitInteger, MVT::i32, 14, 
/*24126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24129*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24142*/         /*Scope*/ 22, /*->24165*/
/*24143*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24146*/           OPC_EmitInteger, MVT::i32, 14, 
/*24149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24152*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24165*/         0, /*End of Scope*/
/*24166*/       /*SwitchOpcode*/ 59, TARGET_VAL(ISD::XOR),// ->24228
/*24169*/         OPC_RecordChild0, // #0 = $Rn
/*24170*/         OPC_RecordChild1, // #1 = $shift
/*24171*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*24173*/         OPC_CheckType, MVT::i32,
/*24175*/         OPC_MoveParent,
/*24176*/         OPC_CheckChild1Integer, 0, 
/*24178*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24180*/         OPC_Scope, 22, /*->24204*/ // 2 children in Scope
/*24182*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24185*/           OPC_EmitInteger, MVT::i32, 14, 
/*24188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24191*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24204*/         /*Scope*/ 22, /*->24227*/
/*24205*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24208*/           OPC_EmitInteger, MVT::i32, 14, 
/*24211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24214*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24227*/         0, /*End of Scope*/
/*24228*/       0, // EndSwitchOpcode
/*24229*/     /*Scope*/ 36, /*->24266*/
/*24230*/       OPC_RecordChild0, // #0 = $Rn
/*24231*/       OPC_CheckChild0Type, MVT::i32,
/*24233*/       OPC_MoveChild, 1,
/*24235*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24238*/       OPC_CheckChild0Integer, 0, 
/*24240*/       OPC_RecordChild1, // #1 = $shift
/*24241*/       OPC_MoveParent,
/*24242*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24244*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24247*/       OPC_EmitInteger, MVT::i32, 14, 
/*24250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24266*/     /*Scope*/ 2|128,2/*258*/, /*->24526*/
/*24268*/       OPC_MoveChild, 0,
/*24270*/       OPC_SwitchOpcode /*3 cases */, 31, TARGET_VAL(ISD::SUB),// ->24305
/*24274*/         OPC_CheckChild0Integer, 0, 
/*24276*/         OPC_RecordChild1, // #0 = $shift
/*24277*/         OPC_CheckType, MVT::i32,
/*24279*/         OPC_MoveParent,
/*24280*/         OPC_RecordChild1, // #1 = $Rn
/*24281*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24283*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24286*/         OPC_EmitInteger, MVT::i32, 14, 
/*24289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24305*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::AND),// ->24415
/*24308*/         OPC_RecordChild0, // #0 = $Rn
/*24309*/         OPC_RecordChild1, // #1 = $shift
/*24310*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*24312*/         OPC_CheckType, MVT::i32,
/*24314*/         OPC_MoveParent,
/*24315*/         OPC_CheckChild1Integer, 0, 
/*24317*/         OPC_Scope, 23, /*->24342*/ // 4 children in Scope
/*24319*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24321*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24324*/           OPC_EmitInteger, MVT::i32, 14, 
/*24327*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24330*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24342*/         /*Scope*/ 23, /*->24366*/
/*24343*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24345*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24348*/           OPC_EmitInteger, MVT::i32, 14, 
/*24351*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24354*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24366*/         /*Scope*/ 23, /*->24390*/
/*24367*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24369*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24372*/           OPC_EmitInteger, MVT::i32, 14, 
/*24375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24378*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24390*/         /*Scope*/ 23, /*->24414*/
/*24391*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24393*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24396*/           OPC_EmitInteger, MVT::i32, 14, 
/*24399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24402*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24414*/         0, /*End of Scope*/
/*24415*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::XOR),// ->24525
/*24418*/         OPC_RecordChild0, // #0 = $Rn
/*24419*/         OPC_RecordChild1, // #1 = $shift
/*24420*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*24422*/         OPC_CheckType, MVT::i32,
/*24424*/         OPC_MoveParent,
/*24425*/         OPC_CheckChild1Integer, 0, 
/*24427*/         OPC_Scope, 23, /*->24452*/ // 4 children in Scope
/*24429*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24431*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24434*/           OPC_EmitInteger, MVT::i32, 14, 
/*24437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24440*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24452*/         /*Scope*/ 23, /*->24476*/
/*24453*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24455*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24458*/           OPC_EmitInteger, MVT::i32, 14, 
/*24461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24464*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24476*/         /*Scope*/ 23, /*->24500*/
/*24477*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24479*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24482*/           OPC_EmitInteger, MVT::i32, 14, 
/*24485*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24488*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24500*/         /*Scope*/ 23, /*->24524*/
/*24501*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24503*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24506*/           OPC_EmitInteger, MVT::i32, 14, 
/*24509*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24512*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24524*/         0, /*End of Scope*/
/*24525*/       0, // EndSwitchOpcode
/*24526*/     /*Scope*/ 62, /*->24589*/
/*24527*/       OPC_RecordChild0, // #0 = $Rn
/*24528*/       OPC_CheckChild0Type, MVT::i32,
/*24530*/       OPC_MoveChild, 1,
/*24532*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24535*/       OPC_CheckChild0Integer, 0, 
/*24537*/       OPC_RecordChild1, // #1 = $shift
/*24538*/       OPC_MoveParent,
/*24539*/       OPC_Scope, 23, /*->24564*/ // 2 children in Scope
/*24541*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24543*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24546*/         OPC_EmitInteger, MVT::i32, 14, 
/*24549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24564*/       /*Scope*/ 23, /*->24588*/
/*24565*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24567*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24570*/         OPC_EmitInteger, MVT::i32, 14, 
/*24573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24576*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24588*/       0, /*End of Scope*/
/*24589*/     /*Scope*/ 88|128,1/*216*/, /*->24807*/
/*24591*/       OPC_MoveChild, 0,
/*24593*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::SUB),// ->24654
/*24597*/         OPC_CheckChild0Integer, 0, 
/*24599*/         OPC_RecordChild1, // #0 = $shift
/*24600*/         OPC_CheckType, MVT::i32,
/*24602*/         OPC_MoveParent,
/*24603*/         OPC_RecordChild1, // #1 = $Rn
/*24604*/         OPC_Scope, 23, /*->24629*/ // 2 children in Scope
/*24606*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24608*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24611*/           OPC_EmitInteger, MVT::i32, 14, 
/*24614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24617*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24629*/         /*Scope*/ 23, /*->24653*/
/*24630*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24632*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24635*/           OPC_EmitInteger, MVT::i32, 14, 
/*24638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24641*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24653*/         0, /*End of Scope*/
/*24654*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::AND),// ->24730
/*24657*/         OPC_RecordChild0, // #0 = $Rn
/*24658*/         OPC_RecordChild1, // #1 = $imm
/*24659*/         OPC_MoveChild, 1,
/*24661*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24664*/         OPC_Scope, 31, /*->24697*/ // 2 children in Scope
/*24666*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24668*/           OPC_MoveParent,
/*24669*/           OPC_CheckPredicate, 60, // Predicate_and_su
/*24671*/           OPC_CheckType, MVT::i32,
/*24673*/           OPC_MoveParent,
/*24674*/           OPC_CheckChild1Integer, 0, 
/*24676*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24678*/           OPC_EmitConvertToTarget, 1,
/*24680*/           OPC_EmitInteger, MVT::i32, 14, 
/*24683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24686*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24697*/         /*Scope*/ 31, /*->24729*/
/*24698*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24700*/           OPC_MoveParent,
/*24701*/           OPC_CheckPredicate, 60, // Predicate_and_su
/*24703*/           OPC_CheckType, MVT::i32,
/*24705*/           OPC_MoveParent,
/*24706*/           OPC_CheckChild1Integer, 0, 
/*24708*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24710*/           OPC_EmitConvertToTarget, 1,
/*24712*/           OPC_EmitInteger, MVT::i32, 14, 
/*24715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24729*/         0, /*End of Scope*/
/*24730*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::XOR),// ->24806
/*24733*/         OPC_RecordChild0, // #0 = $Rn
/*24734*/         OPC_RecordChild1, // #1 = $imm
/*24735*/         OPC_MoveChild, 1,
/*24737*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24740*/         OPC_Scope, 31, /*->24773*/ // 2 children in Scope
/*24742*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24744*/           OPC_MoveParent,
/*24745*/           OPC_CheckPredicate, 61, // Predicate_xor_su
/*24747*/           OPC_CheckType, MVT::i32,
/*24749*/           OPC_MoveParent,
/*24750*/           OPC_CheckChild1Integer, 0, 
/*24752*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24754*/           OPC_EmitConvertToTarget, 1,
/*24756*/           OPC_EmitInteger, MVT::i32, 14, 
/*24759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24773*/         /*Scope*/ 31, /*->24805*/
/*24774*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24776*/           OPC_MoveParent,
/*24777*/           OPC_CheckPredicate, 61, // Predicate_xor_su
/*24779*/           OPC_CheckType, MVT::i32,
/*24781*/           OPC_MoveParent,
/*24782*/           OPC_CheckChild1Integer, 0, 
/*24784*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24786*/           OPC_EmitConvertToTarget, 1,
/*24788*/           OPC_EmitInteger, MVT::i32, 14, 
/*24791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24794*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24805*/         0, /*End of Scope*/
/*24806*/       0, // EndSwitchOpcode
/*24807*/     /*Scope*/ 76, /*->24884*/
/*24808*/       OPC_RecordChild0, // #0 = $src
/*24809*/       OPC_CheckChild0Type, MVT::i32,
/*24811*/       OPC_RecordChild1, // #1 = $rhs
/*24812*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24814*/       OPC_Scope, 22, /*->24838*/ // 3 children in Scope
/*24816*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24819*/         OPC_EmitInteger, MVT::i32, 14, 
/*24822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24838*/       /*Scope*/ 22, /*->24861*/
/*24839*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24842*/         OPC_EmitInteger, MVT::i32, 14, 
/*24845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24861*/       /*Scope*/ 21, /*->24883*/
/*24862*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*24865*/         OPC_EmitInteger, MVT::i32, 14, 
/*24868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24883*/       0, /*End of Scope*/
/*24884*/     /*Scope*/ 89, /*->24974*/
/*24885*/       OPC_MoveChild, 0,
/*24887*/       OPC_SwitchOpcode /*2 cases */, 51, TARGET_VAL(ISD::AND),// ->24942
/*24891*/         OPC_RecordChild0, // #0 = $Rn
/*24892*/         OPC_RecordChild1, // #1 = $Rm
/*24893*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*24895*/         OPC_CheckType, MVT::i32,
/*24897*/         OPC_MoveParent,
/*24898*/         OPC_CheckChild1Integer, 0, 
/*24900*/         OPC_Scope, 19, /*->24921*/ // 2 children in Scope
/*24902*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24904*/           OPC_EmitInteger, MVT::i32, 14, 
/*24907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24910*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24921*/         /*Scope*/ 19, /*->24941*/
/*24922*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24924*/           OPC_EmitInteger, MVT::i32, 14, 
/*24927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24930*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24941*/         0, /*End of Scope*/
/*24942*/       /*SwitchOpcode*/ 28, TARGET_VAL(ISD::XOR),// ->24973
/*24945*/         OPC_RecordChild0, // #0 = $Rn
/*24946*/         OPC_RecordChild1, // #1 = $Rm
/*24947*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*24949*/         OPC_CheckType, MVT::i32,
/*24951*/         OPC_MoveParent,
/*24952*/         OPC_CheckChild1Integer, 0, 
/*24954*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24956*/         OPC_EmitInteger, MVT::i32, 14, 
/*24959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24973*/       0, // EndSwitchOpcode
/*24974*/     /*Scope*/ 27, /*->25002*/
/*24975*/       OPC_RecordChild0, // #0 = $lhs
/*24976*/       OPC_CheckChild0Type, MVT::i32,
/*24978*/       OPC_RecordChild1, // #1 = $rhs
/*24979*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24981*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*24984*/       OPC_EmitInteger, MVT::i32, 14, 
/*24987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25002*/     /*Scope*/ 96, /*->25099*/
/*25003*/       OPC_MoveChild, 0,
/*25005*/       OPC_SwitchOpcode /*2 cases */, 43, TARGET_VAL(ISD::AND),// ->25052
/*25009*/         OPC_RecordChild0, // #0 = $Rn
/*25010*/         OPC_RecordChild1, // #1 = $Rm
/*25011*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*25013*/         OPC_CheckType, MVT::i32,
/*25015*/         OPC_MoveParent,
/*25016*/         OPC_CheckChild1Integer, 0, 
/*25018*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25020*/         OPC_EmitInteger, MVT::i32, 14, 
/*25023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25026*/         OPC_Scope, 11, /*->25039*/ // 2 children in Scope
/*25028*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25039*/         /*Scope*/ 11, /*->25051*/
/*25040*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25051*/         0, /*End of Scope*/
/*25052*/       /*SwitchOpcode*/ 43, TARGET_VAL(ISD::XOR),// ->25098
/*25055*/         OPC_RecordChild0, // #0 = $Rn
/*25056*/         OPC_RecordChild1, // #1 = $Rm
/*25057*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*25059*/         OPC_CheckType, MVT::i32,
/*25061*/         OPC_MoveParent,
/*25062*/         OPC_CheckChild1Integer, 0, 
/*25064*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25066*/         OPC_EmitInteger, MVT::i32, 14, 
/*25069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25072*/         OPC_Scope, 11, /*->25085*/ // 2 children in Scope
/*25074*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25085*/         /*Scope*/ 11, /*->25097*/
/*25086*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25097*/         0, /*End of Scope*/
/*25098*/       0, // EndSwitchOpcode
/*25099*/     /*Scope*/ 1|128,1/*129*/, /*->25230*/
/*25101*/       OPC_RecordChild0, // #0 = $rhs
/*25102*/       OPC_CheckChild0Type, MVT::i32,
/*25104*/       OPC_Scope, 51, /*->25157*/ // 2 children in Scope
/*25106*/         OPC_RecordChild1, // #1 = $src
/*25107*/         OPC_Scope, 23, /*->25132*/ // 2 children in Scope
/*25109*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25111*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*25114*/           OPC_EmitInteger, MVT::i32, 14, 
/*25117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25132*/         /*Scope*/ 23, /*->25156*/
/*25133*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25135*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25138*/           OPC_EmitInteger, MVT::i32, 14, 
/*25141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25156*/         0, /*End of Scope*/
/*25157*/       /*Scope*/ 71, /*->25229*/
/*25158*/         OPC_MoveChild, 1,
/*25160*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25163*/         OPC_CheckChild0Integer, 0, 
/*25165*/         OPC_RecordChild1, // #1 = $Rm
/*25166*/         OPC_MoveParent,
/*25167*/         OPC_Scope, 19, /*->25188*/ // 3 children in Scope
/*25169*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25171*/           OPC_EmitInteger, MVT::i32, 14, 
/*25174*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25177*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25188*/         /*Scope*/ 19, /*->25208*/
/*25189*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25191*/           OPC_EmitInteger, MVT::i32, 14, 
/*25194*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25197*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25208*/         /*Scope*/ 19, /*->25228*/
/*25209*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25211*/           OPC_EmitInteger, MVT::i32, 14, 
/*25214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25217*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25228*/         0, /*End of Scope*/
/*25229*/       0, /*End of Scope*/
/*25230*/     /*Scope*/ 74, /*->25305*/
/*25231*/       OPC_MoveChild, 0,
/*25233*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25236*/       OPC_CheckChild0Integer, 0, 
/*25238*/       OPC_RecordChild1, // #0 = $Rm
/*25239*/       OPC_CheckType, MVT::i32,
/*25241*/       OPC_MoveParent,
/*25242*/       OPC_RecordChild1, // #1 = $Rn
/*25243*/       OPC_Scope, 19, /*->25264*/ // 3 children in Scope
/*25245*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25247*/         OPC_EmitInteger, MVT::i32, 14, 
/*25250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25264*/       /*Scope*/ 19, /*->25284*/
/*25265*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25267*/         OPC_EmitInteger, MVT::i32, 14, 
/*25270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25284*/       /*Scope*/ 19, /*->25304*/
/*25285*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25287*/         OPC_EmitInteger, MVT::i32, 14, 
/*25290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25304*/       0, /*End of Scope*/
/*25305*/     /*Scope*/ 93|128,1/*221*/, /*->25528*/
/*25307*/       OPC_RecordChild0, // #0 = $src
/*25308*/       OPC_CheckChild0Type, MVT::i32,
/*25310*/       OPC_RecordChild1, // #1 = $imm
/*25311*/       OPC_Scope, 10|128,1/*138*/, /*->25452*/ // 4 children in Scope
/*25314*/         OPC_MoveChild, 1,
/*25316*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25319*/         OPC_Scope, 24, /*->25345*/ // 5 children in Scope
/*25321*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25323*/           OPC_MoveParent,
/*25324*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25326*/           OPC_EmitConvertToTarget, 1,
/*25328*/           OPC_EmitInteger, MVT::i32, 14, 
/*25331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25334*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*25345*/         /*Scope*/ 27, /*->25373*/
/*25346*/           OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*25348*/           OPC_MoveParent,
/*25349*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25351*/           OPC_EmitConvertToTarget, 1,
/*25353*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*25356*/           OPC_EmitInteger, MVT::i32, 14, 
/*25359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25362*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*25373*/         /*Scope*/ 24, /*->25398*/
/*25374*/           OPC_CheckPredicate, 59, // Predicate_imm0_255
/*25376*/           OPC_MoveParent,
/*25377*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25379*/           OPC_EmitConvertToTarget, 1,
/*25381*/           OPC_EmitInteger, MVT::i32, 14, 
/*25384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25387*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*25398*/         /*Scope*/ 24, /*->25423*/
/*25399*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25401*/           OPC_MoveParent,
/*25402*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25404*/           OPC_EmitConvertToTarget, 1,
/*25406*/           OPC_EmitInteger, MVT::i32, 14, 
/*25409*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25412*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*25423*/         /*Scope*/ 27, /*->25451*/
/*25424*/           OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*25426*/           OPC_MoveParent,
/*25427*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25429*/           OPC_EmitConvertToTarget, 1,
/*25431*/           OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*25434*/           OPC_EmitInteger, MVT::i32, 14, 
/*25437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25440*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*25451*/         0, /*End of Scope*/
/*25452*/       /*Scope*/ 19, /*->25472*/
/*25453*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25455*/         OPC_EmitInteger, MVT::i32, 14, 
/*25458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*25472*/       /*Scope*/ 19, /*->25492*/
/*25473*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25475*/         OPC_EmitInteger, MVT::i32, 14, 
/*25478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25492*/       /*Scope*/ 34, /*->25527*/
/*25493*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25495*/         OPC_EmitInteger, MVT::i32, 14, 
/*25498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25501*/         OPC_Scope, 11, /*->25514*/ // 2 children in Scope
/*25503*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25514*/         /*Scope*/ 11, /*->25526*/
/*25515*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25526*/         0, /*End of Scope*/
/*25527*/       0, /*End of Scope*/
/*25528*/     0, /*End of Scope*/
/*25529*/   /*SwitchOpcode*/ 10|128,5/*650*/, TARGET_VAL(ARMISD::CMOV),// ->26183
/*25533*/     OPC_CaptureGlueInput,
/*25534*/     OPC_RecordChild0, // #0 = $false
/*25535*/     OPC_Scope, 47, /*->25584*/ // 3 children in Scope
/*25537*/       OPC_RecordChild1, // #1 = $shift
/*25538*/       OPC_RecordChild2, // #2 = $p
/*25539*/       OPC_CheckType, MVT::i32,
/*25541*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25543*/       OPC_Scope, 19, /*->25564*/ // 2 children in Scope
/*25545*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*25548*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #6 #7
/*25551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*25564*/       /*Scope*/ 18, /*->25583*/
/*25565*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*25568*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #5 #6
/*25571*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*25583*/       0, /*End of Scope*/
/*25584*/     /*Scope*/ 34|128,1/*162*/, /*->25748*/
/*25586*/       OPC_MoveChild, 1,
/*25588*/       OPC_SwitchOpcode /*4 cases */, 35, TARGET_VAL(ISD::SHL),// ->25627
/*25592*/         OPC_RecordChild0, // #1 = $Rm
/*25593*/         OPC_RecordChild1, // #2 = $imm
/*25594*/         OPC_MoveChild, 1,
/*25596*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25599*/         OPC_CheckPredicate, 62, // Predicate_imm0_31
/*25601*/         OPC_CheckType, MVT::i32,
/*25603*/         OPC_MoveParent,
/*25604*/         OPC_MoveParent,
/*25605*/         OPC_RecordChild2, // #3 = $p
/*25606*/         OPC_CheckType, MVT::i32,
/*25608*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25610*/         OPC_CheckComplexPat, /*CP*/28, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25613*/         OPC_EmitConvertToTarget, 2,
/*25615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25627*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->25668
/*25630*/         OPC_RecordChild0, // #1 = $Rm
/*25631*/         OPC_RecordChild1, // #2 = $imm
/*25632*/         OPC_MoveChild, 1,
/*25634*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25637*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*25639*/         OPC_CheckType, MVT::i32,
/*25641*/         OPC_MoveParent,
/*25642*/         OPC_MoveParent,
/*25643*/         OPC_RecordChild2, // #3 = $p
/*25644*/         OPC_CheckType, MVT::i32,
/*25646*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25648*/         OPC_CheckComplexPat, /*CP*/28, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25651*/         OPC_EmitConvertToTarget, 2,
/*25653*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25668*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRA),// ->25709
/*25671*/         OPC_RecordChild0, // #1 = $Rm
/*25672*/         OPC_RecordChild1, // #2 = $imm
/*25673*/         OPC_MoveChild, 1,
/*25675*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25678*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*25680*/         OPC_CheckType, MVT::i32,
/*25682*/         OPC_MoveParent,
/*25683*/         OPC_MoveParent,
/*25684*/         OPC_RecordChild2, // #3 = $p
/*25685*/         OPC_CheckType, MVT::i32,
/*25687*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25689*/         OPC_CheckComplexPat, /*CP*/28, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25692*/         OPC_EmitConvertToTarget, 2,
/*25694*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25709*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::ROTR),// ->25747
/*25712*/         OPC_RecordChild0, // #1 = $Rm
/*25713*/         OPC_RecordChild1, // #2 = $imm
/*25714*/         OPC_MoveChild, 1,
/*25716*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25719*/         OPC_CheckPredicate, 62, // Predicate_imm0_31
/*25721*/         OPC_CheckType, MVT::i32,
/*25723*/         OPC_MoveParent,
/*25724*/         OPC_MoveParent,
/*25725*/         OPC_RecordChild2, // #3 = $p
/*25726*/         OPC_CheckType, MVT::i32,
/*25728*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25730*/         OPC_CheckComplexPat, /*CP*/28, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25733*/         OPC_EmitConvertToTarget, 2,
/*25735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25747*/       0, // EndSwitchOpcode
/*25748*/     /*Scope*/ 48|128,3/*432*/, /*->26182*/
/*25750*/       OPC_RecordChild1, // #1 = $imm
/*25751*/       OPC_Scope, 80|128,1/*208*/, /*->25962*/ // 7 children in Scope
/*25754*/         OPC_MoveChild, 1,
/*25756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25759*/         OPC_Scope, 24, /*->25785*/ // 7 children in Scope
/*25761*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*25763*/           OPC_MoveParent,
/*25764*/           OPC_RecordChild2, // #2 = $p
/*25765*/           OPC_CheckType, MVT::i32,
/*25767*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*25769*/           OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25772*/           OPC_EmitConvertToTarget, 1,
/*25774*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25785*/         /*Scope*/ 24, /*->25810*/
/*25786*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25788*/           OPC_MoveParent,
/*25789*/           OPC_RecordChild2, // #2 = $p
/*25790*/           OPC_CheckType, MVT::i32,
/*25792*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25794*/           OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25797*/           OPC_EmitConvertToTarget, 1,
/*25799*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25810*/         /*Scope*/ 27, /*->25838*/
/*25811*/           OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*25813*/           OPC_MoveParent,
/*25814*/           OPC_RecordChild2, // #2 = $p
/*25815*/           OPC_CheckType, MVT::i32,
/*25817*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25819*/           OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25822*/           OPC_EmitConvertToTarget, 1,
/*25824*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*25827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25838*/         /*Scope*/ 24, /*->25863*/
/*25839*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25841*/           OPC_MoveParent,
/*25842*/           OPC_RecordChild2, // #2 = $p
/*25843*/           OPC_CheckType, MVT::i32,
/*25845*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25847*/           OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25850*/           OPC_EmitConvertToTarget, 1,
/*25852*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25863*/         /*Scope*/ 24, /*->25888*/
/*25864*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*25866*/           OPC_MoveParent,
/*25867*/           OPC_RecordChild2, // #2 = $p
/*25868*/           OPC_CheckType, MVT::i32,
/*25870*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25872*/           OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25875*/           OPC_EmitConvertToTarget, 1,
/*25877*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25888*/         /*Scope*/ 27, /*->25916*/
/*25889*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*25891*/           OPC_MoveParent,
/*25892*/           OPC_RecordChild2, // #2 = $p
/*25893*/           OPC_CheckType, MVT::i32,
/*25895*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25897*/           OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25900*/           OPC_EmitConvertToTarget, 1,
/*25902*/           OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*25905*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25916*/         /*Scope*/ 44, /*->25961*/
/*25917*/           OPC_MoveParent,
/*25918*/           OPC_RecordChild2, // #2 = $p
/*25919*/           OPC_CheckType, MVT::i32,
/*25921*/           OPC_Scope, 18, /*->25941*/ // 2 children in Scope
/*25923*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*25925*/             OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25928*/             OPC_EmitConvertToTarget, 1,
/*25930*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25941*/           /*Scope*/ 18, /*->25960*/
/*25942*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25944*/             OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25947*/             OPC_EmitConvertToTarget, 1,
/*25949*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25960*/           0, /*End of Scope*/
/*25961*/         0, /*End of Scope*/
/*25962*/       /*Scope*/ 54, /*->26017*/
/*25963*/         OPC_RecordChild2, // #2 = $p
/*25964*/         OPC_CheckType, MVT::i32,
/*25966*/         OPC_Scope, 16, /*->25984*/ // 3 children in Scope
/*25968*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25970*/           OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25973*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*25984*/         /*Scope*/ 16, /*->26001*/
/*25985*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25987*/           OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25990*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*26001*/         /*Scope*/ 14, /*->26016*/
/*26002*/           OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26005*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*26016*/         0, /*End of Scope*/
/*26017*/       /*Scope*/ 30, /*->26048*/
/*26018*/         OPC_CheckChild2Integer, 12, 
/*26020*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26034
/*26023*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*26025*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26034*/         /*SwitchType*/ 11, MVT::f64,// ->26047
/*26036*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26038*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26047*/         0, // EndSwitchType
/*26048*/       /*Scope*/ 30, /*->26079*/
/*26049*/         OPC_CheckChild2Integer, 10, 
/*26051*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26065
/*26054*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*26056*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26065*/         /*SwitchType*/ 11, MVT::f64,// ->26078
/*26067*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26069*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26078*/         0, // EndSwitchType
/*26079*/       /*Scope*/ 30, /*->26110*/
/*26080*/         OPC_CheckChild2Integer, 0, 
/*26082*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26096
/*26085*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*26087*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26096*/         /*SwitchType*/ 11, MVT::f64,// ->26109
/*26098*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26100*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26109*/         0, // EndSwitchType
/*26110*/       /*Scope*/ 30, /*->26141*/
/*26111*/         OPC_CheckChild2Integer, 6, 
/*26113*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26127
/*26116*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*26118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26127*/         /*SwitchType*/ 11, MVT::f64,// ->26140
/*26129*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26131*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26140*/         0, // EndSwitchType
/*26141*/       /*Scope*/ 39, /*->26181*/
/*26142*/         OPC_RecordChild2, // #2 = $p
/*26143*/         OPC_SwitchType /*2 cases */, 16, MVT::f64,// ->26162
/*26146*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*26148*/           OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*26162*/         /*SwitchType*/ 16, MVT::f32,// ->26180
/*26164*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*26166*/           OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*26180*/         0, // EndSwitchType
/*26181*/       0, /*End of Scope*/
/*26182*/     0, /*End of Scope*/
/*26183*/   /*SwitchOpcode*/ 87|128,53/*6871*/, TARGET_VAL(ISD::LOAD),// ->33058
/*26187*/     OPC_RecordMemRef,
/*26188*/     OPC_RecordNode, // #0 = 'ld' chained node
/*26189*/     OPC_Scope, 74|128,1/*202*/, /*->26394*/ // 5 children in Scope
/*26192*/       OPC_RecordChild1, // #1 = $addr
/*26193*/       OPC_CheckChild1Type, MVT::i32,
/*26195*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26197*/       OPC_CheckType, MVT::i32,
/*26199*/       OPC_Scope, 25, /*->26226*/ // 3 children in Scope
/*26201*/         OPC_CheckPredicate, 63, // Predicate_load
/*26203*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26205*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26208*/         OPC_EmitMergeInputChains1_0,
/*26209*/         OPC_EmitInteger, MVT::i32, 14, 
/*26212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*26226*/       /*Scope*/ 56, /*->26283*/
/*26227*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26229*/         OPC_Scope, 25, /*->26256*/ // 2 children in Scope
/*26231*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26233*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26235*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26238*/           OPC_EmitMergeInputChains1_0,
/*26239*/           OPC_EmitInteger, MVT::i32, 14, 
/*26242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26256*/         /*Scope*/ 25, /*->26282*/
/*26257*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26259*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26261*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26264*/           OPC_EmitMergeInputChains1_0,
/*26265*/           OPC_EmitInteger, MVT::i32, 14, 
/*26268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26271*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26282*/         0, /*End of Scope*/
/*26283*/       /*Scope*/ 109, /*->26393*/
/*26284*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26286*/         OPC_Scope, 25, /*->26313*/ // 3 children in Scope
/*26288*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26290*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26292*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26295*/           OPC_EmitMergeInputChains1_0,
/*26296*/           OPC_EmitInteger, MVT::i32, 14, 
/*26299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26302*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26313*/         /*Scope*/ 52, /*->26366*/
/*26314*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26316*/           OPC_Scope, 23, /*->26341*/ // 2 children in Scope
/*26318*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26320*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26323*/             OPC_EmitMergeInputChains1_0,
/*26324*/             OPC_EmitInteger, MVT::i32, 14, 
/*26327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26330*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26341*/           /*Scope*/ 23, /*->26365*/
/*26342*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26344*/             OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26347*/             OPC_EmitMergeInputChains1_0,
/*26348*/             OPC_EmitInteger, MVT::i32, 14, 
/*26351*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26354*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26365*/           0, /*End of Scope*/
/*26366*/         /*Scope*/ 25, /*->26392*/
/*26367*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26369*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26371*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26374*/           OPC_EmitMergeInputChains1_0,
/*26375*/           OPC_EmitInteger, MVT::i32, 14, 
/*26378*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26381*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26392*/         0, /*End of Scope*/
/*26393*/       0, /*End of Scope*/
/*26394*/     /*Scope*/ 45, /*->26440*/
/*26395*/       OPC_MoveChild, 1,
/*26397*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*26400*/       OPC_RecordChild0, // #1 = $addr
/*26401*/       OPC_MoveChild, 0,
/*26403*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*26406*/       OPC_MoveParent,
/*26407*/       OPC_MoveParent,
/*26408*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26410*/       OPC_CheckPredicate, 63, // Predicate_load
/*26412*/       OPC_CheckType, MVT::i32,
/*26414*/       OPC_Scope, 11, /*->26427*/ // 2 children in Scope
/*26416*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*26418*/         OPC_EmitMergeInputChains1_0,
/*26419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26427*/       /*Scope*/ 11, /*->26439*/
/*26428*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*26430*/         OPC_EmitMergeInputChains1_0,
/*26431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26439*/       0, /*End of Scope*/
/*26440*/     /*Scope*/ 115|128,16/*2163*/, /*->28605*/
/*26442*/       OPC_RecordChild1, // #1 = $shift
/*26443*/       OPC_CheckChild1Type, MVT::i32,
/*26445*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26447*/       OPC_CheckType, MVT::i32,
/*26449*/       OPC_Scope, 26, /*->26477*/ // 24 children in Scope
/*26451*/         OPC_CheckPredicate, 63, // Predicate_load
/*26453*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26455*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26458*/         OPC_EmitMergeInputChains1_0,
/*26459*/         OPC_EmitInteger, MVT::i32, 14, 
/*26462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*26477*/       /*Scope*/ 58, /*->26536*/
/*26478*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26480*/         OPC_Scope, 26, /*->26508*/ // 2 children in Scope
/*26482*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26484*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26486*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26489*/           OPC_EmitMergeInputChains1_0,
/*26490*/           OPC_EmitInteger, MVT::i32, 14, 
/*26493*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26496*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*26508*/         /*Scope*/ 26, /*->26535*/
/*26509*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26511*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26513*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26516*/           OPC_EmitMergeInputChains1_0,
/*26517*/           OPC_EmitInteger, MVT::i32, 14, 
/*26520*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26523*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26535*/         0, /*End of Scope*/
/*26536*/       /*Scope*/ 58, /*->26595*/
/*26537*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26539*/         OPC_Scope, 26, /*->26567*/ // 2 children in Scope
/*26541*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26543*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26545*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26548*/           OPC_EmitMergeInputChains1_0,
/*26549*/           OPC_EmitInteger, MVT::i32, 14, 
/*26552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26555*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*26567*/         /*Scope*/ 26, /*->26594*/
/*26568*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26570*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26572*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26575*/           OPC_EmitMergeInputChains1_0,
/*26576*/           OPC_EmitInteger, MVT::i32, 14, 
/*26579*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26582*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*26594*/         0, /*End of Scope*/
/*26595*/       /*Scope*/ 28, /*->26624*/
/*26596*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26598*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26600*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26602*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26605*/         OPC_EmitMergeInputChains1_0,
/*26606*/         OPC_EmitInteger, MVT::i32, 14, 
/*26609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26624*/       /*Scope*/ 85, /*->26710*/
/*26625*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26627*/         OPC_Scope, 26, /*->26655*/ // 3 children in Scope
/*26629*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26631*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26633*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26636*/           OPC_EmitMergeInputChains1_0,
/*26637*/           OPC_EmitInteger, MVT::i32, 14, 
/*26640*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26643*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26655*/         /*Scope*/ 26, /*->26682*/
/*26656*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*26658*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26660*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26663*/           OPC_EmitMergeInputChains1_0,
/*26664*/           OPC_EmitInteger, MVT::i32, 14, 
/*26667*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26670*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26682*/         /*Scope*/ 26, /*->26709*/
/*26683*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*26685*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26687*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26690*/           OPC_EmitMergeInputChains1_0,
/*26691*/           OPC_EmitInteger, MVT::i32, 14, 
/*26694*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26697*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26709*/         0, /*End of Scope*/
/*26710*/       /*Scope*/ 26, /*->26737*/
/*26711*/         OPC_CheckPredicate, 63, // Predicate_load
/*26713*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26715*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26718*/         OPC_EmitMergeInputChains1_0,
/*26719*/         OPC_EmitInteger, MVT::i32, 14, 
/*26722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*26737*/       /*Scope*/ 58, /*->26796*/
/*26738*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26740*/         OPC_Scope, 26, /*->26768*/ // 2 children in Scope
/*26742*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26744*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26746*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26749*/           OPC_EmitMergeInputChains1_0,
/*26750*/           OPC_EmitInteger, MVT::i32, 14, 
/*26753*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26756*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26768*/         /*Scope*/ 26, /*->26795*/
/*26769*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26771*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26773*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26776*/           OPC_EmitMergeInputChains1_0,
/*26777*/           OPC_EmitInteger, MVT::i32, 14, 
/*26780*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26783*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26795*/         0, /*End of Scope*/
/*26796*/       /*Scope*/ 58, /*->26855*/
/*26797*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26799*/         OPC_Scope, 26, /*->26827*/ // 2 children in Scope
/*26801*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26803*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26805*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26808*/           OPC_EmitMergeInputChains1_0,
/*26809*/           OPC_EmitInteger, MVT::i32, 14, 
/*26812*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26815*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26827*/         /*Scope*/ 26, /*->26854*/
/*26828*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26830*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26832*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26835*/           OPC_EmitMergeInputChains1_0,
/*26836*/           OPC_EmitInteger, MVT::i32, 14, 
/*26839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26842*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26854*/         0, /*End of Scope*/
/*26855*/       /*Scope*/ 28, /*->26884*/
/*26856*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26858*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26860*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26862*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26865*/         OPC_EmitMergeInputChains1_0,
/*26866*/         OPC_EmitInteger, MVT::i32, 14, 
/*26869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26884*/       /*Scope*/ 85, /*->26970*/
/*26885*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26887*/         OPC_Scope, 26, /*->26915*/ // 3 children in Scope
/*26889*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26891*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26893*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26896*/           OPC_EmitMergeInputChains1_0,
/*26897*/           OPC_EmitInteger, MVT::i32, 14, 
/*26900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26915*/         /*Scope*/ 26, /*->26942*/
/*26916*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*26918*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26920*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26923*/           OPC_EmitMergeInputChains1_0,
/*26924*/           OPC_EmitInteger, MVT::i32, 14, 
/*26927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26930*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26942*/         /*Scope*/ 26, /*->26969*/
/*26943*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*26945*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26947*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26950*/           OPC_EmitMergeInputChains1_0,
/*26951*/           OPC_EmitInteger, MVT::i32, 14, 
/*26954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26957*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26969*/         0, /*End of Scope*/
/*26970*/       /*Scope*/ 25, /*->26996*/
/*26971*/         OPC_CheckPredicate, 63, // Predicate_load
/*26973*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26975*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26978*/         OPC_EmitMergeInputChains1_0,
/*26979*/         OPC_EmitInteger, MVT::i32, 14, 
/*26982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*26996*/       /*Scope*/ 56, /*->27053*/
/*26997*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26999*/         OPC_Scope, 25, /*->27026*/ // 2 children in Scope
/*27001*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27003*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27005*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27008*/           OPC_EmitMergeInputChains1_0,
/*27009*/           OPC_EmitInteger, MVT::i32, 14, 
/*27012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27015*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27026*/         /*Scope*/ 25, /*->27052*/
/*27027*/           OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27029*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27031*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27034*/           OPC_EmitMergeInputChains1_0,
/*27035*/           OPC_EmitInteger, MVT::i32, 14, 
/*27038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27041*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27052*/         0, /*End of Scope*/
/*27053*/       /*Scope*/ 107, /*->27161*/
/*27054*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27056*/         OPC_Scope, 25, /*->27083*/ // 3 children in Scope
/*27058*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27060*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27062*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27065*/           OPC_EmitMergeInputChains1_0,
/*27066*/           OPC_EmitInteger, MVT::i32, 14, 
/*27069*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27072*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27083*/         /*Scope*/ 50, /*->27134*/
/*27084*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27086*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27088*/           OPC_Scope, 21, /*->27111*/ // 2 children in Scope
/*27090*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27093*/             OPC_EmitMergeInputChains1_0,
/*27094*/             OPC_EmitInteger, MVT::i32, 14, 
/*27097*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27100*/             OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27111*/           /*Scope*/ 21, /*->27133*/
/*27112*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27115*/             OPC_EmitMergeInputChains1_0,
/*27116*/             OPC_EmitInteger, MVT::i32, 14, 
/*27119*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27122*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27133*/           0, /*End of Scope*/
/*27134*/         /*Scope*/ 25, /*->27160*/
/*27135*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27137*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27139*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27142*/           OPC_EmitMergeInputChains1_0,
/*27143*/           OPC_EmitInteger, MVT::i32, 14, 
/*27146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27149*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27160*/         0, /*End of Scope*/
/*27161*/       /*Scope*/ 50, /*->27212*/
/*27162*/         OPC_CheckPredicate, 63, // Predicate_load
/*27164*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27166*/         OPC_Scope, 21, /*->27189*/ // 2 children in Scope
/*27168*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*27171*/           OPC_EmitMergeInputChains1_0,
/*27172*/           OPC_EmitInteger, MVT::i32, 14, 
/*27175*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27178*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*27189*/         /*Scope*/ 21, /*->27211*/
/*27190*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*27193*/           OPC_EmitMergeInputChains1_0,
/*27194*/           OPC_EmitInteger, MVT::i32, 14, 
/*27197*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27200*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*27211*/         0, /*End of Scope*/
/*27212*/       /*Scope*/ 106, /*->27319*/
/*27213*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27215*/         OPC_Scope, 50, /*->27267*/ // 2 children in Scope
/*27217*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27219*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27221*/           OPC_Scope, 21, /*->27244*/ // 2 children in Scope
/*27223*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27226*/             OPC_EmitMergeInputChains1_0,
/*27227*/             OPC_EmitInteger, MVT::i32, 14, 
/*27230*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27233*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27244*/           /*Scope*/ 21, /*->27266*/
/*27245*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27248*/             OPC_EmitMergeInputChains1_0,
/*27249*/             OPC_EmitInteger, MVT::i32, 14, 
/*27252*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27255*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27266*/           0, /*End of Scope*/
/*27267*/         /*Scope*/ 50, /*->27318*/
/*27268*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*27270*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27272*/           OPC_Scope, 21, /*->27295*/ // 2 children in Scope
/*27274*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27277*/             OPC_EmitMergeInputChains1_0,
/*27278*/             OPC_EmitInteger, MVT::i32, 14, 
/*27281*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27284*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27295*/           /*Scope*/ 21, /*->27317*/
/*27296*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27299*/             OPC_EmitMergeInputChains1_0,
/*27300*/             OPC_EmitInteger, MVT::i32, 14, 
/*27303*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27306*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27317*/           0, /*End of Scope*/
/*27318*/         0, /*End of Scope*/
/*27319*/       /*Scope*/ 25, /*->27345*/
/*27320*/         OPC_CheckPredicate, 63, // Predicate_load
/*27322*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27324*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27327*/         OPC_EmitMergeInputChains1_0,
/*27328*/         OPC_EmitInteger, MVT::i32, 14, 
/*27331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27345*/       /*Scope*/ 52, /*->27398*/
/*27346*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27348*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27350*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27352*/         OPC_Scope, 21, /*->27375*/ // 2 children in Scope
/*27354*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27357*/           OPC_EmitMergeInputChains1_0,
/*27358*/           OPC_EmitInteger, MVT::i32, 14, 
/*27361*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27364*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27375*/         /*Scope*/ 21, /*->27397*/
/*27376*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27379*/           OPC_EmitMergeInputChains1_0,
/*27380*/           OPC_EmitInteger, MVT::i32, 14, 
/*27383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27386*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27397*/         0, /*End of Scope*/
/*27398*/       /*Scope*/ 107|128,1/*235*/, /*->27635*/
/*27400*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27402*/         OPC_Scope, 25, /*->27429*/ // 6 children in Scope
/*27404*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27406*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (MF->getDataLayout().isLittleEndian())
/*27408*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27411*/           OPC_EmitMergeInputChains1_0,
/*27412*/           OPC_EmitInteger, MVT::i32, 14, 
/*27415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27418*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27429*/         /*Scope*/ 25, /*->27455*/
/*27430*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27432*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (MF->getDataLayout().isLittleEndian())
/*27434*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27437*/           OPC_EmitMergeInputChains1_0,
/*27438*/           OPC_EmitInteger, MVT::i32, 14, 
/*27441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27444*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27455*/         /*Scope*/ 25, /*->27481*/
/*27456*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27458*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (MF->getDataLayout().isLittleEndian())
/*27460*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27463*/           OPC_EmitMergeInputChains1_0,
/*27464*/           OPC_EmitInteger, MVT::i32, 14, 
/*27467*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27470*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27481*/         /*Scope*/ 50, /*->27532*/
/*27482*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27484*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27486*/           OPC_Scope, 21, /*->27509*/ // 2 children in Scope
/*27488*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27491*/             OPC_EmitMergeInputChains1_0,
/*27492*/             OPC_EmitInteger, MVT::i32, 14, 
/*27495*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27498*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27509*/           /*Scope*/ 21, /*->27531*/
/*27510*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27513*/             OPC_EmitMergeInputChains1_0,
/*27514*/             OPC_EmitInteger, MVT::i32, 14, 
/*27517*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27520*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27531*/           0, /*End of Scope*/
/*27532*/         /*Scope*/ 50, /*->27583*/
/*27533*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27535*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27537*/           OPC_Scope, 21, /*->27560*/ // 2 children in Scope
/*27539*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27542*/             OPC_EmitMergeInputChains1_0,
/*27543*/             OPC_EmitInteger, MVT::i32, 14, 
/*27546*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27549*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27560*/           /*Scope*/ 21, /*->27582*/
/*27561*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27564*/             OPC_EmitMergeInputChains1_0,
/*27565*/             OPC_EmitInteger, MVT::i32, 14, 
/*27568*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27571*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27582*/           0, /*End of Scope*/
/*27583*/         /*Scope*/ 50, /*->27634*/
/*27584*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27586*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27588*/           OPC_Scope, 21, /*->27611*/ // 2 children in Scope
/*27590*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27593*/             OPC_EmitMergeInputChains1_0,
/*27594*/             OPC_EmitInteger, MVT::i32, 14, 
/*27597*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27600*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27611*/           /*Scope*/ 21, /*->27633*/
/*27612*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27615*/             OPC_EmitMergeInputChains1_0,
/*27616*/             OPC_EmitInteger, MVT::i32, 14, 
/*27619*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27622*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27633*/           0, /*End of Scope*/
/*27634*/         0, /*End of Scope*/
/*27635*/       /*Scope*/ 50, /*->27686*/
/*27636*/         OPC_CheckPredicate, 63, // Predicate_load
/*27638*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27640*/         OPC_Scope, 21, /*->27663*/ // 2 children in Scope
/*27642*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27645*/           OPC_EmitMergeInputChains1_0,
/*27646*/           OPC_EmitInteger, MVT::i32, 14, 
/*27649*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27652*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*27663*/         /*Scope*/ 21, /*->27685*/
/*27664*/           OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27667*/           OPC_EmitMergeInputChains1_0,
/*27668*/           OPC_EmitInteger, MVT::i32, 14, 
/*27671*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27674*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*27685*/         0, /*End of Scope*/
/*27686*/       /*Scope*/ 106, /*->27793*/
/*27687*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27689*/         OPC_Scope, 50, /*->27741*/ // 2 children in Scope
/*27691*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*27693*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27695*/           OPC_Scope, 21, /*->27718*/ // 2 children in Scope
/*27697*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27700*/             OPC_EmitMergeInputChains1_0,
/*27701*/             OPC_EmitInteger, MVT::i32, 14, 
/*27704*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27707*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27718*/           /*Scope*/ 21, /*->27740*/
/*27719*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27722*/             OPC_EmitMergeInputChains1_0,
/*27723*/             OPC_EmitInteger, MVT::i32, 14, 
/*27726*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27729*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27740*/           0, /*End of Scope*/
/*27741*/         /*Scope*/ 50, /*->27792*/
/*27742*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27744*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27746*/           OPC_Scope, 21, /*->27769*/ // 2 children in Scope
/*27748*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27751*/             OPC_EmitMergeInputChains1_0,
/*27752*/             OPC_EmitInteger, MVT::i32, 14, 
/*27755*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27758*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27769*/           /*Scope*/ 21, /*->27791*/
/*27770*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27773*/             OPC_EmitMergeInputChains1_0,
/*27774*/             OPC_EmitInteger, MVT::i32, 14, 
/*27777*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27780*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27791*/           0, /*End of Scope*/
/*27792*/         0, /*End of Scope*/
/*27793*/       /*Scope*/ 106, /*->27900*/
/*27794*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*27796*/         OPC_Scope, 50, /*->27848*/ // 2 children in Scope
/*27798*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*27800*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27802*/           OPC_Scope, 21, /*->27825*/ // 2 children in Scope
/*27804*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27807*/             OPC_EmitMergeInputChains1_0,
/*27808*/             OPC_EmitInteger, MVT::i32, 14, 
/*27811*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27814*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27825*/           /*Scope*/ 21, /*->27847*/
/*27826*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27829*/             OPC_EmitMergeInputChains1_0,
/*27830*/             OPC_EmitInteger, MVT::i32, 14, 
/*27833*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27836*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27847*/           0, /*End of Scope*/
/*27848*/         /*Scope*/ 50, /*->27899*/
/*27849*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*27851*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27853*/           OPC_Scope, 21, /*->27876*/ // 2 children in Scope
/*27855*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27858*/             OPC_EmitMergeInputChains1_0,
/*27859*/             OPC_EmitInteger, MVT::i32, 14, 
/*27862*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27865*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27876*/           /*Scope*/ 21, /*->27898*/
/*27877*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27880*/             OPC_EmitMergeInputChains1_0,
/*27881*/             OPC_EmitInteger, MVT::i32, 14, 
/*27884*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27887*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27898*/           0, /*End of Scope*/
/*27899*/         0, /*End of Scope*/
/*27900*/       /*Scope*/ 52, /*->27953*/
/*27901*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27903*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27905*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27907*/         OPC_Scope, 21, /*->27930*/ // 2 children in Scope
/*27909*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27912*/           OPC_EmitMergeInputChains1_0,
/*27913*/           OPC_EmitInteger, MVT::i32, 14, 
/*27916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27919*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27930*/         /*Scope*/ 21, /*->27952*/
/*27931*/           OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27934*/           OPC_EmitMergeInputChains1_0,
/*27935*/           OPC_EmitInteger, MVT::i32, 14, 
/*27938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27941*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27952*/         0, /*End of Scope*/
/*27953*/       /*Scope*/ 29|128,1/*157*/, /*->28112*/
/*27955*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27957*/         OPC_Scope, 50, /*->28009*/ // 3 children in Scope
/*27959*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27961*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27963*/           OPC_Scope, 21, /*->27986*/ // 2 children in Scope
/*27965*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27968*/             OPC_EmitMergeInputChains1_0,
/*27969*/             OPC_EmitInteger, MVT::i32, 14, 
/*27972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27975*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27986*/           /*Scope*/ 21, /*->28008*/
/*27987*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27990*/             OPC_EmitMergeInputChains1_0,
/*27991*/             OPC_EmitInteger, MVT::i32, 14, 
/*27994*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27997*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28008*/           0, /*End of Scope*/
/*28009*/         /*Scope*/ 50, /*->28060*/
/*28010*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*28012*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28014*/           OPC_Scope, 21, /*->28037*/ // 2 children in Scope
/*28016*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28019*/             OPC_EmitMergeInputChains1_0,
/*28020*/             OPC_EmitInteger, MVT::i32, 14, 
/*28023*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28026*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28037*/           /*Scope*/ 21, /*->28059*/
/*28038*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28041*/             OPC_EmitMergeInputChains1_0,
/*28042*/             OPC_EmitInteger, MVT::i32, 14, 
/*28045*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28048*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28059*/           0, /*End of Scope*/
/*28060*/         /*Scope*/ 50, /*->28111*/
/*28061*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*28063*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28065*/           OPC_Scope, 21, /*->28088*/ // 2 children in Scope
/*28067*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28070*/             OPC_EmitMergeInputChains1_0,
/*28071*/             OPC_EmitInteger, MVT::i32, 14, 
/*28074*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28077*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28088*/           /*Scope*/ 21, /*->28110*/
/*28089*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28092*/             OPC_EmitMergeInputChains1_0,
/*28093*/             OPC_EmitInteger, MVT::i32, 14, 
/*28096*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28099*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28110*/           0, /*End of Scope*/
/*28111*/         0, /*End of Scope*/
/*28112*/       /*Scope*/ 106|128,3/*490*/, /*->28604*/
/*28114*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28116*/         OPC_Scope, 88, /*->28206*/ // 4 children in Scope
/*28118*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28120*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28122*/           OPC_Scope, 40, /*->28164*/ // 2 children in Scope
/*28124*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28127*/             OPC_EmitMergeInputChains1_0,
/*28128*/             OPC_EmitInteger, MVT::i32, 14, 
/*28131*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28134*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28145*/             OPC_EmitInteger, MVT::i32, 14, 
/*28148*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28151*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28161*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*28164*/           /*Scope*/ 40, /*->28205*/
/*28165*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28168*/             OPC_EmitMergeInputChains1_0,
/*28169*/             OPC_EmitInteger, MVT::i32, 14, 
/*28172*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28175*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28186*/             OPC_EmitInteger, MVT::i32, 14, 
/*28189*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28192*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28202*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*28205*/           0, /*End of Scope*/
/*28206*/         /*Scope*/ 88, /*->28295*/
/*28207*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28209*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28211*/           OPC_Scope, 40, /*->28253*/ // 2 children in Scope
/*28213*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28216*/             OPC_EmitMergeInputChains1_0,
/*28217*/             OPC_EmitInteger, MVT::i32, 14, 
/*28220*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28223*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28234*/             OPC_EmitInteger, MVT::i32, 14, 
/*28237*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28240*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28250*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28253*/           /*Scope*/ 40, /*->28294*/
/*28254*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28257*/             OPC_EmitMergeInputChains1_0,
/*28258*/             OPC_EmitInteger, MVT::i32, 14, 
/*28261*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28264*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28275*/             OPC_EmitInteger, MVT::i32, 14, 
/*28278*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28281*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28291*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*28294*/           0, /*End of Scope*/
/*28295*/         /*Scope*/ 24|128,1/*152*/, /*->28449*/
/*28297*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28299*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28301*/           OPC_Scope, 72, /*->28375*/ // 2 children in Scope
/*28303*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28306*/             OPC_EmitMergeInputChains1_0,
/*28307*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28310*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28313*/             OPC_EmitInteger, MVT::i32, 14, 
/*28316*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28319*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28330*/             OPC_EmitInteger, MVT::i32, 24, 
/*28333*/             OPC_EmitInteger, MVT::i32, 14, 
/*28336*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28339*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28351*/             OPC_EmitInteger, MVT::i32, 24, 
/*28354*/             OPC_EmitInteger, MVT::i32, 14, 
/*28357*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28360*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28372*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*28375*/           /*Scope*/ 72, /*->28448*/
/*28376*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28379*/             OPC_EmitMergeInputChains1_0,
/*28380*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28383*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28386*/             OPC_EmitInteger, MVT::i32, 14, 
/*28389*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28392*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28403*/             OPC_EmitInteger, MVT::i32, 24, 
/*28406*/             OPC_EmitInteger, MVT::i32, 14, 
/*28409*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28412*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28424*/             OPC_EmitInteger, MVT::i32, 24, 
/*28427*/             OPC_EmitInteger, MVT::i32, 14, 
/*28430*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28433*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28445*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28448*/           0, /*End of Scope*/
/*28449*/         /*Scope*/ 24|128,1/*152*/, /*->28603*/
/*28451*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28453*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28455*/           OPC_Scope, 72, /*->28529*/ // 2 children in Scope
/*28457*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28460*/             OPC_EmitMergeInputChains1_0,
/*28461*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28464*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28467*/             OPC_EmitInteger, MVT::i32, 14, 
/*28470*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28473*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28484*/             OPC_EmitInteger, MVT::i32, 16, 
/*28487*/             OPC_EmitInteger, MVT::i32, 14, 
/*28490*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28493*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28505*/             OPC_EmitInteger, MVT::i32, 16, 
/*28508*/             OPC_EmitInteger, MVT::i32, 14, 
/*28511*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28514*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28526*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*28529*/           /*Scope*/ 72, /*->28602*/
/*28530*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28533*/             OPC_EmitMergeInputChains1_0,
/*28534*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28537*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28540*/             OPC_EmitInteger, MVT::i32, 14, 
/*28543*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28546*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28557*/             OPC_EmitInteger, MVT::i32, 16, 
/*28560*/             OPC_EmitInteger, MVT::i32, 14, 
/*28563*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28566*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28578*/             OPC_EmitInteger, MVT::i32, 16, 
/*28581*/             OPC_EmitInteger, MVT::i32, 14, 
/*28584*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28587*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28599*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*28602*/           0, /*End of Scope*/
/*28603*/         0, /*End of Scope*/
/*28604*/       0, /*End of Scope*/
/*28605*/     /*Scope*/ 1|128,2/*257*/, /*->28864*/
/*28607*/       OPC_MoveChild, 1,
/*28609*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*28612*/       OPC_RecordChild0, // #1 = $addr
/*28613*/       OPC_MoveChild, 0,
/*28615*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*28618*/       OPC_MoveParent,
/*28619*/       OPC_MoveParent,
/*28620*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*28622*/       OPC_CheckType, MVT::i32,
/*28624*/       OPC_Scope, 44, /*->28670*/ // 5 children in Scope
/*28626*/         OPC_CheckPredicate, 63, // Predicate_load
/*28628*/         OPC_Scope, 19, /*->28649*/ // 2 children in Scope
/*28630*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28632*/           OPC_EmitMergeInputChains1_0,
/*28633*/           OPC_EmitInteger, MVT::i32, 14, 
/*28636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28639*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                    // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*28649*/         /*Scope*/ 19, /*->28669*/
/*28650*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28652*/           OPC_EmitMergeInputChains1_0,
/*28653*/           OPC_EmitInteger, MVT::i32, 14, 
/*28656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                    // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*28669*/         0, /*End of Scope*/
/*28670*/       /*Scope*/ 48, /*->28719*/
/*28671*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28673*/         OPC_Scope, 21, /*->28696*/ // 2 children in Scope
/*28675*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*28677*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28679*/           OPC_EmitMergeInputChains1_0,
/*28680*/           OPC_EmitInteger, MVT::i32, 14, 
/*28683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28686*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28696*/         /*Scope*/ 21, /*->28718*/
/*28697*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*28699*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28701*/           OPC_EmitMergeInputChains1_0,
/*28702*/           OPC_EmitInteger, MVT::i32, 14, 
/*28705*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28708*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28718*/         0, /*End of Scope*/
/*28719*/       /*Scope*/ 48, /*->28768*/
/*28720*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28722*/         OPC_Scope, 21, /*->28745*/ // 2 children in Scope
/*28724*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28726*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28728*/           OPC_EmitMergeInputChains1_0,
/*28729*/           OPC_EmitInteger, MVT::i32, 14, 
/*28732*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28735*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*28745*/         /*Scope*/ 21, /*->28767*/
/*28746*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28748*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28750*/           OPC_EmitMergeInputChains1_0,
/*28751*/           OPC_EmitInteger, MVT::i32, 14, 
/*28754*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28757*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*28767*/         0, /*End of Scope*/
/*28768*/       /*Scope*/ 23, /*->28792*/
/*28769*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28771*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*28773*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28775*/         OPC_EmitMergeInputChains1_0,
/*28776*/         OPC_EmitInteger, MVT::i32, 14, 
/*28779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28792*/       /*Scope*/ 70, /*->28863*/
/*28793*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28795*/         OPC_Scope, 21, /*->28818*/ // 3 children in Scope
/*28797*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*28799*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28801*/           OPC_EmitMergeInputChains1_0,
/*28802*/           OPC_EmitInteger, MVT::i32, 14, 
/*28805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28818*/         /*Scope*/ 21, /*->28840*/
/*28819*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*28821*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28823*/           OPC_EmitMergeInputChains1_0,
/*28824*/           OPC_EmitInteger, MVT::i32, 14, 
/*28827*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28830*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28840*/         /*Scope*/ 21, /*->28862*/
/*28841*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*28843*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28845*/           OPC_EmitMergeInputChains1_0,
/*28846*/           OPC_EmitInteger, MVT::i32, 14, 
/*28849*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28852*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28862*/         0, /*End of Scope*/
/*28863*/       0, /*End of Scope*/
/*28864*/     /*Scope*/ 95|128,32/*4191*/, /*->33057*/
/*28866*/       OPC_RecordChild1, // #1 = $addr
/*28867*/       OPC_CheckChild1Type, MVT::i32,
/*28869*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*28871*/       OPC_Scope, 12|128,1/*140*/, /*->29014*/ // 47 children in Scope
/*28874*/         OPC_CheckPredicate, 63, // Predicate_load
/*28876*/         OPC_SwitchType /*2 cases */, 109, MVT::f64,// ->28988
/*28879*/           OPC_Scope, 25, /*->28906*/ // 2 children in Scope
/*28881*/             OPC_CheckPredicate, 73, // Predicate_alignedload32
/*28883*/             OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*28885*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28888*/             OPC_EmitMergeInputChains1_0,
/*28889*/             OPC_EmitInteger, MVT::i32, 14, 
/*28892*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28895*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28906*/           /*Scope*/ 80, /*->28987*/
/*28907*/             OPC_Scope, 25, /*->28934*/ // 3 children in Scope
/*28909*/               OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*28911*/               OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*28913*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28916*/               OPC_EmitMergeInputChains1_0,
/*28917*/               OPC_EmitInteger, MVT::i32, 14, 
/*28920*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28923*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                        // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28934*/             /*Scope*/ 25, /*->28960*/
/*28935*/               OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*28937*/               OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*28939*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28942*/               OPC_EmitMergeInputChains1_0,
/*28943*/               OPC_EmitInteger, MVT::i32, 14, 
/*28946*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28949*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                        // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*28960*/             /*Scope*/ 25, /*->28986*/
/*28961*/               OPC_CheckPredicate, 76, // Predicate_non_word_alignedload
/*28963*/               OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*28965*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28968*/               OPC_EmitMergeInputChains1_0,
/*28969*/               OPC_EmitInteger, MVT::i32, 14, 
/*28972*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28975*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                        // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*28986*/             0, /*End of Scope*/
/*28987*/           0, /*End of Scope*/
/*28988*/         /*SwitchType*/ 23, MVT::f32,// ->29013
/*28990*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*28992*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28995*/           OPC_EmitMergeInputChains1_0,
/*28996*/           OPC_EmitInteger, MVT::i32, 14, 
/*28999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29002*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*29013*/         0, // EndSwitchType
/*29014*/       /*Scope*/ 46, /*->29061*/
/*29015*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29017*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*29019*/         OPC_CheckType, MVT::v8i16,
/*29021*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29024*/         OPC_EmitMergeInputChains1_0,
/*29025*/         OPC_EmitInteger, MVT::i32, 14, 
/*29028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29031*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29042*/         OPC_EmitInteger, MVT::i32, 14, 
/*29045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29048*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29058*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29061*/       /*Scope*/ 46, /*->29108*/
/*29062*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29064*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*29066*/         OPC_CheckType, MVT::v8i16,
/*29068*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29071*/         OPC_EmitMergeInputChains1_0,
/*29072*/         OPC_EmitInteger, MVT::i32, 14, 
/*29075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29078*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29089*/         OPC_EmitInteger, MVT::i32, 14, 
/*29092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29095*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29105*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29108*/       /*Scope*/ 46, /*->29155*/
/*29109*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29111*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*29113*/         OPC_CheckType, MVT::v8i16,
/*29115*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29118*/         OPC_EmitMergeInputChains1_0,
/*29119*/         OPC_EmitInteger, MVT::i32, 14, 
/*29122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29125*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29136*/         OPC_EmitInteger, MVT::i32, 14, 
/*29139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29142*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29152*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29155*/       /*Scope*/ 46, /*->29202*/
/*29156*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29158*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29160*/         OPC_CheckType, MVT::v4i32,
/*29162*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29165*/         OPC_EmitMergeInputChains1_0,
/*29166*/         OPC_EmitInteger, MVT::i32, 14, 
/*29169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29172*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29183*/         OPC_EmitInteger, MVT::i32, 14, 
/*29186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29189*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29199*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29202*/       /*Scope*/ 46, /*->29249*/
/*29203*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29205*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*29207*/         OPC_CheckType, MVT::v4i32,
/*29209*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29212*/         OPC_EmitMergeInputChains1_0,
/*29213*/         OPC_EmitInteger, MVT::i32, 14, 
/*29216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29219*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29230*/         OPC_EmitInteger, MVT::i32, 14, 
/*29233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29236*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29246*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29249*/       /*Scope*/ 46, /*->29296*/
/*29250*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29252*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*29254*/         OPC_CheckType, MVT::v4i32,
/*29256*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29259*/         OPC_EmitMergeInputChains1_0,
/*29260*/         OPC_EmitInteger, MVT::i32, 14, 
/*29263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29266*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29277*/         OPC_EmitInteger, MVT::i32, 14, 
/*29280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29283*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29293*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29296*/       /*Scope*/ 46, /*->29343*/
/*29297*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29299*/         OPC_CheckPredicate, 83, // Predicate_extloadvi32
/*29301*/         OPC_CheckType, MVT::v2i64,
/*29303*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29306*/         OPC_EmitMergeInputChains1_0,
/*29307*/         OPC_EmitInteger, MVT::i32, 14, 
/*29310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29313*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29324*/         OPC_EmitInteger, MVT::i32, 14, 
/*29327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29330*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29340*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29343*/       /*Scope*/ 46, /*->29390*/
/*29344*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29346*/         OPC_CheckPredicate, 84, // Predicate_zextloadvi32
/*29348*/         OPC_CheckType, MVT::v2i64,
/*29350*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29353*/         OPC_EmitMergeInputChains1_0,
/*29354*/         OPC_EmitInteger, MVT::i32, 14, 
/*29357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29360*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29371*/         OPC_EmitInteger, MVT::i32, 14, 
/*29374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29377*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29387*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29390*/       /*Scope*/ 46, /*->29437*/
/*29391*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29393*/         OPC_CheckPredicate, 85, // Predicate_sextloadvi32
/*29395*/         OPC_CheckType, MVT::v2i64,
/*29397*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29400*/         OPC_EmitMergeInputChains1_0,
/*29401*/         OPC_EmitInteger, MVT::i32, 14, 
/*29404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29407*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29418*/         OPC_EmitInteger, MVT::i32, 14, 
/*29421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29424*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29434*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29437*/       /*Scope*/ 69, /*->29507*/
/*29438*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29440*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*29442*/         OPC_CheckType, MVT::v4i16,
/*29444*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29446*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29449*/         OPC_EmitMergeInputChains1_0,
/*29450*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29457*/         OPC_EmitInteger, MVT::i32, 0, 
/*29460*/         OPC_EmitInteger, MVT::i32, 14, 
/*29463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29466*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29479*/         OPC_EmitInteger, MVT::i32, 14, 
/*29482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29485*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29495*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29498*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29507*/       /*Scope*/ 69, /*->29577*/
/*29508*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29510*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*29512*/         OPC_CheckType, MVT::v4i16,
/*29514*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29516*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29519*/         OPC_EmitMergeInputChains1_0,
/*29520*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29527*/         OPC_EmitInteger, MVT::i32, 0, 
/*29530*/         OPC_EmitInteger, MVT::i32, 14, 
/*29533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29536*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29549*/         OPC_EmitInteger, MVT::i32, 14, 
/*29552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29555*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29565*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29568*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29577*/       /*Scope*/ 69, /*->29647*/
/*29578*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29580*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*29582*/         OPC_CheckType, MVT::v4i16,
/*29584*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29586*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29589*/         OPC_EmitMergeInputChains1_0,
/*29590*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29597*/         OPC_EmitInteger, MVT::i32, 0, 
/*29600*/         OPC_EmitInteger, MVT::i32, 14, 
/*29603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29606*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29619*/         OPC_EmitInteger, MVT::i32, 14, 
/*29622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29625*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29635*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29638*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29647*/       /*Scope*/ 69, /*->29717*/
/*29648*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29650*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29652*/         OPC_CheckType, MVT::v2i32,
/*29654*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29656*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29659*/         OPC_EmitMergeInputChains1_0,
/*29660*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29667*/         OPC_EmitInteger, MVT::i32, 0, 
/*29670*/         OPC_EmitInteger, MVT::i32, 14, 
/*29673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29676*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29689*/         OPC_EmitInteger, MVT::i32, 14, 
/*29692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29695*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29705*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29708*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29717*/       /*Scope*/ 69, /*->29787*/
/*29718*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29720*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*29722*/         OPC_CheckType, MVT::v2i32,
/*29724*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29726*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29729*/         OPC_EmitMergeInputChains1_0,
/*29730*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29737*/         OPC_EmitInteger, MVT::i32, 0, 
/*29740*/         OPC_EmitInteger, MVT::i32, 14, 
/*29743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29746*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29759*/         OPC_EmitInteger, MVT::i32, 14, 
/*29762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29765*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29775*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29778*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29787*/       /*Scope*/ 69, /*->29857*/
/*29788*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29790*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*29792*/         OPC_CheckType, MVT::v2i32,
/*29794*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29796*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29799*/         OPC_EmitMergeInputChains1_0,
/*29800*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29807*/         OPC_EmitInteger, MVT::i32, 0, 
/*29810*/         OPC_EmitInteger, MVT::i32, 14, 
/*29813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29816*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29829*/         OPC_EmitInteger, MVT::i32, 14, 
/*29832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29835*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29845*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29848*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29857*/       /*Scope*/ 88, /*->29946*/
/*29858*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29860*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*29862*/         OPC_CheckType, MVT::v4i32,
/*29864*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29866*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29869*/         OPC_EmitMergeInputChains1_0,
/*29870*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29877*/         OPC_EmitInteger, MVT::i32, 0, 
/*29880*/         OPC_EmitInteger, MVT::i32, 14, 
/*29883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29886*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29899*/         OPC_EmitInteger, MVT::i32, 14, 
/*29902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29905*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29915*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29918*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29927*/         OPC_EmitInteger, MVT::i32, 14, 
/*29930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29933*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29943*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29946*/       /*Scope*/ 88, /*->30035*/
/*29947*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29949*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*29951*/         OPC_CheckType, MVT::v4i32,
/*29953*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29955*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29958*/         OPC_EmitMergeInputChains1_0,
/*29959*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29966*/         OPC_EmitInteger, MVT::i32, 0, 
/*29969*/         OPC_EmitInteger, MVT::i32, 14, 
/*29972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29975*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29988*/         OPC_EmitInteger, MVT::i32, 14, 
/*29991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29994*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30004*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30007*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30016*/         OPC_EmitInteger, MVT::i32, 14, 
/*30019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30022*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30032*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30035*/       /*Scope*/ 88, /*->30124*/
/*30036*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30038*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*30040*/         OPC_CheckType, MVT::v4i32,
/*30042*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30044*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30047*/         OPC_EmitMergeInputChains1_0,
/*30048*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30055*/         OPC_EmitInteger, MVT::i32, 0, 
/*30058*/         OPC_EmitInteger, MVT::i32, 14, 
/*30061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30064*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30077*/         OPC_EmitInteger, MVT::i32, 14, 
/*30080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30083*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30093*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30096*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30105*/         OPC_EmitInteger, MVT::i32, 14, 
/*30108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30111*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30121*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30124*/       /*Scope*/ 88, /*->30213*/
/*30125*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30127*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*30129*/         OPC_CheckType, MVT::v2i64,
/*30131*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30133*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30136*/         OPC_EmitMergeInputChains1_0,
/*30137*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30144*/         OPC_EmitInteger, MVT::i32, 0, 
/*30147*/         OPC_EmitInteger, MVT::i32, 14, 
/*30150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30153*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30166*/         OPC_EmitInteger, MVT::i32, 14, 
/*30169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30172*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30182*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30185*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30194*/         OPC_EmitInteger, MVT::i32, 14, 
/*30197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30200*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30210*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30213*/       /*Scope*/ 88, /*->30302*/
/*30214*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30216*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*30218*/         OPC_CheckType, MVT::v2i64,
/*30220*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30222*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30225*/         OPC_EmitMergeInputChains1_0,
/*30226*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30233*/         OPC_EmitInteger, MVT::i32, 0, 
/*30236*/         OPC_EmitInteger, MVT::i32, 14, 
/*30239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30242*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30255*/         OPC_EmitInteger, MVT::i32, 14, 
/*30258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30261*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30271*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30274*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30283*/         OPC_EmitInteger, MVT::i32, 14, 
/*30286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30289*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30299*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30302*/       /*Scope*/ 88, /*->30391*/
/*30303*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30305*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*30307*/         OPC_CheckType, MVT::v2i64,
/*30309*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30311*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30314*/         OPC_EmitMergeInputChains1_0,
/*30315*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30322*/         OPC_EmitInteger, MVT::i32, 0, 
/*30325*/         OPC_EmitInteger, MVT::i32, 14, 
/*30328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30331*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30344*/         OPC_EmitInteger, MVT::i32, 14, 
/*30347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30350*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30360*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30363*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30372*/         OPC_EmitInteger, MVT::i32, 14, 
/*30375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30378*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30388*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30391*/       /*Scope*/ 85, /*->30477*/
/*30392*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30394*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30396*/         OPC_CheckType, MVT::v4i16,
/*30398*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30400*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30403*/         OPC_EmitMergeInputChains1_0,
/*30404*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30411*/         OPC_EmitInteger, MVT::i32, 0, 
/*30414*/         OPC_EmitInteger, MVT::i32, 14, 
/*30417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30420*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30433*/         OPC_EmitInteger, MVT::i32, 14, 
/*30436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30439*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30449*/         OPC_EmitInteger, MVT::i32, 14, 
/*30452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30455*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30465*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30468*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30477*/       /*Scope*/ 85, /*->30563*/
/*30478*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30480*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*30482*/         OPC_CheckType, MVT::v4i16,
/*30484*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30486*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30489*/         OPC_EmitMergeInputChains1_0,
/*30490*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30497*/         OPC_EmitInteger, MVT::i32, 0, 
/*30500*/         OPC_EmitInteger, MVT::i32, 14, 
/*30503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30506*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30519*/         OPC_EmitInteger, MVT::i32, 14, 
/*30522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30525*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30535*/         OPC_EmitInteger, MVT::i32, 14, 
/*30538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30541*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30551*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30554*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30563*/       /*Scope*/ 85, /*->30649*/
/*30564*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30566*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*30568*/         OPC_CheckType, MVT::v4i16,
/*30570*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30572*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30575*/         OPC_EmitMergeInputChains1_0,
/*30576*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30583*/         OPC_EmitInteger, MVT::i32, 0, 
/*30586*/         OPC_EmitInteger, MVT::i32, 14, 
/*30589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30592*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30605*/         OPC_EmitInteger, MVT::i32, 14, 
/*30608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30611*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30621*/         OPC_EmitInteger, MVT::i32, 14, 
/*30624*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30627*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30637*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30640*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30649*/       /*Scope*/ 85, /*->30735*/
/*30650*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30652*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*30654*/         OPC_CheckType, MVT::v2i32,
/*30656*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30658*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30661*/         OPC_EmitMergeInputChains1_0,
/*30662*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30669*/         OPC_EmitInteger, MVT::i32, 0, 
/*30672*/         OPC_EmitInteger, MVT::i32, 14, 
/*30675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30678*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30691*/         OPC_EmitInteger, MVT::i32, 14, 
/*30694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30697*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30707*/         OPC_EmitInteger, MVT::i32, 14, 
/*30710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30713*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30723*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30726*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30735*/       /*Scope*/ 85, /*->30821*/
/*30736*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30738*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*30740*/         OPC_CheckType, MVT::v2i32,
/*30742*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30744*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30747*/         OPC_EmitMergeInputChains1_0,
/*30748*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30755*/         OPC_EmitInteger, MVT::i32, 0, 
/*30758*/         OPC_EmitInteger, MVT::i32, 14, 
/*30761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30764*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30777*/         OPC_EmitInteger, MVT::i32, 14, 
/*30780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30783*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30793*/         OPC_EmitInteger, MVT::i32, 14, 
/*30796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30799*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30809*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30812*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30821*/       /*Scope*/ 85, /*->30907*/
/*30822*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30824*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*30826*/         OPC_CheckType, MVT::v2i32,
/*30828*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30830*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30833*/         OPC_EmitMergeInputChains1_0,
/*30834*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30841*/         OPC_EmitInteger, MVT::i32, 0, 
/*30844*/         OPC_EmitInteger, MVT::i32, 14, 
/*30847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30850*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30863*/         OPC_EmitInteger, MVT::i32, 14, 
/*30866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30869*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30879*/         OPC_EmitInteger, MVT::i32, 14, 
/*30882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30885*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30895*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30898*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30907*/       /*Scope*/ 97, /*->31005*/
/*30908*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30910*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30912*/         OPC_CheckType, MVT::v2i32,
/*30914*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30916*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30919*/         OPC_EmitMergeInputChains1_0,
/*30920*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30927*/         OPC_EmitInteger, MVT::i32, 0, 
/*30930*/         OPC_EmitInteger, MVT::i32, 14, 
/*30933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30936*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30949*/         OPC_EmitInteger, MVT::i32, 14, 
/*30952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30955*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30965*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30968*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30977*/         OPC_EmitInteger, MVT::i32, 14, 
/*30980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30983*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30993*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30996*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31005*/       /*Scope*/ 97, /*->31103*/
/*31006*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31008*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31010*/         OPC_CheckType, MVT::v2i32,
/*31012*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*31014*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31017*/         OPC_EmitMergeInputChains1_0,
/*31018*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31025*/         OPC_EmitInteger, MVT::i32, 0, 
/*31028*/         OPC_EmitInteger, MVT::i32, 14, 
/*31031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31034*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31047*/         OPC_EmitInteger, MVT::i32, 14, 
/*31050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31053*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31063*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31066*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31075*/         OPC_EmitInteger, MVT::i32, 14, 
/*31078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31081*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31091*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31094*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31103*/       /*Scope*/ 97, /*->31201*/
/*31104*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31106*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31108*/         OPC_CheckType, MVT::v2i32,
/*31110*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*31112*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31115*/         OPC_EmitMergeInputChains1_0,
/*31116*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31123*/         OPC_EmitInteger, MVT::i32, 0, 
/*31126*/         OPC_EmitInteger, MVT::i32, 14, 
/*31129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31132*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31145*/         OPC_EmitInteger, MVT::i32, 14, 
/*31148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31151*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31161*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31164*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31173*/         OPC_EmitInteger, MVT::i32, 14, 
/*31176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31179*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31189*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31192*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31201*/       /*Scope*/ 104, /*->31306*/
/*31202*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31204*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31206*/         OPC_CheckType, MVT::v4i32,
/*31208*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31210*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31213*/         OPC_EmitMergeInputChains1_0,
/*31214*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31221*/         OPC_EmitInteger, MVT::i32, 0, 
/*31224*/         OPC_EmitInteger, MVT::i32, 14, 
/*31227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31230*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31243*/         OPC_EmitInteger, MVT::i32, 14, 
/*31246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31249*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31259*/         OPC_EmitInteger, MVT::i32, 14, 
/*31262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31265*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31275*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31278*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31287*/         OPC_EmitInteger, MVT::i32, 14, 
/*31290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31293*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31303*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31306*/       /*Scope*/ 104, /*->31411*/
/*31307*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31309*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31311*/         OPC_CheckType, MVT::v4i32,
/*31313*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31315*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31318*/         OPC_EmitMergeInputChains1_0,
/*31319*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31326*/         OPC_EmitInteger, MVT::i32, 0, 
/*31329*/         OPC_EmitInteger, MVT::i32, 14, 
/*31332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31335*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31348*/         OPC_EmitInteger, MVT::i32, 14, 
/*31351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31354*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31364*/         OPC_EmitInteger, MVT::i32, 14, 
/*31367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31370*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31380*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31383*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31392*/         OPC_EmitInteger, MVT::i32, 14, 
/*31395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31398*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31408*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31411*/       /*Scope*/ 104, /*->31516*/
/*31412*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31414*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31416*/         OPC_CheckType, MVT::v4i32,
/*31418*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31420*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31423*/         OPC_EmitMergeInputChains1_0,
/*31424*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31431*/         OPC_EmitInteger, MVT::i32, 0, 
/*31434*/         OPC_EmitInteger, MVT::i32, 14, 
/*31437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31440*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31453*/         OPC_EmitInteger, MVT::i32, 14, 
/*31456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31459*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31469*/         OPC_EmitInteger, MVT::i32, 14, 
/*31472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31475*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31485*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31488*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31497*/         OPC_EmitInteger, MVT::i32, 14, 
/*31500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31503*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31513*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31516*/       /*Scope*/ 104, /*->31621*/
/*31517*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31519*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*31521*/         OPC_CheckType, MVT::v2i64,
/*31523*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31525*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31528*/         OPC_EmitMergeInputChains1_0,
/*31529*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31536*/         OPC_EmitInteger, MVT::i32, 0, 
/*31539*/         OPC_EmitInteger, MVT::i32, 14, 
/*31542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31545*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31558*/         OPC_EmitInteger, MVT::i32, 14, 
/*31561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31564*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31574*/         OPC_EmitInteger, MVT::i32, 14, 
/*31577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31580*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31590*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31593*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31602*/         OPC_EmitInteger, MVT::i32, 14, 
/*31605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31608*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31618*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31621*/       /*Scope*/ 104, /*->31726*/
/*31622*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31624*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*31626*/         OPC_CheckType, MVT::v2i64,
/*31628*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31630*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31633*/         OPC_EmitMergeInputChains1_0,
/*31634*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31641*/         OPC_EmitInteger, MVT::i32, 0, 
/*31644*/         OPC_EmitInteger, MVT::i32, 14, 
/*31647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31650*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31663*/         OPC_EmitInteger, MVT::i32, 14, 
/*31666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31669*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31679*/         OPC_EmitInteger, MVT::i32, 14, 
/*31682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31685*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31695*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31698*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31707*/         OPC_EmitInteger, MVT::i32, 14, 
/*31710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31713*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31723*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31726*/       /*Scope*/ 104, /*->31831*/
/*31727*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31729*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*31731*/         OPC_CheckType, MVT::v2i64,
/*31733*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31735*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31738*/         OPC_EmitMergeInputChains1_0,
/*31739*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31746*/         OPC_EmitInteger, MVT::i32, 0, 
/*31749*/         OPC_EmitInteger, MVT::i32, 14, 
/*31752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31755*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31768*/         OPC_EmitInteger, MVT::i32, 14, 
/*31771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31774*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31784*/         OPC_EmitInteger, MVT::i32, 14, 
/*31787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31790*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31800*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31803*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31812*/         OPC_EmitInteger, MVT::i32, 14, 
/*31815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31818*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31828*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31831*/       /*Scope*/ 113, /*->31945*/
/*31832*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31834*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31836*/         OPC_CheckType, MVT::v2i32,
/*31838*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31840*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31843*/         OPC_EmitMergeInputChains1_0,
/*31844*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31851*/         OPC_EmitInteger, MVT::i32, 0, 
/*31854*/         OPC_EmitInteger, MVT::i32, 14, 
/*31857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31860*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31873*/         OPC_EmitInteger, MVT::i32, 14, 
/*31876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31879*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31889*/         OPC_EmitInteger, MVT::i32, 14, 
/*31892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31895*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31905*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31908*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31917*/         OPC_EmitInteger, MVT::i32, 14, 
/*31920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31923*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31933*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31936*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31945*/       /*Scope*/ 113, /*->32059*/
/*31946*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31948*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31950*/         OPC_CheckType, MVT::v2i32,
/*31952*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31954*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31957*/         OPC_EmitMergeInputChains1_0,
/*31958*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31965*/         OPC_EmitInteger, MVT::i32, 0, 
/*31968*/         OPC_EmitInteger, MVT::i32, 14, 
/*31971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31974*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31987*/         OPC_EmitInteger, MVT::i32, 14, 
/*31990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31993*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32003*/         OPC_EmitInteger, MVT::i32, 14, 
/*32006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32009*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32019*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32022*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32031*/         OPC_EmitInteger, MVT::i32, 14, 
/*32034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32037*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32047*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32050*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*32059*/       /*Scope*/ 113, /*->32173*/
/*32060*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32062*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32064*/         OPC_CheckType, MVT::v2i32,
/*32066*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32068*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32071*/         OPC_EmitMergeInputChains1_0,
/*32072*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32079*/         OPC_EmitInteger, MVT::i32, 0, 
/*32082*/         OPC_EmitInteger, MVT::i32, 14, 
/*32085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32088*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32101*/         OPC_EmitInteger, MVT::i32, 14, 
/*32104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32107*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32117*/         OPC_EmitInteger, MVT::i32, 14, 
/*32120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32123*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32133*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32136*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32145*/         OPC_EmitInteger, MVT::i32, 14, 
/*32148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32151*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32161*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32164*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*32173*/       /*Scope*/ 116, /*->32290*/
/*32174*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32176*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32178*/         OPC_CheckType, MVT::v2i64,
/*32180*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32182*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32185*/         OPC_EmitMergeInputChains1_0,
/*32186*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32193*/         OPC_EmitInteger, MVT::i32, 0, 
/*32196*/         OPC_EmitInteger, MVT::i32, 14, 
/*32199*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32202*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32215*/         OPC_EmitInteger, MVT::i32, 14, 
/*32218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32221*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32231*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32234*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32243*/         OPC_EmitInteger, MVT::i32, 14, 
/*32246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32249*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32259*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32262*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32271*/         OPC_EmitInteger, MVT::i32, 14, 
/*32274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32277*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32287*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32290*/       /*Scope*/ 116, /*->32407*/
/*32291*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32293*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32295*/         OPC_CheckType, MVT::v2i64,
/*32297*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32299*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32302*/         OPC_EmitMergeInputChains1_0,
/*32303*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32310*/         OPC_EmitInteger, MVT::i32, 0, 
/*32313*/         OPC_EmitInteger, MVT::i32, 14, 
/*32316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32319*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32332*/         OPC_EmitInteger, MVT::i32, 14, 
/*32335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32338*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32348*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32351*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32360*/         OPC_EmitInteger, MVT::i32, 14, 
/*32363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32366*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32376*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32379*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32388*/         OPC_EmitInteger, MVT::i32, 14, 
/*32391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32394*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32404*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32407*/       /*Scope*/ 116, /*->32524*/
/*32408*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32410*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32412*/         OPC_CheckType, MVT::v2i64,
/*32414*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32416*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32419*/         OPC_EmitMergeInputChains1_0,
/*32420*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32427*/         OPC_EmitInteger, MVT::i32, 0, 
/*32430*/         OPC_EmitInteger, MVT::i32, 14, 
/*32433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32436*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32449*/         OPC_EmitInteger, MVT::i32, 14, 
/*32452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32455*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32465*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32468*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32477*/         OPC_EmitInteger, MVT::i32, 14, 
/*32480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32483*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32493*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32496*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32505*/         OPC_EmitInteger, MVT::i32, 14, 
/*32508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32511*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32521*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32524*/       /*Scope*/ 4|128,1/*132*/, /*->32658*/
/*32526*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32528*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32530*/         OPC_CheckType, MVT::v2i64,
/*32532*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32534*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32537*/         OPC_EmitMergeInputChains1_0,
/*32538*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32545*/         OPC_EmitInteger, MVT::i32, 0, 
/*32548*/         OPC_EmitInteger, MVT::i32, 14, 
/*32551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32554*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32567*/         OPC_EmitInteger, MVT::i32, 14, 
/*32570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32573*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32583*/         OPC_EmitInteger, MVT::i32, 14, 
/*32586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32589*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32599*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32602*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32611*/         OPC_EmitInteger, MVT::i32, 14, 
/*32614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32617*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32627*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32630*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32639*/         OPC_EmitInteger, MVT::i32, 14, 
/*32642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32645*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32655*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32658*/       /*Scope*/ 4|128,1/*132*/, /*->32792*/
/*32660*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32662*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32664*/         OPC_CheckType, MVT::v2i64,
/*32666*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32668*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32671*/         OPC_EmitMergeInputChains1_0,
/*32672*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32679*/         OPC_EmitInteger, MVT::i32, 0, 
/*32682*/         OPC_EmitInteger, MVT::i32, 14, 
/*32685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32688*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32701*/         OPC_EmitInteger, MVT::i32, 14, 
/*32704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32707*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32717*/         OPC_EmitInteger, MVT::i32, 14, 
/*32720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32723*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32733*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32736*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32745*/         OPC_EmitInteger, MVT::i32, 14, 
/*32748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32751*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32761*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32764*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32773*/         OPC_EmitInteger, MVT::i32, 14, 
/*32776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32779*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32789*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32792*/       /*Scope*/ 4|128,1/*132*/, /*->32926*/
/*32794*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32796*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32798*/         OPC_CheckType, MVT::v2i64,
/*32800*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32802*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32805*/         OPC_EmitMergeInputChains1_0,
/*32806*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32813*/         OPC_EmitInteger, MVT::i32, 0, 
/*32816*/         OPC_EmitInteger, MVT::i32, 14, 
/*32819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32822*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32835*/         OPC_EmitInteger, MVT::i32, 14, 
/*32838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32841*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32851*/         OPC_EmitInteger, MVT::i32, 14, 
/*32854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32857*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32867*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32870*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32879*/         OPC_EmitInteger, MVT::i32, 14, 
/*32882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32885*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32895*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32898*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32907*/         OPC_EmitInteger, MVT::i32, 14, 
/*32910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32913*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32923*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32926*/       /*Scope*/ 0|128,1/*128*/, /*->33056*/
/*32928*/         OPC_CheckPredicate, 63, // Predicate_load
/*32930*/         OPC_CheckType, MVT::v2f64,
/*32932*/         OPC_Scope, 23, /*->32957*/ // 5 children in Scope
/*32934*/           OPC_CheckPredicate, 86, // Predicate_dword_alignedload
/*32936*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32939*/           OPC_EmitMergeInputChains1_0,
/*32940*/           OPC_EmitInteger, MVT::i32, 14, 
/*32943*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32946*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*32957*/         /*Scope*/ 25, /*->32983*/
/*32958*/           OPC_CheckPredicate, 87, // Predicate_word_alignedload
/*32960*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32962*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32965*/           OPC_EmitMergeInputChains1_0,
/*32966*/           OPC_EmitInteger, MVT::i32, 14, 
/*32969*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32972*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*32983*/         /*Scope*/ 25, /*->33009*/
/*32984*/           OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*32986*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32988*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32991*/           OPC_EmitMergeInputChains1_0,
/*32992*/           OPC_EmitInteger, MVT::i32, 14, 
/*32995*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32998*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*33009*/         /*Scope*/ 25, /*->33035*/
/*33010*/           OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*33012*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*33014*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33017*/           OPC_EmitMergeInputChains1_0,
/*33018*/           OPC_EmitInteger, MVT::i32, 14, 
/*33021*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33024*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*33035*/         /*Scope*/ 19, /*->33055*/
/*33036*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*33038*/           OPC_EmitMergeInputChains1_0,
/*33039*/           OPC_EmitInteger, MVT::i32, 14, 
/*33042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*33055*/         0, /*End of Scope*/
/*33056*/       0, /*End of Scope*/
/*33057*/     0, /*End of Scope*/
/*33058*/   /*SwitchOpcode*/ 37|128,9/*1189*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->34251
/*33062*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*33063*/     OPC_Scope, 58|128,2/*314*/, /*->33380*/ // 7 children in Scope
/*33066*/       OPC_CheckChild1Integer, 103|128,2/*359*/, 
/*33069*/       OPC_Scope, 14|128,1/*142*/, /*->33214*/ // 2 children in Scope
/*33072*/         OPC_MoveChild, 2,
/*33074*/         OPC_Scope, 33, /*->33109*/ // 4 children in Scope
/*33076*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33079*/           OPC_RecordChild0, // #1 = $Rt
/*33080*/           OPC_MoveParent,
/*33081*/           OPC_RecordChild3, // #2 = $addr
/*33082*/           OPC_CheckChild3Type, MVT::i32,
/*33084*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33086*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33088*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33091*/           OPC_EmitMergeInputChains1_0,
/*33092*/           OPC_EmitInteger, MVT::i32, 14, 
/*33095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33098*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33109*/         /*Scope*/ 34, /*->33144*/
/*33110*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33114*/           OPC_RecordChild0, // #1 = $Rt
/*33115*/           OPC_MoveParent,
/*33116*/           OPC_RecordChild3, // #2 = $addr
/*33117*/           OPC_CheckChild3Type, MVT::i32,
/*33119*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33121*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33123*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33126*/           OPC_EmitMergeInputChains1_0,
/*33127*/           OPC_EmitInteger, MVT::i32, 14, 
/*33130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33133*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33144*/         /*Scope*/ 33, /*->33178*/
/*33145*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33148*/           OPC_RecordChild0, // #1 = $Rt
/*33149*/           OPC_MoveParent,
/*33150*/           OPC_RecordChild3, // #2 = $addr
/*33151*/           OPC_CheckChild3Type, MVT::i32,
/*33153*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33155*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33157*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33160*/           OPC_EmitMergeInputChains1_0,
/*33161*/           OPC_EmitInteger, MVT::i32, 14, 
/*33164*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33167*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33178*/         /*Scope*/ 34, /*->33213*/
/*33179*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33183*/           OPC_RecordChild0, // #1 = $Rt
/*33184*/           OPC_MoveParent,
/*33185*/           OPC_RecordChild3, // #2 = $addr
/*33186*/           OPC_CheckChild3Type, MVT::i32,
/*33188*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33190*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33192*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33195*/           OPC_EmitMergeInputChains1_0,
/*33196*/           OPC_EmitInteger, MVT::i32, 14, 
/*33199*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33202*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33213*/         0, /*End of Scope*/
/*33214*/       /*Scope*/ 35|128,1/*163*/, /*->33379*/
/*33216*/         OPC_RecordChild2, // #1 = $Rt
/*33217*/         OPC_RecordChild3, // #2 = $addr
/*33218*/         OPC_CheckChild3Type, MVT::i32,
/*33220*/         OPC_Scope, 26, /*->33248*/ // 6 children in Scope
/*33222*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*33224*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33226*/           OPC_CheckComplexPat, /*CP*/30, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*33229*/           OPC_EmitMergeInputChains1_0,
/*33230*/           OPC_EmitInteger, MVT::i32, 14, 
/*33233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33236*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*33248*/         /*Scope*/ 25, /*->33274*/
/*33249*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33251*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33253*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33256*/           OPC_EmitMergeInputChains1_0,
/*33257*/           OPC_EmitInteger, MVT::i32, 14, 
/*33260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33263*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33274*/         /*Scope*/ 25, /*->33300*/
/*33275*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33277*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33279*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33282*/           OPC_EmitMergeInputChains1_0,
/*33283*/           OPC_EmitInteger, MVT::i32, 14, 
/*33286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33289*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33300*/         /*Scope*/ 25, /*->33326*/
/*33301*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*33303*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33305*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33308*/           OPC_EmitMergeInputChains1_0,
/*33309*/           OPC_EmitInteger, MVT::i32, 14, 
/*33312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33315*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33326*/         /*Scope*/ 25, /*->33352*/
/*33327*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33329*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33331*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33334*/           OPC_EmitMergeInputChains1_0,
/*33335*/           OPC_EmitInteger, MVT::i32, 14, 
/*33338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33341*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33352*/         /*Scope*/ 25, /*->33378*/
/*33353*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33355*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33357*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33360*/           OPC_EmitMergeInputChains1_0,
/*33361*/           OPC_EmitInteger, MVT::i32, 14, 
/*33364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33367*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33378*/         0, /*End of Scope*/
/*33379*/       0, /*End of Scope*/
/*33380*/     /*Scope*/ 57|128,2/*313*/, /*->33695*/
/*33382*/       OPC_CheckChild1Integer, 101|128,2/*357*/, 
/*33385*/       OPC_Scope, 14|128,1/*142*/, /*->33530*/ // 2 children in Scope
/*33388*/         OPC_MoveChild, 2,
/*33390*/         OPC_Scope, 33, /*->33425*/ // 4 children in Scope
/*33392*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33395*/           OPC_RecordChild0, // #1 = $Rt
/*33396*/           OPC_MoveParent,
/*33397*/           OPC_RecordChild3, // #2 = $addr
/*33398*/           OPC_CheckChild3Type, MVT::i32,
/*33400*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33402*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33404*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33407*/           OPC_EmitMergeInputChains1_0,
/*33408*/           OPC_EmitInteger, MVT::i32, 14, 
/*33411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33414*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33425*/         /*Scope*/ 34, /*->33460*/
/*33426*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33430*/           OPC_RecordChild0, // #1 = $Rt
/*33431*/           OPC_MoveParent,
/*33432*/           OPC_RecordChild3, // #2 = $addr
/*33433*/           OPC_CheckChild3Type, MVT::i32,
/*33435*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33437*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33439*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33442*/           OPC_EmitMergeInputChains1_0,
/*33443*/           OPC_EmitInteger, MVT::i32, 14, 
/*33446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33449*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33460*/         /*Scope*/ 33, /*->33494*/
/*33461*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33464*/           OPC_RecordChild0, // #1 = $Rt
/*33465*/           OPC_MoveParent,
/*33466*/           OPC_RecordChild3, // #2 = $addr
/*33467*/           OPC_CheckChild3Type, MVT::i32,
/*33469*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33471*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33473*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33476*/           OPC_EmitMergeInputChains1_0,
/*33477*/           OPC_EmitInteger, MVT::i32, 14, 
/*33480*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33483*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33494*/         /*Scope*/ 34, /*->33529*/
/*33495*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33499*/           OPC_RecordChild0, // #1 = $Rt
/*33500*/           OPC_MoveParent,
/*33501*/           OPC_RecordChild3, // #2 = $addr
/*33502*/           OPC_CheckChild3Type, MVT::i32,
/*33504*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33506*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33508*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33511*/           OPC_EmitMergeInputChains1_0,
/*33512*/           OPC_EmitInteger, MVT::i32, 14, 
/*33515*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33518*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33529*/         0, /*End of Scope*/
/*33530*/       /*Scope*/ 34|128,1/*162*/, /*->33694*/
/*33532*/         OPC_RecordChild2, // #1 = $Rt
/*33533*/         OPC_RecordChild3, // #2 = $addr
/*33534*/         OPC_CheckChild3Type, MVT::i32,
/*33536*/         OPC_Scope, 25, /*->33563*/ // 6 children in Scope
/*33538*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33540*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33542*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33545*/           OPC_EmitMergeInputChains1_0,
/*33546*/           OPC_EmitInteger, MVT::i32, 14, 
/*33549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33552*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33563*/         /*Scope*/ 25, /*->33589*/
/*33564*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33566*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33568*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33571*/           OPC_EmitMergeInputChains1_0,
/*33572*/           OPC_EmitInteger, MVT::i32, 14, 
/*33575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33578*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33589*/         /*Scope*/ 25, /*->33615*/
/*33590*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*33592*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33594*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33597*/           OPC_EmitMergeInputChains1_0,
/*33598*/           OPC_EmitInteger, MVT::i32, 14, 
/*33601*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33604*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33615*/         /*Scope*/ 25, /*->33641*/
/*33616*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33618*/           OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33620*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33623*/           OPC_EmitMergeInputChains1_0,
/*33624*/           OPC_EmitInteger, MVT::i32, 14, 
/*33627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33630*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33641*/         /*Scope*/ 25, /*->33667*/
/*33642*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33644*/           OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33646*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33649*/           OPC_EmitMergeInputChains1_0,
/*33650*/           OPC_EmitInteger, MVT::i32, 14, 
/*33653*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33656*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33667*/         /*Scope*/ 25, /*->33693*/
/*33668*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*33670*/           OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33672*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33675*/           OPC_EmitMergeInputChains1_0,
/*33676*/           OPC_EmitInteger, MVT::i32, 14, 
/*33679*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33682*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33693*/         0, /*End of Scope*/
/*33694*/       0, /*End of Scope*/
/*33695*/     /*Scope*/ 108, /*->33804*/
/*33696*/       OPC_CheckChild1Integer, 98|128,1/*226*/, 
/*33699*/       OPC_RecordChild2, // #1 = $cop
/*33700*/       OPC_MoveChild, 2,
/*33702*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33705*/       OPC_MoveParent,
/*33706*/       OPC_RecordChild3, // #2 = $opc1
/*33707*/       OPC_MoveChild, 3,
/*33709*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33712*/       OPC_MoveParent,
/*33713*/       OPC_RecordChild4, // #3 = $CRn
/*33714*/       OPC_MoveChild, 4,
/*33716*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33719*/       OPC_MoveParent,
/*33720*/       OPC_RecordChild5, // #4 = $CRm
/*33721*/       OPC_MoveChild, 5,
/*33723*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33726*/       OPC_MoveParent,
/*33727*/       OPC_RecordChild6, // #5 = $opc2
/*33728*/       OPC_MoveChild, 6,
/*33730*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33733*/       OPC_MoveParent,
/*33734*/       OPC_Scope, 33, /*->33769*/ // 2 children in Scope
/*33736*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33738*/         OPC_EmitMergeInputChains1_0,
/*33739*/         OPC_EmitConvertToTarget, 1,
/*33741*/         OPC_EmitConvertToTarget, 2,
/*33743*/         OPC_EmitConvertToTarget, 3,
/*33745*/         OPC_EmitConvertToTarget, 4,
/*33747*/         OPC_EmitConvertToTarget, 5,
/*33749*/         OPC_EmitInteger, MVT::i32, 14, 
/*33752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 226:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33769*/       /*Scope*/ 33, /*->33803*/
/*33770*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*33772*/         OPC_EmitMergeInputChains1_0,
/*33773*/         OPC_EmitConvertToTarget, 1,
/*33775*/         OPC_EmitConvertToTarget, 2,
/*33777*/         OPC_EmitConvertToTarget, 3,
/*33779*/         OPC_EmitConvertToTarget, 4,
/*33781*/         OPC_EmitConvertToTarget, 5,
/*33783*/         OPC_EmitInteger, MVT::i32, 14, 
/*33786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33789*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 226:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33803*/       0, /*End of Scope*/
/*33804*/     /*Scope*/ 100, /*->33905*/
/*33805*/       OPC_CheckChild1Integer, 99|128,1/*227*/, 
/*33808*/       OPC_RecordChild2, // #1 = $cop
/*33809*/       OPC_MoveChild, 2,
/*33811*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33814*/       OPC_MoveParent,
/*33815*/       OPC_RecordChild3, // #2 = $opc1
/*33816*/       OPC_MoveChild, 3,
/*33818*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33821*/       OPC_MoveParent,
/*33822*/       OPC_RecordChild4, // #3 = $CRn
/*33823*/       OPC_MoveChild, 4,
/*33825*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33828*/       OPC_MoveParent,
/*33829*/       OPC_RecordChild5, // #4 = $CRm
/*33830*/       OPC_MoveChild, 5,
/*33832*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33835*/       OPC_MoveParent,
/*33836*/       OPC_RecordChild6, // #5 = $opc2
/*33837*/       OPC_MoveChild, 6,
/*33839*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33842*/       OPC_MoveParent,
/*33843*/       OPC_Scope, 25, /*->33870*/ // 2 children in Scope
/*33845*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*33847*/         OPC_EmitMergeInputChains1_0,
/*33848*/         OPC_EmitConvertToTarget, 1,
/*33850*/         OPC_EmitConvertToTarget, 2,
/*33852*/         OPC_EmitConvertToTarget, 3,
/*33854*/         OPC_EmitConvertToTarget, 4,
/*33856*/         OPC_EmitConvertToTarget, 5,
/*33858*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33870*/       /*Scope*/ 33, /*->33904*/
/*33871*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*33873*/         OPC_EmitMergeInputChains1_0,
/*33874*/         OPC_EmitConvertToTarget, 1,
/*33876*/         OPC_EmitConvertToTarget, 2,
/*33878*/         OPC_EmitConvertToTarget, 3,
/*33880*/         OPC_EmitConvertToTarget, 4,
/*33882*/         OPC_EmitConvertToTarget, 5,
/*33884*/         OPC_EmitInteger, MVT::i32, 14, 
/*33887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33904*/       0, /*End of Scope*/
/*33905*/     /*Scope*/ 31|128,1/*159*/, /*->34066*/
/*33907*/       OPC_CheckChild1Integer, 92|128,1/*220*/, 
/*33910*/       OPC_RecordChild2, // #1 = $addr
/*33911*/       OPC_CheckChild2Type, MVT::i32,
/*33913*/       OPC_Scope, 25, /*->33940*/ // 6 children in Scope
/*33915*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*33917*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33919*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*33922*/         OPC_EmitMergeInputChains1_0,
/*33923*/         OPC_EmitInteger, MVT::i32, 14, 
/*33926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33929*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*33940*/       /*Scope*/ 24, /*->33965*/
/*33941*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*33943*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33945*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33948*/         OPC_EmitMergeInputChains1_0,
/*33949*/         OPC_EmitInteger, MVT::i32, 14, 
/*33952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*33965*/       /*Scope*/ 24, /*->33990*/
/*33966*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*33968*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33970*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33973*/         OPC_EmitMergeInputChains1_0,
/*33974*/         OPC_EmitInteger, MVT::i32, 14, 
/*33977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*33990*/       /*Scope*/ 24, /*->34015*/
/*33991*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*33993*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33995*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33998*/         OPC_EmitMergeInputChains1_0,
/*33999*/         OPC_EmitInteger, MVT::i32, 14, 
/*34002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*34015*/       /*Scope*/ 24, /*->34040*/
/*34016*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*34018*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34020*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34023*/         OPC_EmitMergeInputChains1_0,
/*34024*/         OPC_EmitInteger, MVT::i32, 14, 
/*34027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*34040*/       /*Scope*/ 24, /*->34065*/
/*34041*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*34043*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34045*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34048*/         OPC_EmitMergeInputChains1_0,
/*34049*/         OPC_EmitInteger, MVT::i32, 14, 
/*34052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*34065*/       0, /*End of Scope*/
/*34066*/     /*Scope*/ 30|128,1/*158*/, /*->34226*/
/*34068*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*34071*/       OPC_RecordChild2, // #1 = $addr
/*34072*/       OPC_CheckChild2Type, MVT::i32,
/*34074*/       OPC_Scope, 24, /*->34100*/ // 6 children in Scope
/*34076*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*34078*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34080*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34083*/         OPC_EmitMergeInputChains1_0,
/*34084*/         OPC_EmitInteger, MVT::i32, 14, 
/*34087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*34100*/       /*Scope*/ 24, /*->34125*/
/*34101*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*34103*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34105*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34108*/         OPC_EmitMergeInputChains1_0,
/*34109*/         OPC_EmitInteger, MVT::i32, 14, 
/*34112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*34125*/       /*Scope*/ 24, /*->34150*/
/*34126*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*34128*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34130*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34133*/         OPC_EmitMergeInputChains1_0,
/*34134*/         OPC_EmitInteger, MVT::i32, 14, 
/*34137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34140*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*34150*/       /*Scope*/ 24, /*->34175*/
/*34151*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*34153*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34155*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34158*/         OPC_EmitMergeInputChains1_0,
/*34159*/         OPC_EmitInteger, MVT::i32, 14, 
/*34162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*34175*/       /*Scope*/ 24, /*->34200*/
/*34176*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*34178*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34180*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34183*/         OPC_EmitMergeInputChains1_0,
/*34184*/         OPC_EmitInteger, MVT::i32, 14, 
/*34187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*34200*/       /*Scope*/ 24, /*->34225*/
/*34201*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*34203*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34205*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34208*/         OPC_EmitMergeInputChains1_0,
/*34209*/         OPC_EmitInteger, MVT::i32, 14, 
/*34212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*34225*/       0, /*End of Scope*/
/*34226*/     /*Scope*/ 23, /*->34250*/
/*34227*/       OPC_CheckChild1Integer, 99|128,2/*355*/, 
/*34230*/       OPC_RecordChild2, // #1 = $size
/*34231*/       OPC_MoveChild, 2,
/*34233*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34236*/       OPC_MoveParent,
/*34237*/       OPC_RecordChild3, // #2 = $Rn
/*34238*/       OPC_EmitMergeInputChains1_0,
/*34239*/       OPC_EmitConvertToTarget, 1,
/*34241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 355:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*34250*/     0, /*End of Scope*/
/*34251*/   /*SwitchOpcode*/ 114, TARGET_VAL(ARMISD::BR_JT),// ->34368
/*34254*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*34255*/     OPC_Scope, 73, /*->34330*/ // 2 children in Scope
/*34257*/       OPC_MoveChild, 1,
/*34259*/       OPC_SwitchOpcode /*2 cases */, 39, TARGET_VAL(ISD::LOAD),// ->34302
/*34263*/         OPC_RecordMemRef,
/*34264*/         OPC_RecordNode, // #1 = 'ld' chained node
/*34265*/         OPC_CheckFoldableChainNode,
/*34266*/         OPC_RecordChild1, // #2 = $target
/*34267*/         OPC_CheckChild1Type, MVT::i32,
/*34269*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*34271*/         OPC_CheckPredicate, 63, // Predicate_load
/*34273*/         OPC_CheckType, MVT::i32,
/*34275*/         OPC_MoveParent,
/*34276*/         OPC_RecordChild2, // #3 = $jt
/*34277*/         OPC_MoveChild, 2,
/*34279*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34282*/         OPC_MoveParent,
/*34283*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34285*/         OPC_CheckComplexPat, /*CP*/31, /*#*/2, // SelectAddrMode2:$target #4 #5 #6
/*34288*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*34292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 4, 5, 6, 3, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt) - Complexity = 22
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt)
/*34302*/       /*SwitchOpcode*/ 24, TARGET_VAL(ISD::ADD),// ->34329
/*34305*/         OPC_RecordChild0, // #1 = $target
/*34306*/         OPC_RecordChild1, // #2 = $idx
/*34307*/         OPC_CheckType, MVT::i32,
/*34309*/         OPC_MoveParent,
/*34310*/         OPC_RecordChild2, // #3 = $jt
/*34311*/         OPC_MoveChild, 2,
/*34313*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34316*/         OPC_MoveParent,
/*34317*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34319*/         OPC_EmitMergeInputChains1_0,
/*34320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt) - Complexity = 9
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt)
/*34329*/       0, // EndSwitchOpcode
/*34330*/     /*Scope*/ 36, /*->34367*/
/*34331*/       OPC_RecordChild1, // #1 = $target
/*34332*/       OPC_CheckChild1Type, MVT::i32,
/*34334*/       OPC_RecordChild2, // #2 = $jt
/*34335*/       OPC_MoveChild, 2,
/*34337*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34340*/       OPC_MoveParent,
/*34341*/       OPC_Scope, 11, /*->34354*/ // 2 children in Scope
/*34343*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34345*/         OPC_EmitMergeInputChains1_0,
/*34346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt)
/*34354*/       /*Scope*/ 11, /*->34366*/
/*34355*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34357*/         OPC_EmitMergeInputChains1_0,
/*34358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt)
/*34366*/       0, /*End of Scope*/
/*34367*/     0, /*End of Scope*/
/*34368*/   /*SwitchOpcode*/ 55|128,15/*1975*/, TARGET_VAL(ISD::XOR),// ->36347
/*34372*/     OPC_Scope, 81|128,1/*209*/, /*->34584*/ // 7 children in Scope
/*34375*/       OPC_RecordChild0, // #0 = $shift
/*34376*/       OPC_Scope, 97, /*->34475*/ // 3 children in Scope
/*34378*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34389*/         OPC_CheckType, MVT::i32,
/*34391*/         OPC_Scope, 27, /*->34420*/ // 3 children in Scope
/*34393*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34395*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*34398*/           OPC_EmitInteger, MVT::i32, 14, 
/*34401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34407*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*34420*/         /*Scope*/ 26, /*->34447*/
/*34421*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34423*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*34426*/           OPC_EmitInteger, MVT::i32, 14, 
/*34429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34435*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*34447*/         /*Scope*/ 26, /*->34474*/
/*34448*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34450*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*34453*/           OPC_EmitInteger, MVT::i32, 14, 
/*34456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34462*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*34474*/         0, /*End of Scope*/
/*34475*/       /*Scope*/ 61, /*->34537*/
/*34476*/         OPC_RecordChild1, // #1 = $shift
/*34477*/         OPC_CheckType, MVT::i32,
/*34479*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34481*/         OPC_Scope, 26, /*->34509*/ // 2 children in Scope
/*34483*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*34486*/           OPC_EmitInteger, MVT::i32, 14, 
/*34489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34495*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34509*/         /*Scope*/ 26, /*->34536*/
/*34510*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*34513*/           OPC_EmitInteger, MVT::i32, 14, 
/*34516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34519*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34522*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34536*/         0, /*End of Scope*/
/*34537*/       /*Scope*/ 45, /*->34583*/
/*34538*/         OPC_MoveChild, 0,
/*34540*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34543*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34545*/         OPC_MoveParent,
/*34546*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34557*/         OPC_CheckType, MVT::i32,
/*34559*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34561*/         OPC_EmitConvertToTarget, 0,
/*34563*/         OPC_EmitInteger, MVT::i32, 14, 
/*34566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34583*/       0, /*End of Scope*/
/*34584*/     /*Scope*/ 46, /*->34631*/
/*34585*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34596*/       OPC_RecordChild1, // #0 = $imm
/*34597*/       OPC_MoveChild, 1,
/*34599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34602*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34604*/       OPC_MoveParent,
/*34605*/       OPC_CheckType, MVT::i32,
/*34607*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34609*/       OPC_EmitConvertToTarget, 0,
/*34611*/       OPC_EmitInteger, MVT::i32, 14, 
/*34614*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34631*/     /*Scope*/ 102|128,2/*358*/, /*->34991*/
/*34633*/       OPC_RecordChild0, // #0 = $Rn
/*34634*/       OPC_Scope, 117, /*->34753*/ // 3 children in Scope
/*34636*/         OPC_RecordChild1, // #1 = $shift
/*34637*/         OPC_CheckType, MVT::i32,
/*34639*/         OPC_Scope, 27, /*->34668*/ // 4 children in Scope
/*34641*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34643*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*34646*/           OPC_EmitInteger, MVT::i32, 14, 
/*34649*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34652*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34655*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34668*/         /*Scope*/ 27, /*->34696*/
/*34669*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34671*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34674*/           OPC_EmitInteger, MVT::i32, 14, 
/*34677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34683*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34696*/         /*Scope*/ 27, /*->34724*/
/*34697*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34699*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*34702*/           OPC_EmitInteger, MVT::i32, 14, 
/*34705*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34711*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34724*/         /*Scope*/ 27, /*->34752*/
/*34725*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34727*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34730*/           OPC_EmitInteger, MVT::i32, 14, 
/*34733*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34739*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34752*/         0, /*End of Scope*/
/*34753*/       /*Scope*/ 84, /*->34838*/
/*34754*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34765*/         OPC_CheckType, MVT::i32,
/*34767*/         OPC_Scope, 22, /*->34791*/ // 3 children in Scope
/*34769*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34771*/           OPC_EmitInteger, MVT::i32, 14, 
/*34774*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34777*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34780*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*34791*/         /*Scope*/ 22, /*->34814*/
/*34792*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34794*/           OPC_EmitInteger, MVT::i32, 14, 
/*34797*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34803*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*34814*/         /*Scope*/ 22, /*->34837*/
/*34815*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34817*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34820*/           OPC_EmitInteger, MVT::i32, 14, 
/*34823*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34826*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*34837*/         0, /*End of Scope*/
/*34838*/       /*Scope*/ 22|128,1/*150*/, /*->34990*/
/*34840*/         OPC_RecordChild1, // #1 = $imm
/*34841*/         OPC_Scope, 69, /*->34912*/ // 2 children in Scope
/*34843*/           OPC_MoveChild, 1,
/*34845*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34848*/           OPC_Scope, 30, /*->34880*/ // 2 children in Scope
/*34850*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*34852*/             OPC_MoveParent,
/*34853*/             OPC_CheckType, MVT::i32,
/*34855*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34857*/             OPC_EmitConvertToTarget, 1,
/*34859*/             OPC_EmitInteger, MVT::i32, 14, 
/*34862*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34865*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34868*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34880*/           /*Scope*/ 30, /*->34911*/
/*34881*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34883*/             OPC_MoveParent,
/*34884*/             OPC_CheckType, MVT::i32,
/*34886*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34888*/             OPC_EmitConvertToTarget, 1,
/*34890*/             OPC_EmitInteger, MVT::i32, 14, 
/*34893*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34896*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34899*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*34911*/           0, /*End of Scope*/
/*34912*/         /*Scope*/ 76, /*->34989*/
/*34913*/           OPC_CheckType, MVT::i32,
/*34915*/           OPC_Scope, 23, /*->34940*/ // 3 children in Scope
/*34917*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34919*/             OPC_EmitInteger, MVT::i32, 14, 
/*34922*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34925*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34928*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*34940*/           /*Scope*/ 23, /*->34964*/
/*34941*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34943*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34946*/             OPC_EmitInteger, MVT::i32, 14, 
/*34949*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34952*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*34964*/           /*Scope*/ 23, /*->34988*/
/*34965*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34967*/             OPC_EmitInteger, MVT::i32, 14, 
/*34970*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34973*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34976*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*34988*/           0, /*End of Scope*/
/*34989*/         0, /*End of Scope*/
/*34990*/       0, /*End of Scope*/
/*34991*/     /*Scope*/ 61|128,8/*1085*/, /*->36078*/
/*34993*/       OPC_MoveChild, 0,
/*34995*/       OPC_SwitchOpcode /*3 cases */, 21|128,6/*789*/, TARGET_VAL(ISD::BITCAST),// ->35789
/*35000*/         OPC_MoveChild, 0,
/*35002*/         OPC_SwitchOpcode /*2 cases */, 103|128,2/*359*/, TARGET_VAL(ARMISD::VSHRs),// ->35366
/*35007*/           OPC_RecordChild0, // #0 = $src
/*35008*/           OPC_Scope, 48|128,1/*176*/, /*->35187*/ // 2 children in Scope
/*35011*/             OPC_CheckChild1Integer, 7, 
/*35013*/             OPC_SwitchType /*2 cases */, 84, MVT::v8i8,// ->35100
/*35016*/               OPC_MoveParent,
/*35017*/               OPC_MoveParent,
/*35018*/               OPC_MoveChild, 1,
/*35020*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35023*/               OPC_MoveChild, 0,
/*35025*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35028*/               OPC_Scope, 34, /*->35064*/ // 2 children in Scope
/*35030*/                 OPC_CheckChild0Same, 0,
/*35032*/                 OPC_MoveChild, 1,
/*35034*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35037*/                 OPC_CheckChild0Same, 0,
/*35039*/                 OPC_CheckChild1Integer, 7, 
/*35041*/                 OPC_MoveParent,
/*35042*/                 OPC_CheckType, MVT::v8i8,
/*35044*/                 OPC_MoveParent,
/*35045*/                 OPC_MoveParent,
/*35046*/                 OPC_CheckType, MVT::v2i32,
/*35048*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35051*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35054*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35064*/               /*Scope*/ 34, /*->35099*/
/*35065*/                 OPC_MoveChild, 0,
/*35067*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35070*/                 OPC_CheckChild0Same, 0,
/*35072*/                 OPC_CheckChild1Integer, 7, 
/*35074*/                 OPC_MoveParent,
/*35075*/                 OPC_CheckChild1Same, 0,
/*35077*/                 OPC_CheckType, MVT::v8i8,
/*35079*/                 OPC_MoveParent,
/*35080*/                 OPC_MoveParent,
/*35081*/                 OPC_CheckType, MVT::v2i32,
/*35083*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35086*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35089*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35099*/               0, /*End of Scope*/
/*35100*/             /*SwitchType*/ 84, MVT::v16i8,// ->35186
/*35102*/               OPC_MoveParent,
/*35103*/               OPC_MoveParent,
/*35104*/               OPC_MoveChild, 1,
/*35106*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35109*/               OPC_MoveChild, 0,
/*35111*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35114*/               OPC_Scope, 34, /*->35150*/ // 2 children in Scope
/*35116*/                 OPC_CheckChild0Same, 0,
/*35118*/                 OPC_MoveChild, 1,
/*35120*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35123*/                 OPC_CheckChild0Same, 0,
/*35125*/                 OPC_CheckChild1Integer, 7, 
/*35127*/                 OPC_MoveParent,
/*35128*/                 OPC_CheckType, MVT::v16i8,
/*35130*/                 OPC_MoveParent,
/*35131*/                 OPC_MoveParent,
/*35132*/                 OPC_CheckType, MVT::v4i32,
/*35134*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35137*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35140*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35150*/               /*Scope*/ 34, /*->35185*/
/*35151*/                 OPC_MoveChild, 0,
/*35153*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35156*/                 OPC_CheckChild0Same, 0,
/*35158*/                 OPC_CheckChild1Integer, 7, 
/*35160*/                 OPC_MoveParent,
/*35161*/                 OPC_CheckChild1Same, 0,
/*35163*/                 OPC_CheckType, MVT::v16i8,
/*35165*/                 OPC_MoveParent,
/*35166*/                 OPC_MoveParent,
/*35167*/                 OPC_CheckType, MVT::v4i32,
/*35169*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35172*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35175*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35185*/               0, /*End of Scope*/
/*35186*/             0, // EndSwitchType
/*35187*/           /*Scope*/ 48|128,1/*176*/, /*->35365*/
/*35189*/             OPC_CheckChild1Integer, 15, 
/*35191*/             OPC_SwitchType /*2 cases */, 84, MVT::v4i16,// ->35278
/*35194*/               OPC_MoveParent,
/*35195*/               OPC_MoveParent,
/*35196*/               OPC_MoveChild, 1,
/*35198*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35201*/               OPC_MoveChild, 0,
/*35203*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35206*/               OPC_Scope, 34, /*->35242*/ // 2 children in Scope
/*35208*/                 OPC_CheckChild0Same, 0,
/*35210*/                 OPC_MoveChild, 1,
/*35212*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35215*/                 OPC_CheckChild0Same, 0,
/*35217*/                 OPC_CheckChild1Integer, 15, 
/*35219*/                 OPC_MoveParent,
/*35220*/                 OPC_CheckType, MVT::v4i16,
/*35222*/                 OPC_MoveParent,
/*35223*/                 OPC_MoveParent,
/*35224*/                 OPC_CheckType, MVT::v2i32,
/*35226*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35229*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35232*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35242*/               /*Scope*/ 34, /*->35277*/
/*35243*/                 OPC_MoveChild, 0,
/*35245*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35248*/                 OPC_CheckChild0Same, 0,
/*35250*/                 OPC_CheckChild1Integer, 15, 
/*35252*/                 OPC_MoveParent,
/*35253*/                 OPC_CheckChild1Same, 0,
/*35255*/                 OPC_CheckType, MVT::v4i16,
/*35257*/                 OPC_MoveParent,
/*35258*/                 OPC_MoveParent,
/*35259*/                 OPC_CheckType, MVT::v2i32,
/*35261*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35264*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35267*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35277*/               0, /*End of Scope*/
/*35278*/             /*SwitchType*/ 84, MVT::v8i16,// ->35364
/*35280*/               OPC_MoveParent,
/*35281*/               OPC_MoveParent,
/*35282*/               OPC_MoveChild, 1,
/*35284*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35287*/               OPC_MoveChild, 0,
/*35289*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35292*/               OPC_Scope, 34, /*->35328*/ // 2 children in Scope
/*35294*/                 OPC_CheckChild0Same, 0,
/*35296*/                 OPC_MoveChild, 1,
/*35298*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35301*/                 OPC_CheckChild0Same, 0,
/*35303*/                 OPC_CheckChild1Integer, 15, 
/*35305*/                 OPC_MoveParent,
/*35306*/                 OPC_CheckType, MVT::v8i16,
/*35308*/                 OPC_MoveParent,
/*35309*/                 OPC_MoveParent,
/*35310*/                 OPC_CheckType, MVT::v4i32,
/*35312*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35315*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35318*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35328*/               /*Scope*/ 34, /*->35363*/
/*35329*/                 OPC_MoveChild, 0,
/*35331*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35334*/                 OPC_CheckChild0Same, 0,
/*35336*/                 OPC_CheckChild1Integer, 15, 
/*35338*/                 OPC_MoveParent,
/*35339*/                 OPC_CheckChild1Same, 0,
/*35341*/                 OPC_CheckType, MVT::v8i16,
/*35343*/                 OPC_MoveParent,
/*35344*/                 OPC_MoveParent,
/*35345*/                 OPC_CheckType, MVT::v4i32,
/*35347*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35350*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35353*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35363*/               0, /*End of Scope*/
/*35364*/             0, // EndSwitchType
/*35365*/           0, /*End of Scope*/
/*35366*/         /*SwitchOpcode*/ 34|128,3/*418*/, TARGET_VAL(ISD::ADD),// ->35788
/*35370*/           OPC_Scope, 51, /*->35423*/ // 8 children in Scope
/*35372*/             OPC_RecordChild0, // #0 = $src
/*35373*/             OPC_MoveChild, 1,
/*35375*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35378*/             OPC_CheckChild0Same, 0,
/*35380*/             OPC_CheckChild1Integer, 7, 
/*35382*/             OPC_MoveParent,
/*35383*/             OPC_CheckType, MVT::v8i8,
/*35385*/             OPC_MoveParent,
/*35386*/             OPC_MoveParent,
/*35387*/             OPC_MoveChild, 1,
/*35389*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35392*/             OPC_MoveChild, 0,
/*35394*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35397*/             OPC_CheckChild0Same, 0,
/*35399*/             OPC_CheckChild1Integer, 7, 
/*35401*/             OPC_CheckType, MVT::v8i8,
/*35403*/             OPC_MoveParent,
/*35404*/             OPC_MoveParent,
/*35405*/             OPC_CheckType, MVT::v2i32,
/*35407*/             OPC_EmitInteger, MVT::i32, 14, 
/*35410*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35413*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35423*/           /*Scope*/ 51, /*->35475*/
/*35424*/             OPC_MoveChild, 0,
/*35426*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35429*/             OPC_RecordChild0, // #0 = $src
/*35430*/             OPC_CheckChild1Integer, 7, 
/*35432*/             OPC_MoveParent,
/*35433*/             OPC_CheckChild1Same, 0,
/*35435*/             OPC_CheckType, MVT::v8i8,
/*35437*/             OPC_MoveParent,
/*35438*/             OPC_MoveParent,
/*35439*/             OPC_MoveChild, 1,
/*35441*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35444*/             OPC_MoveChild, 0,
/*35446*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35449*/             OPC_CheckChild0Same, 0,
/*35451*/             OPC_CheckChild1Integer, 7, 
/*35453*/             OPC_CheckType, MVT::v8i8,
/*35455*/             OPC_MoveParent,
/*35456*/             OPC_MoveParent,
/*35457*/             OPC_CheckType, MVT::v2i32,
/*35459*/             OPC_EmitInteger, MVT::i32, 14, 
/*35462*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35465*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35475*/           /*Scope*/ 51, /*->35527*/
/*35476*/             OPC_RecordChild0, // #0 = $src
/*35477*/             OPC_MoveChild, 1,
/*35479*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35482*/             OPC_CheckChild0Same, 0,
/*35484*/             OPC_CheckChild1Integer, 15, 
/*35486*/             OPC_MoveParent,
/*35487*/             OPC_CheckType, MVT::v4i16,
/*35489*/             OPC_MoveParent,
/*35490*/             OPC_MoveParent,
/*35491*/             OPC_MoveChild, 1,
/*35493*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35496*/             OPC_MoveChild, 0,
/*35498*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35501*/             OPC_CheckChild0Same, 0,
/*35503*/             OPC_CheckChild1Integer, 15, 
/*35505*/             OPC_CheckType, MVT::v4i16,
/*35507*/             OPC_MoveParent,
/*35508*/             OPC_MoveParent,
/*35509*/             OPC_CheckType, MVT::v2i32,
/*35511*/             OPC_EmitInteger, MVT::i32, 14, 
/*35514*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35517*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35527*/           /*Scope*/ 51, /*->35579*/
/*35528*/             OPC_MoveChild, 0,
/*35530*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35533*/             OPC_RecordChild0, // #0 = $src
/*35534*/             OPC_CheckChild1Integer, 15, 
/*35536*/             OPC_MoveParent,
/*35537*/             OPC_CheckChild1Same, 0,
/*35539*/             OPC_CheckType, MVT::v4i16,
/*35541*/             OPC_MoveParent,
/*35542*/             OPC_MoveParent,
/*35543*/             OPC_MoveChild, 1,
/*35545*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35548*/             OPC_MoveChild, 0,
/*35550*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35553*/             OPC_CheckChild0Same, 0,
/*35555*/             OPC_CheckChild1Integer, 15, 
/*35557*/             OPC_CheckType, MVT::v4i16,
/*35559*/             OPC_MoveParent,
/*35560*/             OPC_MoveParent,
/*35561*/             OPC_CheckType, MVT::v2i32,
/*35563*/             OPC_EmitInteger, MVT::i32, 14, 
/*35566*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35569*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35579*/           /*Scope*/ 51, /*->35631*/
/*35580*/             OPC_RecordChild0, // #0 = $src
/*35581*/             OPC_MoveChild, 1,
/*35583*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35586*/             OPC_CheckChild0Same, 0,
/*35588*/             OPC_CheckChild1Integer, 7, 
/*35590*/             OPC_MoveParent,
/*35591*/             OPC_CheckType, MVT::v16i8,
/*35593*/             OPC_MoveParent,
/*35594*/             OPC_MoveParent,
/*35595*/             OPC_MoveChild, 1,
/*35597*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35600*/             OPC_MoveChild, 0,
/*35602*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35605*/             OPC_CheckChild0Same, 0,
/*35607*/             OPC_CheckChild1Integer, 7, 
/*35609*/             OPC_CheckType, MVT::v16i8,
/*35611*/             OPC_MoveParent,
/*35612*/             OPC_MoveParent,
/*35613*/             OPC_CheckType, MVT::v4i32,
/*35615*/             OPC_EmitInteger, MVT::i32, 14, 
/*35618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35631*/           /*Scope*/ 51, /*->35683*/
/*35632*/             OPC_MoveChild, 0,
/*35634*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35637*/             OPC_RecordChild0, // #0 = $src
/*35638*/             OPC_CheckChild1Integer, 7, 
/*35640*/             OPC_MoveParent,
/*35641*/             OPC_CheckChild1Same, 0,
/*35643*/             OPC_CheckType, MVT::v16i8,
/*35645*/             OPC_MoveParent,
/*35646*/             OPC_MoveParent,
/*35647*/             OPC_MoveChild, 1,
/*35649*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35652*/             OPC_MoveChild, 0,
/*35654*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35657*/             OPC_CheckChild0Same, 0,
/*35659*/             OPC_CheckChild1Integer, 7, 
/*35661*/             OPC_CheckType, MVT::v16i8,
/*35663*/             OPC_MoveParent,
/*35664*/             OPC_MoveParent,
/*35665*/             OPC_CheckType, MVT::v4i32,
/*35667*/             OPC_EmitInteger, MVT::i32, 14, 
/*35670*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35673*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35683*/           /*Scope*/ 51, /*->35735*/
/*35684*/             OPC_RecordChild0, // #0 = $src
/*35685*/             OPC_MoveChild, 1,
/*35687*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35690*/             OPC_CheckChild0Same, 0,
/*35692*/             OPC_CheckChild1Integer, 15, 
/*35694*/             OPC_MoveParent,
/*35695*/             OPC_CheckType, MVT::v8i16,
/*35697*/             OPC_MoveParent,
/*35698*/             OPC_MoveParent,
/*35699*/             OPC_MoveChild, 1,
/*35701*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35704*/             OPC_MoveChild, 0,
/*35706*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35709*/             OPC_CheckChild0Same, 0,
/*35711*/             OPC_CheckChild1Integer, 15, 
/*35713*/             OPC_CheckType, MVT::v8i16,
/*35715*/             OPC_MoveParent,
/*35716*/             OPC_MoveParent,
/*35717*/             OPC_CheckType, MVT::v4i32,
/*35719*/             OPC_EmitInteger, MVT::i32, 14, 
/*35722*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35725*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35735*/           /*Scope*/ 51, /*->35787*/
/*35736*/             OPC_MoveChild, 0,
/*35738*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35741*/             OPC_RecordChild0, // #0 = $src
/*35742*/             OPC_CheckChild1Integer, 15, 
/*35744*/             OPC_MoveParent,
/*35745*/             OPC_CheckChild1Same, 0,
/*35747*/             OPC_CheckType, MVT::v8i16,
/*35749*/             OPC_MoveParent,
/*35750*/             OPC_MoveParent,
/*35751*/             OPC_MoveChild, 1,
/*35753*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35756*/             OPC_MoveChild, 0,
/*35758*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35761*/             OPC_CheckChild0Same, 0,
/*35763*/             OPC_CheckChild1Integer, 15, 
/*35765*/             OPC_CheckType, MVT::v8i16,
/*35767*/             OPC_MoveParent,
/*35768*/             OPC_MoveParent,
/*35769*/             OPC_CheckType, MVT::v4i32,
/*35771*/             OPC_EmitInteger, MVT::i32, 14, 
/*35774*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35777*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35787*/           0, /*End of Scope*/
/*35788*/         0, // EndSwitchOpcode
/*35789*/       /*SwitchOpcode*/ 115, TARGET_VAL(ARMISD::VSHRs),// ->35907
/*35792*/         OPC_RecordChild0, // #0 = $src
/*35793*/         OPC_CheckChild1Integer, 31, 
/*35795*/         OPC_MoveParent,
/*35796*/         OPC_MoveChild, 1,
/*35798*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35801*/         OPC_Scope, 51, /*->35854*/ // 2 children in Scope
/*35803*/           OPC_CheckChild0Same, 0,
/*35805*/           OPC_MoveChild, 1,
/*35807*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35810*/           OPC_CheckChild0Same, 0,
/*35812*/           OPC_CheckChild1Integer, 31, 
/*35814*/           OPC_MoveParent,
/*35815*/           OPC_MoveParent,
/*35816*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->35835
/*35819*/             OPC_EmitInteger, MVT::i32, 14, 
/*35822*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35825*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35835*/           /*SwitchType*/ 16, MVT::v4i32,// ->35853
/*35837*/             OPC_EmitInteger, MVT::i32, 14, 
/*35840*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35843*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35853*/           0, // EndSwitchType
/*35854*/         /*Scope*/ 51, /*->35906*/
/*35855*/           OPC_MoveChild, 0,
/*35857*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35860*/           OPC_CheckChild0Same, 0,
/*35862*/           OPC_CheckChild1Integer, 31, 
/*35864*/           OPC_MoveParent,
/*35865*/           OPC_CheckChild1Same, 0,
/*35867*/           OPC_MoveParent,
/*35868*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->35887
/*35871*/             OPC_EmitInteger, MVT::i32, 14, 
/*35874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35877*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35887*/           /*SwitchType*/ 16, MVT::v4i32,// ->35905
/*35889*/             OPC_EmitInteger, MVT::i32, 14, 
/*35892*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35895*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35905*/           0, // EndSwitchType
/*35906*/         0, /*End of Scope*/
/*35907*/       /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ISD::ADD),// ->36077
/*35911*/         OPC_Scope, 40, /*->35953*/ // 4 children in Scope
/*35913*/           OPC_RecordChild0, // #0 = $src
/*35914*/           OPC_MoveChild, 1,
/*35916*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35919*/           OPC_CheckChild0Same, 0,
/*35921*/           OPC_CheckChild1Integer, 31, 
/*35923*/           OPC_MoveParent,
/*35924*/           OPC_MoveParent,
/*35925*/           OPC_MoveChild, 1,
/*35927*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35930*/           OPC_CheckChild0Same, 0,
/*35932*/           OPC_CheckChild1Integer, 31, 
/*35934*/           OPC_MoveParent,
/*35935*/           OPC_CheckType, MVT::v2i32,
/*35937*/           OPC_EmitInteger, MVT::i32, 14, 
/*35940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35953*/         /*Scope*/ 40, /*->35994*/
/*35954*/           OPC_MoveChild, 0,
/*35956*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35959*/           OPC_RecordChild0, // #0 = $src
/*35960*/           OPC_CheckChild1Integer, 31, 
/*35962*/           OPC_MoveParent,
/*35963*/           OPC_CheckChild1Same, 0,
/*35965*/           OPC_MoveParent,
/*35966*/           OPC_MoveChild, 1,
/*35968*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35971*/           OPC_CheckChild0Same, 0,
/*35973*/           OPC_CheckChild1Integer, 31, 
/*35975*/           OPC_MoveParent,
/*35976*/           OPC_CheckType, MVT::v2i32,
/*35978*/           OPC_EmitInteger, MVT::i32, 14, 
/*35981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35984*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35994*/         /*Scope*/ 40, /*->36035*/
/*35995*/           OPC_RecordChild0, // #0 = $src
/*35996*/           OPC_MoveChild, 1,
/*35998*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36001*/           OPC_CheckChild0Same, 0,
/*36003*/           OPC_CheckChild1Integer, 31, 
/*36005*/           OPC_MoveParent,
/*36006*/           OPC_MoveParent,
/*36007*/           OPC_MoveChild, 1,
/*36009*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36012*/           OPC_CheckChild0Same, 0,
/*36014*/           OPC_CheckChild1Integer, 31, 
/*36016*/           OPC_MoveParent,
/*36017*/           OPC_CheckType, MVT::v4i32,
/*36019*/           OPC_EmitInteger, MVT::i32, 14, 
/*36022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36025*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*36035*/         /*Scope*/ 40, /*->36076*/
/*36036*/           OPC_MoveChild, 0,
/*36038*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36041*/           OPC_RecordChild0, // #0 = $src
/*36042*/           OPC_CheckChild1Integer, 31, 
/*36044*/           OPC_MoveParent,
/*36045*/           OPC_CheckChild1Same, 0,
/*36047*/           OPC_MoveParent,
/*36048*/           OPC_MoveChild, 1,
/*36050*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36053*/           OPC_CheckChild0Same, 0,
/*36055*/           OPC_CheckChild1Integer, 31, 
/*36057*/           OPC_MoveParent,
/*36058*/           OPC_CheckType, MVT::v4i32,
/*36060*/           OPC_EmitInteger, MVT::i32, 14, 
/*36063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36066*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*36076*/         0, /*End of Scope*/
/*36077*/       0, // EndSwitchOpcode
/*36078*/     /*Scope*/ 109, /*->36188*/
/*36079*/       OPC_RecordChild0, // #0 = $Vm
/*36080*/       OPC_MoveChild, 1,
/*36082*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36085*/       OPC_MoveChild, 0,
/*36087*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*36090*/       OPC_MoveChild, 0,
/*36092*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36095*/       OPC_MoveParent,
/*36096*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*36098*/       OPC_SwitchType /*2 cases */, 42, MVT::v8i8,// ->36143
/*36101*/         OPC_MoveParent,
/*36102*/         OPC_MoveParent,
/*36103*/         OPC_CheckType, MVT::v2i32,
/*36105*/         OPC_Scope, 18, /*->36125*/ // 2 children in Scope
/*36107*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36109*/           OPC_EmitInteger, MVT::i32, 14, 
/*36112*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36115*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*36125*/         /*Scope*/ 16, /*->36142*/
/*36126*/           OPC_EmitInteger, MVT::i32, 14, 
/*36129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36132*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*36142*/         0, /*End of Scope*/
/*36143*/       /*SwitchType*/ 42, MVT::v16i8,// ->36187
/*36145*/         OPC_MoveParent,
/*36146*/         OPC_MoveParent,
/*36147*/         OPC_CheckType, MVT::v4i32,
/*36149*/         OPC_Scope, 18, /*->36169*/ // 2 children in Scope
/*36151*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36153*/           OPC_EmitInteger, MVT::i32, 14, 
/*36156*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36159*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*36169*/         /*Scope*/ 16, /*->36186*/
/*36170*/           OPC_EmitInteger, MVT::i32, 14, 
/*36173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36176*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*36186*/         0, /*End of Scope*/
/*36187*/       0, // EndSwitchType
/*36188*/     /*Scope*/ 110, /*->36299*/
/*36189*/       OPC_MoveChild, 0,
/*36191*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36194*/       OPC_MoveChild, 0,
/*36196*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*36199*/       OPC_MoveChild, 0,
/*36201*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36204*/       OPC_MoveParent,
/*36205*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*36207*/       OPC_SwitchType /*2 cases */, 43, MVT::v8i8,// ->36253
/*36210*/         OPC_MoveParent,
/*36211*/         OPC_MoveParent,
/*36212*/         OPC_RecordChild1, // #0 = $Vm
/*36213*/         OPC_CheckType, MVT::v2i32,
/*36215*/         OPC_Scope, 18, /*->36235*/ // 2 children in Scope
/*36217*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36219*/           OPC_EmitInteger, MVT::i32, 14, 
/*36222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36225*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*36235*/         /*Scope*/ 16, /*->36252*/
/*36236*/           OPC_EmitInteger, MVT::i32, 14, 
/*36239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36242*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*36252*/         0, /*End of Scope*/
/*36253*/       /*SwitchType*/ 43, MVT::v16i8,// ->36298
/*36255*/         OPC_MoveParent,
/*36256*/         OPC_MoveParent,
/*36257*/         OPC_RecordChild1, // #0 = $Vm
/*36258*/         OPC_CheckType, MVT::v4i32,
/*36260*/         OPC_Scope, 18, /*->36280*/ // 2 children in Scope
/*36262*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36264*/           OPC_EmitInteger, MVT::i32, 14, 
/*36267*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36270*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*36280*/         /*Scope*/ 16, /*->36297*/
/*36281*/           OPC_EmitInteger, MVT::i32, 14, 
/*36284*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36287*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*36297*/         0, /*End of Scope*/
/*36298*/       0, // EndSwitchType
/*36299*/     /*Scope*/ 46, /*->36346*/
/*36300*/       OPC_RecordChild0, // #0 = $Vn
/*36301*/       OPC_RecordChild1, // #1 = $Vm
/*36302*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->36324
/*36305*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36307*/         OPC_EmitInteger, MVT::i32, 14, 
/*36310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36324*/       /*SwitchType*/ 19, MVT::v4i32,// ->36345
/*36326*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36328*/         OPC_EmitInteger, MVT::i32, 14, 
/*36331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*36345*/       0, // EndSwitchType
/*36346*/     0, /*End of Scope*/
/*36347*/   /*SwitchOpcode*/ 51|128,5/*691*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->37042
/*36351*/     OPC_RecordMemRef,
/*36352*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*36353*/     OPC_RecordChild1, // #1 = $addr
/*36354*/     OPC_CheckChild1Type, MVT::i32,
/*36356*/     OPC_CheckType, MVT::i32,
/*36358*/     OPC_Scope, 26, /*->36386*/ // 20 children in Scope
/*36360*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36362*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*36364*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36366*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36369*/       OPC_EmitMergeInputChains1_0,
/*36370*/       OPC_EmitInteger, MVT::i32, 14, 
/*36373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36376*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*36386*/     /*Scope*/ 26, /*->36413*/
/*36387*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36389*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*36391*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36393*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36396*/       OPC_EmitMergeInputChains1_0,
/*36397*/       OPC_EmitInteger, MVT::i32, 14, 
/*36400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36403*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*36413*/     /*Scope*/ 26, /*->36440*/
/*36414*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36416*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*36418*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36420*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36423*/       OPC_EmitMergeInputChains1_0,
/*36424*/       OPC_EmitInteger, MVT::i32, 14, 
/*36427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*36440*/     /*Scope*/ 26, /*->36467*/
/*36441*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36443*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*36445*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36447*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36450*/       OPC_EmitMergeInputChains1_0,
/*36451*/       OPC_EmitInteger, MVT::i32, 14, 
/*36454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*36467*/     /*Scope*/ 26, /*->36494*/
/*36468*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36470*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*36472*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36474*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36477*/       OPC_EmitMergeInputChains1_0,
/*36478*/       OPC_EmitInteger, MVT::i32, 14, 
/*36481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*36494*/     /*Scope*/ 26, /*->36521*/
/*36495*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36497*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*36499*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36501*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36504*/       OPC_EmitMergeInputChains1_0,
/*36505*/       OPC_EmitInteger, MVT::i32, 14, 
/*36508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*36521*/     /*Scope*/ 26, /*->36548*/
/*36522*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36524*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36526*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36529*/       OPC_EmitMergeInputChains1_0,
/*36530*/       OPC_EmitInteger, MVT::i32, 14, 
/*36533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*36548*/     /*Scope*/ 26, /*->36575*/
/*36549*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36551*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36553*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*36556*/       OPC_EmitMergeInputChains1_0,
/*36557*/       OPC_EmitInteger, MVT::i32, 14, 
/*36560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*36575*/     /*Scope*/ 26, /*->36602*/
/*36576*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36578*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36580*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36583*/       OPC_EmitMergeInputChains1_0,
/*36584*/       OPC_EmitInteger, MVT::i32, 14, 
/*36587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*36602*/     /*Scope*/ 26, /*->36629*/
/*36603*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36605*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36607*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36610*/       OPC_EmitMergeInputChains1_0,
/*36611*/       OPC_EmitInteger, MVT::i32, 14, 
/*36614*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36617*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*36629*/     /*Scope*/ 26, /*->36656*/
/*36630*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36632*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36634*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36637*/       OPC_EmitMergeInputChains1_0,
/*36638*/       OPC_EmitInteger, MVT::i32, 14, 
/*36641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36644*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*36656*/     /*Scope*/ 26, /*->36683*/
/*36657*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36659*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36661*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36664*/       OPC_EmitMergeInputChains1_0,
/*36665*/       OPC_EmitInteger, MVT::i32, 14, 
/*36668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36671*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*36683*/     /*Scope*/ 25, /*->36709*/
/*36684*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36686*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36688*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36691*/       OPC_EmitMergeInputChains1_0,
/*36692*/       OPC_EmitInteger, MVT::i32, 14, 
/*36695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*36709*/     /*Scope*/ 25, /*->36735*/
/*36710*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36712*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36714*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36717*/       OPC_EmitMergeInputChains1_0,
/*36718*/       OPC_EmitInteger, MVT::i32, 14, 
/*36721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*36735*/     /*Scope*/ 50, /*->36786*/
/*36736*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36738*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36740*/       OPC_Scope, 21, /*->36763*/ // 2 children in Scope
/*36742*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*36745*/         OPC_EmitMergeInputChains1_0,
/*36746*/         OPC_EmitInteger, MVT::i32, 14, 
/*36749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*36763*/       /*Scope*/ 21, /*->36785*/
/*36764*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*36767*/         OPC_EmitMergeInputChains1_0,
/*36768*/         OPC_EmitInteger, MVT::i32, 14, 
/*36771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*36785*/       0, /*End of Scope*/
/*36786*/     /*Scope*/ 50, /*->36837*/
/*36787*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36789*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36791*/       OPC_Scope, 21, /*->36814*/ // 2 children in Scope
/*36793*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*36796*/         OPC_EmitMergeInputChains1_0,
/*36797*/         OPC_EmitInteger, MVT::i32, 14, 
/*36800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*36814*/       /*Scope*/ 21, /*->36836*/
/*36815*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*36818*/         OPC_EmitMergeInputChains1_0,
/*36819*/         OPC_EmitInteger, MVT::i32, 14, 
/*36822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*36836*/       0, /*End of Scope*/
/*36837*/     /*Scope*/ 50, /*->36888*/
/*36838*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36840*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36842*/       OPC_Scope, 21, /*->36865*/ // 2 children in Scope
/*36844*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*36847*/         OPC_EmitMergeInputChains1_0,
/*36848*/         OPC_EmitInteger, MVT::i32, 14, 
/*36851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*36865*/       /*Scope*/ 21, /*->36887*/
/*36866*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*36869*/         OPC_EmitMergeInputChains1_0,
/*36870*/         OPC_EmitInteger, MVT::i32, 14, 
/*36873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*36887*/       0, /*End of Scope*/
/*36888*/     /*Scope*/ 50, /*->36939*/
/*36889*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36891*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36893*/       OPC_Scope, 21, /*->36916*/ // 2 children in Scope
/*36895*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36898*/         OPC_EmitMergeInputChains1_0,
/*36899*/         OPC_EmitInteger, MVT::i32, 14, 
/*36902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36905*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*36916*/       /*Scope*/ 21, /*->36938*/
/*36917*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36920*/         OPC_EmitMergeInputChains1_0,
/*36921*/         OPC_EmitInteger, MVT::i32, 14, 
/*36924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36927*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*36938*/       0, /*End of Scope*/
/*36939*/     /*Scope*/ 50, /*->36990*/
/*36940*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36942*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36944*/       OPC_Scope, 21, /*->36967*/ // 2 children in Scope
/*36946*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36949*/         OPC_EmitMergeInputChains1_0,
/*36950*/         OPC_EmitInteger, MVT::i32, 14, 
/*36953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*36967*/       /*Scope*/ 21, /*->36989*/
/*36968*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36971*/         OPC_EmitMergeInputChains1_0,
/*36972*/         OPC_EmitInteger, MVT::i32, 14, 
/*36975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36978*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*36989*/       0, /*End of Scope*/
/*36990*/     /*Scope*/ 50, /*->37041*/
/*36991*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36993*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36995*/       OPC_Scope, 21, /*->37018*/ // 2 children in Scope
/*36997*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37000*/         OPC_EmitMergeInputChains1_0,
/*37001*/         OPC_EmitInteger, MVT::i32, 14, 
/*37004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*37018*/       /*Scope*/ 21, /*->37040*/
/*37019*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37022*/         OPC_EmitMergeInputChains1_0,
/*37023*/         OPC_EmitInteger, MVT::i32, 14, 
/*37026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*37040*/       0, /*End of Scope*/
/*37041*/     0, /*End of Scope*/
/*37042*/   /*SwitchOpcode*/ 52|128,5/*692*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->37738
/*37046*/     OPC_RecordMemRef,
/*37047*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*37048*/     OPC_RecordChild1, // #1 = $addr
/*37049*/     OPC_CheckChild1Type, MVT::i32,
/*37051*/     OPC_RecordChild2, // #2 = $val
/*37052*/     OPC_CheckChild2Type, MVT::i32,
/*37054*/     OPC_Scope, 26, /*->37082*/ // 20 children in Scope
/*37056*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37058*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*37060*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37062*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37065*/       OPC_EmitMergeInputChains1_0,
/*37066*/       OPC_EmitInteger, MVT::i32, 14, 
/*37069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37082*/     /*Scope*/ 26, /*->37109*/
/*37083*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37085*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*37087*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37089*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37092*/       OPC_EmitMergeInputChains1_0,
/*37093*/       OPC_EmitInteger, MVT::i32, 14, 
/*37096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37109*/     /*Scope*/ 26, /*->37136*/
/*37110*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37112*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*37114*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37116*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37119*/       OPC_EmitMergeInputChains1_0,
/*37120*/       OPC_EmitInteger, MVT::i32, 14, 
/*37123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37136*/     /*Scope*/ 26, /*->37163*/
/*37137*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37139*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*37141*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37143*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37146*/       OPC_EmitMergeInputChains1_0,
/*37147*/       OPC_EmitInteger, MVT::i32, 14, 
/*37150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37163*/     /*Scope*/ 26, /*->37190*/
/*37164*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37166*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*37168*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37170*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37173*/       OPC_EmitMergeInputChains1_0,
/*37174*/       OPC_EmitInteger, MVT::i32, 14, 
/*37177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37180*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37190*/     /*Scope*/ 26, /*->37217*/
/*37191*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37193*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*37195*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37197*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37200*/       OPC_EmitMergeInputChains1_0,
/*37201*/       OPC_EmitInteger, MVT::i32, 14, 
/*37204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37217*/     /*Scope*/ 26, /*->37244*/
/*37218*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37220*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37222*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37225*/       OPC_EmitMergeInputChains1_0,
/*37226*/       OPC_EmitInteger, MVT::i32, 14, 
/*37229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37232*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37244*/     /*Scope*/ 26, /*->37271*/
/*37245*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37247*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37249*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*37252*/       OPC_EmitMergeInputChains1_0,
/*37253*/       OPC_EmitInteger, MVT::i32, 14, 
/*37256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37259*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*37271*/     /*Scope*/ 26, /*->37298*/
/*37272*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37274*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37276*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37279*/       OPC_EmitMergeInputChains1_0,
/*37280*/       OPC_EmitInteger, MVT::i32, 14, 
/*37283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37298*/     /*Scope*/ 26, /*->37325*/
/*37299*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37301*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37303*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37306*/       OPC_EmitMergeInputChains1_0,
/*37307*/       OPC_EmitInteger, MVT::i32, 14, 
/*37310*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37313*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37325*/     /*Scope*/ 26, /*->37352*/
/*37326*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37328*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37330*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37333*/       OPC_EmitMergeInputChains1_0,
/*37334*/       OPC_EmitInteger, MVT::i32, 14, 
/*37337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37352*/     /*Scope*/ 26, /*->37379*/
/*37353*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37355*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37357*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37360*/       OPC_EmitMergeInputChains1_0,
/*37361*/       OPC_EmitInteger, MVT::i32, 14, 
/*37364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37379*/     /*Scope*/ 25, /*->37405*/
/*37380*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37382*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37384*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37387*/       OPC_EmitMergeInputChains1_0,
/*37388*/       OPC_EmitInteger, MVT::i32, 14, 
/*37391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37394*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37405*/     /*Scope*/ 25, /*->37431*/
/*37406*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37408*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37410*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37413*/       OPC_EmitMergeInputChains1_0,
/*37414*/       OPC_EmitInteger, MVT::i32, 14, 
/*37417*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37420*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37431*/     /*Scope*/ 50, /*->37482*/
/*37432*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37434*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37436*/       OPC_Scope, 21, /*->37459*/ // 2 children in Scope
/*37438*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*37441*/         OPC_EmitMergeInputChains1_0,
/*37442*/         OPC_EmitInteger, MVT::i32, 14, 
/*37445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37448*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*37459*/       /*Scope*/ 21, /*->37481*/
/*37460*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*37463*/         OPC_EmitMergeInputChains1_0,
/*37464*/         OPC_EmitInteger, MVT::i32, 14, 
/*37467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*37481*/       0, /*End of Scope*/
/*37482*/     /*Scope*/ 50, /*->37533*/
/*37483*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37485*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37487*/       OPC_Scope, 21, /*->37510*/ // 2 children in Scope
/*37489*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*37492*/         OPC_EmitMergeInputChains1_0,
/*37493*/         OPC_EmitInteger, MVT::i32, 14, 
/*37496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37499*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*37510*/       /*Scope*/ 21, /*->37532*/
/*37511*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*37514*/         OPC_EmitMergeInputChains1_0,
/*37515*/         OPC_EmitInteger, MVT::i32, 14, 
/*37518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*37532*/       0, /*End of Scope*/
/*37533*/     /*Scope*/ 50, /*->37584*/
/*37534*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37536*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37538*/       OPC_Scope, 21, /*->37561*/ // 2 children in Scope
/*37540*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*37543*/         OPC_EmitMergeInputChains1_0,
/*37544*/         OPC_EmitInteger, MVT::i32, 14, 
/*37547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37550*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*37561*/       /*Scope*/ 21, /*->37583*/
/*37562*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*37565*/         OPC_EmitMergeInputChains1_0,
/*37566*/         OPC_EmitInteger, MVT::i32, 14, 
/*37569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*37583*/       0, /*End of Scope*/
/*37584*/     /*Scope*/ 50, /*->37635*/
/*37585*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37587*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37589*/       OPC_Scope, 21, /*->37612*/ // 2 children in Scope
/*37591*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37594*/         OPC_EmitMergeInputChains1_0,
/*37595*/         OPC_EmitInteger, MVT::i32, 14, 
/*37598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37612*/       /*Scope*/ 21, /*->37634*/
/*37613*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37616*/         OPC_EmitMergeInputChains1_0,
/*37617*/         OPC_EmitInteger, MVT::i32, 14, 
/*37620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37634*/       0, /*End of Scope*/
/*37635*/     /*Scope*/ 50, /*->37686*/
/*37636*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37638*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37640*/       OPC_Scope, 21, /*->37663*/ // 2 children in Scope
/*37642*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37645*/         OPC_EmitMergeInputChains1_0,
/*37646*/         OPC_EmitInteger, MVT::i32, 14, 
/*37649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37663*/       /*Scope*/ 21, /*->37685*/
/*37664*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37667*/         OPC_EmitMergeInputChains1_0,
/*37668*/         OPC_EmitInteger, MVT::i32, 14, 
/*37671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37674*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37685*/       0, /*End of Scope*/
/*37686*/     /*Scope*/ 50, /*->37737*/
/*37687*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37689*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37691*/       OPC_Scope, 21, /*->37714*/ // 2 children in Scope
/*37693*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37696*/         OPC_EmitMergeInputChains1_0,
/*37697*/         OPC_EmitInteger, MVT::i32, 14, 
/*37700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37714*/       /*Scope*/ 21, /*->37736*/
/*37715*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37718*/         OPC_EmitMergeInputChains1_0,
/*37719*/         OPC_EmitInteger, MVT::i32, 14, 
/*37722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37736*/       0, /*End of Scope*/
/*37737*/     0, /*End of Scope*/
/*37738*/   /*SwitchOpcode*/ 35|128,2/*291*/, TARGET_VAL(ISD::ROTR),// ->38033
/*37742*/     OPC_Scope, 31, /*->37775*/ // 6 children in Scope
/*37744*/       OPC_MoveChild, 0,
/*37746*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37749*/       OPC_RecordChild0, // #0 = $Rm
/*37750*/       OPC_MoveParent,
/*37751*/       OPC_CheckChild1Integer, 16, 
/*37753*/       OPC_CheckChild1Type, MVT::i32,
/*37755*/       OPC_CheckType, MVT::i32,
/*37757*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*37759*/       OPC_EmitInteger, MVT::i32, 14, 
/*37762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*37775*/     /*Scope*/ 30, /*->37806*/
/*37776*/       OPC_RecordNode, // #0 = $src
/*37777*/       OPC_CheckType, MVT::i32,
/*37779*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37781*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37784*/       OPC_EmitInteger, MVT::i32, 14, 
/*37787*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37790*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37793*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37806*/     /*Scope*/ 53, /*->37860*/
/*37807*/       OPC_MoveChild, 0,
/*37809*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37812*/       OPC_RecordChild0, // #0 = $Rm
/*37813*/       OPC_MoveParent,
/*37814*/       OPC_CheckChild1Integer, 16, 
/*37816*/       OPC_CheckChild1Type, MVT::i32,
/*37818*/       OPC_CheckType, MVT::i32,
/*37820*/       OPC_Scope, 18, /*->37840*/ // 2 children in Scope
/*37822*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*37824*/         OPC_EmitInteger, MVT::i32, 14, 
/*37827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*37840*/       /*Scope*/ 18, /*->37859*/
/*37841*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37843*/         OPC_EmitInteger, MVT::i32, 14, 
/*37846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*37859*/       0, /*End of Scope*/
/*37860*/     /*Scope*/ 43, /*->37904*/
/*37861*/       OPC_RecordChild0, // #0 = $lhs
/*37862*/       OPC_MoveChild, 1,
/*37864*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*37867*/       OPC_RecordChild0, // #1 = $rhs
/*37868*/       OPC_MoveChild, 1,
/*37870*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37873*/       OPC_CheckPredicate, 108, // Predicate_lo5AllOne
/*37875*/       OPC_MoveParent,
/*37876*/       OPC_CheckType, MVT::i32,
/*37878*/       OPC_MoveParent,
/*37879*/       OPC_CheckType, MVT::i32,
/*37881*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37883*/       OPC_EmitInteger, MVT::i32, 14, 
/*37886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*37904*/     /*Scope*/ 29, /*->37934*/
/*37905*/       OPC_RecordNode, // #0 = $src
/*37906*/       OPC_CheckType, MVT::i32,
/*37908*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37910*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37913*/       OPC_EmitInteger, MVT::i32, 14, 
/*37916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37934*/     /*Scope*/ 97, /*->38032*/
/*37935*/       OPC_RecordChild0, // #0 = $Rm
/*37936*/       OPC_RecordChild1, // #1 = $imm
/*37937*/       OPC_Scope, 37, /*->37976*/ // 2 children in Scope
/*37939*/         OPC_MoveChild, 1,
/*37941*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37944*/         OPC_CheckPredicate, 62, // Predicate_imm0_31
/*37946*/         OPC_CheckType, MVT::i32,
/*37948*/         OPC_MoveParent,
/*37949*/         OPC_CheckType, MVT::i32,
/*37951*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37953*/         OPC_EmitConvertToTarget, 1,
/*37955*/         OPC_EmitInteger, MVT::i32, 14, 
/*37958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*37976*/       /*Scope*/ 54, /*->38031*/
/*37977*/         OPC_CheckChild1Type, MVT::i32,
/*37979*/         OPC_CheckType, MVT::i32,
/*37981*/         OPC_Scope, 23, /*->38006*/ // 2 children in Scope
/*37983*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37985*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37988*/           OPC_EmitInteger, MVT::i32, 14, 
/*37991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37994*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38006*/         /*Scope*/ 23, /*->38030*/
/*38007*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38009*/           OPC_EmitInteger, MVT::i32, 14, 
/*38012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38030*/         0, /*End of Scope*/
/*38031*/       0, /*End of Scope*/
/*38032*/     0, /*End of Scope*/
/*38033*/   /*SwitchOpcode*/ 27|128,2/*283*/, TARGET_VAL(ISD::SRA),// ->38320
/*38037*/     OPC_Scope, 31, /*->38070*/ // 5 children in Scope
/*38039*/       OPC_MoveChild, 0,
/*38041*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38044*/       OPC_RecordChild0, // #0 = $Rm
/*38045*/       OPC_MoveParent,
/*38046*/       OPC_CheckChild1Integer, 16, 
/*38048*/       OPC_CheckChild1Type, MVT::i32,
/*38050*/       OPC_CheckType, MVT::i32,
/*38052*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38054*/       OPC_EmitInteger, MVT::i32, 14, 
/*38057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*38070*/     /*Scope*/ 30, /*->38101*/
/*38071*/       OPC_RecordNode, // #0 = $src
/*38072*/       OPC_CheckType, MVT::i32,
/*38074*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38076*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38079*/       OPC_EmitInteger, MVT::i32, 14, 
/*38082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38101*/     /*Scope*/ 53, /*->38155*/
/*38102*/       OPC_MoveChild, 0,
/*38104*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38107*/       OPC_RecordChild0, // #0 = $Rm
/*38108*/       OPC_MoveParent,
/*38109*/       OPC_CheckChild1Integer, 16, 
/*38111*/       OPC_CheckChild1Type, MVT::i32,
/*38113*/       OPC_CheckType, MVT::i32,
/*38115*/       OPC_Scope, 18, /*->38135*/ // 2 children in Scope
/*38117*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*38119*/         OPC_EmitInteger, MVT::i32, 14, 
/*38122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*38135*/       /*Scope*/ 18, /*->38154*/
/*38136*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38138*/         OPC_EmitInteger, MVT::i32, 14, 
/*38141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38144*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*38154*/       0, /*End of Scope*/
/*38155*/     /*Scope*/ 29, /*->38185*/
/*38156*/       OPC_RecordNode, // #0 = $src
/*38157*/       OPC_CheckType, MVT::i32,
/*38159*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38161*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38164*/       OPC_EmitInteger, MVT::i32, 14, 
/*38167*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38185*/     /*Scope*/ 4|128,1/*132*/, /*->38319*/
/*38187*/       OPC_RecordChild0, // #0 = $Rm
/*38188*/       OPC_RecordChild1, // #1 = $imm5
/*38189*/       OPC_Scope, 72, /*->38263*/ // 2 children in Scope
/*38191*/         OPC_MoveChild, 1,
/*38193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38196*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*38198*/         OPC_CheckType, MVT::i32,
/*38200*/         OPC_MoveParent,
/*38201*/         OPC_CheckType, MVT::i32,
/*38203*/         OPC_Scope, 28, /*->38233*/ // 2 children in Scope
/*38205*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38207*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38210*/           OPC_EmitConvertToTarget, 1,
/*38212*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*38215*/           OPC_EmitInteger, MVT::i32, 14, 
/*38218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38221*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*38233*/         /*Scope*/ 28, /*->38262*/
/*38234*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38236*/           OPC_EmitConvertToTarget, 1,
/*38238*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*38241*/           OPC_EmitInteger, MVT::i32, 14, 
/*38244*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38247*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38250*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*38262*/         0, /*End of Scope*/
/*38263*/       /*Scope*/ 54, /*->38318*/
/*38264*/         OPC_CheckChild1Type, MVT::i32,
/*38266*/         OPC_CheckType, MVT::i32,
/*38268*/         OPC_Scope, 23, /*->38293*/ // 2 children in Scope
/*38270*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38272*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38275*/           OPC_EmitInteger, MVT::i32, 14, 
/*38278*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38281*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38293*/         /*Scope*/ 23, /*->38317*/
/*38294*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38296*/           OPC_EmitInteger, MVT::i32, 14, 
/*38299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38305*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38317*/         0, /*End of Scope*/
/*38318*/       0, /*End of Scope*/
/*38319*/     0, /*End of Scope*/
/*38320*/   /*SwitchOpcode*/ 119, TARGET_VAL(ARMISD::PIC_ADD),// ->38442
/*38323*/     OPC_Scope, 67, /*->38392*/ // 2 children in Scope
/*38325*/       OPC_MoveChild, 0,
/*38327*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*38330*/       OPC_RecordMemRef,
/*38331*/       OPC_RecordNode, // #0 = 'ld' chained node
/*38332*/       OPC_CheckFoldableChainNode,
/*38333*/       OPC_MoveChild, 1,
/*38335*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*38338*/       OPC_RecordChild0, // #1 = $addr
/*38339*/       OPC_MoveChild, 0,
/*38341*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*38344*/       OPC_MoveParent,
/*38345*/       OPC_MoveParent,
/*38346*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*38348*/       OPC_CheckPredicate, 63, // Predicate_load
/*38350*/       OPC_MoveParent,
/*38351*/       OPC_RecordChild1, // #2 = $cp
/*38352*/       OPC_MoveChild, 1,
/*38354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38357*/       OPC_MoveParent,
/*38358*/       OPC_CheckType, MVT::i32,
/*38360*/       OPC_Scope, 14, /*->38376*/ // 2 children in Scope
/*38362*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38364*/         OPC_EmitMergeInputChains1_0,
/*38365*/         OPC_EmitConvertToTarget, 2,
/*38367*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38376*/       /*Scope*/ 14, /*->38391*/
/*38377*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38379*/         OPC_EmitMergeInputChains1_0,
/*38380*/         OPC_EmitConvertToTarget, 2,
/*38382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38391*/       0, /*End of Scope*/
/*38392*/     /*Scope*/ 48, /*->38441*/
/*38393*/       OPC_RecordChild0, // #0 = $a
/*38394*/       OPC_RecordChild1, // #1 = $cp
/*38395*/       OPC_MoveChild, 1,
/*38397*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38400*/       OPC_MoveParent,
/*38401*/       OPC_CheckType, MVT::i32,
/*38403*/       OPC_Scope, 21, /*->38426*/ // 2 children in Scope
/*38405*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38407*/         OPC_EmitConvertToTarget, 1,
/*38409*/         OPC_EmitInteger, MVT::i32, 14, 
/*38412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38415*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*38426*/       /*Scope*/ 13, /*->38440*/
/*38427*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*38429*/         OPC_EmitConvertToTarget, 1,
/*38431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*38440*/       0, /*End of Scope*/
/*38441*/     0, /*End of Scope*/
/*38442*/   /*SwitchOpcode*/ 67, TARGET_VAL(ARMISD::BCC_i64),// ->38512
/*38445*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*38446*/     OPC_RecordChild1, // #1 = $cc
/*38447*/     OPC_MoveChild, 1,
/*38449*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38452*/     OPC_MoveParent,
/*38453*/     OPC_RecordChild2, // #2 = $lhs1
/*38454*/     OPC_RecordChild3, // #3 = $lhs2
/*38455*/     OPC_Scope, 28, /*->38485*/ // 2 children in Scope
/*38457*/       OPC_CheckChild4Integer, 0, 
/*38459*/       OPC_MoveChild, 5,
/*38461*/       OPC_CheckInteger, 0, 
/*38463*/       OPC_MoveParent,
/*38464*/       OPC_RecordChild6, // #4 = $dst
/*38465*/       OPC_MoveChild, 6,
/*38467*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38470*/       OPC_MoveParent,
/*38471*/       OPC_EmitMergeInputChains1_0,
/*38472*/       OPC_EmitConvertToTarget, 1,
/*38474*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*38485*/     /*Scope*/ 25, /*->38511*/
/*38486*/       OPC_RecordChild4, // #4 = $rhs1
/*38487*/       OPC_RecordChild5, // #5 = $rhs2
/*38488*/       OPC_RecordChild6, // #6 = $dst
/*38489*/       OPC_MoveChild, 6,
/*38491*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38494*/       OPC_MoveParent,
/*38495*/       OPC_EmitMergeInputChains1_0,
/*38496*/       OPC_EmitConvertToTarget, 1,
/*38498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*38511*/     0, /*End of Scope*/
/*38512*/   /*SwitchOpcode*/ 7|128,19/*2439*/, TARGET_VAL(ISD::SUB),// ->40955
/*38516*/     OPC_Scope, 46|128,1/*174*/, /*->38693*/ // 7 children in Scope
/*38519*/       OPC_RecordChild0, // #0 = $Rn
/*38520*/       OPC_RecordChild1, // #1 = $shift
/*38521*/       OPC_CheckType, MVT::i32,
/*38523*/       OPC_Scope, 110, /*->38635*/ // 2 children in Scope
/*38525*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38527*/         OPC_Scope, 26, /*->38555*/ // 4 children in Scope
/*38529*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38532*/           OPC_EmitInteger, MVT::i32, 14, 
/*38535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38541*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38555*/         /*Scope*/ 26, /*->38582*/
/*38556*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38559*/           OPC_EmitInteger, MVT::i32, 14, 
/*38562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38582*/         /*Scope*/ 25, /*->38608*/
/*38583*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38586*/           OPC_EmitInteger, MVT::i32, 14, 
/*38589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38608*/         /*Scope*/ 25, /*->38634*/
/*38609*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38612*/           OPC_EmitInteger, MVT::i32, 14, 
/*38615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38618*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38621*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38634*/         0, /*End of Scope*/
/*38635*/       /*Scope*/ 56, /*->38692*/
/*38636*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38638*/         OPC_Scope, 25, /*->38665*/ // 2 children in Scope
/*38640*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38643*/           OPC_EmitInteger, MVT::i32, 14, 
/*38646*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38649*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38652*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38665*/         /*Scope*/ 25, /*->38691*/
/*38666*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38669*/           OPC_EmitInteger, MVT::i32, 14, 
/*38672*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38675*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38678*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38691*/         0, /*End of Scope*/
/*38692*/       0, /*End of Scope*/
/*38693*/     /*Scope*/ 27, /*->38721*/
/*38694*/       OPC_CheckChild0Integer, 0, 
/*38696*/       OPC_RecordChild1, // #0 = $Rn
/*38697*/       OPC_CheckType, MVT::i32,
/*38699*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38701*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38704*/       OPC_EmitInteger, MVT::i32, 14, 
/*38707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38710*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*38721*/     /*Scope*/ 88|128,2/*344*/, /*->39067*/
/*38723*/       OPC_RecordChild0, // #0 = $Rn
/*38724*/       OPC_Scope, 36, /*->38762*/ // 6 children in Scope
/*38726*/         OPC_RecordChild1, // #1 = $imm
/*38727*/         OPC_MoveChild, 1,
/*38729*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38732*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38734*/         OPC_MoveParent,
/*38735*/         OPC_CheckType, MVT::i32,
/*38737*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38739*/         OPC_EmitConvertToTarget, 1,
/*38741*/         OPC_EmitInteger, MVT::i32, 14, 
/*38744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38750*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38762*/       /*Scope*/ 36, /*->38799*/
/*38763*/         OPC_MoveChild, 0,
/*38765*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38768*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38770*/         OPC_MoveParent,
/*38771*/         OPC_RecordChild1, // #1 = $Rn
/*38772*/         OPC_CheckType, MVT::i32,
/*38774*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38776*/         OPC_EmitConvertToTarget, 0,
/*38778*/         OPC_EmitInteger, MVT::i32, 14, 
/*38781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38799*/       /*Scope*/ 66, /*->38866*/
/*38800*/         OPC_RecordChild1, // #1 = $imm
/*38801*/         OPC_MoveChild, 1,
/*38803*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38806*/         OPC_Scope, 30, /*->38838*/ // 2 children in Scope
/*38808*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38810*/           OPC_MoveParent,
/*38811*/           OPC_CheckType, MVT::i32,
/*38813*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38815*/           OPC_EmitConvertToTarget, 1,
/*38817*/           OPC_EmitInteger, MVT::i32, 14, 
/*38820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38823*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38826*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38838*/         /*Scope*/ 26, /*->38865*/
/*38839*/           OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*38841*/           OPC_MoveParent,
/*38842*/           OPC_CheckType, MVT::i32,
/*38844*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38846*/           OPC_EmitConvertToTarget, 1,
/*38848*/           OPC_EmitInteger, MVT::i32, 14, 
/*38851*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38854*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38865*/         0, /*End of Scope*/
/*38866*/       /*Scope*/ 36, /*->38903*/
/*38867*/         OPC_MoveChild, 0,
/*38869*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38872*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38874*/         OPC_MoveParent,
/*38875*/         OPC_RecordChild1, // #1 = $Rn
/*38876*/         OPC_CheckType, MVT::i32,
/*38878*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38880*/         OPC_EmitConvertToTarget, 0,
/*38882*/         OPC_EmitInteger, MVT::i32, 14, 
/*38885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38903*/       /*Scope*/ 84, /*->38988*/
/*38904*/         OPC_MoveChild, 1,
/*38906*/         OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::MUL),// ->38959
/*38910*/           OPC_RecordChild0, // #1 = $Rn
/*38911*/           OPC_RecordChild1, // #2 = $Rm
/*38912*/           OPC_MoveParent,
/*38913*/           OPC_CheckType, MVT::i32,
/*38915*/           OPC_Scope, 20, /*->38937*/ // 2 children in Scope
/*38917*/             OPC_CheckPatternPredicate, 40, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*38919*/             OPC_EmitInteger, MVT::i32, 14, 
/*38922*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38925*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38937*/           /*Scope*/ 20, /*->38958*/
/*38938*/             OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*38940*/             OPC_EmitInteger, MVT::i32, 14, 
/*38943*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38946*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38958*/           0, /*End of Scope*/
/*38959*/         /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->38987
/*38962*/           OPC_RecordChild0, // #1 = $Rn
/*38963*/           OPC_RecordChild1, // #2 = $Rm
/*38964*/           OPC_MoveParent,
/*38965*/           OPC_CheckType, MVT::i32,
/*38967*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*38969*/           OPC_EmitInteger, MVT::i32, 14, 
/*38972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38975*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38987*/         0, // EndSwitchOpcode
/*38988*/       /*Scope*/ 77, /*->39066*/
/*38989*/         OPC_RecordChild1, // #1 = $Rm
/*38990*/         OPC_CheckType, MVT::i32,
/*38992*/         OPC_Scope, 23, /*->39017*/ // 3 children in Scope
/*38994*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38996*/           OPC_EmitInteger, MVT::i32, 14, 
/*38999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39005*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39017*/         /*Scope*/ 23, /*->39041*/
/*39018*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39020*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39023*/           OPC_EmitInteger, MVT::i32, 14, 
/*39026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39029*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39041*/         /*Scope*/ 23, /*->39065*/
/*39042*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39044*/           OPC_EmitInteger, MVT::i32, 14, 
/*39047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39050*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39053*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39065*/         0, /*End of Scope*/
/*39066*/       0, /*End of Scope*/
/*39067*/     /*Scope*/ 66|128,1/*194*/, /*->39263*/
/*39069*/       OPC_MoveChild, 0,
/*39071*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*39074*/       OPC_MoveChild, 0,
/*39076*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*39079*/       OPC_MoveChild, 0,
/*39081*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39084*/       OPC_MoveParent,
/*39085*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*39087*/       OPC_SwitchType /*2 cases */, 85, MVT::v2i32,// ->39175
/*39090*/         OPC_MoveParent,
/*39091*/         OPC_MoveParent,
/*39092*/         OPC_RecordChild1, // #0 = $Vm
/*39093*/         OPC_SwitchType /*2 cases */, 38, MVT::v8i8,// ->39134
/*39096*/           OPC_Scope, 18, /*->39116*/ // 2 children in Scope
/*39098*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39100*/             OPC_EmitInteger, MVT::i32, 14, 
/*39103*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39106*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*39116*/           /*Scope*/ 16, /*->39133*/
/*39117*/             OPC_EmitInteger, MVT::i32, 14, 
/*39120*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39123*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*39133*/           0, /*End of Scope*/
/*39134*/         /*SwitchType*/ 38, MVT::v4i16,// ->39174
/*39136*/           OPC_Scope, 18, /*->39156*/ // 2 children in Scope
/*39138*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39140*/             OPC_EmitInteger, MVT::i32, 14, 
/*39143*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39146*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*39156*/           /*Scope*/ 16, /*->39173*/
/*39157*/             OPC_EmitInteger, MVT::i32, 14, 
/*39160*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39163*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*39173*/           0, /*End of Scope*/
/*39174*/         0, // EndSwitchType
/*39175*/       /*SwitchType*/ 85, MVT::v4i32,// ->39262
/*39177*/         OPC_MoveParent,
/*39178*/         OPC_MoveParent,
/*39179*/         OPC_RecordChild1, // #0 = $Vm
/*39180*/         OPC_SwitchType /*2 cases */, 38, MVT::v16i8,// ->39221
/*39183*/           OPC_Scope, 18, /*->39203*/ // 2 children in Scope
/*39185*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39187*/             OPC_EmitInteger, MVT::i32, 14, 
/*39190*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39193*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*39203*/           /*Scope*/ 16, /*->39220*/
/*39204*/             OPC_EmitInteger, MVT::i32, 14, 
/*39207*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39210*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*39220*/           0, /*End of Scope*/
/*39221*/         /*SwitchType*/ 38, MVT::v8i16,// ->39261
/*39223*/           OPC_Scope, 18, /*->39243*/ // 2 children in Scope
/*39225*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39227*/             OPC_EmitInteger, MVT::i32, 14, 
/*39230*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39233*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*39243*/           /*Scope*/ 16, /*->39260*/
/*39244*/             OPC_EmitInteger, MVT::i32, 14, 
/*39247*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39250*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*39260*/           0, /*End of Scope*/
/*39261*/         0, // EndSwitchType
/*39262*/       0, // EndSwitchType
/*39263*/     /*Scope*/ 71|128,5/*711*/, /*->39976*/
/*39265*/       OPC_RecordChild0, // #0 = $src1
/*39266*/       OPC_MoveChild, 1,
/*39268*/       OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/, TARGET_VAL(ISD::MUL),// ->39783
/*39273*/         OPC_Scope, 9|128,1/*137*/, /*->39413*/ // 4 children in Scope
/*39276*/           OPC_RecordChild0, // #1 = $Vn
/*39277*/           OPC_MoveChild, 1,
/*39279*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39282*/           OPC_RecordChild0, // #2 = $Vm
/*39283*/           OPC_Scope, 63, /*->39348*/ // 2 children in Scope
/*39285*/             OPC_CheckChild0Type, MVT::v4i16,
/*39287*/             OPC_RecordChild1, // #3 = $lane
/*39288*/             OPC_MoveChild, 1,
/*39290*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39293*/             OPC_MoveParent,
/*39294*/             OPC_MoveParent,
/*39295*/             OPC_MoveParent,
/*39296*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->39322
/*39299*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39301*/               OPC_EmitConvertToTarget, 3,
/*39303*/               OPC_EmitInteger, MVT::i32, 14, 
/*39306*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39309*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39322*/             /*SwitchType*/ 23, MVT::v8i16,// ->39347
/*39324*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39326*/               OPC_EmitConvertToTarget, 3,
/*39328*/               OPC_EmitInteger, MVT::i32, 14, 
/*39331*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39334*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39347*/             0, // EndSwitchType
/*39348*/           /*Scope*/ 63, /*->39412*/
/*39349*/             OPC_CheckChild0Type, MVT::v2i32,
/*39351*/             OPC_RecordChild1, // #3 = $lane
/*39352*/             OPC_MoveChild, 1,
/*39354*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39357*/             OPC_MoveParent,
/*39358*/             OPC_MoveParent,
/*39359*/             OPC_MoveParent,
/*39360*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->39386
/*39363*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39365*/               OPC_EmitConvertToTarget, 3,
/*39367*/               OPC_EmitInteger, MVT::i32, 14, 
/*39370*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39373*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39386*/             /*SwitchType*/ 23, MVT::v4i32,// ->39411
/*39388*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39390*/               OPC_EmitConvertToTarget, 3,
/*39392*/               OPC_EmitInteger, MVT::i32, 14, 
/*39395*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39398*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39411*/             0, // EndSwitchType
/*39412*/           0, /*End of Scope*/
/*39413*/         /*Scope*/ 10|128,1/*138*/, /*->39553*/
/*39415*/           OPC_MoveChild, 0,
/*39417*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39420*/           OPC_RecordChild0, // #1 = $Vm
/*39421*/           OPC_Scope, 64, /*->39487*/ // 2 children in Scope
/*39423*/             OPC_CheckChild0Type, MVT::v4i16,
/*39425*/             OPC_RecordChild1, // #2 = $lane
/*39426*/             OPC_MoveChild, 1,
/*39428*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39431*/             OPC_MoveParent,
/*39432*/             OPC_MoveParent,
/*39433*/             OPC_RecordChild1, // #3 = $Vn
/*39434*/             OPC_MoveParent,
/*39435*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->39461
/*39438*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39440*/               OPC_EmitConvertToTarget, 2,
/*39442*/               OPC_EmitInteger, MVT::i32, 14, 
/*39445*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39448*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39461*/             /*SwitchType*/ 23, MVT::v8i16,// ->39486
/*39463*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39465*/               OPC_EmitConvertToTarget, 2,
/*39467*/               OPC_EmitInteger, MVT::i32, 14, 
/*39470*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39473*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39486*/             0, // EndSwitchType
/*39487*/           /*Scope*/ 64, /*->39552*/
/*39488*/             OPC_CheckChild0Type, MVT::v2i32,
/*39490*/             OPC_RecordChild1, // #2 = $lane
/*39491*/             OPC_MoveChild, 1,
/*39493*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39496*/             OPC_MoveParent,
/*39497*/             OPC_MoveParent,
/*39498*/             OPC_RecordChild1, // #3 = $Vn
/*39499*/             OPC_MoveParent,
/*39500*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->39526
/*39503*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39505*/               OPC_EmitConvertToTarget, 2,
/*39507*/               OPC_EmitInteger, MVT::i32, 14, 
/*39510*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39513*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39526*/             /*SwitchType*/ 23, MVT::v4i32,// ->39551
/*39528*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39530*/               OPC_EmitConvertToTarget, 2,
/*39532*/               OPC_EmitInteger, MVT::i32, 14, 
/*39535*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39538*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39551*/             0, // EndSwitchType
/*39552*/           0, /*End of Scope*/
/*39553*/         /*Scope*/ 113, /*->39667*/
/*39554*/           OPC_RecordChild0, // #1 = $src2
/*39555*/           OPC_MoveChild, 1,
/*39557*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39560*/           OPC_RecordChild0, // #2 = $src3
/*39561*/           OPC_Scope, 51, /*->39614*/ // 2 children in Scope
/*39563*/             OPC_CheckChild0Type, MVT::v8i16,
/*39565*/             OPC_RecordChild1, // #3 = $lane
/*39566*/             OPC_MoveChild, 1,
/*39568*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39571*/             OPC_MoveParent,
/*39572*/             OPC_MoveParent,
/*39573*/             OPC_MoveParent,
/*39574*/             OPC_CheckType, MVT::v8i16,
/*39576*/             OPC_EmitConvertToTarget, 3,
/*39578*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39581*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*39590*/             OPC_EmitConvertToTarget, 3,
/*39592*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39595*/             OPC_EmitInteger, MVT::i32, 14, 
/*39598*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39601*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39614*/           /*Scope*/ 51, /*->39666*/
/*39615*/             OPC_CheckChild0Type, MVT::v4i32,
/*39617*/             OPC_RecordChild1, // #3 = $lane
/*39618*/             OPC_MoveChild, 1,
/*39620*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39623*/             OPC_MoveParent,
/*39624*/             OPC_MoveParent,
/*39625*/             OPC_MoveParent,
/*39626*/             OPC_CheckType, MVT::v4i32,
/*39628*/             OPC_EmitConvertToTarget, 3,
/*39630*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39633*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*39642*/             OPC_EmitConvertToTarget, 3,
/*39644*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39647*/             OPC_EmitInteger, MVT::i32, 14, 
/*39650*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39653*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39666*/           0, /*End of Scope*/
/*39667*/         /*Scope*/ 114, /*->39782*/
/*39668*/           OPC_MoveChild, 0,
/*39670*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39673*/           OPC_RecordChild0, // #1 = $src3
/*39674*/           OPC_Scope, 52, /*->39728*/ // 2 children in Scope
/*39676*/             OPC_CheckChild0Type, MVT::v8i16,
/*39678*/             OPC_RecordChild1, // #2 = $lane
/*39679*/             OPC_MoveChild, 1,
/*39681*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39684*/             OPC_MoveParent,
/*39685*/             OPC_MoveParent,
/*39686*/             OPC_RecordChild1, // #3 = $src2
/*39687*/             OPC_MoveParent,
/*39688*/             OPC_CheckType, MVT::v8i16,
/*39690*/             OPC_EmitConvertToTarget, 2,
/*39692*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39695*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*39704*/             OPC_EmitConvertToTarget, 2,
/*39706*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39709*/             OPC_EmitInteger, MVT::i32, 14, 
/*39712*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39715*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39728*/           /*Scope*/ 52, /*->39781*/
/*39729*/             OPC_CheckChild0Type, MVT::v4i32,
/*39731*/             OPC_RecordChild1, // #2 = $lane
/*39732*/             OPC_MoveChild, 1,
/*39734*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39737*/             OPC_MoveParent,
/*39738*/             OPC_MoveParent,
/*39739*/             OPC_RecordChild1, // #3 = $src2
/*39740*/             OPC_MoveParent,
/*39741*/             OPC_CheckType, MVT::v4i32,
/*39743*/             OPC_EmitConvertToTarget, 2,
/*39745*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39748*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*39757*/             OPC_EmitConvertToTarget, 2,
/*39759*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39762*/             OPC_EmitInteger, MVT::i32, 14, 
/*39765*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39768*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39781*/           0, /*End of Scope*/
/*39782*/         0, /*End of Scope*/
/*39783*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->39879
/*39786*/         OPC_RecordChild0, // #1 = $Vn
/*39787*/         OPC_Scope, 44, /*->39833*/ // 2 children in Scope
/*39789*/           OPC_CheckChild0Type, MVT::v4i16,
/*39791*/           OPC_MoveChild, 1,
/*39793*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39796*/           OPC_RecordChild0, // #2 = $Vm
/*39797*/           OPC_CheckChild0Type, MVT::v4i16,
/*39799*/           OPC_RecordChild1, // #3 = $lane
/*39800*/           OPC_MoveChild, 1,
/*39802*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39805*/           OPC_MoveParent,
/*39806*/           OPC_MoveParent,
/*39807*/           OPC_MoveParent,
/*39808*/           OPC_CheckType, MVT::v4i32,
/*39810*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39812*/           OPC_EmitConvertToTarget, 3,
/*39814*/           OPC_EmitInteger, MVT::i32, 14, 
/*39817*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39820*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39833*/         /*Scope*/ 44, /*->39878*/
/*39834*/           OPC_CheckChild0Type, MVT::v2i32,
/*39836*/           OPC_MoveChild, 1,
/*39838*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39841*/           OPC_RecordChild0, // #2 = $Vm
/*39842*/           OPC_CheckChild0Type, MVT::v2i32,
/*39844*/           OPC_RecordChild1, // #3 = $lane
/*39845*/           OPC_MoveChild, 1,
/*39847*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39850*/           OPC_MoveParent,
/*39851*/           OPC_MoveParent,
/*39852*/           OPC_MoveParent,
/*39853*/           OPC_CheckType, MVT::v2i64,
/*39855*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39857*/           OPC_EmitConvertToTarget, 3,
/*39859*/           OPC_EmitInteger, MVT::i32, 14, 
/*39862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39865*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39878*/         0, /*End of Scope*/
/*39879*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->39975
/*39882*/         OPC_RecordChild0, // #1 = $Vn
/*39883*/         OPC_Scope, 44, /*->39929*/ // 2 children in Scope
/*39885*/           OPC_CheckChild0Type, MVT::v4i16,
/*39887*/           OPC_MoveChild, 1,
/*39889*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39892*/           OPC_RecordChild0, // #2 = $Vm
/*39893*/           OPC_CheckChild0Type, MVT::v4i16,
/*39895*/           OPC_RecordChild1, // #3 = $lane
/*39896*/           OPC_MoveChild, 1,
/*39898*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39901*/           OPC_MoveParent,
/*39902*/           OPC_MoveParent,
/*39903*/           OPC_MoveParent,
/*39904*/           OPC_CheckType, MVT::v4i32,
/*39906*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39908*/           OPC_EmitConvertToTarget, 3,
/*39910*/           OPC_EmitInteger, MVT::i32, 14, 
/*39913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39929*/         /*Scope*/ 44, /*->39974*/
/*39930*/           OPC_CheckChild0Type, MVT::v2i32,
/*39932*/           OPC_MoveChild, 1,
/*39934*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39937*/           OPC_RecordChild0, // #2 = $Vm
/*39938*/           OPC_CheckChild0Type, MVT::v2i32,
/*39940*/           OPC_RecordChild1, // #3 = $lane
/*39941*/           OPC_MoveChild, 1,
/*39943*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39946*/           OPC_MoveParent,
/*39947*/           OPC_MoveParent,
/*39948*/           OPC_MoveParent,
/*39949*/           OPC_CheckType, MVT::v2i64,
/*39951*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39953*/           OPC_EmitConvertToTarget, 3,
/*39955*/           OPC_EmitInteger, MVT::i32, 14, 
/*39958*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39961*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39974*/         0, /*End of Scope*/
/*39975*/       0, // EndSwitchOpcode
/*39976*/     /*Scope*/ 59|128,2/*315*/, /*->40293*/
/*39978*/       OPC_MoveChild, 0,
/*39980*/       OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ARMISD::VMOVIMM),// ->40076
/*39984*/         OPC_MoveChild, 0,
/*39986*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39989*/         OPC_MoveParent,
/*39990*/         OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*39992*/         OPC_MoveParent,
/*39993*/         OPC_RecordChild1, // #0 = $Vm
/*39994*/         OPC_SwitchType /*2 cases */, 38, MVT::v2i32,// ->40035
/*39997*/           OPC_Scope, 18, /*->40017*/ // 2 children in Scope
/*39999*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40001*/             OPC_EmitInteger, MVT::i32, 14, 
/*40004*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40007*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*40017*/           /*Scope*/ 16, /*->40034*/
/*40018*/             OPC_EmitInteger, MVT::i32, 14, 
/*40021*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40024*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*40034*/           0, /*End of Scope*/
/*40035*/         /*SwitchType*/ 38, MVT::v4i32,// ->40075
/*40037*/           OPC_Scope, 18, /*->40057*/ // 2 children in Scope
/*40039*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40041*/             OPC_EmitInteger, MVT::i32, 14, 
/*40044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40047*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*40057*/           /*Scope*/ 16, /*->40074*/
/*40058*/             OPC_EmitInteger, MVT::i32, 14, 
/*40061*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40064*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*40074*/           0, /*End of Scope*/
/*40075*/         0, // EndSwitchType
/*40076*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->40184
/*40079*/         OPC_RecordChild0, // #0 = $Vn
/*40080*/         OPC_Scope, 33, /*->40115*/ // 3 children in Scope
/*40082*/           OPC_CheckChild0Type, MVT::v8i8,
/*40084*/           OPC_MoveParent,
/*40085*/           OPC_MoveChild, 1,
/*40087*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40090*/           OPC_RecordChild0, // #1 = $Vm
/*40091*/           OPC_CheckChild0Type, MVT::v8i8,
/*40093*/           OPC_MoveParent,
/*40094*/           OPC_CheckType, MVT::v8i16,
/*40096*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40098*/           OPC_EmitInteger, MVT::i32, 14, 
/*40101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40104*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40115*/         /*Scope*/ 33, /*->40149*/
/*40116*/           OPC_CheckChild0Type, MVT::v4i16,
/*40118*/           OPC_MoveParent,
/*40119*/           OPC_MoveChild, 1,
/*40121*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40124*/           OPC_RecordChild0, // #1 = $Vm
/*40125*/           OPC_CheckChild0Type, MVT::v4i16,
/*40127*/           OPC_MoveParent,
/*40128*/           OPC_CheckType, MVT::v4i32,
/*40130*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40132*/           OPC_EmitInteger, MVT::i32, 14, 
/*40135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40149*/         /*Scope*/ 33, /*->40183*/
/*40150*/           OPC_CheckChild0Type, MVT::v2i32,
/*40152*/           OPC_MoveParent,
/*40153*/           OPC_MoveChild, 1,
/*40155*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40158*/           OPC_RecordChild0, // #1 = $Vm
/*40159*/           OPC_CheckChild0Type, MVT::v2i32,
/*40161*/           OPC_MoveParent,
/*40162*/           OPC_CheckType, MVT::v2i64,
/*40164*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40166*/           OPC_EmitInteger, MVT::i32, 14, 
/*40169*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40172*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40183*/         0, /*End of Scope*/
/*40184*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->40292
/*40187*/         OPC_RecordChild0, // #0 = $Vn
/*40188*/         OPC_Scope, 33, /*->40223*/ // 3 children in Scope
/*40190*/           OPC_CheckChild0Type, MVT::v8i8,
/*40192*/           OPC_MoveParent,
/*40193*/           OPC_MoveChild, 1,
/*40195*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40198*/           OPC_RecordChild0, // #1 = $Vm
/*40199*/           OPC_CheckChild0Type, MVT::v8i8,
/*40201*/           OPC_MoveParent,
/*40202*/           OPC_CheckType, MVT::v8i16,
/*40204*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40206*/           OPC_EmitInteger, MVT::i32, 14, 
/*40209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40212*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40223*/         /*Scope*/ 33, /*->40257*/
/*40224*/           OPC_CheckChild0Type, MVT::v4i16,
/*40226*/           OPC_MoveParent,
/*40227*/           OPC_MoveChild, 1,
/*40229*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40232*/           OPC_RecordChild0, // #1 = $Vm
/*40233*/           OPC_CheckChild0Type, MVT::v4i16,
/*40235*/           OPC_MoveParent,
/*40236*/           OPC_CheckType, MVT::v4i32,
/*40238*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40240*/           OPC_EmitInteger, MVT::i32, 14, 
/*40243*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40246*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40257*/         /*Scope*/ 33, /*->40291*/
/*40258*/           OPC_CheckChild0Type, MVT::v2i32,
/*40260*/           OPC_MoveParent,
/*40261*/           OPC_MoveChild, 1,
/*40263*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40266*/           OPC_RecordChild0, // #1 = $Vm
/*40267*/           OPC_CheckChild0Type, MVT::v2i32,
/*40269*/           OPC_MoveParent,
/*40270*/           OPC_CheckType, MVT::v2i64,
/*40272*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40274*/           OPC_EmitInteger, MVT::i32, 14, 
/*40277*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40280*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40291*/         0, /*End of Scope*/
/*40292*/       0, // EndSwitchOpcode
/*40293*/     /*Scope*/ 19|128,5/*659*/, /*->40954*/
/*40295*/       OPC_RecordChild0, // #0 = $src1
/*40296*/       OPC_Scope, 97|128,3/*481*/, /*->40780*/ // 2 children in Scope
/*40299*/         OPC_MoveChild, 1,
/*40301*/         OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->40443
/*40306*/           OPC_RecordChild0, // #1 = $Vn
/*40307*/           OPC_RecordChild1, // #2 = $Vm
/*40308*/           OPC_MoveParent,
/*40309*/           OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->40332
/*40312*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40314*/             OPC_EmitInteger, MVT::i32, 14, 
/*40317*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40320*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40332*/           /*SwitchType*/ 20, MVT::v4i16,// ->40354
/*40334*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40336*/             OPC_EmitInteger, MVT::i32, 14, 
/*40339*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40342*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40354*/           /*SwitchType*/ 20, MVT::v2i32,// ->40376
/*40356*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40358*/             OPC_EmitInteger, MVT::i32, 14, 
/*40361*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40364*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40376*/           /*SwitchType*/ 20, MVT::v16i8,// ->40398
/*40378*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40380*/             OPC_EmitInteger, MVT::i32, 14, 
/*40383*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40386*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40398*/           /*SwitchType*/ 20, MVT::v8i16,// ->40420
/*40400*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40402*/             OPC_EmitInteger, MVT::i32, 14, 
/*40405*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40408*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40420*/           /*SwitchType*/ 20, MVT::v4i32,// ->40442
/*40422*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40424*/             OPC_EmitInteger, MVT::i32, 14, 
/*40427*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40430*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40442*/           0, // EndSwitchType
/*40443*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->40530
/*40446*/           OPC_RecordChild0, // #1 = $Vn
/*40447*/           OPC_Scope, 26, /*->40475*/ // 3 children in Scope
/*40449*/             OPC_CheckChild0Type, MVT::v8i8,
/*40451*/             OPC_RecordChild1, // #2 = $Vm
/*40452*/             OPC_MoveParent,
/*40453*/             OPC_CheckType, MVT::v8i16,
/*40455*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40457*/             OPC_EmitInteger, MVT::i32, 14, 
/*40460*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40463*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40475*/           /*Scope*/ 26, /*->40502*/
/*40476*/             OPC_CheckChild0Type, MVT::v4i16,
/*40478*/             OPC_RecordChild1, // #2 = $Vm
/*40479*/             OPC_MoveParent,
/*40480*/             OPC_CheckType, MVT::v4i32,
/*40482*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40484*/             OPC_EmitInteger, MVT::i32, 14, 
/*40487*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40490*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40502*/           /*Scope*/ 26, /*->40529*/
/*40503*/             OPC_CheckChild0Type, MVT::v2i32,
/*40505*/             OPC_RecordChild1, // #2 = $Vm
/*40506*/             OPC_MoveParent,
/*40507*/             OPC_CheckType, MVT::v2i64,
/*40509*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40511*/             OPC_EmitInteger, MVT::i32, 14, 
/*40514*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40517*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40529*/           0, /*End of Scope*/
/*40530*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->40617
/*40533*/           OPC_RecordChild0, // #1 = $Vn
/*40534*/           OPC_Scope, 26, /*->40562*/ // 3 children in Scope
/*40536*/             OPC_CheckChild0Type, MVT::v8i8,
/*40538*/             OPC_RecordChild1, // #2 = $Vm
/*40539*/             OPC_MoveParent,
/*40540*/             OPC_CheckType, MVT::v8i16,
/*40542*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40544*/             OPC_EmitInteger, MVT::i32, 14, 
/*40547*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40550*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40562*/           /*Scope*/ 26, /*->40589*/
/*40563*/             OPC_CheckChild0Type, MVT::v4i16,
/*40565*/             OPC_RecordChild1, // #2 = $Vm
/*40566*/             OPC_MoveParent,
/*40567*/             OPC_CheckType, MVT::v4i32,
/*40569*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40571*/             OPC_EmitInteger, MVT::i32, 14, 
/*40574*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40577*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40589*/           /*Scope*/ 26, /*->40616*/
/*40590*/             OPC_CheckChild0Type, MVT::v2i32,
/*40592*/             OPC_RecordChild1, // #2 = $Vm
/*40593*/             OPC_MoveParent,
/*40594*/             OPC_CheckType, MVT::v2i64,
/*40596*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40598*/             OPC_EmitInteger, MVT::i32, 14, 
/*40601*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40604*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40616*/           0, /*End of Scope*/
/*40617*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->40698
/*40620*/           OPC_RecordChild0, // #1 = $Vm
/*40621*/           OPC_Scope, 24, /*->40647*/ // 3 children in Scope
/*40623*/             OPC_CheckChild0Type, MVT::v8i8,
/*40625*/             OPC_MoveParent,
/*40626*/             OPC_CheckType, MVT::v8i16,
/*40628*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40630*/             OPC_EmitInteger, MVT::i32, 14, 
/*40633*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40636*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40647*/           /*Scope*/ 24, /*->40672*/
/*40648*/             OPC_CheckChild0Type, MVT::v4i16,
/*40650*/             OPC_MoveParent,
/*40651*/             OPC_CheckType, MVT::v4i32,
/*40653*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40655*/             OPC_EmitInteger, MVT::i32, 14, 
/*40658*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40661*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40672*/           /*Scope*/ 24, /*->40697*/
/*40673*/             OPC_CheckChild0Type, MVT::v2i32,
/*40675*/             OPC_MoveParent,
/*40676*/             OPC_CheckType, MVT::v2i64,
/*40678*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40680*/             OPC_EmitInteger, MVT::i32, 14, 
/*40683*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40686*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40697*/           0, /*End of Scope*/
/*40698*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->40779
/*40701*/           OPC_RecordChild0, // #1 = $Vm
/*40702*/           OPC_Scope, 24, /*->40728*/ // 3 children in Scope
/*40704*/             OPC_CheckChild0Type, MVT::v8i8,
/*40706*/             OPC_MoveParent,
/*40707*/             OPC_CheckType, MVT::v8i16,
/*40709*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40711*/             OPC_EmitInteger, MVT::i32, 14, 
/*40714*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40717*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40728*/           /*Scope*/ 24, /*->40753*/
/*40729*/             OPC_CheckChild0Type, MVT::v4i16,
/*40731*/             OPC_MoveParent,
/*40732*/             OPC_CheckType, MVT::v4i32,
/*40734*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40736*/             OPC_EmitInteger, MVT::i32, 14, 
/*40739*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40742*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40753*/           /*Scope*/ 24, /*->40778*/
/*40754*/             OPC_CheckChild0Type, MVT::v2i32,
/*40756*/             OPC_MoveParent,
/*40757*/             OPC_CheckType, MVT::v2i64,
/*40759*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40761*/             OPC_EmitInteger, MVT::i32, 14, 
/*40764*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40767*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40778*/           0, /*End of Scope*/
/*40779*/         0, // EndSwitchOpcode
/*40780*/       /*Scope*/ 43|128,1/*171*/, /*->40953*/
/*40782*/         OPC_RecordChild1, // #1 = $Vm
/*40783*/         OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->40805
/*40786*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40788*/           OPC_EmitInteger, MVT::i32, 14, 
/*40791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40794*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40805*/         /*SwitchType*/ 19, MVT::v4i16,// ->40826
/*40807*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40809*/           OPC_EmitInteger, MVT::i32, 14, 
/*40812*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40815*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40826*/         /*SwitchType*/ 19, MVT::v2i32,// ->40847
/*40828*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40830*/           OPC_EmitInteger, MVT::i32, 14, 
/*40833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40847*/         /*SwitchType*/ 19, MVT::v16i8,// ->40868
/*40849*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40851*/           OPC_EmitInteger, MVT::i32, 14, 
/*40854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40868*/         /*SwitchType*/ 19, MVT::v8i16,// ->40889
/*40870*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40872*/           OPC_EmitInteger, MVT::i32, 14, 
/*40875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40889*/         /*SwitchType*/ 19, MVT::v4i32,// ->40910
/*40891*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40893*/           OPC_EmitInteger, MVT::i32, 14, 
/*40896*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40899*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40910*/         /*SwitchType*/ 19, MVT::v1i64,// ->40931
/*40912*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40914*/           OPC_EmitInteger, MVT::i32, 14, 
/*40917*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40920*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*40931*/         /*SwitchType*/ 19, MVT::v2i64,// ->40952
/*40933*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40935*/           OPC_EmitInteger, MVT::i32, 14, 
/*40938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40941*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*40952*/         0, // EndSwitchType
/*40953*/       0, /*End of Scope*/
/*40954*/     0, /*End of Scope*/
/*40955*/   /*SwitchOpcode*/ 90|128,3/*474*/, TARGET_VAL(ARMISD::ADDC),// ->41433
/*40959*/     OPC_RecordChild0, // #0 = $Rn
/*40960*/     OPC_RecordChild1, // #1 = $shift
/*40961*/     OPC_Scope, 27|128,1/*155*/, /*->41119*/ // 3 children in Scope
/*40964*/       OPC_CheckType, MVT::i32,
/*40966*/       OPC_Scope, 75, /*->41043*/ // 4 children in Scope
/*40968*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40970*/         OPC_Scope, 23, /*->40995*/ // 3 children in Scope
/*40972*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*40975*/           OPC_EmitInteger, MVT::i32, 14, 
/*40978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40995*/         /*Scope*/ 23, /*->41019*/
/*40996*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*40999*/           OPC_EmitInteger, MVT::i32, 14, 
/*41002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41005*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41019*/         /*Scope*/ 22, /*->41042*/
/*41020*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41023*/           OPC_EmitInteger, MVT::i32, 14, 
/*41026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41029*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41042*/         0, /*End of Scope*/
/*41043*/       /*Scope*/ 24, /*->41068*/
/*41044*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41046*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41049*/         OPC_EmitInteger, MVT::i32, 14, 
/*41052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41068*/       /*Scope*/ 24, /*->41093*/
/*41069*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41071*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41074*/         OPC_EmitInteger, MVT::i32, 14, 
/*41077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41080*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41093*/       /*Scope*/ 24, /*->41118*/
/*41094*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41096*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41099*/         OPC_EmitInteger, MVT::i32, 14, 
/*41102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41105*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41118*/       0, /*End of Scope*/
/*41119*/     /*Scope*/ 120|128,1/*248*/, /*->41369*/
/*41121*/       OPC_MoveChild, 1,
/*41123*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41126*/       OPC_Scope, 30, /*->41158*/ // 6 children in Scope
/*41128*/         OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*41130*/         OPC_MoveParent,
/*41131*/         OPC_CheckType, MVT::i32,
/*41133*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41135*/         OPC_EmitConvertToTarget, 1,
/*41137*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41140*/         OPC_EmitInteger, MVT::i32, 14, 
/*41143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41146*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*41158*/       /*Scope*/ 27, /*->41186*/
/*41159*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41161*/         OPC_MoveParent,
/*41162*/         OPC_CheckType, MVT::i32,
/*41164*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41166*/         OPC_EmitConvertToTarget, 1,
/*41168*/         OPC_EmitInteger, MVT::i32, 14, 
/*41171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41186*/       /*Scope*/ 30, /*->41217*/
/*41187*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*41189*/         OPC_MoveParent,
/*41190*/         OPC_CheckType, MVT::i32,
/*41192*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41194*/         OPC_EmitConvertToTarget, 1,
/*41196*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41199*/         OPC_EmitInteger, MVT::i32, 14, 
/*41202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*41217*/       /*Scope*/ 27, /*->41245*/
/*41218*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41220*/         OPC_MoveParent,
/*41221*/         OPC_CheckType, MVT::i32,
/*41223*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41225*/         OPC_EmitConvertToTarget, 1,
/*41227*/         OPC_EmitInteger, MVT::i32, 14, 
/*41230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41245*/       /*Scope*/ 30, /*->41276*/
/*41246*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*41248*/         OPC_MoveParent,
/*41249*/         OPC_CheckType, MVT::i32,
/*41251*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41253*/         OPC_EmitConvertToTarget, 1,
/*41255*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*41258*/         OPC_EmitInteger, MVT::i32, 14, 
/*41261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*41276*/       /*Scope*/ 91, /*->41368*/
/*41277*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*41279*/         OPC_MoveParent,
/*41280*/         OPC_CheckType, MVT::i32,
/*41282*/         OPC_Scope, 41, /*->41325*/ // 2 children in Scope
/*41284*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*41286*/           OPC_EmitConvertToTarget, 1,
/*41288*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41291*/           OPC_EmitInteger, MVT::i32, 14, 
/*41294*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41297*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41307*/           OPC_EmitInteger, MVT::i32, 14, 
/*41310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41313*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41325*/         /*Scope*/ 41, /*->41367*/
/*41326*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41328*/           OPC_EmitConvertToTarget, 1,
/*41330*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41333*/           OPC_EmitInteger, MVT::i32, 14, 
/*41336*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41339*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41349*/           OPC_EmitInteger, MVT::i32, 14, 
/*41352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41355*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41367*/         0, /*End of Scope*/
/*41368*/       0, /*End of Scope*/
/*41369*/     /*Scope*/ 62, /*->41432*/
/*41370*/       OPC_CheckType, MVT::i32,
/*41372*/       OPC_Scope, 20, /*->41394*/ // 2 children in Scope
/*41374*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41376*/         OPC_EmitInteger, MVT::i32, 14, 
/*41379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41394*/       /*Scope*/ 36, /*->41431*/
/*41395*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41397*/         OPC_EmitInteger, MVT::i32, 14, 
/*41400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41403*/         OPC_Scope, 12, /*->41417*/ // 2 children in Scope
/*41405*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41417*/         /*Scope*/ 12, /*->41430*/
/*41418*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41430*/         0, /*End of Scope*/
/*41431*/       0, /*End of Scope*/
/*41432*/     0, /*End of Scope*/
/*41433*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ARMISD::SUBC),// ->41784
/*41437*/     OPC_RecordChild0, // #0 = $Rn
/*41438*/     OPC_Scope, 64|128,1/*192*/, /*->41633*/ // 5 children in Scope
/*41441*/       OPC_RecordChild1, // #1 = $shift
/*41442*/       OPC_Scope, 26|128,1/*154*/, /*->41599*/ // 2 children in Scope
/*41445*/         OPC_CheckType, MVT::i32,
/*41447*/         OPC_Scope, 98, /*->41547*/ // 2 children in Scope
/*41449*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41451*/           OPC_Scope, 23, /*->41476*/ // 4 children in Scope
/*41453*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41456*/             OPC_EmitInteger, MVT::i32, 14, 
/*41459*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41462*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41476*/           /*Scope*/ 23, /*->41500*/
/*41477*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41480*/             OPC_EmitInteger, MVT::i32, 14, 
/*41483*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41486*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41500*/           /*Scope*/ 22, /*->41523*/
/*41501*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41504*/             OPC_EmitInteger, MVT::i32, 14, 
/*41507*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41510*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41523*/           /*Scope*/ 22, /*->41546*/
/*41524*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41527*/             OPC_EmitInteger, MVT::i32, 14, 
/*41530*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41533*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41546*/           0, /*End of Scope*/
/*41547*/         /*Scope*/ 50, /*->41598*/
/*41548*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41550*/           OPC_Scope, 22, /*->41574*/ // 2 children in Scope
/*41552*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41555*/             OPC_EmitInteger, MVT::i32, 14, 
/*41558*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41561*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41574*/           /*Scope*/ 22, /*->41597*/
/*41575*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41578*/             OPC_EmitInteger, MVT::i32, 14, 
/*41581*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41584*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41597*/           0, /*End of Scope*/
/*41598*/         0, /*End of Scope*/
/*41599*/       /*Scope*/ 32, /*->41632*/
/*41600*/         OPC_MoveChild, 1,
/*41602*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41605*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41607*/         OPC_MoveParent,
/*41608*/         OPC_CheckType, MVT::i32,
/*41610*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41612*/         OPC_EmitConvertToTarget, 1,
/*41614*/         OPC_EmitInteger, MVT::i32, 14, 
/*41617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41632*/       0, /*End of Scope*/
/*41633*/     /*Scope*/ 33, /*->41667*/
/*41634*/       OPC_MoveChild, 0,
/*41636*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41639*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41641*/       OPC_MoveParent,
/*41642*/       OPC_RecordChild1, // #1 = $Rn
/*41643*/       OPC_CheckType, MVT::i32,
/*41645*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41647*/       OPC_EmitConvertToTarget, 0,
/*41649*/       OPC_EmitInteger, MVT::i32, 14, 
/*41652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41667*/     /*Scope*/ 33, /*->41701*/
/*41668*/       OPC_RecordChild1, // #1 = $imm
/*41669*/       OPC_MoveChild, 1,
/*41671*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41674*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41676*/       OPC_MoveParent,
/*41677*/       OPC_CheckType, MVT::i32,
/*41679*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41681*/       OPC_EmitConvertToTarget, 1,
/*41683*/       OPC_EmitInteger, MVT::i32, 14, 
/*41686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41689*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41701*/     /*Scope*/ 33, /*->41735*/
/*41702*/       OPC_MoveChild, 0,
/*41704*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41707*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41709*/       OPC_MoveParent,
/*41710*/       OPC_RecordChild1, // #1 = $Rn
/*41711*/       OPC_CheckType, MVT::i32,
/*41713*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41715*/       OPC_EmitConvertToTarget, 0,
/*41717*/       OPC_EmitInteger, MVT::i32, 14, 
/*41720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41735*/     /*Scope*/ 47, /*->41783*/
/*41736*/       OPC_RecordChild1, // #1 = $Rm
/*41737*/       OPC_CheckType, MVT::i32,
/*41739*/       OPC_Scope, 20, /*->41761*/ // 2 children in Scope
/*41741*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41743*/         OPC_EmitInteger, MVT::i32, 14, 
/*41746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41761*/       /*Scope*/ 20, /*->41782*/
/*41762*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41764*/         OPC_EmitInteger, MVT::i32, 14, 
/*41767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41770*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41782*/       0, /*End of Scope*/
/*41783*/     0, /*End of Scope*/
/*41784*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->42263
/*41788*/     OPC_RecordChild0, // #0 = $Rn
/*41789*/     OPC_RecordChild1, // #1 = $shift
/*41790*/     OPC_Scope, 103, /*->41895*/ // 3 children in Scope
/*41792*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41793*/       OPC_CheckType, MVT::i32,
/*41795*/       OPC_Scope, 65, /*->41862*/ // 2 children in Scope
/*41797*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41799*/         OPC_Scope, 30, /*->41831*/ // 2 children in Scope
/*41801*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*41804*/           OPC_EmitInteger, MVT::i32, 14, 
/*41807*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41810*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41813*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41816*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*41831*/         /*Scope*/ 29, /*->41861*/
/*41832*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*41835*/           OPC_EmitInteger, MVT::i32, 14, 
/*41838*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41844*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41847*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41861*/         0, /*End of Scope*/
/*41862*/       /*Scope*/ 31, /*->41894*/
/*41863*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41865*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*41868*/         OPC_EmitInteger, MVT::i32, 14, 
/*41871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41877*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41894*/       0, /*End of Scope*/
/*41895*/     /*Scope*/ 47|128,2/*303*/, /*->42200*/
/*41897*/       OPC_MoveChild, 1,
/*41899*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41902*/       OPC_Scope, 38, /*->41942*/ // 6 children in Scope
/*41904*/         OPC_CheckPredicate, 110, // Predicate_imm0_255_not
/*41906*/         OPC_MoveParent,
/*41907*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41908*/         OPC_CheckType, MVT::i32,
/*41910*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41912*/         OPC_EmitConvertToTarget, 1,
/*41914*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*41917*/         OPC_EmitInteger, MVT::i32, 14, 
/*41920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41926*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41929*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*41942*/       /*Scope*/ 35, /*->41978*/
/*41943*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41945*/         OPC_MoveParent,
/*41946*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41947*/         OPC_CheckType, MVT::i32,
/*41949*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41951*/         OPC_EmitConvertToTarget, 1,
/*41953*/         OPC_EmitInteger, MVT::i32, 14, 
/*41956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41962*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41978*/       /*Scope*/ 38, /*->42017*/
/*41979*/         OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*41981*/         OPC_MoveParent,
/*41982*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41983*/         OPC_CheckType, MVT::i32,
/*41985*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41987*/         OPC_EmitConvertToTarget, 1,
/*41989*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41992*/         OPC_EmitInteger, MVT::i32, 14, 
/*41995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42001*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*42017*/       /*Scope*/ 35, /*->42053*/
/*42018*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42020*/         OPC_MoveParent,
/*42021*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42022*/         OPC_CheckType, MVT::i32,
/*42024*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42026*/         OPC_EmitConvertToTarget, 1,
/*42028*/         OPC_EmitInteger, MVT::i32, 14, 
/*42031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42037*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42053*/       /*Scope*/ 38, /*->42092*/
/*42054*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*42056*/         OPC_MoveParent,
/*42057*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42058*/         OPC_CheckType, MVT::i32,
/*42060*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42062*/         OPC_EmitConvertToTarget, 1,
/*42064*/         OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*42067*/         OPC_EmitInteger, MVT::i32, 14, 
/*42070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42076*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42079*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*42092*/       /*Scope*/ 106, /*->42199*/
/*42093*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*42095*/         OPC_MoveParent,
/*42096*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42097*/         OPC_CheckType, MVT::i32,
/*42099*/         OPC_Scope, 48, /*->42149*/ // 2 children in Scope
/*42101*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*42103*/           OPC_EmitConvertToTarget, 1,
/*42105*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42108*/           OPC_EmitInteger, MVT::i32, 14, 
/*42111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42114*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42124*/           OPC_EmitInteger, MVT::i32, 14, 
/*42127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42133*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42136*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42149*/         /*Scope*/ 48, /*->42198*/
/*42150*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42152*/           OPC_EmitConvertToTarget, 1,
/*42154*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42157*/           OPC_EmitInteger, MVT::i32, 14, 
/*42160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42163*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42173*/           OPC_EmitInteger, MVT::i32, 14, 
/*42176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42182*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42185*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42198*/         0, /*End of Scope*/
/*42199*/       0, /*End of Scope*/
/*42200*/     /*Scope*/ 61, /*->42262*/
/*42201*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42202*/       OPC_CheckType, MVT::i32,
/*42204*/       OPC_Scope, 27, /*->42233*/ // 2 children in Scope
/*42206*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42208*/         OPC_EmitInteger, MVT::i32, 14, 
/*42211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42217*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42233*/       /*Scope*/ 27, /*->42261*/
/*42234*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42236*/         OPC_EmitInteger, MVT::i32, 14, 
/*42239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42245*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42261*/       0, /*End of Scope*/
/*42262*/     0, /*End of Scope*/
/*42263*/   /*SwitchOpcode*/ 108|128,2/*364*/, TARGET_VAL(ARMISD::SUBE),// ->42631
/*42267*/     OPC_RecordChild0, // #0 = $Rn
/*42268*/     OPC_Scope, 82|128,1/*210*/, /*->42481*/ // 3 children in Scope
/*42271*/       OPC_RecordChild1, // #1 = $shift
/*42272*/       OPC_Scope, 36|128,1/*164*/, /*->42439*/ // 2 children in Scope
/*42275*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42276*/         OPC_CheckType, MVT::i32,
/*42278*/         OPC_Scope, 126, /*->42406*/ // 2 children in Scope
/*42280*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42282*/           OPC_Scope, 30, /*->42314*/ // 4 children in Scope
/*42284*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42287*/             OPC_EmitInteger, MVT::i32, 14, 
/*42290*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42293*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42296*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42299*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42314*/           /*Scope*/ 30, /*->42345*/
/*42315*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*42318*/             OPC_EmitInteger, MVT::i32, 14, 
/*42321*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42324*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42327*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42330*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42345*/           /*Scope*/ 29, /*->42375*/
/*42346*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42349*/             OPC_EmitInteger, MVT::i32, 14, 
/*42352*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42355*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42358*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42361*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42375*/           /*Scope*/ 29, /*->42405*/
/*42376*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*42379*/             OPC_EmitInteger, MVT::i32, 14, 
/*42382*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42385*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42388*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42391*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42405*/           0, /*End of Scope*/
/*42406*/         /*Scope*/ 31, /*->42438*/
/*42407*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42409*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*42412*/           OPC_EmitInteger, MVT::i32, 14, 
/*42415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42418*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42421*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42424*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42438*/         0, /*End of Scope*/
/*42439*/       /*Scope*/ 40, /*->42480*/
/*42440*/         OPC_MoveChild, 1,
/*42442*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42445*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42447*/         OPC_MoveParent,
/*42448*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42449*/         OPC_CheckType, MVT::i32,
/*42451*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42453*/         OPC_EmitConvertToTarget, 1,
/*42455*/         OPC_EmitInteger, MVT::i32, 14, 
/*42458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42464*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42480*/       0, /*End of Scope*/
/*42481*/     /*Scope*/ 41, /*->42523*/
/*42482*/       OPC_MoveChild, 0,
/*42484*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42487*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42489*/       OPC_MoveParent,
/*42490*/       OPC_RecordChild1, // #1 = $Rn
/*42491*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42492*/       OPC_CheckType, MVT::i32,
/*42494*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42496*/       OPC_EmitConvertToTarget, 0,
/*42498*/       OPC_EmitInteger, MVT::i32, 14, 
/*42501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42507*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42523*/     /*Scope*/ 106, /*->42630*/
/*42524*/       OPC_RecordChild1, // #1 = $imm
/*42525*/       OPC_Scope, 40, /*->42567*/ // 2 children in Scope
/*42527*/         OPC_MoveChild, 1,
/*42529*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42532*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42534*/         OPC_MoveParent,
/*42535*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42536*/         OPC_CheckType, MVT::i32,
/*42538*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42540*/         OPC_EmitConvertToTarget, 1,
/*42542*/         OPC_EmitInteger, MVT::i32, 14, 
/*42545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42551*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42554*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42567*/       /*Scope*/ 61, /*->42629*/
/*42568*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42569*/         OPC_CheckType, MVT::i32,
/*42571*/         OPC_Scope, 27, /*->42600*/ // 2 children in Scope
/*42573*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42575*/           OPC_EmitInteger, MVT::i32, 14, 
/*42578*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42581*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42584*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42587*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42600*/         /*Scope*/ 27, /*->42628*/
/*42601*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42603*/           OPC_EmitInteger, MVT::i32, 14, 
/*42606*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42609*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42612*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42628*/         0, /*End of Scope*/
/*42629*/       0, /*End of Scope*/
/*42630*/     0, /*End of Scope*/
/*42631*/   /*SwitchOpcode*/ 24|128,2/*280*/, TARGET_VAL(ARMISD::CMP),// ->42915
/*42635*/     OPC_RecordChild0, // #0 = $Rn
/*42636*/     OPC_CheckChild0Type, MVT::i32,
/*42638*/     OPC_RecordChild1, // #1 = $shift
/*42639*/     OPC_Scope, 49, /*->42690*/ // 6 children in Scope
/*42641*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42643*/       OPC_Scope, 22, /*->42667*/ // 2 children in Scope
/*42645*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42648*/         OPC_EmitInteger, MVT::i32, 14, 
/*42651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42654*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42667*/       /*Scope*/ 21, /*->42689*/
/*42668*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42671*/         OPC_EmitInteger, MVT::i32, 14, 
/*42674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42677*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42689*/       0, /*End of Scope*/
/*42690*/     /*Scope*/ 23, /*->42714*/
/*42691*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42693*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42696*/       OPC_EmitInteger, MVT::i32, 14, 
/*42699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42714*/     /*Scope*/ 10|128,1/*138*/, /*->42854*/
/*42716*/       OPC_MoveChild, 1,
/*42718*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42721*/       OPC_Scope, 24, /*->42747*/ // 5 children in Scope
/*42723*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42725*/         OPC_MoveParent,
/*42726*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42728*/         OPC_EmitConvertToTarget, 1,
/*42730*/         OPC_EmitInteger, MVT::i32, 14, 
/*42733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42747*/       /*Scope*/ 27, /*->42775*/
/*42748*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*42750*/         OPC_MoveParent,
/*42751*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42753*/         OPC_EmitConvertToTarget, 1,
/*42755*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42758*/         OPC_EmitInteger, MVT::i32, 14, 
/*42761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*42775*/       /*Scope*/ 24, /*->42800*/
/*42776*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*42778*/         OPC_MoveParent,
/*42779*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42781*/         OPC_EmitConvertToTarget, 1,
/*42783*/         OPC_EmitInteger, MVT::i32, 14, 
/*42786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42789*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*42800*/       /*Scope*/ 24, /*->42825*/
/*42801*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42803*/         OPC_MoveParent,
/*42804*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42806*/         OPC_EmitConvertToTarget, 1,
/*42808*/         OPC_EmitInteger, MVT::i32, 14, 
/*42811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42825*/       /*Scope*/ 27, /*->42853*/
/*42826*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*42828*/         OPC_MoveParent,
/*42829*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42831*/         OPC_EmitConvertToTarget, 1,
/*42833*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*42836*/         OPC_EmitInteger, MVT::i32, 14, 
/*42839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42853*/       0, /*End of Scope*/
/*42854*/     /*Scope*/ 19, /*->42874*/
/*42855*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42857*/       OPC_EmitInteger, MVT::i32, 14, 
/*42860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42874*/     /*Scope*/ 19, /*->42894*/
/*42875*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42877*/       OPC_EmitInteger, MVT::i32, 14, 
/*42880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42894*/     /*Scope*/ 19, /*->42914*/
/*42895*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42897*/       OPC_EmitInteger, MVT::i32, 14, 
/*42900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42914*/     0, /*End of Scope*/
/*42915*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CMN),// ->42993
/*42918*/     OPC_RecordChild0, // #0 = $Rn
/*42919*/     OPC_CheckChild0Type, MVT::i32,
/*42921*/     OPC_Scope, 38, /*->42961*/ // 2 children in Scope
/*42923*/       OPC_MoveChild, 1,
/*42925*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*42928*/       OPC_CheckChild0Integer, 0, 
/*42930*/       OPC_RecordChild1, // #1 = $imm
/*42931*/       OPC_MoveChild, 1,
/*42933*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42936*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42938*/       OPC_MoveParent,
/*42939*/       OPC_MoveParent,
/*42940*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42942*/       OPC_EmitConvertToTarget, 1,
/*42944*/       OPC_EmitInteger, MVT::i32, 14, 
/*42947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42961*/     /*Scope*/ 30, /*->42992*/
/*42962*/       OPC_RecordChild1, // #1 = $imm
/*42963*/       OPC_MoveChild, 1,
/*42965*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42968*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42970*/       OPC_MoveParent,
/*42971*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42973*/       OPC_EmitConvertToTarget, 1,
/*42975*/       OPC_EmitInteger, MVT::i32, 14, 
/*42978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42992*/     0, /*End of Scope*/
/*42993*/   /*SwitchOpcode*/ 64|128,1/*192*/, TARGET_VAL(ISD::SHL),// ->43189
/*42997*/     OPC_Scope, 58, /*->43057*/ // 2 children in Scope
/*42999*/       OPC_RecordNode, // #0 = $src
/*43000*/       OPC_CheckType, MVT::i32,
/*43002*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43004*/       OPC_Scope, 25, /*->43031*/ // 2 children in Scope
/*43006*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*43009*/         OPC_EmitInteger, MVT::i32, 14, 
/*43012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43018*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*43031*/       /*Scope*/ 24, /*->43056*/
/*43032*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*43035*/         OPC_EmitInteger, MVT::i32, 14, 
/*43038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*43056*/       0, /*End of Scope*/
/*43057*/     /*Scope*/ 1|128,1/*129*/, /*->43188*/
/*43059*/       OPC_RecordChild0, // #0 = $Rm
/*43060*/       OPC_RecordChild1, // #1 = $imm
/*43061*/       OPC_Scope, 69, /*->43132*/ // 2 children in Scope
/*43063*/         OPC_MoveChild, 1,
/*43065*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43068*/         OPC_CheckType, MVT::i32,
/*43070*/         OPC_Scope, 30, /*->43102*/ // 2 children in Scope
/*43072*/           OPC_CheckPredicate, 62, // Predicate_imm0_31
/*43074*/           OPC_MoveParent,
/*43075*/           OPC_CheckType, MVT::i32,
/*43077*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43079*/           OPC_EmitConvertToTarget, 1,
/*43081*/           OPC_EmitInteger, MVT::i32, 14, 
/*43084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*43102*/         /*Scope*/ 28, /*->43131*/
/*43103*/           OPC_MoveParent,
/*43104*/           OPC_CheckType, MVT::i32,
/*43106*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43108*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43111*/           OPC_EmitConvertToTarget, 1,
/*43113*/           OPC_EmitInteger, MVT::i32, 14, 
/*43116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43119*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*43131*/         0, /*End of Scope*/
/*43132*/       /*Scope*/ 54, /*->43187*/
/*43133*/         OPC_CheckChild1Type, MVT::i32,
/*43135*/         OPC_CheckType, MVT::i32,
/*43137*/         OPC_Scope, 23, /*->43162*/ // 2 children in Scope
/*43139*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43141*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43144*/           OPC_EmitInteger, MVT::i32, 14, 
/*43147*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43150*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*43162*/         /*Scope*/ 23, /*->43186*/
/*43163*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43165*/           OPC_EmitInteger, MVT::i32, 14, 
/*43168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43174*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43186*/         0, /*End of Scope*/
/*43187*/       0, /*End of Scope*/
/*43188*/     0, /*End of Scope*/
/*43189*/   /*SwitchOpcode*/ 22|128,110/*14102*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->57295
/*43193*/     OPC_Scope, 65, /*->43260*/ // 105 children in Scope
/*43195*/       OPC_CheckChild0Integer, 100|128,2/*356*/, 
/*43198*/       OPC_RecordChild1, // #0 = $a
/*43199*/       OPC_RecordChild2, // #1 = $pos
/*43200*/       OPC_MoveChild, 2,
/*43202*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43205*/       OPC_MoveParent,
/*43206*/       OPC_Scope, 25, /*->43233*/ // 2 children in Scope
/*43208*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*43210*/         OPC_EmitConvertToTarget, 1,
/*43212*/         OPC_EmitInteger, MVT::i32, 0, 
/*43215*/         OPC_EmitInteger, MVT::i32, 14, 
/*43218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 356:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*43233*/       /*Scope*/ 25, /*->43259*/
/*43234*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43236*/         OPC_EmitConvertToTarget, 1,
/*43238*/         OPC_EmitInteger, MVT::i32, 0, 
/*43241*/         OPC_EmitInteger, MVT::i32, 14, 
/*43244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 356:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*43259*/       0, /*End of Scope*/
/*43260*/     /*Scope*/ 65, /*->43326*/
/*43261*/       OPC_CheckChild0Integer, 107|128,2/*363*/, 
/*43264*/       OPC_RecordChild1, // #0 = $a
/*43265*/       OPC_RecordChild2, // #1 = $pos
/*43266*/       OPC_MoveChild, 2,
/*43268*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43271*/       OPC_MoveParent,
/*43272*/       OPC_Scope, 25, /*->43299*/ // 2 children in Scope
/*43274*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*43276*/         OPC_EmitConvertToTarget, 1,
/*43278*/         OPC_EmitInteger, MVT::i32, 0, 
/*43281*/         OPC_EmitInteger, MVT::i32, 14, 
/*43284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43287*/         OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 363:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*43299*/       /*Scope*/ 25, /*->43325*/
/*43300*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43302*/         OPC_EmitConvertToTarget, 1,
/*43304*/         OPC_EmitInteger, MVT::i32, 0, 
/*43307*/         OPC_EmitInteger, MVT::i32, 14, 
/*43310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 363:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*43325*/       0, /*End of Scope*/
/*43326*/     /*Scope*/ 47, /*->43374*/
/*43327*/       OPC_CheckChild0Integer, 95|128,2/*351*/, 
/*43330*/       OPC_RecordChild1, // #0 = $Rm
/*43331*/       OPC_RecordChild2, // #1 = $Rn
/*43332*/       OPC_Scope, 19, /*->43353*/ // 2 children in Scope
/*43334*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43336*/         OPC_EmitInteger, MVT::i32, 14, 
/*43339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 351:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43353*/       /*Scope*/ 19, /*->43373*/
/*43354*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43356*/         OPC_EmitInteger, MVT::i32, 14, 
/*43359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 351:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43373*/       0, /*End of Scope*/
/*43374*/     /*Scope*/ 47, /*->43422*/
/*43375*/       OPC_CheckChild0Integer, 96|128,2/*352*/, 
/*43378*/       OPC_RecordChild1, // #0 = $Rm
/*43379*/       OPC_RecordChild2, // #1 = $Rn
/*43380*/       OPC_Scope, 19, /*->43401*/ // 2 children in Scope
/*43382*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43384*/         OPC_EmitInteger, MVT::i32, 14, 
/*43387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 352:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43401*/       /*Scope*/ 19, /*->43421*/
/*43402*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43404*/         OPC_EmitInteger, MVT::i32, 14, 
/*43407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43410*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 352:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43421*/       0, /*End of Scope*/
/*43422*/     /*Scope*/ 31, /*->43454*/
/*43423*/       OPC_CheckChild0Integer, 78|128,1/*206*/, 
/*43426*/       OPC_RecordChild1, // #0 = $Rn
/*43427*/       OPC_RecordChild2, // #1 = $Rm
/*43428*/       OPC_Scope, 11, /*->43441*/ // 2 children in Scope
/*43430*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43441*/       /*Scope*/ 11, /*->43453*/
/*43442*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43453*/       0, /*End of Scope*/
/*43454*/     /*Scope*/ 31, /*->43486*/
/*43455*/       OPC_CheckChild0Integer, 79|128,1/*207*/, 
/*43458*/       OPC_RecordChild1, // #0 = $Rn
/*43459*/       OPC_RecordChild2, // #1 = $Rm
/*43460*/       OPC_Scope, 11, /*->43473*/ // 2 children in Scope
/*43462*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43473*/       /*Scope*/ 11, /*->43485*/
/*43474*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43476*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43485*/       0, /*End of Scope*/
/*43486*/     /*Scope*/ 31, /*->43518*/
/*43487*/       OPC_CheckChild0Integer, 82|128,1/*210*/, 
/*43490*/       OPC_RecordChild1, // #0 = $Rn
/*43491*/       OPC_RecordChild2, // #1 = $Rm
/*43492*/       OPC_Scope, 11, /*->43505*/ // 2 children in Scope
/*43494*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 210:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43505*/       /*Scope*/ 11, /*->43517*/
/*43506*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 210:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43517*/       0, /*End of Scope*/
/*43518*/     /*Scope*/ 31, /*->43550*/
/*43519*/       OPC_CheckChild0Integer, 80|128,1/*208*/, 
/*43522*/       OPC_RecordChild1, // #0 = $Rn
/*43523*/       OPC_RecordChild2, // #1 = $Rm
/*43524*/       OPC_Scope, 11, /*->43537*/ // 2 children in Scope
/*43526*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43537*/       /*Scope*/ 11, /*->43549*/
/*43538*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43540*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43549*/       0, /*End of Scope*/
/*43550*/     /*Scope*/ 31, /*->43582*/
/*43551*/       OPC_CheckChild0Integer, 83|128,1/*211*/, 
/*43554*/       OPC_RecordChild1, // #0 = $Rn
/*43555*/       OPC_RecordChild2, // #1 = $Rm
/*43556*/       OPC_Scope, 11, /*->43569*/ // 2 children in Scope
/*43558*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 211:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43569*/       /*Scope*/ 11, /*->43581*/
/*43570*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 211:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43581*/       0, /*End of Scope*/
/*43582*/     /*Scope*/ 31, /*->43614*/
/*43583*/       OPC_CheckChild0Integer, 81|128,1/*209*/, 
/*43586*/       OPC_RecordChild1, // #0 = $Rn
/*43587*/       OPC_RecordChild2, // #1 = $Rm
/*43588*/       OPC_Scope, 11, /*->43601*/ // 2 children in Scope
/*43590*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 209:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43601*/       /*Scope*/ 11, /*->43613*/
/*43602*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 209:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43613*/       0, /*End of Scope*/
/*43614*/     /*Scope*/ 20, /*->43635*/
/*43615*/       OPC_CheckChild0Integer, 87|128,1/*215*/, 
/*43618*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*43620*/       OPC_EmitInteger, MVT::i32, 14, 
/*43623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 215:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*43635*/     /*Scope*/ 64, /*->43700*/
/*43636*/       OPC_CheckChild0Integer, 105|128,1/*233*/, 
/*43639*/       OPC_RecordChild1, // #0 = $Rn
/*43640*/       OPC_EmitInteger, MVT::i64, 0, 
/*43643*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*43646*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*43655*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43658*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*43668*/       OPC_EmitNode, TARGET_VAL(ARM::SHA1H), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*43676*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43679*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*43688*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*43691*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 233:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*43700*/     /*Scope*/ 48, /*->43749*/
/*43701*/       OPC_CheckChild0Integer, 108|128,2/*364*/, 
/*43704*/       OPC_RecordChild1, // #0 = $Dm
/*43705*/       OPC_Scope, 20, /*->43727*/ // 2 children in Scope
/*43707*/         OPC_CheckChild1Type, MVT::f64,
/*43709*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*43711*/         OPC_EmitInteger, MVT::i32, 14, 
/*43714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 364:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43727*/       /*Scope*/ 20, /*->43748*/
/*43728*/         OPC_CheckChild1Type, MVT::f32,
/*43730*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43732*/         OPC_EmitInteger, MVT::i32, 14, 
/*43735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 364:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43748*/       0, /*End of Scope*/
/*43749*/     /*Scope*/ 48, /*->43798*/
/*43750*/       OPC_CheckChild0Integer, 109|128,2/*365*/, 
/*43753*/       OPC_RecordChild1, // #0 = $Dm
/*43754*/       OPC_Scope, 20, /*->43776*/ // 2 children in Scope
/*43756*/         OPC_CheckChild1Type, MVT::f64,
/*43758*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*43760*/         OPC_EmitInteger, MVT::i32, 14, 
/*43763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 365:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43776*/       /*Scope*/ 20, /*->43797*/
/*43777*/         OPC_CheckChild1Type, MVT::f32,
/*43779*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43781*/         OPC_EmitInteger, MVT::i32, 14, 
/*43784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 365:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43797*/       0, /*End of Scope*/
/*43798*/     /*Scope*/ 52|128,17/*2228*/, /*->46028*/
/*43800*/       OPC_CheckChild0Integer, 38|128,2/*294*/, 
/*43803*/       OPC_Scope, 36|128,2/*292*/, /*->44098*/ // 15 children in Scope
/*43806*/         OPC_RecordChild1, // #0 = $src1
/*43807*/         OPC_Scope, 112, /*->43921*/ // 4 children in Scope
/*43809*/           OPC_CheckChild1Type, MVT::v4i16,
/*43811*/           OPC_MoveChild, 2,
/*43813*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43816*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*43819*/           OPC_Scope, 49, /*->43870*/ // 2 children in Scope
/*43821*/             OPC_RecordChild1, // #1 = $Vn
/*43822*/             OPC_CheckChild1Type, MVT::v4i16,
/*43824*/             OPC_MoveChild, 2,
/*43826*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43829*/             OPC_RecordChild0, // #2 = $Vm
/*43830*/             OPC_CheckChild0Type, MVT::v4i16,
/*43832*/             OPC_RecordChild1, // #3 = $lane
/*43833*/             OPC_MoveChild, 1,
/*43835*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43838*/             OPC_MoveParent,
/*43839*/             OPC_CheckType, MVT::v4i16,
/*43841*/             OPC_MoveParent,
/*43842*/             OPC_CheckType, MVT::v4i16,
/*43844*/             OPC_MoveParent,
/*43845*/             OPC_CheckType, MVT::v4i16,
/*43847*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43849*/             OPC_EmitConvertToTarget, 3,
/*43851*/             OPC_EmitInteger, MVT::i32, 14, 
/*43854*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43857*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43870*/           /*Scope*/ 49, /*->43920*/
/*43871*/             OPC_MoveChild, 1,
/*43873*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43876*/             OPC_RecordChild0, // #1 = $Vm
/*43877*/             OPC_CheckChild0Type, MVT::v4i16,
/*43879*/             OPC_RecordChild1, // #2 = $lane
/*43880*/             OPC_MoveChild, 1,
/*43882*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43885*/             OPC_MoveParent,
/*43886*/             OPC_CheckType, MVT::v4i16,
/*43888*/             OPC_MoveParent,
/*43889*/             OPC_RecordChild2, // #3 = $Vn
/*43890*/             OPC_CheckChild2Type, MVT::v4i16,
/*43892*/             OPC_CheckType, MVT::v4i16,
/*43894*/             OPC_MoveParent,
/*43895*/             OPC_CheckType, MVT::v4i16,
/*43897*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43899*/             OPC_EmitConvertToTarget, 2,
/*43901*/             OPC_EmitInteger, MVT::i32, 14, 
/*43904*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43907*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43920*/           0, /*End of Scope*/
/*43921*/         /*Scope*/ 59, /*->43981*/
/*43922*/           OPC_CheckChild1Type, MVT::v2i32,
/*43924*/           OPC_MoveChild, 2,
/*43926*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43929*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*43932*/           OPC_RecordChild1, // #1 = $Vn
/*43933*/           OPC_CheckChild1Type, MVT::v2i32,
/*43935*/           OPC_MoveChild, 2,
/*43937*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43940*/           OPC_RecordChild0, // #2 = $Vm
/*43941*/           OPC_CheckChild0Type, MVT::v2i32,
/*43943*/           OPC_RecordChild1, // #3 = $lane
/*43944*/           OPC_MoveChild, 1,
/*43946*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43949*/           OPC_MoveParent,
/*43950*/           OPC_CheckType, MVT::v2i32,
/*43952*/           OPC_MoveParent,
/*43953*/           OPC_CheckType, MVT::v2i32,
/*43955*/           OPC_MoveParent,
/*43956*/           OPC_CheckType, MVT::v2i32,
/*43958*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43960*/           OPC_EmitConvertToTarget, 3,
/*43962*/           OPC_EmitInteger, MVT::i32, 14, 
/*43965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43968*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43981*/         /*Scope*/ 57, /*->44039*/
/*43982*/           OPC_CheckChild1Type, MVT::v4i32,
/*43984*/           OPC_MoveChild, 2,
/*43986*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43989*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*43992*/           OPC_RecordChild1, // #1 = $Vn
/*43993*/           OPC_CheckChild1Type, MVT::v4i16,
/*43995*/           OPC_MoveChild, 2,
/*43997*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44000*/           OPC_RecordChild0, // #2 = $Vm
/*44001*/           OPC_CheckChild0Type, MVT::v4i16,
/*44003*/           OPC_RecordChild1, // #3 = $lane
/*44004*/           OPC_MoveChild, 1,
/*44006*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44009*/           OPC_MoveParent,
/*44010*/           OPC_CheckType, MVT::v4i16,
/*44012*/           OPC_MoveParent,
/*44013*/           OPC_CheckType, MVT::v4i32,
/*44015*/           OPC_MoveParent,
/*44016*/           OPC_CheckType, MVT::v4i32,
/*44018*/           OPC_EmitConvertToTarget, 3,
/*44020*/           OPC_EmitInteger, MVT::i32, 14, 
/*44023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44026*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44039*/         /*Scope*/ 57, /*->44097*/
/*44040*/           OPC_CheckChild1Type, MVT::v2i64,
/*44042*/           OPC_MoveChild, 2,
/*44044*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44047*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44050*/           OPC_RecordChild1, // #1 = $Vn
/*44051*/           OPC_CheckChild1Type, MVT::v2i32,
/*44053*/           OPC_MoveChild, 2,
/*44055*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44058*/           OPC_RecordChild0, // #2 = $Vm
/*44059*/           OPC_CheckChild0Type, MVT::v2i32,
/*44061*/           OPC_RecordChild1, // #3 = $lane
/*44062*/           OPC_MoveChild, 1,
/*44064*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44067*/           OPC_MoveParent,
/*44068*/           OPC_CheckType, MVT::v2i32,
/*44070*/           OPC_MoveParent,
/*44071*/           OPC_CheckType, MVT::v2i64,
/*44073*/           OPC_MoveParent,
/*44074*/           OPC_CheckType, MVT::v2i64,
/*44076*/           OPC_EmitConvertToTarget, 3,
/*44078*/           OPC_EmitInteger, MVT::i32, 14, 
/*44081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44084*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44097*/         0, /*End of Scope*/
/*44098*/       /*Scope*/ 116, /*->44215*/
/*44099*/         OPC_MoveChild, 1,
/*44101*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44104*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*44107*/         OPC_Scope, 52, /*->44161*/ // 2 children in Scope
/*44109*/           OPC_RecordChild1, // #0 = $Vn
/*44110*/           OPC_CheckChild1Type, MVT::v4i16,
/*44112*/           OPC_MoveChild, 2,
/*44114*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44117*/           OPC_RecordChild0, // #1 = $Vm
/*44118*/           OPC_CheckChild0Type, MVT::v4i16,
/*44120*/           OPC_RecordChild1, // #2 = $lane
/*44121*/           OPC_MoveChild, 1,
/*44123*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44126*/           OPC_MoveParent,
/*44127*/           OPC_CheckType, MVT::v4i16,
/*44129*/           OPC_MoveParent,
/*44130*/           OPC_CheckType, MVT::v4i16,
/*44132*/           OPC_MoveParent,
/*44133*/           OPC_RecordChild2, // #3 = $src1
/*44134*/           OPC_CheckChild2Type, MVT::v4i16,
/*44136*/           OPC_CheckType, MVT::v4i16,
/*44138*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44140*/           OPC_EmitConvertToTarget, 2,
/*44142*/           OPC_EmitInteger, MVT::i32, 14, 
/*44145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44148*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44161*/         /*Scope*/ 52, /*->44214*/
/*44162*/           OPC_MoveChild, 1,
/*44164*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44167*/           OPC_RecordChild0, // #0 = $Vm
/*44168*/           OPC_CheckChild0Type, MVT::v4i16,
/*44170*/           OPC_RecordChild1, // #1 = $lane
/*44171*/           OPC_MoveChild, 1,
/*44173*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44176*/           OPC_MoveParent,
/*44177*/           OPC_CheckType, MVT::v4i16,
/*44179*/           OPC_MoveParent,
/*44180*/           OPC_RecordChild2, // #2 = $Vn
/*44181*/           OPC_CheckChild2Type, MVT::v4i16,
/*44183*/           OPC_CheckType, MVT::v4i16,
/*44185*/           OPC_MoveParent,
/*44186*/           OPC_RecordChild2, // #3 = $src1
/*44187*/           OPC_CheckChild2Type, MVT::v4i16,
/*44189*/           OPC_CheckType, MVT::v4i16,
/*44191*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44193*/           OPC_EmitConvertToTarget, 1,
/*44195*/           OPC_EmitInteger, MVT::i32, 14, 
/*44198*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44201*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, (intrinsic_wo_chain:v4i16 302:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44214*/         0, /*End of Scope*/
/*44215*/       /*Scope*/ 60, /*->44276*/
/*44216*/         OPC_RecordChild1, // #0 = $src1
/*44217*/         OPC_CheckChild1Type, MVT::v2i32,
/*44219*/         OPC_MoveChild, 2,
/*44221*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44224*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*44227*/         OPC_MoveChild, 1,
/*44229*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44232*/         OPC_RecordChild0, // #1 = $Vm
/*44233*/         OPC_CheckChild0Type, MVT::v2i32,
/*44235*/         OPC_RecordChild1, // #2 = $lane
/*44236*/         OPC_MoveChild, 1,
/*44238*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44241*/         OPC_MoveParent,
/*44242*/         OPC_CheckType, MVT::v2i32,
/*44244*/         OPC_MoveParent,
/*44245*/         OPC_RecordChild2, // #3 = $Vn
/*44246*/         OPC_CheckChild2Type, MVT::v2i32,
/*44248*/         OPC_CheckType, MVT::v2i32,
/*44250*/         OPC_MoveParent,
/*44251*/         OPC_CheckType, MVT::v2i32,
/*44253*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44255*/         OPC_EmitConvertToTarget, 2,
/*44257*/         OPC_EmitInteger, MVT::i32, 14, 
/*44260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44276*/       /*Scope*/ 116, /*->44393*/
/*44277*/         OPC_MoveChild, 1,
/*44279*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44282*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*44285*/         OPC_Scope, 52, /*->44339*/ // 2 children in Scope
/*44287*/           OPC_RecordChild1, // #0 = $Vn
/*44288*/           OPC_CheckChild1Type, MVT::v2i32,
/*44290*/           OPC_MoveChild, 2,
/*44292*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44295*/           OPC_RecordChild0, // #1 = $Vm
/*44296*/           OPC_CheckChild0Type, MVT::v2i32,
/*44298*/           OPC_RecordChild1, // #2 = $lane
/*44299*/           OPC_MoveChild, 1,
/*44301*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44304*/           OPC_MoveParent,
/*44305*/           OPC_CheckType, MVT::v2i32,
/*44307*/           OPC_MoveParent,
/*44308*/           OPC_CheckType, MVT::v2i32,
/*44310*/           OPC_MoveParent,
/*44311*/           OPC_RecordChild2, // #3 = $src1
/*44312*/           OPC_CheckChild2Type, MVT::v2i32,
/*44314*/           OPC_CheckType, MVT::v2i32,
/*44316*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44318*/           OPC_EmitConvertToTarget, 2,
/*44320*/           OPC_EmitInteger, MVT::i32, 14, 
/*44323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44339*/         /*Scope*/ 52, /*->44392*/
/*44340*/           OPC_MoveChild, 1,
/*44342*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44345*/           OPC_RecordChild0, // #0 = $Vm
/*44346*/           OPC_CheckChild0Type, MVT::v2i32,
/*44348*/           OPC_RecordChild1, // #1 = $lane
/*44349*/           OPC_MoveChild, 1,
/*44351*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44354*/           OPC_MoveParent,
/*44355*/           OPC_CheckType, MVT::v2i32,
/*44357*/           OPC_MoveParent,
/*44358*/           OPC_RecordChild2, // #2 = $Vn
/*44359*/           OPC_CheckChild2Type, MVT::v2i32,
/*44361*/           OPC_CheckType, MVT::v2i32,
/*44363*/           OPC_MoveParent,
/*44364*/           OPC_RecordChild2, // #3 = $src1
/*44365*/           OPC_CheckChild2Type, MVT::v2i32,
/*44367*/           OPC_CheckType, MVT::v2i32,
/*44369*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44371*/           OPC_EmitConvertToTarget, 1,
/*44373*/           OPC_EmitInteger, MVT::i32, 14, 
/*44376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44379*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, (intrinsic_wo_chain:v2i32 302:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44392*/         0, /*End of Scope*/
/*44393*/       /*Scope*/ 58, /*->44452*/
/*44394*/         OPC_RecordChild1, // #0 = $src1
/*44395*/         OPC_CheckChild1Type, MVT::v4i32,
/*44397*/         OPC_MoveChild, 2,
/*44399*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44402*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44405*/         OPC_MoveChild, 1,
/*44407*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44410*/         OPC_RecordChild0, // #1 = $Vm
/*44411*/         OPC_CheckChild0Type, MVT::v4i16,
/*44413*/         OPC_RecordChild1, // #2 = $lane
/*44414*/         OPC_MoveChild, 1,
/*44416*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44419*/         OPC_MoveParent,
/*44420*/         OPC_CheckType, MVT::v4i16,
/*44422*/         OPC_MoveParent,
/*44423*/         OPC_RecordChild2, // #3 = $Vn
/*44424*/         OPC_CheckChild2Type, MVT::v4i16,
/*44426*/         OPC_CheckType, MVT::v4i32,
/*44428*/         OPC_MoveParent,
/*44429*/         OPC_CheckType, MVT::v4i32,
/*44431*/         OPC_EmitConvertToTarget, 2,
/*44433*/         OPC_EmitInteger, MVT::i32, 14, 
/*44436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44439*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44452*/       /*Scope*/ 112, /*->44565*/
/*44453*/         OPC_MoveChild, 1,
/*44455*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44458*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44461*/         OPC_Scope, 50, /*->44513*/ // 2 children in Scope
/*44463*/           OPC_RecordChild1, // #0 = $Vn
/*44464*/           OPC_CheckChild1Type, MVT::v4i16,
/*44466*/           OPC_MoveChild, 2,
/*44468*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44471*/           OPC_RecordChild0, // #1 = $Vm
/*44472*/           OPC_CheckChild0Type, MVT::v4i16,
/*44474*/           OPC_RecordChild1, // #2 = $lane
/*44475*/           OPC_MoveChild, 1,
/*44477*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44480*/           OPC_MoveParent,
/*44481*/           OPC_CheckType, MVT::v4i16,
/*44483*/           OPC_MoveParent,
/*44484*/           OPC_CheckType, MVT::v4i32,
/*44486*/           OPC_MoveParent,
/*44487*/           OPC_RecordChild2, // #3 = $src1
/*44488*/           OPC_CheckChild2Type, MVT::v4i32,
/*44490*/           OPC_CheckType, MVT::v4i32,
/*44492*/           OPC_EmitConvertToTarget, 2,
/*44494*/           OPC_EmitInteger, MVT::i32, 14, 
/*44497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44500*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44513*/         /*Scope*/ 50, /*->44564*/
/*44514*/           OPC_MoveChild, 1,
/*44516*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44519*/           OPC_RecordChild0, // #0 = $Vm
/*44520*/           OPC_CheckChild0Type, MVT::v4i16,
/*44522*/           OPC_RecordChild1, // #1 = $lane
/*44523*/           OPC_MoveChild, 1,
/*44525*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44528*/           OPC_MoveParent,
/*44529*/           OPC_CheckType, MVT::v4i16,
/*44531*/           OPC_MoveParent,
/*44532*/           OPC_RecordChild2, // #2 = $Vn
/*44533*/           OPC_CheckChild2Type, MVT::v4i16,
/*44535*/           OPC_CheckType, MVT::v4i32,
/*44537*/           OPC_MoveParent,
/*44538*/           OPC_RecordChild2, // #3 = $src1
/*44539*/           OPC_CheckChild2Type, MVT::v4i32,
/*44541*/           OPC_CheckType, MVT::v4i32,
/*44543*/           OPC_EmitConvertToTarget, 1,
/*44545*/           OPC_EmitInteger, MVT::i32, 14, 
/*44548*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44551*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44564*/         0, /*End of Scope*/
/*44565*/       /*Scope*/ 58, /*->44624*/
/*44566*/         OPC_RecordChild1, // #0 = $src1
/*44567*/         OPC_CheckChild1Type, MVT::v2i64,
/*44569*/         OPC_MoveChild, 2,
/*44571*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44574*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44577*/         OPC_MoveChild, 1,
/*44579*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44582*/         OPC_RecordChild0, // #1 = $Vm
/*44583*/         OPC_CheckChild0Type, MVT::v2i32,
/*44585*/         OPC_RecordChild1, // #2 = $lane
/*44586*/         OPC_MoveChild, 1,
/*44588*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44591*/         OPC_MoveParent,
/*44592*/         OPC_CheckType, MVT::v2i32,
/*44594*/         OPC_MoveParent,
/*44595*/         OPC_RecordChild2, // #3 = $Vn
/*44596*/         OPC_CheckChild2Type, MVT::v2i32,
/*44598*/         OPC_CheckType, MVT::v2i64,
/*44600*/         OPC_MoveParent,
/*44601*/         OPC_CheckType, MVT::v2i64,
/*44603*/         OPC_EmitConvertToTarget, 2,
/*44605*/         OPC_EmitInteger, MVT::i32, 14, 
/*44608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44624*/       /*Scope*/ 112, /*->44737*/
/*44625*/         OPC_MoveChild, 1,
/*44627*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44630*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44633*/         OPC_Scope, 50, /*->44685*/ // 2 children in Scope
/*44635*/           OPC_RecordChild1, // #0 = $Vn
/*44636*/           OPC_CheckChild1Type, MVT::v2i32,
/*44638*/           OPC_MoveChild, 2,
/*44640*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44643*/           OPC_RecordChild0, // #1 = $Vm
/*44644*/           OPC_CheckChild0Type, MVT::v2i32,
/*44646*/           OPC_RecordChild1, // #2 = $lane
/*44647*/           OPC_MoveChild, 1,
/*44649*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44652*/           OPC_MoveParent,
/*44653*/           OPC_CheckType, MVT::v2i32,
/*44655*/           OPC_MoveParent,
/*44656*/           OPC_CheckType, MVT::v2i64,
/*44658*/           OPC_MoveParent,
/*44659*/           OPC_RecordChild2, // #3 = $src1
/*44660*/           OPC_CheckChild2Type, MVT::v2i64,
/*44662*/           OPC_CheckType, MVT::v2i64,
/*44664*/           OPC_EmitConvertToTarget, 2,
/*44666*/           OPC_EmitInteger, MVT::i32, 14, 
/*44669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44672*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44685*/         /*Scope*/ 50, /*->44736*/
/*44686*/           OPC_MoveChild, 1,
/*44688*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44691*/           OPC_RecordChild0, // #0 = $Vm
/*44692*/           OPC_CheckChild0Type, MVT::v2i32,
/*44694*/           OPC_RecordChild1, // #1 = $lane
/*44695*/           OPC_MoveChild, 1,
/*44697*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44700*/           OPC_MoveParent,
/*44701*/           OPC_CheckType, MVT::v2i32,
/*44703*/           OPC_MoveParent,
/*44704*/           OPC_RecordChild2, // #2 = $Vn
/*44705*/           OPC_CheckChild2Type, MVT::v2i32,
/*44707*/           OPC_CheckType, MVT::v2i64,
/*44709*/           OPC_MoveParent,
/*44710*/           OPC_RecordChild2, // #3 = $src1
/*44711*/           OPC_CheckChild2Type, MVT::v2i64,
/*44713*/           OPC_CheckType, MVT::v2i64,
/*44715*/           OPC_EmitConvertToTarget, 1,
/*44717*/           OPC_EmitInteger, MVT::i32, 14, 
/*44720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44736*/         0, /*End of Scope*/
/*44737*/       /*Scope*/ 100|128,1/*228*/, /*->44967*/
/*44739*/         OPC_RecordChild1, // #0 = $src1
/*44740*/         OPC_Scope, 18|128,1/*146*/, /*->44889*/ // 2 children in Scope
/*44743*/           OPC_CheckChild1Type, MVT::v8i16,
/*44745*/           OPC_MoveChild, 2,
/*44747*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44750*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*44753*/           OPC_Scope, 66, /*->44821*/ // 2 children in Scope
/*44755*/             OPC_RecordChild1, // #1 = $src2
/*44756*/             OPC_CheckChild1Type, MVT::v8i16,
/*44758*/             OPC_MoveChild, 2,
/*44760*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44763*/             OPC_RecordChild0, // #2 = $src3
/*44764*/             OPC_CheckChild0Type, MVT::v8i16,
/*44766*/             OPC_RecordChild1, // #3 = $lane
/*44767*/             OPC_MoveChild, 1,
/*44769*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44772*/             OPC_MoveParent,
/*44773*/             OPC_CheckType, MVT::v8i16,
/*44775*/             OPC_MoveParent,
/*44776*/             OPC_CheckType, MVT::v8i16,
/*44778*/             OPC_MoveParent,
/*44779*/             OPC_CheckType, MVT::v8i16,
/*44781*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44783*/             OPC_EmitConvertToTarget, 3,
/*44785*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44788*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*44797*/             OPC_EmitConvertToTarget, 3,
/*44799*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44802*/             OPC_EmitInteger, MVT::i32, 14, 
/*44805*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44808*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44821*/           /*Scope*/ 66, /*->44888*/
/*44822*/             OPC_MoveChild, 1,
/*44824*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44827*/             OPC_RecordChild0, // #1 = $src3
/*44828*/             OPC_CheckChild0Type, MVT::v8i16,
/*44830*/             OPC_RecordChild1, // #2 = $lane
/*44831*/             OPC_MoveChild, 1,
/*44833*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44836*/             OPC_MoveParent,
/*44837*/             OPC_CheckType, MVT::v8i16,
/*44839*/             OPC_MoveParent,
/*44840*/             OPC_RecordChild2, // #3 = $src2
/*44841*/             OPC_CheckChild2Type, MVT::v8i16,
/*44843*/             OPC_CheckType, MVT::v8i16,
/*44845*/             OPC_MoveParent,
/*44846*/             OPC_CheckType, MVT::v8i16,
/*44848*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44850*/             OPC_EmitConvertToTarget, 2,
/*44852*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44855*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*44864*/             OPC_EmitConvertToTarget, 2,
/*44866*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44869*/             OPC_EmitInteger, MVT::i32, 14, 
/*44872*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44875*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44888*/           0, /*End of Scope*/
/*44889*/         /*Scope*/ 76, /*->44966*/
/*44890*/           OPC_CheckChild1Type, MVT::v4i32,
/*44892*/           OPC_MoveChild, 2,
/*44894*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44897*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*44900*/           OPC_RecordChild1, // #1 = $src2
/*44901*/           OPC_CheckChild1Type, MVT::v4i32,
/*44903*/           OPC_MoveChild, 2,
/*44905*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44908*/           OPC_RecordChild0, // #2 = $src3
/*44909*/           OPC_CheckChild0Type, MVT::v4i32,
/*44911*/           OPC_RecordChild1, // #3 = $lane
/*44912*/           OPC_MoveChild, 1,
/*44914*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44917*/           OPC_MoveParent,
/*44918*/           OPC_CheckType, MVT::v4i32,
/*44920*/           OPC_MoveParent,
/*44921*/           OPC_CheckType, MVT::v4i32,
/*44923*/           OPC_MoveParent,
/*44924*/           OPC_CheckType, MVT::v4i32,
/*44926*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44928*/           OPC_EmitConvertToTarget, 3,
/*44930*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44933*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*44942*/           OPC_EmitConvertToTarget, 3,
/*44944*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44947*/           OPC_EmitInteger, MVT::i32, 14, 
/*44950*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44953*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44966*/         0, /*End of Scope*/
/*44967*/       /*Scope*/ 22|128,1/*150*/, /*->45119*/
/*44969*/         OPC_MoveChild, 1,
/*44971*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44974*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*44977*/         OPC_Scope, 69, /*->45048*/ // 2 children in Scope
/*44979*/           OPC_RecordChild1, // #0 = $src2
/*44980*/           OPC_CheckChild1Type, MVT::v8i16,
/*44982*/           OPC_MoveChild, 2,
/*44984*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44987*/           OPC_RecordChild0, // #1 = $src3
/*44988*/           OPC_CheckChild0Type, MVT::v8i16,
/*44990*/           OPC_RecordChild1, // #2 = $lane
/*44991*/           OPC_MoveChild, 1,
/*44993*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44996*/           OPC_MoveParent,
/*44997*/           OPC_CheckType, MVT::v8i16,
/*44999*/           OPC_MoveParent,
/*45000*/           OPC_CheckType, MVT::v8i16,
/*45002*/           OPC_MoveParent,
/*45003*/           OPC_RecordChild2, // #3 = $src1
/*45004*/           OPC_CheckChild2Type, MVT::v8i16,
/*45006*/           OPC_CheckType, MVT::v8i16,
/*45008*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45010*/           OPC_EmitConvertToTarget, 2,
/*45012*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*45015*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*45024*/           OPC_EmitConvertToTarget, 2,
/*45026*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*45029*/           OPC_EmitInteger, MVT::i32, 14, 
/*45032*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45035*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45048*/         /*Scope*/ 69, /*->45118*/
/*45049*/           OPC_MoveChild, 1,
/*45051*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45054*/           OPC_RecordChild0, // #0 = $src3
/*45055*/           OPC_CheckChild0Type, MVT::v8i16,
/*45057*/           OPC_RecordChild1, // #1 = $lane
/*45058*/           OPC_MoveChild, 1,
/*45060*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45063*/           OPC_MoveParent,
/*45064*/           OPC_CheckType, MVT::v8i16,
/*45066*/           OPC_MoveParent,
/*45067*/           OPC_RecordChild2, // #2 = $src2
/*45068*/           OPC_CheckChild2Type, MVT::v8i16,
/*45070*/           OPC_CheckType, MVT::v8i16,
/*45072*/           OPC_MoveParent,
/*45073*/           OPC_RecordChild2, // #3 = $src1
/*45074*/           OPC_CheckChild2Type, MVT::v8i16,
/*45076*/           OPC_CheckType, MVT::v8i16,
/*45078*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45080*/           OPC_EmitConvertToTarget, 1,
/*45082*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*45085*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*45094*/           OPC_EmitConvertToTarget, 1,
/*45096*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*45099*/           OPC_EmitInteger, MVT::i32, 14, 
/*45102*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45105*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45118*/         0, /*End of Scope*/
/*45119*/       /*Scope*/ 77, /*->45197*/
/*45120*/         OPC_RecordChild1, // #0 = $src1
/*45121*/         OPC_CheckChild1Type, MVT::v4i32,
/*45123*/         OPC_MoveChild, 2,
/*45125*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45128*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45131*/         OPC_MoveChild, 1,
/*45133*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45136*/         OPC_RecordChild0, // #1 = $src3
/*45137*/         OPC_CheckChild0Type, MVT::v4i32,
/*45139*/         OPC_RecordChild1, // #2 = $lane
/*45140*/         OPC_MoveChild, 1,
/*45142*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45145*/         OPC_MoveParent,
/*45146*/         OPC_CheckType, MVT::v4i32,
/*45148*/         OPC_MoveParent,
/*45149*/         OPC_RecordChild2, // #3 = $src2
/*45150*/         OPC_CheckChild2Type, MVT::v4i32,
/*45152*/         OPC_CheckType, MVT::v4i32,
/*45154*/         OPC_MoveParent,
/*45155*/         OPC_CheckType, MVT::v4i32,
/*45157*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45159*/         OPC_EmitConvertToTarget, 2,
/*45161*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45164*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45173*/         OPC_EmitConvertToTarget, 2,
/*45175*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45178*/         OPC_EmitInteger, MVT::i32, 14, 
/*45181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45197*/       /*Scope*/ 22|128,1/*150*/, /*->45349*/
/*45199*/         OPC_MoveChild, 1,
/*45201*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45204*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45207*/         OPC_Scope, 69, /*->45278*/ // 2 children in Scope
/*45209*/           OPC_RecordChild1, // #0 = $src2
/*45210*/           OPC_CheckChild1Type, MVT::v4i32,
/*45212*/           OPC_MoveChild, 2,
/*45214*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45217*/           OPC_RecordChild0, // #1 = $src3
/*45218*/           OPC_CheckChild0Type, MVT::v4i32,
/*45220*/           OPC_RecordChild1, // #2 = $lane
/*45221*/           OPC_MoveChild, 1,
/*45223*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45226*/           OPC_MoveParent,
/*45227*/           OPC_CheckType, MVT::v4i32,
/*45229*/           OPC_MoveParent,
/*45230*/           OPC_CheckType, MVT::v4i32,
/*45232*/           OPC_MoveParent,
/*45233*/           OPC_RecordChild2, // #3 = $src1
/*45234*/           OPC_CheckChild2Type, MVT::v4i32,
/*45236*/           OPC_CheckType, MVT::v4i32,
/*45238*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45240*/           OPC_EmitConvertToTarget, 2,
/*45242*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45245*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45254*/           OPC_EmitConvertToTarget, 2,
/*45256*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45259*/           OPC_EmitInteger, MVT::i32, 14, 
/*45262*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45265*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45278*/         /*Scope*/ 69, /*->45348*/
/*45279*/           OPC_MoveChild, 1,
/*45281*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45284*/           OPC_RecordChild0, // #0 = $src3
/*45285*/           OPC_CheckChild0Type, MVT::v4i32,
/*45287*/           OPC_RecordChild1, // #1 = $lane
/*45288*/           OPC_MoveChild, 1,
/*45290*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45293*/           OPC_MoveParent,
/*45294*/           OPC_CheckType, MVT::v4i32,
/*45296*/           OPC_MoveParent,
/*45297*/           OPC_RecordChild2, // #2 = $src2
/*45298*/           OPC_CheckChild2Type, MVT::v4i32,
/*45300*/           OPC_CheckType, MVT::v4i32,
/*45302*/           OPC_MoveParent,
/*45303*/           OPC_RecordChild2, // #3 = $src1
/*45304*/           OPC_CheckChild2Type, MVT::v4i32,
/*45306*/           OPC_CheckType, MVT::v4i32,
/*45308*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45310*/           OPC_EmitConvertToTarget, 1,
/*45312*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45315*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*45324*/           OPC_EmitConvertToTarget, 1,
/*45326*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45329*/           OPC_EmitInteger, MVT::i32, 14, 
/*45332*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45335*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45348*/         0, /*End of Scope*/
/*45349*/       /*Scope*/ 117|128,1/*245*/, /*->45596*/
/*45351*/         OPC_RecordChild1, // #0 = $src1
/*45352*/         OPC_Scope, 41, /*->45395*/ // 5 children in Scope
/*45354*/           OPC_CheckChild1Type, MVT::v4i16,
/*45356*/           OPC_MoveChild, 2,
/*45358*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45361*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45364*/           OPC_RecordChild1, // #1 = $Vn
/*45365*/           OPC_CheckChild1Type, MVT::v4i16,
/*45367*/           OPC_RecordChild2, // #2 = $Vm
/*45368*/           OPC_CheckChild2Type, MVT::v4i16,
/*45370*/           OPC_CheckType, MVT::v4i16,
/*45372*/           OPC_MoveParent,
/*45373*/           OPC_CheckType, MVT::v4i16,
/*45375*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45377*/           OPC_EmitInteger, MVT::i32, 14, 
/*45380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45383*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45395*/         /*Scope*/ 41, /*->45437*/
/*45396*/           OPC_CheckChild1Type, MVT::v2i32,
/*45398*/           OPC_MoveChild, 2,
/*45400*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45403*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45406*/           OPC_RecordChild1, // #1 = $Vn
/*45407*/           OPC_CheckChild1Type, MVT::v2i32,
/*45409*/           OPC_RecordChild2, // #2 = $Vm
/*45410*/           OPC_CheckChild2Type, MVT::v2i32,
/*45412*/           OPC_CheckType, MVT::v2i32,
/*45414*/           OPC_MoveParent,
/*45415*/           OPC_CheckType, MVT::v2i32,
/*45417*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45419*/           OPC_EmitInteger, MVT::i32, 14, 
/*45422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45437*/         /*Scope*/ 41, /*->45479*/
/*45438*/           OPC_CheckChild1Type, MVT::v8i16,
/*45440*/           OPC_MoveChild, 2,
/*45442*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45445*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45448*/           OPC_RecordChild1, // #1 = $Vn
/*45449*/           OPC_CheckChild1Type, MVT::v8i16,
/*45451*/           OPC_RecordChild2, // #2 = $Vm
/*45452*/           OPC_CheckChild2Type, MVT::v8i16,
/*45454*/           OPC_CheckType, MVT::v8i16,
/*45456*/           OPC_MoveParent,
/*45457*/           OPC_CheckType, MVT::v8i16,
/*45459*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45461*/           OPC_EmitInteger, MVT::i32, 14, 
/*45464*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45467*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45479*/         /*Scope*/ 75, /*->45555*/
/*45480*/           OPC_CheckChild1Type, MVT::v4i32,
/*45482*/           OPC_MoveChild, 2,
/*45484*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45487*/           OPC_CheckType, MVT::v4i32,
/*45489*/           OPC_Scope, 32, /*->45523*/ // 2 children in Scope
/*45491*/             OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45494*/             OPC_RecordChild1, // #1 = $Vn
/*45495*/             OPC_CheckChild1Type, MVT::v4i32,
/*45497*/             OPC_RecordChild2, // #2 = $Vm
/*45498*/             OPC_CheckChild2Type, MVT::v4i32,
/*45500*/             OPC_MoveParent,
/*45501*/             OPC_CheckType, MVT::v4i32,
/*45503*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45505*/             OPC_EmitInteger, MVT::i32, 14, 
/*45508*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45511*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45523*/           /*Scope*/ 30, /*->45554*/
/*45524*/             OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*45527*/             OPC_RecordChild1, // #1 = $Vn
/*45528*/             OPC_CheckChild1Type, MVT::v4i16,
/*45530*/             OPC_RecordChild2, // #2 = $Vm
/*45531*/             OPC_CheckChild2Type, MVT::v4i16,
/*45533*/             OPC_MoveParent,
/*45534*/             OPC_CheckType, MVT::v4i32,
/*45536*/             OPC_EmitInteger, MVT::i32, 14, 
/*45539*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45542*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45554*/           0, /*End of Scope*/
/*45555*/         /*Scope*/ 39, /*->45595*/
/*45556*/           OPC_CheckChild1Type, MVT::v2i64,
/*45558*/           OPC_MoveChild, 2,
/*45560*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45563*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*45566*/           OPC_RecordChild1, // #1 = $Vn
/*45567*/           OPC_CheckChild1Type, MVT::v2i32,
/*45569*/           OPC_RecordChild2, // #2 = $Vm
/*45570*/           OPC_CheckChild2Type, MVT::v2i32,
/*45572*/           OPC_CheckType, MVT::v2i64,
/*45574*/           OPC_MoveParent,
/*45575*/           OPC_CheckType, MVT::v2i64,
/*45577*/           OPC_EmitInteger, MVT::i32, 14, 
/*45580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45583*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45595*/         0, /*End of Scope*/
/*45596*/       /*Scope*/ 88|128,1/*216*/, /*->45814*/
/*45598*/         OPC_MoveChild, 1,
/*45600*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45603*/         OPC_Scope, 10|128,1/*138*/, /*->45744*/ // 2 children in Scope
/*45606*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45609*/           OPC_RecordChild1, // #0 = $Vn
/*45610*/           OPC_SwitchType /*4 cases */, 31, MVT::v4i16,// ->45644
/*45613*/             OPC_CheckChild1Type, MVT::v4i16,
/*45615*/             OPC_RecordChild2, // #1 = $Vm
/*45616*/             OPC_CheckChild2Type, MVT::v4i16,
/*45618*/             OPC_MoveParent,
/*45619*/             OPC_RecordChild2, // #2 = $src1
/*45620*/             OPC_CheckChild2Type, MVT::v4i16,
/*45622*/             OPC_CheckType, MVT::v4i16,
/*45624*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45626*/             OPC_EmitInteger, MVT::i32, 14, 
/*45629*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45632*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 294:iPTR, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45644*/           /*SwitchType*/ 31, MVT::v2i32,// ->45677
/*45646*/             OPC_CheckChild1Type, MVT::v2i32,
/*45648*/             OPC_RecordChild2, // #1 = $Vm
/*45649*/             OPC_CheckChild2Type, MVT::v2i32,
/*45651*/             OPC_MoveParent,
/*45652*/             OPC_RecordChild2, // #2 = $src1
/*45653*/             OPC_CheckChild2Type, MVT::v2i32,
/*45655*/             OPC_CheckType, MVT::v2i32,
/*45657*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45659*/             OPC_EmitInteger, MVT::i32, 14, 
/*45662*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45665*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 294:iPTR, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45677*/           /*SwitchType*/ 31, MVT::v8i16,// ->45710
/*45679*/             OPC_CheckChild1Type, MVT::v8i16,
/*45681*/             OPC_RecordChild2, // #1 = $Vm
/*45682*/             OPC_CheckChild2Type, MVT::v8i16,
/*45684*/             OPC_MoveParent,
/*45685*/             OPC_RecordChild2, // #2 = $src1
/*45686*/             OPC_CheckChild2Type, MVT::v8i16,
/*45688*/             OPC_CheckType, MVT::v8i16,
/*45690*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45692*/             OPC_EmitInteger, MVT::i32, 14, 
/*45695*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45698*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 294:iPTR, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45710*/           /*SwitchType*/ 31, MVT::v4i32,// ->45743
/*45712*/             OPC_CheckChild1Type, MVT::v4i32,
/*45714*/             OPC_RecordChild2, // #1 = $Vm
/*45715*/             OPC_CheckChild2Type, MVT::v4i32,
/*45717*/             OPC_MoveParent,
/*45718*/             OPC_RecordChild2, // #2 = $src1
/*45719*/             OPC_CheckChild2Type, MVT::v4i32,
/*45721*/             OPC_CheckType, MVT::v4i32,
/*45723*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45725*/             OPC_EmitInteger, MVT::i32, 14, 
/*45728*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45731*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45743*/           0, // EndSwitchType
/*45744*/         /*Scope*/ 68, /*->45813*/
/*45745*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*45748*/           OPC_RecordChild1, // #0 = $Vn
/*45749*/           OPC_SwitchType /*2 cases */, 29, MVT::v4i32,// ->45781
/*45752*/             OPC_CheckChild1Type, MVT::v4i16,
/*45754*/             OPC_RecordChild2, // #1 = $Vm
/*45755*/             OPC_CheckChild2Type, MVT::v4i16,
/*45757*/             OPC_MoveParent,
/*45758*/             OPC_RecordChild2, // #2 = $src1
/*45759*/             OPC_CheckChild2Type, MVT::v4i32,
/*45761*/             OPC_CheckType, MVT::v4i32,
/*45763*/             OPC_EmitInteger, MVT::i32, 14, 
/*45766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45769*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45781*/           /*SwitchType*/ 29, MVT::v2i64,// ->45812
/*45783*/             OPC_CheckChild1Type, MVT::v2i32,
/*45785*/             OPC_RecordChild2, // #1 = $Vm
/*45786*/             OPC_CheckChild2Type, MVT::v2i32,
/*45788*/             OPC_MoveParent,
/*45789*/             OPC_RecordChild2, // #2 = $src1
/*45790*/             OPC_CheckChild2Type, MVT::v2i64,
/*45792*/             OPC_CheckType, MVT::v2i64,
/*45794*/             OPC_EmitInteger, MVT::i32, 14, 
/*45797*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45800*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 294:iPTR, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45812*/           0, // EndSwitchType
/*45813*/         0, /*End of Scope*/
/*45814*/       /*Scope*/ 83|128,1/*211*/, /*->46027*/
/*45816*/         OPC_RecordChild1, // #0 = $Vn
/*45817*/         OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->45844
/*45820*/           OPC_CheckChild1Type, MVT::v4i16,
/*45822*/           OPC_RecordChild2, // #1 = $Vm
/*45823*/           OPC_CheckChild2Type, MVT::v4i16,
/*45825*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45827*/           OPC_EmitInteger, MVT::i32, 14, 
/*45830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45833*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45844*/         /*SwitchType*/ 24, MVT::v2i32,// ->45870
/*45846*/           OPC_CheckChild1Type, MVT::v2i32,
/*45848*/           OPC_RecordChild2, // #1 = $Vm
/*45849*/           OPC_CheckChild2Type, MVT::v2i32,
/*45851*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45853*/           OPC_EmitInteger, MVT::i32, 14, 
/*45856*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45859*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45870*/         /*SwitchType*/ 24, MVT::v8i16,// ->45896
/*45872*/           OPC_CheckChild1Type, MVT::v8i16,
/*45874*/           OPC_RecordChild2, // #1 = $Vm
/*45875*/           OPC_CheckChild2Type, MVT::v8i16,
/*45877*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45879*/           OPC_EmitInteger, MVT::i32, 14, 
/*45882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45896*/         /*SwitchType*/ 24, MVT::v4i32,// ->45922
/*45898*/           OPC_CheckChild1Type, MVT::v4i32,
/*45900*/           OPC_RecordChild2, // #1 = $Vm
/*45901*/           OPC_CheckChild2Type, MVT::v4i32,
/*45903*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45905*/           OPC_EmitInteger, MVT::i32, 14, 
/*45908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45922*/         /*SwitchType*/ 24, MVT::v8i8,// ->45948
/*45924*/           OPC_CheckChild1Type, MVT::v8i8,
/*45926*/           OPC_RecordChild2, // #1 = $Vm
/*45927*/           OPC_CheckChild2Type, MVT::v8i8,
/*45929*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45931*/           OPC_EmitInteger, MVT::i32, 14, 
/*45934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45937*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 294:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*45948*/         /*SwitchType*/ 24, MVT::v16i8,// ->45974
/*45950*/           OPC_CheckChild1Type, MVT::v16i8,
/*45952*/           OPC_RecordChild2, // #1 = $Vm
/*45953*/           OPC_CheckChild2Type, MVT::v16i8,
/*45955*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45957*/           OPC_EmitInteger, MVT::i32, 14, 
/*45960*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45963*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 294:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*45974*/         /*SwitchType*/ 24, MVT::v1i64,// ->46000
/*45976*/           OPC_CheckChild1Type, MVT::v1i64,
/*45978*/           OPC_RecordChild2, // #1 = $Vm
/*45979*/           OPC_CheckChild2Type, MVT::v1i64,
/*45981*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45983*/           OPC_EmitInteger, MVT::i32, 14, 
/*45986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45989*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 294:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46000*/         /*SwitchType*/ 24, MVT::v2i64,// ->46026
/*46002*/           OPC_CheckChild1Type, MVT::v2i64,
/*46004*/           OPC_RecordChild2, // #1 = $Vm
/*46005*/           OPC_CheckChild2Type, MVT::v2i64,
/*46007*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46009*/           OPC_EmitInteger, MVT::i32, 14, 
/*46012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46015*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46026*/         0, // EndSwitchType
/*46027*/       0, /*End of Scope*/
/*46028*/     /*Scope*/ 9|128,9/*1161*/, /*->47191*/
/*46030*/       OPC_CheckChild0Integer, 58|128,2/*314*/, 
/*46033*/       OPC_RecordChild1, // #0 = $src1
/*46034*/       OPC_Scope, 45|128,1/*173*/, /*->46210*/ // 8 children in Scope
/*46037*/         OPC_CheckChild1Type, MVT::v4i16,
/*46039*/         OPC_Scope, 14|128,1/*142*/, /*->46184*/ // 2 children in Scope
/*46042*/           OPC_MoveChild, 2,
/*46044*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46047*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*46050*/           OPC_Scope, 49, /*->46101*/ // 3 children in Scope
/*46052*/             OPC_RecordChild1, // #1 = $Vn
/*46053*/             OPC_CheckChild1Type, MVT::v4i16,
/*46055*/             OPC_MoveChild, 2,
/*46057*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46060*/             OPC_RecordChild0, // #2 = $Vm
/*46061*/             OPC_CheckChild0Type, MVT::v4i16,
/*46063*/             OPC_RecordChild1, // #3 = $lane
/*46064*/             OPC_MoveChild, 1,
/*46066*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46069*/             OPC_MoveParent,
/*46070*/             OPC_CheckType, MVT::v4i16,
/*46072*/             OPC_MoveParent,
/*46073*/             OPC_CheckType, MVT::v4i16,
/*46075*/             OPC_MoveParent,
/*46076*/             OPC_CheckType, MVT::v4i16,
/*46078*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46080*/             OPC_EmitConvertToTarget, 3,
/*46082*/             OPC_EmitInteger, MVT::i32, 14, 
/*46085*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46088*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46101*/           /*Scope*/ 49, /*->46151*/
/*46102*/             OPC_MoveChild, 1,
/*46104*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46107*/             OPC_RecordChild0, // #1 = $Vm
/*46108*/             OPC_CheckChild0Type, MVT::v4i16,
/*46110*/             OPC_RecordChild1, // #2 = $lane
/*46111*/             OPC_MoveChild, 1,
/*46113*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46116*/             OPC_MoveParent,
/*46117*/             OPC_CheckType, MVT::v4i16,
/*46119*/             OPC_MoveParent,
/*46120*/             OPC_RecordChild2, // #3 = $Vn
/*46121*/             OPC_CheckChild2Type, MVT::v4i16,
/*46123*/             OPC_CheckType, MVT::v4i16,
/*46125*/             OPC_MoveParent,
/*46126*/             OPC_CheckType, MVT::v4i16,
/*46128*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46130*/             OPC_EmitConvertToTarget, 2,
/*46132*/             OPC_EmitInteger, MVT::i32, 14, 
/*46135*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46138*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46151*/           /*Scope*/ 31, /*->46183*/
/*46152*/             OPC_RecordChild1, // #1 = $Vn
/*46153*/             OPC_CheckChild1Type, MVT::v4i16,
/*46155*/             OPC_RecordChild2, // #2 = $Vm
/*46156*/             OPC_CheckChild2Type, MVT::v4i16,
/*46158*/             OPC_CheckType, MVT::v4i16,
/*46160*/             OPC_MoveParent,
/*46161*/             OPC_CheckType, MVT::v4i16,
/*46163*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46165*/             OPC_EmitInteger, MVT::i32, 14, 
/*46168*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46171*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46183*/           0, /*End of Scope*/
/*46184*/         /*Scope*/ 24, /*->46209*/
/*46185*/           OPC_RecordChild2, // #1 = $Vm
/*46186*/           OPC_CheckChild2Type, MVT::v4i16,
/*46188*/           OPC_CheckType, MVT::v4i16,
/*46190*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46192*/           OPC_EmitInteger, MVT::i32, 14, 
/*46195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46198*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46209*/         0, /*End of Scope*/
/*46210*/       /*Scope*/ 45|128,1/*173*/, /*->46385*/
/*46212*/         OPC_CheckChild1Type, MVT::v2i32,
/*46214*/         OPC_Scope, 14|128,1/*142*/, /*->46359*/ // 2 children in Scope
/*46217*/           OPC_MoveChild, 2,
/*46219*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46222*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*46225*/           OPC_Scope, 49, /*->46276*/ // 3 children in Scope
/*46227*/             OPC_RecordChild1, // #1 = $Vn
/*46228*/             OPC_CheckChild1Type, MVT::v2i32,
/*46230*/             OPC_MoveChild, 2,
/*46232*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46235*/             OPC_RecordChild0, // #2 = $Vm
/*46236*/             OPC_CheckChild0Type, MVT::v2i32,
/*46238*/             OPC_RecordChild1, // #3 = $lane
/*46239*/             OPC_MoveChild, 1,
/*46241*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46244*/             OPC_MoveParent,
/*46245*/             OPC_CheckType, MVT::v2i32,
/*46247*/             OPC_MoveParent,
/*46248*/             OPC_CheckType, MVT::v2i32,
/*46250*/             OPC_MoveParent,
/*46251*/             OPC_CheckType, MVT::v2i32,
/*46253*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46255*/             OPC_EmitConvertToTarget, 3,
/*46257*/             OPC_EmitInteger, MVT::i32, 14, 
/*46260*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46263*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46276*/           /*Scope*/ 49, /*->46326*/
/*46277*/             OPC_MoveChild, 1,
/*46279*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46282*/             OPC_RecordChild0, // #1 = $Vm
/*46283*/             OPC_CheckChild0Type, MVT::v2i32,
/*46285*/             OPC_RecordChild1, // #2 = $lane
/*46286*/             OPC_MoveChild, 1,
/*46288*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46291*/             OPC_MoveParent,
/*46292*/             OPC_CheckType, MVT::v2i32,
/*46294*/             OPC_MoveParent,
/*46295*/             OPC_RecordChild2, // #3 = $Vn
/*46296*/             OPC_CheckChild2Type, MVT::v2i32,
/*46298*/             OPC_CheckType, MVT::v2i32,
/*46300*/             OPC_MoveParent,
/*46301*/             OPC_CheckType, MVT::v2i32,
/*46303*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46305*/             OPC_EmitConvertToTarget, 2,
/*46307*/             OPC_EmitInteger, MVT::i32, 14, 
/*46310*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46313*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46326*/           /*Scope*/ 31, /*->46358*/
/*46327*/             OPC_RecordChild1, // #1 = $Vn
/*46328*/             OPC_CheckChild1Type, MVT::v2i32,
/*46330*/             OPC_RecordChild2, // #2 = $Vm
/*46331*/             OPC_CheckChild2Type, MVT::v2i32,
/*46333*/             OPC_CheckType, MVT::v2i32,
/*46335*/             OPC_MoveParent,
/*46336*/             OPC_CheckType, MVT::v2i32,
/*46338*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46340*/             OPC_EmitInteger, MVT::i32, 14, 
/*46343*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46346*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46358*/           0, /*End of Scope*/
/*46359*/         /*Scope*/ 24, /*->46384*/
/*46360*/           OPC_RecordChild2, // #1 = $Vm
/*46361*/           OPC_CheckChild2Type, MVT::v2i32,
/*46363*/           OPC_CheckType, MVT::v2i32,
/*46365*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46367*/           OPC_EmitInteger, MVT::i32, 14, 
/*46370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46373*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46384*/         0, /*End of Scope*/
/*46385*/       /*Scope*/ 88|128,2/*344*/, /*->46731*/
/*46387*/         OPC_CheckChild1Type, MVT::v4i32,
/*46389*/         OPC_Scope, 57|128,2/*313*/, /*->46705*/ // 2 children in Scope
/*46392*/           OPC_MoveChild, 2,
/*46394*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46397*/           OPC_Scope, 3|128,1/*131*/, /*->46531*/ // 2 children in Scope
/*46400*/             OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*46403*/             OPC_Scope, 47, /*->46452*/ // 3 children in Scope
/*46405*/               OPC_RecordChild1, // #1 = $Vn
/*46406*/               OPC_CheckChild1Type, MVT::v4i16,
/*46408*/               OPC_MoveChild, 2,
/*46410*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46413*/               OPC_RecordChild0, // #2 = $Vm
/*46414*/               OPC_CheckChild0Type, MVT::v4i16,
/*46416*/               OPC_RecordChild1, // #3 = $lane
/*46417*/               OPC_MoveChild, 1,
/*46419*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46422*/               OPC_MoveParent,
/*46423*/               OPC_CheckType, MVT::v4i16,
/*46425*/               OPC_MoveParent,
/*46426*/               OPC_CheckType, MVT::v4i32,
/*46428*/               OPC_MoveParent,
/*46429*/               OPC_CheckType, MVT::v4i32,
/*46431*/               OPC_EmitConvertToTarget, 3,
/*46433*/               OPC_EmitInteger, MVT::i32, 14, 
/*46436*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46439*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46452*/             /*Scope*/ 47, /*->46500*/
/*46453*/               OPC_MoveChild, 1,
/*46455*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46458*/               OPC_RecordChild0, // #1 = $Vm
/*46459*/               OPC_CheckChild0Type, MVT::v4i16,
/*46461*/               OPC_RecordChild1, // #2 = $lane
/*46462*/               OPC_MoveChild, 1,
/*46464*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46467*/               OPC_MoveParent,
/*46468*/               OPC_CheckType, MVT::v4i16,
/*46470*/               OPC_MoveParent,
/*46471*/               OPC_RecordChild2, // #3 = $Vn
/*46472*/               OPC_CheckChild2Type, MVT::v4i16,
/*46474*/               OPC_CheckType, MVT::v4i32,
/*46476*/               OPC_MoveParent,
/*46477*/               OPC_CheckType, MVT::v4i32,
/*46479*/               OPC_EmitConvertToTarget, 2,
/*46481*/               OPC_EmitInteger, MVT::i32, 14, 
/*46484*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46487*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46500*/             /*Scope*/ 29, /*->46530*/
/*46501*/               OPC_RecordChild1, // #1 = $Vn
/*46502*/               OPC_CheckChild1Type, MVT::v4i16,
/*46504*/               OPC_RecordChild2, // #2 = $Vm
/*46505*/               OPC_CheckChild2Type, MVT::v4i16,
/*46507*/               OPC_CheckType, MVT::v4i32,
/*46509*/               OPC_MoveParent,
/*46510*/               OPC_CheckType, MVT::v4i32,
/*46512*/               OPC_EmitInteger, MVT::i32, 14, 
/*46515*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46518*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46530*/             0, /*End of Scope*/
/*46531*/           /*Scope*/ 43|128,1/*171*/, /*->46704*/
/*46533*/             OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*46536*/             OPC_Scope, 66, /*->46604*/ // 3 children in Scope
/*46538*/               OPC_RecordChild1, // #1 = $src2
/*46539*/               OPC_CheckChild1Type, MVT::v4i32,
/*46541*/               OPC_MoveChild, 2,
/*46543*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46546*/               OPC_RecordChild0, // #2 = $src3
/*46547*/               OPC_CheckChild0Type, MVT::v4i32,
/*46549*/               OPC_RecordChild1, // #3 = $lane
/*46550*/               OPC_MoveChild, 1,
/*46552*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46555*/               OPC_MoveParent,
/*46556*/               OPC_CheckType, MVT::v4i32,
/*46558*/               OPC_MoveParent,
/*46559*/               OPC_CheckType, MVT::v4i32,
/*46561*/               OPC_MoveParent,
/*46562*/               OPC_CheckType, MVT::v4i32,
/*46564*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46566*/               OPC_EmitConvertToTarget, 3,
/*46568*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46571*/               OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*46580*/               OPC_EmitConvertToTarget, 3,
/*46582*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46585*/               OPC_EmitInteger, MVT::i32, 14, 
/*46588*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46591*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46604*/             /*Scope*/ 66, /*->46671*/
/*46605*/               OPC_MoveChild, 1,
/*46607*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46610*/               OPC_RecordChild0, // #1 = $src3
/*46611*/               OPC_CheckChild0Type, MVT::v4i32,
/*46613*/               OPC_RecordChild1, // #2 = $lane
/*46614*/               OPC_MoveChild, 1,
/*46616*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46619*/               OPC_MoveParent,
/*46620*/               OPC_CheckType, MVT::v4i32,
/*46622*/               OPC_MoveParent,
/*46623*/               OPC_RecordChild2, // #3 = $src2
/*46624*/               OPC_CheckChild2Type, MVT::v4i32,
/*46626*/               OPC_CheckType, MVT::v4i32,
/*46628*/               OPC_MoveParent,
/*46629*/               OPC_CheckType, MVT::v4i32,
/*46631*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46633*/               OPC_EmitConvertToTarget, 2,
/*46635*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46638*/               OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*46647*/               OPC_EmitConvertToTarget, 2,
/*46649*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46652*/               OPC_EmitInteger, MVT::i32, 14, 
/*46655*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46658*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46671*/             /*Scope*/ 31, /*->46703*/
/*46672*/               OPC_RecordChild1, // #1 = $Vn
/*46673*/               OPC_CheckChild1Type, MVT::v4i32,
/*46675*/               OPC_RecordChild2, // #2 = $Vm
/*46676*/               OPC_CheckChild2Type, MVT::v4i32,
/*46678*/               OPC_CheckType, MVT::v4i32,
/*46680*/               OPC_MoveParent,
/*46681*/               OPC_CheckType, MVT::v4i32,
/*46683*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46685*/               OPC_EmitInteger, MVT::i32, 14, 
/*46688*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46691*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46703*/             0, /*End of Scope*/
/*46704*/           0, /*End of Scope*/
/*46705*/         /*Scope*/ 24, /*->46730*/
/*46706*/           OPC_RecordChild2, // #1 = $Vm
/*46707*/           OPC_CheckChild2Type, MVT::v4i32,
/*46709*/           OPC_CheckType, MVT::v4i32,
/*46711*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46713*/           OPC_EmitInteger, MVT::i32, 14, 
/*46716*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46719*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46730*/         0, /*End of Scope*/
/*46731*/       /*Scope*/ 39|128,1/*167*/, /*->46900*/
/*46733*/         OPC_CheckChild1Type, MVT::v2i64,
/*46735*/         OPC_Scope, 8|128,1/*136*/, /*->46874*/ // 2 children in Scope
/*46738*/           OPC_MoveChild, 2,
/*46740*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46743*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*46746*/           OPC_Scope, 47, /*->46795*/ // 3 children in Scope
/*46748*/             OPC_RecordChild1, // #1 = $Vn
/*46749*/             OPC_CheckChild1Type, MVT::v2i32,
/*46751*/             OPC_MoveChild, 2,
/*46753*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46756*/             OPC_RecordChild0, // #2 = $Vm
/*46757*/             OPC_CheckChild0Type, MVT::v2i32,
/*46759*/             OPC_RecordChild1, // #3 = $lane
/*46760*/             OPC_MoveChild, 1,
/*46762*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46765*/             OPC_MoveParent,
/*46766*/             OPC_CheckType, MVT::v2i32,
/*46768*/             OPC_MoveParent,
/*46769*/             OPC_CheckType, MVT::v2i64,
/*46771*/             OPC_MoveParent,
/*46772*/             OPC_CheckType, MVT::v2i64,
/*46774*/             OPC_EmitConvertToTarget, 3,
/*46776*/             OPC_EmitInteger, MVT::i32, 14, 
/*46779*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46782*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46795*/           /*Scope*/ 47, /*->46843*/
/*46796*/             OPC_MoveChild, 1,
/*46798*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46801*/             OPC_RecordChild0, // #1 = $Vm
/*46802*/             OPC_CheckChild0Type, MVT::v2i32,
/*46804*/             OPC_RecordChild1, // #2 = $lane
/*46805*/             OPC_MoveChild, 1,
/*46807*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46810*/             OPC_MoveParent,
/*46811*/             OPC_CheckType, MVT::v2i32,
/*46813*/             OPC_MoveParent,
/*46814*/             OPC_RecordChild2, // #3 = $Vn
/*46815*/             OPC_CheckChild2Type, MVT::v2i32,
/*46817*/             OPC_CheckType, MVT::v2i64,
/*46819*/             OPC_MoveParent,
/*46820*/             OPC_CheckType, MVT::v2i64,
/*46822*/             OPC_EmitConvertToTarget, 2,
/*46824*/             OPC_EmitInteger, MVT::i32, 14, 
/*46827*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46830*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46843*/           /*Scope*/ 29, /*->46873*/
/*46844*/             OPC_RecordChild1, // #1 = $Vn
/*46845*/             OPC_CheckChild1Type, MVT::v2i32,
/*46847*/             OPC_RecordChild2, // #2 = $Vm
/*46848*/             OPC_CheckChild2Type, MVT::v2i32,
/*46850*/             OPC_CheckType, MVT::v2i64,
/*46852*/             OPC_MoveParent,
/*46853*/             OPC_CheckType, MVT::v2i64,
/*46855*/             OPC_EmitInteger, MVT::i32, 14, 
/*46858*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46861*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46873*/           0, /*End of Scope*/
/*46874*/         /*Scope*/ 24, /*->46899*/
/*46875*/           OPC_RecordChild2, // #1 = $Vm
/*46876*/           OPC_CheckChild2Type, MVT::v2i64,
/*46878*/           OPC_CheckType, MVT::v2i64,
/*46880*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46882*/           OPC_EmitInteger, MVT::i32, 14, 
/*46885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46888*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46899*/         0, /*End of Scope*/
/*46900*/       /*Scope*/ 79|128,1/*207*/, /*->47109*/
/*46902*/         OPC_CheckChild1Type, MVT::v8i16,
/*46904*/         OPC_Scope, 48|128,1/*176*/, /*->47083*/ // 2 children in Scope
/*46907*/           OPC_MoveChild, 2,
/*46909*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46912*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*46915*/           OPC_Scope, 66, /*->46983*/ // 3 children in Scope
/*46917*/             OPC_RecordChild1, // #1 = $src2
/*46918*/             OPC_CheckChild1Type, MVT::v8i16,
/*46920*/             OPC_MoveChild, 2,
/*46922*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46925*/             OPC_RecordChild0, // #2 = $src3
/*46926*/             OPC_CheckChild0Type, MVT::v8i16,
/*46928*/             OPC_RecordChild1, // #3 = $lane
/*46929*/             OPC_MoveChild, 1,
/*46931*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46934*/             OPC_MoveParent,
/*46935*/             OPC_CheckType, MVT::v8i16,
/*46937*/             OPC_MoveParent,
/*46938*/             OPC_CheckType, MVT::v8i16,
/*46940*/             OPC_MoveParent,
/*46941*/             OPC_CheckType, MVT::v8i16,
/*46943*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46945*/             OPC_EmitConvertToTarget, 3,
/*46947*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46950*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*46959*/             OPC_EmitConvertToTarget, 3,
/*46961*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46964*/             OPC_EmitInteger, MVT::i32, 14, 
/*46967*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46970*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46983*/           /*Scope*/ 66, /*->47050*/
/*46984*/             OPC_MoveChild, 1,
/*46986*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46989*/             OPC_RecordChild0, // #1 = $src3
/*46990*/             OPC_CheckChild0Type, MVT::v8i16,
/*46992*/             OPC_RecordChild1, // #2 = $lane
/*46993*/             OPC_MoveChild, 1,
/*46995*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46998*/             OPC_MoveParent,
/*46999*/             OPC_CheckType, MVT::v8i16,
/*47001*/             OPC_MoveParent,
/*47002*/             OPC_RecordChild2, // #3 = $src2
/*47003*/             OPC_CheckChild2Type, MVT::v8i16,
/*47005*/             OPC_CheckType, MVT::v8i16,
/*47007*/             OPC_MoveParent,
/*47008*/             OPC_CheckType, MVT::v8i16,
/*47010*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47012*/             OPC_EmitConvertToTarget, 2,
/*47014*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*47017*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*47026*/             OPC_EmitConvertToTarget, 2,
/*47028*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*47031*/             OPC_EmitInteger, MVT::i32, 14, 
/*47034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47037*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47050*/           /*Scope*/ 31, /*->47082*/
/*47051*/             OPC_RecordChild1, // #1 = $Vn
/*47052*/             OPC_CheckChild1Type, MVT::v8i16,
/*47054*/             OPC_RecordChild2, // #2 = $Vm
/*47055*/             OPC_CheckChild2Type, MVT::v8i16,
/*47057*/             OPC_CheckType, MVT::v8i16,
/*47059*/             OPC_MoveParent,
/*47060*/             OPC_CheckType, MVT::v8i16,
/*47062*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47064*/             OPC_EmitInteger, MVT::i32, 14, 
/*47067*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47070*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47082*/           0, /*End of Scope*/
/*47083*/         /*Scope*/ 24, /*->47108*/
/*47084*/           OPC_RecordChild2, // #1 = $Vm
/*47085*/           OPC_CheckChild2Type, MVT::v8i16,
/*47087*/           OPC_CheckType, MVT::v8i16,
/*47089*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47091*/           OPC_EmitInteger, MVT::i32, 14, 
/*47094*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47097*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47108*/         0, /*End of Scope*/
/*47109*/       /*Scope*/ 26, /*->47136*/
/*47110*/         OPC_CheckChild1Type, MVT::v8i8,
/*47112*/         OPC_RecordChild2, // #1 = $Vm
/*47113*/         OPC_CheckChild2Type, MVT::v8i8,
/*47115*/         OPC_CheckType, MVT::v8i8,
/*47117*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47119*/         OPC_EmitInteger, MVT::i32, 14, 
/*47122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 314:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47136*/       /*Scope*/ 26, /*->47163*/
/*47137*/         OPC_CheckChild1Type, MVT::v16i8,
/*47139*/         OPC_RecordChild2, // #1 = $Vm
/*47140*/         OPC_CheckChild2Type, MVT::v16i8,
/*47142*/         OPC_CheckType, MVT::v16i8,
/*47144*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47146*/         OPC_EmitInteger, MVT::i32, 14, 
/*47149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47152*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 314:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47163*/       /*Scope*/ 26, /*->47190*/
/*47164*/         OPC_CheckChild1Type, MVT::v1i64,
/*47166*/         OPC_RecordChild2, // #1 = $Vm
/*47167*/         OPC_CheckChild2Type, MVT::v1i64,
/*47169*/         OPC_CheckType, MVT::v1i64,
/*47171*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47173*/         OPC_EmitInteger, MVT::i32, 14, 
/*47176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 314:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47190*/       0, /*End of Scope*/
/*47191*/     /*Scope*/ 55|128,5/*695*/, /*->47888*/
/*47193*/       OPC_CheckChild0Integer, 40|128,2/*296*/, 
/*47196*/       OPC_Scope, 55|128,1/*183*/, /*->47382*/ // 5 children in Scope
/*47199*/         OPC_RecordChild1, // #0 = $Vn
/*47200*/         OPC_Scope, 44, /*->47246*/ // 4 children in Scope
/*47202*/           OPC_CheckChild1Type, MVT::v4i16,
/*47204*/           OPC_MoveChild, 2,
/*47206*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47209*/           OPC_RecordChild0, // #1 = $Vm
/*47210*/           OPC_CheckChild0Type, MVT::v4i16,
/*47212*/           OPC_RecordChild1, // #2 = $lane
/*47213*/           OPC_MoveChild, 1,
/*47215*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47218*/           OPC_MoveParent,
/*47219*/           OPC_CheckType, MVT::v4i16,
/*47221*/           OPC_MoveParent,
/*47222*/           OPC_CheckType, MVT::v4i16,
/*47224*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47226*/           OPC_EmitConvertToTarget, 2,
/*47228*/           OPC_EmitInteger, MVT::i32, 14, 
/*47231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47234*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 296:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47246*/         /*Scope*/ 44, /*->47291*/
/*47247*/           OPC_CheckChild1Type, MVT::v2i32,
/*47249*/           OPC_MoveChild, 2,
/*47251*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47254*/           OPC_RecordChild0, // #1 = $Vm
/*47255*/           OPC_CheckChild0Type, MVT::v2i32,
/*47257*/           OPC_RecordChild1, // #2 = $lane
/*47258*/           OPC_MoveChild, 1,
/*47260*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47263*/           OPC_MoveParent,
/*47264*/           OPC_CheckType, MVT::v2i32,
/*47266*/           OPC_MoveParent,
/*47267*/           OPC_CheckType, MVT::v2i32,
/*47269*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47271*/           OPC_EmitConvertToTarget, 2,
/*47273*/           OPC_EmitInteger, MVT::i32, 14, 
/*47276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47279*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 296:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47291*/         /*Scope*/ 44, /*->47336*/
/*47292*/           OPC_CheckChild1Type, MVT::v8i16,
/*47294*/           OPC_MoveChild, 2,
/*47296*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47299*/           OPC_RecordChild0, // #1 = $Vm
/*47300*/           OPC_CheckChild0Type, MVT::v4i16,
/*47302*/           OPC_RecordChild1, // #2 = $lane
/*47303*/           OPC_MoveChild, 1,
/*47305*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47308*/           OPC_MoveParent,
/*47309*/           OPC_CheckType, MVT::v8i16,
/*47311*/           OPC_MoveParent,
/*47312*/           OPC_CheckType, MVT::v8i16,
/*47314*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47316*/           OPC_EmitConvertToTarget, 2,
/*47318*/           OPC_EmitInteger, MVT::i32, 14, 
/*47321*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47324*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47336*/         /*Scope*/ 44, /*->47381*/
/*47337*/           OPC_CheckChild1Type, MVT::v4i32,
/*47339*/           OPC_MoveChild, 2,
/*47341*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47344*/           OPC_RecordChild0, // #1 = $Vm
/*47345*/           OPC_CheckChild0Type, MVT::v2i32,
/*47347*/           OPC_RecordChild1, // #2 = $lane
/*47348*/           OPC_MoveChild, 1,
/*47350*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47353*/           OPC_MoveParent,
/*47354*/           OPC_CheckType, MVT::v4i32,
/*47356*/           OPC_MoveParent,
/*47357*/           OPC_CheckType, MVT::v4i32,
/*47359*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47361*/           OPC_EmitConvertToTarget, 2,
/*47363*/           OPC_EmitInteger, MVT::i32, 14, 
/*47366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47369*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47381*/         0, /*End of Scope*/
/*47382*/       /*Scope*/ 24|128,1/*152*/, /*->47536*/
/*47384*/         OPC_MoveChild, 1,
/*47386*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47389*/         OPC_RecordChild0, // #0 = $Vm
/*47390*/         OPC_Scope, 71, /*->47463*/ // 2 children in Scope
/*47392*/           OPC_CheckChild0Type, MVT::v4i16,
/*47394*/           OPC_RecordChild1, // #1 = $lane
/*47395*/           OPC_MoveChild, 1,
/*47397*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47400*/           OPC_MoveParent,
/*47401*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->47432
/*47404*/             OPC_MoveParent,
/*47405*/             OPC_RecordChild2, // #2 = $Vn
/*47406*/             OPC_CheckChild2Type, MVT::v4i16,
/*47408*/             OPC_CheckType, MVT::v4i16,
/*47410*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47412*/             OPC_EmitConvertToTarget, 1,
/*47414*/             OPC_EmitInteger, MVT::i32, 14, 
/*47417*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47420*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 296:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47432*/           /*SwitchType*/ 28, MVT::v8i16,// ->47462
/*47434*/             OPC_MoveParent,
/*47435*/             OPC_RecordChild2, // #2 = $Vn
/*47436*/             OPC_CheckChild2Type, MVT::v8i16,
/*47438*/             OPC_CheckType, MVT::v8i16,
/*47440*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47442*/             OPC_EmitConvertToTarget, 1,
/*47444*/             OPC_EmitInteger, MVT::i32, 14, 
/*47447*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47450*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 296:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47462*/           0, // EndSwitchType
/*47463*/         /*Scope*/ 71, /*->47535*/
/*47464*/           OPC_CheckChild0Type, MVT::v2i32,
/*47466*/           OPC_RecordChild1, // #1 = $lane
/*47467*/           OPC_MoveChild, 1,
/*47469*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47472*/           OPC_MoveParent,
/*47473*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->47504
/*47476*/             OPC_MoveParent,
/*47477*/             OPC_RecordChild2, // #2 = $Vn
/*47478*/             OPC_CheckChild2Type, MVT::v2i32,
/*47480*/             OPC_CheckType, MVT::v2i32,
/*47482*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47484*/             OPC_EmitConvertToTarget, 1,
/*47486*/             OPC_EmitInteger, MVT::i32, 14, 
/*47489*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47492*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 296:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47504*/           /*SwitchType*/ 28, MVT::v4i32,// ->47534
/*47506*/             OPC_MoveParent,
/*47507*/             OPC_RecordChild2, // #2 = $Vn
/*47508*/             OPC_CheckChild2Type, MVT::v4i32,
/*47510*/             OPC_CheckType, MVT::v4i32,
/*47512*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47514*/             OPC_EmitConvertToTarget, 1,
/*47516*/             OPC_EmitInteger, MVT::i32, 14, 
/*47519*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47522*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 296:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47534*/           0, // EndSwitchType
/*47535*/         0, /*End of Scope*/
/*47536*/       /*Scope*/ 123, /*->47660*/
/*47537*/         OPC_RecordChild1, // #0 = $src1
/*47538*/         OPC_Scope, 59, /*->47599*/ // 2 children in Scope
/*47540*/           OPC_CheckChild1Type, MVT::v8i16,
/*47542*/           OPC_MoveChild, 2,
/*47544*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47547*/           OPC_RecordChild0, // #1 = $src2
/*47548*/           OPC_CheckChild0Type, MVT::v8i16,
/*47550*/           OPC_RecordChild1, // #2 = $lane
/*47551*/           OPC_MoveChild, 1,
/*47553*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47556*/           OPC_MoveParent,
/*47557*/           OPC_CheckType, MVT::v8i16,
/*47559*/           OPC_MoveParent,
/*47560*/           OPC_CheckType, MVT::v8i16,
/*47562*/           OPC_EmitConvertToTarget, 2,
/*47564*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47567*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47576*/           OPC_EmitConvertToTarget, 2,
/*47578*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47581*/           OPC_EmitInteger, MVT::i32, 14, 
/*47584*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47587*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47599*/         /*Scope*/ 59, /*->47659*/
/*47600*/           OPC_CheckChild1Type, MVT::v4i32,
/*47602*/           OPC_MoveChild, 2,
/*47604*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47607*/           OPC_RecordChild0, // #1 = $src2
/*47608*/           OPC_CheckChild0Type, MVT::v4i32,
/*47610*/           OPC_RecordChild1, // #2 = $lane
/*47611*/           OPC_MoveChild, 1,
/*47613*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47616*/           OPC_MoveParent,
/*47617*/           OPC_CheckType, MVT::v4i32,
/*47619*/           OPC_MoveParent,
/*47620*/           OPC_CheckType, MVT::v4i32,
/*47622*/           OPC_EmitConvertToTarget, 2,
/*47624*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47627*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*47636*/           OPC_EmitConvertToTarget, 2,
/*47638*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47641*/           OPC_EmitInteger, MVT::i32, 14, 
/*47644*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47647*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47659*/         0, /*End of Scope*/
/*47660*/       /*Scope*/ 118, /*->47779*/
/*47661*/         OPC_MoveChild, 1,
/*47663*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47666*/         OPC_RecordChild0, // #0 = $src2
/*47667*/         OPC_Scope, 54, /*->47723*/ // 2 children in Scope
/*47669*/           OPC_CheckChild0Type, MVT::v8i16,
/*47671*/           OPC_RecordChild1, // #1 = $lane
/*47672*/           OPC_MoveChild, 1,
/*47674*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47677*/           OPC_MoveParent,
/*47678*/           OPC_CheckType, MVT::v8i16,
/*47680*/           OPC_MoveParent,
/*47681*/           OPC_RecordChild2, // #2 = $src1
/*47682*/           OPC_CheckChild2Type, MVT::v8i16,
/*47684*/           OPC_CheckType, MVT::v8i16,
/*47686*/           OPC_EmitConvertToTarget, 1,
/*47688*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47691*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*47700*/           OPC_EmitConvertToTarget, 1,
/*47702*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47705*/           OPC_EmitInteger, MVT::i32, 14, 
/*47708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47711*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47723*/         /*Scope*/ 54, /*->47778*/
/*47724*/           OPC_CheckChild0Type, MVT::v4i32,
/*47726*/           OPC_RecordChild1, // #1 = $lane
/*47727*/           OPC_MoveChild, 1,
/*47729*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47732*/           OPC_MoveParent,
/*47733*/           OPC_CheckType, MVT::v4i32,
/*47735*/           OPC_MoveParent,
/*47736*/           OPC_RecordChild2, // #2 = $src1
/*47737*/           OPC_CheckChild2Type, MVT::v4i32,
/*47739*/           OPC_CheckType, MVT::v4i32,
/*47741*/           OPC_EmitConvertToTarget, 1,
/*47743*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47746*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47755*/           OPC_EmitConvertToTarget, 1,
/*47757*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47760*/           OPC_EmitInteger, MVT::i32, 14, 
/*47763*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47766*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47778*/         0, /*End of Scope*/
/*47779*/       /*Scope*/ 107, /*->47887*/
/*47780*/         OPC_RecordChild1, // #0 = $Vn
/*47781*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->47808
/*47784*/           OPC_CheckChild1Type, MVT::v4i16,
/*47786*/           OPC_RecordChild2, // #1 = $Vm
/*47787*/           OPC_CheckChild2Type, MVT::v4i16,
/*47789*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47791*/           OPC_EmitInteger, MVT::i32, 14, 
/*47794*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47797*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 296:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47808*/         /*SwitchType*/ 24, MVT::v2i32,// ->47834
/*47810*/           OPC_CheckChild1Type, MVT::v2i32,
/*47812*/           OPC_RecordChild2, // #1 = $Vm
/*47813*/           OPC_CheckChild2Type, MVT::v2i32,
/*47815*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47817*/           OPC_EmitInteger, MVT::i32, 14, 
/*47820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47823*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 296:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47834*/         /*SwitchType*/ 24, MVT::v8i16,// ->47860
/*47836*/           OPC_CheckChild1Type, MVT::v8i16,
/*47838*/           OPC_RecordChild2, // #1 = $Vm
/*47839*/           OPC_CheckChild2Type, MVT::v8i16,
/*47841*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47843*/           OPC_EmitInteger, MVT::i32, 14, 
/*47846*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47849*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47860*/         /*SwitchType*/ 24, MVT::v4i32,// ->47886
/*47862*/           OPC_CheckChild1Type, MVT::v4i32,
/*47864*/           OPC_RecordChild2, // #1 = $Vm
/*47865*/           OPC_CheckChild2Type, MVT::v4i32,
/*47867*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47869*/           OPC_EmitInteger, MVT::i32, 14, 
/*47872*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47875*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47886*/         0, // EndSwitchType
/*47887*/       0, /*End of Scope*/
/*47888*/     /*Scope*/ 55|128,5/*695*/, /*->48585*/
/*47890*/       OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*47893*/       OPC_Scope, 55|128,1/*183*/, /*->48079*/ // 5 children in Scope
/*47896*/         OPC_RecordChild1, // #0 = $Vn
/*47897*/         OPC_Scope, 44, /*->47943*/ // 4 children in Scope
/*47899*/           OPC_CheckChild1Type, MVT::v4i16,
/*47901*/           OPC_MoveChild, 2,
/*47903*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47906*/           OPC_RecordChild0, // #1 = $Vm
/*47907*/           OPC_CheckChild0Type, MVT::v4i16,
/*47909*/           OPC_RecordChild1, // #2 = $lane
/*47910*/           OPC_MoveChild, 1,
/*47912*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47915*/           OPC_MoveParent,
/*47916*/           OPC_CheckType, MVT::v4i16,
/*47918*/           OPC_MoveParent,
/*47919*/           OPC_CheckType, MVT::v4i16,
/*47921*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47923*/           OPC_EmitConvertToTarget, 2,
/*47925*/           OPC_EmitInteger, MVT::i32, 14, 
/*47928*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47931*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47943*/         /*Scope*/ 44, /*->47988*/
/*47944*/           OPC_CheckChild1Type, MVT::v2i32,
/*47946*/           OPC_MoveChild, 2,
/*47948*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47951*/           OPC_RecordChild0, // #1 = $Vm
/*47952*/           OPC_CheckChild0Type, MVT::v2i32,
/*47954*/           OPC_RecordChild1, // #2 = $lane
/*47955*/           OPC_MoveChild, 1,
/*47957*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47960*/           OPC_MoveParent,
/*47961*/           OPC_CheckType, MVT::v2i32,
/*47963*/           OPC_MoveParent,
/*47964*/           OPC_CheckType, MVT::v2i32,
/*47966*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47968*/           OPC_EmitConvertToTarget, 2,
/*47970*/           OPC_EmitInteger, MVT::i32, 14, 
/*47973*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47976*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47988*/         /*Scope*/ 44, /*->48033*/
/*47989*/           OPC_CheckChild1Type, MVT::v8i16,
/*47991*/           OPC_MoveChild, 2,
/*47993*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47996*/           OPC_RecordChild0, // #1 = $Vm
/*47997*/           OPC_CheckChild0Type, MVT::v4i16,
/*47999*/           OPC_RecordChild1, // #2 = $lane
/*48000*/           OPC_MoveChild, 1,
/*48002*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48005*/           OPC_MoveParent,
/*48006*/           OPC_CheckType, MVT::v8i16,
/*48008*/           OPC_MoveParent,
/*48009*/           OPC_CheckType, MVT::v8i16,
/*48011*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48013*/           OPC_EmitConvertToTarget, 2,
/*48015*/           OPC_EmitInteger, MVT::i32, 14, 
/*48018*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48021*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48033*/         /*Scope*/ 44, /*->48078*/
/*48034*/           OPC_CheckChild1Type, MVT::v4i32,
/*48036*/           OPC_MoveChild, 2,
/*48038*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48041*/           OPC_RecordChild0, // #1 = $Vm
/*48042*/           OPC_CheckChild0Type, MVT::v2i32,
/*48044*/           OPC_RecordChild1, // #2 = $lane
/*48045*/           OPC_MoveChild, 1,
/*48047*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48050*/           OPC_MoveParent,
/*48051*/           OPC_CheckType, MVT::v4i32,
/*48053*/           OPC_MoveParent,
/*48054*/           OPC_CheckType, MVT::v4i32,
/*48056*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48058*/           OPC_EmitConvertToTarget, 2,
/*48060*/           OPC_EmitInteger, MVT::i32, 14, 
/*48063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48066*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48078*/         0, /*End of Scope*/
/*48079*/       /*Scope*/ 24|128,1/*152*/, /*->48233*/
/*48081*/         OPC_MoveChild, 1,
/*48083*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48086*/         OPC_RecordChild0, // #0 = $Vm
/*48087*/         OPC_Scope, 71, /*->48160*/ // 2 children in Scope
/*48089*/           OPC_CheckChild0Type, MVT::v4i16,
/*48091*/           OPC_RecordChild1, // #1 = $lane
/*48092*/           OPC_MoveChild, 1,
/*48094*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48097*/           OPC_MoveParent,
/*48098*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->48129
/*48101*/             OPC_MoveParent,
/*48102*/             OPC_RecordChild2, // #2 = $Vn
/*48103*/             OPC_CheckChild2Type, MVT::v4i16,
/*48105*/             OPC_CheckType, MVT::v4i16,
/*48107*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48109*/             OPC_EmitConvertToTarget, 1,
/*48111*/             OPC_EmitInteger, MVT::i32, 14, 
/*48114*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48117*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 302:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48129*/           /*SwitchType*/ 28, MVT::v8i16,// ->48159
/*48131*/             OPC_MoveParent,
/*48132*/             OPC_RecordChild2, // #2 = $Vn
/*48133*/             OPC_CheckChild2Type, MVT::v8i16,
/*48135*/             OPC_CheckType, MVT::v8i16,
/*48137*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48139*/             OPC_EmitConvertToTarget, 1,
/*48141*/             OPC_EmitInteger, MVT::i32, 14, 
/*48144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48147*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48159*/           0, // EndSwitchType
/*48160*/         /*Scope*/ 71, /*->48232*/
/*48161*/           OPC_CheckChild0Type, MVT::v2i32,
/*48163*/           OPC_RecordChild1, // #1 = $lane
/*48164*/           OPC_MoveChild, 1,
/*48166*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48169*/           OPC_MoveParent,
/*48170*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->48201
/*48173*/             OPC_MoveParent,
/*48174*/             OPC_RecordChild2, // #2 = $Vn
/*48175*/             OPC_CheckChild2Type, MVT::v2i32,
/*48177*/             OPC_CheckType, MVT::v2i32,
/*48179*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48181*/             OPC_EmitConvertToTarget, 1,
/*48183*/             OPC_EmitInteger, MVT::i32, 14, 
/*48186*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48189*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 302:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48201*/           /*SwitchType*/ 28, MVT::v4i32,// ->48231
/*48203*/             OPC_MoveParent,
/*48204*/             OPC_RecordChild2, // #2 = $Vn
/*48205*/             OPC_CheckChild2Type, MVT::v4i32,
/*48207*/             OPC_CheckType, MVT::v4i32,
/*48209*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48211*/             OPC_EmitConvertToTarget, 1,
/*48213*/             OPC_EmitInteger, MVT::i32, 14, 
/*48216*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48219*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48231*/           0, // EndSwitchType
/*48232*/         0, /*End of Scope*/
/*48233*/       /*Scope*/ 123, /*->48357*/
/*48234*/         OPC_RecordChild1, // #0 = $src1
/*48235*/         OPC_Scope, 59, /*->48296*/ // 2 children in Scope
/*48237*/           OPC_CheckChild1Type, MVT::v8i16,
/*48239*/           OPC_MoveChild, 2,
/*48241*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48244*/           OPC_RecordChild0, // #1 = $src2
/*48245*/           OPC_CheckChild0Type, MVT::v8i16,
/*48247*/           OPC_RecordChild1, // #2 = $lane
/*48248*/           OPC_MoveChild, 1,
/*48250*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48253*/           OPC_MoveParent,
/*48254*/           OPC_CheckType, MVT::v8i16,
/*48256*/           OPC_MoveParent,
/*48257*/           OPC_CheckType, MVT::v8i16,
/*48259*/           OPC_EmitConvertToTarget, 2,
/*48261*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*48264*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*48273*/           OPC_EmitConvertToTarget, 2,
/*48275*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*48278*/           OPC_EmitInteger, MVT::i32, 14, 
/*48281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48284*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48296*/         /*Scope*/ 59, /*->48356*/
/*48297*/           OPC_CheckChild1Type, MVT::v4i32,
/*48299*/           OPC_MoveChild, 2,
/*48301*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48304*/           OPC_RecordChild0, // #1 = $src2
/*48305*/           OPC_CheckChild0Type, MVT::v4i32,
/*48307*/           OPC_RecordChild1, // #2 = $lane
/*48308*/           OPC_MoveChild, 1,
/*48310*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48313*/           OPC_MoveParent,
/*48314*/           OPC_CheckType, MVT::v4i32,
/*48316*/           OPC_MoveParent,
/*48317*/           OPC_CheckType, MVT::v4i32,
/*48319*/           OPC_EmitConvertToTarget, 2,
/*48321*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*48324*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*48333*/           OPC_EmitConvertToTarget, 2,
/*48335*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*48338*/           OPC_EmitInteger, MVT::i32, 14, 
/*48341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48344*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48356*/         0, /*End of Scope*/
/*48357*/       /*Scope*/ 118, /*->48476*/
/*48358*/         OPC_MoveChild, 1,
/*48360*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48363*/         OPC_RecordChild0, // #0 = $src2
/*48364*/         OPC_Scope, 54, /*->48420*/ // 2 children in Scope
/*48366*/           OPC_CheckChild0Type, MVT::v8i16,
/*48368*/           OPC_RecordChild1, // #1 = $lane
/*48369*/           OPC_MoveChild, 1,
/*48371*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48374*/           OPC_MoveParent,
/*48375*/           OPC_CheckType, MVT::v8i16,
/*48377*/           OPC_MoveParent,
/*48378*/           OPC_RecordChild2, // #2 = $src1
/*48379*/           OPC_CheckChild2Type, MVT::v8i16,
/*48381*/           OPC_CheckType, MVT::v8i16,
/*48383*/           OPC_EmitConvertToTarget, 1,
/*48385*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*48388*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*48397*/           OPC_EmitConvertToTarget, 1,
/*48399*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*48402*/           OPC_EmitInteger, MVT::i32, 14, 
/*48405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48408*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48420*/         /*Scope*/ 54, /*->48475*/
/*48421*/           OPC_CheckChild0Type, MVT::v4i32,
/*48423*/           OPC_RecordChild1, // #1 = $lane
/*48424*/           OPC_MoveChild, 1,
/*48426*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48429*/           OPC_MoveParent,
/*48430*/           OPC_CheckType, MVT::v4i32,
/*48432*/           OPC_MoveParent,
/*48433*/           OPC_RecordChild2, // #2 = $src1
/*48434*/           OPC_CheckChild2Type, MVT::v4i32,
/*48436*/           OPC_CheckType, MVT::v4i32,
/*48438*/           OPC_EmitConvertToTarget, 1,
/*48440*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*48443*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*48452*/           OPC_EmitConvertToTarget, 1,
/*48454*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*48457*/           OPC_EmitInteger, MVT::i32, 14, 
/*48460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48463*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48475*/         0, /*End of Scope*/
/*48476*/       /*Scope*/ 107, /*->48584*/
/*48477*/         OPC_RecordChild1, // #0 = $Vn
/*48478*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->48505
/*48481*/           OPC_CheckChild1Type, MVT::v4i16,
/*48483*/           OPC_RecordChild2, // #1 = $Vm
/*48484*/           OPC_CheckChild2Type, MVT::v4i16,
/*48486*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48488*/           OPC_EmitInteger, MVT::i32, 14, 
/*48491*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48494*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48505*/         /*SwitchType*/ 24, MVT::v2i32,// ->48531
/*48507*/           OPC_CheckChild1Type, MVT::v2i32,
/*48509*/           OPC_RecordChild2, // #1 = $Vm
/*48510*/           OPC_CheckChild2Type, MVT::v2i32,
/*48512*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48514*/           OPC_EmitInteger, MVT::i32, 14, 
/*48517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48520*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48531*/         /*SwitchType*/ 24, MVT::v8i16,// ->48557
/*48533*/           OPC_CheckChild1Type, MVT::v8i16,
/*48535*/           OPC_RecordChild2, // #1 = $Vm
/*48536*/           OPC_CheckChild2Type, MVT::v8i16,
/*48538*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48540*/           OPC_EmitInteger, MVT::i32, 14, 
/*48543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48546*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48557*/         /*SwitchType*/ 24, MVT::v4i32,// ->48583
/*48559*/           OPC_CheckChild1Type, MVT::v4i32,
/*48561*/           OPC_RecordChild2, // #1 = $Vm
/*48562*/           OPC_CheckChild2Type, MVT::v4i32,
/*48564*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48566*/           OPC_EmitInteger, MVT::i32, 14, 
/*48569*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48572*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48583*/         0, // EndSwitchType
/*48584*/       0, /*End of Scope*/
/*48585*/     /*Scope*/ 116|128,1/*244*/, /*->48831*/
/*48587*/       OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*48590*/       OPC_Scope, 93, /*->48685*/ // 3 children in Scope
/*48592*/         OPC_RecordChild1, // #0 = $Vn
/*48593*/         OPC_Scope, 44, /*->48639*/ // 2 children in Scope
/*48595*/           OPC_CheckChild1Type, MVT::v4i16,
/*48597*/           OPC_MoveChild, 2,
/*48599*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48602*/           OPC_RecordChild0, // #1 = $Vm
/*48603*/           OPC_CheckChild0Type, MVT::v4i16,
/*48605*/           OPC_RecordChild1, // #2 = $lane
/*48606*/           OPC_MoveChild, 1,
/*48608*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48611*/           OPC_MoveParent,
/*48612*/           OPC_CheckType, MVT::v4i16,
/*48614*/           OPC_MoveParent,
/*48615*/           OPC_CheckType, MVT::v4i32,
/*48617*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48619*/           OPC_EmitConvertToTarget, 2,
/*48621*/           OPC_EmitInteger, MVT::i32, 14, 
/*48624*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48627*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48639*/         /*Scope*/ 44, /*->48684*/
/*48640*/           OPC_CheckChild1Type, MVT::v2i32,
/*48642*/           OPC_MoveChild, 2,
/*48644*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48647*/           OPC_RecordChild0, // #1 = $Vm
/*48648*/           OPC_CheckChild0Type, MVT::v2i32,
/*48650*/           OPC_RecordChild1, // #2 = $lane
/*48651*/           OPC_MoveChild, 1,
/*48653*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48656*/           OPC_MoveParent,
/*48657*/           OPC_CheckType, MVT::v2i32,
/*48659*/           OPC_MoveParent,
/*48660*/           OPC_CheckType, MVT::v2i64,
/*48662*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48664*/           OPC_EmitConvertToTarget, 2,
/*48666*/           OPC_EmitInteger, MVT::i32, 14, 
/*48669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48672*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48684*/         0, /*End of Scope*/
/*48685*/       /*Scope*/ 88, /*->48774*/
/*48686*/         OPC_MoveChild, 1,
/*48688*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48691*/         OPC_RecordChild0, // #0 = $Vm
/*48692*/         OPC_Scope, 39, /*->48733*/ // 2 children in Scope
/*48694*/           OPC_CheckChild0Type, MVT::v4i16,
/*48696*/           OPC_RecordChild1, // #1 = $lane
/*48697*/           OPC_MoveChild, 1,
/*48699*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48702*/           OPC_MoveParent,
/*48703*/           OPC_CheckType, MVT::v4i16,
/*48705*/           OPC_MoveParent,
/*48706*/           OPC_RecordChild2, // #2 = $Vn
/*48707*/           OPC_CheckChild2Type, MVT::v4i16,
/*48709*/           OPC_CheckType, MVT::v4i32,
/*48711*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48713*/           OPC_EmitConvertToTarget, 1,
/*48715*/           OPC_EmitInteger, MVT::i32, 14, 
/*48718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48733*/         /*Scope*/ 39, /*->48773*/
/*48734*/           OPC_CheckChild0Type, MVT::v2i32,
/*48736*/           OPC_RecordChild1, // #1 = $lane
/*48737*/           OPC_MoveChild, 1,
/*48739*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48742*/           OPC_MoveParent,
/*48743*/           OPC_CheckType, MVT::v2i32,
/*48745*/           OPC_MoveParent,
/*48746*/           OPC_RecordChild2, // #2 = $Vn
/*48747*/           OPC_CheckChild2Type, MVT::v2i32,
/*48749*/           OPC_CheckType, MVT::v2i64,
/*48751*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48753*/           OPC_EmitConvertToTarget, 1,
/*48755*/           OPC_EmitInteger, MVT::i32, 14, 
/*48758*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48761*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48773*/         0, /*End of Scope*/
/*48774*/       /*Scope*/ 55, /*->48830*/
/*48775*/         OPC_RecordChild1, // #0 = $Vn
/*48776*/         OPC_SwitchType /*2 cases */, 24, MVT::v4i32,// ->48803
/*48779*/           OPC_CheckChild1Type, MVT::v4i16,
/*48781*/           OPC_RecordChild2, // #1 = $Vm
/*48782*/           OPC_CheckChild2Type, MVT::v4i16,
/*48784*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48786*/           OPC_EmitInteger, MVT::i32, 14, 
/*48789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48792*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48803*/         /*SwitchType*/ 24, MVT::v2i64,// ->48829
/*48805*/           OPC_CheckChild1Type, MVT::v2i32,
/*48807*/           OPC_RecordChild2, // #1 = $Vm
/*48808*/           OPC_CheckChild2Type, MVT::v2i32,
/*48810*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48812*/           OPC_EmitInteger, MVT::i32, 14, 
/*48815*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48818*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48829*/         0, // EndSwitchType
/*48830*/       0, /*End of Scope*/
/*48831*/     /*Scope*/ 72, /*->48904*/
/*48832*/       OPC_CheckChild0Integer, 123|128,1/*251*/, 
/*48835*/       OPC_RecordChild1, // #0 = $Vm
/*48836*/       OPC_Scope, 32, /*->48870*/ // 2 children in Scope
/*48838*/         OPC_CheckChild1Type, MVT::v2f32,
/*48840*/         OPC_RecordChild2, // #1 = $SIMM
/*48841*/         OPC_MoveChild, 2,
/*48843*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48846*/         OPC_MoveParent,
/*48847*/         OPC_CheckType, MVT::v2i32,
/*48849*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48851*/         OPC_EmitConvertToTarget, 1,
/*48853*/         OPC_EmitInteger, MVT::i32, 14, 
/*48856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 251:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48870*/       /*Scope*/ 32, /*->48903*/
/*48871*/         OPC_CheckChild1Type, MVT::v4f32,
/*48873*/         OPC_RecordChild2, // #1 = $SIMM
/*48874*/         OPC_MoveChild, 2,
/*48876*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48879*/         OPC_MoveParent,
/*48880*/         OPC_CheckType, MVT::v4i32,
/*48882*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48884*/         OPC_EmitConvertToTarget, 1,
/*48886*/         OPC_EmitInteger, MVT::i32, 14, 
/*48889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 251:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48903*/       0, /*End of Scope*/
/*48904*/     /*Scope*/ 72, /*->48977*/
/*48905*/       OPC_CheckChild0Integer, 124|128,1/*252*/, 
/*48908*/       OPC_RecordChild1, // #0 = $Vm
/*48909*/       OPC_Scope, 32, /*->48943*/ // 2 children in Scope
/*48911*/         OPC_CheckChild1Type, MVT::v2f32,
/*48913*/         OPC_RecordChild2, // #1 = $SIMM
/*48914*/         OPC_MoveChild, 2,
/*48916*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48919*/         OPC_MoveParent,
/*48920*/         OPC_CheckType, MVT::v2i32,
/*48922*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48924*/         OPC_EmitConvertToTarget, 1,
/*48926*/         OPC_EmitInteger, MVT::i32, 14, 
/*48929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48932*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 252:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48943*/       /*Scope*/ 32, /*->48976*/
/*48944*/         OPC_CheckChild1Type, MVT::v4f32,
/*48946*/         OPC_RecordChild2, // #1 = $SIMM
/*48947*/         OPC_MoveChild, 2,
/*48949*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48952*/         OPC_MoveParent,
/*48953*/         OPC_CheckType, MVT::v4i32,
/*48955*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48957*/         OPC_EmitConvertToTarget, 1,
/*48959*/         OPC_EmitInteger, MVT::i32, 14, 
/*48962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 252:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48976*/       0, /*End of Scope*/
/*48977*/     /*Scope*/ 34|128,1/*162*/, /*->49141*/
/*48979*/       OPC_CheckChild0Integer, 7|128,2/*263*/, 
/*48982*/       OPC_RecordChild1, // #0 = $Vn
/*48983*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49010
/*48986*/         OPC_CheckChild1Type, MVT::v4i16,
/*48988*/         OPC_RecordChild2, // #1 = $Vm
/*48989*/         OPC_CheckChild2Type, MVT::v4i16,
/*48991*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48993*/         OPC_EmitInteger, MVT::i32, 14, 
/*48996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 263:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49010*/       /*SwitchType*/ 24, MVT::v2i32,// ->49036
/*49012*/         OPC_CheckChild1Type, MVT::v2i32,
/*49014*/         OPC_RecordChild2, // #1 = $Vm
/*49015*/         OPC_CheckChild2Type, MVT::v2i32,
/*49017*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49019*/         OPC_EmitInteger, MVT::i32, 14, 
/*49022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49025*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 263:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49036*/       /*SwitchType*/ 24, MVT::v8i16,// ->49062
/*49038*/         OPC_CheckChild1Type, MVT::v8i16,
/*49040*/         OPC_RecordChild2, // #1 = $Vm
/*49041*/         OPC_CheckChild2Type, MVT::v8i16,
/*49043*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49045*/         OPC_EmitInteger, MVT::i32, 14, 
/*49048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 263:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49062*/       /*SwitchType*/ 24, MVT::v4i32,// ->49088
/*49064*/         OPC_CheckChild1Type, MVT::v4i32,
/*49066*/         OPC_RecordChild2, // #1 = $Vm
/*49067*/         OPC_CheckChild2Type, MVT::v4i32,
/*49069*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49071*/         OPC_EmitInteger, MVT::i32, 14, 
/*49074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 263:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49088*/       /*SwitchType*/ 24, MVT::v8i8,// ->49114
/*49090*/         OPC_CheckChild1Type, MVT::v8i8,
/*49092*/         OPC_RecordChild2, // #1 = $Vm
/*49093*/         OPC_CheckChild2Type, MVT::v8i8,
/*49095*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49097*/         OPC_EmitInteger, MVT::i32, 14, 
/*49100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49103*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 263:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49114*/       /*SwitchType*/ 24, MVT::v16i8,// ->49140
/*49116*/         OPC_CheckChild1Type, MVT::v16i8,
/*49118*/         OPC_RecordChild2, // #1 = $Vm
/*49119*/         OPC_CheckChild2Type, MVT::v16i8,
/*49121*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49123*/         OPC_EmitInteger, MVT::i32, 14, 
/*49126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49129*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 263:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49140*/       0, // EndSwitchType
/*49141*/     /*Scope*/ 34|128,1/*162*/, /*->49305*/
/*49143*/       OPC_CheckChild0Integer, 8|128,2/*264*/, 
/*49146*/       OPC_RecordChild1, // #0 = $Vn
/*49147*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49174
/*49150*/         OPC_CheckChild1Type, MVT::v4i16,
/*49152*/         OPC_RecordChild2, // #1 = $Vm
/*49153*/         OPC_CheckChild2Type, MVT::v4i16,
/*49155*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49157*/         OPC_EmitInteger, MVT::i32, 14, 
/*49160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 264:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49174*/       /*SwitchType*/ 24, MVT::v2i32,// ->49200
/*49176*/         OPC_CheckChild1Type, MVT::v2i32,
/*49178*/         OPC_RecordChild2, // #1 = $Vm
/*49179*/         OPC_CheckChild2Type, MVT::v2i32,
/*49181*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49183*/         OPC_EmitInteger, MVT::i32, 14, 
/*49186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49189*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 264:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49200*/       /*SwitchType*/ 24, MVT::v8i16,// ->49226
/*49202*/         OPC_CheckChild1Type, MVT::v8i16,
/*49204*/         OPC_RecordChild2, // #1 = $Vm
/*49205*/         OPC_CheckChild2Type, MVT::v8i16,
/*49207*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49209*/         OPC_EmitInteger, MVT::i32, 14, 
/*49212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 264:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49226*/       /*SwitchType*/ 24, MVT::v4i32,// ->49252
/*49228*/         OPC_CheckChild1Type, MVT::v4i32,
/*49230*/         OPC_RecordChild2, // #1 = $Vm
/*49231*/         OPC_CheckChild2Type, MVT::v4i32,
/*49233*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49235*/         OPC_EmitInteger, MVT::i32, 14, 
/*49238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 264:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49252*/       /*SwitchType*/ 24, MVT::v8i8,// ->49278
/*49254*/         OPC_CheckChild1Type, MVT::v8i8,
/*49256*/         OPC_RecordChild2, // #1 = $Vm
/*49257*/         OPC_CheckChild2Type, MVT::v8i8,
/*49259*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49261*/         OPC_EmitInteger, MVT::i32, 14, 
/*49264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 264:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49278*/       /*SwitchType*/ 24, MVT::v16i8,// ->49304
/*49280*/         OPC_CheckChild1Type, MVT::v16i8,
/*49282*/         OPC_RecordChild2, // #1 = $Vm
/*49283*/         OPC_CheckChild2Type, MVT::v16i8,
/*49285*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49287*/         OPC_EmitInteger, MVT::i32, 14, 
/*49290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 264:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49304*/       0, // EndSwitchType
/*49305*/     /*Scope*/ 34|128,1/*162*/, /*->49469*/
/*49307*/       OPC_CheckChild0Integer, 63|128,2/*319*/, 
/*49310*/       OPC_RecordChild1, // #0 = $Vn
/*49311*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49338
/*49314*/         OPC_CheckChild1Type, MVT::v4i16,
/*49316*/         OPC_RecordChild2, // #1 = $Vm
/*49317*/         OPC_CheckChild2Type, MVT::v4i16,
/*49319*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49321*/         OPC_EmitInteger, MVT::i32, 14, 
/*49324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 319:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49338*/       /*SwitchType*/ 24, MVT::v2i32,// ->49364
/*49340*/         OPC_CheckChild1Type, MVT::v2i32,
/*49342*/         OPC_RecordChild2, // #1 = $Vm
/*49343*/         OPC_CheckChild2Type, MVT::v2i32,
/*49345*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49347*/         OPC_EmitInteger, MVT::i32, 14, 
/*49350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49353*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 319:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49364*/       /*SwitchType*/ 24, MVT::v8i16,// ->49390
/*49366*/         OPC_CheckChild1Type, MVT::v8i16,
/*49368*/         OPC_RecordChild2, // #1 = $Vm
/*49369*/         OPC_CheckChild2Type, MVT::v8i16,
/*49371*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49373*/         OPC_EmitInteger, MVT::i32, 14, 
/*49376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49379*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 319:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49390*/       /*SwitchType*/ 24, MVT::v4i32,// ->49416
/*49392*/         OPC_CheckChild1Type, MVT::v4i32,
/*49394*/         OPC_RecordChild2, // #1 = $Vm
/*49395*/         OPC_CheckChild2Type, MVT::v4i32,
/*49397*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49399*/         OPC_EmitInteger, MVT::i32, 14, 
/*49402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49405*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 319:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49416*/       /*SwitchType*/ 24, MVT::v8i8,// ->49442
/*49418*/         OPC_CheckChild1Type, MVT::v8i8,
/*49420*/         OPC_RecordChild2, // #1 = $Vm
/*49421*/         OPC_CheckChild2Type, MVT::v8i8,
/*49423*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49425*/         OPC_EmitInteger, MVT::i32, 14, 
/*49428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 319:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49442*/       /*SwitchType*/ 24, MVT::v16i8,// ->49468
/*49444*/         OPC_CheckChild1Type, MVT::v16i8,
/*49446*/         OPC_RecordChild2, // #1 = $Vm
/*49447*/         OPC_CheckChild2Type, MVT::v16i8,
/*49449*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49451*/         OPC_EmitInteger, MVT::i32, 14, 
/*49454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 319:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49468*/       0, // EndSwitchType
/*49469*/     /*Scope*/ 34|128,1/*162*/, /*->49633*/
/*49471*/       OPC_CheckChild0Integer, 64|128,2/*320*/, 
/*49474*/       OPC_RecordChild1, // #0 = $Vn
/*49475*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49502
/*49478*/         OPC_CheckChild1Type, MVT::v4i16,
/*49480*/         OPC_RecordChild2, // #1 = $Vm
/*49481*/         OPC_CheckChild2Type, MVT::v4i16,
/*49483*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49485*/         OPC_EmitInteger, MVT::i32, 14, 
/*49488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 320:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49502*/       /*SwitchType*/ 24, MVT::v2i32,// ->49528
/*49504*/         OPC_CheckChild1Type, MVT::v2i32,
/*49506*/         OPC_RecordChild2, // #1 = $Vm
/*49507*/         OPC_CheckChild2Type, MVT::v2i32,
/*49509*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49511*/         OPC_EmitInteger, MVT::i32, 14, 
/*49514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49517*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 320:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49528*/       /*SwitchType*/ 24, MVT::v8i16,// ->49554
/*49530*/         OPC_CheckChild1Type, MVT::v8i16,
/*49532*/         OPC_RecordChild2, // #1 = $Vm
/*49533*/         OPC_CheckChild2Type, MVT::v8i16,
/*49535*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49537*/         OPC_EmitInteger, MVT::i32, 14, 
/*49540*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49543*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 320:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49554*/       /*SwitchType*/ 24, MVT::v4i32,// ->49580
/*49556*/         OPC_CheckChild1Type, MVT::v4i32,
/*49558*/         OPC_RecordChild2, // #1 = $Vm
/*49559*/         OPC_CheckChild2Type, MVT::v4i32,
/*49561*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49563*/         OPC_EmitInteger, MVT::i32, 14, 
/*49566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 320:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49580*/       /*SwitchType*/ 24, MVT::v8i8,// ->49606
/*49582*/         OPC_CheckChild1Type, MVT::v8i8,
/*49584*/         OPC_RecordChild2, // #1 = $Vm
/*49585*/         OPC_CheckChild2Type, MVT::v8i8,
/*49587*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49589*/         OPC_EmitInteger, MVT::i32, 14, 
/*49592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49595*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 320:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49606*/       /*SwitchType*/ 24, MVT::v16i8,// ->49632
/*49608*/         OPC_CheckChild1Type, MVT::v16i8,
/*49610*/         OPC_RecordChild2, // #1 = $Vm
/*49611*/         OPC_CheckChild2Type, MVT::v16i8,
/*49613*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49615*/         OPC_EmitInteger, MVT::i32, 14, 
/*49618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49621*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 320:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49632*/       0, // EndSwitchType
/*49633*/     /*Scope*/ 86|128,1/*214*/, /*->49849*/
/*49635*/       OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*49638*/       OPC_RecordChild1, // #0 = $Vn
/*49639*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->49666
/*49642*/         OPC_CheckChild1Type, MVT::v4i16,
/*49644*/         OPC_RecordChild2, // #1 = $Vm
/*49645*/         OPC_CheckChild2Type, MVT::v4i16,
/*49647*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49649*/         OPC_EmitInteger, MVT::i32, 14, 
/*49652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49666*/       /*SwitchType*/ 24, MVT::v2i32,// ->49692
/*49668*/         OPC_CheckChild1Type, MVT::v2i32,
/*49670*/         OPC_RecordChild2, // #1 = $Vm
/*49671*/         OPC_CheckChild2Type, MVT::v2i32,
/*49673*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49675*/         OPC_EmitInteger, MVT::i32, 14, 
/*49678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49692*/       /*SwitchType*/ 24, MVT::v8i16,// ->49718
/*49694*/         OPC_CheckChild1Type, MVT::v8i16,
/*49696*/         OPC_RecordChild2, // #1 = $Vm
/*49697*/         OPC_CheckChild2Type, MVT::v8i16,
/*49699*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49701*/         OPC_EmitInteger, MVT::i32, 14, 
/*49704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 295:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49718*/       /*SwitchType*/ 24, MVT::v4i32,// ->49744
/*49720*/         OPC_CheckChild1Type, MVT::v4i32,
/*49722*/         OPC_RecordChild2, // #1 = $Vm
/*49723*/         OPC_CheckChild2Type, MVT::v4i32,
/*49725*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49727*/         OPC_EmitInteger, MVT::i32, 14, 
/*49730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49744*/       /*SwitchType*/ 24, MVT::v8i8,// ->49770
/*49746*/         OPC_CheckChild1Type, MVT::v8i8,
/*49748*/         OPC_RecordChild2, // #1 = $Vm
/*49749*/         OPC_CheckChild2Type, MVT::v8i8,
/*49751*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49753*/         OPC_EmitInteger, MVT::i32, 14, 
/*49756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 295:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49770*/       /*SwitchType*/ 24, MVT::v16i8,// ->49796
/*49772*/         OPC_CheckChild1Type, MVT::v16i8,
/*49774*/         OPC_RecordChild2, // #1 = $Vm
/*49775*/         OPC_CheckChild2Type, MVT::v16i8,
/*49777*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49779*/         OPC_EmitInteger, MVT::i32, 14, 
/*49782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 295:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49796*/       /*SwitchType*/ 24, MVT::v1i64,// ->49822
/*49798*/         OPC_CheckChild1Type, MVT::v1i64,
/*49800*/         OPC_RecordChild2, // #1 = $Vm
/*49801*/         OPC_CheckChild2Type, MVT::v1i64,
/*49803*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49805*/         OPC_EmitInteger, MVT::i32, 14, 
/*49808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 295:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49822*/       /*SwitchType*/ 24, MVT::v2i64,// ->49848
/*49824*/         OPC_CheckChild1Type, MVT::v2i64,
/*49826*/         OPC_RecordChild2, // #1 = $Vm
/*49827*/         OPC_CheckChild2Type, MVT::v2i64,
/*49829*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49831*/         OPC_EmitInteger, MVT::i32, 14, 
/*49834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49837*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 295:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49848*/       0, // EndSwitchType
/*49849*/     /*Scope*/ 84, /*->49934*/
/*49850*/       OPC_CheckChild0Integer, 60|128,2/*316*/, 
/*49853*/       OPC_RecordChild1, // #0 = $Vn
/*49854*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->49881
/*49857*/         OPC_CheckChild1Type, MVT::v8i16,
/*49859*/         OPC_RecordChild2, // #1 = $Vm
/*49860*/         OPC_CheckChild2Type, MVT::v8i16,
/*49862*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49864*/         OPC_EmitInteger, MVT::i32, 14, 
/*49867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 316:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49881*/       /*SwitchType*/ 24, MVT::v4i16,// ->49907
/*49883*/         OPC_CheckChild1Type, MVT::v4i32,
/*49885*/         OPC_RecordChild2, // #1 = $Vm
/*49886*/         OPC_CheckChild2Type, MVT::v4i32,
/*49888*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49890*/         OPC_EmitInteger, MVT::i32, 14, 
/*49893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49896*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 316:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49907*/       /*SwitchType*/ 24, MVT::v2i32,// ->49933
/*49909*/         OPC_CheckChild1Type, MVT::v2i64,
/*49911*/         OPC_RecordChild2, // #1 = $Vm
/*49912*/         OPC_CheckChild2Type, MVT::v2i64,
/*49914*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49916*/         OPC_EmitInteger, MVT::i32, 14, 
/*49919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 316:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49933*/       0, // EndSwitchType
/*49934*/     /*Scope*/ 58, /*->49993*/
/*49935*/       OPC_CheckChild0Integer, 27|128,2/*283*/, 
/*49938*/       OPC_RecordChild1, // #0 = $Vn
/*49939*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->49966
/*49942*/         OPC_CheckChild1Type, MVT::v8i8,
/*49944*/         OPC_RecordChild2, // #1 = $Vm
/*49945*/         OPC_CheckChild2Type, MVT::v8i8,
/*49947*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49949*/         OPC_EmitInteger, MVT::i32, 14, 
/*49952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 283:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49966*/       /*SwitchType*/ 24, MVT::v16i8,// ->49992
/*49968*/         OPC_CheckChild1Type, MVT::v16i8,
/*49970*/         OPC_RecordChild2, // #1 = $Vm
/*49971*/         OPC_CheckChild2Type, MVT::v16i8,
/*49973*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49975*/         OPC_EmitInteger, MVT::i32, 14, 
/*49978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 283:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49992*/       0, // EndSwitchType
/*49993*/     /*Scope*/ 50, /*->50044*/
/*49994*/       OPC_CheckChild0Integer, 24|128,2/*280*/, 
/*49997*/       OPC_RecordChild1, // #0 = $Vn
/*49998*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i16,// ->50025
/*50001*/         OPC_CheckChild1Type, MVT::v8i8,
/*50003*/         OPC_RecordChild2, // #1 = $Vm
/*50004*/         OPC_CheckChild2Type, MVT::v8i8,
/*50006*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50008*/         OPC_EmitInteger, MVT::i32, 14, 
/*50011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 280:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50025*/       /*SwitchType*/ 16, MVT::v2i64,// ->50043
/*50027*/         OPC_CheckChild1Type, MVT::v1i64,
/*50029*/         OPC_RecordChild2, // #1 = $Vm
/*50030*/         OPC_CheckChild2Type, MVT::v1i64,
/*50032*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*50034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 280:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50043*/       0, // EndSwitchType
/*50044*/     /*Scope*/ 34|128,1/*162*/, /*->50208*/
/*50046*/       OPC_CheckChild0Integer, 9|128,2/*265*/, 
/*50049*/       OPC_RecordChild1, // #0 = $Vn
/*50050*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50077
/*50053*/         OPC_CheckChild1Type, MVT::v4i16,
/*50055*/         OPC_RecordChild2, // #1 = $Vm
/*50056*/         OPC_CheckChild2Type, MVT::v4i16,
/*50058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50060*/         OPC_EmitInteger, MVT::i32, 14, 
/*50063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 265:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50077*/       /*SwitchType*/ 24, MVT::v2i32,// ->50103
/*50079*/         OPC_CheckChild1Type, MVT::v2i32,
/*50081*/         OPC_RecordChild2, // #1 = $Vm
/*50082*/         OPC_CheckChild2Type, MVT::v2i32,
/*50084*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50086*/         OPC_EmitInteger, MVT::i32, 14, 
/*50089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 265:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50103*/       /*SwitchType*/ 24, MVT::v8i16,// ->50129
/*50105*/         OPC_CheckChild1Type, MVT::v8i16,
/*50107*/         OPC_RecordChild2, // #1 = $Vm
/*50108*/         OPC_CheckChild2Type, MVT::v8i16,
/*50110*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50112*/         OPC_EmitInteger, MVT::i32, 14, 
/*50115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50118*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 265:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50129*/       /*SwitchType*/ 24, MVT::v4i32,// ->50155
/*50131*/         OPC_CheckChild1Type, MVT::v4i32,
/*50133*/         OPC_RecordChild2, // #1 = $Vm
/*50134*/         OPC_CheckChild2Type, MVT::v4i32,
/*50136*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50138*/         OPC_EmitInteger, MVT::i32, 14, 
/*50141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50144*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 265:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50155*/       /*SwitchType*/ 24, MVT::v8i8,// ->50181
/*50157*/         OPC_CheckChild1Type, MVT::v8i8,
/*50159*/         OPC_RecordChild2, // #1 = $Vm
/*50160*/         OPC_CheckChild2Type, MVT::v8i8,
/*50162*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50164*/         OPC_EmitInteger, MVT::i32, 14, 
/*50167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 265:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50181*/       /*SwitchType*/ 24, MVT::v16i8,// ->50207
/*50183*/         OPC_CheckChild1Type, MVT::v16i8,
/*50185*/         OPC_RecordChild2, // #1 = $Vm
/*50186*/         OPC_CheckChild2Type, MVT::v16i8,
/*50188*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50190*/         OPC_EmitInteger, MVT::i32, 14, 
/*50193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 265:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50207*/       0, // EndSwitchType
/*50208*/     /*Scope*/ 34|128,1/*162*/, /*->50372*/
/*50210*/       OPC_CheckChild0Integer, 10|128,2/*266*/, 
/*50213*/       OPC_RecordChild1, // #0 = $Vn
/*50214*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50241
/*50217*/         OPC_CheckChild1Type, MVT::v4i16,
/*50219*/         OPC_RecordChild2, // #1 = $Vm
/*50220*/         OPC_CheckChild2Type, MVT::v4i16,
/*50222*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50224*/         OPC_EmitInteger, MVT::i32, 14, 
/*50227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 266:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50241*/       /*SwitchType*/ 24, MVT::v2i32,// ->50267
/*50243*/         OPC_CheckChild1Type, MVT::v2i32,
/*50245*/         OPC_RecordChild2, // #1 = $Vm
/*50246*/         OPC_CheckChild2Type, MVT::v2i32,
/*50248*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50250*/         OPC_EmitInteger, MVT::i32, 14, 
/*50253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 266:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50267*/       /*SwitchType*/ 24, MVT::v8i16,// ->50293
/*50269*/         OPC_CheckChild1Type, MVT::v8i16,
/*50271*/         OPC_RecordChild2, // #1 = $Vm
/*50272*/         OPC_CheckChild2Type, MVT::v8i16,
/*50274*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50276*/         OPC_EmitInteger, MVT::i32, 14, 
/*50279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 266:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50293*/       /*SwitchType*/ 24, MVT::v4i32,// ->50319
/*50295*/         OPC_CheckChild1Type, MVT::v4i32,
/*50297*/         OPC_RecordChild2, // #1 = $Vm
/*50298*/         OPC_CheckChild2Type, MVT::v4i32,
/*50300*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50302*/         OPC_EmitInteger, MVT::i32, 14, 
/*50305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50308*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 266:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50319*/       /*SwitchType*/ 24, MVT::v8i8,// ->50345
/*50321*/         OPC_CheckChild1Type, MVT::v8i8,
/*50323*/         OPC_RecordChild2, // #1 = $Vm
/*50324*/         OPC_CheckChild2Type, MVT::v8i8,
/*50326*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50328*/         OPC_EmitInteger, MVT::i32, 14, 
/*50331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 266:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50345*/       /*SwitchType*/ 24, MVT::v16i8,// ->50371
/*50347*/         OPC_CheckChild1Type, MVT::v16i8,
/*50349*/         OPC_RecordChild2, // #1 = $Vm
/*50350*/         OPC_CheckChild2Type, MVT::v16i8,
/*50352*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50354*/         OPC_EmitInteger, MVT::i32, 14, 
/*50357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50360*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 266:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50371*/       0, // EndSwitchType
/*50372*/     /*Scope*/ 86|128,1/*214*/, /*->50588*/
/*50374*/       OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*50377*/       OPC_RecordChild1, // #0 = $Vn
/*50378*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->50405
/*50381*/         OPC_CheckChild1Type, MVT::v4i16,
/*50383*/         OPC_RecordChild2, // #1 = $Vm
/*50384*/         OPC_CheckChild2Type, MVT::v4i16,
/*50386*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50388*/         OPC_EmitInteger, MVT::i32, 14, 
/*50391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50405*/       /*SwitchType*/ 24, MVT::v2i32,// ->50431
/*50407*/         OPC_CheckChild1Type, MVT::v2i32,
/*50409*/         OPC_RecordChild2, // #1 = $Vm
/*50410*/         OPC_CheckChild2Type, MVT::v2i32,
/*50412*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50414*/         OPC_EmitInteger, MVT::i32, 14, 
/*50417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50431*/       /*SwitchType*/ 24, MVT::v8i16,// ->50457
/*50433*/         OPC_CheckChild1Type, MVT::v8i16,
/*50435*/         OPC_RecordChild2, // #1 = $Vm
/*50436*/         OPC_CheckChild2Type, MVT::v8i16,
/*50438*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50440*/         OPC_EmitInteger, MVT::i32, 14, 
/*50443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50446*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50457*/       /*SwitchType*/ 24, MVT::v4i32,// ->50483
/*50459*/         OPC_CheckChild1Type, MVT::v4i32,
/*50461*/         OPC_RecordChild2, // #1 = $Vm
/*50462*/         OPC_CheckChild2Type, MVT::v4i32,
/*50464*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50466*/         OPC_EmitInteger, MVT::i32, 14, 
/*50469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50483*/       /*SwitchType*/ 24, MVT::v8i8,// ->50509
/*50485*/         OPC_CheckChild1Type, MVT::v8i8,
/*50487*/         OPC_RecordChild2, // #1 = $Vm
/*50488*/         OPC_CheckChild2Type, MVT::v8i8,
/*50490*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50492*/         OPC_EmitInteger, MVT::i32, 14, 
/*50495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 315:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50509*/       /*SwitchType*/ 24, MVT::v16i8,// ->50535
/*50511*/         OPC_CheckChild1Type, MVT::v16i8,
/*50513*/         OPC_RecordChild2, // #1 = $Vm
/*50514*/         OPC_CheckChild2Type, MVT::v16i8,
/*50516*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50518*/         OPC_EmitInteger, MVT::i32, 14, 
/*50521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50524*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 315:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50535*/       /*SwitchType*/ 24, MVT::v1i64,// ->50561
/*50537*/         OPC_CheckChild1Type, MVT::v1i64,
/*50539*/         OPC_RecordChild2, // #1 = $Vm
/*50540*/         OPC_CheckChild2Type, MVT::v1i64,
/*50542*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50544*/         OPC_EmitInteger, MVT::i32, 14, 
/*50547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50550*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 315:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50561*/       /*SwitchType*/ 24, MVT::v2i64,// ->50587
/*50563*/         OPC_CheckChild1Type, MVT::v2i64,
/*50565*/         OPC_RecordChild2, // #1 = $Vm
/*50566*/         OPC_CheckChild2Type, MVT::v2i64,
/*50568*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50570*/         OPC_EmitInteger, MVT::i32, 14, 
/*50573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50576*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50587*/       0, // EndSwitchType
/*50588*/     /*Scope*/ 84, /*->50673*/
/*50589*/       OPC_CheckChild0Integer, 76|128,2/*332*/, 
/*50592*/       OPC_RecordChild1, // #0 = $Vn
/*50593*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->50620
/*50596*/         OPC_CheckChild1Type, MVT::v8i16,
/*50598*/         OPC_RecordChild2, // #1 = $Vm
/*50599*/         OPC_CheckChild2Type, MVT::v8i16,
/*50601*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50603*/         OPC_EmitInteger, MVT::i32, 14, 
/*50606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 332:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50620*/       /*SwitchType*/ 24, MVT::v4i16,// ->50646
/*50622*/         OPC_CheckChild1Type, MVT::v4i32,
/*50624*/         OPC_RecordChild2, // #1 = $Vm
/*50625*/         OPC_CheckChild2Type, MVT::v4i32,
/*50627*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50629*/         OPC_EmitInteger, MVT::i32, 14, 
/*50632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 332:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50646*/       /*SwitchType*/ 24, MVT::v2i32,// ->50672
/*50648*/         OPC_CheckChild1Type, MVT::v2i64,
/*50650*/         OPC_RecordChild2, // #1 = $Vm
/*50651*/         OPC_CheckChild2Type, MVT::v2i64,
/*50653*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50655*/         OPC_EmitInteger, MVT::i32, 14, 
/*50658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50661*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 332:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50672*/       0, // EndSwitchType
/*50673*/     /*Scope*/ 58, /*->50732*/
/*50674*/       OPC_CheckChild0Integer, 117|128,1/*245*/, 
/*50677*/       OPC_RecordChild1, // #0 = $Vn
/*50678*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->50705
/*50681*/         OPC_CheckChild1Type, MVT::v2f32,
/*50683*/         OPC_RecordChild2, // #1 = $Vm
/*50684*/         OPC_CheckChild2Type, MVT::v2f32,
/*50686*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50688*/         OPC_EmitInteger, MVT::i32, 14, 
/*50691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 245:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50705*/       /*SwitchType*/ 24, MVT::v4i32,// ->50731
/*50707*/         OPC_CheckChild1Type, MVT::v4f32,
/*50709*/         OPC_RecordChild2, // #1 = $Vm
/*50710*/         OPC_CheckChild2Type, MVT::v4f32,
/*50712*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50714*/         OPC_EmitInteger, MVT::i32, 14, 
/*50717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 245:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50731*/       0, // EndSwitchType
/*50732*/     /*Scope*/ 58, /*->50791*/
/*50733*/       OPC_CheckChild0Integer, 118|128,1/*246*/, 
/*50736*/       OPC_RecordChild1, // #0 = $Vn
/*50737*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->50764
/*50740*/         OPC_CheckChild1Type, MVT::v2f32,
/*50742*/         OPC_RecordChild2, // #1 = $Vm
/*50743*/         OPC_CheckChild2Type, MVT::v2f32,
/*50745*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50747*/         OPC_EmitInteger, MVT::i32, 14, 
/*50750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 246:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50764*/       /*SwitchType*/ 24, MVT::v4i32,// ->50790
/*50766*/         OPC_CheckChild1Type, MVT::v4f32,
/*50768*/         OPC_RecordChild2, // #1 = $Vm
/*50769*/         OPC_CheckChild2Type, MVT::v4f32,
/*50771*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50773*/         OPC_EmitInteger, MVT::i32, 14, 
/*50776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 246:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50790*/       0, // EndSwitchType
/*50791*/     /*Scope*/ 50|128,2/*306*/, /*->51099*/
/*50793*/       OPC_CheckChild0Integer, 119|128,1/*247*/, 
/*50796*/       OPC_RecordChild1, // #0 = $src1
/*50797*/       OPC_SwitchType /*10 cases */, 28, MVT::v8i8,// ->50828
/*50800*/         OPC_CheckChild1Type, MVT::v8i8,
/*50802*/         OPC_RecordChild2, // #1 = $Vn
/*50803*/         OPC_CheckChild2Type, MVT::v8i8,
/*50805*/         OPC_RecordChild3, // #2 = $Vm
/*50806*/         OPC_CheckChild3Type, MVT::v8i8,
/*50808*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50810*/         OPC_EmitInteger, MVT::i32, 14, 
/*50813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 247:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50828*/       /*SwitchType*/ 28, MVT::v4i16,// ->50858
/*50830*/         OPC_CheckChild1Type, MVT::v4i16,
/*50832*/         OPC_RecordChild2, // #1 = $Vn
/*50833*/         OPC_CheckChild2Type, MVT::v4i16,
/*50835*/         OPC_RecordChild3, // #2 = $Vm
/*50836*/         OPC_CheckChild3Type, MVT::v4i16,
/*50838*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50840*/         OPC_EmitInteger, MVT::i32, 14, 
/*50843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 247:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50858*/       /*SwitchType*/ 28, MVT::v2i32,// ->50888
/*50860*/         OPC_CheckChild1Type, MVT::v2i32,
/*50862*/         OPC_RecordChild2, // #1 = $Vn
/*50863*/         OPC_CheckChild2Type, MVT::v2i32,
/*50865*/         OPC_RecordChild3, // #2 = $Vm
/*50866*/         OPC_CheckChild3Type, MVT::v2i32,
/*50868*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50870*/         OPC_EmitInteger, MVT::i32, 14, 
/*50873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 247:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50888*/       /*SwitchType*/ 28, MVT::v1i64,// ->50918
/*50890*/         OPC_CheckChild1Type, MVT::v1i64,
/*50892*/         OPC_RecordChild2, // #1 = $Vn
/*50893*/         OPC_CheckChild2Type, MVT::v1i64,
/*50895*/         OPC_RecordChild3, // #2 = $Vm
/*50896*/         OPC_CheckChild3Type, MVT::v1i64,
/*50898*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50900*/         OPC_EmitInteger, MVT::i32, 14, 
/*50903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 247:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50918*/       /*SwitchType*/ 28, MVT::v16i8,// ->50948
/*50920*/         OPC_CheckChild1Type, MVT::v16i8,
/*50922*/         OPC_RecordChild2, // #1 = $Vn
/*50923*/         OPC_CheckChild2Type, MVT::v16i8,
/*50925*/         OPC_RecordChild3, // #2 = $Vm
/*50926*/         OPC_CheckChild3Type, MVT::v16i8,
/*50928*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50930*/         OPC_EmitInteger, MVT::i32, 14, 
/*50933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50936*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 247:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50948*/       /*SwitchType*/ 28, MVT::v8i16,// ->50978
/*50950*/         OPC_CheckChild1Type, MVT::v8i16,
/*50952*/         OPC_RecordChild2, // #1 = $Vn
/*50953*/         OPC_CheckChild2Type, MVT::v8i16,
/*50955*/         OPC_RecordChild3, // #2 = $Vm
/*50956*/         OPC_CheckChild3Type, MVT::v8i16,
/*50958*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50960*/         OPC_EmitInteger, MVT::i32, 14, 
/*50963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 247:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50978*/       /*SwitchType*/ 28, MVT::v4i32,// ->51008
/*50980*/         OPC_CheckChild1Type, MVT::v4i32,
/*50982*/         OPC_RecordChild2, // #1 = $Vn
/*50983*/         OPC_CheckChild2Type, MVT::v4i32,
/*50985*/         OPC_RecordChild3, // #2 = $Vm
/*50986*/         OPC_CheckChild3Type, MVT::v4i32,
/*50988*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50990*/         OPC_EmitInteger, MVT::i32, 14, 
/*50993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 247:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51008*/       /*SwitchType*/ 28, MVT::v2i64,// ->51038
/*51010*/         OPC_CheckChild1Type, MVT::v2i64,
/*51012*/         OPC_RecordChild2, // #1 = $Vn
/*51013*/         OPC_CheckChild2Type, MVT::v2i64,
/*51015*/         OPC_RecordChild3, // #2 = $Vm
/*51016*/         OPC_CheckChild3Type, MVT::v2i64,
/*51018*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51020*/         OPC_EmitInteger, MVT::i32, 14, 
/*51023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 247:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*51038*/       /*SwitchType*/ 28, MVT::v2f32,// ->51068
/*51040*/         OPC_CheckChild1Type, MVT::v2f32,
/*51042*/         OPC_RecordChild2, // #1 = $Vn
/*51043*/         OPC_CheckChild2Type, MVT::v2f32,
/*51045*/         OPC_RecordChild3, // #2 = $Vm
/*51046*/         OPC_CheckChild3Type, MVT::v2f32,
/*51048*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51050*/         OPC_EmitInteger, MVT::i32, 14, 
/*51053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 247:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51068*/       /*SwitchType*/ 28, MVT::v4f32,// ->51098
/*51070*/         OPC_CheckChild1Type, MVT::v4f32,
/*51072*/         OPC_RecordChild2, // #1 = $Vn
/*51073*/         OPC_CheckChild2Type, MVT::v4f32,
/*51075*/         OPC_RecordChild3, // #2 = $Vm
/*51076*/         OPC_CheckChild3Type, MVT::v4f32,
/*51078*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51080*/         OPC_EmitInteger, MVT::i32, 14, 
/*51083*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51086*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 247:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51098*/       0, // EndSwitchType
/*51099*/     /*Scope*/ 86|128,1/*214*/, /*->51315*/
/*51101*/       OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*51104*/       OPC_RecordChild1, // #0 = $Vn
/*51105*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51132
/*51108*/         OPC_CheckChild1Type, MVT::v4i16,
/*51110*/         OPC_RecordChild2, // #1 = $Vm
/*51111*/         OPC_CheckChild2Type, MVT::v4i16,
/*51113*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51115*/         OPC_EmitInteger, MVT::i32, 14, 
/*51118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51132*/       /*SwitchType*/ 24, MVT::v2i32,// ->51158
/*51134*/         OPC_CheckChild1Type, MVT::v2i32,
/*51136*/         OPC_RecordChild2, // #1 = $Vm
/*51137*/         OPC_CheckChild2Type, MVT::v2i32,
/*51139*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51141*/         OPC_EmitInteger, MVT::i32, 14, 
/*51144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51158*/       /*SwitchType*/ 24, MVT::v8i16,// ->51184
/*51160*/         OPC_CheckChild1Type, MVT::v8i16,
/*51162*/         OPC_RecordChild2, // #1 = $Vm
/*51163*/         OPC_CheckChild2Type, MVT::v8i16,
/*51165*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51167*/         OPC_EmitInteger, MVT::i32, 14, 
/*51170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51184*/       /*SwitchType*/ 24, MVT::v4i32,// ->51210
/*51186*/         OPC_CheckChild1Type, MVT::v4i32,
/*51188*/         OPC_RecordChild2, // #1 = $Vm
/*51189*/         OPC_CheckChild2Type, MVT::v4i32,
/*51191*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51193*/         OPC_EmitInteger, MVT::i32, 14, 
/*51196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51210*/       /*SwitchType*/ 24, MVT::v8i8,// ->51236
/*51212*/         OPC_CheckChild1Type, MVT::v8i8,
/*51214*/         OPC_RecordChild2, // #1 = $Vm
/*51215*/         OPC_CheckChild2Type, MVT::v8i8,
/*51217*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51219*/         OPC_EmitInteger, MVT::i32, 14, 
/*51222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51236*/       /*SwitchType*/ 24, MVT::v16i8,// ->51262
/*51238*/         OPC_CheckChild1Type, MVT::v16i8,
/*51240*/         OPC_RecordChild2, // #1 = $Vm
/*51241*/         OPC_CheckChild2Type, MVT::v16i8,
/*51243*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51245*/         OPC_EmitInteger, MVT::i32, 14, 
/*51248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51251*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51262*/       /*SwitchType*/ 24, MVT::v2f32,// ->51288
/*51264*/         OPC_CheckChild1Type, MVT::v2f32,
/*51266*/         OPC_RecordChild2, // #1 = $Vm
/*51267*/         OPC_CheckChild2Type, MVT::v2f32,
/*51269*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51271*/         OPC_EmitInteger, MVT::i32, 14, 
/*51274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 242:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51288*/       /*SwitchType*/ 24, MVT::v4f32,// ->51314
/*51290*/         OPC_CheckChild1Type, MVT::v4f32,
/*51292*/         OPC_RecordChild2, // #1 = $Vm
/*51293*/         OPC_CheckChild2Type, MVT::v4f32,
/*51295*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51297*/         OPC_EmitInteger, MVT::i32, 14, 
/*51300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 242:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51314*/       0, // EndSwitchType
/*51315*/     /*Scope*/ 34|128,1/*162*/, /*->51479*/
/*51317*/       OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*51320*/       OPC_RecordChild1, // #0 = $Vn
/*51321*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51348
/*51324*/         OPC_CheckChild1Type, MVT::v4i16,
/*51326*/         OPC_RecordChild2, // #1 = $Vm
/*51327*/         OPC_CheckChild2Type, MVT::v4i16,
/*51329*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51331*/         OPC_EmitInteger, MVT::i32, 14, 
/*51334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51337*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51348*/       /*SwitchType*/ 24, MVT::v2i32,// ->51374
/*51350*/         OPC_CheckChild1Type, MVT::v2i32,
/*51352*/         OPC_RecordChild2, // #1 = $Vm
/*51353*/         OPC_CheckChild2Type, MVT::v2i32,
/*51355*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51357*/         OPC_EmitInteger, MVT::i32, 14, 
/*51360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51363*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51374*/       /*SwitchType*/ 24, MVT::v8i16,// ->51400
/*51376*/         OPC_CheckChild1Type, MVT::v8i16,
/*51378*/         OPC_RecordChild2, // #1 = $Vm
/*51379*/         OPC_CheckChild2Type, MVT::v8i16,
/*51381*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51383*/         OPC_EmitInteger, MVT::i32, 14, 
/*51386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51400*/       /*SwitchType*/ 24, MVT::v4i32,// ->51426
/*51402*/         OPC_CheckChild1Type, MVT::v4i32,
/*51404*/         OPC_RecordChild2, // #1 = $Vm
/*51405*/         OPC_CheckChild2Type, MVT::v4i32,
/*51407*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51409*/         OPC_EmitInteger, MVT::i32, 14, 
/*51412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51415*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51426*/       /*SwitchType*/ 24, MVT::v8i8,// ->51452
/*51428*/         OPC_CheckChild1Type, MVT::v8i8,
/*51430*/         OPC_RecordChild2, // #1 = $Vm
/*51431*/         OPC_CheckChild2Type, MVT::v8i8,
/*51433*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51435*/         OPC_EmitInteger, MVT::i32, 14, 
/*51438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51452*/       /*SwitchType*/ 24, MVT::v16i8,// ->51478
/*51454*/         OPC_CheckChild1Type, MVT::v16i8,
/*51456*/         OPC_RecordChild2, // #1 = $Vm
/*51457*/         OPC_CheckChild2Type, MVT::v16i8,
/*51459*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51461*/         OPC_EmitInteger, MVT::i32, 14, 
/*51464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51478*/       0, // EndSwitchType
/*51479*/     /*Scope*/ 86|128,1/*214*/, /*->51695*/
/*51481*/       OPC_CheckChild0Integer, 19|128,2/*275*/, 
/*51484*/       OPC_RecordChild1, // #0 = $Vn
/*51485*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51512
/*51488*/         OPC_CheckChild1Type, MVT::v4i16,
/*51490*/         OPC_RecordChild2, // #1 = $Vm
/*51491*/         OPC_CheckChild2Type, MVT::v4i16,
/*51493*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51495*/         OPC_EmitInteger, MVT::i32, 14, 
/*51498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 275:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51512*/       /*SwitchType*/ 24, MVT::v2i32,// ->51538
/*51514*/         OPC_CheckChild1Type, MVT::v2i32,
/*51516*/         OPC_RecordChild2, // #1 = $Vm
/*51517*/         OPC_CheckChild2Type, MVT::v2i32,
/*51519*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51521*/         OPC_EmitInteger, MVT::i32, 14, 
/*51524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51527*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 275:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51538*/       /*SwitchType*/ 24, MVT::v8i16,// ->51564
/*51540*/         OPC_CheckChild1Type, MVT::v8i16,
/*51542*/         OPC_RecordChild2, // #1 = $Vm
/*51543*/         OPC_CheckChild2Type, MVT::v8i16,
/*51545*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51547*/         OPC_EmitInteger, MVT::i32, 14, 
/*51550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 275:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51564*/       /*SwitchType*/ 24, MVT::v4i32,// ->51590
/*51566*/         OPC_CheckChild1Type, MVT::v4i32,
/*51568*/         OPC_RecordChild2, // #1 = $Vm
/*51569*/         OPC_CheckChild2Type, MVT::v4i32,
/*51571*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51573*/         OPC_EmitInteger, MVT::i32, 14, 
/*51576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 275:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51590*/       /*SwitchType*/ 24, MVT::v8i8,// ->51616
/*51592*/         OPC_CheckChild1Type, MVT::v8i8,
/*51594*/         OPC_RecordChild2, // #1 = $Vm
/*51595*/         OPC_CheckChild2Type, MVT::v8i8,
/*51597*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51599*/         OPC_EmitInteger, MVT::i32, 14, 
/*51602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51605*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 275:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51616*/       /*SwitchType*/ 24, MVT::v16i8,// ->51642
/*51618*/         OPC_CheckChild1Type, MVT::v16i8,
/*51620*/         OPC_RecordChild2, // #1 = $Vm
/*51621*/         OPC_CheckChild2Type, MVT::v16i8,
/*51623*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51625*/         OPC_EmitInteger, MVT::i32, 14, 
/*51628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 275:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51642*/       /*SwitchType*/ 24, MVT::v2f32,// ->51668
/*51644*/         OPC_CheckChild1Type, MVT::v2f32,
/*51646*/         OPC_RecordChild2, // #1 = $Vm
/*51647*/         OPC_CheckChild2Type, MVT::v2f32,
/*51649*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51651*/         OPC_EmitInteger, MVT::i32, 14, 
/*51654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 275:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51668*/       /*SwitchType*/ 24, MVT::v4f32,// ->51694
/*51670*/         OPC_CheckChild1Type, MVT::v4f32,
/*51672*/         OPC_RecordChild2, // #1 = $Vm
/*51673*/         OPC_CheckChild2Type, MVT::v4f32,
/*51675*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51677*/         OPC_EmitInteger, MVT::i32, 14, 
/*51680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 275:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51694*/       0, // EndSwitchType
/*51695*/     /*Scope*/ 34|128,1/*162*/, /*->51859*/
/*51697*/       OPC_CheckChild0Integer, 20|128,2/*276*/, 
/*51700*/       OPC_RecordChild1, // #0 = $Vn
/*51701*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51728
/*51704*/         OPC_CheckChild1Type, MVT::v4i16,
/*51706*/         OPC_RecordChild2, // #1 = $Vm
/*51707*/         OPC_CheckChild2Type, MVT::v4i16,
/*51709*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51711*/         OPC_EmitInteger, MVT::i32, 14, 
/*51714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 276:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51728*/       /*SwitchType*/ 24, MVT::v2i32,// ->51754
/*51730*/         OPC_CheckChild1Type, MVT::v2i32,
/*51732*/         OPC_RecordChild2, // #1 = $Vm
/*51733*/         OPC_CheckChild2Type, MVT::v2i32,
/*51735*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51737*/         OPC_EmitInteger, MVT::i32, 14, 
/*51740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 276:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51754*/       /*SwitchType*/ 24, MVT::v8i16,// ->51780
/*51756*/         OPC_CheckChild1Type, MVT::v8i16,
/*51758*/         OPC_RecordChild2, // #1 = $Vm
/*51759*/         OPC_CheckChild2Type, MVT::v8i16,
/*51761*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51763*/         OPC_EmitInteger, MVT::i32, 14, 
/*51766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51769*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 276:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51780*/       /*SwitchType*/ 24, MVT::v4i32,// ->51806
/*51782*/         OPC_CheckChild1Type, MVT::v4i32,
/*51784*/         OPC_RecordChild2, // #1 = $Vm
/*51785*/         OPC_CheckChild2Type, MVT::v4i32,
/*51787*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51789*/         OPC_EmitInteger, MVT::i32, 14, 
/*51792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 276:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51806*/       /*SwitchType*/ 24, MVT::v8i8,// ->51832
/*51808*/         OPC_CheckChild1Type, MVT::v8i8,
/*51810*/         OPC_RecordChild2, // #1 = $Vm
/*51811*/         OPC_CheckChild2Type, MVT::v8i8,
/*51813*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51815*/         OPC_EmitInteger, MVT::i32, 14, 
/*51818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 276:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51832*/       /*SwitchType*/ 24, MVT::v16i8,// ->51858
/*51834*/         OPC_CheckChild1Type, MVT::v16i8,
/*51836*/         OPC_RecordChild2, // #1 = $Vm
/*51837*/         OPC_CheckChild2Type, MVT::v16i8,
/*51839*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51841*/         OPC_EmitInteger, MVT::i32, 14, 
/*51844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 276:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51858*/       0, // EndSwitchType
/*51859*/     /*Scope*/ 86|128,1/*214*/, /*->52075*/
/*51861*/       OPC_CheckChild0Integer, 22|128,2/*278*/, 
/*51864*/       OPC_RecordChild1, // #0 = $Vn
/*51865*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51892
/*51868*/         OPC_CheckChild1Type, MVT::v4i16,
/*51870*/         OPC_RecordChild2, // #1 = $Vm
/*51871*/         OPC_CheckChild2Type, MVT::v4i16,
/*51873*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51875*/         OPC_EmitInteger, MVT::i32, 14, 
/*51878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 278:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51892*/       /*SwitchType*/ 24, MVT::v2i32,// ->51918
/*51894*/         OPC_CheckChild1Type, MVT::v2i32,
/*51896*/         OPC_RecordChild2, // #1 = $Vm
/*51897*/         OPC_CheckChild2Type, MVT::v2i32,
/*51899*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51901*/         OPC_EmitInteger, MVT::i32, 14, 
/*51904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51907*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 278:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51918*/       /*SwitchType*/ 24, MVT::v8i16,// ->51944
/*51920*/         OPC_CheckChild1Type, MVT::v8i16,
/*51922*/         OPC_RecordChild2, // #1 = $Vm
/*51923*/         OPC_CheckChild2Type, MVT::v8i16,
/*51925*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51927*/         OPC_EmitInteger, MVT::i32, 14, 
/*51930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 278:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51944*/       /*SwitchType*/ 24, MVT::v4i32,// ->51970
/*51946*/         OPC_CheckChild1Type, MVT::v4i32,
/*51948*/         OPC_RecordChild2, // #1 = $Vm
/*51949*/         OPC_CheckChild2Type, MVT::v4i32,
/*51951*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51953*/         OPC_EmitInteger, MVT::i32, 14, 
/*51956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 278:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51970*/       /*SwitchType*/ 24, MVT::v8i8,// ->51996
/*51972*/         OPC_CheckChild1Type, MVT::v8i8,
/*51974*/         OPC_RecordChild2, // #1 = $Vm
/*51975*/         OPC_CheckChild2Type, MVT::v8i8,
/*51977*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51979*/         OPC_EmitInteger, MVT::i32, 14, 
/*51982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 278:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51996*/       /*SwitchType*/ 24, MVT::v16i8,// ->52022
/*51998*/         OPC_CheckChild1Type, MVT::v16i8,
/*52000*/         OPC_RecordChild2, // #1 = $Vm
/*52001*/         OPC_CheckChild2Type, MVT::v16i8,
/*52003*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52005*/         OPC_EmitInteger, MVT::i32, 14, 
/*52008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 278:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*52022*/       /*SwitchType*/ 24, MVT::v2f32,// ->52048
/*52024*/         OPC_CheckChild1Type, MVT::v2f32,
/*52026*/         OPC_RecordChild2, // #1 = $Vm
/*52027*/         OPC_CheckChild2Type, MVT::v2f32,
/*52029*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52031*/         OPC_EmitInteger, MVT::i32, 14, 
/*52034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52037*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 278:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52048*/       /*SwitchType*/ 24, MVT::v4f32,// ->52074
/*52050*/         OPC_CheckChild1Type, MVT::v4f32,
/*52052*/         OPC_RecordChild2, // #1 = $Vm
/*52053*/         OPC_CheckChild2Type, MVT::v4f32,
/*52055*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52057*/         OPC_EmitInteger, MVT::i32, 14, 
/*52060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52063*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 278:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*52074*/       0, // EndSwitchType
/*52075*/     /*Scope*/ 34|128,1/*162*/, /*->52239*/
/*52077*/       OPC_CheckChild0Integer, 23|128,2/*279*/, 
/*52080*/       OPC_RecordChild1, // #0 = $Vn
/*52081*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->52108
/*52084*/         OPC_CheckChild1Type, MVT::v4i16,
/*52086*/         OPC_RecordChild2, // #1 = $Vm
/*52087*/         OPC_CheckChild2Type, MVT::v4i16,
/*52089*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52091*/         OPC_EmitInteger, MVT::i32, 14, 
/*52094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 279:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52108*/       /*SwitchType*/ 24, MVT::v2i32,// ->52134
/*52110*/         OPC_CheckChild1Type, MVT::v2i32,
/*52112*/         OPC_RecordChild2, // #1 = $Vm
/*52113*/         OPC_CheckChild2Type, MVT::v2i32,
/*52115*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52117*/         OPC_EmitInteger, MVT::i32, 14, 
/*52120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 279:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52134*/       /*SwitchType*/ 24, MVT::v8i16,// ->52160
/*52136*/         OPC_CheckChild1Type, MVT::v8i16,
/*52138*/         OPC_RecordChild2, // #1 = $Vm
/*52139*/         OPC_CheckChild2Type, MVT::v8i16,
/*52141*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52143*/         OPC_EmitInteger, MVT::i32, 14, 
/*52146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 279:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*52160*/       /*SwitchType*/ 24, MVT::v4i32,// ->52186
/*52162*/         OPC_CheckChild1Type, MVT::v4i32,
/*52164*/         OPC_RecordChild2, // #1 = $Vm
/*52165*/         OPC_CheckChild2Type, MVT::v4i32,
/*52167*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52169*/         OPC_EmitInteger, MVT::i32, 14, 
/*52172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 279:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*52186*/       /*SwitchType*/ 24, MVT::v8i8,// ->52212
/*52188*/         OPC_CheckChild1Type, MVT::v8i8,
/*52190*/         OPC_RecordChild2, // #1 = $Vm
/*52191*/         OPC_CheckChild2Type, MVT::v8i8,
/*52193*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52195*/         OPC_EmitInteger, MVT::i32, 14, 
/*52198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 279:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52212*/       /*SwitchType*/ 24, MVT::v16i8,// ->52238
/*52214*/         OPC_CheckChild1Type, MVT::v16i8,
/*52216*/         OPC_RecordChild2, // #1 = $Vm
/*52217*/         OPC_CheckChild2Type, MVT::v16i8,
/*52219*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52221*/         OPC_EmitInteger, MVT::i32, 14, 
/*52224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 279:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*52238*/       0, // EndSwitchType
/*52239*/     /*Scope*/ 110, /*->52350*/
/*52240*/       OPC_CheckChild0Integer, 30|128,2/*286*/, 
/*52243*/       OPC_RecordChild1, // #0 = $Vn
/*52244*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->52271
/*52247*/         OPC_CheckChild1Type, MVT::v8i8,
/*52249*/         OPC_RecordChild2, // #1 = $Vm
/*52250*/         OPC_CheckChild2Type, MVT::v8i8,
/*52252*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52254*/         OPC_EmitInteger, MVT::i32, 14, 
/*52257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 286:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52271*/       /*SwitchType*/ 24, MVT::v4i16,// ->52297
/*52273*/         OPC_CheckChild1Type, MVT::v4i16,
/*52275*/         OPC_RecordChild2, // #1 = $Vm
/*52276*/         OPC_CheckChild2Type, MVT::v4i16,
/*52278*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52280*/         OPC_EmitInteger, MVT::i32, 14, 
/*52283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 286:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52297*/       /*SwitchType*/ 24, MVT::v2i32,// ->52323
/*52299*/         OPC_CheckChild1Type, MVT::v2i32,
/*52301*/         OPC_RecordChild2, // #1 = $Vm
/*52302*/         OPC_CheckChild2Type, MVT::v2i32,
/*52304*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52306*/         OPC_EmitInteger, MVT::i32, 14, 
/*52309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 286:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52323*/       /*SwitchType*/ 24, MVT::v2f32,// ->52349
/*52325*/         OPC_CheckChild1Type, MVT::v2f32,
/*52327*/         OPC_RecordChild2, // #1 = $Vm
/*52328*/         OPC_CheckChild2Type, MVT::v2f32,
/*52330*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52332*/         OPC_EmitInteger, MVT::i32, 14, 
/*52335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 286:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52349*/       0, // EndSwitchType
/*52350*/     /*Scope*/ 10|128,1/*138*/, /*->52490*/
/*52352*/       OPC_CheckChild0Integer, 31|128,2/*287*/, 
/*52355*/       OPC_RecordChild1, // #0 = $Vm
/*52356*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->52379
/*52359*/         OPC_CheckChild1Type, MVT::v8i8,
/*52361*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52363*/         OPC_EmitInteger, MVT::i32, 14, 
/*52366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 287:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*52379*/       /*SwitchType*/ 20, MVT::v2i32,// ->52401
/*52381*/         OPC_CheckChild1Type, MVT::v4i16,
/*52383*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52385*/         OPC_EmitInteger, MVT::i32, 14, 
/*52388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52391*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 287:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*52401*/       /*SwitchType*/ 20, MVT::v1i64,// ->52423
/*52403*/         OPC_CheckChild1Type, MVT::v2i32,
/*52405*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52407*/         OPC_EmitInteger, MVT::i32, 14, 
/*52410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 287:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*52423*/       /*SwitchType*/ 20, MVT::v8i16,// ->52445
/*52425*/         OPC_CheckChild1Type, MVT::v16i8,
/*52427*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52429*/         OPC_EmitInteger, MVT::i32, 14, 
/*52432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52435*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 287:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*52445*/       /*SwitchType*/ 20, MVT::v4i32,// ->52467
/*52447*/         OPC_CheckChild1Type, MVT::v8i16,
/*52449*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52451*/         OPC_EmitInteger, MVT::i32, 14, 
/*52454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 287:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*52467*/       /*SwitchType*/ 20, MVT::v2i64,// ->52489
/*52469*/         OPC_CheckChild1Type, MVT::v4i32,
/*52471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52473*/         OPC_EmitInteger, MVT::i32, 14, 
/*52476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 287:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*52489*/       0, // EndSwitchType
/*52490*/     /*Scope*/ 10|128,1/*138*/, /*->52630*/
/*52492*/       OPC_CheckChild0Integer, 32|128,2/*288*/, 
/*52495*/       OPC_RecordChild1, // #0 = $Vm
/*52496*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->52519
/*52499*/         OPC_CheckChild1Type, MVT::v8i8,
/*52501*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52503*/         OPC_EmitInteger, MVT::i32, 14, 
/*52506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52509*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 288:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*52519*/       /*SwitchType*/ 20, MVT::v2i32,// ->52541
/*52521*/         OPC_CheckChild1Type, MVT::v4i16,
/*52523*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52525*/         OPC_EmitInteger, MVT::i32, 14, 
/*52528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52531*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 288:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*52541*/       /*SwitchType*/ 20, MVT::v1i64,// ->52563
/*52543*/         OPC_CheckChild1Type, MVT::v2i32,
/*52545*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52547*/         OPC_EmitInteger, MVT::i32, 14, 
/*52550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 288:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*52563*/       /*SwitchType*/ 20, MVT::v8i16,// ->52585
/*52565*/         OPC_CheckChild1Type, MVT::v16i8,
/*52567*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52569*/         OPC_EmitInteger, MVT::i32, 14, 
/*52572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 288:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*52585*/       /*SwitchType*/ 20, MVT::v4i32,// ->52607
/*52587*/         OPC_CheckChild1Type, MVT::v8i16,
/*52589*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52591*/         OPC_EmitInteger, MVT::i32, 14, 
/*52594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52597*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 288:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*52607*/       /*SwitchType*/ 20, MVT::v2i64,// ->52629
/*52609*/         OPC_CheckChild1Type, MVT::v4i32,
/*52611*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52613*/         OPC_EmitInteger, MVT::i32, 14, 
/*52616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52619*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 288:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*52629*/       0, // EndSwitchType
/*52630*/     /*Scope*/ 34|128,1/*162*/, /*->52794*/
/*52632*/       OPC_CheckChild0Integer, 28|128,2/*284*/, 
/*52635*/       OPC_RecordChild1, // #0 = $src1
/*52636*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->52663
/*52639*/         OPC_CheckChild1Type, MVT::v4i16,
/*52641*/         OPC_RecordChild2, // #1 = $Vm
/*52642*/         OPC_CheckChild2Type, MVT::v8i8,
/*52644*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52646*/         OPC_EmitInteger, MVT::i32, 14, 
/*52649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 284:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52663*/       /*SwitchType*/ 24, MVT::v2i32,// ->52689
/*52665*/         OPC_CheckChild1Type, MVT::v2i32,
/*52667*/         OPC_RecordChild2, // #1 = $Vm
/*52668*/         OPC_CheckChild2Type, MVT::v4i16,
/*52670*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52672*/         OPC_EmitInteger, MVT::i32, 14, 
/*52675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52678*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 284:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52689*/       /*SwitchType*/ 24, MVT::v1i64,// ->52715
/*52691*/         OPC_CheckChild1Type, MVT::v1i64,
/*52693*/         OPC_RecordChild2, // #1 = $Vm
/*52694*/         OPC_CheckChild2Type, MVT::v2i32,
/*52696*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52698*/         OPC_EmitInteger, MVT::i32, 14, 
/*52701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 284:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52715*/       /*SwitchType*/ 24, MVT::v8i16,// ->52741
/*52717*/         OPC_CheckChild1Type, MVT::v8i16,
/*52719*/         OPC_RecordChild2, // #1 = $Vm
/*52720*/         OPC_CheckChild2Type, MVT::v16i8,
/*52722*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52724*/         OPC_EmitInteger, MVT::i32, 14, 
/*52727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 284:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52741*/       /*SwitchType*/ 24, MVT::v4i32,// ->52767
/*52743*/         OPC_CheckChild1Type, MVT::v4i32,
/*52745*/         OPC_RecordChild2, // #1 = $Vm
/*52746*/         OPC_CheckChild2Type, MVT::v8i16,
/*52748*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52750*/         OPC_EmitInteger, MVT::i32, 14, 
/*52753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52756*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 284:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52767*/       /*SwitchType*/ 24, MVT::v2i64,// ->52793
/*52769*/         OPC_CheckChild1Type, MVT::v2i64,
/*52771*/         OPC_RecordChild2, // #1 = $Vm
/*52772*/         OPC_CheckChild2Type, MVT::v4i32,
/*52774*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52776*/         OPC_EmitInteger, MVT::i32, 14, 
/*52779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 284:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52793*/       0, // EndSwitchType
/*52794*/     /*Scope*/ 34|128,1/*162*/, /*->52958*/
/*52796*/       OPC_CheckChild0Integer, 29|128,2/*285*/, 
/*52799*/       OPC_RecordChild1, // #0 = $src1
/*52800*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->52827
/*52803*/         OPC_CheckChild1Type, MVT::v4i16,
/*52805*/         OPC_RecordChild2, // #1 = $Vm
/*52806*/         OPC_CheckChild2Type, MVT::v8i8,
/*52808*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52810*/         OPC_EmitInteger, MVT::i32, 14, 
/*52813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 285:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52827*/       /*SwitchType*/ 24, MVT::v2i32,// ->52853
/*52829*/         OPC_CheckChild1Type, MVT::v2i32,
/*52831*/         OPC_RecordChild2, // #1 = $Vm
/*52832*/         OPC_CheckChild2Type, MVT::v4i16,
/*52834*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52836*/         OPC_EmitInteger, MVT::i32, 14, 
/*52839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 285:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52853*/       /*SwitchType*/ 24, MVT::v1i64,// ->52879
/*52855*/         OPC_CheckChild1Type, MVT::v1i64,
/*52857*/         OPC_RecordChild2, // #1 = $Vm
/*52858*/         OPC_CheckChild2Type, MVT::v2i32,
/*52860*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52862*/         OPC_EmitInteger, MVT::i32, 14, 
/*52865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 285:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52879*/       /*SwitchType*/ 24, MVT::v8i16,// ->52905
/*52881*/         OPC_CheckChild1Type, MVT::v8i16,
/*52883*/         OPC_RecordChild2, // #1 = $Vm
/*52884*/         OPC_CheckChild2Type, MVT::v16i8,
/*52886*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52888*/         OPC_EmitInteger, MVT::i32, 14, 
/*52891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 285:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52905*/       /*SwitchType*/ 24, MVT::v4i32,// ->52931
/*52907*/         OPC_CheckChild1Type, MVT::v4i32,
/*52909*/         OPC_RecordChild2, // #1 = $Vm
/*52910*/         OPC_CheckChild2Type, MVT::v8i16,
/*52912*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52914*/         OPC_EmitInteger, MVT::i32, 14, 
/*52917*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52920*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 285:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52931*/       /*SwitchType*/ 24, MVT::v2i64,// ->52957
/*52933*/         OPC_CheckChild1Type, MVT::v2i64,
/*52935*/         OPC_RecordChild2, // #1 = $Vm
/*52936*/         OPC_CheckChild2Type, MVT::v4i32,
/*52938*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52940*/         OPC_EmitInteger, MVT::i32, 14, 
/*52943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52946*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 285:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52957*/       0, // EndSwitchType
/*52958*/     /*Scope*/ 110, /*->53069*/
/*52959*/       OPC_CheckChild0Integer, 33|128,2/*289*/, 
/*52962*/       OPC_RecordChild1, // #0 = $Vn
/*52963*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->52990
/*52966*/         OPC_CheckChild1Type, MVT::v8i8,
/*52968*/         OPC_RecordChild2, // #1 = $Vm
/*52969*/         OPC_CheckChild2Type, MVT::v8i8,
/*52971*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52973*/         OPC_EmitInteger, MVT::i32, 14, 
/*52976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52979*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 289:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52990*/       /*SwitchType*/ 24, MVT::v4i16,// ->53016
/*52992*/         OPC_CheckChild1Type, MVT::v4i16,
/*52994*/         OPC_RecordChild2, // #1 = $Vm
/*52995*/         OPC_CheckChild2Type, MVT::v4i16,
/*52997*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52999*/         OPC_EmitInteger, MVT::i32, 14, 
/*53002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 289:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53016*/       /*SwitchType*/ 24, MVT::v2i32,// ->53042
/*53018*/         OPC_CheckChild1Type, MVT::v2i32,
/*53020*/         OPC_RecordChild2, // #1 = $Vm
/*53021*/         OPC_CheckChild2Type, MVT::v2i32,
/*53023*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53025*/         OPC_EmitInteger, MVT::i32, 14, 
/*53028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53031*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 289:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53042*/       /*SwitchType*/ 24, MVT::v2f32,// ->53068
/*53044*/         OPC_CheckChild1Type, MVT::v2f32,
/*53046*/         OPC_RecordChild2, // #1 = $Vm
/*53047*/         OPC_CheckChild2Type, MVT::v2f32,
/*53049*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53051*/         OPC_EmitInteger, MVT::i32, 14, 
/*53054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 289:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53068*/       0, // EndSwitchType
/*53069*/     /*Scope*/ 84, /*->53154*/
/*53070*/       OPC_CheckChild0Integer, 34|128,2/*290*/, 
/*53073*/       OPC_RecordChild1, // #0 = $Vn
/*53074*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->53101
/*53077*/         OPC_CheckChild1Type, MVT::v8i8,
/*53079*/         OPC_RecordChild2, // #1 = $Vm
/*53080*/         OPC_CheckChild2Type, MVT::v8i8,
/*53082*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53084*/         OPC_EmitInteger, MVT::i32, 14, 
/*53087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 290:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53101*/       /*SwitchType*/ 24, MVT::v4i16,// ->53127
/*53103*/         OPC_CheckChild1Type, MVT::v4i16,
/*53105*/         OPC_RecordChild2, // #1 = $Vm
/*53106*/         OPC_CheckChild2Type, MVT::v4i16,
/*53108*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53110*/         OPC_EmitInteger, MVT::i32, 14, 
/*53113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 290:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53127*/       /*SwitchType*/ 24, MVT::v2i32,// ->53153
/*53129*/         OPC_CheckChild1Type, MVT::v2i32,
/*53131*/         OPC_RecordChild2, // #1 = $Vm
/*53132*/         OPC_CheckChild2Type, MVT::v2i32,
/*53134*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53136*/         OPC_EmitInteger, MVT::i32, 14, 
/*53139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53142*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 290:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53153*/       0, // EndSwitchType
/*53154*/     /*Scope*/ 110, /*->53265*/
/*53155*/       OPC_CheckChild0Integer, 35|128,2/*291*/, 
/*53158*/       OPC_RecordChild1, // #0 = $Vn
/*53159*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->53186
/*53162*/         OPC_CheckChild1Type, MVT::v8i8,
/*53164*/         OPC_RecordChild2, // #1 = $Vm
/*53165*/         OPC_CheckChild2Type, MVT::v8i8,
/*53167*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53169*/         OPC_EmitInteger, MVT::i32, 14, 
/*53172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 291:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53186*/       /*SwitchType*/ 24, MVT::v4i16,// ->53212
/*53188*/         OPC_CheckChild1Type, MVT::v4i16,
/*53190*/         OPC_RecordChild2, // #1 = $Vm
/*53191*/         OPC_CheckChild2Type, MVT::v4i16,
/*53193*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53195*/         OPC_EmitInteger, MVT::i32, 14, 
/*53198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 291:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53212*/       /*SwitchType*/ 24, MVT::v2i32,// ->53238
/*53214*/         OPC_CheckChild1Type, MVT::v2i32,
/*53216*/         OPC_RecordChild2, // #1 = $Vm
/*53217*/         OPC_CheckChild2Type, MVT::v2i32,
/*53219*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53221*/         OPC_EmitInteger, MVT::i32, 14, 
/*53224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 291:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53238*/       /*SwitchType*/ 24, MVT::v2f32,// ->53264
/*53240*/         OPC_CheckChild1Type, MVT::v2f32,
/*53242*/         OPC_RecordChild2, // #1 = $Vm
/*53243*/         OPC_CheckChild2Type, MVT::v2f32,
/*53245*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53247*/         OPC_EmitInteger, MVT::i32, 14, 
/*53250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 291:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53264*/       0, // EndSwitchType
/*53265*/     /*Scope*/ 84, /*->53350*/
/*53266*/       OPC_CheckChild0Integer, 36|128,2/*292*/, 
/*53269*/       OPC_RecordChild1, // #0 = $Vn
/*53270*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->53297
/*53273*/         OPC_CheckChild1Type, MVT::v8i8,
/*53275*/         OPC_RecordChild2, // #1 = $Vm
/*53276*/         OPC_CheckChild2Type, MVT::v8i8,
/*53278*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53280*/         OPC_EmitInteger, MVT::i32, 14, 
/*53283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 292:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53297*/       /*SwitchType*/ 24, MVT::v4i16,// ->53323
/*53299*/         OPC_CheckChild1Type, MVT::v4i16,
/*53301*/         OPC_RecordChild2, // #1 = $Vm
/*53302*/         OPC_CheckChild2Type, MVT::v4i16,
/*53304*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53306*/         OPC_EmitInteger, MVT::i32, 14, 
/*53309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 292:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53323*/       /*SwitchType*/ 24, MVT::v2i32,// ->53349
/*53325*/         OPC_CheckChild1Type, MVT::v2i32,
/*53327*/         OPC_RecordChild2, // #1 = $Vm
/*53328*/         OPC_CheckChild2Type, MVT::v2i32,
/*53330*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53332*/         OPC_EmitInteger, MVT::i32, 14, 
/*53335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 292:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53349*/       0, // EndSwitchType
/*53350*/     /*Scope*/ 94, /*->53445*/
/*53351*/       OPC_CheckChild0Integer, 61|128,2/*317*/, 
/*53354*/       OPC_RecordChild1, // #0 = $Vm
/*53355*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->53378
/*53358*/         OPC_CheckChild1Type, MVT::v2i32,
/*53360*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53362*/         OPC_EmitInteger, MVT::i32, 14, 
/*53365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 317:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*53378*/       /*SwitchType*/ 20, MVT::v4i32,// ->53400
/*53380*/         OPC_CheckChild1Type, MVT::v4i32,
/*53382*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53384*/         OPC_EmitInteger, MVT::i32, 14, 
/*53387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 317:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*53400*/       /*SwitchType*/ 20, MVT::v2f32,// ->53422
/*53402*/         OPC_CheckChild1Type, MVT::v2f32,
/*53404*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53406*/         OPC_EmitInteger, MVT::i32, 14, 
/*53409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53412*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 317:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*53422*/       /*SwitchType*/ 20, MVT::v4f32,// ->53444
/*53424*/         OPC_CheckChild1Type, MVT::v4f32,
/*53426*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53428*/         OPC_EmitInteger, MVT::i32, 14, 
/*53431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53434*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 317:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*53444*/       0, // EndSwitchType
/*53445*/     /*Scope*/ 94, /*->53540*/
/*53446*/       OPC_CheckChild0Integer, 74|128,2/*330*/, 
/*53449*/       OPC_RecordChild1, // #0 = $Vm
/*53450*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->53473
/*53453*/         OPC_CheckChild1Type, MVT::v2i32,
/*53455*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53457*/         OPC_EmitInteger, MVT::i32, 14, 
/*53460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 330:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*53473*/       /*SwitchType*/ 20, MVT::v4i32,// ->53495
/*53475*/         OPC_CheckChild1Type, MVT::v4i32,
/*53477*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53479*/         OPC_EmitInteger, MVT::i32, 14, 
/*53482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 330:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*53495*/       /*SwitchType*/ 20, MVT::v2f32,// ->53517
/*53497*/         OPC_CheckChild1Type, MVT::v2f32,
/*53499*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53501*/         OPC_EmitInteger, MVT::i32, 14, 
/*53504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 330:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*53517*/       /*SwitchType*/ 20, MVT::v4f32,// ->53539
/*53519*/         OPC_CheckChild1Type, MVT::v4f32,
/*53521*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53523*/         OPC_EmitInteger, MVT::i32, 14, 
/*53526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 330:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*53539*/       0, // EndSwitchType
/*53540*/     /*Scope*/ 86|128,1/*214*/, /*->53756*/
/*53542*/       OPC_CheckChild0Integer, 78|128,2/*334*/, 
/*53545*/       OPC_RecordChild1, // #0 = $Vm
/*53546*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53573
/*53549*/         OPC_CheckChild1Type, MVT::v4i16,
/*53551*/         OPC_RecordChild2, // #1 = $Vn
/*53552*/         OPC_CheckChild2Type, MVT::v4i16,
/*53554*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53556*/         OPC_EmitInteger, MVT::i32, 14, 
/*53559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53562*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 334:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53573*/       /*SwitchType*/ 24, MVT::v2i32,// ->53599
/*53575*/         OPC_CheckChild1Type, MVT::v2i32,
/*53577*/         OPC_RecordChild2, // #1 = $Vn
/*53578*/         OPC_CheckChild2Type, MVT::v2i32,
/*53580*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53582*/         OPC_EmitInteger, MVT::i32, 14, 
/*53585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53588*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 334:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53599*/       /*SwitchType*/ 24, MVT::v8i16,// ->53625
/*53601*/         OPC_CheckChild1Type, MVT::v8i16,
/*53603*/         OPC_RecordChild2, // #1 = $Vn
/*53604*/         OPC_CheckChild2Type, MVT::v8i16,
/*53606*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53608*/         OPC_EmitInteger, MVT::i32, 14, 
/*53611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 334:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53625*/       /*SwitchType*/ 24, MVT::v4i32,// ->53651
/*53627*/         OPC_CheckChild1Type, MVT::v4i32,
/*53629*/         OPC_RecordChild2, // #1 = $Vn
/*53630*/         OPC_CheckChild2Type, MVT::v4i32,
/*53632*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53634*/         OPC_EmitInteger, MVT::i32, 14, 
/*53637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 334:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53651*/       /*SwitchType*/ 24, MVT::v8i8,// ->53677
/*53653*/         OPC_CheckChild1Type, MVT::v8i8,
/*53655*/         OPC_RecordChild2, // #1 = $Vn
/*53656*/         OPC_CheckChild2Type, MVT::v8i8,
/*53658*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53660*/         OPC_EmitInteger, MVT::i32, 14, 
/*53663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 334:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53677*/       /*SwitchType*/ 24, MVT::v16i8,// ->53703
/*53679*/         OPC_CheckChild1Type, MVT::v16i8,
/*53681*/         OPC_RecordChild2, // #1 = $Vn
/*53682*/         OPC_CheckChild2Type, MVT::v16i8,
/*53684*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53686*/         OPC_EmitInteger, MVT::i32, 14, 
/*53689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53692*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 334:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53703*/       /*SwitchType*/ 24, MVT::v1i64,// ->53729
/*53705*/         OPC_CheckChild1Type, MVT::v1i64,
/*53707*/         OPC_RecordChild2, // #1 = $Vn
/*53708*/         OPC_CheckChild2Type, MVT::v1i64,
/*53710*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53712*/         OPC_EmitInteger, MVT::i32, 14, 
/*53715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 334:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53729*/       /*SwitchType*/ 24, MVT::v2i64,// ->53755
/*53731*/         OPC_CheckChild1Type, MVT::v2i64,
/*53733*/         OPC_RecordChild2, // #1 = $Vn
/*53734*/         OPC_CheckChild2Type, MVT::v2i64,
/*53736*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53738*/         OPC_EmitInteger, MVT::i32, 14, 
/*53741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 334:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53755*/       0, // EndSwitchType
/*53756*/     /*Scope*/ 86|128,1/*214*/, /*->53972*/
/*53758*/       OPC_CheckChild0Integer, 79|128,2/*335*/, 
/*53761*/       OPC_RecordChild1, // #0 = $Vm
/*53762*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53789
/*53765*/         OPC_CheckChild1Type, MVT::v4i16,
/*53767*/         OPC_RecordChild2, // #1 = $Vn
/*53768*/         OPC_CheckChild2Type, MVT::v4i16,
/*53770*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53772*/         OPC_EmitInteger, MVT::i32, 14, 
/*53775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 335:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53789*/       /*SwitchType*/ 24, MVT::v2i32,// ->53815
/*53791*/         OPC_CheckChild1Type, MVT::v2i32,
/*53793*/         OPC_RecordChild2, // #1 = $Vn
/*53794*/         OPC_CheckChild2Type, MVT::v2i32,
/*53796*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53798*/         OPC_EmitInteger, MVT::i32, 14, 
/*53801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 335:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53815*/       /*SwitchType*/ 24, MVT::v8i16,// ->53841
/*53817*/         OPC_CheckChild1Type, MVT::v8i16,
/*53819*/         OPC_RecordChild2, // #1 = $Vn
/*53820*/         OPC_CheckChild2Type, MVT::v8i16,
/*53822*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53824*/         OPC_EmitInteger, MVT::i32, 14, 
/*53827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 335:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53841*/       /*SwitchType*/ 24, MVT::v4i32,// ->53867
/*53843*/         OPC_CheckChild1Type, MVT::v4i32,
/*53845*/         OPC_RecordChild2, // #1 = $Vn
/*53846*/         OPC_CheckChild2Type, MVT::v4i32,
/*53848*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53850*/         OPC_EmitInteger, MVT::i32, 14, 
/*53853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53856*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 335:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53867*/       /*SwitchType*/ 24, MVT::v8i8,// ->53893
/*53869*/         OPC_CheckChild1Type, MVT::v8i8,
/*53871*/         OPC_RecordChild2, // #1 = $Vn
/*53872*/         OPC_CheckChild2Type, MVT::v8i8,
/*53874*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53876*/         OPC_EmitInteger, MVT::i32, 14, 
/*53879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53882*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 335:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53893*/       /*SwitchType*/ 24, MVT::v16i8,// ->53919
/*53895*/         OPC_CheckChild1Type, MVT::v16i8,
/*53897*/         OPC_RecordChild2, // #1 = $Vn
/*53898*/         OPC_CheckChild2Type, MVT::v16i8,
/*53900*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53902*/         OPC_EmitInteger, MVT::i32, 14, 
/*53905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 335:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53919*/       /*SwitchType*/ 24, MVT::v1i64,// ->53945
/*53921*/         OPC_CheckChild1Type, MVT::v1i64,
/*53923*/         OPC_RecordChild2, // #1 = $Vn
/*53924*/         OPC_CheckChild2Type, MVT::v1i64,
/*53926*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53928*/         OPC_EmitInteger, MVT::i32, 14, 
/*53931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53934*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 335:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53945*/       /*SwitchType*/ 24, MVT::v2i64,// ->53971
/*53947*/         OPC_CheckChild1Type, MVT::v2i64,
/*53949*/         OPC_RecordChild2, // #1 = $Vn
/*53950*/         OPC_CheckChild2Type, MVT::v2i64,
/*53952*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53954*/         OPC_EmitInteger, MVT::i32, 14, 
/*53957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 335:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53971*/       0, // EndSwitchType
/*53972*/     /*Scope*/ 86|128,1/*214*/, /*->54188*/
/*53974*/       OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*53977*/       OPC_RecordChild1, // #0 = $Vm
/*53978*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54005
/*53981*/         OPC_CheckChild1Type, MVT::v4i16,
/*53983*/         OPC_RecordChild2, // #1 = $Vn
/*53984*/         OPC_CheckChild2Type, MVT::v4i16,
/*53986*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53988*/         OPC_EmitInteger, MVT::i32, 14, 
/*53991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 328:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54005*/       /*SwitchType*/ 24, MVT::v2i32,// ->54031
/*54007*/         OPC_CheckChild1Type, MVT::v2i32,
/*54009*/         OPC_RecordChild2, // #1 = $Vn
/*54010*/         OPC_CheckChild2Type, MVT::v2i32,
/*54012*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54014*/         OPC_EmitInteger, MVT::i32, 14, 
/*54017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54020*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54031*/       /*SwitchType*/ 24, MVT::v8i16,// ->54057
/*54033*/         OPC_CheckChild1Type, MVT::v8i16,
/*54035*/         OPC_RecordChild2, // #1 = $Vn
/*54036*/         OPC_CheckChild2Type, MVT::v8i16,
/*54038*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54040*/         OPC_EmitInteger, MVT::i32, 14, 
/*54043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 328:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54057*/       /*SwitchType*/ 24, MVT::v4i32,// ->54083
/*54059*/         OPC_CheckChild1Type, MVT::v4i32,
/*54061*/         OPC_RecordChild2, // #1 = $Vn
/*54062*/         OPC_CheckChild2Type, MVT::v4i32,
/*54064*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54066*/         OPC_EmitInteger, MVT::i32, 14, 
/*54069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 328:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54083*/       /*SwitchType*/ 24, MVT::v8i8,// ->54109
/*54085*/         OPC_CheckChild1Type, MVT::v8i8,
/*54087*/         OPC_RecordChild2, // #1 = $Vn
/*54088*/         OPC_CheckChild2Type, MVT::v8i8,
/*54090*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54092*/         OPC_EmitInteger, MVT::i32, 14, 
/*54095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 328:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54109*/       /*SwitchType*/ 24, MVT::v16i8,// ->54135
/*54111*/         OPC_CheckChild1Type, MVT::v16i8,
/*54113*/         OPC_RecordChild2, // #1 = $Vn
/*54114*/         OPC_CheckChild2Type, MVT::v16i8,
/*54116*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54118*/         OPC_EmitInteger, MVT::i32, 14, 
/*54121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 328:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54135*/       /*SwitchType*/ 24, MVT::v1i64,// ->54161
/*54137*/         OPC_CheckChild1Type, MVT::v1i64,
/*54139*/         OPC_RecordChild2, // #1 = $Vn
/*54140*/         OPC_CheckChild2Type, MVT::v1i64,
/*54142*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54144*/         OPC_EmitInteger, MVT::i32, 14, 
/*54147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 328:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54161*/       /*SwitchType*/ 24, MVT::v2i64,// ->54187
/*54163*/         OPC_CheckChild1Type, MVT::v2i64,
/*54165*/         OPC_RecordChild2, // #1 = $Vn
/*54166*/         OPC_CheckChild2Type, MVT::v2i64,
/*54168*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54170*/         OPC_EmitInteger, MVT::i32, 14, 
/*54173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 328:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54187*/       0, // EndSwitchType
/*54188*/     /*Scope*/ 86|128,1/*214*/, /*->54404*/
/*54190*/       OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*54193*/       OPC_RecordChild1, // #0 = $Vm
/*54194*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54221
/*54197*/         OPC_CheckChild1Type, MVT::v4i16,
/*54199*/         OPC_RecordChild2, // #1 = $Vn
/*54200*/         OPC_CheckChild2Type, MVT::v4i16,
/*54202*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54204*/         OPC_EmitInteger, MVT::i32, 14, 
/*54207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54221*/       /*SwitchType*/ 24, MVT::v2i32,// ->54247
/*54223*/         OPC_CheckChild1Type, MVT::v2i32,
/*54225*/         OPC_RecordChild2, // #1 = $Vn
/*54226*/         OPC_CheckChild2Type, MVT::v2i32,
/*54228*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54230*/         OPC_EmitInteger, MVT::i32, 14, 
/*54233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54247*/       /*SwitchType*/ 24, MVT::v8i16,// ->54273
/*54249*/         OPC_CheckChild1Type, MVT::v8i16,
/*54251*/         OPC_RecordChild2, // #1 = $Vn
/*54252*/         OPC_CheckChild2Type, MVT::v8i16,
/*54254*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54256*/         OPC_EmitInteger, MVT::i32, 14, 
/*54259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54262*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 329:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54273*/       /*SwitchType*/ 24, MVT::v4i32,// ->54299
/*54275*/         OPC_CheckChild1Type, MVT::v4i32,
/*54277*/         OPC_RecordChild2, // #1 = $Vn
/*54278*/         OPC_CheckChild2Type, MVT::v4i32,
/*54280*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54282*/         OPC_EmitInteger, MVT::i32, 14, 
/*54285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54288*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 329:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54299*/       /*SwitchType*/ 24, MVT::v8i8,// ->54325
/*54301*/         OPC_CheckChild1Type, MVT::v8i8,
/*54303*/         OPC_RecordChild2, // #1 = $Vn
/*54304*/         OPC_CheckChild2Type, MVT::v8i8,
/*54306*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54308*/         OPC_EmitInteger, MVT::i32, 14, 
/*54311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54314*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54325*/       /*SwitchType*/ 24, MVT::v16i8,// ->54351
/*54327*/         OPC_CheckChild1Type, MVT::v16i8,
/*54329*/         OPC_RecordChild2, // #1 = $Vn
/*54330*/         OPC_CheckChild2Type, MVT::v16i8,
/*54332*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54334*/         OPC_EmitInteger, MVT::i32, 14, 
/*54337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 329:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54351*/       /*SwitchType*/ 24, MVT::v1i64,// ->54377
/*54353*/         OPC_CheckChild1Type, MVT::v1i64,
/*54355*/         OPC_RecordChild2, // #1 = $Vn
/*54356*/         OPC_CheckChild2Type, MVT::v1i64,
/*54358*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54360*/         OPC_EmitInteger, MVT::i32, 14, 
/*54363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 329:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54377*/       /*SwitchType*/ 24, MVT::v2i64,// ->54403
/*54379*/         OPC_CheckChild1Type, MVT::v2i64,
/*54381*/         OPC_RecordChild2, // #1 = $Vn
/*54382*/         OPC_CheckChild2Type, MVT::v2i64,
/*54384*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54386*/         OPC_EmitInteger, MVT::i32, 14, 
/*54389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54392*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 329:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54403*/       0, // EndSwitchType
/*54404*/     /*Scope*/ 86|128,1/*214*/, /*->54620*/
/*54406*/       OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*54409*/       OPC_RecordChild1, // #0 = $Vm
/*54410*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54437
/*54413*/         OPC_CheckChild1Type, MVT::v4i16,
/*54415*/         OPC_RecordChild2, // #1 = $Vn
/*54416*/         OPC_CheckChild2Type, MVT::v4i16,
/*54418*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54420*/         OPC_EmitInteger, MVT::i32, 14, 
/*54423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54437*/       /*SwitchType*/ 24, MVT::v2i32,// ->54463
/*54439*/         OPC_CheckChild1Type, MVT::v2i32,
/*54441*/         OPC_RecordChild2, // #1 = $Vn
/*54442*/         OPC_CheckChild2Type, MVT::v2i32,
/*54444*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54446*/         OPC_EmitInteger, MVT::i32, 14, 
/*54449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54452*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54463*/       /*SwitchType*/ 24, MVT::v8i16,// ->54489
/*54465*/         OPC_CheckChild1Type, MVT::v8i16,
/*54467*/         OPC_RecordChild2, // #1 = $Vn
/*54468*/         OPC_CheckChild2Type, MVT::v8i16,
/*54470*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54472*/         OPC_EmitInteger, MVT::i32, 14, 
/*54475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54478*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54489*/       /*SwitchType*/ 24, MVT::v4i32,// ->54515
/*54491*/         OPC_CheckChild1Type, MVT::v4i32,
/*54493*/         OPC_RecordChild2, // #1 = $Vn
/*54494*/         OPC_CheckChild2Type, MVT::v4i32,
/*54496*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54498*/         OPC_EmitInteger, MVT::i32, 14, 
/*54501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54515*/       /*SwitchType*/ 24, MVT::v8i8,// ->54541
/*54517*/         OPC_CheckChild1Type, MVT::v8i8,
/*54519*/         OPC_RecordChild2, // #1 = $Vn
/*54520*/         OPC_CheckChild2Type, MVT::v8i8,
/*54522*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54524*/         OPC_EmitInteger, MVT::i32, 14, 
/*54527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 311:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54541*/       /*SwitchType*/ 24, MVT::v16i8,// ->54567
/*54543*/         OPC_CheckChild1Type, MVT::v16i8,
/*54545*/         OPC_RecordChild2, // #1 = $Vn
/*54546*/         OPC_CheckChild2Type, MVT::v16i8,
/*54548*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54550*/         OPC_EmitInteger, MVT::i32, 14, 
/*54553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54556*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 311:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54567*/       /*SwitchType*/ 24, MVT::v1i64,// ->54593
/*54569*/         OPC_CheckChild1Type, MVT::v1i64,
/*54571*/         OPC_RecordChild2, // #1 = $Vn
/*54572*/         OPC_CheckChild2Type, MVT::v1i64,
/*54574*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54576*/         OPC_EmitInteger, MVT::i32, 14, 
/*54579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 311:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54593*/       /*SwitchType*/ 24, MVT::v2i64,// ->54619
/*54595*/         OPC_CheckChild1Type, MVT::v2i64,
/*54597*/         OPC_RecordChild2, // #1 = $Vn
/*54598*/         OPC_CheckChild2Type, MVT::v2i64,
/*54600*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54602*/         OPC_EmitInteger, MVT::i32, 14, 
/*54605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 311:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54619*/       0, // EndSwitchType
/*54620*/     /*Scope*/ 86|128,1/*214*/, /*->54836*/
/*54622*/       OPC_CheckChild0Integer, 57|128,2/*313*/, 
/*54625*/       OPC_RecordChild1, // #0 = $Vm
/*54626*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54653
/*54629*/         OPC_CheckChild1Type, MVT::v4i16,
/*54631*/         OPC_RecordChild2, // #1 = $Vn
/*54632*/         OPC_CheckChild2Type, MVT::v4i16,
/*54634*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54636*/         OPC_EmitInteger, MVT::i32, 14, 
/*54639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 313:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54653*/       /*SwitchType*/ 24, MVT::v2i32,// ->54679
/*54655*/         OPC_CheckChild1Type, MVT::v2i32,
/*54657*/         OPC_RecordChild2, // #1 = $Vn
/*54658*/         OPC_CheckChild2Type, MVT::v2i32,
/*54660*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54662*/         OPC_EmitInteger, MVT::i32, 14, 
/*54665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 313:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54679*/       /*SwitchType*/ 24, MVT::v8i16,// ->54705
/*54681*/         OPC_CheckChild1Type, MVT::v8i16,
/*54683*/         OPC_RecordChild2, // #1 = $Vn
/*54684*/         OPC_CheckChild2Type, MVT::v8i16,
/*54686*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54688*/         OPC_EmitInteger, MVT::i32, 14, 
/*54691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 313:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54705*/       /*SwitchType*/ 24, MVT::v4i32,// ->54731
/*54707*/         OPC_CheckChild1Type, MVT::v4i32,
/*54709*/         OPC_RecordChild2, // #1 = $Vn
/*54710*/         OPC_CheckChild2Type, MVT::v4i32,
/*54712*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54714*/         OPC_EmitInteger, MVT::i32, 14, 
/*54717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 313:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54731*/       /*SwitchType*/ 24, MVT::v8i8,// ->54757
/*54733*/         OPC_CheckChild1Type, MVT::v8i8,
/*54735*/         OPC_RecordChild2, // #1 = $Vn
/*54736*/         OPC_CheckChild2Type, MVT::v8i8,
/*54738*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54740*/         OPC_EmitInteger, MVT::i32, 14, 
/*54743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54746*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 313:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54757*/       /*SwitchType*/ 24, MVT::v16i8,// ->54783
/*54759*/         OPC_CheckChild1Type, MVT::v16i8,
/*54761*/         OPC_RecordChild2, // #1 = $Vn
/*54762*/         OPC_CheckChild2Type, MVT::v16i8,
/*54764*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54766*/         OPC_EmitInteger, MVT::i32, 14, 
/*54769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 313:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54783*/       /*SwitchType*/ 24, MVT::v1i64,// ->54809
/*54785*/         OPC_CheckChild1Type, MVT::v1i64,
/*54787*/         OPC_RecordChild2, // #1 = $Vn
/*54788*/         OPC_CheckChild2Type, MVT::v1i64,
/*54790*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54792*/         OPC_EmitInteger, MVT::i32, 14, 
/*54795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 313:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54809*/       /*SwitchType*/ 24, MVT::v2i64,// ->54835
/*54811*/         OPC_CheckChild1Type, MVT::v2i64,
/*54813*/         OPC_RecordChild2, // #1 = $Vn
/*54814*/         OPC_CheckChild2Type, MVT::v2i64,
/*54816*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54818*/         OPC_EmitInteger, MVT::i32, 14, 
/*54821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54824*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 313:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54835*/       0, // EndSwitchType
/*54836*/     /*Scope*/ 86|128,1/*214*/, /*->55052*/
/*54838*/       OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*54841*/       OPC_RecordChild1, // #0 = $Vm
/*54842*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54869
/*54845*/         OPC_CheckChild1Type, MVT::v4i16,
/*54847*/         OPC_RecordChild2, // #1 = $Vn
/*54848*/         OPC_CheckChild2Type, MVT::v4i16,
/*54850*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54852*/         OPC_EmitInteger, MVT::i32, 14, 
/*54855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54858*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 306:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54869*/       /*SwitchType*/ 24, MVT::v2i32,// ->54895
/*54871*/         OPC_CheckChild1Type, MVT::v2i32,
/*54873*/         OPC_RecordChild2, // #1 = $Vn
/*54874*/         OPC_CheckChild2Type, MVT::v2i32,
/*54876*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54878*/         OPC_EmitInteger, MVT::i32, 14, 
/*54881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54884*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 306:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54895*/       /*SwitchType*/ 24, MVT::v8i16,// ->54921
/*54897*/         OPC_CheckChild1Type, MVT::v8i16,
/*54899*/         OPC_RecordChild2, // #1 = $Vn
/*54900*/         OPC_CheckChild2Type, MVT::v8i16,
/*54902*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54904*/         OPC_EmitInteger, MVT::i32, 14, 
/*54907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 306:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54921*/       /*SwitchType*/ 24, MVT::v4i32,// ->54947
/*54923*/         OPC_CheckChild1Type, MVT::v4i32,
/*54925*/         OPC_RecordChild2, // #1 = $Vn
/*54926*/         OPC_CheckChild2Type, MVT::v4i32,
/*54928*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54930*/         OPC_EmitInteger, MVT::i32, 14, 
/*54933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54936*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 306:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54947*/       /*SwitchType*/ 24, MVT::v8i8,// ->54973
/*54949*/         OPC_CheckChild1Type, MVT::v8i8,
/*54951*/         OPC_RecordChild2, // #1 = $Vn
/*54952*/         OPC_CheckChild2Type, MVT::v8i8,
/*54954*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54956*/         OPC_EmitInteger, MVT::i32, 14, 
/*54959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 306:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54973*/       /*SwitchType*/ 24, MVT::v16i8,// ->54999
/*54975*/         OPC_CheckChild1Type, MVT::v16i8,
/*54977*/         OPC_RecordChild2, // #1 = $Vn
/*54978*/         OPC_CheckChild2Type, MVT::v16i8,
/*54980*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54982*/         OPC_EmitInteger, MVT::i32, 14, 
/*54985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54988*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 306:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54999*/       /*SwitchType*/ 24, MVT::v1i64,// ->55025
/*55001*/         OPC_CheckChild1Type, MVT::v1i64,
/*55003*/         OPC_RecordChild2, // #1 = $Vn
/*55004*/         OPC_CheckChild2Type, MVT::v1i64,
/*55006*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55008*/         OPC_EmitInteger, MVT::i32, 14, 
/*55011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 306:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*55025*/       /*SwitchType*/ 24, MVT::v2i64,// ->55051
/*55027*/         OPC_CheckChild1Type, MVT::v2i64,
/*55029*/         OPC_RecordChild2, // #1 = $Vn
/*55030*/         OPC_CheckChild2Type, MVT::v2i64,
/*55032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55034*/         OPC_EmitInteger, MVT::i32, 14, 
/*55037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 306:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*55051*/       0, // EndSwitchType
/*55052*/     /*Scope*/ 86|128,1/*214*/, /*->55268*/
/*55054*/       OPC_CheckChild0Integer, 51|128,2/*307*/, 
/*55057*/       OPC_RecordChild1, // #0 = $Vm
/*55058*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->55085
/*55061*/         OPC_CheckChild1Type, MVT::v4i16,
/*55063*/         OPC_RecordChild2, // #1 = $Vn
/*55064*/         OPC_CheckChild2Type, MVT::v4i16,
/*55066*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55068*/         OPC_EmitInteger, MVT::i32, 14, 
/*55071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 307:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*55085*/       /*SwitchType*/ 24, MVT::v2i32,// ->55111
/*55087*/         OPC_CheckChild1Type, MVT::v2i32,
/*55089*/         OPC_RecordChild2, // #1 = $Vn
/*55090*/         OPC_CheckChild2Type, MVT::v2i32,
/*55092*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55094*/         OPC_EmitInteger, MVT::i32, 14, 
/*55097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 307:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*55111*/       /*SwitchType*/ 24, MVT::v8i16,// ->55137
/*55113*/         OPC_CheckChild1Type, MVT::v8i16,
/*55115*/         OPC_RecordChild2, // #1 = $Vn
/*55116*/         OPC_CheckChild2Type, MVT::v8i16,
/*55118*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55120*/         OPC_EmitInteger, MVT::i32, 14, 
/*55123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 307:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*55137*/       /*SwitchType*/ 24, MVT::v4i32,// ->55163
/*55139*/         OPC_CheckChild1Type, MVT::v4i32,
/*55141*/         OPC_RecordChild2, // #1 = $Vn
/*55142*/         OPC_CheckChild2Type, MVT::v4i32,
/*55144*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55146*/         OPC_EmitInteger, MVT::i32, 14, 
/*55149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55152*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*55163*/       /*SwitchType*/ 24, MVT::v8i8,// ->55189
/*55165*/         OPC_CheckChild1Type, MVT::v8i8,
/*55167*/         OPC_RecordChild2, // #1 = $Vn
/*55168*/         OPC_CheckChild2Type, MVT::v8i8,
/*55170*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55172*/         OPC_EmitInteger, MVT::i32, 14, 
/*55175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 307:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*55189*/       /*SwitchType*/ 24, MVT::v16i8,// ->55215
/*55191*/         OPC_CheckChild1Type, MVT::v16i8,
/*55193*/         OPC_RecordChild2, // #1 = $Vn
/*55194*/         OPC_CheckChild2Type, MVT::v16i8,
/*55196*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55198*/         OPC_EmitInteger, MVT::i32, 14, 
/*55201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55204*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 307:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*55215*/       /*SwitchType*/ 24, MVT::v1i64,// ->55241
/*55217*/         OPC_CheckChild1Type, MVT::v1i64,
/*55219*/         OPC_RecordChild2, // #1 = $Vn
/*55220*/         OPC_CheckChild2Type, MVT::v1i64,
/*55222*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55224*/         OPC_EmitInteger, MVT::i32, 14, 
/*55227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 307:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*55241*/       /*SwitchType*/ 24, MVT::v2i64,// ->55267
/*55243*/         OPC_CheckChild1Type, MVT::v2i64,
/*55245*/         OPC_RecordChild2, // #1 = $Vn
/*55246*/         OPC_CheckChild2Type, MVT::v2i64,
/*55248*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55250*/         OPC_EmitInteger, MVT::i32, 14, 
/*55253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 307:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*55267*/       0, // EndSwitchType
/*55268*/     /*Scope*/ 10|128,1/*138*/, /*->55408*/
/*55270*/       OPC_CheckChild0Integer, 116|128,1/*244*/, 
/*55273*/       OPC_RecordChild1, // #0 = $Vm
/*55274*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55297
/*55277*/         OPC_CheckChild1Type, MVT::v8i8,
/*55279*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55281*/         OPC_EmitInteger, MVT::i32, 14, 
/*55284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55287*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 244:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*55297*/       /*SwitchType*/ 20, MVT::v4i16,// ->55319
/*55299*/         OPC_CheckChild1Type, MVT::v4i16,
/*55301*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55303*/         OPC_EmitInteger, MVT::i32, 14, 
/*55306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 244:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*55319*/       /*SwitchType*/ 20, MVT::v2i32,// ->55341
/*55321*/         OPC_CheckChild1Type, MVT::v2i32,
/*55323*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55325*/         OPC_EmitInteger, MVT::i32, 14, 
/*55328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55331*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 244:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*55341*/       /*SwitchType*/ 20, MVT::v16i8,// ->55363
/*55343*/         OPC_CheckChild1Type, MVT::v16i8,
/*55345*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55347*/         OPC_EmitInteger, MVT::i32, 14, 
/*55350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55353*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 244:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*55363*/       /*SwitchType*/ 20, MVT::v8i16,// ->55385
/*55365*/         OPC_CheckChild1Type, MVT::v8i16,
/*55367*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55369*/         OPC_EmitInteger, MVT::i32, 14, 
/*55372*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55375*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 244:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*55385*/       /*SwitchType*/ 20, MVT::v4i32,// ->55407
/*55387*/         OPC_CheckChild1Type, MVT::v4i32,
/*55389*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55391*/         OPC_EmitInteger, MVT::i32, 14, 
/*55394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 244:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*55407*/       0, // EndSwitchType
/*55408*/     /*Scope*/ 10|128,1/*138*/, /*->55548*/
/*55410*/       OPC_CheckChild0Integer, 37|128,2/*293*/, 
/*55413*/       OPC_RecordChild1, // #0 = $Vm
/*55414*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55437
/*55417*/         OPC_CheckChild1Type, MVT::v8i8,
/*55419*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55421*/         OPC_EmitInteger, MVT::i32, 14, 
/*55424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 293:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*55437*/       /*SwitchType*/ 20, MVT::v4i16,// ->55459
/*55439*/         OPC_CheckChild1Type, MVT::v4i16,
/*55441*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55443*/         OPC_EmitInteger, MVT::i32, 14, 
/*55446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 293:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*55459*/       /*SwitchType*/ 20, MVT::v2i32,// ->55481
/*55461*/         OPC_CheckChild1Type, MVT::v2i32,
/*55463*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55465*/         OPC_EmitInteger, MVT::i32, 14, 
/*55468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 293:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*55481*/       /*SwitchType*/ 20, MVT::v16i8,// ->55503
/*55483*/         OPC_CheckChild1Type, MVT::v16i8,
/*55485*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55487*/         OPC_EmitInteger, MVT::i32, 14, 
/*55490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 293:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*55503*/       /*SwitchType*/ 20, MVT::v8i16,// ->55525
/*55505*/         OPC_CheckChild1Type, MVT::v8i16,
/*55507*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55509*/         OPC_EmitInteger, MVT::i32, 14, 
/*55512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55515*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 293:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*55525*/       /*SwitchType*/ 20, MVT::v4i32,// ->55547
/*55527*/         OPC_CheckChild1Type, MVT::v4i32,
/*55529*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55531*/         OPC_EmitInteger, MVT::i32, 14, 
/*55534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55537*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 293:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*55547*/       0, // EndSwitchType
/*55548*/     /*Scope*/ 10|128,1/*138*/, /*->55688*/
/*55550*/       OPC_CheckChild0Integer, 45|128,2/*301*/, 
/*55553*/       OPC_RecordChild1, // #0 = $Vm
/*55554*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55577
/*55557*/         OPC_CheckChild1Type, MVT::v8i8,
/*55559*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55561*/         OPC_EmitInteger, MVT::i32, 14, 
/*55564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 301:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*55577*/       /*SwitchType*/ 20, MVT::v4i16,// ->55599
/*55579*/         OPC_CheckChild1Type, MVT::v4i16,
/*55581*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55583*/         OPC_EmitInteger, MVT::i32, 14, 
/*55586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 301:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*55599*/       /*SwitchType*/ 20, MVT::v2i32,// ->55621
/*55601*/         OPC_CheckChild1Type, MVT::v2i32,
/*55603*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55605*/         OPC_EmitInteger, MVT::i32, 14, 
/*55608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 301:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*55621*/       /*SwitchType*/ 20, MVT::v16i8,// ->55643
/*55623*/         OPC_CheckChild1Type, MVT::v16i8,
/*55625*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55627*/         OPC_EmitInteger, MVT::i32, 14, 
/*55630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 301:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*55643*/       /*SwitchType*/ 20, MVT::v8i16,// ->55665
/*55645*/         OPC_CheckChild1Type, MVT::v8i16,
/*55647*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55649*/         OPC_EmitInteger, MVT::i32, 14, 
/*55652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 301:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*55665*/       /*SwitchType*/ 20, MVT::v4i32,// ->55687
/*55667*/         OPC_CheckChild1Type, MVT::v4i32,
/*55669*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55671*/         OPC_EmitInteger, MVT::i32, 14, 
/*55674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55677*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 301:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*55687*/       0, // EndSwitchType
/*55688*/     /*Scope*/ 10|128,1/*138*/, /*->55828*/
/*55690*/       OPC_CheckChild0Integer, 120|128,1/*248*/, 
/*55693*/       OPC_RecordChild1, // #0 = $Vm
/*55694*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55717
/*55697*/         OPC_CheckChild1Type, MVT::v8i8,
/*55699*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55701*/         OPC_EmitInteger, MVT::i32, 14, 
/*55704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 248:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*55717*/       /*SwitchType*/ 20, MVT::v4i16,// ->55739
/*55719*/         OPC_CheckChild1Type, MVT::v4i16,
/*55721*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55723*/         OPC_EmitInteger, MVT::i32, 14, 
/*55726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55729*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 248:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*55739*/       /*SwitchType*/ 20, MVT::v2i32,// ->55761
/*55741*/         OPC_CheckChild1Type, MVT::v2i32,
/*55743*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55745*/         OPC_EmitInteger, MVT::i32, 14, 
/*55748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 248:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*55761*/       /*SwitchType*/ 20, MVT::v16i8,// ->55783
/*55763*/         OPC_CheckChild1Type, MVT::v16i8,
/*55765*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55767*/         OPC_EmitInteger, MVT::i32, 14, 
/*55770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 248:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*55783*/       /*SwitchType*/ 20, MVT::v8i16,// ->55805
/*55785*/         OPC_CheckChild1Type, MVT::v8i16,
/*55787*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55789*/         OPC_EmitInteger, MVT::i32, 14, 
/*55792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 248:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*55805*/       /*SwitchType*/ 20, MVT::v4i32,// ->55827
/*55807*/         OPC_CheckChild1Type, MVT::v4i32,
/*55809*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55811*/         OPC_EmitInteger, MVT::i32, 14, 
/*55814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 248:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*55827*/       0, // EndSwitchType
/*55828*/     /*Scope*/ 72, /*->55901*/
/*55829*/       OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*55832*/       OPC_RecordChild1, // #0 = $Vm
/*55833*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->55856
/*55836*/         OPC_CheckChild1Type, MVT::v8i16,
/*55838*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55840*/         OPC_EmitInteger, MVT::i32, 14, 
/*55843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 298:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*55856*/       /*SwitchType*/ 20, MVT::v4i16,// ->55878
/*55858*/         OPC_CheckChild1Type, MVT::v4i32,
/*55860*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55862*/         OPC_EmitInteger, MVT::i32, 14, 
/*55865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 298:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*55878*/       /*SwitchType*/ 20, MVT::v2i32,// ->55900
/*55880*/         OPC_CheckChild1Type, MVT::v2i64,
/*55882*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55884*/         OPC_EmitInteger, MVT::i32, 14, 
/*55887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 298:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*55900*/       0, // EndSwitchType
/*55901*/     /*Scope*/ 72, /*->55974*/
/*55902*/       OPC_CheckChild0Integer, 44|128,2/*300*/, 
/*55905*/       OPC_RecordChild1, // #0 = $Vm
/*55906*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->55929
/*55909*/         OPC_CheckChild1Type, MVT::v8i16,
/*55911*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55913*/         OPC_EmitInteger, MVT::i32, 14, 
/*55916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55919*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 300:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*55929*/       /*SwitchType*/ 20, MVT::v4i16,// ->55951
/*55931*/         OPC_CheckChild1Type, MVT::v4i32,
/*55933*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55935*/         OPC_EmitInteger, MVT::i32, 14, 
/*55938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55941*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 300:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*55951*/       /*SwitchType*/ 20, MVT::v2i32,// ->55973
/*55953*/         OPC_CheckChild1Type, MVT::v2i64,
/*55955*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55957*/         OPC_EmitInteger, MVT::i32, 14, 
/*55960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 300:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*55973*/       0, // EndSwitchType
/*55974*/     /*Scope*/ 72, /*->56047*/
/*55975*/       OPC_CheckChild0Integer, 43|128,2/*299*/, 
/*55978*/       OPC_RecordChild1, // #0 = $Vm
/*55979*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->56002
/*55982*/         OPC_CheckChild1Type, MVT::v8i16,
/*55984*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55986*/         OPC_EmitInteger, MVT::i32, 14, 
/*55989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 299:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*56002*/       /*SwitchType*/ 20, MVT::v4i16,// ->56024
/*56004*/         OPC_CheckChild1Type, MVT::v4i32,
/*56006*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56008*/         OPC_EmitInteger, MVT::i32, 14, 
/*56011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 299:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*56024*/       /*SwitchType*/ 20, MVT::v2i32,// ->56046
/*56026*/         OPC_CheckChild1Type, MVT::v2i64,
/*56028*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56030*/         OPC_EmitInteger, MVT::i32, 14, 
/*56033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 299:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*56046*/       0, // EndSwitchType
/*56047*/     /*Scope*/ 34, /*->56082*/
/*56048*/       OPC_CheckChild0Integer, 121|128,1/*249*/, 
/*56051*/       OPC_RecordChild1, // #0 = $Vm
/*56052*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56067
/*56055*/         OPC_CheckChild1Type, MVT::v2f32,
/*56057*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 249:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
/*56067*/       /*SwitchType*/ 12, MVT::v4i32,// ->56081
/*56069*/         OPC_CheckChild1Type, MVT::v4f32,
/*56071*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 249:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
/*56081*/       0, // EndSwitchType
/*56082*/     /*Scope*/ 34, /*->56117*/
/*56083*/       OPC_CheckChild0Integer, 122|128,1/*250*/, 
/*56086*/       OPC_RecordChild1, // #0 = $Vm
/*56087*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56102
/*56090*/         OPC_CheckChild1Type, MVT::v2f32,
/*56092*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56094*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 250:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
/*56102*/       /*SwitchType*/ 12, MVT::v4i32,// ->56116
/*56104*/         OPC_CheckChild1Type, MVT::v4f32,
/*56106*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 250:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
/*56116*/       0, // EndSwitchType
/*56117*/     /*Scope*/ 34, /*->56152*/
/*56118*/       OPC_CheckChild0Integer, 3|128,2/*259*/, 
/*56121*/       OPC_RecordChild1, // #0 = $Vm
/*56122*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56137
/*56125*/         OPC_CheckChild1Type, MVT::v2f32,
/*56127*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56129*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 259:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
/*56137*/       /*SwitchType*/ 12, MVT::v4i32,// ->56151
/*56139*/         OPC_CheckChild1Type, MVT::v4f32,
/*56141*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 259:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
/*56151*/       0, // EndSwitchType
/*56152*/     /*Scope*/ 34, /*->56187*/
/*56153*/       OPC_CheckChild0Integer, 4|128,2/*260*/, 
/*56156*/       OPC_RecordChild1, // #0 = $Vm
/*56157*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56172
/*56160*/         OPC_CheckChild1Type, MVT::v2f32,
/*56162*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56164*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 260:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
/*56172*/       /*SwitchType*/ 12, MVT::v4i32,// ->56186
/*56174*/         OPC_CheckChild1Type, MVT::v4f32,
/*56176*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 260:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
/*56186*/       0, // EndSwitchType
/*56187*/     /*Scope*/ 34, /*->56222*/
/*56188*/       OPC_CheckChild0Integer, 5|128,2/*261*/, 
/*56191*/       OPC_RecordChild1, // #0 = $Vm
/*56192*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56207
/*56195*/         OPC_CheckChild1Type, MVT::v2f32,
/*56197*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 261:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
/*56207*/       /*SwitchType*/ 12, MVT::v4i32,// ->56221
/*56209*/         OPC_CheckChild1Type, MVT::v4f32,
/*56211*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 261:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
/*56221*/       0, // EndSwitchType
/*56222*/     /*Scope*/ 34, /*->56257*/
/*56223*/       OPC_CheckChild0Integer, 6|128,2/*262*/, 
/*56226*/       OPC_RecordChild1, // #0 = $Vm
/*56227*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56242
/*56230*/         OPC_CheckChild1Type, MVT::v2f32,
/*56232*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 262:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
/*56242*/       /*SwitchType*/ 12, MVT::v4i32,// ->56256
/*56244*/         OPC_CheckChild1Type, MVT::v4f32,
/*56246*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 262:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
/*56256*/       0, // EndSwitchType
/*56257*/     /*Scope*/ 34, /*->56292*/
/*56258*/       OPC_CheckChild0Integer, 1|128,2/*257*/, 
/*56261*/       OPC_RecordChild1, // #0 = $Vm
/*56262*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56277
/*56265*/         OPC_CheckChild1Type, MVT::v2f32,
/*56267*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 257:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
/*56277*/       /*SwitchType*/ 12, MVT::v4i32,// ->56291
/*56279*/         OPC_CheckChild1Type, MVT::v4f32,
/*56281*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56283*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 257:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
/*56291*/       0, // EndSwitchType
/*56292*/     /*Scope*/ 34, /*->56327*/
/*56293*/       OPC_CheckChild0Integer, 2|128,2/*258*/, 
/*56296*/       OPC_RecordChild1, // #0 = $Vm
/*56297*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56312
/*56300*/         OPC_CheckChild1Type, MVT::v2f32,
/*56302*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 258:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
/*56312*/       /*SwitchType*/ 12, MVT::v4i32,// ->56326
/*56314*/         OPC_CheckChild1Type, MVT::v4f32,
/*56316*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 258:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
/*56326*/       0, // EndSwitchType
/*56327*/     /*Scope*/ 22, /*->56350*/
/*56328*/       OPC_CheckChild0Integer, 125|128,1/*253*/, 
/*56331*/       OPC_RecordChild1, // #0 = $Vm
/*56332*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*56334*/       OPC_EmitInteger, MVT::i32, 14, 
/*56337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 253:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*56350*/     /*Scope*/ 24, /*->56375*/
/*56351*/       OPC_CheckChild0Integer, 87|128,2/*343*/, 
/*56354*/       OPC_RecordChild1, // #0 = $Vn
/*56355*/       OPC_RecordChild2, // #1 = $Vm
/*56356*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56358*/       OPC_EmitInteger, MVT::i32, 14, 
/*56361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 343:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*56375*/     /*Scope*/ 26, /*->56402*/
/*56376*/       OPC_CheckChild0Integer, 91|128,2/*347*/, 
/*56379*/       OPC_RecordChild1, // #0 = $orig
/*56380*/       OPC_RecordChild2, // #1 = $Vn
/*56381*/       OPC_RecordChild3, // #2 = $Vm
/*56382*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56384*/       OPC_EmitInteger, MVT::i32, 14, 
/*56387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 347:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*56402*/     /*Scope*/ 16, /*->56419*/
/*56403*/       OPC_CheckChild0Integer, 100|128,1/*228*/, 
/*56406*/       OPC_RecordChild1, // #0 = $src
/*56407*/       OPC_RecordChild2, // #1 = $Vm
/*56408*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESD), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 228:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*56419*/     /*Scope*/ 16, /*->56436*/
/*56420*/       OPC_CheckChild0Integer, 101|128,1/*229*/, 
/*56423*/       OPC_RecordChild1, // #0 = $src
/*56424*/       OPC_RecordChild2, // #1 = $Vm
/*56425*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESE), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 229:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*56436*/     /*Scope*/ 14, /*->56451*/
/*56437*/       OPC_CheckChild0Integer, 102|128,1/*230*/, 
/*56440*/       OPC_RecordChild1, // #0 = $Vm
/*56441*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56443*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESIMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 230:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*56451*/     /*Scope*/ 14, /*->56466*/
/*56452*/       OPC_CheckChild0Integer, 103|128,1/*231*/, 
/*56455*/       OPC_RecordChild1, // #0 = $Vm
/*56456*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 231:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*56466*/     /*Scope*/ 16, /*->56483*/
/*56467*/       OPC_CheckChild0Integer, 109|128,1/*237*/, 
/*56470*/       OPC_RecordChild1, // #0 = $src
/*56471*/       OPC_RecordChild2, // #1 = $Vm
/*56472*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56474*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 237:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*56483*/     /*Scope*/ 16, /*->56500*/
/*56484*/       OPC_CheckChild0Integer, 112|128,1/*240*/, 
/*56487*/       OPC_RecordChild1, // #0 = $src
/*56488*/       OPC_RecordChild2, // #1 = $Vm
/*56489*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 240:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*56500*/     /*Scope*/ 18, /*->56519*/
/*56501*/       OPC_CheckChild0Integer, 108|128,1/*236*/, 
/*56504*/       OPC_RecordChild1, // #0 = $src
/*56505*/       OPC_RecordChild2, // #1 = $Vn
/*56506*/       OPC_RecordChild3, // #2 = $Vm
/*56507*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 236:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56519*/     /*Scope*/ 18, /*->56538*/
/*56520*/       OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*56523*/       OPC_RecordChild1, // #0 = $src
/*56524*/       OPC_RecordChild2, // #1 = $Vn
/*56525*/       OPC_RecordChild3, // #2 = $Vm
/*56526*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 238:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56538*/     /*Scope*/ 18, /*->56557*/
/*56539*/       OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*56542*/       OPC_RecordChild1, // #0 = $src
/*56543*/       OPC_RecordChild2, // #1 = $Vn
/*56544*/       OPC_RecordChild3, // #2 = $Vm
/*56545*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H2), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56557*/     /*Scope*/ 18, /*->56576*/
/*56558*/       OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*56561*/       OPC_RecordChild1, // #0 = $src
/*56562*/       OPC_RecordChild2, // #1 = $Vn
/*56563*/       OPC_RecordChild3, // #2 = $Vm
/*56564*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 241:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56576*/     /*Scope*/ 44, /*->56621*/
/*56577*/       OPC_CheckChild0Integer, 104|128,1/*232*/, 
/*56580*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56581*/       OPC_RecordChild2, // #1 = $hash_e
/*56582*/       OPC_RecordChild3, // #2 = $wk
/*56583*/       OPC_EmitInteger, MVT::i64, 0, 
/*56586*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56589*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56598*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56601*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1C), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 232:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56621*/     /*Scope*/ 44, /*->56666*/
/*56622*/       OPC_CheckChild0Integer, 106|128,1/*234*/, 
/*56625*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56626*/       OPC_RecordChild2, // #1 = $hash_e
/*56627*/       OPC_RecordChild3, // #2 = $wk
/*56628*/       OPC_EmitInteger, MVT::i64, 0, 
/*56631*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56634*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56643*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56646*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1M), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 234:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56666*/     /*Scope*/ 44, /*->56711*/
/*56667*/       OPC_CheckChild0Integer, 107|128,1/*235*/, 
/*56670*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56671*/       OPC_RecordChild2, // #1 = $hash_e
/*56672*/       OPC_RecordChild3, // #2 = $wk
/*56673*/       OPC_EmitInteger, MVT::i64, 0, 
/*56676*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56679*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56688*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56691*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1P), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 235:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56711*/     /*Scope*/ 72, /*->56784*/
/*56712*/       OPC_CheckChild0Integer, 126|128,1/*254*/, 
/*56715*/       OPC_RecordChild1, // #0 = $Vm
/*56716*/       OPC_Scope, 32, /*->56750*/ // 2 children in Scope
/*56718*/         OPC_CheckChild1Type, MVT::v2i32,
/*56720*/         OPC_RecordChild2, // #1 = $SIMM
/*56721*/         OPC_MoveChild, 2,
/*56723*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56726*/         OPC_MoveParent,
/*56727*/         OPC_CheckType, MVT::v2f32,
/*56729*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56731*/         OPC_EmitConvertToTarget, 1,
/*56733*/         OPC_EmitInteger, MVT::i32, 14, 
/*56736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 254:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56750*/       /*Scope*/ 32, /*->56783*/
/*56751*/         OPC_CheckChild1Type, MVT::v4i32,
/*56753*/         OPC_RecordChild2, // #1 = $SIMM
/*56754*/         OPC_MoveChild, 2,
/*56756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56759*/         OPC_MoveParent,
/*56760*/         OPC_CheckType, MVT::v4f32,
/*56762*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56764*/         OPC_EmitConvertToTarget, 1,
/*56766*/         OPC_EmitInteger, MVT::i32, 14, 
/*56769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 254:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56783*/       0, /*End of Scope*/
/*56784*/     /*Scope*/ 72, /*->56857*/
/*56785*/       OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*56788*/       OPC_RecordChild1, // #0 = $Vm
/*56789*/       OPC_Scope, 32, /*->56823*/ // 2 children in Scope
/*56791*/         OPC_CheckChild1Type, MVT::v2i32,
/*56793*/         OPC_RecordChild2, // #1 = $SIMM
/*56794*/         OPC_MoveChild, 2,
/*56796*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56799*/         OPC_MoveParent,
/*56800*/         OPC_CheckType, MVT::v2f32,
/*56802*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56804*/         OPC_EmitConvertToTarget, 1,
/*56806*/         OPC_EmitInteger, MVT::i32, 14, 
/*56809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56812*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 255:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56823*/       /*Scope*/ 32, /*->56856*/
/*56824*/         OPC_CheckChild1Type, MVT::v4i32,
/*56826*/         OPC_RecordChild2, // #1 = $SIMM
/*56827*/         OPC_MoveChild, 2,
/*56829*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56832*/         OPC_MoveParent,
/*56833*/         OPC_CheckType, MVT::v4f32,
/*56835*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56837*/         OPC_EmitConvertToTarget, 1,
/*56839*/         OPC_EmitInteger, MVT::i32, 14, 
/*56842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56845*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 255:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56856*/       0, /*End of Scope*/
/*56857*/     /*Scope*/ 42, /*->56900*/
/*56858*/       OPC_CheckChild0Integer, 18|128,2/*274*/, 
/*56861*/       OPC_RecordChild1, // #0 = $Vn
/*56862*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->56881
/*56865*/         OPC_CheckChild1Type, MVT::v2f32,
/*56867*/         OPC_RecordChild2, // #1 = $Vm
/*56868*/         OPC_CheckChild2Type, MVT::v2f32,
/*56870*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 274:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56881*/       /*SwitchType*/ 16, MVT::v4f32,// ->56899
/*56883*/         OPC_CheckChild1Type, MVT::v4f32,
/*56885*/         OPC_RecordChild2, // #1 = $Vm
/*56886*/         OPC_CheckChild2Type, MVT::v4f32,
/*56888*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 274:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56899*/       0, // EndSwitchType
/*56900*/     /*Scope*/ 42, /*->56943*/
/*56901*/       OPC_CheckChild0Integer, 21|128,2/*277*/, 
/*56904*/       OPC_RecordChild1, // #0 = $Vn
/*56905*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->56924
/*56908*/         OPC_CheckChild1Type, MVT::v2f32,
/*56910*/         OPC_RecordChild2, // #1 = $Vm
/*56911*/         OPC_CheckChild2Type, MVT::v2f32,
/*56913*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 277:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56924*/       /*SwitchType*/ 16, MVT::v4f32,// ->56942
/*56926*/         OPC_CheckChild1Type, MVT::v4f32,
/*56928*/         OPC_RecordChild2, // #1 = $Vm
/*56929*/         OPC_CheckChild2Type, MVT::v4f32,
/*56931*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 277:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56942*/       0, // EndSwitchType
/*56943*/     /*Scope*/ 58, /*->57002*/
/*56944*/       OPC_CheckChild0Integer, 62|128,2/*318*/, 
/*56947*/       OPC_RecordChild1, // #0 = $Vn
/*56948*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->56975
/*56951*/         OPC_CheckChild1Type, MVT::v2f32,
/*56953*/         OPC_RecordChild2, // #1 = $Vm
/*56954*/         OPC_CheckChild2Type, MVT::v2f32,
/*56956*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56958*/         OPC_EmitInteger, MVT::i32, 14, 
/*56961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 318:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56975*/       /*SwitchType*/ 24, MVT::v4f32,// ->57001
/*56977*/         OPC_CheckChild1Type, MVT::v4f32,
/*56979*/         OPC_RecordChild2, // #1 = $Vm
/*56980*/         OPC_CheckChild2Type, MVT::v4f32,
/*56982*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56984*/         OPC_EmitInteger, MVT::i32, 14, 
/*56987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56990*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 318:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*57001*/       0, // EndSwitchType
/*57002*/     /*Scope*/ 58, /*->57061*/
/*57003*/       OPC_CheckChild0Integer, 75|128,2/*331*/, 
/*57006*/       OPC_RecordChild1, // #0 = $Vn
/*57007*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->57034
/*57010*/         OPC_CheckChild1Type, MVT::v2f32,
/*57012*/         OPC_RecordChild2, // #1 = $Vm
/*57013*/         OPC_CheckChild2Type, MVT::v2f32,
/*57015*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57017*/         OPC_EmitInteger, MVT::i32, 14, 
/*57020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57023*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 331:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*57034*/       /*SwitchType*/ 24, MVT::v4f32,// ->57060
/*57036*/         OPC_CheckChild1Type, MVT::v4f32,
/*57038*/         OPC_RecordChild2, // #1 = $Vm
/*57039*/         OPC_CheckChild2Type, MVT::v4f32,
/*57041*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57043*/         OPC_EmitInteger, MVT::i32, 14, 
/*57046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 331:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*57060*/       0, // EndSwitchType
/*57061*/     /*Scope*/ 22, /*->57084*/
/*57062*/       OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*57065*/       OPC_RecordChild1, // #0 = $Vm
/*57066*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*57068*/       OPC_EmitInteger, MVT::i32, 14, 
/*57071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57074*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 256:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*57084*/     /*Scope*/ 34, /*->57119*/
/*57085*/       OPC_CheckChild0Integer, 67|128,2/*323*/, 
/*57088*/       OPC_RecordChild1, // #0 = $Vm
/*57089*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57104
/*57092*/         OPC_CheckChild1Type, MVT::v2f32,
/*57094*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 323:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
/*57104*/       /*SwitchType*/ 12, MVT::v4f32,// ->57118
/*57106*/         OPC_CheckChild1Type, MVT::v4f32,
/*57108*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 323:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
/*57118*/       0, // EndSwitchType
/*57119*/     /*Scope*/ 34, /*->57154*/
/*57120*/       OPC_CheckChild0Integer, 69|128,2/*325*/, 
/*57123*/       OPC_RecordChild1, // #0 = $Vm
/*57124*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57139
/*57127*/         OPC_CheckChild1Type, MVT::v2f32,
/*57129*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 325:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
/*57139*/       /*SwitchType*/ 12, MVT::v4f32,// ->57153
/*57141*/         OPC_CheckChild1Type, MVT::v4f32,
/*57143*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57145*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 325:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
/*57153*/       0, // EndSwitchType
/*57154*/     /*Scope*/ 34, /*->57189*/
/*57155*/       OPC_CheckChild0Integer, 65|128,2/*321*/, 
/*57158*/       OPC_RecordChild1, // #0 = $Vm
/*57159*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57174
/*57162*/         OPC_CheckChild1Type, MVT::v2f32,
/*57164*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 321:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
/*57174*/       /*SwitchType*/ 12, MVT::v4f32,// ->57188
/*57176*/         OPC_CheckChild1Type, MVT::v4f32,
/*57178*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 321:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
/*57188*/       0, // EndSwitchType
/*57189*/     /*Scope*/ 34, /*->57224*/
/*57190*/       OPC_CheckChild0Integer, 70|128,2/*326*/, 
/*57193*/       OPC_RecordChild1, // #0 = $Vm
/*57194*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57209
/*57197*/         OPC_CheckChild1Type, MVT::v2f32,
/*57199*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 326:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
/*57209*/       /*SwitchType*/ 12, MVT::v4f32,// ->57223
/*57211*/         OPC_CheckChild1Type, MVT::v4f32,
/*57213*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 326:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
/*57223*/       0, // EndSwitchType
/*57224*/     /*Scope*/ 34, /*->57259*/
/*57225*/       OPC_CheckChild0Integer, 66|128,2/*322*/, 
/*57228*/       OPC_RecordChild1, // #0 = $Vm
/*57229*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57244
/*57232*/         OPC_CheckChild1Type, MVT::v2f32,
/*57234*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 322:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
/*57244*/       /*SwitchType*/ 12, MVT::v4f32,// ->57258
/*57246*/         OPC_CheckChild1Type, MVT::v4f32,
/*57248*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 322:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
/*57258*/       0, // EndSwitchType
/*57259*/     /*Scope*/ 34, /*->57294*/
/*57260*/       OPC_CheckChild0Integer, 68|128,2/*324*/, 
/*57263*/       OPC_RecordChild1, // #0 = $Vm
/*57264*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57279
/*57267*/         OPC_CheckChild1Type, MVT::v2f32,
/*57269*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57271*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 324:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
/*57279*/       /*SwitchType*/ 12, MVT::v4f32,// ->57293
/*57281*/         OPC_CheckChild1Type, MVT::v4f32,
/*57283*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 324:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
/*57293*/       0, // EndSwitchType
/*57294*/     0, /*End of Scope*/
/*57295*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->57586
/*57299*/     OPC_Scope, 6|128,1/*134*/, /*->57436*/ // 2 children in Scope
/*57302*/       OPC_MoveChild, 0,
/*57304*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*57307*/       OPC_RecordChild0, // #0 = $Rm
/*57308*/       OPC_RecordChild1, // #1 = $rot
/*57309*/       OPC_MoveChild, 1,
/*57311*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57314*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*57316*/       OPC_CheckType, MVT::i32,
/*57318*/       OPC_MoveParent,
/*57319*/       OPC_MoveParent,
/*57320*/       OPC_MoveChild, 1,
/*57322*/       OPC_Scope, 55, /*->57379*/ // 2 children in Scope
/*57324*/         OPC_CheckValueType, MVT::i8,
/*57326*/         OPC_MoveParent,
/*57327*/         OPC_Scope, 24, /*->57353*/ // 2 children in Scope
/*57329*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57331*/           OPC_EmitConvertToTarget, 1,
/*57333*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57336*/           OPC_EmitInteger, MVT::i32, 14, 
/*57339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57353*/         /*Scope*/ 24, /*->57378*/
/*57354*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57356*/           OPC_EmitConvertToTarget, 1,
/*57358*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57361*/           OPC_EmitInteger, MVT::i32, 14, 
/*57364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57367*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57378*/         0, /*End of Scope*/
/*57379*/       /*Scope*/ 55, /*->57435*/
/*57380*/         OPC_CheckValueType, MVT::i16,
/*57382*/         OPC_MoveParent,
/*57383*/         OPC_Scope, 24, /*->57409*/ // 2 children in Scope
/*57385*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57387*/           OPC_EmitConvertToTarget, 1,
/*57389*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57392*/           OPC_EmitInteger, MVT::i32, 14, 
/*57395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57398*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57409*/         /*Scope*/ 24, /*->57434*/
/*57410*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57412*/           OPC_EmitConvertToTarget, 1,
/*57414*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57417*/           OPC_EmitInteger, MVT::i32, 14, 
/*57420*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57423*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57434*/         0, /*End of Scope*/
/*57435*/       0, /*End of Scope*/
/*57436*/     /*Scope*/ 19|128,1/*147*/, /*->57585*/
/*57438*/       OPC_RecordChild0, // #0 = $Src
/*57439*/       OPC_MoveChild, 1,
/*57441*/       OPC_Scope, 70, /*->57513*/ // 2 children in Scope
/*57443*/         OPC_CheckValueType, MVT::i8,
/*57445*/         OPC_MoveParent,
/*57446*/         OPC_Scope, 22, /*->57470*/ // 3 children in Scope
/*57448*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57450*/           OPC_EmitInteger, MVT::i32, 0, 
/*57453*/           OPC_EmitInteger, MVT::i32, 14, 
/*57456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57459*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*57470*/         /*Scope*/ 18, /*->57489*/
/*57471*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*57473*/           OPC_EmitInteger, MVT::i32, 14, 
/*57476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*57489*/         /*Scope*/ 22, /*->57512*/
/*57490*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57492*/           OPC_EmitInteger, MVT::i32, 0, 
/*57495*/           OPC_EmitInteger, MVT::i32, 14, 
/*57498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57501*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*57512*/         0, /*End of Scope*/
/*57513*/       /*Scope*/ 70, /*->57584*/
/*57514*/         OPC_CheckValueType, MVT::i16,
/*57516*/         OPC_MoveParent,
/*57517*/         OPC_Scope, 22, /*->57541*/ // 3 children in Scope
/*57519*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57521*/           OPC_EmitInteger, MVT::i32, 0, 
/*57524*/           OPC_EmitInteger, MVT::i32, 14, 
/*57527*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57530*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*57541*/         /*Scope*/ 18, /*->57560*/
/*57542*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*57544*/           OPC_EmitInteger, MVT::i32, 14, 
/*57547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57550*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*57560*/         /*Scope*/ 22, /*->57583*/
/*57561*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57563*/           OPC_EmitInteger, MVT::i32, 0, 
/*57566*/           OPC_EmitInteger, MVT::i32, 14, 
/*57569*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57572*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*57583*/         0, /*End of Scope*/
/*57584*/       0, /*End of Scope*/
/*57585*/     0, /*End of Scope*/
/*57586*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::CALLSEQ_END),// ->57652
/*57589*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*57590*/     OPC_CaptureGlueInput,
/*57591*/     OPC_RecordChild1, // #1 = $amt1
/*57592*/     OPC_MoveChild, 1,
/*57594*/     OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::TargetConstant),// ->57624
/*57598*/       OPC_MoveParent,
/*57599*/       OPC_RecordChild2, // #2 = $amt2
/*57600*/       OPC_MoveChild, 2,
/*57602*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*57605*/       OPC_MoveParent,
/*57606*/       OPC_EmitMergeInputChains1_0,
/*57607*/       OPC_EmitInteger, MVT::i32, 14, 
/*57610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*57624*/     /*SwitchOpcode*/ 24, TARGET_VAL(ISD::Constant),// ->57651
/*57627*/       OPC_MoveParent,
/*57628*/       OPC_RecordChild2, // #2 = $amt2
/*57629*/       OPC_MoveChild, 2,
/*57631*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57634*/       OPC_MoveParent,
/*57635*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57637*/       OPC_EmitMergeInputChains1_0,
/*57638*/       OPC_EmitConvertToTarget, 1,
/*57640*/       OPC_EmitConvertToTarget, 2,
/*57642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*57651*/     0, // EndSwitchOpcode
/*57652*/   /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->57688
/*57655*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*57656*/     OPC_CaptureGlueInput,
/*57657*/     OPC_RecordChild1, // #1 = $dst
/*57658*/     OPC_RecordChild2, // #2 = $src
/*57659*/     OPC_RecordChild3, // #3 = $size
/*57660*/     OPC_MoveChild, 3,
/*57662*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57665*/     OPC_MoveParent,
/*57666*/     OPC_RecordChild4, // #4 = $alignment
/*57667*/     OPC_MoveChild, 4,
/*57669*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57672*/     OPC_MoveParent,
/*57673*/     OPC_EmitMergeInputChains1_0,
/*57674*/     OPC_EmitConvertToTarget, 3,
/*57676*/     OPC_EmitConvertToTarget, 4,
/*57678*/     OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*57688*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::BFI),// ->57750
/*57691*/     OPC_RecordChild0, // #0 = $src
/*57692*/     OPC_RecordChild1, // #1 = $Rn
/*57693*/     OPC_RecordChild2, // #2 = $imm
/*57694*/     OPC_MoveChild, 2,
/*57696*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57699*/     OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*57701*/     OPC_MoveParent,
/*57702*/     OPC_Scope, 22, /*->57726*/ // 2 children in Scope
/*57704*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57706*/       OPC_EmitConvertToTarget, 2,
/*57708*/       OPC_EmitInteger, MVT::i32, 14, 
/*57711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*57726*/     /*Scope*/ 22, /*->57749*/
/*57727*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57729*/       OPC_EmitConvertToTarget, 2,
/*57731*/       OPC_EmitInteger, MVT::i32, 14, 
/*57734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57737*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*57749*/     0, /*End of Scope*/
/*57750*/   /*SwitchOpcode*/ 41|128,1/*169*/, TARGET_VAL(ISD::ADDC),// ->57923
/*57754*/     OPC_RecordChild0, // #0 = $lhs
/*57755*/     OPC_RecordChild1, // #1 = $rhs
/*57756*/     OPC_Scope, 9|128,1/*137*/, /*->57896*/ // 2 children in Scope
/*57759*/       OPC_MoveChild, 1,
/*57761*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57764*/       OPC_Scope, 30, /*->57796*/ // 4 children in Scope
/*57766*/         OPC_CheckPredicate, 6, // Predicate_imm0_7
/*57768*/         OPC_MoveParent,
/*57769*/         OPC_CheckType, MVT::i32,
/*57771*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57773*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57776*/         OPC_EmitConvertToTarget, 1,
/*57778*/         OPC_EmitInteger, MVT::i32, 14, 
/*57781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*57796*/       /*Scope*/ 30, /*->57827*/
/*57797*/         OPC_CheckPredicate, 7, // Predicate_imm8_255
/*57799*/         OPC_MoveParent,
/*57800*/         OPC_CheckType, MVT::i32,
/*57802*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57804*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57807*/         OPC_EmitConvertToTarget, 1,
/*57809*/         OPC_EmitInteger, MVT::i32, 14, 
/*57812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57815*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*57827*/       /*Scope*/ 33, /*->57861*/
/*57828*/         OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*57830*/         OPC_MoveParent,
/*57831*/         OPC_CheckType, MVT::i32,
/*57833*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57835*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57838*/         OPC_EmitConvertToTarget, 1,
/*57840*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*57843*/         OPC_EmitInteger, MVT::i32, 14, 
/*57846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*57861*/       /*Scope*/ 33, /*->57895*/
/*57862*/         OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*57864*/         OPC_MoveParent,
/*57865*/         OPC_CheckType, MVT::i32,
/*57867*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57869*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57872*/         OPC_EmitConvertToTarget, 1,
/*57874*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*57877*/         OPC_EmitInteger, MVT::i32, 14, 
/*57880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*57895*/       0, /*End of Scope*/
/*57896*/     /*Scope*/ 25, /*->57922*/
/*57897*/       OPC_CheckType, MVT::i32,
/*57899*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57901*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57904*/       OPC_EmitInteger, MVT::i32, 14, 
/*57907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*57922*/     0, /*End of Scope*/
/*57923*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::INTRET_FLAG),// ->57985
/*57926*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*57927*/     OPC_CaptureGlueInput,
/*57928*/     OPC_RecordChild1, // #1 = $imm
/*57929*/     OPC_MoveChild, 1,
/*57931*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57934*/     OPC_Scope, 26, /*->57962*/ // 2 children in Scope
/*57936*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*57938*/       OPC_CheckType, MVT::i32,
/*57940*/       OPC_MoveParent,
/*57941*/       OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb2()) && (!Subtarget->isMClass())
/*57943*/       OPC_EmitMergeInputChains1_0,
/*57944*/       OPC_EmitConvertToTarget, 1,
/*57946*/       OPC_EmitInteger, MVT::i32, 14, 
/*57949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*57962*/     /*Scope*/ 21, /*->57984*/
/*57963*/       OPC_MoveParent,
/*57964*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57966*/       OPC_EmitMergeInputChains1_0,
/*57967*/       OPC_EmitConvertToTarget, 1,
/*57969*/       OPC_EmitInteger, MVT::i32, 14, 
/*57972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*57984*/     0, /*End of Scope*/
/*57985*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::CALLSEQ_START),// ->58032
/*57988*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*57989*/     OPC_RecordChild1, // #1 = $amt
/*57990*/     OPC_MoveChild, 1,
/*57992*/     OPC_SwitchOpcode /*2 cases */, 18, TARGET_VAL(ISD::TargetConstant),// ->58014
/*57996*/       OPC_MoveParent,
/*57997*/       OPC_EmitMergeInputChains1_0,
/*57998*/       OPC_EmitInteger, MVT::i32, 14, 
/*58001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*58014*/     /*SwitchOpcode*/ 14, TARGET_VAL(ISD::Constant),// ->58031
/*58017*/       OPC_MoveParent,
/*58018*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58020*/       OPC_EmitMergeInputChains1_0,
/*58021*/       OPC_EmitConvertToTarget, 1,
/*58023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*58031*/     0, // EndSwitchOpcode
/*58032*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::CALL),// ->58158
/*58035*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*58036*/     OPC_CaptureGlueInput,
/*58037*/     OPC_RecordChild1, // #1 = $func
/*58038*/     OPC_Scope, 80, /*->58120*/ // 2 children in Scope
/*58040*/       OPC_MoveChild, 1,
/*58042*/       OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::TargetGlobalAddress),// ->58081
/*58046*/         OPC_MoveParent,
/*58047*/         OPC_Scope, 11, /*->58060*/ // 2 children in Scope
/*58049*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58051*/           OPC_EmitMergeInputChains1_0,
/*58052*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*58060*/         /*Scope*/ 19, /*->58080*/
/*58061*/           OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass())
/*58063*/           OPC_EmitMergeInputChains1_0,
/*58064*/           OPC_EmitInteger, MVT::i32, 14, 
/*58067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58070*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*58080*/         0, /*End of Scope*/
/*58081*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::TargetExternalSymbol),// ->58119
/*58084*/         OPC_MoveParent,
/*58085*/         OPC_Scope, 11, /*->58098*/ // 2 children in Scope
/*58087*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58089*/           OPC_EmitMergeInputChains1_0,
/*58090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*58098*/         /*Scope*/ 19, /*->58118*/
/*58099*/           OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass())
/*58101*/           OPC_EmitMergeInputChains1_0,
/*58102*/           OPC_EmitInteger, MVT::i32, 14, 
/*58105*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58108*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*58118*/         0, /*End of Scope*/
/*58119*/       0, // EndSwitchOpcode
/*58120*/     /*Scope*/ 36, /*->58157*/
/*58121*/       OPC_CheckChild1Type, MVT::i32,
/*58123*/       OPC_Scope, 11, /*->58136*/ // 2 children in Scope
/*58125*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*58127*/         OPC_EmitMergeInputChains1_0,
/*58128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*58136*/       /*Scope*/ 19, /*->58156*/
/*58137*/         OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*58139*/         OPC_EmitMergeInputChains1_0,
/*58140*/         OPC_EmitInteger, MVT::i32, 14, 
/*58143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58146*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$dst)
/*58156*/       0, /*End of Scope*/
/*58157*/     0, /*End of Scope*/
/*58158*/   /*SwitchOpcode*/ 53, TARGET_VAL(ARMISD::CALL_PRED),// ->58214
/*58161*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*58162*/     OPC_CaptureGlueInput,
/*58163*/     OPC_RecordChild1, // #1 = $func
/*58164*/     OPC_Scope, 25, /*->58191*/ // 2 children in Scope
/*58166*/       OPC_MoveChild, 1,
/*58168*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*58171*/       OPC_MoveParent,
/*58172*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58174*/       OPC_EmitMergeInputChains1_0,
/*58175*/       OPC_EmitInteger, MVT::i32, 14, 
/*58178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*58191*/     /*Scope*/ 21, /*->58213*/
/*58192*/       OPC_CheckChild1Type, MVT::i32,
/*58194*/       OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*58196*/       OPC_EmitMergeInputChains1_0,
/*58197*/       OPC_EmitInteger, MVT::i32, 14, 
/*58200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*58213*/     0, /*End of Scope*/
/*58214*/   /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::CALL_NOLINK),// ->58298
/*58217*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*58218*/     OPC_CaptureGlueInput,
/*58219*/     OPC_RecordChild1, // #1 = $func
/*58220*/     OPC_Scope, 34, /*->58256*/ // 2 children in Scope
/*58222*/       OPC_MoveChild, 1,
/*58224*/       OPC_SwitchOpcode /*2 cases */, 12, TARGET_VAL(ISD::TargetGlobalAddress),// ->58240
/*58228*/         OPC_MoveParent,
/*58229*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58231*/         OPC_EmitMergeInputChains1_0,
/*58232*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*58240*/       /*SwitchOpcode*/ 12, TARGET_VAL(ISD::TargetExternalSymbol),// ->58255
/*58243*/         OPC_MoveParent,
/*58244*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58246*/         OPC_EmitMergeInputChains1_0,
/*58247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*58255*/       0, // EndSwitchOpcode
/*58256*/     /*Scope*/ 40, /*->58297*/
/*58257*/       OPC_CheckChild1Type, MVT::i32,
/*58259*/       OPC_Scope, 11, /*->58272*/ // 3 children in Scope
/*58261*/         OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*58263*/         OPC_EmitMergeInputChains1_0,
/*58264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*58272*/       /*Scope*/ 11, /*->58284*/
/*58273*/         OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*58275*/         OPC_EmitMergeInputChains1_0,
/*58276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*58284*/       /*Scope*/ 11, /*->58296*/
/*58285*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58287*/         OPC_EmitMergeInputChains1_0,
/*58288*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*58296*/       0, /*End of Scope*/
/*58297*/     0, /*End of Scope*/
/*58298*/   /*SwitchOpcode*/ 122, TARGET_VAL(ARMISD::Wrapper),// ->58423
/*58301*/     OPC_RecordChild0, // #0 = $src
/*58302*/     OPC_MoveChild, 0,
/*58304*/     OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::TargetGlobalAddress),// ->58357
/*58308*/       OPC_MoveParent,
/*58309*/       OPC_CheckType, MVT::i32,
/*58311*/       OPC_Scope, 10, /*->58323*/ // 4 children in Scope
/*58313*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*58315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58323*/       /*Scope*/ 10, /*->58334*/
/*58324*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58334*/       /*Scope*/ 10, /*->58345*/
/*58335*/         OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*58337*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58345*/       /*Scope*/ 10, /*->58356*/
/*58346*/         OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58356*/       0, /*End of Scope*/
/*58357*/     /*SwitchOpcode*/ 62, TARGET_VAL(ISD::TargetConstantPool),// ->58422
/*58360*/       OPC_MoveParent,
/*58361*/       OPC_CheckType, MVT::i32,
/*58363*/       OPC_Scope, 18, /*->58383*/ // 3 children in Scope
/*58365*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58367*/         OPC_EmitInteger, MVT::i32, 14, 
/*58370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58373*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*58383*/       /*Scope*/ 18, /*->58402*/
/*58384*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58386*/         OPC_EmitInteger, MVT::i32, 14, 
/*58389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58392*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*58402*/       /*Scope*/ 18, /*->58421*/
/*58403*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58405*/         OPC_EmitInteger, MVT::i32, 14, 
/*58408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*58421*/       0, /*End of Scope*/
/*58422*/     0, // EndSwitchOpcode
/*58423*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::WrapperPIC),// ->58481
/*58426*/     OPC_RecordChild0, // #0 = $addr
/*58427*/     OPC_MoveChild, 0,
/*58429*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*58432*/     OPC_MoveParent,
/*58433*/     OPC_CheckType, MVT::i32,
/*58435*/     OPC_Scope, 10, /*->58447*/ // 4 children in Scope
/*58437*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58439*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58447*/     /*Scope*/ 10, /*->58458*/
/*58448*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*58450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58458*/     /*Scope*/ 10, /*->58469*/
/*58459*/       OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*58461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58469*/     /*Scope*/ 10, /*->58480*/
/*58470*/       OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58472*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58480*/     0, /*End of Scope*/
/*58481*/   /*SwitchOpcode*/ 68, TARGET_VAL(ARMISD::WrapperJT),// ->58552
/*58484*/     OPC_RecordChild0, // #0 = $dst
/*58485*/     OPC_MoveChild, 0,
/*58487*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58490*/     OPC_MoveParent,
/*58491*/     OPC_CheckType, MVT::i32,
/*58493*/     OPC_Scope, 18, /*->58513*/ // 3 children in Scope
/*58495*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58497*/       OPC_EmitInteger, MVT::i32, 14, 
/*58500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58503*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58513*/     /*Scope*/ 18, /*->58532*/
/*58514*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58516*/       OPC_EmitInteger, MVT::i32, 14, 
/*58519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58522*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst)
/*58532*/     /*Scope*/ 18, /*->58551*/
/*58533*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58535*/       OPC_EmitInteger, MVT::i32, 14, 
/*58538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58541*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58551*/     0, /*End of Scope*/
/*58552*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::TC_RETURN),// ->58604
/*58555*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*58556*/     OPC_CaptureGlueInput,
/*58557*/     OPC_RecordChild1, // #1 = $dst
/*58558*/     OPC_Scope, 32, /*->58592*/ // 2 children in Scope
/*58560*/       OPC_MoveChild, 1,
/*58562*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->58577
/*58566*/         OPC_CheckType, MVT::i32,
/*58568*/         OPC_MoveParent,
/*58569*/         OPC_EmitMergeInputChains1_0,
/*58570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58577*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->58591
/*58580*/         OPC_CheckType, MVT::i32,
/*58582*/         OPC_MoveParent,
/*58583*/         OPC_EmitMergeInputChains1_0,
/*58584*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58591*/       0, // EndSwitchOpcode
/*58592*/     /*Scope*/ 10, /*->58603*/
/*58593*/       OPC_CheckChild1Type, MVT::i32,
/*58595*/       OPC_EmitMergeInputChains1_0,
/*58596*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*58603*/     0, /*End of Scope*/
/*58604*/   /*SwitchOpcode*/ 78, TARGET_VAL(ARMISD::tCALL),// ->58685
/*58607*/     OPC_RecordNode, // #0 = 'ARMtcall' chained node
/*58608*/     OPC_CaptureGlueInput,
/*58609*/     OPC_RecordChild1, // #1 = $func
/*58610*/     OPC_Scope, 50, /*->58662*/ // 2 children in Scope
/*58612*/       OPC_MoveChild, 1,
/*58614*/       OPC_SwitchOpcode /*2 cases */, 20, TARGET_VAL(ISD::TargetGlobalAddress),// ->58638
/*58618*/         OPC_MoveParent,
/*58619*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*58621*/         OPC_EmitMergeInputChains1_0,
/*58622*/         OPC_EmitInteger, MVT::i32, 14, 
/*58625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*58638*/       /*SwitchOpcode*/ 20, TARGET_VAL(ISD::TargetExternalSymbol),// ->58661
/*58641*/         OPC_MoveParent,
/*58642*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*58644*/         OPC_EmitMergeInputChains1_0,
/*58645*/         OPC_EmitInteger, MVT::i32, 14, 
/*58648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58651*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*58661*/       0, // EndSwitchOpcode
/*58662*/     /*Scope*/ 21, /*->58684*/
/*58663*/       OPC_CheckChild1Type, MVT::i32,
/*58665*/       OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*58667*/       OPC_EmitMergeInputChains1_0,
/*58668*/       OPC_EmitInteger, MVT::i32, 14, 
/*58671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58674*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*58684*/     0, /*End of Scope*/
/*58685*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::BR2_JT),// ->58712
/*58688*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*58689*/     OPC_RecordChild1, // #1 = $target
/*58690*/     OPC_CheckChild1Type, MVT::i32,
/*58692*/     OPC_RecordChild2, // #2 = $index
/*58693*/     OPC_RecordChild3, // #3 = $jt
/*58694*/     OPC_MoveChild, 3,
/*58696*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58699*/     OPC_MoveParent,
/*58700*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58702*/     OPC_EmitMergeInputChains1_0,
/*58703*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt) - Complexity = 6
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt)
/*58712*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEs),// ->58873
/*58716*/     OPC_RecordChild0, // #0 = $V
/*58717*/     OPC_Scope, 30, /*->58749*/ // 4 children in Scope
/*58719*/       OPC_CheckChild0Type, MVT::v8i8,
/*58721*/       OPC_RecordChild1, // #1 = $lane
/*58722*/       OPC_MoveChild, 1,
/*58724*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58727*/       OPC_MoveParent,
/*58728*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58730*/       OPC_EmitConvertToTarget, 1,
/*58732*/       OPC_EmitInteger, MVT::i32, 14, 
/*58735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58749*/     /*Scope*/ 30, /*->58780*/
/*58750*/       OPC_CheckChild0Type, MVT::v4i16,
/*58752*/       OPC_RecordChild1, // #1 = $lane
/*58753*/       OPC_MoveChild, 1,
/*58755*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58758*/       OPC_MoveParent,
/*58759*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58761*/       OPC_EmitConvertToTarget, 1,
/*58763*/       OPC_EmitInteger, MVT::i32, 14, 
/*58766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58780*/     /*Scope*/ 45, /*->58826*/
/*58781*/       OPC_CheckChild0Type, MVT::v16i8,
/*58783*/       OPC_RecordChild1, // #1 = $lane
/*58784*/       OPC_MoveChild, 1,
/*58786*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58789*/       OPC_MoveParent,
/*58790*/       OPC_EmitConvertToTarget, 1,
/*58792*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58795*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58804*/       OPC_EmitConvertToTarget, 1,
/*58806*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58809*/       OPC_EmitInteger, MVT::i32, 14, 
/*58812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58826*/     /*Scope*/ 45, /*->58872*/
/*58827*/       OPC_CheckChild0Type, MVT::v8i16,
/*58829*/       OPC_RecordChild1, // #1 = $lane
/*58830*/       OPC_MoveChild, 1,
/*58832*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58835*/       OPC_MoveParent,
/*58836*/       OPC_EmitConvertToTarget, 1,
/*58838*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*58841*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58850*/       OPC_EmitConvertToTarget, 1,
/*58852*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*58855*/       OPC_EmitInteger, MVT::i32, 14, 
/*58858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58872*/     0, /*End of Scope*/
/*58873*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEu),// ->59034
/*58877*/     OPC_RecordChild0, // #0 = $V
/*58878*/     OPC_Scope, 30, /*->58910*/ // 4 children in Scope
/*58880*/       OPC_CheckChild0Type, MVT::v8i8,
/*58882*/       OPC_RecordChild1, // #1 = $lane
/*58883*/       OPC_MoveChild, 1,
/*58885*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58888*/       OPC_MoveParent,
/*58889*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58891*/       OPC_EmitConvertToTarget, 1,
/*58893*/       OPC_EmitInteger, MVT::i32, 14, 
/*58896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58910*/     /*Scope*/ 30, /*->58941*/
/*58911*/       OPC_CheckChild0Type, MVT::v4i16,
/*58913*/       OPC_RecordChild1, // #1 = $lane
/*58914*/       OPC_MoveChild, 1,
/*58916*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58919*/       OPC_MoveParent,
/*58920*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58922*/       OPC_EmitConvertToTarget, 1,
/*58924*/       OPC_EmitInteger, MVT::i32, 14, 
/*58927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58941*/     /*Scope*/ 45, /*->58987*/
/*58942*/       OPC_CheckChild0Type, MVT::v16i8,
/*58944*/       OPC_RecordChild1, // #1 = $lane
/*58945*/       OPC_MoveChild, 1,
/*58947*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58950*/       OPC_MoveParent,
/*58951*/       OPC_EmitConvertToTarget, 1,
/*58953*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58956*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58965*/       OPC_EmitConvertToTarget, 1,
/*58967*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58970*/       OPC_EmitInteger, MVT::i32, 14, 
/*58973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58987*/     /*Scope*/ 45, /*->59033*/
/*58988*/       OPC_CheckChild0Type, MVT::v8i16,
/*58990*/       OPC_RecordChild1, // #1 = $lane
/*58991*/       OPC_MoveChild, 1,
/*58993*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58996*/       OPC_MoveParent,
/*58997*/       OPC_EmitConvertToTarget, 1,
/*58999*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*59002*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*59011*/       OPC_EmitConvertToTarget, 1,
/*59013*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*59016*/       OPC_EmitInteger, MVT::i32, 14, 
/*59019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*59033*/     0, /*End of Scope*/
/*59034*/   /*SwitchOpcode*/ 122|128,1/*250*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->59288
/*59038*/     OPC_RecordChild0, // #0 = $V
/*59039*/     OPC_Scope, 64, /*->59105*/ // 5 children in Scope
/*59041*/       OPC_CheckChild0Type, MVT::v2i32,
/*59043*/       OPC_RecordChild1, // #1 = $lane
/*59044*/       OPC_MoveChild, 1,
/*59046*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59049*/       OPC_MoveParent,
/*59050*/       OPC_CheckType, MVT::i32,
/*59052*/       OPC_Scope, 21, /*->59075*/ // 2 children in Scope
/*59054*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP2()) && (!Subtarget->isSwift())
/*59056*/         OPC_EmitConvertToTarget, 1,
/*59058*/         OPC_EmitInteger, MVT::i32, 14, 
/*59061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*59075*/       /*Scope*/ 28, /*->59104*/
/*59076*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*59078*/         OPC_EmitConvertToTarget, 1,
/*59080*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*59083*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59092*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59095*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*59104*/       0, /*End of Scope*/
/*59105*/     /*Scope*/ 81, /*->59187*/
/*59106*/       OPC_CheckChild0Type, MVT::v4i32,
/*59108*/       OPC_RecordChild1, // #1 = $lane
/*59109*/       OPC_MoveChild, 1,
/*59111*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59114*/       OPC_MoveParent,
/*59115*/       OPC_CheckType, MVT::i32,
/*59117*/       OPC_Scope, 38, /*->59157*/ // 2 children in Scope
/*59119*/         OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*59121*/         OPC_EmitConvertToTarget, 1,
/*59123*/         OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*59126*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59135*/         OPC_EmitConvertToTarget, 1,
/*59137*/         OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*59140*/         OPC_EmitInteger, MVT::i32, 14, 
/*59143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59146*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*59157*/       /*Scope*/ 28, /*->59186*/
/*59158*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*59160*/         OPC_EmitConvertToTarget, 1,
/*59162*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*59165*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59174*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59177*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*59186*/       0, /*End of Scope*/
/*59187*/     /*Scope*/ 23, /*->59211*/
/*59188*/       OPC_RecordChild1, // #1 = $src2
/*59189*/       OPC_MoveChild, 1,
/*59191*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59194*/       OPC_MoveParent,
/*59195*/       OPC_CheckType, MVT::f64,
/*59197*/       OPC_EmitConvertToTarget, 1,
/*59199*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*59202*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*59211*/     /*Scope*/ 37, /*->59249*/
/*59212*/       OPC_CheckChild0Type, MVT::v2f32,
/*59214*/       OPC_RecordChild1, // #1 = $src2
/*59215*/       OPC_MoveChild, 1,
/*59217*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59220*/       OPC_MoveParent,
/*59221*/       OPC_CheckType, MVT::f32,
/*59223*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59226*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59235*/       OPC_EmitConvertToTarget, 1,
/*59237*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*59240*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59249*/     /*Scope*/ 37, /*->59287*/
/*59250*/       OPC_CheckChild0Type, MVT::v4f32,
/*59252*/       OPC_RecordChild1, // #1 = $src2
/*59253*/       OPC_MoveChild, 1,
/*59255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59258*/       OPC_MoveParent,
/*59259*/       OPC_CheckType, MVT::f32,
/*59261*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*59264*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59273*/       OPC_EmitConvertToTarget, 1,
/*59275*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*59278*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59287*/     0, /*End of Scope*/
/*59288*/   /*SwitchOpcode*/ 105|128,2/*361*/, TARGET_VAL(ISD::FP_TO_SINT),// ->59653
/*59292*/     OPC_Scope, 56|128,1/*184*/, /*->59479*/ // 2 children in Scope
/*59295*/       OPC_MoveChild, 0,
/*59297*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::FROUND),// ->59358
/*59301*/         OPC_RecordChild0, // #0 = $a
/*59302*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59330
/*59305*/           OPC_MoveParent,
/*59306*/           OPC_CheckType, MVT::i32,
/*59308*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59310*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTASS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59318*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59321*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*59330*/         /*SwitchType*/ 25, MVT::f64,// ->59357
/*59332*/           OPC_MoveParent,
/*59333*/           OPC_CheckType, MVT::i32,
/*59335*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59337*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTASD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59345*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59348*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*59357*/         0, // EndSwitchType
/*59358*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FCEIL),// ->59418
/*59361*/         OPC_RecordChild0, // #0 = $a
/*59362*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59390
/*59365*/           OPC_MoveParent,
/*59366*/           OPC_CheckType, MVT::i32,
/*59368*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59370*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59378*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59381*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*59390*/         /*SwitchType*/ 25, MVT::f64,// ->59417
/*59392*/           OPC_MoveParent,
/*59393*/           OPC_CheckType, MVT::i32,
/*59395*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59397*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59405*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59408*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*59417*/         0, // EndSwitchType
/*59418*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FFLOOR),// ->59478
/*59421*/         OPC_RecordChild0, // #0 = $a
/*59422*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59450
/*59425*/           OPC_MoveParent,
/*59426*/           OPC_CheckType, MVT::i32,
/*59428*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59430*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59438*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59441*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*59450*/         /*SwitchType*/ 25, MVT::f64,// ->59477
/*59452*/           OPC_MoveParent,
/*59453*/           OPC_CheckType, MVT::i32,
/*59455*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59457*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59465*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59468*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*59477*/         0, // EndSwitchType
/*59478*/       0, // EndSwitchOpcode
/*59479*/     /*Scope*/ 43|128,1/*171*/, /*->59652*/
/*59481*/       OPC_RecordChild0, // #0 = $a
/*59482*/       OPC_SwitchType /*3 cases */, 122, MVT::i32,// ->59607
/*59485*/         OPC_Scope, 32, /*->59519*/ // 2 children in Scope
/*59487*/           OPC_CheckChild0Type, MVT::f64,
/*59489*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*59491*/           OPC_EmitInteger, MVT::i32, 14, 
/*59494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59497*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZD), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59507*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59510*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*59519*/         /*Scope*/ 86, /*->59606*/
/*59520*/           OPC_CheckChild0Type, MVT::f32,
/*59522*/           OPC_Scope, 30, /*->59554*/ // 2 children in Scope
/*59524*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59526*/             OPC_EmitInteger, MVT::i32, 14, 
/*59529*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59532*/             OPC_EmitNode, TARGET_VAL(ARM::VTOSIZS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59542*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59545*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*59554*/           /*Scope*/ 50, /*->59605*/
/*59555*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59557*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59564*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59567*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59577*/             OPC_EmitInteger, MVT::i32, 14, 
/*59580*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59583*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59593*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59596*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59605*/           0, /*End of Scope*/
/*59606*/         0, /*End of Scope*/
/*59607*/       /*SwitchType*/ 20, MVT::v2i32,// ->59629
/*59609*/         OPC_CheckChild0Type, MVT::v2f32,
/*59611*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59613*/         OPC_EmitInteger, MVT::i32, 14, 
/*59616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59619*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*59629*/       /*SwitchType*/ 20, MVT::v4i32,// ->59651
/*59631*/         OPC_CheckChild0Type, MVT::v4f32,
/*59633*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59635*/         OPC_EmitInteger, MVT::i32, 14, 
/*59638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59641*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*59651*/       0, // EndSwitchType
/*59652*/     0, /*End of Scope*/
/*59653*/   /*SwitchOpcode*/ 105|128,2/*361*/, TARGET_VAL(ISD::FP_TO_UINT),// ->60018
/*59657*/     OPC_Scope, 56|128,1/*184*/, /*->59844*/ // 2 children in Scope
/*59660*/       OPC_MoveChild, 0,
/*59662*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::FROUND),// ->59723
/*59666*/         OPC_RecordChild0, // #0 = $a
/*59667*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59695
/*59670*/           OPC_MoveParent,
/*59671*/           OPC_CheckType, MVT::i32,
/*59673*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59675*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTAUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59683*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59686*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*59695*/         /*SwitchType*/ 25, MVT::f64,// ->59722
/*59697*/           OPC_MoveParent,
/*59698*/           OPC_CheckType, MVT::i32,
/*59700*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59702*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTAUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59710*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59713*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*59722*/         0, // EndSwitchType
/*59723*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FCEIL),// ->59783
/*59726*/         OPC_RecordChild0, // #0 = $a
/*59727*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59755
/*59730*/           OPC_MoveParent,
/*59731*/           OPC_CheckType, MVT::i32,
/*59733*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59735*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59743*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59746*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*59755*/         /*SwitchType*/ 25, MVT::f64,// ->59782
/*59757*/           OPC_MoveParent,
/*59758*/           OPC_CheckType, MVT::i32,
/*59760*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59762*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59770*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59773*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*59782*/         0, // EndSwitchType
/*59783*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FFLOOR),// ->59843
/*59786*/         OPC_RecordChild0, // #0 = $a
/*59787*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59815
/*59790*/           OPC_MoveParent,
/*59791*/           OPC_CheckType, MVT::i32,
/*59793*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59795*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59803*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59806*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*59815*/         /*SwitchType*/ 25, MVT::f64,// ->59842
/*59817*/           OPC_MoveParent,
/*59818*/           OPC_CheckType, MVT::i32,
/*59820*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59822*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59830*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59833*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*59842*/         0, // EndSwitchType
/*59843*/       0, // EndSwitchOpcode
/*59844*/     /*Scope*/ 43|128,1/*171*/, /*->60017*/
/*59846*/       OPC_RecordChild0, // #0 = $a
/*59847*/       OPC_SwitchType /*3 cases */, 122, MVT::i32,// ->59972
/*59850*/         OPC_Scope, 32, /*->59884*/ // 2 children in Scope
/*59852*/           OPC_CheckChild0Type, MVT::f64,
/*59854*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*59856*/           OPC_EmitInteger, MVT::i32, 14, 
/*59859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59862*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZD), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59872*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59875*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*59884*/         /*Scope*/ 86, /*->59971*/
/*59885*/           OPC_CheckChild0Type, MVT::f32,
/*59887*/           OPC_Scope, 30, /*->59919*/ // 2 children in Scope
/*59889*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59891*/             OPC_EmitInteger, MVT::i32, 14, 
/*59894*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59897*/             OPC_EmitNode, TARGET_VAL(ARM::VTOUIZS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59907*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59910*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*59919*/           /*Scope*/ 50, /*->59970*/
/*59920*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59922*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59929*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59932*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59942*/             OPC_EmitInteger, MVT::i32, 14, 
/*59945*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59948*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59958*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59961*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59970*/           0, /*End of Scope*/
/*59971*/         0, /*End of Scope*/
/*59972*/       /*SwitchType*/ 20, MVT::v2i32,// ->59994
/*59974*/         OPC_CheckChild0Type, MVT::v2f32,
/*59976*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59978*/         OPC_EmitInteger, MVT::i32, 14, 
/*59981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*59994*/       /*SwitchType*/ 20, MVT::v4i32,// ->60016
/*59996*/         OPC_CheckChild0Type, MVT::v4f32,
/*59998*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60000*/         OPC_EmitInteger, MVT::i32, 14, 
/*60003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*60016*/       0, // EndSwitchType
/*60017*/     0, /*End of Scope*/
/*60018*/   /*SwitchOpcode*/ 70|128,2/*326*/, TARGET_VAL(ISD::Constant),// ->60348
/*60022*/     OPC_RecordNode, // #0 = $imm
/*60023*/     OPC_CheckType, MVT::i32,
/*60025*/     OPC_Scope, 26, /*->60053*/ // 11 children in Scope
/*60027*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*60029*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60031*/       OPC_EmitConvertToTarget, 0,
/*60033*/       OPC_EmitInteger, MVT::i32, 14, 
/*60036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*60053*/     /*Scope*/ 26, /*->60080*/
/*60054*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*60056*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60058*/       OPC_EmitConvertToTarget, 0,
/*60060*/       OPC_EmitInteger, MVT::i32, 14, 
/*60063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*60080*/     /*Scope*/ 22, /*->60103*/
/*60081*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*60083*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*60085*/       OPC_EmitConvertToTarget, 0,
/*60087*/       OPC_EmitInteger, MVT::i32, 14, 
/*60090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60093*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*60103*/     /*Scope*/ 29, /*->60133*/
/*60104*/       OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*60106*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60108*/       OPC_EmitConvertToTarget, 0,
/*60110*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*60113*/       OPC_EmitInteger, MVT::i32, 14, 
/*60116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60119*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60122*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*60133*/     /*Scope*/ 14, /*->60148*/
/*60134*/       OPC_CheckPredicate, 111, // Predicate_arm_i32imm
/*60136*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60138*/       OPC_EmitConvertToTarget, 0,
/*60140*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*60148*/     /*Scope*/ 26, /*->60175*/
/*60149*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*60151*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60153*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60156*/       OPC_EmitConvertToTarget, 0,
/*60158*/       OPC_EmitInteger, MVT::i32, 14, 
/*60161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*60175*/     /*Scope*/ 22, /*->60198*/
/*60176*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*60178*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60180*/       OPC_EmitConvertToTarget, 0,
/*60182*/       OPC_EmitInteger, MVT::i32, 14, 
/*60185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60188*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*60198*/     /*Scope*/ 29, /*->60228*/
/*60199*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*60201*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60203*/       OPC_EmitConvertToTarget, 0,
/*60205*/       OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*60208*/       OPC_EmitInteger, MVT::i32, 14, 
/*60211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*60228*/     /*Scope*/ 55, /*->60284*/
/*60229*/       OPC_CheckPredicate, 112, // Predicate_thumb_immshifted
/*60231*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60233*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60236*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60239*/       OPC_EmitConvertToTarget, 0,
/*60241*/       OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*60244*/       OPC_EmitInteger, MVT::i32, 14, 
/*60247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60250*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60261*/       OPC_EmitConvertToTarget, 0,
/*60263*/       OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*60266*/       OPC_EmitInteger, MVT::i32, 14, 
/*60269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60272*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*60284*/     /*Scope*/ 49, /*->60334*/
/*60285*/       OPC_CheckPredicate, 113, // Predicate_imm0_255_comp
/*60287*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60289*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60292*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60295*/       OPC_EmitConvertToTarget, 0,
/*60297*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*60300*/       OPC_EmitInteger, MVT::i32, 14, 
/*60303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60306*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60317*/       OPC_EmitInteger, MVT::i32, 14, 
/*60320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*60334*/     /*Scope*/ 12, /*->60347*/
/*60335*/       OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60337*/       OPC_EmitConvertToTarget, 0,
/*60339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*60347*/     0, /*End of Scope*/
/*60348*/   /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TRAP),// ->60384
/*60351*/     OPC_RecordNode, // #0 = 'trap' chained node
/*60352*/     OPC_Scope, 9, /*->60363*/ // 3 children in Scope
/*60354*/       OPC_CheckPatternPredicate, 59, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*60356*/       OPC_EmitMergeInputChains1_0,
/*60357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*60363*/     /*Scope*/ 9, /*->60373*/
/*60364*/       OPC_CheckPatternPredicate, 60, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*60366*/       OPC_EmitMergeInputChains1_0,
/*60367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*60373*/     /*Scope*/ 9, /*->60383*/
/*60374*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60376*/       OPC_EmitMergeInputChains1_0,
/*60377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*60383*/     0, /*End of Scope*/
/*60384*/   /*SwitchOpcode*/ 58, TARGET_VAL(ARMISD::RET_FLAG),// ->60445
/*60387*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*60388*/     OPC_CaptureGlueInput,
/*60389*/     OPC_Scope, 17, /*->60408*/ // 3 children in Scope
/*60391*/       OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*60393*/       OPC_EmitMergeInputChains1_0,
/*60394*/       OPC_EmitInteger, MVT::i32, 14, 
/*60397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*60408*/     /*Scope*/ 17, /*->60426*/
/*60409*/       OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60411*/       OPC_EmitMergeInputChains1_0,
/*60412*/       OPC_EmitInteger, MVT::i32, 14, 
/*60415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*60426*/     /*Scope*/ 17, /*->60444*/
/*60427*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60429*/       OPC_EmitMergeInputChains1_0,
/*60430*/       OPC_EmitInteger, MVT::i32, 14, 
/*60433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*60444*/     0, /*End of Scope*/
/*60445*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::BRIND),// ->60495
/*60448*/     OPC_RecordNode, // #0 = 'brind' chained node
/*60449*/     OPC_RecordChild1, // #1 = $dst
/*60450*/     OPC_CheckChild1Type, MVT::i32,
/*60452*/     OPC_Scope, 10, /*->60464*/ // 3 children in Scope
/*60454*/       OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*60456*/       OPC_EmitMergeInputChains1_0,
/*60457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*60464*/     /*Scope*/ 10, /*->60475*/
/*60465*/       OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60467*/       OPC_EmitMergeInputChains1_0,
/*60468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*60475*/     /*Scope*/ 18, /*->60494*/
/*60476*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60478*/       OPC_EmitMergeInputChains1_0,
/*60479*/       OPC_EmitInteger, MVT::i32, 14, 
/*60482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60485*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*60494*/     0, /*End of Scope*/
/*60495*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BR),// ->60557
/*60498*/     OPC_RecordNode, // #0 = 'br' chained node
/*60499*/     OPC_RecordChild1, // #1 = $target
/*60500*/     OPC_MoveChild, 1,
/*60502*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*60505*/     OPC_MoveParent,
/*60506*/     OPC_Scope, 10, /*->60518*/ // 3 children in Scope
/*60508*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60510*/       OPC_EmitMergeInputChains1_0,
/*60511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*60518*/     /*Scope*/ 18, /*->60537*/
/*60519*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60521*/       OPC_EmitMergeInputChains1_0,
/*60522*/       OPC_EmitInteger, MVT::i32, 14, 
/*60525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*60537*/     /*Scope*/ 18, /*->60556*/
/*60538*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60540*/       OPC_EmitMergeInputChains1_0,
/*60541*/       OPC_EmitInteger, MVT::i32, 14, 
/*60544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*60556*/     0, /*End of Scope*/
/*60557*/   /*SwitchOpcode*/ 40, TARGET_VAL(ARMISD::RRX),// ->60600
/*60560*/     OPC_CaptureGlueInput,
/*60561*/     OPC_RecordChild0, // #0 = $Rm
/*60562*/     OPC_CheckType, MVT::i32,
/*60564*/     OPC_Scope, 10, /*->60576*/ // 2 children in Scope
/*60566*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*60576*/     /*Scope*/ 22, /*->60599*/
/*60577*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60579*/       OPC_EmitInteger, MVT::i32, 14, 
/*60582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*60599*/     0, /*End of Scope*/
/*60600*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRL_FLAG),// ->60640
/*60603*/     OPC_RecordChild0, // #0 = $src
/*60604*/     OPC_CheckType, MVT::i32,
/*60606*/     OPC_Scope, 11, /*->60619*/ // 2 children in Scope
/*60608*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*60619*/     /*Scope*/ 19, /*->60639*/
/*60620*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60622*/       OPC_EmitInteger, MVT::i32, 14, 
/*60625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60628*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*60639*/     0, /*End of Scope*/
/*60640*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRA_FLAG),// ->60680
/*60643*/     OPC_RecordChild0, // #0 = $src
/*60644*/     OPC_CheckType, MVT::i32,
/*60646*/     OPC_Scope, 11, /*->60659*/ // 2 children in Scope
/*60648*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*60659*/     /*Scope*/ 19, /*->60679*/
/*60660*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60662*/       OPC_EmitInteger, MVT::i32, 14, 
/*60665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*60679*/     0, /*End of Scope*/
/*60680*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::MULHS),// ->60729
/*60683*/     OPC_RecordChild0, // #0 = $Rn
/*60684*/     OPC_RecordChild1, // #1 = $Rm
/*60685*/     OPC_CheckType, MVT::i32,
/*60687*/     OPC_Scope, 19, /*->60708*/ // 2 children in Scope
/*60689*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*60691*/       OPC_EmitInteger, MVT::i32, 14, 
/*60694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60708*/     /*Scope*/ 19, /*->60728*/
/*60709*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*60711*/       OPC_EmitInteger, MVT::i32, 14, 
/*60714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60717*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60728*/     0, /*End of Scope*/
/*60729*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SDIV),// ->60778
/*60732*/     OPC_RecordChild0, // #0 = $Rn
/*60733*/     OPC_RecordChild1, // #1 = $Rm
/*60734*/     OPC_CheckType, MVT::i32,
/*60736*/     OPC_Scope, 19, /*->60757*/ // 2 children in Scope
/*60738*/       OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*60740*/       OPC_EmitInteger, MVT::i32, 14, 
/*60743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60757*/     /*Scope*/ 19, /*->60777*/
/*60758*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*60760*/       OPC_EmitInteger, MVT::i32, 14, 
/*60763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60777*/     0, /*End of Scope*/
/*60778*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::UDIV),// ->60827
/*60781*/     OPC_RecordChild0, // #0 = $Rn
/*60782*/     OPC_RecordChild1, // #1 = $Rm
/*60783*/     OPC_CheckType, MVT::i32,
/*60785*/     OPC_Scope, 19, /*->60806*/ // 2 children in Scope
/*60787*/       OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*60789*/       OPC_EmitInteger, MVT::i32, 14, 
/*60792*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60806*/     /*Scope*/ 19, /*->60826*/
/*60807*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*60809*/       OPC_EmitInteger, MVT::i32, 14, 
/*60812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60826*/     0, /*End of Scope*/
/*60827*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::CTLZ),// ->60996
/*60831*/     OPC_RecordChild0, // #0 = $Rm
/*60832*/     OPC_SwitchType /*7 cases */, 40, MVT::i32,// ->60875
/*60835*/       OPC_Scope, 18, /*->60855*/ // 2 children in Scope
/*60837*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*60839*/         OPC_EmitInteger, MVT::i32, 14, 
/*60842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60845*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*60855*/       /*Scope*/ 18, /*->60874*/
/*60856*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60858*/         OPC_EmitInteger, MVT::i32, 14, 
/*60861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60864*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*60874*/       0, /*End of Scope*/
/*60875*/     /*SwitchType*/ 18, MVT::v8i8,// ->60895
/*60877*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60879*/       OPC_EmitInteger, MVT::i32, 14, 
/*60882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*60895*/     /*SwitchType*/ 18, MVT::v4i16,// ->60915
/*60897*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60899*/       OPC_EmitInteger, MVT::i32, 14, 
/*60902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*60915*/     /*SwitchType*/ 18, MVT::v2i32,// ->60935
/*60917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60919*/       OPC_EmitInteger, MVT::i32, 14, 
/*60922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*60935*/     /*SwitchType*/ 18, MVT::v16i8,// ->60955
/*60937*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60939*/       OPC_EmitInteger, MVT::i32, 14, 
/*60942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*60955*/     /*SwitchType*/ 18, MVT::v8i16,// ->60975
/*60957*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60959*/       OPC_EmitInteger, MVT::i32, 14, 
/*60962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60965*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*60975*/     /*SwitchType*/ 18, MVT::v4i32,// ->60995
/*60977*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60979*/       OPC_EmitInteger, MVT::i32, 14, 
/*60982*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60985*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*60995*/     0, // EndSwitchType
/*60996*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::RBIT),// ->61042
/*60999*/     OPC_RecordChild0, // #0 = $Rm
/*61000*/     OPC_CheckType, MVT::i32,
/*61002*/     OPC_Scope, 18, /*->61022*/ // 2 children in Scope
/*61004*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*61006*/       OPC_EmitInteger, MVT::i32, 14, 
/*61009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*61022*/     /*Scope*/ 18, /*->61041*/
/*61023*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*61025*/       OPC_EmitInteger, MVT::i32, 14, 
/*61028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*61041*/     0, /*End of Scope*/
/*61042*/   /*SwitchOpcode*/ 62, TARGET_VAL(ISD::BSWAP),// ->61107
/*61045*/     OPC_RecordChild0, // #0 = $Rm
/*61046*/     OPC_CheckType, MVT::i32,
/*61048*/     OPC_Scope, 18, /*->61068*/ // 3 children in Scope
/*61050*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*61052*/       OPC_EmitInteger, MVT::i32, 14, 
/*61055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*61068*/     /*Scope*/ 18, /*->61087*/
/*61069*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*61071*/       OPC_EmitInteger, MVT::i32, 14, 
/*61074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61077*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*61087*/     /*Scope*/ 18, /*->61106*/
/*61088*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*61090*/       OPC_EmitInteger, MVT::i32, 14, 
/*61093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*61106*/     0, /*End of Scope*/
/*61107*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::THREAD_POINTER),// ->61134
/*61110*/     OPC_CheckType, MVT::i32,
/*61112*/     OPC_Scope, 9, /*->61123*/ // 2 children in Scope
/*61114*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*61123*/     /*Scope*/ 9, /*->61133*/
/*61124*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*61126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*61133*/     0, /*End of Scope*/
/*61134*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->61172
/*61137*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*61138*/     OPC_RecordChild1, // #1 = $src
/*61139*/     OPC_CheckChild1Type, MVT::i32,
/*61141*/     OPC_RecordChild2, // #2 = $scratch
/*61142*/     OPC_CheckChild2Type, MVT::i32,
/*61144*/     OPC_Scope, 12, /*->61158*/ // 2 children in Scope
/*61146*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61148*/       OPC_EmitMergeInputChains1_0,
/*61149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61158*/     /*Scope*/ 12, /*->61171*/
/*61159*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*61161*/       OPC_EmitMergeInputChains1_0,
/*61162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61171*/     0, /*End of Scope*/
/*61172*/   /*SwitchOpcode*/ 42, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->61217
/*61175*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*61176*/     OPC_RecordChild1, // #1 = $zero
/*61177*/     OPC_CheckChild1Type, MVT::i32,
/*61179*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*61181*/     OPC_EmitMergeInputChains1_0,
/*61182*/     OPC_EmitInteger, MVT::i32, 15, 
/*61185*/     OPC_EmitInteger, MVT::i32, 0, 
/*61188*/     OPC_EmitInteger, MVT::i32, 7, 
/*61191*/     OPC_EmitInteger, MVT::i32, 10, 
/*61194*/     OPC_EmitInteger, MVT::i32, 5, 
/*61197*/     OPC_EmitInteger, MVT::i32, 14, 
/*61200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*61217*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::ADDE),// ->61248
/*61220*/     OPC_CaptureGlueInput,
/*61221*/     OPC_RecordChild0, // #0 = $Rn
/*61222*/     OPC_RecordChild1, // #1 = $Rm
/*61223*/     OPC_CheckType, MVT::i32,
/*61225*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61227*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61230*/     OPC_EmitInteger, MVT::i32, 14, 
/*61233*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61236*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*61248*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::SUBE),// ->61279
/*61251*/     OPC_CaptureGlueInput,
/*61252*/     OPC_RecordChild0, // #0 = $Rn
/*61253*/     OPC_RecordChild1, // #1 = $Rm
/*61254*/     OPC_CheckType, MVT::i32,
/*61256*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61258*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61261*/     OPC_EmitInteger, MVT::i32, 14, 
/*61264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*61279*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBC),// ->61309
/*61282*/     OPC_RecordChild0, // #0 = $lhs
/*61283*/     OPC_RecordChild1, // #1 = $rhs
/*61284*/     OPC_CheckType, MVT::i32,
/*61286*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61288*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61291*/     OPC_EmitInteger, MVT::i32, 14, 
/*61294*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61297*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*61309*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::CMPFP),// ->61359
/*61312*/     OPC_RecordChild0, // #0 = $Dd
/*61313*/     OPC_Scope, 21, /*->61336*/ // 2 children in Scope
/*61315*/       OPC_CheckChild0Type, MVT::f64,
/*61317*/       OPC_RecordChild1, // #1 = $Dm
/*61318*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*61320*/       OPC_EmitInteger, MVT::i32, 14, 
/*61323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*61336*/     /*Scope*/ 21, /*->61358*/
/*61337*/       OPC_CheckChild0Type, MVT::f32,
/*61339*/       OPC_RecordChild1, // #1 = $Sm
/*61340*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61342*/       OPC_EmitInteger, MVT::i32, 14, 
/*61345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*61358*/     0, /*End of Scope*/
/*61359*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::CMPFPw0),// ->61405
/*61362*/     OPC_RecordChild0, // #0 = $Dd
/*61363*/     OPC_Scope, 19, /*->61384*/ // 2 children in Scope
/*61365*/       OPC_CheckChild0Type, MVT::f64,
/*61367*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*61369*/       OPC_EmitInteger, MVT::i32, 14, 
/*61372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*61384*/     /*Scope*/ 19, /*->61404*/
/*61385*/       OPC_CheckChild0Type, MVT::f32,
/*61387*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61389*/       OPC_EmitInteger, MVT::i32, 14, 
/*61392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61395*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*61404*/     0, /*End of Scope*/
/*61405*/   /*SwitchOpcode*/ 72|128,13/*1736*/, TARGET_VAL(ISD::BITCAST),// ->63145
/*61409*/     OPC_Scope, 23, /*->61434*/ // 3 children in Scope
/*61411*/       OPC_RecordChild0, // #0 = $Sn
/*61412*/       OPC_CheckChild0Type, MVT::f32,
/*61414*/       OPC_CheckType, MVT::i32,
/*61416*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61418*/       OPC_EmitInteger, MVT::i32, 14, 
/*61421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*61434*/     /*Scope*/ 34, /*->61469*/
/*61435*/       OPC_MoveChild, 0,
/*61437*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*61440*/       OPC_RecordChild0, // #0 = $src
/*61441*/       OPC_CheckChild0Type, MVT::v2i32,
/*61443*/       OPC_RecordChild1, // #1 = $lane
/*61444*/       OPC_MoveChild, 1,
/*61446*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61449*/       OPC_MoveParent,
/*61450*/       OPC_CheckType, MVT::i32,
/*61452*/       OPC_MoveParent,
/*61453*/       OPC_CheckType, MVT::f32,
/*61455*/       OPC_EmitConvertToTarget, 1,
/*61457*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*61460*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*61469*/     /*Scope*/ 9|128,13/*1673*/, /*->63144*/
/*61471*/       OPC_RecordChild0, // #0 = $src
/*61472*/       OPC_Scope, 125, /*->61599*/ // 13 children in Scope
/*61474*/         OPC_CheckChild0Type, MVT::v1i64,
/*61476*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->61482
/*61479*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*61482*/         /*SwitchType*/ 27, MVT::v2i32,// ->61511
/*61484*/           OPC_Scope, 5, /*->61491*/ // 2 children in Scope
/*61486*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61488*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61491*/           /*Scope*/ 18, /*->61510*/
/*61492*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61494*/             OPC_EmitInteger, MVT::i32, 14, 
/*61497*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61500*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*61510*/           0, /*End of Scope*/
/*61511*/         /*SwitchType*/ 27, MVT::v4i16,// ->61540
/*61513*/           OPC_Scope, 5, /*->61520*/ // 2 children in Scope
/*61515*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61517*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61520*/           /*Scope*/ 18, /*->61539*/
/*61521*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61523*/             OPC_EmitInteger, MVT::i32, 14, 
/*61526*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61529*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*61539*/           0, /*End of Scope*/
/*61540*/         /*SwitchType*/ 27, MVT::v8i8,// ->61569
/*61542*/           OPC_Scope, 5, /*->61549*/ // 2 children in Scope
/*61544*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61546*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61549*/           /*Scope*/ 18, /*->61568*/
/*61550*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61552*/             OPC_EmitInteger, MVT::i32, 14, 
/*61555*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61558*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*61568*/           0, /*End of Scope*/
/*61569*/         /*SwitchType*/ 27, MVT::v2f32,// ->61598
/*61571*/           OPC_Scope, 5, /*->61578*/ // 2 children in Scope
/*61573*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61575*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61578*/           /*Scope*/ 18, /*->61597*/
/*61579*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61581*/             OPC_EmitInteger, MVT::i32, 14, 
/*61584*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61587*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*61597*/           0, /*End of Scope*/
/*61598*/         0, // EndSwitchType
/*61599*/       /*Scope*/ 125, /*->61725*/
/*61600*/         OPC_CheckChild0Type, MVT::v2i32,
/*61602*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->61632
/*61605*/           OPC_Scope, 5, /*->61612*/ // 2 children in Scope
/*61607*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61609*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61612*/           /*Scope*/ 18, /*->61631*/
/*61613*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61615*/             OPC_EmitInteger, MVT::i32, 14, 
/*61618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*61631*/           0, /*End of Scope*/
/*61632*/         /*SwitchType*/ 27, MVT::v1i64,// ->61661
/*61634*/           OPC_Scope, 5, /*->61641*/ // 2 children in Scope
/*61636*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61638*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61641*/           /*Scope*/ 18, /*->61660*/
/*61642*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61644*/             OPC_EmitInteger, MVT::i32, 14, 
/*61647*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61650*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*61660*/           0, /*End of Scope*/
/*61661*/         /*SwitchType*/ 27, MVT::v4i16,// ->61690
/*61663*/           OPC_Scope, 5, /*->61670*/ // 2 children in Scope
/*61665*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61667*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61670*/           /*Scope*/ 18, /*->61689*/
/*61671*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61673*/             OPC_EmitInteger, MVT::i32, 14, 
/*61676*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61679*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*61689*/           0, /*End of Scope*/
/*61690*/         /*SwitchType*/ 27, MVT::v8i8,// ->61719
/*61692*/           OPC_Scope, 5, /*->61699*/ // 2 children in Scope
/*61694*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61696*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61699*/           /*Scope*/ 18, /*->61718*/
/*61700*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61702*/             OPC_EmitInteger, MVT::i32, 14, 
/*61705*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61708*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*61718*/           0, /*End of Scope*/
/*61719*/         /*SwitchType*/ 3, MVT::v2f32,// ->61724
/*61721*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*61724*/         0, // EndSwitchType
/*61725*/       /*Scope*/ 21|128,1/*149*/, /*->61876*/
/*61727*/         OPC_CheckChild0Type, MVT::v4i16,
/*61729*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->61759
/*61732*/           OPC_Scope, 5, /*->61739*/ // 2 children in Scope
/*61734*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61736*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61739*/           /*Scope*/ 18, /*->61758*/
/*61740*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61742*/             OPC_EmitInteger, MVT::i32, 14, 
/*61745*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61748*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*61758*/           0, /*End of Scope*/
/*61759*/         /*SwitchType*/ 27, MVT::v1i64,// ->61788
/*61761*/           OPC_Scope, 5, /*->61768*/ // 2 children in Scope
/*61763*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61765*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61768*/           /*Scope*/ 18, /*->61787*/
/*61769*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61771*/             OPC_EmitInteger, MVT::i32, 14, 
/*61774*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61777*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*61787*/           0, /*End of Scope*/
/*61788*/         /*SwitchType*/ 27, MVT::v2i32,// ->61817
/*61790*/           OPC_Scope, 5, /*->61797*/ // 2 children in Scope
/*61792*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61794*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61797*/           /*Scope*/ 18, /*->61816*/
/*61798*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61800*/             OPC_EmitInteger, MVT::i32, 14, 
/*61803*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61806*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*61816*/           0, /*End of Scope*/
/*61817*/         /*SwitchType*/ 27, MVT::v8i8,// ->61846
/*61819*/           OPC_Scope, 5, /*->61826*/ // 2 children in Scope
/*61821*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61823*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61826*/           /*Scope*/ 18, /*->61845*/
/*61827*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61829*/             OPC_EmitInteger, MVT::i32, 14, 
/*61832*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61835*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*61845*/           0, /*End of Scope*/
/*61846*/         /*SwitchType*/ 27, MVT::v2f32,// ->61875
/*61848*/           OPC_Scope, 5, /*->61855*/ // 2 children in Scope
/*61850*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61852*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61855*/           /*Scope*/ 18, /*->61874*/
/*61856*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61858*/             OPC_EmitInteger, MVT::i32, 14, 
/*61861*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61864*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*61874*/           0, /*End of Scope*/
/*61875*/         0, // EndSwitchType
/*61876*/       /*Scope*/ 21|128,1/*149*/, /*->62027*/
/*61878*/         OPC_CheckChild0Type, MVT::v8i8,
/*61880*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->61910
/*61883*/           OPC_Scope, 5, /*->61890*/ // 2 children in Scope
/*61885*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61887*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61890*/           /*Scope*/ 18, /*->61909*/
/*61891*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61893*/             OPC_EmitInteger, MVT::i32, 14, 
/*61896*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61899*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*61909*/           0, /*End of Scope*/
/*61910*/         /*SwitchType*/ 27, MVT::v1i64,// ->61939
/*61912*/           OPC_Scope, 5, /*->61919*/ // 2 children in Scope
/*61914*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61916*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61919*/           /*Scope*/ 18, /*->61938*/
/*61920*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61922*/             OPC_EmitInteger, MVT::i32, 14, 
/*61925*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61928*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*61938*/           0, /*End of Scope*/
/*61939*/         /*SwitchType*/ 27, MVT::v2i32,// ->61968
/*61941*/           OPC_Scope, 5, /*->61948*/ // 2 children in Scope
/*61943*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61945*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61948*/           /*Scope*/ 18, /*->61967*/
/*61949*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61951*/             OPC_EmitInteger, MVT::i32, 14, 
/*61954*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61957*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*61967*/           0, /*End of Scope*/
/*61968*/         /*SwitchType*/ 27, MVT::v4i16,// ->61997
/*61970*/           OPC_Scope, 5, /*->61977*/ // 2 children in Scope
/*61972*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61974*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61977*/           /*Scope*/ 18, /*->61996*/
/*61978*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61980*/             OPC_EmitInteger, MVT::i32, 14, 
/*61983*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61986*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*61996*/           0, /*End of Scope*/
/*61997*/         /*SwitchType*/ 27, MVT::v2f32,// ->62026
/*61999*/           OPC_Scope, 5, /*->62006*/ // 2 children in Scope
/*62001*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62003*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62006*/           /*Scope*/ 18, /*->62025*/
/*62007*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62009*/             OPC_EmitInteger, MVT::i32, 14, 
/*62012*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62015*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*62025*/           0, /*End of Scope*/
/*62026*/         0, // EndSwitchType
/*62027*/       /*Scope*/ 125, /*->62153*/
/*62028*/         OPC_CheckChild0Type, MVT::v2f32,
/*62030*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->62060
/*62033*/           OPC_Scope, 5, /*->62040*/ // 2 children in Scope
/*62035*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62037*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*62040*/           /*Scope*/ 18, /*->62059*/
/*62041*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62043*/             OPC_EmitInteger, MVT::i32, 14, 
/*62046*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62049*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*62059*/           0, /*End of Scope*/
/*62060*/         /*SwitchType*/ 27, MVT::v1i64,// ->62089
/*62062*/           OPC_Scope, 5, /*->62069*/ // 2 children in Scope
/*62064*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62066*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*62069*/           /*Scope*/ 18, /*->62088*/
/*62070*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62072*/             OPC_EmitInteger, MVT::i32, 14, 
/*62075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62078*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*62088*/           0, /*End of Scope*/
/*62089*/         /*SwitchType*/ 3, MVT::v2i32,// ->62094
/*62091*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*62094*/         /*SwitchType*/ 27, MVT::v4i16,// ->62123
/*62096*/           OPC_Scope, 5, /*->62103*/ // 2 children in Scope
/*62098*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62100*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62103*/           /*Scope*/ 18, /*->62122*/
/*62104*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62106*/             OPC_EmitInteger, MVT::i32, 14, 
/*62109*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62112*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*62122*/           0, /*End of Scope*/
/*62123*/         /*SwitchType*/ 27, MVT::v8i8,// ->62152
/*62125*/           OPC_Scope, 5, /*->62132*/ // 2 children in Scope
/*62127*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62129*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*62132*/           /*Scope*/ 18, /*->62151*/
/*62133*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62135*/             OPC_EmitInteger, MVT::i32, 14, 
/*62138*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62141*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*62151*/           0, /*End of Scope*/
/*62152*/         0, // EndSwitchType
/*62153*/       /*Scope*/ 57, /*->62211*/
/*62154*/         OPC_CheckChild0Type, MVT::i32,
/*62156*/         OPC_CheckType, MVT::f32,
/*62158*/         OPC_Scope, 18, /*->62178*/ // 2 children in Scope
/*62160*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*62162*/           OPC_EmitInteger, MVT::i32, 14, 
/*62165*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62168*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*62178*/         /*Scope*/ 31, /*->62210*/
/*62179*/           OPC_CheckPatternPredicate, 64, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*62181*/           OPC_EmitInteger, MVT::i32, 14, 
/*62184*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62187*/           OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*62198*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62201*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*62210*/         0, /*End of Scope*/
/*62211*/       /*Scope*/ 125, /*->62337*/
/*62212*/         OPC_CheckChild0Type, MVT::f64,
/*62214*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->62220
/*62217*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*62220*/         /*SwitchType*/ 27, MVT::v2i32,// ->62249
/*62222*/           OPC_Scope, 5, /*->62229*/ // 2 children in Scope
/*62224*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62226*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*62229*/           /*Scope*/ 18, /*->62248*/
/*62230*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62232*/             OPC_EmitInteger, MVT::i32, 14, 
/*62235*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62238*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*62248*/           0, /*End of Scope*/
/*62249*/         /*SwitchType*/ 27, MVT::v4i16,// ->62278
/*62251*/           OPC_Scope, 5, /*->62258*/ // 2 children in Scope
/*62253*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62255*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62258*/           /*Scope*/ 18, /*->62277*/
/*62259*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62261*/             OPC_EmitInteger, MVT::i32, 14, 
/*62264*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62267*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*62277*/           0, /*End of Scope*/
/*62278*/         /*SwitchType*/ 27, MVT::v8i8,// ->62307
/*62280*/           OPC_Scope, 5, /*->62287*/ // 2 children in Scope
/*62282*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62284*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*62287*/           /*Scope*/ 18, /*->62306*/
/*62288*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62290*/             OPC_EmitInteger, MVT::i32, 14, 
/*62293*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62296*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*62306*/           0, /*End of Scope*/
/*62307*/         /*SwitchType*/ 27, MVT::v2f32,// ->62336
/*62309*/           OPC_Scope, 5, /*->62316*/ // 2 children in Scope
/*62311*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62313*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62316*/           /*Scope*/ 18, /*->62335*/
/*62317*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62319*/             OPC_EmitInteger, MVT::i32, 14, 
/*62322*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62325*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*62335*/           0, /*End of Scope*/
/*62336*/         0, // EndSwitchType
/*62337*/       /*Scope*/ 125, /*->62463*/
/*62338*/         OPC_CheckChild0Type, MVT::v4i32,
/*62340*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62370
/*62343*/           OPC_Scope, 5, /*->62350*/ // 2 children in Scope
/*62345*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62347*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62350*/           /*Scope*/ 18, /*->62369*/
/*62351*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62353*/             OPC_EmitInteger, MVT::i32, 14, 
/*62356*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62359*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*62369*/           0, /*End of Scope*/
/*62370*/         /*SwitchType*/ 27, MVT::v8i16,// ->62399
/*62372*/           OPC_Scope, 5, /*->62379*/ // 2 children in Scope
/*62374*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62376*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62379*/           /*Scope*/ 18, /*->62398*/
/*62380*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62382*/             OPC_EmitInteger, MVT::i32, 14, 
/*62385*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62388*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*62398*/           0, /*End of Scope*/
/*62399*/         /*SwitchType*/ 27, MVT::v16i8,// ->62428
/*62401*/           OPC_Scope, 5, /*->62408*/ // 2 children in Scope
/*62403*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62405*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62408*/           /*Scope*/ 18, /*->62427*/
/*62409*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62411*/             OPC_EmitInteger, MVT::i32, 14, 
/*62414*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62417*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*62427*/           0, /*End of Scope*/
/*62428*/         /*SwitchType*/ 3, MVT::v4f32,// ->62433
/*62430*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*62433*/         /*SwitchType*/ 27, MVT::v2f64,// ->62462
/*62435*/           OPC_Scope, 5, /*->62442*/ // 2 children in Scope
/*62437*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62439*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62442*/           /*Scope*/ 18, /*->62461*/
/*62443*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62445*/             OPC_EmitInteger, MVT::i32, 14, 
/*62448*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62451*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*62461*/           0, /*End of Scope*/
/*62462*/         0, // EndSwitchType
/*62463*/       /*Scope*/ 21|128,1/*149*/, /*->62614*/
/*62465*/         OPC_CheckChild0Type, MVT::v8i16,
/*62467*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62497
/*62470*/           OPC_Scope, 5, /*->62477*/ // 2 children in Scope
/*62472*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62474*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62477*/           /*Scope*/ 18, /*->62496*/
/*62478*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62480*/             OPC_EmitInteger, MVT::i32, 14, 
/*62483*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62486*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*62496*/           0, /*End of Scope*/
/*62497*/         /*SwitchType*/ 27, MVT::v4i32,// ->62526
/*62499*/           OPC_Scope, 5, /*->62506*/ // 2 children in Scope
/*62501*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62503*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62506*/           /*Scope*/ 18, /*->62525*/
/*62507*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62509*/             OPC_EmitInteger, MVT::i32, 14, 
/*62512*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62515*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*62525*/           0, /*End of Scope*/
/*62526*/         /*SwitchType*/ 27, MVT::v16i8,// ->62555
/*62528*/           OPC_Scope, 5, /*->62535*/ // 2 children in Scope
/*62530*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62532*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62535*/           /*Scope*/ 18, /*->62554*/
/*62536*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62538*/             OPC_EmitInteger, MVT::i32, 14, 
/*62541*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62544*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*62554*/           0, /*End of Scope*/
/*62555*/         /*SwitchType*/ 27, MVT::v4f32,// ->62584
/*62557*/           OPC_Scope, 5, /*->62564*/ // 2 children in Scope
/*62559*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62561*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62564*/           /*Scope*/ 18, /*->62583*/
/*62565*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62567*/             OPC_EmitInteger, MVT::i32, 14, 
/*62570*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62573*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*62583*/           0, /*End of Scope*/
/*62584*/         /*SwitchType*/ 27, MVT::v2f64,// ->62613
/*62586*/           OPC_Scope, 5, /*->62593*/ // 2 children in Scope
/*62588*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62590*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62593*/           /*Scope*/ 18, /*->62612*/
/*62594*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62596*/             OPC_EmitInteger, MVT::i32, 14, 
/*62599*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62602*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*62612*/           0, /*End of Scope*/
/*62613*/         0, // EndSwitchType
/*62614*/       /*Scope*/ 21|128,1/*149*/, /*->62765*/
/*62616*/         OPC_CheckChild0Type, MVT::v16i8,
/*62618*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62648
/*62621*/           OPC_Scope, 5, /*->62628*/ // 2 children in Scope
/*62623*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62625*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62628*/           /*Scope*/ 18, /*->62647*/
/*62629*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62631*/             OPC_EmitInteger, MVT::i32, 14, 
/*62634*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62637*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*62647*/           0, /*End of Scope*/
/*62648*/         /*SwitchType*/ 27, MVT::v4i32,// ->62677
/*62650*/           OPC_Scope, 5, /*->62657*/ // 2 children in Scope
/*62652*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62654*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62657*/           /*Scope*/ 18, /*->62676*/
/*62658*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62660*/             OPC_EmitInteger, MVT::i32, 14, 
/*62663*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62666*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*62676*/           0, /*End of Scope*/
/*62677*/         /*SwitchType*/ 27, MVT::v8i16,// ->62706
/*62679*/           OPC_Scope, 5, /*->62686*/ // 2 children in Scope
/*62681*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62683*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62686*/           /*Scope*/ 18, /*->62705*/
/*62687*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62689*/             OPC_EmitInteger, MVT::i32, 14, 
/*62692*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62695*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*62705*/           0, /*End of Scope*/
/*62706*/         /*SwitchType*/ 27, MVT::v4f32,// ->62735
/*62708*/           OPC_Scope, 5, /*->62715*/ // 2 children in Scope
/*62710*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62712*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62715*/           /*Scope*/ 18, /*->62734*/
/*62716*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62718*/             OPC_EmitInteger, MVT::i32, 14, 
/*62721*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62724*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*62734*/           0, /*End of Scope*/
/*62735*/         /*SwitchType*/ 27, MVT::v2f64,// ->62764
/*62737*/           OPC_Scope, 5, /*->62744*/ // 2 children in Scope
/*62739*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62741*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62744*/           /*Scope*/ 18, /*->62763*/
/*62745*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62747*/             OPC_EmitInteger, MVT::i32, 14, 
/*62750*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62753*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*62763*/           0, /*End of Scope*/
/*62764*/         0, // EndSwitchType
/*62765*/       /*Scope*/ 125, /*->62891*/
/*62766*/         OPC_CheckChild0Type, MVT::v2f64,
/*62768*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->62774
/*62771*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*62774*/         /*SwitchType*/ 27, MVT::v4i32,// ->62803
/*62776*/           OPC_Scope, 5, /*->62783*/ // 2 children in Scope
/*62778*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62780*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62783*/           /*Scope*/ 18, /*->62802*/
/*62784*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62786*/             OPC_EmitInteger, MVT::i32, 14, 
/*62789*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62792*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*62802*/           0, /*End of Scope*/
/*62803*/         /*SwitchType*/ 27, MVT::v8i16,// ->62832
/*62805*/           OPC_Scope, 5, /*->62812*/ // 2 children in Scope
/*62807*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62809*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62812*/           /*Scope*/ 18, /*->62831*/
/*62813*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62815*/             OPC_EmitInteger, MVT::i32, 14, 
/*62818*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62821*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*62831*/           0, /*End of Scope*/
/*62832*/         /*SwitchType*/ 27, MVT::v16i8,// ->62861
/*62834*/           OPC_Scope, 5, /*->62841*/ // 2 children in Scope
/*62836*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62838*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62841*/           /*Scope*/ 18, /*->62860*/
/*62842*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62844*/             OPC_EmitInteger, MVT::i32, 14, 
/*62847*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62850*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*62860*/           0, /*End of Scope*/
/*62861*/         /*SwitchType*/ 27, MVT::v4f32,// ->62890
/*62863*/           OPC_Scope, 5, /*->62870*/ // 2 children in Scope
/*62865*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62867*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62870*/           /*Scope*/ 18, /*->62889*/
/*62871*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62873*/             OPC_EmitInteger, MVT::i32, 14, 
/*62876*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62879*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*62889*/           0, /*End of Scope*/
/*62890*/         0, // EndSwitchType
/*62891*/       /*Scope*/ 125, /*->63017*/
/*62892*/         OPC_CheckChild0Type, MVT::v4f32,
/*62894*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62924
/*62897*/           OPC_Scope, 5, /*->62904*/ // 2 children in Scope
/*62899*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62901*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62904*/           /*Scope*/ 18, /*->62923*/
/*62905*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62907*/             OPC_EmitInteger, MVT::i32, 14, 
/*62910*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62913*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*62923*/           0, /*End of Scope*/
/*62924*/         /*SwitchType*/ 3, MVT::v4i32,// ->62929
/*62926*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*62929*/         /*SwitchType*/ 27, MVT::v8i16,// ->62958
/*62931*/           OPC_Scope, 5, /*->62938*/ // 2 children in Scope
/*62933*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62935*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62938*/           /*Scope*/ 18, /*->62957*/
/*62939*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62941*/             OPC_EmitInteger, MVT::i32, 14, 
/*62944*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62947*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*62957*/           0, /*End of Scope*/
/*62958*/         /*SwitchType*/ 27, MVT::v16i8,// ->62987
/*62960*/           OPC_Scope, 5, /*->62967*/ // 2 children in Scope
/*62962*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62964*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62967*/           /*Scope*/ 18, /*->62986*/
/*62968*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62970*/             OPC_EmitInteger, MVT::i32, 14, 
/*62973*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62976*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*62986*/           0, /*End of Scope*/
/*62987*/         /*SwitchType*/ 27, MVT::v2f64,// ->63016
/*62989*/           OPC_Scope, 5, /*->62996*/ // 2 children in Scope
/*62991*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62993*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62996*/           /*Scope*/ 18, /*->63015*/
/*62997*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62999*/             OPC_EmitInteger, MVT::i32, 14, 
/*63002*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63005*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*63015*/           0, /*End of Scope*/
/*63016*/         0, // EndSwitchType
/*63017*/       /*Scope*/ 125, /*->63143*/
/*63018*/         OPC_CheckChild0Type, MVT::v2i64,
/*63020*/         OPC_SwitchType /*5 cases */, 27, MVT::v4i32,// ->63050
/*63023*/           OPC_Scope, 5, /*->63030*/ // 2 children in Scope
/*63025*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63027*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*63030*/           /*Scope*/ 18, /*->63049*/
/*63031*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63033*/             OPC_EmitInteger, MVT::i32, 14, 
/*63036*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63039*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*63049*/           0, /*End of Scope*/
/*63050*/         /*SwitchType*/ 27, MVT::v8i16,// ->63079
/*63052*/           OPC_Scope, 5, /*->63059*/ // 2 children in Scope
/*63054*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63056*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*63059*/           /*Scope*/ 18, /*->63078*/
/*63060*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63062*/             OPC_EmitInteger, MVT::i32, 14, 
/*63065*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63068*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*63078*/           0, /*End of Scope*/
/*63079*/         /*SwitchType*/ 27, MVT::v16i8,// ->63108
/*63081*/           OPC_Scope, 5, /*->63088*/ // 2 children in Scope
/*63083*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63085*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*63088*/           /*Scope*/ 18, /*->63107*/
/*63089*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63091*/             OPC_EmitInteger, MVT::i32, 14, 
/*63094*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63097*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*63107*/           0, /*End of Scope*/
/*63108*/         /*SwitchType*/ 27, MVT::v4f32,// ->63137
/*63110*/           OPC_Scope, 5, /*->63117*/ // 2 children in Scope
/*63112*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63114*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*63117*/           /*Scope*/ 18, /*->63136*/
/*63118*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63120*/             OPC_EmitInteger, MVT::i32, 14, 
/*63123*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63126*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*63136*/           0, /*End of Scope*/
/*63137*/         /*SwitchType*/ 3, MVT::v2f64,// ->63142
/*63139*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*63142*/         0, // EndSwitchType
/*63143*/       0, /*End of Scope*/
/*63144*/     0, /*End of Scope*/
/*63145*/   /*SwitchOpcode*/ 18, TARGET_VAL(ARMISD::FMSTAT),// ->63166
/*63148*/     OPC_CaptureGlueInput,
/*63149*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63151*/     OPC_EmitInteger, MVT::i32, 14, 
/*63154*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63157*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*63166*/   /*SwitchOpcode*/ 67, TARGET_VAL(ISD::FP_TO_FP16),// ->63236
/*63169*/     OPC_RecordChild0, // #0 = $a
/*63170*/     OPC_CheckType, MVT::i32,
/*63172*/     OPC_Scope, 30, /*->63204*/ // 2 children in Scope
/*63174*/       OPC_CheckChild0Type, MVT::f32,
/*63176*/       OPC_EmitInteger, MVT::i32, 14, 
/*63179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63182*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*63192*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*63195*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*63204*/     /*Scope*/ 30, /*->63235*/
/*63205*/       OPC_CheckChild0Type, MVT::f64,
/*63207*/       OPC_EmitInteger, MVT::i32, 14, 
/*63210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63213*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBDH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*63223*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*63226*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*63235*/     0, /*End of Scope*/
/*63236*/   /*SwitchOpcode*/ 9, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->63248
/*63239*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*63240*/     OPC_EmitMergeInputChains1_0,
/*63241*/     OPC_MorphNodeTo, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*63248*/   /*SwitchOpcode*/ 76, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->63327
/*63251*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*63252*/     OPC_RecordChild1, // #1 = $src
/*63253*/     OPC_CheckChild1Type, MVT::i32,
/*63255*/     OPC_RecordChild2, // #2 = $val
/*63256*/     OPC_CheckChild2Type, MVT::i32,
/*63258*/     OPC_CheckType, MVT::i32,
/*63260*/     OPC_Scope, 12, /*->63274*/ // 5 children in Scope
/*63262*/       OPC_CheckPatternPredicate, 65, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*63264*/       OPC_EmitMergeInputChains1_0,
/*63265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*63274*/     /*Scope*/ 12, /*->63287*/
/*63275*/       OPC_CheckPatternPredicate, 66, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*63277*/       OPC_EmitMergeInputChains1_0,
/*63278*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*63287*/     /*Scope*/ 12, /*->63300*/
/*63288*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63290*/       OPC_EmitMergeInputChains1_0,
/*63291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63300*/     /*Scope*/ 12, /*->63313*/
/*63301*/       OPC_CheckPatternPredicate, 67, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*63303*/       OPC_EmitMergeInputChains1_0,
/*63304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63313*/     /*Scope*/ 12, /*->63326*/
/*63314*/       OPC_CheckPatternPredicate, 68, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*63316*/       OPC_EmitMergeInputChains1_0,
/*63317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63326*/     0, /*End of Scope*/
/*63327*/   /*SwitchOpcode*/ 6|128,3/*390*/, TARGET_VAL(ISD::SINT_TO_FP),// ->63721
/*63331*/     OPC_Scope, 71|128,1/*199*/, /*->63533*/ // 2 children in Scope
/*63334*/       OPC_MoveChild, 0,
/*63336*/       OPC_SwitchOpcode /*2 cases */, 96, TARGET_VAL(ISD::LOAD),// ->63436
/*63340*/         OPC_RecordMemRef,
/*63341*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63342*/         OPC_RecordChild1, // #1 = $a
/*63343*/         OPC_CheckChild1Type, MVT::i32,
/*63345*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*63347*/         OPC_CheckPredicate, 63, // Predicate_load
/*63349*/         OPC_CheckType, MVT::i32,
/*63351*/         OPC_MoveParent,
/*63352*/         OPC_SwitchType /*2 cases */, 39, MVT::f64,// ->63394
/*63355*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63357*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63360*/           OPC_EmitMergeInputChains1_0,
/*63361*/           OPC_EmitInteger, MVT::i32, 14, 
/*63364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63367*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63378*/           OPC_EmitInteger, MVT::i32, 14, 
/*63381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63384*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63394*/         /*SwitchType*/ 39, MVT::f32,// ->63435
/*63396*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63398*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63401*/           OPC_EmitMergeInputChains1_0,
/*63402*/           OPC_EmitInteger, MVT::i32, 14, 
/*63405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63408*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63419*/           OPC_EmitInteger, MVT::i32, 14, 
/*63422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63435*/         0, // EndSwitchType
/*63436*/       /*SwitchOpcode*/ 93, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63532
/*63439*/         OPC_RecordChild0, // #0 = $src
/*63440*/         OPC_Scope, 44, /*->63486*/ // 2 children in Scope
/*63442*/           OPC_CheckChild0Type, MVT::v2i32,
/*63444*/           OPC_RecordChild1, // #1 = $lane
/*63445*/           OPC_MoveChild, 1,
/*63447*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63450*/           OPC_MoveParent,
/*63451*/           OPC_MoveParent,
/*63452*/           OPC_CheckType, MVT::f64,
/*63454*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63456*/           OPC_EmitConvertToTarget, 1,
/*63458*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63461*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63470*/           OPC_EmitInteger, MVT::i32, 14, 
/*63473*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63476*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63486*/         /*Scope*/ 44, /*->63531*/
/*63487*/           OPC_CheckChild0Type, MVT::v4i32,
/*63489*/           OPC_RecordChild1, // #1 = $lane
/*63490*/           OPC_MoveChild, 1,
/*63492*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63495*/           OPC_MoveParent,
/*63496*/           OPC_MoveParent,
/*63497*/           OPC_CheckType, MVT::f64,
/*63499*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63501*/           OPC_EmitConvertToTarget, 1,
/*63503*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63506*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63515*/           OPC_EmitInteger, MVT::i32, 14, 
/*63518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63521*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63531*/         0, /*End of Scope*/
/*63532*/       0, // EndSwitchOpcode
/*63533*/     /*Scope*/ 57|128,1/*185*/, /*->63720*/
/*63535*/       OPC_RecordChild0, // #0 = $a
/*63536*/       OPC_Scope, 6|128,1/*134*/, /*->63673*/ // 3 children in Scope
/*63539*/         OPC_CheckChild0Type, MVT::i32,
/*63541*/         OPC_SwitchType /*2 cases */, 30, MVT::f64,// ->63574
/*63544*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63546*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63549*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63558*/           OPC_EmitInteger, MVT::i32, 14, 
/*63561*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63564*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63574*/         /*SwitchType*/ 96, MVT::f32,// ->63672
/*63576*/           OPC_Scope, 30, /*->63608*/ // 2 children in Scope
/*63578*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63580*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63583*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63592*/             OPC_EmitInteger, MVT::i32, 14, 
/*63595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63598*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63608*/           /*Scope*/ 62, /*->63671*/
/*63609*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63611*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63618*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63621*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63630*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63633*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63643*/             OPC_EmitInteger, MVT::i32, 14, 
/*63646*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63649*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63659*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63662*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63671*/           0, /*End of Scope*/
/*63672*/         0, // EndSwitchType
/*63673*/       /*Scope*/ 22, /*->63696*/
/*63674*/         OPC_CheckChild0Type, MVT::v2i32,
/*63676*/         OPC_CheckType, MVT::v2f32,
/*63678*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63680*/         OPC_EmitInteger, MVT::i32, 14, 
/*63683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*63696*/       /*Scope*/ 22, /*->63719*/
/*63697*/         OPC_CheckChild0Type, MVT::v4i32,
/*63699*/         OPC_CheckType, MVT::v4f32,
/*63701*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63703*/         OPC_EmitInteger, MVT::i32, 14, 
/*63706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*63719*/       0, /*End of Scope*/
/*63720*/     0, /*End of Scope*/
/*63721*/   /*SwitchOpcode*/ 6|128,3/*390*/, TARGET_VAL(ISD::UINT_TO_FP),// ->64115
/*63725*/     OPC_Scope, 71|128,1/*199*/, /*->63927*/ // 2 children in Scope
/*63728*/       OPC_MoveChild, 0,
/*63730*/       OPC_SwitchOpcode /*2 cases */, 96, TARGET_VAL(ISD::LOAD),// ->63830
/*63734*/         OPC_RecordMemRef,
/*63735*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63736*/         OPC_RecordChild1, // #1 = $a
/*63737*/         OPC_CheckChild1Type, MVT::i32,
/*63739*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*63741*/         OPC_CheckPredicate, 63, // Predicate_load
/*63743*/         OPC_CheckType, MVT::i32,
/*63745*/         OPC_MoveParent,
/*63746*/         OPC_SwitchType /*2 cases */, 39, MVT::f64,// ->63788
/*63749*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63751*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63754*/           OPC_EmitMergeInputChains1_0,
/*63755*/           OPC_EmitInteger, MVT::i32, 14, 
/*63758*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63761*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63772*/           OPC_EmitInteger, MVT::i32, 14, 
/*63775*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63778*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63788*/         /*SwitchType*/ 39, MVT::f32,// ->63829
/*63790*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63792*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63795*/           OPC_EmitMergeInputChains1_0,
/*63796*/           OPC_EmitInteger, MVT::i32, 14, 
/*63799*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63802*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63813*/           OPC_EmitInteger, MVT::i32, 14, 
/*63816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63819*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63829*/         0, // EndSwitchType
/*63830*/       /*SwitchOpcode*/ 93, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63926
/*63833*/         OPC_RecordChild0, // #0 = $src
/*63834*/         OPC_Scope, 44, /*->63880*/ // 2 children in Scope
/*63836*/           OPC_CheckChild0Type, MVT::v2i32,
/*63838*/           OPC_RecordChild1, // #1 = $lane
/*63839*/           OPC_MoveChild, 1,
/*63841*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63844*/           OPC_MoveParent,
/*63845*/           OPC_MoveParent,
/*63846*/           OPC_CheckType, MVT::f64,
/*63848*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63850*/           OPC_EmitConvertToTarget, 1,
/*63852*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63855*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63864*/           OPC_EmitInteger, MVT::i32, 14, 
/*63867*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63870*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63880*/         /*Scope*/ 44, /*->63925*/
/*63881*/           OPC_CheckChild0Type, MVT::v4i32,
/*63883*/           OPC_RecordChild1, // #1 = $lane
/*63884*/           OPC_MoveChild, 1,
/*63886*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63889*/           OPC_MoveParent,
/*63890*/           OPC_MoveParent,
/*63891*/           OPC_CheckType, MVT::f64,
/*63893*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63895*/           OPC_EmitConvertToTarget, 1,
/*63897*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63900*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63909*/           OPC_EmitInteger, MVT::i32, 14, 
/*63912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63915*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63925*/         0, /*End of Scope*/
/*63926*/       0, // EndSwitchOpcode
/*63927*/     /*Scope*/ 57|128,1/*185*/, /*->64114*/
/*63929*/       OPC_RecordChild0, // #0 = $a
/*63930*/       OPC_Scope, 6|128,1/*134*/, /*->64067*/ // 3 children in Scope
/*63933*/         OPC_CheckChild0Type, MVT::i32,
/*63935*/         OPC_SwitchType /*2 cases */, 30, MVT::f64,// ->63968
/*63938*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63940*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63943*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63952*/           OPC_EmitInteger, MVT::i32, 14, 
/*63955*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63958*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63968*/         /*SwitchType*/ 96, MVT::f32,// ->64066
/*63970*/           OPC_Scope, 30, /*->64002*/ // 2 children in Scope
/*63972*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63974*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63977*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63986*/             OPC_EmitInteger, MVT::i32, 14, 
/*63989*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63992*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*64002*/           /*Scope*/ 62, /*->64065*/
/*64003*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64005*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*64012*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*64015*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*64024*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64027*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*64037*/             OPC_EmitInteger, MVT::i32, 14, 
/*64040*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64043*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*64053*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64056*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*64065*/           0, /*End of Scope*/
/*64066*/         0, // EndSwitchType
/*64067*/       /*Scope*/ 22, /*->64090*/
/*64068*/         OPC_CheckChild0Type, MVT::v2i32,
/*64070*/         OPC_CheckType, MVT::v2f32,
/*64072*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64074*/         OPC_EmitInteger, MVT::i32, 14, 
/*64077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64080*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*64090*/       /*Scope*/ 22, /*->64113*/
/*64091*/         OPC_CheckChild0Type, MVT::v4i32,
/*64093*/         OPC_CheckType, MVT::v4f32,
/*64095*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64097*/         OPC_EmitInteger, MVT::i32, 14, 
/*64100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64103*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*64113*/       0, /*End of Scope*/
/*64114*/     0, /*End of Scope*/
/*64115*/   /*SwitchOpcode*/ 122|128,16/*2170*/, TARGET_VAL(ISD::FADD),// ->66289
/*64119*/     OPC_Scope, 113, /*->64234*/ // 16 children in Scope
/*64121*/       OPC_MoveChild, 0,
/*64123*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64126*/       OPC_MoveChild, 0,
/*64128*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64131*/       OPC_RecordChild0, // #0 = $Dn
/*64132*/       OPC_RecordChild1, // #1 = $Dm
/*64133*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64135*/       OPC_MoveParent,
/*64136*/       OPC_MoveParent,
/*64137*/       OPC_RecordChild1, // #2 = $Ddin
/*64138*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64140*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->64187
/*64143*/         OPC_Scope, 20, /*->64165*/ // 2 children in Scope
/*64145*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64147*/           OPC_EmitInteger, MVT::i32, 14, 
/*64150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64165*/         /*Scope*/ 20, /*->64186*/
/*64166*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64168*/           OPC_EmitInteger, MVT::i32, 14, 
/*64171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64174*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64186*/         0, /*End of Scope*/
/*64187*/       /*SwitchType*/ 44, MVT::f32,// ->64233
/*64189*/         OPC_Scope, 20, /*->64211*/ // 2 children in Scope
/*64191*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64193*/           OPC_EmitInteger, MVT::i32, 14, 
/*64196*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64199*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64211*/         /*Scope*/ 20, /*->64232*/
/*64212*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64214*/           OPC_EmitInteger, MVT::i32, 14, 
/*64217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64232*/         0, /*End of Scope*/
/*64233*/       0, // EndSwitchType
/*64234*/     /*Scope*/ 113, /*->64348*/
/*64235*/       OPC_RecordChild0, // #0 = $Ddin
/*64236*/       OPC_MoveChild, 1,
/*64238*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64241*/       OPC_MoveChild, 0,
/*64243*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64246*/       OPC_RecordChild0, // #1 = $Dn
/*64247*/       OPC_RecordChild1, // #2 = $Dm
/*64248*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64250*/       OPC_MoveParent,
/*64251*/       OPC_MoveParent,
/*64252*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64254*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->64301
/*64257*/         OPC_Scope, 20, /*->64279*/ // 2 children in Scope
/*64259*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64261*/           OPC_EmitInteger, MVT::i32, 14, 
/*64264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64267*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64279*/         /*Scope*/ 20, /*->64300*/
/*64280*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64282*/           OPC_EmitInteger, MVT::i32, 14, 
/*64285*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64288*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64300*/         0, /*End of Scope*/
/*64301*/       /*SwitchType*/ 44, MVT::f32,// ->64347
/*64303*/         OPC_Scope, 20, /*->64325*/ // 2 children in Scope
/*64305*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64307*/           OPC_EmitInteger, MVT::i32, 14, 
/*64310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64313*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64325*/         /*Scope*/ 20, /*->64346*/
/*64326*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64328*/           OPC_EmitInteger, MVT::i32, 14, 
/*64331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64334*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64346*/         0, /*End of Scope*/
/*64347*/       0, // EndSwitchType
/*64348*/     /*Scope*/ 59, /*->64408*/
/*64349*/       OPC_MoveChild, 0,
/*64351*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64354*/       OPC_RecordChild0, // #0 = $Dn
/*64355*/       OPC_RecordChild1, // #1 = $Dm
/*64356*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64358*/       OPC_MoveParent,
/*64359*/       OPC_RecordChild1, // #2 = $Ddin
/*64360*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64362*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64385
/*64365*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64367*/         OPC_EmitInteger, MVT::i32, 14, 
/*64370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64373*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64385*/       /*SwitchType*/ 20, MVT::f32,// ->64407
/*64387*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64389*/         OPC_EmitInteger, MVT::i32, 14, 
/*64392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64407*/       0, // EndSwitchType
/*64408*/     /*Scope*/ 59, /*->64468*/
/*64409*/       OPC_RecordChild0, // #0 = $dstin
/*64410*/       OPC_MoveChild, 1,
/*64412*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64415*/       OPC_RecordChild0, // #1 = $a
/*64416*/       OPC_RecordChild1, // #2 = $b
/*64417*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64419*/       OPC_MoveParent,
/*64420*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64422*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64445
/*64425*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64427*/         OPC_EmitInteger, MVT::i32, 14, 
/*64430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64433*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64445*/       /*SwitchType*/ 20, MVT::f32,// ->64467
/*64447*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64449*/         OPC_EmitInteger, MVT::i32, 14, 
/*64452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64467*/       0, // EndSwitchType
/*64468*/     /*Scope*/ 59, /*->64528*/
/*64469*/       OPC_MoveChild, 0,
/*64471*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64474*/       OPC_RecordChild0, // #0 = $Dn
/*64475*/       OPC_RecordChild1, // #1 = $Dm
/*64476*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64478*/       OPC_MoveParent,
/*64479*/       OPC_RecordChild1, // #2 = $Ddin
/*64480*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64482*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64505
/*64485*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64487*/         OPC_EmitInteger, MVT::i32, 14, 
/*64490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64505*/       /*SwitchType*/ 20, MVT::f32,// ->64527
/*64507*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64509*/         OPC_EmitInteger, MVT::i32, 14, 
/*64512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64515*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64527*/       0, // EndSwitchType
/*64528*/     /*Scope*/ 97|128,2/*353*/, /*->64883*/
/*64530*/       OPC_RecordChild0, // #0 = $dstin
/*64531*/       OPC_MoveChild, 1,
/*64533*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64536*/       OPC_RecordChild0, // #1 = $a
/*64537*/       OPC_RecordChild1, // #2 = $b
/*64538*/       OPC_Scope, 51, /*->64591*/ // 2 children in Scope
/*64540*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64542*/         OPC_MoveParent,
/*64543*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64545*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64568
/*64548*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64550*/           OPC_EmitInteger, MVT::i32, 14, 
/*64553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64568*/         /*SwitchType*/ 20, MVT::f32,// ->64590
/*64570*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64572*/           OPC_EmitInteger, MVT::i32, 14, 
/*64575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64578*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64590*/         0, // EndSwitchType
/*64591*/       /*Scope*/ 33|128,2/*289*/, /*->64882*/
/*64593*/         OPC_MoveParent,
/*64594*/         OPC_CheckType, MVT::f32,
/*64596*/         OPC_Scope, 12|128,1/*140*/, /*->64739*/ // 2 children in Scope
/*64599*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64601*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64608*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64611*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64620*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64623*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64633*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64640*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64643*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64652*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64655*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64665*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64672*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64675*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64684*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64687*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64697*/           OPC_EmitInteger, MVT::i32, 14, 
/*64700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64703*/           OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64715*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64718*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64727*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64730*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64739*/         /*Scope*/ 12|128,1/*140*/, /*->64881*/
/*64741*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64743*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64750*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64753*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64762*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64765*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64775*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64782*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64785*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64794*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64797*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64807*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64814*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64817*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64826*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64829*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64839*/           OPC_EmitInteger, MVT::i32, 14, 
/*64842*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64845*/           OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64857*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64860*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64869*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64872*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64881*/         0, /*End of Scope*/
/*64882*/       0, /*End of Scope*/
/*64883*/     /*Scope*/ 41|128,2/*297*/, /*->65182*/
/*64885*/       OPC_MoveChild, 0,
/*64887*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64890*/       OPC_RecordChild0, // #0 = $a
/*64891*/       OPC_RecordChild1, // #1 = $b
/*64892*/       OPC_MoveParent,
/*64893*/       OPC_RecordChild1, // #2 = $acc
/*64894*/       OPC_CheckType, MVT::f32,
/*64896*/       OPC_Scope, 12|128,1/*140*/, /*->65039*/ // 2 children in Scope
/*64899*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64901*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64908*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64911*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64920*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64923*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64933*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64940*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64943*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64952*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64955*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*64965*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64972*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64975*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64984*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64987*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*64997*/         OPC_EmitInteger, MVT::i32, 14, 
/*65000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65003*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65015*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65018*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65027*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65030*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65039*/       /*Scope*/ 12|128,1/*140*/, /*->65181*/
/*65041*/         OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65043*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*65050*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65053*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*65062*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65065*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*65075*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*65082*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65085*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65094*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65097*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*65107*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*65114*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65117*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*65126*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65129*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*65139*/         OPC_EmitInteger, MVT::i32, 14, 
/*65142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65145*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65157*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65160*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65169*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65172*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65181*/       0, /*End of Scope*/
/*65182*/     /*Scope*/ 38|128,2/*294*/, /*->65478*/
/*65184*/       OPC_RecordChild0, // #0 = $Dn
/*65185*/       OPC_Scope, 29|128,1/*157*/, /*->65345*/ // 2 children in Scope
/*65188*/         OPC_RecordChild1, // #1 = $Dm
/*65189*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->65211
/*65192*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65194*/           OPC_EmitInteger, MVT::i32, 14, 
/*65197*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65200*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65211*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->65344
/*65214*/           OPC_Scope, 19, /*->65235*/ // 2 children in Scope
/*65216*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65218*/             OPC_EmitInteger, MVT::i32, 14, 
/*65221*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65224*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65235*/           /*Scope*/ 107, /*->65343*/
/*65236*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65238*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65245*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65248*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*65257*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65260*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*65270*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*65277*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65280*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*65289*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65292*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*65302*/             OPC_EmitInteger, MVT::i32, 14, 
/*65305*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65308*/             OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*65319*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65322*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*65331*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65334*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65343*/           0, /*End of Scope*/
/*65344*/         0, // EndSwitchType
/*65345*/       /*Scope*/ 2|128,1/*130*/, /*->65477*/
/*65347*/         OPC_MoveChild, 1,
/*65349*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65352*/         OPC_Scope, 74, /*->65428*/ // 2 children in Scope
/*65354*/           OPC_RecordChild0, // #1 = $Vn
/*65355*/           OPC_MoveChild, 1,
/*65357*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65360*/           OPC_RecordChild0, // #2 = $Vm
/*65361*/           OPC_CheckChild0Type, MVT::v2f32,
/*65363*/           OPC_RecordChild1, // #3 = $lane
/*65364*/           OPC_MoveChild, 1,
/*65366*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65369*/           OPC_MoveParent,
/*65370*/           OPC_MoveParent,
/*65371*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65373*/           OPC_MoveParent,
/*65374*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65376*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->65402
/*65379*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65381*/             OPC_EmitConvertToTarget, 3,
/*65383*/             OPC_EmitInteger, MVT::i32, 14, 
/*65386*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65389*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65402*/           /*SwitchType*/ 23, MVT::v4f32,// ->65427
/*65404*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65406*/             OPC_EmitConvertToTarget, 3,
/*65408*/             OPC_EmitInteger, MVT::i32, 14, 
/*65411*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65414*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65427*/           0, // EndSwitchType
/*65428*/         /*Scope*/ 47, /*->65476*/
/*65429*/           OPC_MoveChild, 0,
/*65431*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65434*/           OPC_RecordChild0, // #1 = $Vm
/*65435*/           OPC_CheckChild0Type, MVT::v2f32,
/*65437*/           OPC_RecordChild1, // #2 = $lane
/*65438*/           OPC_MoveChild, 1,
/*65440*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65443*/           OPC_MoveParent,
/*65444*/           OPC_MoveParent,
/*65445*/           OPC_RecordChild1, // #3 = $Vn
/*65446*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65448*/           OPC_MoveParent,
/*65449*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65451*/           OPC_CheckType, MVT::v2f32,
/*65453*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65455*/           OPC_EmitConvertToTarget, 2,
/*65457*/           OPC_EmitInteger, MVT::i32, 14, 
/*65460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65463*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65476*/         0, /*End of Scope*/
/*65477*/       0, /*End of Scope*/
/*65478*/     /*Scope*/ 105, /*->65584*/
/*65479*/       OPC_MoveChild, 0,
/*65481*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65484*/       OPC_Scope, 48, /*->65534*/ // 2 children in Scope
/*65486*/         OPC_RecordChild0, // #0 = $Vn
/*65487*/         OPC_MoveChild, 1,
/*65489*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65492*/         OPC_RecordChild0, // #1 = $Vm
/*65493*/         OPC_CheckChild0Type, MVT::v2f32,
/*65495*/         OPC_RecordChild1, // #2 = $lane
/*65496*/         OPC_MoveChild, 1,
/*65498*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65501*/         OPC_MoveParent,
/*65502*/         OPC_MoveParent,
/*65503*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65505*/         OPC_MoveParent,
/*65506*/         OPC_RecordChild1, // #3 = $src1
/*65507*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65509*/         OPC_CheckType, MVT::v2f32,
/*65511*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65513*/         OPC_EmitConvertToTarget, 2,
/*65515*/         OPC_EmitInteger, MVT::i32, 14, 
/*65518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65534*/       /*Scope*/ 48, /*->65583*/
/*65535*/         OPC_MoveChild, 0,
/*65537*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65540*/         OPC_RecordChild0, // #0 = $Vm
/*65541*/         OPC_CheckChild0Type, MVT::v2f32,
/*65543*/         OPC_RecordChild1, // #1 = $lane
/*65544*/         OPC_MoveChild, 1,
/*65546*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65549*/         OPC_MoveParent,
/*65550*/         OPC_MoveParent,
/*65551*/         OPC_RecordChild1, // #2 = $Vn
/*65552*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65554*/         OPC_MoveParent,
/*65555*/         OPC_RecordChild1, // #3 = $src1
/*65556*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65558*/         OPC_CheckType, MVT::v2f32,
/*65560*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65562*/         OPC_EmitConvertToTarget, 1,
/*65564*/         OPC_EmitInteger, MVT::i32, 14, 
/*65567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65583*/       0, /*End of Scope*/
/*65584*/     /*Scope*/ 53, /*->65638*/
/*65585*/       OPC_RecordChild0, // #0 = $src1
/*65586*/       OPC_MoveChild, 1,
/*65588*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65591*/       OPC_MoveChild, 0,
/*65593*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65596*/       OPC_RecordChild0, // #1 = $Vm
/*65597*/       OPC_CheckChild0Type, MVT::v2f32,
/*65599*/       OPC_RecordChild1, // #2 = $lane
/*65600*/       OPC_MoveChild, 1,
/*65602*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65605*/       OPC_MoveParent,
/*65606*/       OPC_MoveParent,
/*65607*/       OPC_RecordChild1, // #3 = $Vn
/*65608*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65610*/       OPC_MoveParent,
/*65611*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65613*/       OPC_CheckType, MVT::v4f32,
/*65615*/       OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65617*/       OPC_EmitConvertToTarget, 2,
/*65619*/       OPC_EmitInteger, MVT::i32, 14, 
/*65622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65625*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65638*/     /*Scope*/ 105, /*->65744*/
/*65639*/       OPC_MoveChild, 0,
/*65641*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65644*/       OPC_Scope, 48, /*->65694*/ // 2 children in Scope
/*65646*/         OPC_RecordChild0, // #0 = $Vn
/*65647*/         OPC_MoveChild, 1,
/*65649*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65652*/         OPC_RecordChild0, // #1 = $Vm
/*65653*/         OPC_CheckChild0Type, MVT::v2f32,
/*65655*/         OPC_RecordChild1, // #2 = $lane
/*65656*/         OPC_MoveChild, 1,
/*65658*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65661*/         OPC_MoveParent,
/*65662*/         OPC_MoveParent,
/*65663*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65665*/         OPC_MoveParent,
/*65666*/         OPC_RecordChild1, // #3 = $src1
/*65667*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65669*/         OPC_CheckType, MVT::v4f32,
/*65671*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65673*/         OPC_EmitConvertToTarget, 2,
/*65675*/         OPC_EmitInteger, MVT::i32, 14, 
/*65678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65694*/       /*Scope*/ 48, /*->65743*/
/*65695*/         OPC_MoveChild, 0,
/*65697*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65700*/         OPC_RecordChild0, // #0 = $Vm
/*65701*/         OPC_CheckChild0Type, MVT::v2f32,
/*65703*/         OPC_RecordChild1, // #1 = $lane
/*65704*/         OPC_MoveChild, 1,
/*65706*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65709*/         OPC_MoveParent,
/*65710*/         OPC_MoveParent,
/*65711*/         OPC_RecordChild1, // #2 = $Vn
/*65712*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65714*/         OPC_MoveParent,
/*65715*/         OPC_RecordChild1, // #3 = $src1
/*65716*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65718*/         OPC_CheckType, MVT::v4f32,
/*65720*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65722*/         OPC_EmitConvertToTarget, 1,
/*65724*/         OPC_EmitInteger, MVT::i32, 14, 
/*65727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65743*/       0, /*End of Scope*/
/*65744*/     /*Scope*/ 10|128,1/*138*/, /*->65884*/
/*65746*/       OPC_RecordChild0, // #0 = $src1
/*65747*/       OPC_MoveChild, 1,
/*65749*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65752*/       OPC_Scope, 64, /*->65818*/ // 2 children in Scope
/*65754*/         OPC_RecordChild0, // #1 = $src2
/*65755*/         OPC_MoveChild, 1,
/*65757*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65760*/         OPC_RecordChild0, // #2 = $src3
/*65761*/         OPC_CheckChild0Type, MVT::v4f32,
/*65763*/         OPC_RecordChild1, // #3 = $lane
/*65764*/         OPC_MoveChild, 1,
/*65766*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65769*/         OPC_MoveParent,
/*65770*/         OPC_MoveParent,
/*65771*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65773*/         OPC_MoveParent,
/*65774*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65776*/         OPC_CheckType, MVT::v4f32,
/*65778*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65780*/         OPC_EmitConvertToTarget, 3,
/*65782*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65785*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*65794*/         OPC_EmitConvertToTarget, 3,
/*65796*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65799*/         OPC_EmitInteger, MVT::i32, 14, 
/*65802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65805*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65818*/       /*Scope*/ 64, /*->65883*/
/*65819*/         OPC_MoveChild, 0,
/*65821*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65824*/         OPC_RecordChild0, // #1 = $src3
/*65825*/         OPC_CheckChild0Type, MVT::v4f32,
/*65827*/         OPC_RecordChild1, // #2 = $lane
/*65828*/         OPC_MoveChild, 1,
/*65830*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65833*/         OPC_MoveParent,
/*65834*/         OPC_MoveParent,
/*65835*/         OPC_RecordChild1, // #3 = $src2
/*65836*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65838*/         OPC_MoveParent,
/*65839*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65841*/         OPC_CheckType, MVT::v4f32,
/*65843*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65845*/         OPC_EmitConvertToTarget, 2,
/*65847*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65850*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65859*/         OPC_EmitConvertToTarget, 2,
/*65861*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65864*/         OPC_EmitInteger, MVT::i32, 14, 
/*65867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65883*/       0, /*End of Scope*/
/*65884*/     /*Scope*/ 11|128,1/*139*/, /*->66025*/
/*65886*/       OPC_MoveChild, 0,
/*65888*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65891*/       OPC_Scope, 65, /*->65958*/ // 2 children in Scope
/*65893*/         OPC_RecordChild0, // #0 = $src2
/*65894*/         OPC_MoveChild, 1,
/*65896*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65899*/         OPC_RecordChild0, // #1 = $src3
/*65900*/         OPC_CheckChild0Type, MVT::v4f32,
/*65902*/         OPC_RecordChild1, // #2 = $lane
/*65903*/         OPC_MoveChild, 1,
/*65905*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65908*/         OPC_MoveParent,
/*65909*/         OPC_MoveParent,
/*65910*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65912*/         OPC_MoveParent,
/*65913*/         OPC_RecordChild1, // #3 = $src1
/*65914*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65916*/         OPC_CheckType, MVT::v4f32,
/*65918*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65920*/         OPC_EmitConvertToTarget, 2,
/*65922*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65925*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65934*/         OPC_EmitConvertToTarget, 2,
/*65936*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65939*/         OPC_EmitInteger, MVT::i32, 14, 
/*65942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65958*/       /*Scope*/ 65, /*->66024*/
/*65959*/         OPC_MoveChild, 0,
/*65961*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65964*/         OPC_RecordChild0, // #0 = $src3
/*65965*/         OPC_CheckChild0Type, MVT::v4f32,
/*65967*/         OPC_RecordChild1, // #1 = $lane
/*65968*/         OPC_MoveChild, 1,
/*65970*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65973*/         OPC_MoveParent,
/*65974*/         OPC_MoveParent,
/*65975*/         OPC_RecordChild1, // #2 = $src2
/*65976*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65978*/         OPC_MoveParent,
/*65979*/         OPC_RecordChild1, // #3 = $src1
/*65980*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65982*/         OPC_CheckType, MVT::v4f32,
/*65984*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65986*/         OPC_EmitConvertToTarget, 1,
/*65988*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65991*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*66000*/         OPC_EmitConvertToTarget, 1,
/*66002*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*66005*/         OPC_EmitInteger, MVT::i32, 14, 
/*66008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66024*/       0, /*End of Scope*/
/*66025*/     /*Scope*/ 107, /*->66133*/
/*66026*/       OPC_RecordChild0, // #0 = $src1
/*66027*/       OPC_MoveChild, 1,
/*66029*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66032*/       OPC_RecordChild0, // #1 = $Vn
/*66033*/       OPC_RecordChild1, // #2 = $Vm
/*66034*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66036*/       OPC_MoveParent,
/*66037*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*66039*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->66086
/*66042*/         OPC_Scope, 20, /*->66064*/ // 2 children in Scope
/*66044*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66046*/           OPC_EmitInteger, MVT::i32, 14, 
/*66049*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66052*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66064*/         /*Scope*/ 20, /*->66085*/
/*66065*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66067*/           OPC_EmitInteger, MVT::i32, 14, 
/*66070*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66073*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66085*/         0, /*End of Scope*/
/*66086*/       /*SwitchType*/ 44, MVT::v4f32,// ->66132
/*66088*/         OPC_Scope, 20, /*->66110*/ // 2 children in Scope
/*66090*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66092*/           OPC_EmitInteger, MVT::i32, 14, 
/*66095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66098*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66110*/         /*Scope*/ 20, /*->66131*/
/*66111*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66113*/           OPC_EmitInteger, MVT::i32, 14, 
/*66116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66119*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66131*/         0, /*End of Scope*/
/*66132*/       0, // EndSwitchType
/*66133*/     /*Scope*/ 107, /*->66241*/
/*66134*/       OPC_MoveChild, 0,
/*66136*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66139*/       OPC_RecordChild0, // #0 = $Vn
/*66140*/       OPC_RecordChild1, // #1 = $Vm
/*66141*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66143*/       OPC_MoveParent,
/*66144*/       OPC_RecordChild1, // #2 = $src1
/*66145*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*66147*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->66194
/*66150*/         OPC_Scope, 20, /*->66172*/ // 2 children in Scope
/*66152*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66154*/           OPC_EmitInteger, MVT::i32, 14, 
/*66157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66160*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66172*/         /*Scope*/ 20, /*->66193*/
/*66173*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66175*/           OPC_EmitInteger, MVT::i32, 14, 
/*66178*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66181*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66193*/         0, /*End of Scope*/
/*66194*/       /*SwitchType*/ 44, MVT::v4f32,// ->66240
/*66196*/         OPC_Scope, 20, /*->66218*/ // 2 children in Scope
/*66198*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66200*/           OPC_EmitInteger, MVT::i32, 14, 
/*66203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66206*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66218*/         /*Scope*/ 20, /*->66239*/
/*66219*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66221*/           OPC_EmitInteger, MVT::i32, 14, 
/*66224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66227*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66239*/         0, /*End of Scope*/
/*66240*/       0, // EndSwitchType
/*66241*/     /*Scope*/ 46, /*->66288*/
/*66242*/       OPC_RecordChild0, // #0 = $Vn
/*66243*/       OPC_RecordChild1, // #1 = $Vm
/*66244*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->66266
/*66247*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66249*/         OPC_EmitInteger, MVT::i32, 14, 
/*66252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66266*/       /*SwitchType*/ 19, MVT::v4f32,// ->66287
/*66268*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66270*/         OPC_EmitInteger, MVT::i32, 14, 
/*66273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66287*/       0, // EndSwitchType
/*66288*/     0, /*End of Scope*/
/*66289*/   /*SwitchOpcode*/ 103|128,9/*1255*/, TARGET_VAL(ISD::FSUB),// ->67548
/*66293*/     OPC_Scope, 113, /*->66408*/ // 6 children in Scope
/*66295*/       OPC_MoveChild, 0,
/*66297*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66300*/       OPC_MoveChild, 0,
/*66302*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66305*/       OPC_RecordChild0, // #0 = $Dn
/*66306*/       OPC_RecordChild1, // #1 = $Dm
/*66307*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66309*/       OPC_MoveParent,
/*66310*/       OPC_MoveParent,
/*66311*/       OPC_RecordChild1, // #2 = $Ddin
/*66312*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*66314*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->66361
/*66317*/         OPC_Scope, 20, /*->66339*/ // 2 children in Scope
/*66319*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66321*/           OPC_EmitInteger, MVT::i32, 14, 
/*66324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66327*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66339*/         /*Scope*/ 20, /*->66360*/
/*66340*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66342*/           OPC_EmitInteger, MVT::i32, 14, 
/*66345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66348*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66360*/         0, /*End of Scope*/
/*66361*/       /*SwitchType*/ 44, MVT::f32,// ->66407
/*66363*/         OPC_Scope, 20, /*->66385*/ // 2 children in Scope
/*66365*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66367*/           OPC_EmitInteger, MVT::i32, 14, 
/*66370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66373*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66385*/         /*Scope*/ 20, /*->66406*/
/*66386*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66388*/           OPC_EmitInteger, MVT::i32, 14, 
/*66391*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66394*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66406*/         0, /*End of Scope*/
/*66407*/       0, // EndSwitchType
/*66408*/     /*Scope*/ 59, /*->66468*/
/*66409*/       OPC_RecordChild0, // #0 = $dstin
/*66410*/       OPC_MoveChild, 1,
/*66412*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66415*/       OPC_RecordChild0, // #1 = $a
/*66416*/       OPC_RecordChild1, // #2 = $b
/*66417*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66419*/       OPC_MoveParent,
/*66420*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*66422*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66445
/*66425*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66427*/         OPC_EmitInteger, MVT::i32, 14, 
/*66430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66433*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66445*/       /*SwitchType*/ 20, MVT::f32,// ->66467
/*66447*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66449*/         OPC_EmitInteger, MVT::i32, 14, 
/*66452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66467*/       0, // EndSwitchType
/*66468*/     /*Scope*/ 59, /*->66528*/
/*66469*/       OPC_MoveChild, 0,
/*66471*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66474*/       OPC_RecordChild0, // #0 = $Dn
/*66475*/       OPC_RecordChild1, // #1 = $Dm
/*66476*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66478*/       OPC_MoveParent,
/*66479*/       OPC_RecordChild1, // #2 = $Ddin
/*66480*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*66482*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66505
/*66485*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66487*/         OPC_EmitInteger, MVT::i32, 14, 
/*66490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66505*/       /*SwitchType*/ 20, MVT::f32,// ->66527
/*66507*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66509*/         OPC_EmitInteger, MVT::i32, 14, 
/*66512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66515*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66527*/       0, // EndSwitchType
/*66528*/     /*Scope*/ 59, /*->66588*/
/*66529*/       OPC_RecordChild0, // #0 = $dstin
/*66530*/       OPC_MoveChild, 1,
/*66532*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66535*/       OPC_RecordChild0, // #1 = $a
/*66536*/       OPC_RecordChild1, // #2 = $b
/*66537*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66539*/       OPC_MoveParent,
/*66540*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*66542*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66565
/*66545*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66547*/         OPC_EmitInteger, MVT::i32, 14, 
/*66550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66565*/       /*SwitchType*/ 20, MVT::f32,// ->66587
/*66567*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66569*/         OPC_EmitInteger, MVT::i32, 14, 
/*66572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66587*/       0, // EndSwitchType
/*66588*/     /*Scope*/ 59, /*->66648*/
/*66589*/       OPC_MoveChild, 0,
/*66591*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66594*/       OPC_RecordChild0, // #0 = $Dn
/*66595*/       OPC_RecordChild1, // #1 = $Dm
/*66596*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66598*/       OPC_MoveParent,
/*66599*/       OPC_RecordChild1, // #2 = $Ddin
/*66600*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*66602*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66625
/*66605*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66607*/         OPC_EmitInteger, MVT::i32, 14, 
/*66610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66625*/       /*SwitchType*/ 20, MVT::f32,// ->66647
/*66627*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66629*/         OPC_EmitInteger, MVT::i32, 14, 
/*66632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66647*/       0, // EndSwitchType
/*66648*/     /*Scope*/ 1|128,7/*897*/, /*->67547*/
/*66650*/       OPC_RecordChild0, // #0 = $acc
/*66651*/       OPC_Scope, 40|128,2/*296*/, /*->66950*/ // 4 children in Scope
/*66654*/         OPC_MoveChild, 1,
/*66656*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66659*/         OPC_RecordChild0, // #1 = $a
/*66660*/         OPC_RecordChild1, // #2 = $b
/*66661*/         OPC_MoveParent,
/*66662*/         OPC_CheckType, MVT::f32,
/*66664*/         OPC_Scope, 12|128,1/*140*/, /*->66807*/ // 2 children in Scope
/*66667*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66669*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66676*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66679*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66688*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66691*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66701*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66708*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66711*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66720*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66723*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66733*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66740*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66743*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66752*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66755*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66765*/           OPC_EmitInteger, MVT::i32, 14, 
/*66768*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66771*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66783*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66786*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66795*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66798*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66807*/         /*Scope*/ 12|128,1/*140*/, /*->66949*/
/*66809*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66811*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66818*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66821*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66830*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66833*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66843*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66850*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66853*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66862*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66865*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66875*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66882*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66885*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66894*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66897*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66907*/           OPC_EmitInteger, MVT::i32, 14, 
/*66910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66913*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66925*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66928*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66937*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66940*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66949*/         0, /*End of Scope*/
/*66950*/       /*Scope*/ 29|128,1/*157*/, /*->67109*/
/*66952*/         OPC_RecordChild1, // #1 = $Dm
/*66953*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66975
/*66956*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66958*/           OPC_EmitInteger, MVT::i32, 14, 
/*66961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66964*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*66975*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->67108
/*66978*/           OPC_Scope, 19, /*->66999*/ // 2 children in Scope
/*66980*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*66982*/             OPC_EmitInteger, MVT::i32, 14, 
/*66985*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66988*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*66999*/           /*Scope*/ 107, /*->67107*/
/*67000*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67002*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67009*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67012*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*67021*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67024*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*67034*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*67041*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67044*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*67053*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67056*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*67066*/             OPC_EmitInteger, MVT::i32, 14, 
/*67069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67072*/             OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*67083*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67086*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*67095*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67098*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67107*/           0, /*End of Scope*/
/*67108*/         0, // EndSwitchType
/*67109*/       /*Scope*/ 5|128,3/*389*/, /*->67500*/
/*67111*/         OPC_MoveChild, 1,
/*67113*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67116*/         OPC_Scope, 74, /*->67192*/ // 5 children in Scope
/*67118*/           OPC_RecordChild0, // #1 = $Vn
/*67119*/           OPC_MoveChild, 1,
/*67121*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67124*/           OPC_RecordChild0, // #2 = $Vm
/*67125*/           OPC_CheckChild0Type, MVT::v2f32,
/*67127*/           OPC_RecordChild1, // #3 = $lane
/*67128*/           OPC_MoveChild, 1,
/*67130*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67133*/           OPC_MoveParent,
/*67134*/           OPC_MoveParent,
/*67135*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*67137*/           OPC_MoveParent,
/*67138*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*67140*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->67166
/*67143*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67145*/             OPC_EmitConvertToTarget, 3,
/*67147*/             OPC_EmitInteger, MVT::i32, 14, 
/*67150*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67153*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67166*/           /*SwitchType*/ 23, MVT::v4f32,// ->67191
/*67168*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67170*/             OPC_EmitConvertToTarget, 3,
/*67172*/             OPC_EmitInteger, MVT::i32, 14, 
/*67175*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67178*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67191*/           0, // EndSwitchType
/*67192*/         /*Scope*/ 74, /*->67267*/
/*67193*/           OPC_MoveChild, 0,
/*67195*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67198*/           OPC_RecordChild0, // #1 = $Vm
/*67199*/           OPC_CheckChild0Type, MVT::v2f32,
/*67201*/           OPC_RecordChild1, // #2 = $lane
/*67202*/           OPC_MoveChild, 1,
/*67204*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67207*/           OPC_MoveParent,
/*67208*/           OPC_MoveParent,
/*67209*/           OPC_RecordChild1, // #3 = $Vn
/*67210*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*67212*/           OPC_MoveParent,
/*67213*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*67215*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->67241
/*67218*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67220*/             OPC_EmitConvertToTarget, 2,
/*67222*/             OPC_EmitInteger, MVT::i32, 14, 
/*67225*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67228*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67241*/           /*SwitchType*/ 23, MVT::v4f32,// ->67266
/*67243*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67245*/             OPC_EmitConvertToTarget, 2,
/*67247*/             OPC_EmitInteger, MVT::i32, 14, 
/*67250*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67253*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67266*/           0, // EndSwitchType
/*67267*/         /*Scope*/ 64, /*->67332*/
/*67268*/           OPC_RecordChild0, // #1 = $src2
/*67269*/           OPC_MoveChild, 1,
/*67271*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67274*/           OPC_RecordChild0, // #2 = $src3
/*67275*/           OPC_CheckChild0Type, MVT::v4f32,
/*67277*/           OPC_RecordChild1, // #3 = $lane
/*67278*/           OPC_MoveChild, 1,
/*67280*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67283*/           OPC_MoveParent,
/*67284*/           OPC_MoveParent,
/*67285*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*67287*/           OPC_MoveParent,
/*67288*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*67290*/           OPC_CheckType, MVT::v4f32,
/*67292*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67294*/           OPC_EmitConvertToTarget, 3,
/*67296*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*67299*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*67308*/           OPC_EmitConvertToTarget, 3,
/*67310*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*67313*/           OPC_EmitInteger, MVT::i32, 14, 
/*67316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67319*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67332*/         /*Scope*/ 64, /*->67397*/
/*67333*/           OPC_MoveChild, 0,
/*67335*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67338*/           OPC_RecordChild0, // #1 = $src3
/*67339*/           OPC_CheckChild0Type, MVT::v4f32,
/*67341*/           OPC_RecordChild1, // #2 = $lane
/*67342*/           OPC_MoveChild, 1,
/*67344*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67347*/           OPC_MoveParent,
/*67348*/           OPC_MoveParent,
/*67349*/           OPC_RecordChild1, // #3 = $src2
/*67350*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*67352*/           OPC_MoveParent,
/*67353*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*67355*/           OPC_CheckType, MVT::v4f32,
/*67357*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67359*/           OPC_EmitConvertToTarget, 2,
/*67361*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*67364*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*67373*/           OPC_EmitConvertToTarget, 2,
/*67375*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*67378*/           OPC_EmitInteger, MVT::i32, 14, 
/*67381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67384*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67397*/         /*Scope*/ 101, /*->67499*/
/*67398*/           OPC_RecordChild0, // #1 = $Vn
/*67399*/           OPC_RecordChild1, // #2 = $Vm
/*67400*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*67402*/           OPC_MoveParent,
/*67403*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*67405*/           OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->67452
/*67408*/             OPC_Scope, 20, /*->67430*/ // 2 children in Scope
/*67410*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*67412*/               OPC_EmitInteger, MVT::i32, 14, 
/*67415*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67418*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67430*/             /*Scope*/ 20, /*->67451*/
/*67431*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67433*/               OPC_EmitInteger, MVT::i32, 14, 
/*67436*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67439*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67451*/             0, /*End of Scope*/
/*67452*/           /*SwitchType*/ 44, MVT::v4f32,// ->67498
/*67454*/             OPC_Scope, 20, /*->67476*/ // 2 children in Scope
/*67456*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*67458*/               OPC_EmitInteger, MVT::i32, 14, 
/*67461*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67464*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67476*/             /*Scope*/ 20, /*->67497*/
/*67477*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67479*/               OPC_EmitInteger, MVT::i32, 14, 
/*67482*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67485*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67497*/             0, /*End of Scope*/
/*67498*/           0, // EndSwitchType
/*67499*/         0, /*End of Scope*/
/*67500*/       /*Scope*/ 45, /*->67546*/
/*67501*/         OPC_RecordChild1, // #1 = $Vm
/*67502*/         OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->67524
/*67505*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67507*/           OPC_EmitInteger, MVT::i32, 14, 
/*67510*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67513*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67524*/         /*SwitchType*/ 19, MVT::v4f32,// ->67545
/*67526*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67528*/           OPC_EmitInteger, MVT::i32, 14, 
/*67531*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67534*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67545*/         0, // EndSwitchType
/*67546*/       0, /*End of Scope*/
/*67547*/     0, /*End of Scope*/
/*67548*/   /*SwitchOpcode*/ 3|128,3/*387*/, TARGET_VAL(ISD::FMA),// ->67939
/*67552*/     OPC_Scope, 112, /*->67666*/ // 4 children in Scope
/*67554*/       OPC_MoveChild, 0,
/*67556*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67559*/       OPC_RecordChild0, // #0 = $Dn
/*67560*/       OPC_MoveParent,
/*67561*/       OPC_RecordChild1, // #1 = $Dm
/*67562*/       OPC_Scope, 53, /*->67617*/ // 2 children in Scope
/*67564*/         OPC_MoveChild, 2,
/*67566*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67569*/         OPC_RecordChild0, // #2 = $Ddin
/*67570*/         OPC_MoveParent,
/*67571*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67594
/*67574*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*67576*/           OPC_EmitInteger, MVT::i32, 14, 
/*67579*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67582*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67594*/         /*SwitchType*/ 20, MVT::f32,// ->67616
/*67596*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67598*/           OPC_EmitInteger, MVT::i32, 14, 
/*67601*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67604*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67616*/         0, // EndSwitchType
/*67617*/       /*Scope*/ 47, /*->67665*/
/*67618*/         OPC_RecordChild2, // #2 = $Ddin
/*67619*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67642
/*67622*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*67624*/           OPC_EmitInteger, MVT::i32, 14, 
/*67627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67630*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67642*/         /*SwitchType*/ 20, MVT::f32,// ->67664
/*67644*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67646*/           OPC_EmitInteger, MVT::i32, 14, 
/*67649*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67652*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67664*/         0, // EndSwitchType
/*67665*/       0, /*End of Scope*/
/*67666*/     /*Scope*/ 36|128,1/*164*/, /*->67832*/
/*67668*/       OPC_RecordChild0, // #0 = $Dn
/*67669*/       OPC_Scope, 54, /*->67725*/ // 2 children in Scope
/*67671*/         OPC_MoveChild, 1,
/*67673*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67676*/         OPC_RecordChild0, // #1 = $Dm
/*67677*/         OPC_MoveParent,
/*67678*/         OPC_RecordChild2, // #2 = $Ddin
/*67679*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67702
/*67682*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*67684*/           OPC_EmitInteger, MVT::i32, 14, 
/*67687*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67690*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67702*/         /*SwitchType*/ 20, MVT::f32,// ->67724
/*67704*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67706*/           OPC_EmitInteger, MVT::i32, 14, 
/*67709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67712*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67724*/         0, // EndSwitchType
/*67725*/       /*Scope*/ 105, /*->67831*/
/*67726*/         OPC_RecordChild1, // #1 = $Dm
/*67727*/         OPC_Scope, 53, /*->67782*/ // 2 children in Scope
/*67729*/           OPC_MoveChild, 2,
/*67731*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67734*/           OPC_RecordChild0, // #2 = $Ddin
/*67735*/           OPC_MoveParent,
/*67736*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67759
/*67739*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*67741*/             OPC_EmitInteger, MVT::i32, 14, 
/*67744*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67747*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67759*/           /*SwitchType*/ 20, MVT::f32,// ->67781
/*67761*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67763*/             OPC_EmitInteger, MVT::i32, 14, 
/*67766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67769*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67781*/           0, // EndSwitchType
/*67782*/         /*Scope*/ 47, /*->67830*/
/*67783*/           OPC_RecordChild2, // #2 = $Ddin
/*67784*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67807
/*67787*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*67789*/             OPC_EmitInteger, MVT::i32, 14, 
/*67792*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67795*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67807*/           /*SwitchType*/ 20, MVT::f32,// ->67829
/*67809*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67811*/             OPC_EmitInteger, MVT::i32, 14, 
/*67814*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67817*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67829*/           0, // EndSwitchType
/*67830*/         0, /*End of Scope*/
/*67831*/       0, /*End of Scope*/
/*67832*/     /*Scope*/ 55, /*->67888*/
/*67833*/       OPC_MoveChild, 0,
/*67835*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67838*/       OPC_RecordChild0, // #0 = $Vn
/*67839*/       OPC_MoveParent,
/*67840*/       OPC_RecordChild1, // #1 = $Vm
/*67841*/       OPC_RecordChild2, // #2 = $src1
/*67842*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->67865
/*67845*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67847*/         OPC_EmitInteger, MVT::i32, 14, 
/*67850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67865*/       /*SwitchType*/ 20, MVT::v4f32,// ->67887
/*67867*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67869*/         OPC_EmitInteger, MVT::i32, 14, 
/*67872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67887*/       0, // EndSwitchType
/*67888*/     /*Scope*/ 49, /*->67938*/
/*67889*/       OPC_RecordChild0, // #0 = $Vn
/*67890*/       OPC_RecordChild1, // #1 = $Vm
/*67891*/       OPC_RecordChild2, // #2 = $src1
/*67892*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->67915
/*67895*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67897*/         OPC_EmitInteger, MVT::i32, 14, 
/*67900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67903*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67915*/       /*SwitchType*/ 20, MVT::v4f32,// ->67937
/*67917*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67919*/         OPC_EmitInteger, MVT::i32, 14, 
/*67922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67937*/       0, // EndSwitchType
/*67938*/     0, /*End of Scope*/
/*67939*/   /*SwitchOpcode*/ 10|128,3/*394*/, TARGET_VAL(ISD::FNEG),// ->68337
/*67943*/     OPC_Scope, 99|128,1/*227*/, /*->68173*/ // 2 children in Scope
/*67946*/       OPC_MoveChild, 0,
/*67948*/       OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/, TARGET_VAL(ISD::FMA),// ->68122
/*67953*/         OPC_Scope, 56, /*->68011*/ // 2 children in Scope
/*67955*/           OPC_MoveChild, 0,
/*67957*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67960*/           OPC_RecordChild0, // #0 = $Dn
/*67961*/           OPC_MoveParent,
/*67962*/           OPC_RecordChild1, // #1 = $Dm
/*67963*/           OPC_RecordChild2, // #2 = $Ddin
/*67964*/           OPC_MoveParent,
/*67965*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67988
/*67968*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*67970*/             OPC_EmitInteger, MVT::i32, 14, 
/*67973*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67976*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67988*/           /*SwitchType*/ 20, MVT::f32,// ->68010
/*67990*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67992*/             OPC_EmitInteger, MVT::i32, 14, 
/*67995*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67998*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68010*/           0, // EndSwitchType
/*68011*/         /*Scope*/ 109, /*->68121*/
/*68012*/           OPC_RecordChild0, // #0 = $Dn
/*68013*/           OPC_Scope, 55, /*->68070*/ // 2 children in Scope
/*68015*/             OPC_MoveChild, 1,
/*68017*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68020*/             OPC_RecordChild0, // #1 = $Dm
/*68021*/             OPC_MoveParent,
/*68022*/             OPC_RecordChild2, // #2 = $Ddin
/*68023*/             OPC_MoveParent,
/*68024*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->68047
/*68027*/               OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*68029*/               OPC_EmitInteger, MVT::i32, 14, 
/*68032*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68035*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68047*/             /*SwitchType*/ 20, MVT::f32,// ->68069
/*68049*/               OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*68051*/               OPC_EmitInteger, MVT::i32, 14, 
/*68054*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68057*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68069*/             0, // EndSwitchType
/*68070*/           /*Scope*/ 49, /*->68120*/
/*68071*/             OPC_RecordChild1, // #1 = $Dm
/*68072*/             OPC_RecordChild2, // #2 = $Ddin
/*68073*/             OPC_MoveParent,
/*68074*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->68097
/*68077*/               OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*68079*/               OPC_EmitInteger, MVT::i32, 14, 
/*68082*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68085*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68097*/             /*SwitchType*/ 20, MVT::f32,// ->68119
/*68099*/               OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*68101*/               OPC_EmitInteger, MVT::i32, 14, 
/*68104*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68107*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68119*/             0, // EndSwitchType
/*68120*/           0, /*End of Scope*/
/*68121*/         0, /*End of Scope*/
/*68122*/       /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FMUL),// ->68172
/*68125*/         OPC_RecordChild0, // #0 = $Dn
/*68126*/         OPC_RecordChild1, // #1 = $Dm
/*68127*/         OPC_MoveParent,
/*68128*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68150
/*68131*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*68133*/           OPC_EmitInteger, MVT::i32, 14, 
/*68136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68139*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68150*/         /*SwitchType*/ 19, MVT::f32,// ->68171
/*68152*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68154*/           OPC_EmitInteger, MVT::i32, 14, 
/*68157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68160*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68171*/         0, // EndSwitchType
/*68172*/       0, // EndSwitchOpcode
/*68173*/     /*Scope*/ 33|128,1/*161*/, /*->68336*/
/*68175*/       OPC_RecordChild0, // #0 = $Dm
/*68176*/       OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->68197
/*68179*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*68181*/         OPC_EmitInteger, MVT::i32, 14, 
/*68184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68187*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*68197*/       /*SwitchType*/ 96, MVT::f32,// ->68295
/*68199*/         OPC_Scope, 18, /*->68219*/ // 2 children in Scope
/*68201*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*68203*/           OPC_EmitInteger, MVT::i32, 14, 
/*68206*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68209*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*68219*/         /*Scope*/ 74, /*->68294*/
/*68220*/           OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68222*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68229*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68232*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*68241*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68244*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*68254*/           OPC_EmitInteger, MVT::i32, 14, 
/*68257*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68260*/           OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68270*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68273*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68282*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68285*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68294*/         0, /*End of Scope*/
/*68295*/       /*SwitchType*/ 18, MVT::v2f32,// ->68315
/*68297*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68299*/         OPC_EmitInteger, MVT::i32, 14, 
/*68302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*68315*/       /*SwitchType*/ 18, MVT::v4f32,// ->68335
/*68317*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68319*/         OPC_EmitInteger, MVT::i32, 14, 
/*68322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*68335*/       0, // EndSwitchType
/*68336*/     0, /*End of Scope*/
/*68337*/   /*SwitchOpcode*/ 125|128,5/*765*/, TARGET_VAL(ISD::FMUL),// ->69106
/*68341*/     OPC_Scope, 52, /*->68395*/ // 8 children in Scope
/*68343*/       OPC_MoveChild, 0,
/*68345*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68348*/       OPC_RecordChild0, // #0 = $a
/*68349*/       OPC_MoveParent,
/*68350*/       OPC_RecordChild1, // #1 = $b
/*68351*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68373
/*68354*/         OPC_CheckPatternPredicate, 80, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*68356*/         OPC_EmitInteger, MVT::i32, 14, 
/*68359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68373*/       /*SwitchType*/ 19, MVT::f32,// ->68394
/*68375*/         OPC_CheckPatternPredicate, 81, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68377*/         OPC_EmitInteger, MVT::i32, 14, 
/*68380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68383*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68394*/       0, // EndSwitchType
/*68395*/     /*Scope*/ 25|128,2/*281*/, /*->68678*/
/*68397*/       OPC_RecordChild0, // #0 = $b
/*68398*/       OPC_Scope, 51, /*->68451*/ // 3 children in Scope
/*68400*/         OPC_MoveChild, 1,
/*68402*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68405*/         OPC_RecordChild0, // #1 = $a
/*68406*/         OPC_MoveParent,
/*68407*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68429
/*68410*/           OPC_CheckPatternPredicate, 80, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*68412*/           OPC_EmitInteger, MVT::i32, 14, 
/*68415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68418*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68429*/         /*SwitchType*/ 19, MVT::f32,// ->68450
/*68431*/           OPC_CheckPatternPredicate, 81, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68433*/           OPC_EmitInteger, MVT::i32, 14, 
/*68436*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68439*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68450*/         0, // EndSwitchType
/*68451*/       /*Scope*/ 29|128,1/*157*/, /*->68610*/
/*68453*/         OPC_RecordChild1, // #1 = $Dm
/*68454*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68476
/*68457*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*68459*/           OPC_EmitInteger, MVT::i32, 14, 
/*68462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68465*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68476*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->68609
/*68479*/           OPC_Scope, 19, /*->68500*/ // 2 children in Scope
/*68481*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*68483*/             OPC_EmitInteger, MVT::i32, 14, 
/*68486*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68489*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68500*/           /*Scope*/ 107, /*->68608*/
/*68501*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68503*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68510*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68513*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*68522*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68525*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*68535*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*68542*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68545*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*68554*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68557*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*68567*/             OPC_EmitInteger, MVT::i32, 14, 
/*68570*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68573*/             OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*68584*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68587*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*68596*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68599*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68608*/           0, /*End of Scope*/
/*68609*/         0, // EndSwitchType
/*68610*/       /*Scope*/ 66, /*->68677*/
/*68611*/         OPC_MoveChild, 1,
/*68613*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68616*/         OPC_RecordChild0, // #1 = $Vm
/*68617*/         OPC_CheckChild0Type, MVT::v2f32,
/*68619*/         OPC_RecordChild1, // #2 = $lane
/*68620*/         OPC_MoveChild, 1,
/*68622*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68625*/         OPC_MoveParent,
/*68626*/         OPC_MoveParent,
/*68627*/         OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->68652
/*68630*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68632*/           OPC_EmitConvertToTarget, 2,
/*68634*/           OPC_EmitInteger, MVT::i32, 14, 
/*68637*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68640*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68652*/         /*SwitchType*/ 22, MVT::v4f32,// ->68676
/*68654*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68656*/           OPC_EmitConvertToTarget, 2,
/*68658*/           OPC_EmitInteger, MVT::i32, 14, 
/*68661*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68664*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68676*/         0, // EndSwitchType
/*68677*/       0, /*End of Scope*/
/*68678*/     /*Scope*/ 67, /*->68746*/
/*68679*/       OPC_MoveChild, 0,
/*68681*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68684*/       OPC_RecordChild0, // #0 = $Vm
/*68685*/       OPC_CheckChild0Type, MVT::v2f32,
/*68687*/       OPC_RecordChild1, // #1 = $lane
/*68688*/       OPC_MoveChild, 1,
/*68690*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68693*/       OPC_MoveParent,
/*68694*/       OPC_MoveParent,
/*68695*/       OPC_RecordChild1, // #2 = $Vn
/*68696*/       OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->68721
/*68699*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68701*/         OPC_EmitConvertToTarget, 1,
/*68703*/         OPC_EmitInteger, MVT::i32, 14, 
/*68706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68721*/       /*SwitchType*/ 22, MVT::v4f32,// ->68745
/*68723*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68725*/         OPC_EmitConvertToTarget, 1,
/*68727*/         OPC_EmitInteger, MVT::i32, 14, 
/*68730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68745*/       0, // EndSwitchType
/*68746*/     /*Scope*/ 56, /*->68803*/
/*68747*/       OPC_RecordChild0, // #0 = $src1
/*68748*/       OPC_MoveChild, 1,
/*68750*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68753*/       OPC_RecordChild0, // #1 = $src2
/*68754*/       OPC_CheckChild0Type, MVT::v4f32,
/*68756*/       OPC_RecordChild1, // #2 = $lane
/*68757*/       OPC_MoveChild, 1,
/*68759*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68762*/       OPC_MoveParent,
/*68763*/       OPC_MoveParent,
/*68764*/       OPC_CheckType, MVT::v4f32,
/*68766*/       OPC_EmitConvertToTarget, 2,
/*68768*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68771*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*68780*/       OPC_EmitConvertToTarget, 2,
/*68782*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68785*/       OPC_EmitInteger, MVT::i32, 14, 
/*68788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68803*/     /*Scope*/ 56, /*->68860*/
/*68804*/       OPC_MoveChild, 0,
/*68806*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68809*/       OPC_RecordChild0, // #0 = $src2
/*68810*/       OPC_CheckChild0Type, MVT::v4f32,
/*68812*/       OPC_RecordChild1, // #1 = $lane
/*68813*/       OPC_MoveChild, 1,
/*68815*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68818*/       OPC_MoveParent,
/*68819*/       OPC_MoveParent,
/*68820*/       OPC_RecordChild1, // #2 = $src1
/*68821*/       OPC_CheckType, MVT::v4f32,
/*68823*/       OPC_EmitConvertToTarget, 1,
/*68825*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68828*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*68837*/       OPC_EmitConvertToTarget, 1,
/*68839*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68842*/       OPC_EmitInteger, MVT::i32, 14, 
/*68845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68860*/     /*Scope*/ 98, /*->68959*/
/*68861*/       OPC_RecordChild0, // #0 = $Rn
/*68862*/       OPC_MoveChild, 1,
/*68864*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*68867*/       OPC_RecordChild0, // #1 = $Rm
/*68868*/       OPC_CheckChild0Type, MVT::f32,
/*68870*/       OPC_MoveParent,
/*68871*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->68915
/*68874*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68881*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68884*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*68894*/         OPC_EmitInteger, MVT::i32, 0, 
/*68897*/         OPC_EmitInteger, MVT::i32, 14, 
/*68900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68903*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68915*/       /*SwitchType*/ 41, MVT::v4f32,// ->68958
/*68917*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68924*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68927*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*68937*/         OPC_EmitInteger, MVT::i32, 0, 
/*68940*/         OPC_EmitInteger, MVT::i32, 14, 
/*68943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68946*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68958*/       0, // EndSwitchType
/*68959*/     /*Scope*/ 98, /*->69058*/
/*68960*/       OPC_MoveChild, 0,
/*68962*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*68965*/       OPC_RecordChild0, // #0 = $Rm
/*68966*/       OPC_CheckChild0Type, MVT::f32,
/*68968*/       OPC_MoveParent,
/*68969*/       OPC_RecordChild1, // #1 = $Rn
/*68970*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->69014
/*68973*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68980*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68983*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*68993*/         OPC_EmitInteger, MVT::i32, 0, 
/*68996*/         OPC_EmitInteger, MVT::i32, 14, 
/*68999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69002*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69014*/       /*SwitchType*/ 41, MVT::v4f32,// ->69057
/*69016*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69023*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69026*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*69036*/         OPC_EmitInteger, MVT::i32, 0, 
/*69039*/         OPC_EmitInteger, MVT::i32, 14, 
/*69042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69057*/       0, // EndSwitchType
/*69058*/     /*Scope*/ 46, /*->69105*/
/*69059*/       OPC_RecordChild0, // #0 = $Vn
/*69060*/       OPC_RecordChild1, // #1 = $Vm
/*69061*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->69083
/*69064*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69066*/         OPC_EmitInteger, MVT::i32, 14, 
/*69069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69083*/       /*SwitchType*/ 19, MVT::v4f32,// ->69104
/*69085*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69087*/         OPC_EmitInteger, MVT::i32, 14, 
/*69090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69104*/       0, // EndSwitchType
/*69105*/     0, /*End of Scope*/
/*69106*/   /*SwitchOpcode*/ 57, TARGET_VAL(ISD::ConstantFP),// ->69166
/*69109*/     OPC_RecordNode, // #0 = $imm
/*69110*/     OPC_SwitchType /*2 cases */, 25, MVT::f64,// ->69138
/*69113*/       OPC_CheckPredicate, 117, // Predicate_vfp_f64imm
/*69115*/       OPC_CheckPatternPredicate, 82, // (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP())
/*69117*/       OPC_EmitConvertToTarget, 0,
/*69119*/       OPC_EmitNodeXForm, 19, 1, // anonymous_4843
/*69122*/       OPC_EmitInteger, MVT::i32, 14, 
/*69125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4843>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4843:f64 (fpimm:f64):$imm))
/*69138*/     /*SwitchType*/ 25, MVT::f32,// ->69165
/*69140*/       OPC_CheckPredicate, 118, // Predicate_vfp_f32imm
/*69142*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasVFP3())
/*69144*/       OPC_EmitConvertToTarget, 0,
/*69146*/       OPC_EmitNodeXForm, 20, 1, // anonymous_4842
/*69149*/       OPC_EmitInteger, MVT::i32, 14, 
/*69152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69155*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4842>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4842:f32 (fpimm:f32):$imm))
/*69165*/     0, // EndSwitchType
/*69166*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::FDIV),// ->69215
/*69169*/     OPC_RecordChild0, // #0 = $Dn
/*69170*/     OPC_RecordChild1, // #1 = $Dm
/*69171*/     OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->69193
/*69174*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*69176*/       OPC_EmitInteger, MVT::i32, 14, 
/*69179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69193*/     /*SwitchType*/ 19, MVT::f32,// ->69214
/*69195*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69197*/       OPC_EmitInteger, MVT::i32, 14, 
/*69200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69214*/     0, // EndSwitchType
/*69215*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMAXNM),// ->69257
/*69218*/     OPC_RecordChild0, // #0 = $Sn
/*69219*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->69238
/*69222*/       OPC_CheckChild0Type, MVT::f32,
/*69224*/       OPC_RecordChild1, // #1 = $Sm
/*69225*/       OPC_CheckChild1Type, MVT::f32,
/*69227*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69238*/     /*SwitchType*/ 16, MVT::f64,// ->69256
/*69240*/       OPC_CheckChild0Type, MVT::f64,
/*69242*/       OPC_RecordChild1, // #1 = $Dm
/*69243*/       OPC_CheckChild1Type, MVT::f64,
/*69245*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69247*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69256*/     0, // EndSwitchType
/*69257*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMINNM),// ->69299
/*69260*/     OPC_RecordChild0, // #0 = $Sn
/*69261*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->69280
/*69264*/       OPC_CheckChild0Type, MVT::f32,
/*69266*/       OPC_RecordChild1, // #1 = $Sm
/*69267*/       OPC_CheckChild1Type, MVT::f32,
/*69269*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69280*/     /*SwitchType*/ 16, MVT::f64,// ->69298
/*69282*/       OPC_CheckChild0Type, MVT::f64,
/*69284*/       OPC_RecordChild1, // #1 = $Dm
/*69285*/       OPC_CheckChild1Type, MVT::f64,
/*69287*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69298*/     0, // EndSwitchType
/*69299*/   /*SwitchOpcode*/ 33|128,1/*161*/, TARGET_VAL(ISD::FABS),// ->69464
/*69303*/     OPC_RecordChild0, // #0 = $Dm
/*69304*/     OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->69325
/*69307*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*69309*/       OPC_EmitInteger, MVT::i32, 14, 
/*69312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VABSD:f64 DPR:f64:$Dm)
/*69325*/     /*SwitchType*/ 96, MVT::f32,// ->69423
/*69327*/       OPC_Scope, 18, /*->69347*/ // 2 children in Scope
/*69329*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*69331*/         OPC_EmitInteger, MVT::i32, 14, 
/*69334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69337*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VABSS:f32 SPR:f32:$Sm)
/*69347*/       /*Scope*/ 74, /*->69422*/
/*69348*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69350*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69357*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69360*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*69369*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69372*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*69382*/         OPC_EmitInteger, MVT::i32, 14, 
/*69385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69388*/         OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*69398*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69401*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69410*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69413*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69422*/       0, /*End of Scope*/
/*69423*/     /*SwitchType*/ 18, MVT::v2f32,// ->69443
/*69425*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69427*/       OPC_EmitInteger, MVT::i32, 14, 
/*69430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*69443*/     /*SwitchType*/ 18, MVT::v4f32,// ->69463
/*69445*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69447*/       OPC_EmitInteger, MVT::i32, 14, 
/*69450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*69463*/     0, // EndSwitchType
/*69464*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_EXTEND),// ->69488
/*69467*/     OPC_RecordChild0, // #0 = $Sm
/*69468*/     OPC_CheckType, MVT::f64,
/*69470*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*69472*/     OPC_EmitInteger, MVT::i32, 14, 
/*69475*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69478*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*69488*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_ROUND),// ->69512
/*69491*/     OPC_RecordChild0, // #0 = $Dm
/*69492*/     OPC_CheckType, MVT::f32,
/*69494*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*69496*/     OPC_EmitInteger, MVT::i32, 14, 
/*69499*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69502*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*69512*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FTRUNC),// ->69558
/*69515*/     OPC_RecordChild0, // #0 = $Sm
/*69516*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->69537
/*69519*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69521*/       OPC_EmitInteger, MVT::i32, 14, 
/*69524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*69537*/     /*SwitchType*/ 18, MVT::f64,// ->69557
/*69539*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69541*/       OPC_EmitInteger, MVT::i32, 14, 
/*69544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*69557*/     0, // EndSwitchType
/*69558*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FNEARBYINT),// ->69604
/*69561*/     OPC_RecordChild0, // #0 = $Sm
/*69562*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->69583
/*69565*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69567*/       OPC_EmitInteger, MVT::i32, 14, 
/*69570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69573*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*69583*/     /*SwitchType*/ 18, MVT::f64,// ->69603
/*69585*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69587*/       OPC_EmitInteger, MVT::i32, 14, 
/*69590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69593*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*69603*/     0, // EndSwitchType
/*69604*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FRINT),// ->69650
/*69607*/     OPC_RecordChild0, // #0 = $Sm
/*69608*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->69629
/*69611*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69613*/       OPC_EmitInteger, MVT::i32, 14, 
/*69616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*69629*/     /*SwitchType*/ 18, MVT::f64,// ->69649
/*69631*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69633*/       OPC_EmitInteger, MVT::i32, 14, 
/*69636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69639*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*69649*/     0, // EndSwitchType
/*69650*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FROUND),// ->69680
/*69653*/     OPC_RecordChild0, // #0 = $Sm
/*69654*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->69667
/*69657*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (frnd:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*69667*/     /*SwitchType*/ 10, MVT::f64,// ->69679
/*69669*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69671*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (frnd:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*69679*/     0, // EndSwitchType
/*69680*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FCEIL),// ->69710
/*69683*/     OPC_RecordChild0, // #0 = $Sm
/*69684*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->69697
/*69687*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69689*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*69697*/     /*SwitchType*/ 10, MVT::f64,// ->69709
/*69699*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*69709*/     0, // EndSwitchType
/*69710*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FFLOOR),// ->69740
/*69713*/     OPC_RecordChild0, // #0 = $Sm
/*69714*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->69727
/*69717*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*69727*/     /*SwitchType*/ 10, MVT::f64,// ->69739
/*69729*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69731*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*69739*/     0, // EndSwitchType
/*69740*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FSQRT),// ->69786
/*69743*/     OPC_RecordChild0, // #0 = $Dm
/*69744*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69765
/*69747*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*69749*/       OPC_EmitInteger, MVT::i32, 14, 
/*69752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69755*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*69765*/     /*SwitchType*/ 18, MVT::f32,// ->69785
/*69767*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69769*/       OPC_EmitInteger, MVT::i32, 14, 
/*69772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*69785*/     0, // EndSwitchType
/*69786*/   /*SwitchOpcode*/ 21, TARGET_VAL(ARMISD::VMOVDRR),// ->69810
/*69789*/     OPC_RecordChild0, // #0 = $Rt
/*69790*/     OPC_RecordChild1, // #1 = $Rt2
/*69791*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69793*/     OPC_EmitInteger, MVT::i32, 14, 
/*69796*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69799*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*69810*/   /*SwitchOpcode*/ 65, TARGET_VAL(ISD::FP16_TO_FP),// ->69878
/*69813*/     OPC_RecordChild0, // #0 = $a
/*69814*/     OPC_CheckChild0Type, MVT::i32,
/*69816*/     OPC_SwitchType /*2 cases */, 28, MVT::f32,// ->69847
/*69819*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*69822*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*69831*/       OPC_EmitInteger, MVT::i32, 14, 
/*69834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*69847*/     /*SwitchType*/ 28, MVT::f64,// ->69877
/*69849*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*69852*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*69861*/       OPC_EmitInteger, MVT::i32, 14, 
/*69864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*69877*/     0, // EndSwitchType
/*69878*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMAX),// ->69990
/*69881*/     OPC_RecordChild0, // #0 = $a
/*69882*/     OPC_RecordChild1, // #1 = $b
/*69883*/     OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69885*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69892*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69895*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*69904*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69907*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*69917*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*69924*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69927*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*69936*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69939*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*69949*/     OPC_EmitInteger, MVT::i32, 14, 
/*69952*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69955*/     OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*69966*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69969*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*69978*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69981*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69990*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMIN),// ->70102
/*69993*/     OPC_RecordChild0, // #0 = $a
/*69994*/     OPC_RecordChild1, // #1 = $b
/*69995*/     OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69997*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70004*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70007*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70016*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70019*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70029*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70036*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70039*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70048*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70051*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70061*/     OPC_EmitInteger, MVT::i32, 14, 
/*70064*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70067*/     OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70078*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70081*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70090*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70093*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70102*/   /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ARMISD::VMOVIMM),// ->70312
/*70106*/     OPC_Scope, 32, /*->70140*/ // 2 children in Scope
/*70108*/       OPC_MoveChild, 0,
/*70110*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70113*/       OPC_MoveParent,
/*70114*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*70116*/       OPC_SwitchType /*2 cases */, 9, MVT::v2i32,// ->70128
/*70119*/         OPC_CheckPatternPredicate, 84, // (Subtarget->hasZeroCycleZeroing())
/*70121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVD0), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*70128*/       /*SwitchType*/ 9, MVT::v4i32,// ->70139
/*70130*/         OPC_CheckPatternPredicate, 84, // (Subtarget->hasZeroCycleZeroing())
/*70132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVQ0), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*70139*/       0, // EndSwitchType
/*70140*/     /*Scope*/ 41|128,1/*169*/, /*->70311*/
/*70142*/       OPC_RecordChild0, // #0 = $SIMM
/*70143*/       OPC_MoveChild, 0,
/*70145*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70148*/       OPC_MoveParent,
/*70149*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->70170
/*70152*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70154*/         OPC_EmitInteger, MVT::i32, 14, 
/*70157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*70170*/       /*SwitchType*/ 18, MVT::v16i8,// ->70190
/*70172*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70174*/         OPC_EmitInteger, MVT::i32, 14, 
/*70177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*70190*/       /*SwitchType*/ 18, MVT::v4i16,// ->70210
/*70192*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70194*/         OPC_EmitInteger, MVT::i32, 14, 
/*70197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70200*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*70210*/       /*SwitchType*/ 18, MVT::v8i16,// ->70230
/*70212*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70214*/         OPC_EmitInteger, MVT::i32, 14, 
/*70217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*70230*/       /*SwitchType*/ 18, MVT::v2i32,// ->70250
/*70232*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70234*/         OPC_EmitInteger, MVT::i32, 14, 
/*70237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*70250*/       /*SwitchType*/ 18, MVT::v4i32,// ->70270
/*70252*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70254*/         OPC_EmitInteger, MVT::i32, 14, 
/*70257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*70270*/       /*SwitchType*/ 18, MVT::v1i64,// ->70290
/*70272*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70274*/         OPC_EmitInteger, MVT::i32, 14, 
/*70277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*70290*/       /*SwitchType*/ 18, MVT::v2i64,// ->70310
/*70292*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70294*/         OPC_EmitInteger, MVT::i32, 14, 
/*70297*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70300*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*70310*/       0, // EndSwitchType
/*70311*/     0, /*End of Scope*/
/*70312*/   /*SwitchOpcode*/ 79|128,5/*719*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->71035
/*70316*/     OPC_RecordChild0, // #0 = $src
/*70317*/     OPC_Scope, 11|128,2/*267*/, /*->70587*/ // 4 children in Scope
/*70320*/       OPC_MoveChild, 1,
/*70322*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*70325*/       OPC_RecordMemRef,
/*70326*/       OPC_RecordNode, // #1 = 'ld' chained node
/*70327*/       OPC_CheckFoldableChainNode,
/*70328*/       OPC_RecordChild1, // #2 = $Rn
/*70329*/       OPC_CheckChild1Type, MVT::i32,
/*70331*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*70333*/       OPC_CheckType, MVT::i32,
/*70335*/       OPC_Scope, 84, /*->70421*/ // 4 children in Scope
/*70337*/         OPC_CheckPredicate, 32, // Predicate_extload
/*70339*/         OPC_Scope, 39, /*->70380*/ // 2 children in Scope
/*70341*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*70343*/           OPC_MoveParent,
/*70344*/           OPC_RecordChild2, // #3 = $lane
/*70345*/           OPC_MoveChild, 2,
/*70347*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70350*/           OPC_MoveParent,
/*70351*/           OPC_CheckType, MVT::v8i8,
/*70353*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70355*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70358*/           OPC_EmitMergeInputChains1_1,
/*70359*/           OPC_EmitConvertToTarget, 3,
/*70361*/           OPC_EmitInteger, MVT::i32, 14, 
/*70364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70367*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*70380*/         /*Scope*/ 39, /*->70420*/
/*70381*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*70383*/           OPC_MoveParent,
/*70384*/           OPC_RecordChild2, // #3 = $lane
/*70385*/           OPC_MoveChild, 2,
/*70387*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70390*/           OPC_MoveParent,
/*70391*/           OPC_CheckType, MVT::v4i16,
/*70393*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70395*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70398*/           OPC_EmitMergeInputChains1_1,
/*70399*/           OPC_EmitConvertToTarget, 3,
/*70401*/           OPC_EmitInteger, MVT::i32, 14, 
/*70404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70407*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*70420*/         0, /*End of Scope*/
/*70421*/       /*Scope*/ 39, /*->70461*/
/*70422*/         OPC_CheckPredicate, 63, // Predicate_load
/*70424*/         OPC_MoveParent,
/*70425*/         OPC_RecordChild2, // #3 = $lane
/*70426*/         OPC_MoveChild, 2,
/*70428*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70431*/         OPC_MoveParent,
/*70432*/         OPC_CheckType, MVT::v2i32,
/*70434*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70436*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70439*/         OPC_EmitMergeInputChains1_1,
/*70440*/         OPC_EmitConvertToTarget, 3,
/*70442*/         OPC_EmitInteger, MVT::i32, 14, 
/*70445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70448*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*70461*/       /*Scope*/ 84, /*->70546*/
/*70462*/         OPC_CheckPredicate, 32, // Predicate_extload
/*70464*/         OPC_Scope, 39, /*->70505*/ // 2 children in Scope
/*70466*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*70468*/           OPC_MoveParent,
/*70469*/           OPC_RecordChild2, // #3 = $lane
/*70470*/           OPC_MoveChild, 2,
/*70472*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70475*/           OPC_MoveParent,
/*70476*/           OPC_CheckType, MVT::v16i8,
/*70478*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70480*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70483*/           OPC_EmitMergeInputChains1_1,
/*70484*/           OPC_EmitConvertToTarget, 3,
/*70486*/           OPC_EmitInteger, MVT::i32, 14, 
/*70489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70492*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*70505*/         /*Scope*/ 39, /*->70545*/
/*70506*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*70508*/           OPC_MoveParent,
/*70509*/           OPC_RecordChild2, // #3 = $lane
/*70510*/           OPC_MoveChild, 2,
/*70512*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70515*/           OPC_MoveParent,
/*70516*/           OPC_CheckType, MVT::v8i16,
/*70518*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70520*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70523*/           OPC_EmitMergeInputChains1_1,
/*70524*/           OPC_EmitConvertToTarget, 3,
/*70526*/           OPC_EmitInteger, MVT::i32, 14, 
/*70529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70532*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*70545*/         0, /*End of Scope*/
/*70546*/       /*Scope*/ 39, /*->70586*/
/*70547*/         OPC_CheckPredicate, 63, // Predicate_load
/*70549*/         OPC_MoveParent,
/*70550*/         OPC_RecordChild2, // #3 = $lane
/*70551*/         OPC_MoveChild, 2,
/*70553*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70556*/         OPC_MoveParent,
/*70557*/         OPC_CheckType, MVT::v4i32,
/*70559*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70561*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70564*/         OPC_EmitMergeInputChains1_1,
/*70565*/         OPC_EmitConvertToTarget, 3,
/*70567*/         OPC_EmitInteger, MVT::i32, 14, 
/*70570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70573*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*70586*/       0, /*End of Scope*/
/*70587*/     /*Scope*/ 21|128,2/*277*/, /*->70866*/
/*70589*/       OPC_RecordChild1, // #1 = $R
/*70590*/       OPC_Scope, 59, /*->70651*/ // 4 children in Scope
/*70592*/         OPC_CheckChild1Type, MVT::i32,
/*70594*/         OPC_RecordChild2, // #2 = $lane
/*70595*/         OPC_MoveChild, 2,
/*70597*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70600*/         OPC_MoveParent,
/*70601*/         OPC_SwitchType /*2 cases */, 22, MVT::v8i8,// ->70626
/*70604*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70606*/           OPC_EmitConvertToTarget, 2,
/*70608*/           OPC_EmitInteger, MVT::i32, 14, 
/*70611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70614*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70626*/         /*SwitchType*/ 22, MVT::v4i16,// ->70650
/*70628*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70630*/           OPC_EmitConvertToTarget, 2,
/*70632*/           OPC_EmitInteger, MVT::i32, 14, 
/*70635*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70638*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70650*/         0, // EndSwitchType
/*70651*/       /*Scope*/ 31, /*->70683*/
/*70652*/         OPC_RecordChild2, // #2 = $lane
/*70653*/         OPC_MoveChild, 2,
/*70655*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70658*/         OPC_MoveParent,
/*70659*/         OPC_CheckType, MVT::v2i32,
/*70661*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*70663*/         OPC_EmitConvertToTarget, 2,
/*70665*/         OPC_EmitInteger, MVT::i32, 14, 
/*70668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70683*/       /*Scope*/ 119, /*->70803*/
/*70684*/         OPC_CheckChild1Type, MVT::i32,
/*70686*/         OPC_RecordChild2, // #2 = $lane
/*70687*/         OPC_MoveChild, 2,
/*70689*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70692*/         OPC_MoveParent,
/*70693*/         OPC_SwitchType /*2 cases */, 52, MVT::v16i8,// ->70748
/*70696*/           OPC_EmitConvertToTarget, 2,
/*70698*/           OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*70701*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*70710*/           OPC_EmitConvertToTarget, 2,
/*70712*/           OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*70715*/           OPC_EmitInteger, MVT::i32, 14, 
/*70718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70721*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*70733*/           OPC_EmitConvertToTarget, 2,
/*70735*/           OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*70738*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*70748*/         /*SwitchType*/ 52, MVT::v8i16,// ->70802
/*70750*/           OPC_EmitConvertToTarget, 2,
/*70752*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*70755*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*70764*/           OPC_EmitConvertToTarget, 2,
/*70766*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*70769*/           OPC_EmitInteger, MVT::i32, 14, 
/*70772*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70775*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*70787*/           OPC_EmitConvertToTarget, 2,
/*70789*/           OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*70792*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*70802*/         0, // EndSwitchType
/*70803*/       /*Scope*/ 61, /*->70865*/
/*70804*/         OPC_RecordChild2, // #2 = $lane
/*70805*/         OPC_MoveChild, 2,
/*70807*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70810*/         OPC_MoveParent,
/*70811*/         OPC_CheckType, MVT::v4i32,
/*70813*/         OPC_EmitConvertToTarget, 2,
/*70815*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*70818*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*70827*/         OPC_EmitConvertToTarget, 2,
/*70829*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*70832*/         OPC_EmitInteger, MVT::i32, 14, 
/*70835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70838*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*70850*/         OPC_EmitConvertToTarget, 2,
/*70852*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*70855*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*70865*/       0, /*End of Scope*/
/*70866*/     /*Scope*/ 81, /*->70948*/
/*70867*/       OPC_MoveChild, 1,
/*70869*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*70872*/       OPC_RecordMemRef,
/*70873*/       OPC_RecordNode, // #1 = 'ld' chained node
/*70874*/       OPC_CheckFoldableChainNode,
/*70875*/       OPC_RecordChild1, // #2 = $addr
/*70876*/       OPC_CheckChild1Type, MVT::i32,
/*70878*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*70880*/       OPC_CheckPredicate, 63, // Predicate_load
/*70882*/       OPC_CheckType, MVT::f32,
/*70884*/       OPC_MoveParent,
/*70885*/       OPC_RecordChild2, // #3 = $lane
/*70886*/       OPC_MoveChild, 2,
/*70888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70891*/       OPC_MoveParent,
/*70892*/       OPC_SwitchType /*2 cases */, 25, MVT::v2f32,// ->70920
/*70895*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70898*/         OPC_EmitMergeInputChains1_1,
/*70899*/         OPC_EmitConvertToTarget, 3,
/*70901*/         OPC_EmitInteger, MVT::i32, 14, 
/*70904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70907*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*70920*/       /*SwitchType*/ 25, MVT::v4f32,// ->70947
/*70922*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70925*/         OPC_EmitMergeInputChains1_1,
/*70926*/         OPC_EmitConvertToTarget, 3,
/*70928*/         OPC_EmitInteger, MVT::i32, 14, 
/*70931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70934*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*70947*/       0, // EndSwitchType
/*70948*/     /*Scope*/ 85, /*->71034*/
/*70949*/       OPC_RecordChild1, // #1 = $src2
/*70950*/       OPC_RecordChild2, // #2 = $src3
/*70951*/       OPC_MoveChild, 2,
/*70953*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70956*/       OPC_MoveParent,
/*70957*/       OPC_SwitchType /*3 cases */, 15, MVT::v2f64,// ->70975
/*70960*/         OPC_EmitConvertToTarget, 2,
/*70962*/         OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*70965*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*70975*/       /*SwitchType*/ 27, MVT::v2f32,// ->71004
/*70977*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70980*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*70989*/         OPC_EmitConvertToTarget, 2,
/*70991*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*70994*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71004*/       /*SwitchType*/ 27, MVT::v4f32,// ->71033
/*71006*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*71009*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71018*/         OPC_EmitConvertToTarget, 2,
/*71020*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*71023*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71033*/       0, // EndSwitchType
/*71034*/     0, /*End of Scope*/
/*71035*/   /*SwitchOpcode*/ 73|128,4/*585*/, TARGET_VAL(ARMISD::VDUP),// ->71624
/*71039*/     OPC_Scope, 72|128,1/*200*/, /*->71242*/ // 4 children in Scope
/*71042*/       OPC_MoveChild, 0,
/*71044*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71047*/       OPC_RecordMemRef,
/*71048*/       OPC_RecordNode, // #0 = 'ld' chained node
/*71049*/       OPC_RecordChild1, // #1 = $Rn
/*71050*/       OPC_CheckChild1Type, MVT::i32,
/*71052*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*71054*/       OPC_CheckType, MVT::i32,
/*71056*/       OPC_Scope, 62, /*->71120*/ // 4 children in Scope
/*71058*/         OPC_CheckPredicate, 32, // Predicate_extload
/*71060*/         OPC_Scope, 28, /*->71090*/ // 2 children in Scope
/*71062*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*71064*/           OPC_MoveParent,
/*71065*/           OPC_CheckType, MVT::v8i8,
/*71067*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71069*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71072*/           OPC_EmitMergeInputChains1_0,
/*71073*/           OPC_EmitInteger, MVT::i32, 14, 
/*71076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71079*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*71090*/         /*Scope*/ 28, /*->71119*/
/*71091*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*71093*/           OPC_MoveParent,
/*71094*/           OPC_CheckType, MVT::v4i16,
/*71096*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71098*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71101*/           OPC_EmitMergeInputChains1_0,
/*71102*/           OPC_EmitInteger, MVT::i32, 14, 
/*71105*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71108*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*71119*/         0, /*End of Scope*/
/*71120*/       /*Scope*/ 28, /*->71149*/
/*71121*/         OPC_CheckPredicate, 63, // Predicate_load
/*71123*/         OPC_MoveParent,
/*71124*/         OPC_CheckType, MVT::v2i32,
/*71126*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71128*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71131*/         OPC_EmitMergeInputChains1_0,
/*71132*/         OPC_EmitInteger, MVT::i32, 14, 
/*71135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*71149*/       /*Scope*/ 62, /*->71212*/
/*71150*/         OPC_CheckPredicate, 32, // Predicate_extload
/*71152*/         OPC_Scope, 28, /*->71182*/ // 2 children in Scope
/*71154*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*71156*/           OPC_MoveParent,
/*71157*/           OPC_CheckType, MVT::v16i8,
/*71159*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71161*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71164*/           OPC_EmitMergeInputChains1_0,
/*71165*/           OPC_EmitInteger, MVT::i32, 14, 
/*71168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71171*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*71182*/         /*Scope*/ 28, /*->71211*/
/*71183*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*71185*/           OPC_MoveParent,
/*71186*/           OPC_CheckType, MVT::v8i16,
/*71188*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71190*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71193*/           OPC_EmitMergeInputChains1_0,
/*71194*/           OPC_EmitInteger, MVT::i32, 14, 
/*71197*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71200*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*71211*/         0, /*End of Scope*/
/*71212*/       /*Scope*/ 28, /*->71241*/
/*71213*/         OPC_CheckPredicate, 63, // Predicate_load
/*71215*/         OPC_MoveParent,
/*71216*/         OPC_CheckType, MVT::v4i32,
/*71218*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71220*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71223*/         OPC_EmitMergeInputChains1_0,
/*71224*/         OPC_EmitInteger, MVT::i32, 14, 
/*71227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*71241*/       0, /*End of Scope*/
/*71242*/     /*Scope*/ 20|128,1/*148*/, /*->71392*/
/*71244*/       OPC_RecordChild0, // #0 = $R
/*71245*/       OPC_CheckChild0Type, MVT::i32,
/*71247*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->71268
/*71250*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71252*/         OPC_EmitInteger, MVT::i32, 14, 
/*71255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71258*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*71268*/       /*SwitchType*/ 18, MVT::v4i16,// ->71288
/*71270*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71272*/         OPC_EmitInteger, MVT::i32, 14, 
/*71275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*71288*/       /*SwitchType*/ 41, MVT::v2i32,// ->71331
/*71290*/         OPC_Scope, 18, /*->71310*/ // 2 children in Scope
/*71292*/           OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*71294*/           OPC_EmitInteger, MVT::i32, 14, 
/*71297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71300*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*71310*/         /*Scope*/ 19, /*->71330*/
/*71311*/           OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*71313*/           OPC_EmitInteger, MVT::i32, 14, 
/*71316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71319*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*71330*/         0, /*End of Scope*/
/*71331*/       /*SwitchType*/ 18, MVT::v16i8,// ->71351
/*71333*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71335*/         OPC_EmitInteger, MVT::i32, 14, 
/*71338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71341*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*71351*/       /*SwitchType*/ 18, MVT::v8i16,// ->71371
/*71353*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71355*/         OPC_EmitInteger, MVT::i32, 14, 
/*71358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*71371*/       /*SwitchType*/ 18, MVT::v4i32,// ->71391
/*71373*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71375*/         OPC_EmitInteger, MVT::i32, 14, 
/*71378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71381*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*71391*/       0, // EndSwitchType
/*71392*/     /*Scope*/ 11|128,1/*139*/, /*->71533*/
/*71394*/       OPC_MoveChild, 0,
/*71396*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::LOAD),// ->71460
/*71400*/         OPC_RecordMemRef,
/*71401*/         OPC_RecordNode, // #0 = 'ld' chained node
/*71402*/         OPC_RecordChild1, // #1 = $addr
/*71403*/         OPC_CheckChild1Type, MVT::i32,
/*71405*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*71407*/         OPC_CheckPredicate, 63, // Predicate_load
/*71409*/         OPC_CheckType, MVT::f32,
/*71411*/         OPC_MoveParent,
/*71412*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->71436
/*71415*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*71418*/           OPC_EmitMergeInputChains1_0,
/*71419*/           OPC_EmitInteger, MVT::i32, 14, 
/*71422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*71436*/         /*SwitchType*/ 21, MVT::v4f32,// ->71459
/*71438*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*71441*/           OPC_EmitMergeInputChains1_0,
/*71442*/           OPC_EmitInteger, MVT::i32, 14, 
/*71445*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71448*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*71459*/         0, // EndSwitchType
/*71460*/       /*SwitchOpcode*/ 69, TARGET_VAL(ISD::BITCAST),// ->71532
/*71463*/         OPC_RecordChild0, // #0 = $R
/*71464*/         OPC_CheckChild0Type, MVT::i32,
/*71466*/         OPC_CheckType, MVT::f32,
/*71468*/         OPC_MoveParent,
/*71469*/         OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->71513
/*71472*/           OPC_Scope, 18, /*->71492*/ // 2 children in Scope
/*71474*/             OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*71476*/             OPC_EmitInteger, MVT::i32, 14, 
/*71479*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71482*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*71492*/           /*Scope*/ 19, /*->71512*/
/*71493*/             OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*71495*/             OPC_EmitInteger, MVT::i32, 14, 
/*71498*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71501*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*71512*/           0, /*End of Scope*/
/*71513*/         /*SwitchType*/ 16, MVT::v4f32,// ->71531
/*71515*/           OPC_EmitInteger, MVT::i32, 14, 
/*71518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71521*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*71531*/         0, // EndSwitchType
/*71532*/       0, // EndSwitchOpcode
/*71533*/     /*Scope*/ 89, /*->71623*/
/*71534*/       OPC_RecordChild0, // #0 = $src
/*71535*/       OPC_CheckChild0Type, MVT::f32,
/*71537*/       OPC_SwitchType /*2 cases */, 40, MVT::v2f32,// ->71580
/*71540*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71547*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71550*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*71560*/         OPC_EmitInteger, MVT::i32, 0, 
/*71563*/         OPC_EmitInteger, MVT::i32, 14, 
/*71566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*71580*/       /*SwitchType*/ 40, MVT::v4f32,// ->71622
/*71582*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71589*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71592*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*71602*/         OPC_EmitInteger, MVT::i32, 0, 
/*71605*/         OPC_EmitInteger, MVT::i32, 14, 
/*71608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*71622*/       0, // EndSwitchType
/*71623*/     0, /*End of Scope*/
/*71624*/   /*SwitchOpcode*/ 62|128,3/*446*/, TARGET_VAL(ISD::TRUNCATE),// ->72074
/*71628*/     OPC_Scope, 116|128,2/*372*/, /*->72003*/ // 2 children in Scope
/*71631*/       OPC_MoveChild, 0,
/*71633*/       OPC_SwitchOpcode /*2 cases */, 6|128,2/*262*/, TARGET_VAL(ARMISD::VSHRu),// ->71900
/*71638*/         OPC_Scope, 36|128,1/*164*/, /*->71805*/ // 2 children in Scope
/*71641*/           OPC_MoveChild, 0,
/*71643*/           OPC_SwitchOpcode /*2 cases */, 77, TARGET_VAL(ISD::ADD),// ->71724
/*71647*/             OPC_RecordChild0, // #0 = $Vn
/*71648*/             OPC_RecordChild1, // #1 = $Vm
/*71649*/             OPC_MoveParent,
/*71650*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->71675
/*71653*/               OPC_CheckChild1Integer, 8, 
/*71655*/               OPC_MoveParent,
/*71656*/               OPC_CheckType, MVT::v8i8,
/*71658*/               OPC_EmitInteger, MVT::i32, 14, 
/*71661*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71664*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71675*/             /*SwitchType*/ 22, MVT::v4i32,// ->71699
/*71677*/               OPC_CheckChild1Integer, 16, 
/*71679*/               OPC_MoveParent,
/*71680*/               OPC_CheckType, MVT::v4i16,
/*71682*/               OPC_EmitInteger, MVT::i32, 14, 
/*71685*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71688*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71699*/             /*SwitchType*/ 22, MVT::v2i64,// ->71723
/*71701*/               OPC_CheckChild1Integer, 32, 
/*71703*/               OPC_MoveParent,
/*71704*/               OPC_CheckType, MVT::v2i32,
/*71706*/               OPC_EmitInteger, MVT::i32, 14, 
/*71709*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71712*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*71723*/             0, // EndSwitchType
/*71724*/           /*SwitchOpcode*/ 77, TARGET_VAL(ISD::SUB),// ->71804
/*71727*/             OPC_RecordChild0, // #0 = $Vn
/*71728*/             OPC_RecordChild1, // #1 = $Vm
/*71729*/             OPC_MoveParent,
/*71730*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->71755
/*71733*/               OPC_CheckChild1Integer, 8, 
/*71735*/               OPC_MoveParent,
/*71736*/               OPC_CheckType, MVT::v8i8,
/*71738*/               OPC_EmitInteger, MVT::i32, 14, 
/*71741*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71744*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71755*/             /*SwitchType*/ 22, MVT::v4i32,// ->71779
/*71757*/               OPC_CheckChild1Integer, 16, 
/*71759*/               OPC_MoveParent,
/*71760*/               OPC_CheckType, MVT::v4i16,
/*71762*/               OPC_EmitInteger, MVT::i32, 14, 
/*71765*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71768*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71779*/             /*SwitchType*/ 22, MVT::v2i64,// ->71803
/*71781*/               OPC_CheckChild1Integer, 32, 
/*71783*/               OPC_MoveParent,
/*71784*/               OPC_CheckType, MVT::v2i32,
/*71786*/               OPC_EmitInteger, MVT::i32, 14, 
/*71789*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71792*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*71803*/             0, // EndSwitchType
/*71804*/           0, // EndSwitchOpcode
/*71805*/         /*Scope*/ 93, /*->71899*/
/*71806*/           OPC_RecordChild0, // #0 = $Vn
/*71807*/           OPC_RecordChild1, // #1 = $amt
/*71808*/           OPC_MoveChild, 1,
/*71810*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71813*/           OPC_Scope, 27, /*->71842*/ // 3 children in Scope
/*71815*/             OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71817*/             OPC_MoveParent,
/*71818*/             OPC_CheckType, MVT::v8i16,
/*71820*/             OPC_MoveParent,
/*71821*/             OPC_CheckType, MVT::v8i8,
/*71823*/             OPC_EmitConvertToTarget, 1,
/*71825*/             OPC_EmitInteger, MVT::i32, 14, 
/*71828*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71831*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*71842*/           /*Scope*/ 27, /*->71870*/
/*71843*/             OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*71845*/             OPC_MoveParent,
/*71846*/             OPC_CheckType, MVT::v4i32,
/*71848*/             OPC_MoveParent,
/*71849*/             OPC_CheckType, MVT::v4i16,
/*71851*/             OPC_EmitConvertToTarget, 1,
/*71853*/             OPC_EmitInteger, MVT::i32, 14, 
/*71856*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71859*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*71870*/           /*Scope*/ 27, /*->71898*/
/*71871*/             OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*71873*/             OPC_MoveParent,
/*71874*/             OPC_CheckType, MVT::v2i64,
/*71876*/             OPC_MoveParent,
/*71877*/             OPC_CheckType, MVT::v2i32,
/*71879*/             OPC_EmitConvertToTarget, 1,
/*71881*/             OPC_EmitInteger, MVT::i32, 14, 
/*71884*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71887*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*71898*/           0, /*End of Scope*/
/*71899*/         0, /*End of Scope*/
/*71900*/       /*SwitchOpcode*/ 99, TARGET_VAL(ARMISD::VSHRs),// ->72002
/*71903*/         OPC_RecordChild0, // #0 = $Vm
/*71904*/         OPC_RecordChild1, // #1 = $SIMM
/*71905*/         OPC_MoveChild, 1,
/*71907*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71910*/         OPC_Scope, 29, /*->71941*/ // 3 children in Scope
/*71912*/           OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71914*/           OPC_MoveParent,
/*71915*/           OPC_CheckType, MVT::v8i16,
/*71917*/           OPC_MoveParent,
/*71918*/           OPC_CheckType, MVT::v8i8,
/*71920*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71922*/           OPC_EmitConvertToTarget, 1,
/*71924*/           OPC_EmitInteger, MVT::i32, 14, 
/*71927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71930*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71941*/         /*Scope*/ 29, /*->71971*/
/*71942*/           OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*71944*/           OPC_MoveParent,
/*71945*/           OPC_CheckType, MVT::v4i32,
/*71947*/           OPC_MoveParent,
/*71948*/           OPC_CheckType, MVT::v4i16,
/*71950*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71952*/           OPC_EmitConvertToTarget, 1,
/*71954*/           OPC_EmitInteger, MVT::i32, 14, 
/*71957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71960*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71971*/         /*Scope*/ 29, /*->72001*/
/*71972*/           OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*71974*/           OPC_MoveParent,
/*71975*/           OPC_CheckType, MVT::v2i64,
/*71977*/           OPC_MoveParent,
/*71978*/           OPC_CheckType, MVT::v2i32,
/*71980*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71982*/           OPC_EmitConvertToTarget, 1,
/*71984*/           OPC_EmitInteger, MVT::i32, 14, 
/*71987*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71990*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72001*/         0, /*End of Scope*/
/*72002*/       0, // EndSwitchOpcode
/*72003*/     /*Scope*/ 69, /*->72073*/
/*72004*/       OPC_RecordChild0, // #0 = $Vm
/*72005*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->72028
/*72008*/         OPC_CheckChild0Type, MVT::v8i16,
/*72010*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72012*/         OPC_EmitInteger, MVT::i32, 14, 
/*72015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72018*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*72028*/       /*SwitchType*/ 20, MVT::v4i16,// ->72050
/*72030*/         OPC_CheckChild0Type, MVT::v4i32,
/*72032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72034*/         OPC_EmitInteger, MVT::i32, 14, 
/*72037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*72050*/       /*SwitchType*/ 20, MVT::v2i32,// ->72072
/*72052*/         OPC_CheckChild0Type, MVT::v2i64,
/*72054*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72056*/         OPC_EmitInteger, MVT::i32, 14, 
/*72059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*72072*/       0, // EndSwitchType
/*72073*/     0, /*End of Scope*/
/*72074*/   /*SwitchOpcode*/ 13|128,2/*269*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->72347
/*72078*/     OPC_Scope, 67|128,1/*195*/, /*->72276*/ // 2 children in Scope
/*72081*/       OPC_MoveChild, 0,
/*72083*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*72086*/       OPC_Scope, 93, /*->72181*/ // 2 children in Scope
/*72088*/         OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*72091*/         OPC_RecordChild1, // #0 = $Vn
/*72092*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->72122
/*72095*/           OPC_CheckChild1Type, MVT::v8i8,
/*72097*/           OPC_RecordChild2, // #1 = $Vm
/*72098*/           OPC_CheckChild2Type, MVT::v8i8,
/*72100*/           OPC_MoveParent,
/*72101*/           OPC_CheckType, MVT::v8i16,
/*72103*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72105*/           OPC_EmitInteger, MVT::i32, 14, 
/*72108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72111*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72122*/         /*SwitchType*/ 27, MVT::v4i16,// ->72151
/*72124*/           OPC_CheckChild1Type, MVT::v4i16,
/*72126*/           OPC_RecordChild2, // #1 = $Vm
/*72127*/           OPC_CheckChild2Type, MVT::v4i16,
/*72129*/           OPC_MoveParent,
/*72130*/           OPC_CheckType, MVT::v4i32,
/*72132*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72134*/           OPC_EmitInteger, MVT::i32, 14, 
/*72137*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72140*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72151*/         /*SwitchType*/ 27, MVT::v2i32,// ->72180
/*72153*/           OPC_CheckChild1Type, MVT::v2i32,
/*72155*/           OPC_RecordChild2, // #1 = $Vm
/*72156*/           OPC_CheckChild2Type, MVT::v2i32,
/*72158*/           OPC_MoveParent,
/*72159*/           OPC_CheckType, MVT::v2i64,
/*72161*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72163*/           OPC_EmitInteger, MVT::i32, 14, 
/*72166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72180*/         0, // EndSwitchType
/*72181*/       /*Scope*/ 93, /*->72275*/
/*72182*/         OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*72185*/         OPC_RecordChild1, // #0 = $Vn
/*72186*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->72216
/*72189*/           OPC_CheckChild1Type, MVT::v8i8,
/*72191*/           OPC_RecordChild2, // #1 = $Vm
/*72192*/           OPC_CheckChild2Type, MVT::v8i8,
/*72194*/           OPC_MoveParent,
/*72195*/           OPC_CheckType, MVT::v8i16,
/*72197*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72199*/           OPC_EmitInteger, MVT::i32, 14, 
/*72202*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72205*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72216*/         /*SwitchType*/ 27, MVT::v4i16,// ->72245
/*72218*/           OPC_CheckChild1Type, MVT::v4i16,
/*72220*/           OPC_RecordChild2, // #1 = $Vm
/*72221*/           OPC_CheckChild2Type, MVT::v4i16,
/*72223*/           OPC_MoveParent,
/*72224*/           OPC_CheckType, MVT::v4i32,
/*72226*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72228*/           OPC_EmitInteger, MVT::i32, 14, 
/*72231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72234*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72245*/         /*SwitchType*/ 27, MVT::v2i32,// ->72274
/*72247*/           OPC_CheckChild1Type, MVT::v2i32,
/*72249*/           OPC_RecordChild2, // #1 = $Vm
/*72250*/           OPC_CheckChild2Type, MVT::v2i32,
/*72252*/           OPC_MoveParent,
/*72253*/           OPC_CheckType, MVT::v2i64,
/*72255*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72257*/           OPC_EmitInteger, MVT::i32, 14, 
/*72260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72263*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72274*/         0, // EndSwitchType
/*72275*/       0, /*End of Scope*/
/*72276*/     /*Scope*/ 69, /*->72346*/
/*72277*/       OPC_RecordChild0, // #0 = $Vm
/*72278*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->72301
/*72281*/         OPC_CheckChild0Type, MVT::v8i8,
/*72283*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72285*/         OPC_EmitInteger, MVT::i32, 14, 
/*72288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*72301*/       /*SwitchType*/ 20, MVT::v4i32,// ->72323
/*72303*/         OPC_CheckChild0Type, MVT::v4i16,
/*72305*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72307*/         OPC_EmitInteger, MVT::i32, 14, 
/*72310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*72323*/       /*SwitchType*/ 20, MVT::v2i64,// ->72345
/*72325*/         OPC_CheckChild0Type, MVT::v2i32,
/*72327*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72329*/         OPC_EmitInteger, MVT::i32, 14, 
/*72332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72335*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*72345*/       0, // EndSwitchType
/*72346*/     0, /*End of Scope*/
/*72347*/   /*SwitchOpcode*/ 90|128,4/*602*/, TARGET_VAL(ARMISD::VSHL),// ->72953
/*72351*/     OPC_Scope, 18|128,3/*402*/, /*->72756*/ // 2 children in Scope
/*72354*/       OPC_MoveChild, 0,
/*72356*/       OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->72556
/*72361*/         OPC_RecordChild0, // #0 = $Rn
/*72362*/         OPC_Scope, 63, /*->72427*/ // 3 children in Scope
/*72364*/           OPC_CheckChild0Type, MVT::v8i8,
/*72366*/           OPC_MoveParent,
/*72367*/           OPC_Scope, 24, /*->72393*/ // 2 children in Scope
/*72369*/             OPC_CheckChild1Integer, 8, 
/*72371*/             OPC_CheckType, MVT::v8i16,
/*72373*/             OPC_EmitInteger, MVT::i32, 8, 
/*72376*/             OPC_EmitInteger, MVT::i32, 14, 
/*72379*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72382*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*72393*/           /*Scope*/ 32, /*->72426*/
/*72394*/             OPC_RecordChild1, // #1 = $SIMM
/*72395*/             OPC_MoveChild, 1,
/*72397*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72400*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*72402*/             OPC_MoveParent,
/*72403*/             OPC_CheckType, MVT::v8i16,
/*72405*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72407*/             OPC_EmitConvertToTarget, 1,
/*72409*/             OPC_EmitInteger, MVT::i32, 14, 
/*72412*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72415*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72426*/           0, /*End of Scope*/
/*72427*/         /*Scope*/ 63, /*->72491*/
/*72428*/           OPC_CheckChild0Type, MVT::v4i16,
/*72430*/           OPC_MoveParent,
/*72431*/           OPC_Scope, 24, /*->72457*/ // 2 children in Scope
/*72433*/             OPC_CheckChild1Integer, 16, 
/*72435*/             OPC_CheckType, MVT::v4i32,
/*72437*/             OPC_EmitInteger, MVT::i32, 16, 
/*72440*/             OPC_EmitInteger, MVT::i32, 14, 
/*72443*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72446*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*72457*/           /*Scope*/ 32, /*->72490*/
/*72458*/             OPC_RecordChild1, // #1 = $SIMM
/*72459*/             OPC_MoveChild, 1,
/*72461*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72464*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*72466*/             OPC_MoveParent,
/*72467*/             OPC_CheckType, MVT::v4i32,
/*72469*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72471*/             OPC_EmitConvertToTarget, 1,
/*72473*/             OPC_EmitInteger, MVT::i32, 14, 
/*72476*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72479*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72490*/           0, /*End of Scope*/
/*72491*/         /*Scope*/ 63, /*->72555*/
/*72492*/           OPC_CheckChild0Type, MVT::v2i32,
/*72494*/           OPC_MoveParent,
/*72495*/           OPC_Scope, 24, /*->72521*/ // 2 children in Scope
/*72497*/             OPC_CheckChild1Integer, 32, 
/*72499*/             OPC_CheckType, MVT::v2i64,
/*72501*/             OPC_EmitInteger, MVT::i32, 32, 
/*72504*/             OPC_EmitInteger, MVT::i32, 14, 
/*72507*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72510*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*72521*/           /*Scope*/ 32, /*->72554*/
/*72522*/             OPC_RecordChild1, // #1 = $SIMM
/*72523*/             OPC_MoveChild, 1,
/*72525*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72528*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*72530*/             OPC_MoveParent,
/*72531*/             OPC_CheckType, MVT::v2i64,
/*72533*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72535*/             OPC_EmitConvertToTarget, 1,
/*72537*/             OPC_EmitInteger, MVT::i32, 14, 
/*72540*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72543*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72554*/           0, /*End of Scope*/
/*72555*/         0, /*End of Scope*/
/*72556*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->72755
/*72560*/         OPC_RecordChild0, // #0 = $Rn
/*72561*/         OPC_Scope, 63, /*->72626*/ // 3 children in Scope
/*72563*/           OPC_CheckChild0Type, MVT::v8i8,
/*72565*/           OPC_MoveParent,
/*72566*/           OPC_Scope, 24, /*->72592*/ // 2 children in Scope
/*72568*/             OPC_CheckChild1Integer, 8, 
/*72570*/             OPC_CheckType, MVT::v8i16,
/*72572*/             OPC_EmitInteger, MVT::i32, 8, 
/*72575*/             OPC_EmitInteger, MVT::i32, 14, 
/*72578*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72581*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*72592*/           /*Scope*/ 32, /*->72625*/
/*72593*/             OPC_RecordChild1, // #1 = $SIMM
/*72594*/             OPC_MoveChild, 1,
/*72596*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72599*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*72601*/             OPC_MoveParent,
/*72602*/             OPC_CheckType, MVT::v8i16,
/*72604*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72606*/             OPC_EmitConvertToTarget, 1,
/*72608*/             OPC_EmitInteger, MVT::i32, 14, 
/*72611*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72614*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72625*/           0, /*End of Scope*/
/*72626*/         /*Scope*/ 63, /*->72690*/
/*72627*/           OPC_CheckChild0Type, MVT::v4i16,
/*72629*/           OPC_MoveParent,
/*72630*/           OPC_Scope, 24, /*->72656*/ // 2 children in Scope
/*72632*/             OPC_CheckChild1Integer, 16, 
/*72634*/             OPC_CheckType, MVT::v4i32,
/*72636*/             OPC_EmitInteger, MVT::i32, 16, 
/*72639*/             OPC_EmitInteger, MVT::i32, 14, 
/*72642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72645*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*72656*/           /*Scope*/ 32, /*->72689*/
/*72657*/             OPC_RecordChild1, // #1 = $SIMM
/*72658*/             OPC_MoveChild, 1,
/*72660*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72663*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*72665*/             OPC_MoveParent,
/*72666*/             OPC_CheckType, MVT::v4i32,
/*72668*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72670*/             OPC_EmitConvertToTarget, 1,
/*72672*/             OPC_EmitInteger, MVT::i32, 14, 
/*72675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72678*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72689*/           0, /*End of Scope*/
/*72690*/         /*Scope*/ 63, /*->72754*/
/*72691*/           OPC_CheckChild0Type, MVT::v2i32,
/*72693*/           OPC_MoveParent,
/*72694*/           OPC_Scope, 24, /*->72720*/ // 2 children in Scope
/*72696*/             OPC_CheckChild1Integer, 32, 
/*72698*/             OPC_CheckType, MVT::v2i64,
/*72700*/             OPC_EmitInteger, MVT::i32, 32, 
/*72703*/             OPC_EmitInteger, MVT::i32, 14, 
/*72706*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72709*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*72720*/           /*Scope*/ 32, /*->72753*/
/*72721*/             OPC_RecordChild1, // #1 = $SIMM
/*72722*/             OPC_MoveChild, 1,
/*72724*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72727*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*72729*/             OPC_MoveParent,
/*72730*/             OPC_CheckType, MVT::v2i64,
/*72732*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72734*/             OPC_EmitConvertToTarget, 1,
/*72736*/             OPC_EmitInteger, MVT::i32, 14, 
/*72739*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72742*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72753*/           0, /*End of Scope*/
/*72754*/         0, /*End of Scope*/
/*72755*/       0, // EndSwitchOpcode
/*72756*/     /*Scope*/ 66|128,1/*194*/, /*->72952*/
/*72758*/       OPC_RecordChild0, // #0 = $Vm
/*72759*/       OPC_RecordChild1, // #1 = $SIMM
/*72760*/       OPC_MoveChild, 1,
/*72762*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72765*/       OPC_MoveParent,
/*72766*/       OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72790
/*72769*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72771*/         OPC_EmitConvertToTarget, 1,
/*72773*/         OPC_EmitInteger, MVT::i32, 14, 
/*72776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72790*/       /*SwitchType*/ 21, MVT::v4i16,// ->72813
/*72792*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72794*/         OPC_EmitConvertToTarget, 1,
/*72796*/         OPC_EmitInteger, MVT::i32, 14, 
/*72799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72813*/       /*SwitchType*/ 21, MVT::v2i32,// ->72836
/*72815*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72817*/         OPC_EmitConvertToTarget, 1,
/*72819*/         OPC_EmitInteger, MVT::i32, 14, 
/*72822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72836*/       /*SwitchType*/ 21, MVT::v1i64,// ->72859
/*72838*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72840*/         OPC_EmitConvertToTarget, 1,
/*72842*/         OPC_EmitInteger, MVT::i32, 14, 
/*72845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72859*/       /*SwitchType*/ 21, MVT::v16i8,// ->72882
/*72861*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72863*/         OPC_EmitConvertToTarget, 1,
/*72865*/         OPC_EmitInteger, MVT::i32, 14, 
/*72868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72882*/       /*SwitchType*/ 21, MVT::v8i16,// ->72905
/*72884*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72886*/         OPC_EmitConvertToTarget, 1,
/*72888*/         OPC_EmitInteger, MVT::i32, 14, 
/*72891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72905*/       /*SwitchType*/ 21, MVT::v4i32,// ->72928
/*72907*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72909*/         OPC_EmitConvertToTarget, 1,
/*72911*/         OPC_EmitInteger, MVT::i32, 14, 
/*72914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72928*/       /*SwitchType*/ 21, MVT::v2i64,// ->72951
/*72930*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72932*/         OPC_EmitConvertToTarget, 1,
/*72934*/         OPC_EmitInteger, MVT::i32, 14, 
/*72937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72951*/       0, // EndSwitchType
/*72952*/     0, /*End of Scope*/
/*72953*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLs),// ->73123
/*72957*/     OPC_RecordChild0, // #0 = $Vn
/*72958*/     OPC_Scope, 68, /*->73028*/ // 3 children in Scope
/*72960*/       OPC_CheckChild0Type, MVT::v4i16,
/*72962*/       OPC_Scope, 40, /*->73004*/ // 2 children in Scope
/*72964*/         OPC_MoveChild, 1,
/*72966*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*72969*/         OPC_RecordChild0, // #1 = $Vm
/*72970*/         OPC_CheckChild0Type, MVT::v4i16,
/*72972*/         OPC_RecordChild1, // #2 = $lane
/*72973*/         OPC_MoveChild, 1,
/*72975*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72978*/         OPC_MoveParent,
/*72979*/         OPC_MoveParent,
/*72980*/         OPC_CheckType, MVT::v4i32,
/*72982*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72984*/         OPC_EmitConvertToTarget, 2,
/*72986*/         OPC_EmitInteger, MVT::i32, 14, 
/*72989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73004*/       /*Scope*/ 22, /*->73027*/
/*73005*/         OPC_RecordChild1, // #1 = $Vm
/*73006*/         OPC_CheckType, MVT::v4i32,
/*73008*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73010*/         OPC_EmitInteger, MVT::i32, 14, 
/*73013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73027*/       0, /*End of Scope*/
/*73028*/     /*Scope*/ 68, /*->73097*/
/*73029*/       OPC_CheckChild0Type, MVT::v2i32,
/*73031*/       OPC_Scope, 40, /*->73073*/ // 2 children in Scope
/*73033*/         OPC_MoveChild, 1,
/*73035*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73038*/         OPC_RecordChild0, // #1 = $Vm
/*73039*/         OPC_CheckChild0Type, MVT::v2i32,
/*73041*/         OPC_RecordChild1, // #2 = $lane
/*73042*/         OPC_MoveChild, 1,
/*73044*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73047*/         OPC_MoveParent,
/*73048*/         OPC_MoveParent,
/*73049*/         OPC_CheckType, MVT::v2i64,
/*73051*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73053*/         OPC_EmitConvertToTarget, 2,
/*73055*/         OPC_EmitInteger, MVT::i32, 14, 
/*73058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73073*/       /*Scope*/ 22, /*->73096*/
/*73074*/         OPC_RecordChild1, // #1 = $Vm
/*73075*/         OPC_CheckType, MVT::v2i64,
/*73077*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73079*/         OPC_EmitInteger, MVT::i32, 14, 
/*73082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73096*/       0, /*End of Scope*/
/*73097*/     /*Scope*/ 24, /*->73122*/
/*73098*/       OPC_CheckChild0Type, MVT::v8i8,
/*73100*/       OPC_RecordChild1, // #1 = $Vm
/*73101*/       OPC_CheckType, MVT::v8i16,
/*73103*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73105*/       OPC_EmitInteger, MVT::i32, 14, 
/*73108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73122*/     0, /*End of Scope*/
/*73123*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLu),// ->73293
/*73127*/     OPC_RecordChild0, // #0 = $Vn
/*73128*/     OPC_Scope, 68, /*->73198*/ // 3 children in Scope
/*73130*/       OPC_CheckChild0Type, MVT::v4i16,
/*73132*/       OPC_Scope, 40, /*->73174*/ // 2 children in Scope
/*73134*/         OPC_MoveChild, 1,
/*73136*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73139*/         OPC_RecordChild0, // #1 = $Vm
/*73140*/         OPC_CheckChild0Type, MVT::v4i16,
/*73142*/         OPC_RecordChild1, // #2 = $lane
/*73143*/         OPC_MoveChild, 1,
/*73145*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73148*/         OPC_MoveParent,
/*73149*/         OPC_MoveParent,
/*73150*/         OPC_CheckType, MVT::v4i32,
/*73152*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73154*/         OPC_EmitConvertToTarget, 2,
/*73156*/         OPC_EmitInteger, MVT::i32, 14, 
/*73159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73162*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73174*/       /*Scope*/ 22, /*->73197*/
/*73175*/         OPC_RecordChild1, // #1 = $Vm
/*73176*/         OPC_CheckType, MVT::v4i32,
/*73178*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73180*/         OPC_EmitInteger, MVT::i32, 14, 
/*73183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73186*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73197*/       0, /*End of Scope*/
/*73198*/     /*Scope*/ 68, /*->73267*/
/*73199*/       OPC_CheckChild0Type, MVT::v2i32,
/*73201*/       OPC_Scope, 40, /*->73243*/ // 2 children in Scope
/*73203*/         OPC_MoveChild, 1,
/*73205*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73208*/         OPC_RecordChild0, // #1 = $Vm
/*73209*/         OPC_CheckChild0Type, MVT::v2i32,
/*73211*/         OPC_RecordChild1, // #2 = $lane
/*73212*/         OPC_MoveChild, 1,
/*73214*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73217*/         OPC_MoveParent,
/*73218*/         OPC_MoveParent,
/*73219*/         OPC_CheckType, MVT::v2i64,
/*73221*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73223*/         OPC_EmitConvertToTarget, 2,
/*73225*/         OPC_EmitInteger, MVT::i32, 14, 
/*73228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73243*/       /*Scope*/ 22, /*->73266*/
/*73244*/         OPC_RecordChild1, // #1 = $Vm
/*73245*/         OPC_CheckType, MVT::v2i64,
/*73247*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73249*/         OPC_EmitInteger, MVT::i32, 14, 
/*73252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73266*/       0, /*End of Scope*/
/*73267*/     /*Scope*/ 24, /*->73292*/
/*73268*/       OPC_CheckChild0Type, MVT::v8i8,
/*73270*/       OPC_RecordChild1, // #1 = $Vm
/*73271*/       OPC_CheckType, MVT::v8i16,
/*73273*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73275*/       OPC_EmitInteger, MVT::i32, 14, 
/*73278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73292*/     0, /*End of Scope*/
/*73293*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VRSHRN),// ->73404
/*73296*/     OPC_RecordChild0, // #0 = $Vm
/*73297*/     OPC_Scope, 34, /*->73333*/ // 3 children in Scope
/*73299*/       OPC_CheckChild0Type, MVT::v8i16,
/*73301*/       OPC_RecordChild1, // #1 = $SIMM
/*73302*/       OPC_MoveChild, 1,
/*73304*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73307*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73309*/       OPC_MoveParent,
/*73310*/       OPC_CheckType, MVT::v8i8,
/*73312*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73314*/       OPC_EmitConvertToTarget, 1,
/*73316*/       OPC_EmitInteger, MVT::i32, 14, 
/*73319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73333*/     /*Scope*/ 34, /*->73368*/
/*73334*/       OPC_CheckChild0Type, MVT::v4i32,
/*73336*/       OPC_RecordChild1, // #1 = $SIMM
/*73337*/       OPC_MoveChild, 1,
/*73339*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73342*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73344*/       OPC_MoveParent,
/*73345*/       OPC_CheckType, MVT::v4i16,
/*73347*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73349*/       OPC_EmitConvertToTarget, 1,
/*73351*/       OPC_EmitInteger, MVT::i32, 14, 
/*73354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73368*/     /*Scope*/ 34, /*->73403*/
/*73369*/       OPC_CheckChild0Type, MVT::v2i64,
/*73371*/       OPC_RecordChild1, // #1 = $SIMM
/*73372*/       OPC_MoveChild, 1,
/*73374*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73377*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73379*/       OPC_MoveParent,
/*73380*/       OPC_CheckType, MVT::v2i32,
/*73382*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73384*/       OPC_EmitConvertToTarget, 1,
/*73386*/       OPC_EmitInteger, MVT::i32, 14, 
/*73389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73403*/     0, /*End of Scope*/
/*73404*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNs),// ->73515
/*73407*/     OPC_RecordChild0, // #0 = $Vm
/*73408*/     OPC_Scope, 34, /*->73444*/ // 3 children in Scope
/*73410*/       OPC_CheckChild0Type, MVT::v8i16,
/*73412*/       OPC_RecordChild1, // #1 = $SIMM
/*73413*/       OPC_MoveChild, 1,
/*73415*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73418*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73420*/       OPC_MoveParent,
/*73421*/       OPC_CheckType, MVT::v8i8,
/*73423*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73425*/       OPC_EmitConvertToTarget, 1,
/*73427*/       OPC_EmitInteger, MVT::i32, 14, 
/*73430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73444*/     /*Scope*/ 34, /*->73479*/
/*73445*/       OPC_CheckChild0Type, MVT::v4i32,
/*73447*/       OPC_RecordChild1, // #1 = $SIMM
/*73448*/       OPC_MoveChild, 1,
/*73450*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73453*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73455*/       OPC_MoveParent,
/*73456*/       OPC_CheckType, MVT::v4i16,
/*73458*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73460*/       OPC_EmitConvertToTarget, 1,
/*73462*/       OPC_EmitInteger, MVT::i32, 14, 
/*73465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73479*/     /*Scope*/ 34, /*->73514*/
/*73480*/       OPC_CheckChild0Type, MVT::v2i64,
/*73482*/       OPC_RecordChild1, // #1 = $SIMM
/*73483*/       OPC_MoveChild, 1,
/*73485*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73488*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73490*/       OPC_MoveParent,
/*73491*/       OPC_CheckType, MVT::v2i32,
/*73493*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73495*/       OPC_EmitConvertToTarget, 1,
/*73497*/       OPC_EmitInteger, MVT::i32, 14, 
/*73500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73503*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73514*/     0, /*End of Scope*/
/*73515*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNu),// ->73626
/*73518*/     OPC_RecordChild0, // #0 = $Vm
/*73519*/     OPC_Scope, 34, /*->73555*/ // 3 children in Scope
/*73521*/       OPC_CheckChild0Type, MVT::v8i16,
/*73523*/       OPC_RecordChild1, // #1 = $SIMM
/*73524*/       OPC_MoveChild, 1,
/*73526*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73529*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73531*/       OPC_MoveParent,
/*73532*/       OPC_CheckType, MVT::v8i8,
/*73534*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73536*/       OPC_EmitConvertToTarget, 1,
/*73538*/       OPC_EmitInteger, MVT::i32, 14, 
/*73541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73544*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73555*/     /*Scope*/ 34, /*->73590*/
/*73556*/       OPC_CheckChild0Type, MVT::v4i32,
/*73558*/       OPC_RecordChild1, // #1 = $SIMM
/*73559*/       OPC_MoveChild, 1,
/*73561*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73564*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73566*/       OPC_MoveParent,
/*73567*/       OPC_CheckType, MVT::v4i16,
/*73569*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73571*/       OPC_EmitConvertToTarget, 1,
/*73573*/       OPC_EmitInteger, MVT::i32, 14, 
/*73576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73590*/     /*Scope*/ 34, /*->73625*/
/*73591*/       OPC_CheckChild0Type, MVT::v2i64,
/*73593*/       OPC_RecordChild1, // #1 = $SIMM
/*73594*/       OPC_MoveChild, 1,
/*73596*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73599*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73601*/       OPC_MoveParent,
/*73602*/       OPC_CheckType, MVT::v2i32,
/*73604*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73606*/       OPC_EmitConvertToTarget, 1,
/*73608*/       OPC_EmitInteger, MVT::i32, 14, 
/*73611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73625*/     0, /*End of Scope*/
/*73626*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNsu),// ->73737
/*73629*/     OPC_RecordChild0, // #0 = $Vm
/*73630*/     OPC_Scope, 34, /*->73666*/ // 3 children in Scope
/*73632*/       OPC_CheckChild0Type, MVT::v8i16,
/*73634*/       OPC_RecordChild1, // #1 = $SIMM
/*73635*/       OPC_MoveChild, 1,
/*73637*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73640*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73642*/       OPC_MoveParent,
/*73643*/       OPC_CheckType, MVT::v8i8,
/*73645*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73647*/       OPC_EmitConvertToTarget, 1,
/*73649*/       OPC_EmitInteger, MVT::i32, 14, 
/*73652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73666*/     /*Scope*/ 34, /*->73701*/
/*73667*/       OPC_CheckChild0Type, MVT::v4i32,
/*73669*/       OPC_RecordChild1, // #1 = $SIMM
/*73670*/       OPC_MoveChild, 1,
/*73672*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73675*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73677*/       OPC_MoveParent,
/*73678*/       OPC_CheckType, MVT::v4i16,
/*73680*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73682*/       OPC_EmitConvertToTarget, 1,
/*73684*/       OPC_EmitInteger, MVT::i32, 14, 
/*73687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73690*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73701*/     /*Scope*/ 34, /*->73736*/
/*73702*/       OPC_CheckChild0Type, MVT::v2i64,
/*73704*/       OPC_RecordChild1, // #1 = $SIMM
/*73705*/       OPC_MoveChild, 1,
/*73707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73710*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73712*/       OPC_MoveParent,
/*73713*/       OPC_CheckType, MVT::v2i32,
/*73715*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73717*/       OPC_EmitConvertToTarget, 1,
/*73719*/       OPC_EmitInteger, MVT::i32, 14, 
/*73722*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73725*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73736*/     0, /*End of Scope*/
/*73737*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNs),// ->73848
/*73740*/     OPC_RecordChild0, // #0 = $Vm
/*73741*/     OPC_Scope, 34, /*->73777*/ // 3 children in Scope
/*73743*/       OPC_CheckChild0Type, MVT::v8i16,
/*73745*/       OPC_RecordChild1, // #1 = $SIMM
/*73746*/       OPC_MoveChild, 1,
/*73748*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73751*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73753*/       OPC_MoveParent,
/*73754*/       OPC_CheckType, MVT::v8i8,
/*73756*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73758*/       OPC_EmitConvertToTarget, 1,
/*73760*/       OPC_EmitInteger, MVT::i32, 14, 
/*73763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73777*/     /*Scope*/ 34, /*->73812*/
/*73778*/       OPC_CheckChild0Type, MVT::v4i32,
/*73780*/       OPC_RecordChild1, // #1 = $SIMM
/*73781*/       OPC_MoveChild, 1,
/*73783*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73786*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73788*/       OPC_MoveParent,
/*73789*/       OPC_CheckType, MVT::v4i16,
/*73791*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73793*/       OPC_EmitConvertToTarget, 1,
/*73795*/       OPC_EmitInteger, MVT::i32, 14, 
/*73798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73812*/     /*Scope*/ 34, /*->73847*/
/*73813*/       OPC_CheckChild0Type, MVT::v2i64,
/*73815*/       OPC_RecordChild1, // #1 = $SIMM
/*73816*/       OPC_MoveChild, 1,
/*73818*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73821*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73823*/       OPC_MoveParent,
/*73824*/       OPC_CheckType, MVT::v2i32,
/*73826*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73828*/       OPC_EmitConvertToTarget, 1,
/*73830*/       OPC_EmitInteger, MVT::i32, 14, 
/*73833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73847*/     0, /*End of Scope*/
/*73848*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNu),// ->73959
/*73851*/     OPC_RecordChild0, // #0 = $Vm
/*73852*/     OPC_Scope, 34, /*->73888*/ // 3 children in Scope
/*73854*/       OPC_CheckChild0Type, MVT::v8i16,
/*73856*/       OPC_RecordChild1, // #1 = $SIMM
/*73857*/       OPC_MoveChild, 1,
/*73859*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73862*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73864*/       OPC_MoveParent,
/*73865*/       OPC_CheckType, MVT::v8i8,
/*73867*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73869*/       OPC_EmitConvertToTarget, 1,
/*73871*/       OPC_EmitInteger, MVT::i32, 14, 
/*73874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73888*/     /*Scope*/ 34, /*->73923*/
/*73889*/       OPC_CheckChild0Type, MVT::v4i32,
/*73891*/       OPC_RecordChild1, // #1 = $SIMM
/*73892*/       OPC_MoveChild, 1,
/*73894*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73897*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73899*/       OPC_MoveParent,
/*73900*/       OPC_CheckType, MVT::v4i16,
/*73902*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73904*/       OPC_EmitConvertToTarget, 1,
/*73906*/       OPC_EmitInteger, MVT::i32, 14, 
/*73909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73912*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73923*/     /*Scope*/ 34, /*->73958*/
/*73924*/       OPC_CheckChild0Type, MVT::v2i64,
/*73926*/       OPC_RecordChild1, // #1 = $SIMM
/*73927*/       OPC_MoveChild, 1,
/*73929*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73932*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73934*/       OPC_MoveParent,
/*73935*/       OPC_CheckType, MVT::v2i32,
/*73937*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73939*/       OPC_EmitConvertToTarget, 1,
/*73941*/       OPC_EmitInteger, MVT::i32, 14, 
/*73944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73958*/     0, /*End of Scope*/
/*73959*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNsu),// ->74070
/*73962*/     OPC_RecordChild0, // #0 = $Vm
/*73963*/     OPC_Scope, 34, /*->73999*/ // 3 children in Scope
/*73965*/       OPC_CheckChild0Type, MVT::v8i16,
/*73967*/       OPC_RecordChild1, // #1 = $SIMM
/*73968*/       OPC_MoveChild, 1,
/*73970*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73973*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73975*/       OPC_MoveParent,
/*73976*/       OPC_CheckType, MVT::v8i8,
/*73978*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73980*/       OPC_EmitConvertToTarget, 1,
/*73982*/       OPC_EmitInteger, MVT::i32, 14, 
/*73985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73988*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73999*/     /*Scope*/ 34, /*->74034*/
/*74000*/       OPC_CheckChild0Type, MVT::v4i32,
/*74002*/       OPC_RecordChild1, // #1 = $SIMM
/*74003*/       OPC_MoveChild, 1,
/*74005*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74008*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*74010*/       OPC_MoveParent,
/*74011*/       OPC_CheckType, MVT::v4i16,
/*74013*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74015*/       OPC_EmitConvertToTarget, 1,
/*74017*/       OPC_EmitInteger, MVT::i32, 14, 
/*74020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74034*/     /*Scope*/ 34, /*->74069*/
/*74035*/       OPC_CheckChild0Type, MVT::v2i64,
/*74037*/       OPC_RecordChild1, // #1 = $SIMM
/*74038*/       OPC_MoveChild, 1,
/*74040*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74043*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*74045*/       OPC_MoveParent,
/*74046*/       OPC_CheckType, MVT::v2i32,
/*74048*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74050*/       OPC_EmitConvertToTarget, 1,
/*74052*/       OPC_EmitInteger, MVT::i32, 14, 
/*74055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74069*/     0, /*End of Scope*/
/*74070*/   /*SwitchOpcode*/ 54|128,3/*438*/, TARGET_VAL(ARMISD::VDUPLANE),// ->74512
/*74074*/     OPC_RecordChild0, // #0 = $Vm
/*74075*/     OPC_Scope, 62, /*->74139*/ // 8 children in Scope
/*74077*/       OPC_CheckChild0Type, MVT::v8i8,
/*74079*/       OPC_RecordChild1, // #1 = $lane
/*74080*/       OPC_MoveChild, 1,
/*74082*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74085*/       OPC_Scope, 26, /*->74113*/ // 2 children in Scope
/*74087*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*74089*/         OPC_MoveParent,
/*74090*/         OPC_CheckType, MVT::v16i8,
/*74092*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74094*/         OPC_EmitConvertToTarget, 1,
/*74096*/         OPC_EmitInteger, MVT::i32, 14, 
/*74099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74113*/       /*Scope*/ 24, /*->74138*/
/*74114*/         OPC_MoveParent,
/*74115*/         OPC_CheckType, MVT::v8i8,
/*74117*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74119*/         OPC_EmitConvertToTarget, 1,
/*74121*/         OPC_EmitInteger, MVT::i32, 14, 
/*74124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74138*/       0, /*End of Scope*/
/*74139*/     /*Scope*/ 62, /*->74202*/
/*74140*/       OPC_CheckChild0Type, MVT::v4i16,
/*74142*/       OPC_RecordChild1, // #1 = $lane
/*74143*/       OPC_MoveChild, 1,
/*74145*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74148*/       OPC_Scope, 26, /*->74176*/ // 2 children in Scope
/*74150*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*74152*/         OPC_MoveParent,
/*74153*/         OPC_CheckType, MVT::v8i16,
/*74155*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74157*/         OPC_EmitConvertToTarget, 1,
/*74159*/         OPC_EmitInteger, MVT::i32, 14, 
/*74162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74176*/       /*Scope*/ 24, /*->74201*/
/*74177*/         OPC_MoveParent,
/*74178*/         OPC_CheckType, MVT::v4i16,
/*74180*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74182*/         OPC_EmitConvertToTarget, 1,
/*74184*/         OPC_EmitInteger, MVT::i32, 14, 
/*74187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74201*/       0, /*End of Scope*/
/*74202*/     /*Scope*/ 62, /*->74265*/
/*74203*/       OPC_CheckChild0Type, MVT::v2i32,
/*74205*/       OPC_RecordChild1, // #1 = $lane
/*74206*/       OPC_MoveChild, 1,
/*74208*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74211*/       OPC_Scope, 26, /*->74239*/ // 2 children in Scope
/*74213*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*74215*/         OPC_MoveParent,
/*74216*/         OPC_CheckType, MVT::v4i32,
/*74218*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74220*/         OPC_EmitConvertToTarget, 1,
/*74222*/         OPC_EmitInteger, MVT::i32, 14, 
/*74225*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74228*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74239*/       /*Scope*/ 24, /*->74264*/
/*74240*/         OPC_MoveParent,
/*74241*/         OPC_CheckType, MVT::v2i32,
/*74243*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74245*/         OPC_EmitConvertToTarget, 1,
/*74247*/         OPC_EmitInteger, MVT::i32, 14, 
/*74250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74264*/       0, /*End of Scope*/
/*74265*/     /*Scope*/ 47, /*->74313*/
/*74266*/       OPC_CheckChild0Type, MVT::v16i8,
/*74268*/       OPC_RecordChild1, // #1 = $lane
/*74269*/       OPC_MoveChild, 1,
/*74271*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74274*/       OPC_MoveParent,
/*74275*/       OPC_CheckType, MVT::v16i8,
/*74277*/       OPC_EmitConvertToTarget, 1,
/*74279*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*74282*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*74291*/       OPC_EmitConvertToTarget, 1,
/*74293*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*74296*/       OPC_EmitInteger, MVT::i32, 14, 
/*74299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*74313*/     /*Scope*/ 47, /*->74361*/
/*74314*/       OPC_CheckChild0Type, MVT::v8i16,
/*74316*/       OPC_RecordChild1, // #1 = $lane
/*74317*/       OPC_MoveChild, 1,
/*74319*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74322*/       OPC_MoveParent,
/*74323*/       OPC_CheckType, MVT::v8i16,
/*74325*/       OPC_EmitConvertToTarget, 1,
/*74327*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*74330*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*74339*/       OPC_EmitConvertToTarget, 1,
/*74341*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*74344*/       OPC_EmitInteger, MVT::i32, 14, 
/*74347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74350*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*74361*/     /*Scope*/ 47, /*->74409*/
/*74362*/       OPC_CheckChild0Type, MVT::v4i32,
/*74364*/       OPC_RecordChild1, // #1 = $lane
/*74365*/       OPC_MoveChild, 1,
/*74367*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74370*/       OPC_MoveParent,
/*74371*/       OPC_CheckType, MVT::v4i32,
/*74373*/       OPC_EmitConvertToTarget, 1,
/*74375*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74378*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74387*/       OPC_EmitConvertToTarget, 1,
/*74389*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*74392*/       OPC_EmitInteger, MVT::i32, 14, 
/*74395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*74409*/     /*Scope*/ 53, /*->74463*/
/*74410*/       OPC_CheckChild0Type, MVT::v2f32,
/*74412*/       OPC_RecordChild1, // #1 = $lane
/*74413*/       OPC_MoveChild, 1,
/*74415*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74418*/       OPC_MoveParent,
/*74419*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->74441
/*74422*/         OPC_EmitConvertToTarget, 1,
/*74424*/         OPC_EmitInteger, MVT::i32, 14, 
/*74427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*74441*/       /*SwitchType*/ 19, MVT::v4f32,// ->74462
/*74443*/         OPC_EmitConvertToTarget, 1,
/*74445*/         OPC_EmitInteger, MVT::i32, 14, 
/*74448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*74462*/       0, // EndSwitchType
/*74463*/     /*Scope*/ 47, /*->74511*/
/*74464*/       OPC_CheckChild0Type, MVT::v4f32,
/*74466*/       OPC_RecordChild1, // #1 = $lane
/*74467*/       OPC_MoveChild, 1,
/*74469*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74472*/       OPC_MoveParent,
/*74473*/       OPC_CheckType, MVT::v4f32,
/*74475*/       OPC_EmitConvertToTarget, 1,
/*74477*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74480*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74489*/       OPC_EmitConvertToTarget, 1,
/*74491*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*74494*/       OPC_EmitInteger, MVT::i32, 14, 
/*74497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74500*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*74511*/     0, /*End of Scope*/
/*74512*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VORRIMM),// ->74609
/*74515*/     OPC_RecordChild0, // #0 = $src
/*74516*/     OPC_RecordChild1, // #1 = $SIMM
/*74517*/     OPC_MoveChild, 1,
/*74519*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74522*/     OPC_MoveParent,
/*74523*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->74545
/*74526*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74528*/       OPC_EmitInteger, MVT::i32, 14, 
/*74531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74534*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*74545*/     /*SwitchType*/ 19, MVT::v2i32,// ->74566
/*74547*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74549*/       OPC_EmitInteger, MVT::i32, 14, 
/*74552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*74566*/     /*SwitchType*/ 19, MVT::v8i16,// ->74587
/*74568*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74570*/       OPC_EmitInteger, MVT::i32, 14, 
/*74573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74576*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*74587*/     /*SwitchType*/ 19, MVT::v4i32,// ->74608
/*74589*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74591*/       OPC_EmitInteger, MVT::i32, 14, 
/*74594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*74608*/     0, // EndSwitchType
/*74609*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VBICIMM),// ->74706
/*74612*/     OPC_RecordChild0, // #0 = $src
/*74613*/     OPC_RecordChild1, // #1 = $SIMM
/*74614*/     OPC_MoveChild, 1,
/*74616*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74619*/     OPC_MoveParent,
/*74620*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->74642
/*74623*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74625*/       OPC_EmitInteger, MVT::i32, 14, 
/*74628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*74642*/     /*SwitchType*/ 19, MVT::v2i32,// ->74663
/*74644*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74646*/       OPC_EmitInteger, MVT::i32, 14, 
/*74649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74652*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*74663*/     /*SwitchType*/ 19, MVT::v8i16,// ->74684
/*74665*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74667*/       OPC_EmitInteger, MVT::i32, 14, 
/*74670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*74684*/     /*SwitchType*/ 19, MVT::v4i32,// ->74705
/*74686*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74688*/       OPC_EmitInteger, MVT::i32, 14, 
/*74691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*74705*/     0, // EndSwitchType
/*74706*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMVNIMM),// ->74798
/*74709*/     OPC_RecordChild0, // #0 = $SIMM
/*74710*/     OPC_MoveChild, 0,
/*74712*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74715*/     OPC_MoveParent,
/*74716*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->74737
/*74719*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74721*/       OPC_EmitInteger, MVT::i32, 14, 
/*74724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*74737*/     /*SwitchType*/ 18, MVT::v8i16,// ->74757
/*74739*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74741*/       OPC_EmitInteger, MVT::i32, 14, 
/*74744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*74757*/     /*SwitchType*/ 18, MVT::v2i32,// ->74777
/*74759*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74761*/       OPC_EmitInteger, MVT::i32, 14, 
/*74764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*74777*/     /*SwitchType*/ 18, MVT::v4i32,// ->74797
/*74779*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74781*/       OPC_EmitInteger, MVT::i32, 14, 
/*74784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*74797*/     0, // EndSwitchType
/*74798*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->74996
/*74802*/     OPC_RecordChild0, // #0 = $Vm
/*74803*/     OPC_RecordChild1, // #1 = $SIMM
/*74804*/     OPC_MoveChild, 1,
/*74806*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74809*/     OPC_MoveParent,
/*74810*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->74834
/*74813*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74815*/       OPC_EmitConvertToTarget, 1,
/*74817*/       OPC_EmitInteger, MVT::i32, 14, 
/*74820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74834*/     /*SwitchType*/ 21, MVT::v4i16,// ->74857
/*74836*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74838*/       OPC_EmitConvertToTarget, 1,
/*74840*/       OPC_EmitInteger, MVT::i32, 14, 
/*74843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74857*/     /*SwitchType*/ 21, MVT::v2i32,// ->74880
/*74859*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74861*/       OPC_EmitConvertToTarget, 1,
/*74863*/       OPC_EmitInteger, MVT::i32, 14, 
/*74866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74880*/     /*SwitchType*/ 21, MVT::v1i64,// ->74903
/*74882*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74884*/       OPC_EmitConvertToTarget, 1,
/*74886*/       OPC_EmitInteger, MVT::i32, 14, 
/*74889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74903*/     /*SwitchType*/ 21, MVT::v16i8,// ->74926
/*74905*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74907*/       OPC_EmitConvertToTarget, 1,
/*74909*/       OPC_EmitInteger, MVT::i32, 14, 
/*74912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74926*/     /*SwitchType*/ 21, MVT::v8i16,// ->74949
/*74928*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74930*/       OPC_EmitConvertToTarget, 1,
/*74932*/       OPC_EmitInteger, MVT::i32, 14, 
/*74935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74949*/     /*SwitchType*/ 21, MVT::v4i32,// ->74972
/*74951*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74953*/       OPC_EmitConvertToTarget, 1,
/*74955*/       OPC_EmitInteger, MVT::i32, 14, 
/*74958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74972*/     /*SwitchType*/ 21, MVT::v2i64,// ->74995
/*74974*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74976*/       OPC_EmitConvertToTarget, 1,
/*74978*/       OPC_EmitInteger, MVT::i32, 14, 
/*74981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74995*/     0, // EndSwitchType
/*74996*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->75194
/*75000*/     OPC_RecordChild0, // #0 = $Vm
/*75001*/     OPC_RecordChild1, // #1 = $SIMM
/*75002*/     OPC_MoveChild, 1,
/*75004*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75007*/     OPC_MoveParent,
/*75008*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75032
/*75011*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75013*/       OPC_EmitConvertToTarget, 1,
/*75015*/       OPC_EmitInteger, MVT::i32, 14, 
/*75018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75021*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75032*/     /*SwitchType*/ 21, MVT::v4i16,// ->75055
/*75034*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75036*/       OPC_EmitConvertToTarget, 1,
/*75038*/       OPC_EmitInteger, MVT::i32, 14, 
/*75041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75055*/     /*SwitchType*/ 21, MVT::v2i32,// ->75078
/*75057*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75059*/       OPC_EmitConvertToTarget, 1,
/*75061*/       OPC_EmitInteger, MVT::i32, 14, 
/*75064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75067*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75078*/     /*SwitchType*/ 21, MVT::v1i64,// ->75101
/*75080*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75082*/       OPC_EmitConvertToTarget, 1,
/*75084*/       OPC_EmitInteger, MVT::i32, 14, 
/*75087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75101*/     /*SwitchType*/ 21, MVT::v16i8,// ->75124
/*75103*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75105*/       OPC_EmitConvertToTarget, 1,
/*75107*/       OPC_EmitInteger, MVT::i32, 14, 
/*75110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75124*/     /*SwitchType*/ 21, MVT::v8i16,// ->75147
/*75126*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75128*/       OPC_EmitConvertToTarget, 1,
/*75130*/       OPC_EmitInteger, MVT::i32, 14, 
/*75133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75136*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75147*/     /*SwitchType*/ 21, MVT::v4i32,// ->75170
/*75149*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75151*/       OPC_EmitConvertToTarget, 1,
/*75153*/       OPC_EmitInteger, MVT::i32, 14, 
/*75156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75159*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75170*/     /*SwitchType*/ 21, MVT::v2i64,// ->75193
/*75172*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75174*/       OPC_EmitConvertToTarget, 1,
/*75176*/       OPC_EmitInteger, MVT::i32, 14, 
/*75179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75193*/     0, // EndSwitchType
/*75194*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->75392
/*75198*/     OPC_RecordChild0, // #0 = $Vm
/*75199*/     OPC_RecordChild1, // #1 = $SIMM
/*75200*/     OPC_MoveChild, 1,
/*75202*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75205*/     OPC_MoveParent,
/*75206*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75230
/*75209*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75211*/       OPC_EmitConvertToTarget, 1,
/*75213*/       OPC_EmitInteger, MVT::i32, 14, 
/*75216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75219*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75230*/     /*SwitchType*/ 21, MVT::v4i16,// ->75253
/*75232*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75234*/       OPC_EmitConvertToTarget, 1,
/*75236*/       OPC_EmitInteger, MVT::i32, 14, 
/*75239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75253*/     /*SwitchType*/ 21, MVT::v2i32,// ->75276
/*75255*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75257*/       OPC_EmitConvertToTarget, 1,
/*75259*/       OPC_EmitInteger, MVT::i32, 14, 
/*75262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75276*/     /*SwitchType*/ 21, MVT::v1i64,// ->75299
/*75278*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75280*/       OPC_EmitConvertToTarget, 1,
/*75282*/       OPC_EmitInteger, MVT::i32, 14, 
/*75285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75299*/     /*SwitchType*/ 21, MVT::v16i8,// ->75322
/*75301*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75303*/       OPC_EmitConvertToTarget, 1,
/*75305*/       OPC_EmitInteger, MVT::i32, 14, 
/*75308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75311*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75322*/     /*SwitchType*/ 21, MVT::v8i16,// ->75345
/*75324*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75326*/       OPC_EmitConvertToTarget, 1,
/*75328*/       OPC_EmitInteger, MVT::i32, 14, 
/*75331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75345*/     /*SwitchType*/ 21, MVT::v4i32,// ->75368
/*75347*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75349*/       OPC_EmitConvertToTarget, 1,
/*75351*/       OPC_EmitInteger, MVT::i32, 14, 
/*75354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75368*/     /*SwitchType*/ 21, MVT::v2i64,// ->75391
/*75370*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75372*/       OPC_EmitConvertToTarget, 1,
/*75374*/       OPC_EmitInteger, MVT::i32, 14, 
/*75377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75380*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75391*/     0, // EndSwitchType
/*75392*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->75590
/*75396*/     OPC_RecordChild0, // #0 = $Vm
/*75397*/     OPC_RecordChild1, // #1 = $SIMM
/*75398*/     OPC_MoveChild, 1,
/*75400*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75403*/     OPC_MoveParent,
/*75404*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75428
/*75407*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75409*/       OPC_EmitConvertToTarget, 1,
/*75411*/       OPC_EmitInteger, MVT::i32, 14, 
/*75414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75428*/     /*SwitchType*/ 21, MVT::v4i16,// ->75451
/*75430*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75432*/       OPC_EmitConvertToTarget, 1,
/*75434*/       OPC_EmitInteger, MVT::i32, 14, 
/*75437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75451*/     /*SwitchType*/ 21, MVT::v2i32,// ->75474
/*75453*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75455*/       OPC_EmitConvertToTarget, 1,
/*75457*/       OPC_EmitInteger, MVT::i32, 14, 
/*75460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75474*/     /*SwitchType*/ 21, MVT::v1i64,// ->75497
/*75476*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75478*/       OPC_EmitConvertToTarget, 1,
/*75480*/       OPC_EmitInteger, MVT::i32, 14, 
/*75483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75497*/     /*SwitchType*/ 21, MVT::v16i8,// ->75520
/*75499*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75501*/       OPC_EmitConvertToTarget, 1,
/*75503*/       OPC_EmitInteger, MVT::i32, 14, 
/*75506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75520*/     /*SwitchType*/ 21, MVT::v8i16,// ->75543
/*75522*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75524*/       OPC_EmitConvertToTarget, 1,
/*75526*/       OPC_EmitInteger, MVT::i32, 14, 
/*75529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75543*/     /*SwitchType*/ 21, MVT::v4i32,// ->75566
/*75545*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75547*/       OPC_EmitConvertToTarget, 1,
/*75549*/       OPC_EmitInteger, MVT::i32, 14, 
/*75552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75566*/     /*SwitchType*/ 21, MVT::v2i64,// ->75589
/*75568*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75570*/       OPC_EmitConvertToTarget, 1,
/*75572*/       OPC_EmitInteger, MVT::i32, 14, 
/*75575*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75589*/     0, // EndSwitchType
/*75590*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLs),// ->75788
/*75594*/     OPC_RecordChild0, // #0 = $Vm
/*75595*/     OPC_RecordChild1, // #1 = $SIMM
/*75596*/     OPC_MoveChild, 1,
/*75598*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75601*/     OPC_MoveParent,
/*75602*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75626
/*75605*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75607*/       OPC_EmitConvertToTarget, 1,
/*75609*/       OPC_EmitInteger, MVT::i32, 14, 
/*75612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75615*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75626*/     /*SwitchType*/ 21, MVT::v4i16,// ->75649
/*75628*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75630*/       OPC_EmitConvertToTarget, 1,
/*75632*/       OPC_EmitInteger, MVT::i32, 14, 
/*75635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75649*/     /*SwitchType*/ 21, MVT::v2i32,// ->75672
/*75651*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75653*/       OPC_EmitConvertToTarget, 1,
/*75655*/       OPC_EmitInteger, MVT::i32, 14, 
/*75658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75661*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75672*/     /*SwitchType*/ 21, MVT::v1i64,// ->75695
/*75674*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75676*/       OPC_EmitConvertToTarget, 1,
/*75678*/       OPC_EmitInteger, MVT::i32, 14, 
/*75681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75684*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75695*/     /*SwitchType*/ 21, MVT::v16i8,// ->75718
/*75697*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75699*/       OPC_EmitConvertToTarget, 1,
/*75701*/       OPC_EmitInteger, MVT::i32, 14, 
/*75704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75718*/     /*SwitchType*/ 21, MVT::v8i16,// ->75741
/*75720*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75722*/       OPC_EmitConvertToTarget, 1,
/*75724*/       OPC_EmitInteger, MVT::i32, 14, 
/*75727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75741*/     /*SwitchType*/ 21, MVT::v4i32,// ->75764
/*75743*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75745*/       OPC_EmitConvertToTarget, 1,
/*75747*/       OPC_EmitInteger, MVT::i32, 14, 
/*75750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75764*/     /*SwitchType*/ 21, MVT::v2i64,// ->75787
/*75766*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75768*/       OPC_EmitConvertToTarget, 1,
/*75770*/       OPC_EmitInteger, MVT::i32, 14, 
/*75773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75787*/     0, // EndSwitchType
/*75788*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLu),// ->75986
/*75792*/     OPC_RecordChild0, // #0 = $Vm
/*75793*/     OPC_RecordChild1, // #1 = $SIMM
/*75794*/     OPC_MoveChild, 1,
/*75796*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75799*/     OPC_MoveParent,
/*75800*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75824
/*75803*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75805*/       OPC_EmitConvertToTarget, 1,
/*75807*/       OPC_EmitInteger, MVT::i32, 14, 
/*75810*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75813*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75824*/     /*SwitchType*/ 21, MVT::v4i16,// ->75847
/*75826*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75828*/       OPC_EmitConvertToTarget, 1,
/*75830*/       OPC_EmitInteger, MVT::i32, 14, 
/*75833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75847*/     /*SwitchType*/ 21, MVT::v2i32,// ->75870
/*75849*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75851*/       OPC_EmitConvertToTarget, 1,
/*75853*/       OPC_EmitInteger, MVT::i32, 14, 
/*75856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75870*/     /*SwitchType*/ 21, MVT::v1i64,// ->75893
/*75872*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75874*/       OPC_EmitConvertToTarget, 1,
/*75876*/       OPC_EmitInteger, MVT::i32, 14, 
/*75879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75893*/     /*SwitchType*/ 21, MVT::v16i8,// ->75916
/*75895*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75897*/       OPC_EmitConvertToTarget, 1,
/*75899*/       OPC_EmitInteger, MVT::i32, 14, 
/*75902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75916*/     /*SwitchType*/ 21, MVT::v8i16,// ->75939
/*75918*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75920*/       OPC_EmitConvertToTarget, 1,
/*75922*/       OPC_EmitInteger, MVT::i32, 14, 
/*75925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75939*/     /*SwitchType*/ 21, MVT::v4i32,// ->75962
/*75941*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75943*/       OPC_EmitConvertToTarget, 1,
/*75945*/       OPC_EmitInteger, MVT::i32, 14, 
/*75948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75962*/     /*SwitchType*/ 21, MVT::v2i64,// ->75985
/*75964*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75966*/       OPC_EmitConvertToTarget, 1,
/*75968*/       OPC_EmitInteger, MVT::i32, 14, 
/*75971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75985*/     0, // EndSwitchType
/*75986*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLsu),// ->76184
/*75990*/     OPC_RecordChild0, // #0 = $Vm
/*75991*/     OPC_RecordChild1, // #1 = $SIMM
/*75992*/     OPC_MoveChild, 1,
/*75994*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75997*/     OPC_MoveParent,
/*75998*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->76022
/*76001*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76003*/       OPC_EmitConvertToTarget, 1,
/*76005*/       OPC_EmitInteger, MVT::i32, 14, 
/*76008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76022*/     /*SwitchType*/ 21, MVT::v4i16,// ->76045
/*76024*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76026*/       OPC_EmitConvertToTarget, 1,
/*76028*/       OPC_EmitInteger, MVT::i32, 14, 
/*76031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76045*/     /*SwitchType*/ 21, MVT::v2i32,// ->76068
/*76047*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76049*/       OPC_EmitConvertToTarget, 1,
/*76051*/       OPC_EmitInteger, MVT::i32, 14, 
/*76054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76068*/     /*SwitchType*/ 21, MVT::v1i64,// ->76091
/*76070*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76072*/       OPC_EmitConvertToTarget, 1,
/*76074*/       OPC_EmitInteger, MVT::i32, 14, 
/*76077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76091*/     /*SwitchType*/ 21, MVT::v16i8,// ->76114
/*76093*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76095*/       OPC_EmitConvertToTarget, 1,
/*76097*/       OPC_EmitInteger, MVT::i32, 14, 
/*76100*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76103*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76114*/     /*SwitchType*/ 21, MVT::v8i16,// ->76137
/*76116*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76118*/       OPC_EmitConvertToTarget, 1,
/*76120*/       OPC_EmitInteger, MVT::i32, 14, 
/*76123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76137*/     /*SwitchType*/ 21, MVT::v4i32,// ->76160
/*76139*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76141*/       OPC_EmitConvertToTarget, 1,
/*76143*/       OPC_EmitInteger, MVT::i32, 14, 
/*76146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76160*/     /*SwitchType*/ 21, MVT::v2i64,// ->76183
/*76162*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76164*/       OPC_EmitConvertToTarget, 1,
/*76166*/       OPC_EmitInteger, MVT::i32, 14, 
/*76169*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76172*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76183*/     0, // EndSwitchType
/*76184*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSLI),// ->76391
/*76188*/     OPC_RecordChild0, // #0 = $src1
/*76189*/     OPC_RecordChild1, // #1 = $Vm
/*76190*/     OPC_RecordChild2, // #2 = $SIMM
/*76191*/     OPC_MoveChild, 2,
/*76193*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76196*/     OPC_MoveParent,
/*76197*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->76222
/*76200*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76202*/       OPC_EmitConvertToTarget, 2,
/*76204*/       OPC_EmitInteger, MVT::i32, 14, 
/*76207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76222*/     /*SwitchType*/ 22, MVT::v4i16,// ->76246
/*76224*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76226*/       OPC_EmitConvertToTarget, 2,
/*76228*/       OPC_EmitInteger, MVT::i32, 14, 
/*76231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76246*/     /*SwitchType*/ 22, MVT::v2i32,// ->76270
/*76248*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76250*/       OPC_EmitConvertToTarget, 2,
/*76252*/       OPC_EmitInteger, MVT::i32, 14, 
/*76255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76270*/     /*SwitchType*/ 22, MVT::v1i64,// ->76294
/*76272*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76274*/       OPC_EmitConvertToTarget, 2,
/*76276*/       OPC_EmitInteger, MVT::i32, 14, 
/*76279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76282*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76294*/     /*SwitchType*/ 22, MVT::v16i8,// ->76318
/*76296*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76298*/       OPC_EmitConvertToTarget, 2,
/*76300*/       OPC_EmitInteger, MVT::i32, 14, 
/*76303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76318*/     /*SwitchType*/ 22, MVT::v8i16,// ->76342
/*76320*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76322*/       OPC_EmitConvertToTarget, 2,
/*76324*/       OPC_EmitInteger, MVT::i32, 14, 
/*76327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76342*/     /*SwitchType*/ 22, MVT::v4i32,// ->76366
/*76344*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76346*/       OPC_EmitConvertToTarget, 2,
/*76348*/       OPC_EmitInteger, MVT::i32, 14, 
/*76351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76366*/     /*SwitchType*/ 22, MVT::v2i64,// ->76390
/*76368*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76370*/       OPC_EmitConvertToTarget, 2,
/*76372*/       OPC_EmitInteger, MVT::i32, 14, 
/*76375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76378*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76390*/     0, // EndSwitchType
/*76391*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSRI),// ->76598
/*76395*/     OPC_RecordChild0, // #0 = $src1
/*76396*/     OPC_RecordChild1, // #1 = $Vm
/*76397*/     OPC_RecordChild2, // #2 = $SIMM
/*76398*/     OPC_MoveChild, 2,
/*76400*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76403*/     OPC_MoveParent,
/*76404*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->76429
/*76407*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76409*/       OPC_EmitConvertToTarget, 2,
/*76411*/       OPC_EmitInteger, MVT::i32, 14, 
/*76414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76429*/     /*SwitchType*/ 22, MVT::v4i16,// ->76453
/*76431*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76433*/       OPC_EmitConvertToTarget, 2,
/*76435*/       OPC_EmitInteger, MVT::i32, 14, 
/*76438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76453*/     /*SwitchType*/ 22, MVT::v2i32,// ->76477
/*76455*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76457*/       OPC_EmitConvertToTarget, 2,
/*76459*/       OPC_EmitInteger, MVT::i32, 14, 
/*76462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76477*/     /*SwitchType*/ 22, MVT::v1i64,// ->76501
/*76479*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76481*/       OPC_EmitConvertToTarget, 2,
/*76483*/       OPC_EmitInteger, MVT::i32, 14, 
/*76486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76501*/     /*SwitchType*/ 22, MVT::v16i8,// ->76525
/*76503*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76505*/       OPC_EmitConvertToTarget, 2,
/*76507*/       OPC_EmitInteger, MVT::i32, 14, 
/*76510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76525*/     /*SwitchType*/ 22, MVT::v8i16,// ->76549
/*76527*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76529*/       OPC_EmitConvertToTarget, 2,
/*76531*/       OPC_EmitInteger, MVT::i32, 14, 
/*76534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76549*/     /*SwitchType*/ 22, MVT::v4i32,// ->76573
/*76551*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76553*/       OPC_EmitConvertToTarget, 2,
/*76555*/       OPC_EmitInteger, MVT::i32, 14, 
/*76558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76573*/     /*SwitchType*/ 22, MVT::v2i64,// ->76597
/*76575*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76577*/       OPC_EmitConvertToTarget, 2,
/*76579*/       OPC_EmitInteger, MVT::i32, 14, 
/*76582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76597*/     0, // EndSwitchType
/*76598*/   /*SwitchOpcode*/ 15|128,1/*143*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->76745
/*76602*/     OPC_RecordChild0, // #0 = $src
/*76603*/     OPC_Scope, 27, /*->76632*/ // 5 children in Scope
/*76605*/       OPC_CheckChild0Type, MVT::v16i8,
/*76607*/       OPC_RecordChild1, // #1 = $start
/*76608*/       OPC_MoveChild, 1,
/*76610*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76613*/       OPC_CheckType, MVT::i32,
/*76615*/       OPC_MoveParent,
/*76616*/       OPC_CheckType, MVT::v8i8,
/*76618*/       OPC_EmitConvertToTarget, 1,
/*76620*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*76623*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*76632*/     /*Scope*/ 27, /*->76660*/
/*76633*/       OPC_CheckChild0Type, MVT::v8i16,
/*76635*/       OPC_RecordChild1, // #1 = $start
/*76636*/       OPC_MoveChild, 1,
/*76638*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76641*/       OPC_CheckType, MVT::i32,
/*76643*/       OPC_MoveParent,
/*76644*/       OPC_CheckType, MVT::v4i16,
/*76646*/       OPC_EmitConvertToTarget, 1,
/*76648*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*76651*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*76660*/     /*Scope*/ 27, /*->76688*/
/*76661*/       OPC_CheckChild0Type, MVT::v4i32,
/*76663*/       OPC_RecordChild1, // #1 = $start
/*76664*/       OPC_MoveChild, 1,
/*76666*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76669*/       OPC_CheckType, MVT::i32,
/*76671*/       OPC_MoveParent,
/*76672*/       OPC_CheckType, MVT::v2i32,
/*76674*/       OPC_EmitConvertToTarget, 1,
/*76676*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*76679*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*76688*/     /*Scope*/ 27, /*->76716*/
/*76689*/       OPC_CheckChild0Type, MVT::v2i64,
/*76691*/       OPC_RecordChild1, // #1 = $start
/*76692*/       OPC_MoveChild, 1,
/*76694*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76697*/       OPC_CheckType, MVT::i32,
/*76699*/       OPC_MoveParent,
/*76700*/       OPC_CheckType, MVT::v1i64,
/*76702*/       OPC_EmitConvertToTarget, 1,
/*76704*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*76707*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*76716*/     /*Scope*/ 27, /*->76744*/
/*76717*/       OPC_CheckChild0Type, MVT::v4f32,
/*76719*/       OPC_RecordChild1, // #1 = $start
/*76720*/       OPC_MoveChild, 1,
/*76722*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76725*/       OPC_CheckType, MVT::i32,
/*76727*/       OPC_MoveParent,
/*76728*/       OPC_CheckType, MVT::v2f32,
/*76730*/       OPC_EmitConvertToTarget, 1,
/*76732*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*76735*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*76744*/     0, /*End of Scope*/
/*76745*/   /*SwitchOpcode*/ 95|128,1/*223*/, TARGET_VAL(ARMISD::VEXT),// ->76972
/*76749*/     OPC_RecordChild0, // #0 = $Vn
/*76750*/     OPC_RecordChild1, // #1 = $Vm
/*76751*/     OPC_RecordChild2, // #2 = $index
/*76752*/     OPC_MoveChild, 2,
/*76754*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76757*/     OPC_MoveParent,
/*76758*/     OPC_SwitchType /*9 cases */, 22, MVT::v8i8,// ->76783
/*76761*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76763*/       OPC_EmitConvertToTarget, 2,
/*76765*/       OPC_EmitInteger, MVT::i32, 14, 
/*76768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*76783*/     /*SwitchType*/ 22, MVT::v4i16,// ->76807
/*76785*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76787*/       OPC_EmitConvertToTarget, 2,
/*76789*/       OPC_EmitInteger, MVT::i32, 14, 
/*76792*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*76807*/     /*SwitchType*/ 22, MVT::v2i32,// ->76831
/*76809*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76811*/       OPC_EmitConvertToTarget, 2,
/*76813*/       OPC_EmitInteger, MVT::i32, 14, 
/*76816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76819*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*76831*/     /*SwitchType*/ 22, MVT::v16i8,// ->76855
/*76833*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76835*/       OPC_EmitConvertToTarget, 2,
/*76837*/       OPC_EmitInteger, MVT::i32, 14, 
/*76840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*76855*/     /*SwitchType*/ 22, MVT::v8i16,// ->76879
/*76857*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76859*/       OPC_EmitConvertToTarget, 2,
/*76861*/       OPC_EmitInteger, MVT::i32, 14, 
/*76864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*76879*/     /*SwitchType*/ 22, MVT::v4i32,// ->76903
/*76881*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76883*/       OPC_EmitConvertToTarget, 2,
/*76885*/       OPC_EmitInteger, MVT::i32, 14, 
/*76888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*76903*/     /*SwitchType*/ 22, MVT::v2i64,// ->76927
/*76905*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76907*/       OPC_EmitConvertToTarget, 2,
/*76909*/       OPC_EmitInteger, MVT::i32, 14, 
/*76912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*76927*/     /*SwitchType*/ 20, MVT::v2f32,// ->76949
/*76929*/       OPC_EmitConvertToTarget, 2,
/*76931*/       OPC_EmitInteger, MVT::i32, 14, 
/*76934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*76949*/     /*SwitchType*/ 20, MVT::v4f32,// ->76971
/*76951*/       OPC_EmitConvertToTarget, 2,
/*76953*/       OPC_EmitInteger, MVT::i32, 14, 
/*76956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*76971*/     0, // EndSwitchType
/*76972*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCEQ),// ->77175
/*76976*/     OPC_RecordChild0, // #0 = $Vn
/*76977*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->77002
/*76980*/       OPC_CheckChild0Type, MVT::v8i8,
/*76982*/       OPC_RecordChild1, // #1 = $Vm
/*76983*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76985*/       OPC_EmitInteger, MVT::i32, 14, 
/*76988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76991*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77002*/     /*SwitchType*/ 22, MVT::v4i16,// ->77026
/*77004*/       OPC_CheckChild0Type, MVT::v4i16,
/*77006*/       OPC_RecordChild1, // #1 = $Vm
/*77007*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77009*/       OPC_EmitInteger, MVT::i32, 14, 
/*77012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77026*/     /*SwitchType*/ 48, MVT::v2i32,// ->77076
/*77028*/       OPC_Scope, 22, /*->77052*/ // 2 children in Scope
/*77030*/         OPC_CheckChild0Type, MVT::v2i32,
/*77032*/         OPC_RecordChild1, // #1 = $Vm
/*77033*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77035*/         OPC_EmitInteger, MVT::i32, 14, 
/*77038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77052*/       /*Scope*/ 22, /*->77075*/
/*77053*/         OPC_CheckChild0Type, MVT::v2f32,
/*77055*/         OPC_RecordChild1, // #1 = $Vm
/*77056*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77058*/         OPC_EmitInteger, MVT::i32, 14, 
/*77061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77075*/       0, /*End of Scope*/
/*77076*/     /*SwitchType*/ 22, MVT::v16i8,// ->77100
/*77078*/       OPC_CheckChild0Type, MVT::v16i8,
/*77080*/       OPC_RecordChild1, // #1 = $Vm
/*77081*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77083*/       OPC_EmitInteger, MVT::i32, 14, 
/*77086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77100*/     /*SwitchType*/ 22, MVT::v8i16,// ->77124
/*77102*/       OPC_CheckChild0Type, MVT::v8i16,
/*77104*/       OPC_RecordChild1, // #1 = $Vm
/*77105*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77107*/       OPC_EmitInteger, MVT::i32, 14, 
/*77110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77124*/     /*SwitchType*/ 48, MVT::v4i32,// ->77174
/*77126*/       OPC_Scope, 22, /*->77150*/ // 2 children in Scope
/*77128*/         OPC_CheckChild0Type, MVT::v4i32,
/*77130*/         OPC_RecordChild1, // #1 = $Vm
/*77131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77133*/         OPC_EmitInteger, MVT::i32, 14, 
/*77136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77150*/       /*Scope*/ 22, /*->77173*/
/*77151*/         OPC_CheckChild0Type, MVT::v4f32,
/*77153*/         OPC_RecordChild1, // #1 = $Vm
/*77154*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77156*/         OPC_EmitInteger, MVT::i32, 14, 
/*77159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77162*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77173*/       0, /*End of Scope*/
/*77174*/     0, // EndSwitchType
/*77175*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCEQZ),// ->77362
/*77179*/     OPC_RecordChild0, // #0 = $Vm
/*77180*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->77203
/*77183*/       OPC_CheckChild0Type, MVT::v8i8,
/*77185*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77187*/       OPC_EmitInteger, MVT::i32, 14, 
/*77190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77193*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*77203*/     /*SwitchType*/ 20, MVT::v4i16,// ->77225
/*77205*/       OPC_CheckChild0Type, MVT::v4i16,
/*77207*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77209*/       OPC_EmitInteger, MVT::i32, 14, 
/*77212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*77225*/     /*SwitchType*/ 44, MVT::v2i32,// ->77271
/*77227*/       OPC_Scope, 20, /*->77249*/ // 2 children in Scope
/*77229*/         OPC_CheckChild0Type, MVT::v2i32,
/*77231*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77233*/         OPC_EmitInteger, MVT::i32, 14, 
/*77236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*77249*/       /*Scope*/ 20, /*->77270*/
/*77250*/         OPC_CheckChild0Type, MVT::v2f32,
/*77252*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77254*/         OPC_EmitInteger, MVT::i32, 14, 
/*77257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*77270*/       0, /*End of Scope*/
/*77271*/     /*SwitchType*/ 20, MVT::v16i8,// ->77293
/*77273*/       OPC_CheckChild0Type, MVT::v16i8,
/*77275*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77277*/       OPC_EmitInteger, MVT::i32, 14, 
/*77280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*77293*/     /*SwitchType*/ 20, MVT::v8i16,// ->77315
/*77295*/       OPC_CheckChild0Type, MVT::v8i16,
/*77297*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77299*/       OPC_EmitInteger, MVT::i32, 14, 
/*77302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*77315*/     /*SwitchType*/ 44, MVT::v4i32,// ->77361
/*77317*/       OPC_Scope, 20, /*->77339*/ // 2 children in Scope
/*77319*/         OPC_CheckChild0Type, MVT::v4i32,
/*77321*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77323*/         OPC_EmitInteger, MVT::i32, 14, 
/*77326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*77339*/       /*Scope*/ 20, /*->77360*/
/*77340*/         OPC_CheckChild0Type, MVT::v4f32,
/*77342*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77344*/         OPC_EmitInteger, MVT::i32, 14, 
/*77347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*77360*/       0, /*End of Scope*/
/*77361*/     0, // EndSwitchType
/*77362*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGE),// ->77565
/*77366*/     OPC_RecordChild0, // #0 = $Vn
/*77367*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->77392
/*77370*/       OPC_CheckChild0Type, MVT::v8i8,
/*77372*/       OPC_RecordChild1, // #1 = $Vm
/*77373*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77375*/       OPC_EmitInteger, MVT::i32, 14, 
/*77378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77392*/     /*SwitchType*/ 22, MVT::v4i16,// ->77416
/*77394*/       OPC_CheckChild0Type, MVT::v4i16,
/*77396*/       OPC_RecordChild1, // #1 = $Vm
/*77397*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77399*/       OPC_EmitInteger, MVT::i32, 14, 
/*77402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77416*/     /*SwitchType*/ 48, MVT::v2i32,// ->77466
/*77418*/       OPC_Scope, 22, /*->77442*/ // 2 children in Scope
/*77420*/         OPC_CheckChild0Type, MVT::v2i32,
/*77422*/         OPC_RecordChild1, // #1 = $Vm
/*77423*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77425*/         OPC_EmitInteger, MVT::i32, 14, 
/*77428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77442*/       /*Scope*/ 22, /*->77465*/
/*77443*/         OPC_CheckChild0Type, MVT::v2f32,
/*77445*/         OPC_RecordChild1, // #1 = $Vm
/*77446*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77448*/         OPC_EmitInteger, MVT::i32, 14, 
/*77451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77465*/       0, /*End of Scope*/
/*77466*/     /*SwitchType*/ 22, MVT::v16i8,// ->77490
/*77468*/       OPC_CheckChild0Type, MVT::v16i8,
/*77470*/       OPC_RecordChild1, // #1 = $Vm
/*77471*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77473*/       OPC_EmitInteger, MVT::i32, 14, 
/*77476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77490*/     /*SwitchType*/ 22, MVT::v8i16,// ->77514
/*77492*/       OPC_CheckChild0Type, MVT::v8i16,
/*77494*/       OPC_RecordChild1, // #1 = $Vm
/*77495*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77497*/       OPC_EmitInteger, MVT::i32, 14, 
/*77500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77503*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77514*/     /*SwitchType*/ 48, MVT::v4i32,// ->77564
/*77516*/       OPC_Scope, 22, /*->77540*/ // 2 children in Scope
/*77518*/         OPC_CheckChild0Type, MVT::v4i32,
/*77520*/         OPC_RecordChild1, // #1 = $Vm
/*77521*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77523*/         OPC_EmitInteger, MVT::i32, 14, 
/*77526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77540*/       /*Scope*/ 22, /*->77563*/
/*77541*/         OPC_CheckChild0Type, MVT::v4f32,
/*77543*/         OPC_RecordChild1, // #1 = $Vm
/*77544*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77546*/         OPC_EmitInteger, MVT::i32, 14, 
/*77549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77563*/       0, /*End of Scope*/
/*77564*/     0, // EndSwitchType
/*77565*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGEU),// ->77716
/*77569*/     OPC_RecordChild0, // #0 = $Vn
/*77570*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->77595
/*77573*/       OPC_CheckChild0Type, MVT::v8i8,
/*77575*/       OPC_RecordChild1, // #1 = $Vm
/*77576*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77578*/       OPC_EmitInteger, MVT::i32, 14, 
/*77581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77595*/     /*SwitchType*/ 22, MVT::v4i16,// ->77619
/*77597*/       OPC_CheckChild0Type, MVT::v4i16,
/*77599*/       OPC_RecordChild1, // #1 = $Vm
/*77600*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77602*/       OPC_EmitInteger, MVT::i32, 14, 
/*77605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77619*/     /*SwitchType*/ 22, MVT::v2i32,// ->77643
/*77621*/       OPC_CheckChild0Type, MVT::v2i32,
/*77623*/       OPC_RecordChild1, // #1 = $Vm
/*77624*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77626*/       OPC_EmitInteger, MVT::i32, 14, 
/*77629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77643*/     /*SwitchType*/ 22, MVT::v16i8,// ->77667
/*77645*/       OPC_CheckChild0Type, MVT::v16i8,
/*77647*/       OPC_RecordChild1, // #1 = $Vm
/*77648*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77650*/       OPC_EmitInteger, MVT::i32, 14, 
/*77653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77667*/     /*SwitchType*/ 22, MVT::v8i16,// ->77691
/*77669*/       OPC_CheckChild0Type, MVT::v8i16,
/*77671*/       OPC_RecordChild1, // #1 = $Vm
/*77672*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77674*/       OPC_EmitInteger, MVT::i32, 14, 
/*77677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77691*/     /*SwitchType*/ 22, MVT::v4i32,// ->77715
/*77693*/       OPC_CheckChild0Type, MVT::v4i32,
/*77695*/       OPC_RecordChild1, // #1 = $Vm
/*77696*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77698*/       OPC_EmitInteger, MVT::i32, 14, 
/*77701*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77704*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77715*/     0, // EndSwitchType
/*77716*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGEZ),// ->77903
/*77720*/     OPC_RecordChild0, // #0 = $Vm
/*77721*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->77744
/*77724*/       OPC_CheckChild0Type, MVT::v8i8,
/*77726*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77728*/       OPC_EmitInteger, MVT::i32, 14, 
/*77731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*77744*/     /*SwitchType*/ 20, MVT::v4i16,// ->77766
/*77746*/       OPC_CheckChild0Type, MVT::v4i16,
/*77748*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77750*/       OPC_EmitInteger, MVT::i32, 14, 
/*77753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*77766*/     /*SwitchType*/ 44, MVT::v2i32,// ->77812
/*77768*/       OPC_Scope, 20, /*->77790*/ // 2 children in Scope
/*77770*/         OPC_CheckChild0Type, MVT::v2i32,
/*77772*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77774*/         OPC_EmitInteger, MVT::i32, 14, 
/*77777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*77790*/       /*Scope*/ 20, /*->77811*/
/*77791*/         OPC_CheckChild0Type, MVT::v2f32,
/*77793*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77795*/         OPC_EmitInteger, MVT::i32, 14, 
/*77798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*77811*/       0, /*End of Scope*/
/*77812*/     /*SwitchType*/ 20, MVT::v16i8,// ->77834
/*77814*/       OPC_CheckChild0Type, MVT::v16i8,
/*77816*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77818*/       OPC_EmitInteger, MVT::i32, 14, 
/*77821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77824*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*77834*/     /*SwitchType*/ 20, MVT::v8i16,// ->77856
/*77836*/       OPC_CheckChild0Type, MVT::v8i16,
/*77838*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77840*/       OPC_EmitInteger, MVT::i32, 14, 
/*77843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*77856*/     /*SwitchType*/ 44, MVT::v4i32,// ->77902
/*77858*/       OPC_Scope, 20, /*->77880*/ // 2 children in Scope
/*77860*/         OPC_CheckChild0Type, MVT::v4i32,
/*77862*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77864*/         OPC_EmitInteger, MVT::i32, 14, 
/*77867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*77880*/       /*Scope*/ 20, /*->77901*/
/*77881*/         OPC_CheckChild0Type, MVT::v4f32,
/*77883*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77885*/         OPC_EmitInteger, MVT::i32, 14, 
/*77888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*77901*/       0, /*End of Scope*/
/*77902*/     0, // EndSwitchType
/*77903*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLEZ),// ->78090
/*77907*/     OPC_RecordChild0, // #0 = $Vm
/*77908*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->77931
/*77911*/       OPC_CheckChild0Type, MVT::v8i8,
/*77913*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77915*/       OPC_EmitInteger, MVT::i32, 14, 
/*77918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*77931*/     /*SwitchType*/ 20, MVT::v4i16,// ->77953
/*77933*/       OPC_CheckChild0Type, MVT::v4i16,
/*77935*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77937*/       OPC_EmitInteger, MVT::i32, 14, 
/*77940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77943*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*77953*/     /*SwitchType*/ 44, MVT::v2i32,// ->77999
/*77955*/       OPC_Scope, 20, /*->77977*/ // 2 children in Scope
/*77957*/         OPC_CheckChild0Type, MVT::v2i32,
/*77959*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77961*/         OPC_EmitInteger, MVT::i32, 14, 
/*77964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*77977*/       /*Scope*/ 20, /*->77998*/
/*77978*/         OPC_CheckChild0Type, MVT::v2f32,
/*77980*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77982*/         OPC_EmitInteger, MVT::i32, 14, 
/*77985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77988*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*77998*/       0, /*End of Scope*/
/*77999*/     /*SwitchType*/ 20, MVT::v16i8,// ->78021
/*78001*/       OPC_CheckChild0Type, MVT::v16i8,
/*78003*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78005*/       OPC_EmitInteger, MVT::i32, 14, 
/*78008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78021*/     /*SwitchType*/ 20, MVT::v8i16,// ->78043
/*78023*/       OPC_CheckChild0Type, MVT::v8i16,
/*78025*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78027*/       OPC_EmitInteger, MVT::i32, 14, 
/*78030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78043*/     /*SwitchType*/ 44, MVT::v4i32,// ->78089
/*78045*/       OPC_Scope, 20, /*->78067*/ // 2 children in Scope
/*78047*/         OPC_CheckChild0Type, MVT::v4i32,
/*78049*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78051*/         OPC_EmitInteger, MVT::i32, 14, 
/*78054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78067*/       /*Scope*/ 20, /*->78088*/
/*78068*/         OPC_CheckChild0Type, MVT::v4f32,
/*78070*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78072*/         OPC_EmitInteger, MVT::i32, 14, 
/*78075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78088*/       0, /*End of Scope*/
/*78089*/     0, // EndSwitchType
/*78090*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGT),// ->78293
/*78094*/     OPC_RecordChild0, // #0 = $Vn
/*78095*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->78120
/*78098*/       OPC_CheckChild0Type, MVT::v8i8,
/*78100*/       OPC_RecordChild1, // #1 = $Vm
/*78101*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78103*/       OPC_EmitInteger, MVT::i32, 14, 
/*78106*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78109*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78120*/     /*SwitchType*/ 22, MVT::v4i16,// ->78144
/*78122*/       OPC_CheckChild0Type, MVT::v4i16,
/*78124*/       OPC_RecordChild1, // #1 = $Vm
/*78125*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78127*/       OPC_EmitInteger, MVT::i32, 14, 
/*78130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78144*/     /*SwitchType*/ 48, MVT::v2i32,// ->78194
/*78146*/       OPC_Scope, 22, /*->78170*/ // 2 children in Scope
/*78148*/         OPC_CheckChild0Type, MVT::v2i32,
/*78150*/         OPC_RecordChild1, // #1 = $Vm
/*78151*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78153*/         OPC_EmitInteger, MVT::i32, 14, 
/*78156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78170*/       /*Scope*/ 22, /*->78193*/
/*78171*/         OPC_CheckChild0Type, MVT::v2f32,
/*78173*/         OPC_RecordChild1, // #1 = $Vm
/*78174*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78176*/         OPC_EmitInteger, MVT::i32, 14, 
/*78179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*78193*/       0, /*End of Scope*/
/*78194*/     /*SwitchType*/ 22, MVT::v16i8,// ->78218
/*78196*/       OPC_CheckChild0Type, MVT::v16i8,
/*78198*/       OPC_RecordChild1, // #1 = $Vm
/*78199*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78201*/       OPC_EmitInteger, MVT::i32, 14, 
/*78204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78218*/     /*SwitchType*/ 22, MVT::v8i16,// ->78242
/*78220*/       OPC_CheckChild0Type, MVT::v8i16,
/*78222*/       OPC_RecordChild1, // #1 = $Vm
/*78223*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78225*/       OPC_EmitInteger, MVT::i32, 14, 
/*78228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78242*/     /*SwitchType*/ 48, MVT::v4i32,// ->78292
/*78244*/       OPC_Scope, 22, /*->78268*/ // 2 children in Scope
/*78246*/         OPC_CheckChild0Type, MVT::v4i32,
/*78248*/         OPC_RecordChild1, // #1 = $Vm
/*78249*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78251*/         OPC_EmitInteger, MVT::i32, 14, 
/*78254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78257*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78268*/       /*Scope*/ 22, /*->78291*/
/*78269*/         OPC_CheckChild0Type, MVT::v4f32,
/*78271*/         OPC_RecordChild1, // #1 = $Vm
/*78272*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78274*/         OPC_EmitInteger, MVT::i32, 14, 
/*78277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78291*/       0, /*End of Scope*/
/*78292*/     0, // EndSwitchType
/*78293*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGTU),// ->78444
/*78297*/     OPC_RecordChild0, // #0 = $Vn
/*78298*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->78323
/*78301*/       OPC_CheckChild0Type, MVT::v8i8,
/*78303*/       OPC_RecordChild1, // #1 = $Vm
/*78304*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78306*/       OPC_EmitInteger, MVT::i32, 14, 
/*78309*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78312*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78323*/     /*SwitchType*/ 22, MVT::v4i16,// ->78347
/*78325*/       OPC_CheckChild0Type, MVT::v4i16,
/*78327*/       OPC_RecordChild1, // #1 = $Vm
/*78328*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78330*/       OPC_EmitInteger, MVT::i32, 14, 
/*78333*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78336*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78347*/     /*SwitchType*/ 22, MVT::v2i32,// ->78371
/*78349*/       OPC_CheckChild0Type, MVT::v2i32,
/*78351*/       OPC_RecordChild1, // #1 = $Vm
/*78352*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78354*/       OPC_EmitInteger, MVT::i32, 14, 
/*78357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78371*/     /*SwitchType*/ 22, MVT::v16i8,// ->78395
/*78373*/       OPC_CheckChild0Type, MVT::v16i8,
/*78375*/       OPC_RecordChild1, // #1 = $Vm
/*78376*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78378*/       OPC_EmitInteger, MVT::i32, 14, 
/*78381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78395*/     /*SwitchType*/ 22, MVT::v8i16,// ->78419
/*78397*/       OPC_CheckChild0Type, MVT::v8i16,
/*78399*/       OPC_RecordChild1, // #1 = $Vm
/*78400*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78402*/       OPC_EmitInteger, MVT::i32, 14, 
/*78405*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78408*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78419*/     /*SwitchType*/ 22, MVT::v4i32,// ->78443
/*78421*/       OPC_CheckChild0Type, MVT::v4i32,
/*78423*/       OPC_RecordChild1, // #1 = $Vm
/*78424*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78426*/       OPC_EmitInteger, MVT::i32, 14, 
/*78429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78443*/     0, // EndSwitchType
/*78444*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGTZ),// ->78631
/*78448*/     OPC_RecordChild0, // #0 = $Vm
/*78449*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->78472
/*78452*/       OPC_CheckChild0Type, MVT::v8i8,
/*78454*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78456*/       OPC_EmitInteger, MVT::i32, 14, 
/*78459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*78472*/     /*SwitchType*/ 20, MVT::v4i16,// ->78494
/*78474*/       OPC_CheckChild0Type, MVT::v4i16,
/*78476*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78478*/       OPC_EmitInteger, MVT::i32, 14, 
/*78481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*78494*/     /*SwitchType*/ 44, MVT::v2i32,// ->78540
/*78496*/       OPC_Scope, 20, /*->78518*/ // 2 children in Scope
/*78498*/         OPC_CheckChild0Type, MVT::v2i32,
/*78500*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78502*/         OPC_EmitInteger, MVT::i32, 14, 
/*78505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*78518*/       /*Scope*/ 20, /*->78539*/
/*78519*/         OPC_CheckChild0Type, MVT::v2f32,
/*78521*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78523*/         OPC_EmitInteger, MVT::i32, 14, 
/*78526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*78539*/       0, /*End of Scope*/
/*78540*/     /*SwitchType*/ 20, MVT::v16i8,// ->78562
/*78542*/       OPC_CheckChild0Type, MVT::v16i8,
/*78544*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78546*/       OPC_EmitInteger, MVT::i32, 14, 
/*78549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*78562*/     /*SwitchType*/ 20, MVT::v8i16,// ->78584
/*78564*/       OPC_CheckChild0Type, MVT::v8i16,
/*78566*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78568*/       OPC_EmitInteger, MVT::i32, 14, 
/*78571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*78584*/     /*SwitchType*/ 44, MVT::v4i32,// ->78630
/*78586*/       OPC_Scope, 20, /*->78608*/ // 2 children in Scope
/*78588*/         OPC_CheckChild0Type, MVT::v4i32,
/*78590*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78592*/         OPC_EmitInteger, MVT::i32, 14, 
/*78595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78598*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*78608*/       /*Scope*/ 20, /*->78629*/
/*78609*/         OPC_CheckChild0Type, MVT::v4f32,
/*78611*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78613*/         OPC_EmitInteger, MVT::i32, 14, 
/*78616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78619*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*78629*/       0, /*End of Scope*/
/*78630*/     0, // EndSwitchType
/*78631*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLTZ),// ->78818
/*78635*/     OPC_RecordChild0, // #0 = $Vm
/*78636*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->78659
/*78639*/       OPC_CheckChild0Type, MVT::v8i8,
/*78641*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78643*/       OPC_EmitInteger, MVT::i32, 14, 
/*78646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*78659*/     /*SwitchType*/ 20, MVT::v4i16,// ->78681
/*78661*/       OPC_CheckChild0Type, MVT::v4i16,
/*78663*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78665*/       OPC_EmitInteger, MVT::i32, 14, 
/*78668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78671*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*78681*/     /*SwitchType*/ 44, MVT::v2i32,// ->78727
/*78683*/       OPC_Scope, 20, /*->78705*/ // 2 children in Scope
/*78685*/         OPC_CheckChild0Type, MVT::v2i32,
/*78687*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78689*/         OPC_EmitInteger, MVT::i32, 14, 
/*78692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*78705*/       /*Scope*/ 20, /*->78726*/
/*78706*/         OPC_CheckChild0Type, MVT::v2f32,
/*78708*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78710*/         OPC_EmitInteger, MVT::i32, 14, 
/*78713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78716*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*78726*/       0, /*End of Scope*/
/*78727*/     /*SwitchType*/ 20, MVT::v16i8,// ->78749
/*78729*/       OPC_CheckChild0Type, MVT::v16i8,
/*78731*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78733*/       OPC_EmitInteger, MVT::i32, 14, 
/*78736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*78749*/     /*SwitchType*/ 20, MVT::v8i16,// ->78771
/*78751*/       OPC_CheckChild0Type, MVT::v8i16,
/*78753*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78755*/       OPC_EmitInteger, MVT::i32, 14, 
/*78758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*78771*/     /*SwitchType*/ 44, MVT::v4i32,// ->78817
/*78773*/       OPC_Scope, 20, /*->78795*/ // 2 children in Scope
/*78775*/         OPC_CheckChild0Type, MVT::v4i32,
/*78777*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78779*/         OPC_EmitInteger, MVT::i32, 14, 
/*78782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*78795*/       /*Scope*/ 20, /*->78816*/
/*78796*/         OPC_CheckChild0Type, MVT::v4f32,
/*78798*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78800*/         OPC_EmitInteger, MVT::i32, 14, 
/*78803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*78816*/       0, /*End of Scope*/
/*78817*/     0, // EndSwitchType
/*78818*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VTST),// ->78969
/*78822*/     OPC_RecordChild0, // #0 = $Vn
/*78823*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->78848
/*78826*/       OPC_CheckChild0Type, MVT::v8i8,
/*78828*/       OPC_RecordChild1, // #1 = $Vm
/*78829*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78831*/       OPC_EmitInteger, MVT::i32, 14, 
/*78834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78848*/     /*SwitchType*/ 22, MVT::v4i16,// ->78872
/*78850*/       OPC_CheckChild0Type, MVT::v4i16,
/*78852*/       OPC_RecordChild1, // #1 = $Vm
/*78853*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78855*/       OPC_EmitInteger, MVT::i32, 14, 
/*78858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78872*/     /*SwitchType*/ 22, MVT::v2i32,// ->78896
/*78874*/       OPC_CheckChild0Type, MVT::v2i32,
/*78876*/       OPC_RecordChild1, // #1 = $Vm
/*78877*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78879*/       OPC_EmitInteger, MVT::i32, 14, 
/*78882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78896*/     /*SwitchType*/ 22, MVT::v16i8,// ->78920
/*78898*/       OPC_CheckChild0Type, MVT::v16i8,
/*78900*/       OPC_RecordChild1, // #1 = $Vm
/*78901*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78903*/       OPC_EmitInteger, MVT::i32, 14, 
/*78906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78920*/     /*SwitchType*/ 22, MVT::v8i16,// ->78944
/*78922*/       OPC_CheckChild0Type, MVT::v8i16,
/*78924*/       OPC_RecordChild1, // #1 = $Vm
/*78925*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78927*/       OPC_EmitInteger, MVT::i32, 14, 
/*78930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78944*/     /*SwitchType*/ 22, MVT::v4i32,// ->78968
/*78946*/       OPC_CheckChild0Type, MVT::v4i32,
/*78948*/       OPC_RecordChild1, // #1 = $Vm
/*78949*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78951*/       OPC_EmitInteger, MVT::i32, 14, 
/*78954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78968*/     0, // EndSwitchType
/*78969*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VBSL),// ->79021
/*78972*/     OPC_RecordChild0, // #0 = $src1
/*78973*/     OPC_RecordChild1, // #1 = $Vn
/*78974*/     OPC_RecordChild2, // #2 = $Vm
/*78975*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->78998
/*78978*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78980*/       OPC_EmitInteger, MVT::i32, 14, 
/*78983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78998*/     /*SwitchType*/ 20, MVT::v4i32,// ->79020
/*79000*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79002*/       OPC_EmitInteger, MVT::i32, 14, 
/*79005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79020*/     0, // EndSwitchType
/*79021*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::CTPOP),// ->79067
/*79024*/     OPC_RecordChild0, // #0 = $Vm
/*79025*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->79046
/*79028*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79030*/       OPC_EmitInteger, MVT::i32, 14, 
/*79033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79036*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*79046*/     /*SwitchType*/ 18, MVT::v16i8,// ->79066
/*79048*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79050*/       OPC_EmitInteger, MVT::i32, 14, 
/*79053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*79066*/     0, // EndSwitchType
/*79067*/   /*SwitchOpcode*/ 69, TARGET_VAL(ISD::SIGN_EXTEND),// ->79139
/*79070*/     OPC_RecordChild0, // #0 = $Vm
/*79071*/     OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->79094
/*79074*/       OPC_CheckChild0Type, MVT::v8i8,
/*79076*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79078*/       OPC_EmitInteger, MVT::i32, 14, 
/*79081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*79094*/     /*SwitchType*/ 20, MVT::v4i32,// ->79116
/*79096*/       OPC_CheckChild0Type, MVT::v4i16,
/*79098*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79100*/       OPC_EmitInteger, MVT::i32, 14, 
/*79103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*79116*/     /*SwitchType*/ 20, MVT::v2i64,// ->79138
/*79118*/       OPC_CheckChild0Type, MVT::v2i32,
/*79120*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79122*/       OPC_EmitInteger, MVT::i32, 14, 
/*79125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*79138*/     0, // EndSwitchType
/*79139*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::ANY_EXTEND),// ->79205
/*79142*/     OPC_RecordChild0, // #0 = $Vm
/*79143*/     OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->79164
/*79146*/       OPC_CheckChild0Type, MVT::v8i8,
/*79148*/       OPC_EmitInteger, MVT::i32, 14, 
/*79151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*79164*/     /*SwitchType*/ 18, MVT::v4i32,// ->79184
/*79166*/       OPC_CheckChild0Type, MVT::v4i16,
/*79168*/       OPC_EmitInteger, MVT::i32, 14, 
/*79171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*79184*/     /*SwitchType*/ 18, MVT::v2i64,// ->79204
/*79186*/       OPC_CheckChild0Type, MVT::v2i32,
/*79188*/       OPC_EmitInteger, MVT::i32, 14, 
/*79191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*79204*/     0, // EndSwitchType
/*79205*/   /*SwitchOpcode*/ 31|128,1/*159*/, TARGET_VAL(ARMISD::VREV64),// ->79368
/*79209*/     OPC_RecordChild0, // #0 = $Vm
/*79210*/     OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->79231
/*79213*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79215*/       OPC_EmitInteger, MVT::i32, 14, 
/*79218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*79231*/     /*SwitchType*/ 18, MVT::v4i16,// ->79251
/*79233*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79235*/       OPC_EmitInteger, MVT::i32, 14, 
/*79238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*79251*/     /*SwitchType*/ 18, MVT::v2i32,// ->79271
/*79253*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79255*/       OPC_EmitInteger, MVT::i32, 14, 
/*79258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79261*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*79271*/     /*SwitchType*/ 18, MVT::v16i8,// ->79291
/*79273*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79275*/       OPC_EmitInteger, MVT::i32, 14, 
/*79278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*79291*/     /*SwitchType*/ 18, MVT::v8i16,// ->79311
/*79293*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79295*/       OPC_EmitInteger, MVT::i32, 14, 
/*79298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*79311*/     /*SwitchType*/ 18, MVT::v4i32,// ->79331
/*79313*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79315*/       OPC_EmitInteger, MVT::i32, 14, 
/*79318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79321*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*79331*/     /*SwitchType*/ 16, MVT::v2f32,// ->79349
/*79333*/       OPC_EmitInteger, MVT::i32, 14, 
/*79336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*79349*/     /*SwitchType*/ 16, MVT::v4f32,// ->79367
/*79351*/       OPC_EmitInteger, MVT::i32, 14, 
/*79354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*79367*/     0, // EndSwitchType
/*79368*/   /*SwitchOpcode*/ 83, TARGET_VAL(ARMISD::VREV32),// ->79454
/*79371*/     OPC_RecordChild0, // #0 = $Vm
/*79372*/     OPC_SwitchType /*4 cases */, 18, MVT::v8i8,// ->79393
/*79375*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79377*/       OPC_EmitInteger, MVT::i32, 14, 
/*79380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*79393*/     /*SwitchType*/ 18, MVT::v4i16,// ->79413
/*79395*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79397*/       OPC_EmitInteger, MVT::i32, 14, 
/*79400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79403*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*79413*/     /*SwitchType*/ 18, MVT::v16i8,// ->79433
/*79415*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79417*/       OPC_EmitInteger, MVT::i32, 14, 
/*79420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79423*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*79433*/     /*SwitchType*/ 18, MVT::v8i16,// ->79453
/*79435*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79437*/       OPC_EmitInteger, MVT::i32, 14, 
/*79440*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79443*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*79453*/     0, // EndSwitchType
/*79454*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::VREV16),// ->79500
/*79457*/     OPC_RecordChild0, // #0 = $Vm
/*79458*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->79479
/*79461*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79463*/       OPC_EmitInteger, MVT::i32, 14, 
/*79466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*79479*/     /*SwitchType*/ 18, MVT::v16i8,// ->79499
/*79481*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79483*/       OPC_EmitInteger, MVT::i32, 14, 
/*79486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*79499*/     0, // EndSwitchType
/*79500*/   /*SwitchOpcode*/ 67|128,2/*323*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->79827
/*79504*/     OPC_RecordChild0, // #0 = $src
/*79505*/     OPC_Scope, 116|128,1/*244*/, /*->79752*/ // 3 children in Scope
/*79508*/       OPC_CheckChild0Type, MVT::i32,
/*79510*/       OPC_SwitchType /*6 cases */, 28, MVT::v8i8,// ->79541
/*79513*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*79520*/         OPC_EmitInteger, MVT::i32, 0, 
/*79523*/         OPC_EmitInteger, MVT::i32, 14, 
/*79526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*79541*/       /*SwitchType*/ 28, MVT::v4i16,// ->79571
/*79543*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*79550*/         OPC_EmitInteger, MVT::i32, 0, 
/*79553*/         OPC_EmitInteger, MVT::i32, 14, 
/*79556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79559*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*79571*/       /*SwitchType*/ 28, MVT::v2i32,// ->79601
/*79573*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*79580*/         OPC_EmitInteger, MVT::i32, 0, 
/*79583*/         OPC_EmitInteger, MVT::i32, 14, 
/*79586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*79601*/       /*SwitchType*/ 48, MVT::v16i8,// ->79651
/*79603*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*79610*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*79617*/         OPC_EmitInteger, MVT::i32, 0, 
/*79620*/         OPC_EmitInteger, MVT::i32, 14, 
/*79623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79626*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*79638*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79641*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*79651*/       /*SwitchType*/ 48, MVT::v8i16,// ->79701
/*79653*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*79660*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*79667*/         OPC_EmitInteger, MVT::i32, 0, 
/*79670*/         OPC_EmitInteger, MVT::i32, 14, 
/*79673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79676*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*79688*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79691*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*79701*/       /*SwitchType*/ 48, MVT::v4i32,// ->79751
/*79703*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*79710*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*79717*/         OPC_EmitInteger, MVT::i32, 0, 
/*79720*/         OPC_EmitInteger, MVT::i32, 14, 
/*79723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79726*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*79738*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79741*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*79751*/       0, // EndSwitchType
/*79752*/     /*Scope*/ 48, /*->79801*/
/*79753*/       OPC_CheckChild0Type, MVT::f32,
/*79755*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->79778
/*79758*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*79765*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*79768*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*79778*/       /*SwitchType*/ 20, MVT::v4f32,// ->79800
/*79780*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*79787*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*79790*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*79800*/       0, // EndSwitchType
/*79801*/     /*Scope*/ 24, /*->79826*/
/*79802*/       OPC_CheckChild0Type, MVT::f64,
/*79804*/       OPC_CheckType, MVT::v2f64,
/*79806*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*79813*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79816*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*79826*/     0, /*End of Scope*/
/*79827*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VMOVFPIMM),// ->79879
/*79830*/     OPC_RecordChild0, // #0 = $SIMM
/*79831*/     OPC_MoveChild, 0,
/*79833*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*79836*/     OPC_MoveParent,
/*79837*/     OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->79858
/*79840*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79842*/       OPC_EmitInteger, MVT::i32, 14, 
/*79845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*79858*/     /*SwitchType*/ 18, MVT::v4f32,// ->79878
/*79860*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79862*/       OPC_EmitInteger, MVT::i32, 14, 
/*79865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79868*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*79878*/     0, // EndSwitchType
/*79879*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 79881 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 724
  // #OPC_RecordNode                     = 48
  // #OPC_RecordChild                    = 2157
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1176
  // #OPC_MoveParent                     = 1739
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 107
  // #OPC_CheckPatternPredicate          = 2176
  // #OPC_CheckPredicate                 = 776
  // #OPC_CheckOpcode                    = 1062
  // #OPC_SwitchOpcode                   = 55
  // #OPC_CheckType                      = 1058
  // #OPC_SwitchType                     = 258
  // #OPC_CheckChildType                 = 1395
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 336
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 34
  // #OPC_CheckComplexPat                = 456
  // #OPC_CheckAndImm                    = 78
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2410
  // #OPC_EmitStringInteger              = 197
  // #OPC_EmitRegister                   = 2487
  // #OPC_EmitConvertToTarget            = 761
  // #OPC_EmitMergeInputChains           = 432
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 507
  // #OPC_EmitNodeXForm                  = 212
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2344

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP());
  case 17: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 18: return (Subtarget->hasVFP2());
  case 19: return (MF->getDataLayout().isLittleEndian());
  case 20: return (MF->getDataLayout().isBigEndian());
  case 21: return (!Subtarget->hasV8Ops());
  case 22: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 23: return (Subtarget->isThumb()) && (Subtarget->hasV6MOps());
  case 24: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 25: return (Subtarget->isThumb());
  case 26: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 27: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 28: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 29: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 30: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 31: return (Subtarget->hasFPARMv8());
  case 32: return (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP());
  case 33: return (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 34: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 35: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (MF->getDataLayout().isLittleEndian());
  case 36: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 37: return (Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 38: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 39: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 40: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 41: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 42: return (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 43: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 44: return (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto());
  case 45: return (Subtarget->hasV8Ops()) && (Subtarget->hasNEON());
  case 46: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 47: return (Subtarget->isThumb2()) && (!Subtarget->isMClass());
  case 48: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass());
  case 49: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 50: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 51: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 52: return (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 53: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 54: return (Subtarget->hasVFP2()) && (!Subtarget->isSwift());
  case 55: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 56: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 57: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 58: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 59: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 60: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 61: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 62: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 63: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 64: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 65: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 66: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 67: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 68: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 69: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 70: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 71: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 72: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 73: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 74: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 75: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 76: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 77: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP());
  case 79: return (Subtarget->hasVFP4());
  case 80: return (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP());
  case 81: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 82: return (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP());
  case 83: return (Subtarget->hasVFP3());
  case 84: return (Subtarget->hasZeroCycleZeroing());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 2: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 3: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 4: { // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 5: { // Predicate_mod_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 6: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 7: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 8: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 9: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 10: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 11: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 12: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 13: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 14: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 15: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 16: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 17: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 18: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 19: { // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 20: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 21: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 23: { // Predicate_ldrex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { // Predicate_ldrex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { // Predicate_ldaex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 26: { // Predicate_ldaex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 28: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 29: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 30: { // Predicate_mod_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 31: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 33: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 34: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 35: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 36: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 37: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 38: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 40: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 41: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 42: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 43: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 44: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 45: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 47: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 48: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 50: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 51: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 52: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 53: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 54: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 55: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 56: { // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 57: { // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 58: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 59: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 60: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 61: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 62: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 63: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 64: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 65: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 66: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 67: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 68: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 69: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 70: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 71: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 72: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 73: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 74: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 75: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 76: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 77: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 78: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 79: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 80: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 81: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 82: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 83: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 84: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 85: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 86: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 87: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 88: { // Predicate_strex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 89: { // Predicate_strex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 90: { // Predicate_strex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 91: { // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 92: { // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 93: { // Predicate_stlex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 94: { // Predicate_ldrex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 95: { // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 96: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 97: { // Predicate_atomic_load_acquire_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 98: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 99: { // Predicate_atomic_load_acquire_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 100: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 101: { // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 102: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 103: { // Predicate_atomic_store_release_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 104: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 105: { // Predicate_atomic_store_release_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 106: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 107: { // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 108: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 109: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 110: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 111: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 112: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 113: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 114: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 115: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 116: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 117: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 118: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 119: { // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 120: { // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 121: { // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 122: { // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 123: { // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 124: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 33:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 34:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 35:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, SDLoc(N), MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, SDLoc(N), MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, SDLoc(N), MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, SDLoc(N), MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, SDLoc(N),
                                   MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, SDLoc(N), MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, SDLoc(N), MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, SDLoc(N),
                                   MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, SDLoc(N), MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), SDLoc(N), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, SDLoc(N),
                                   MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, SDLoc(N), MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 19: {  // anonymous_4843
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  case 20: {  // anonymous_4842
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  }
}

