
build/debug/Flight_comp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bbc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08006d44  08006d44  00007d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006dcc  08006dcc  00008100  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006dcc  08006dcc  00007dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006dd4  08006dd4  00008100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006dd4  08006dd4  00007dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006dd8  08006dd8  00007dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000100  20000000  08006ddc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008100  2**0
                  CONTENTS
 10 .bss          00001078  20000100  20000100  00008100  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001178  20001178  00008100  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008100  2**0
                  CONTENTS, READONLY
 13 .comment      00000045  00000000  00000000  00008130  2**0
                  CONTENTS, READONLY
 14 .debug_info   00028023  00000000  00000000  00008175  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004c39  00000000  00000000  00030198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b78  00000000  00000000  00034dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000014ee  00000000  00000000  00036950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000203ea  00000000  00000000  00037e3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00007e0a  00000000  00000000  00058228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004cf8  00000000  00000000  00060034  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 00016626  00000000  00000000  00064d2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000012b  00000000  00000000  0007b352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__aeabi_uldivmod>:
 8000188:	b953      	cbnz	r3, 80001a0 <__aeabi_uldivmod+0x18>
 800018a:	b94a      	cbnz	r2, 80001a0 <__aeabi_uldivmod+0x18>
 800018c:	2900      	cmp	r1, #0
 800018e:	bf08      	it	eq
 8000190:	2800      	cmpeq	r0, #0
 8000192:	bf1c      	itt	ne
 8000194:	f04f 31ff 	movne.w	r1, #4294967295
 8000198:	f04f 30ff 	movne.w	r0, #4294967295
 800019c:	f000 b80c 	b.w	80001b8 <__aeabi_idiv0>
 80001a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a8:	f006 fc44 	bl	8006a34 <__udivmoddi4>
 80001ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b4:	b004      	add	sp, #16
 80001b6:	4770      	bx	lr

080001b8 <__aeabi_idiv0>:
 80001b8:	4770      	bx	lr
 80001ba:	bf00      	nop

080001bc <deregister_tm_clones>:
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <deregister_tm_clones+0x10>)
 80001be:	4b04      	ldr	r3, [pc, #16]	@ (80001d0 <deregister_tm_clones+0x14>)
 80001c0:	4283      	cmp	r3, r0
 80001c2:	d002      	beq.n	80001ca <deregister_tm_clones+0xe>
 80001c4:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <deregister_tm_clones+0x18>)
 80001c6:	b103      	cbz	r3, 80001ca <deregister_tm_clones+0xe>
 80001c8:	4718      	bx	r3
 80001ca:	4770      	bx	lr
 80001cc:	20000100 	.word	0x20000100
 80001d0:	20000100 	.word	0x20000100
 80001d4:	00000000 	.word	0x00000000

080001d8 <register_tm_clones>:
 80001d8:	4805      	ldr	r0, [pc, #20]	@ (80001f0 <register_tm_clones+0x18>)
 80001da:	4b06      	ldr	r3, [pc, #24]	@ (80001f4 <register_tm_clones+0x1c>)
 80001dc:	1a1b      	subs	r3, r3, r0
 80001de:	0fd9      	lsrs	r1, r3, #31
 80001e0:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 80001e4:	1049      	asrs	r1, r1, #1
 80001e6:	d002      	beq.n	80001ee <register_tm_clones+0x16>
 80001e8:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <register_tm_clones+0x20>)
 80001ea:	b103      	cbz	r3, 80001ee <register_tm_clones+0x16>
 80001ec:	4718      	bx	r3
 80001ee:	4770      	bx	lr
 80001f0:	20000100 	.word	0x20000100
 80001f4:	20000100 	.word	0x20000100
 80001f8:	00000000 	.word	0x00000000

080001fc <__do_global_dtors_aux>:
 80001fc:	b510      	push	{r4, lr}
 80001fe:	4c06      	ldr	r4, [pc, #24]	@ (8000218 <__do_global_dtors_aux+0x1c>)
 8000200:	7823      	ldrb	r3, [r4, #0]
 8000202:	b943      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x1a>
 8000204:	f7ff ffda 	bl	80001bc <deregister_tm_clones>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x20>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x16>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x24>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000100 	.word	0x20000100
 800021c:	00000000 	.word	0x00000000
 8000220:	08006d2c 	.word	0x08006d2c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b05      	ldr	r3, [pc, #20]	@ (800023c <frame_dummy+0x18>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4905      	ldr	r1, [pc, #20]	@ (8000240 <frame_dummy+0x1c>)
 800022c:	4805      	ldr	r0, [pc, #20]	@ (8000244 <frame_dummy+0x20>)
 800022e:	f3af 8000 	nop.w
 8000232:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000236:	f7ff bfcf 	b.w	80001d8 <register_tm_clones>
 800023a:	bf00      	nop
 800023c:	00000000 	.word	0x00000000
 8000240:	20000104 	.word	0x20000104
 8000244:	08006d2c 	.word	0x08006d2c

08000248 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800024c:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800024e:	ad05      	add	r5, sp, #20
 8000250:	2400      	movs	r4, #0
 8000252:	9405      	str	r4, [sp, #20]
 8000254:	9406      	str	r4, [sp, #24]
 8000256:	9407      	str	r4, [sp, #28]
 8000258:	9408      	str	r4, [sp, #32]
 800025a:	9409      	str	r4, [sp, #36]	@ 0x24
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800025c:	9400      	str	r4, [sp, #0]
 800025e:	4b4a      	ldr	r3, [pc, #296]	@ (8000388 <MX_GPIO_Init+0x140>)
 8000260:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000262:	f042 0204 	orr.w	r2, r2, #4
 8000266:	631a      	str	r2, [r3, #48]	@ 0x30
 8000268:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800026a:	f002 0204 	and.w	r2, r2, #4
 800026e:	9200      	str	r2, [sp, #0]
 8000270:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000272:	9401      	str	r4, [sp, #4]
 8000274:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000276:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800027a:	631a      	str	r2, [r3, #48]	@ 0x30
 800027c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800027e:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000282:	9201      	str	r2, [sp, #4]
 8000284:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000286:	9402      	str	r4, [sp, #8]
 8000288:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800028a:	f042 0201 	orr.w	r2, r2, #1
 800028e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000290:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000292:	f002 0201 	and.w	r2, r2, #1
 8000296:	9202      	str	r2, [sp, #8]
 8000298:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800029a:	9403      	str	r4, [sp, #12]
 800029c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800029e:	f042 0202 	orr.w	r2, r2, #2
 80002a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80002a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80002a6:	f002 0202 	and.w	r2, r2, #2
 80002aa:	9203      	str	r2, [sp, #12]
 80002ac:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002ae:	9404      	str	r4, [sp, #16]
 80002b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80002b2:	f042 0208 	orr.w	r2, r2, #8
 80002b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80002b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002ba:	f003 0308 	and.w	r3, r3, #8
 80002be:	9304      	str	r3, [sp, #16]
 80002c0:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin, GPIO_PIN_RESET);
 80002c2:	4e32      	ldr	r6, [pc, #200]	@ (800038c <MX_GPIO_Init+0x144>)
 80002c4:	4622      	mov	r2, r4
 80002c6:	f240 1189 	movw	r1, #393	@ 0x189
 80002ca:	4630      	mov	r0, r6
 80002cc:	f001 f856 	bl	800137c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FLASH_NSS_Pin|FLASH_WP_Pin, GPIO_PIN_SET);
 80002d0:	2201      	movs	r2, #1
 80002d2:	2130      	movs	r1, #48	@ 0x30
 80002d4:	4630      	mov	r0, r6
 80002d6:	f001 f851 	bl	800137c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LORA_DIO1_Pin|EEP_WP_Pin, GPIO_PIN_RESET);
 80002da:	f8df 80b4 	ldr.w	r8, [pc, #180]	@ 8000390 <MX_GPIO_Init+0x148>
 80002de:	4622      	mov	r2, r4
 80002e0:	2121      	movs	r1, #33	@ 0x21
 80002e2:	4640      	mov	r0, r8
 80002e4:	f001 f84a 	bl	800137c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_NRST_GPIO_Port, LORA_NRST_Pin, GPIO_PIN_RESET);
 80002e8:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 8000394 <MX_GPIO_Init+0x14c>
 80002ec:	4622      	mov	r2, r4
 80002ee:	2104      	movs	r1, #4
 80002f0:	4648      	mov	r0, r9
 80002f2:	f001 f843 	bl	800137c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CAM_CTRL_Pin BUZZER_Pin PYRO1_Pin PYRO2_Pin */
  GPIO_InitStruct.Pin = CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin;
 80002f6:	f240 1389 	movw	r3, #393	@ 0x189
 80002fa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002fc:	2701      	movs	r7, #1
 80002fe:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000300:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000302:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000304:	4629      	mov	r1, r5
 8000306:	4630      	mov	r0, r6
 8000308:	f000 ff42 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_NSS_Pin FLASH_WP_Pin */
  GPIO_InitStruct.Pin = FLASH_NSS_Pin|FLASH_WP_Pin;
 800030c:	2330      	movs	r3, #48	@ 0x30
 800030e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000310:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000312:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000314:	2303      	movs	r3, #3
 8000316:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000318:	4629      	mov	r1, r5
 800031a:	4630      	mov	r0, r6
 800031c:	f000 ff38 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_DIO1_Pin EEP_WP_Pin */
  GPIO_InitStruct.Pin = LORA_DIO1_Pin|EEP_WP_Pin;
 8000320:	2321      	movs	r3, #33	@ 0x21
 8000322:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000324:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000326:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000328:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800032a:	4629      	mov	r1, r5
 800032c:	4640      	mov	r0, r8
 800032e:	f000 ff2f 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IO0_Pin */
  GPIO_InitStruct.Pin = LORA_IO0_Pin;
 8000332:	2302      	movs	r3, #2
 8000334:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000336:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000338:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(LORA_IO0_GPIO_Port, &GPIO_InitStruct);
 800033a:	4629      	mov	r1, r5
 800033c:	4640      	mov	r0, r8
 800033e:	f000 ff27 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMP_INT_Pin */
  GPIO_InitStruct.Pin = BMP_INT_Pin;
 8000342:	f04f 0a04 	mov.w	sl, #4
 8000346:	f8cd a014 	str.w	sl, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800034a:	f44f 1b88 	mov.w	fp, #1114112	@ 0x110000
 800034e:	f8cd b018 	str.w	fp, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000352:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 8000354:	4629      	mov	r1, r5
 8000356:	4640      	mov	r0, r8
 8000358:	f000 ff1a 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 800035c:	2340      	movs	r3, #64	@ 0x40
 800035e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000360:	f8cd b018 	str.w	fp, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000364:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 8000366:	4629      	mov	r1, r5
 8000368:	4630      	mov	r0, r6
 800036a:	f000 ff11 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_NRST_Pin */
  GPIO_InitStruct.Pin = LORA_NRST_Pin;
 800036e:	f8cd a014 	str.w	sl, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000372:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000374:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000376:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LORA_NRST_GPIO_Port, &GPIO_InitStruct);
 8000378:	4629      	mov	r1, r5
 800037a:	4648      	mov	r0, r9
 800037c:	f000 ff08 	bl	8001190 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000380:	b00b      	add	sp, #44	@ 0x2c
 8000382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000386:	bf00      	nop
 8000388:	40023800 	.word	0x40023800
 800038c:	40020800 	.word	0x40020800
 8000390:	40020400 	.word	0x40020400
 8000394:	40020c00 	.word	0x40020c00

08000398 <MX_DMA_Init>:
{
 8000398:	b500      	push	{lr}
 800039a:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 800039c:	2100      	movs	r1, #0
 800039e:	9101      	str	r1, [sp, #4]
 80003a0:	4b09      	ldr	r3, [pc, #36]	@ (80003c8 <MX_DMA_Init+0x30>)
 80003a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80003a4:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 80003a8:	631a      	str	r2, [r3, #48]	@ 0x30
 80003aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80003b0:	9301      	str	r3, [sp, #4]
 80003b2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80003b4:	460a      	mov	r2, r1
 80003b6:	200f      	movs	r0, #15
 80003b8:	f000 fd08 	bl	8000dcc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80003bc:	200f      	movs	r0, #15
 80003be:	f000 fd15 	bl	8000dec <HAL_NVIC_EnableIRQ>
}
 80003c2:	b003      	add	sp, #12
 80003c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80003c8:	40023800 	.word	0x40023800

080003cc <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003cc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003ce:	e7fe      	b.n	80003ce <Error_Handler+0x2>

080003d0 <MX_ADC1_Init>:
{
 80003d0:	b500      	push	{lr}
 80003d2:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80003d4:	2300      	movs	r3, #0
 80003d6:	9300      	str	r3, [sp, #0]
 80003d8:	9301      	str	r3, [sp, #4]
 80003da:	9302      	str	r3, [sp, #8]
 80003dc:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 80003de:	4813      	ldr	r0, [pc, #76]	@ (800042c <MX_ADC1_Init+0x5c>)
 80003e0:	4a13      	ldr	r2, [pc, #76]	@ (8000430 <MX_ADC1_Init+0x60>)
 80003e2:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80003e4:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80003e6:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80003e8:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80003ea:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80003ec:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003f0:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003f2:	4a10      	ldr	r2, [pc, #64]	@ (8000434 <MX_ADC1_Init+0x64>)
 80003f4:	6282      	str	r2, [r0, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003f6:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 80003f8:	2201      	movs	r2, #1
 80003fa:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80003fc:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000400:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000402:	f000 fb99 	bl	8000b38 <HAL_ADC_Init>
 8000406:	b968      	cbnz	r0, 8000424 <MX_ADC1_Init+0x54>
  sConfig.Channel = ADC_CHANNEL_4;
 8000408:	2304      	movs	r3, #4
 800040a:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 800040c:	2301      	movs	r3, #1
 800040e:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000410:	2300      	movs	r3, #0
 8000412:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000414:	4669      	mov	r1, sp
 8000416:	4805      	ldr	r0, [pc, #20]	@ (800042c <MX_ADC1_Init+0x5c>)
 8000418:	f000 fbba 	bl	8000b90 <HAL_ADC_ConfigChannel>
 800041c:	b920      	cbnz	r0, 8000428 <MX_ADC1_Init+0x58>
}
 800041e:	b005      	add	sp, #20
 8000420:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000424:	f7ff ffd2 	bl	80003cc <Error_Handler>
    Error_Handler();
 8000428:	f7ff ffd0 	bl	80003cc <Error_Handler>
 800042c:	200004c0 	.word	0x200004c0
 8000430:	40012000 	.word	0x40012000
 8000434:	0f000001 	.word	0x0f000001

08000438 <MX_I2C1_Init>:
{
 8000438:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 800043a:	480a      	ldr	r0, [pc, #40]	@ (8000464 <MX_I2C1_Init+0x2c>)
 800043c:	4b0a      	ldr	r3, [pc, #40]	@ (8000468 <MX_I2C1_Init+0x30>)
 800043e:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000440:	4b0a      	ldr	r3, [pc, #40]	@ (800046c <MX_I2C1_Init+0x34>)
 8000442:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000444:	2300      	movs	r3, #0
 8000446:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000448:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800044a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800044e:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000450:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000452:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000454:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000456:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000458:	f000 ff96 	bl	8001388 <HAL_I2C_Init>
 800045c:	b900      	cbnz	r0, 8000460 <MX_I2C1_Init+0x28>
}
 800045e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000460:	f7ff ffb4 	bl	80003cc <Error_Handler>
 8000464:	2000046c 	.word	0x2000046c
 8000468:	40005400 	.word	0x40005400
 800046c:	00061a80 	.word	0x00061a80

08000470 <MX_I2C2_Init>:
{
 8000470:	b508      	push	{r3, lr}
  hi2c2.Instance = I2C2;
 8000472:	480a      	ldr	r0, [pc, #40]	@ (800049c <MX_I2C2_Init+0x2c>)
 8000474:	4b0a      	ldr	r3, [pc, #40]	@ (80004a0 <MX_I2C2_Init+0x30>)
 8000476:	6003      	str	r3, [r0, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8000478:	4b0a      	ldr	r3, [pc, #40]	@ (80004a4 <MX_I2C2_Init+0x34>)
 800047a:	6043      	str	r3, [r0, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800047c:	2300      	movs	r3, #0
 800047e:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000480:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000482:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000486:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000488:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800048a:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800048c:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800048e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000490:	f000 ff7a 	bl	8001388 <HAL_I2C_Init>
 8000494:	b900      	cbnz	r0, 8000498 <MX_I2C2_Init+0x28>
}
 8000496:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000498:	f7ff ff98 	bl	80003cc <Error_Handler>
 800049c:	20000418 	.word	0x20000418
 80004a0:	40005800 	.word	0x40005800
 80004a4:	00061a80 	.word	0x00061a80

080004a8 <MX_I2C3_Init>:
{
 80004a8:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 80004aa:	480a      	ldr	r0, [pc, #40]	@ (80004d4 <MX_I2C3_Init+0x2c>)
 80004ac:	4b0a      	ldr	r3, [pc, #40]	@ (80004d8 <MX_I2C3_Init+0x30>)
 80004ae:	6003      	str	r3, [r0, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80004b0:	4b0a      	ldr	r3, [pc, #40]	@ (80004dc <MX_I2C3_Init+0x34>)
 80004b2:	6043      	str	r3, [r0, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004b4:	2300      	movs	r3, #0
 80004b6:	6083      	str	r3, [r0, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80004b8:	60c3      	str	r3, [r0, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004ba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80004be:	6102      	str	r2, [r0, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004c0:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80004c2:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004c4:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004c6:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80004c8:	f000 ff5e 	bl	8001388 <HAL_I2C_Init>
 80004cc:	b900      	cbnz	r0, 80004d0 <MX_I2C3_Init+0x28>
}
 80004ce:	bd08      	pop	{r3, pc}
    Error_Handler();
 80004d0:	f7ff ff7c 	bl	80003cc <Error_Handler>
 80004d4:	200003c4 	.word	0x200003c4
 80004d8:	40005c00 	.word	0x40005c00
 80004dc:	000186a0 	.word	0x000186a0

080004e0 <MX_RTC_Init>:
{
 80004e0:	b508      	push	{r3, lr}
  hrtc.Instance = RTC;
 80004e2:	4809      	ldr	r0, [pc, #36]	@ (8000508 <MX_RTC_Init+0x28>)
 80004e4:	4b09      	ldr	r3, [pc, #36]	@ (800050c <MX_RTC_Init+0x2c>)
 80004e6:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80004e8:	2300      	movs	r3, #0
 80004ea:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 80004ec:	227f      	movs	r2, #127	@ 0x7f
 80004ee:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 80004f0:	22ff      	movs	r2, #255	@ 0xff
 80004f2:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80004f4:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80004f6:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80004f8:	6183      	str	r3, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80004fa:	f002 fd89 	bl	8003010 <HAL_RTC_Init>
 80004fe:	b900      	cbnz	r0, 8000502 <MX_RTC_Init+0x22>
}
 8000500:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000502:	f7ff ff63 	bl	80003cc <Error_Handler>
 8000506:	bf00      	nop
 8000508:	200003a4 	.word	0x200003a4
 800050c:	40002800 	.word	0x40002800

08000510 <MX_SPI1_Init>:
{
 8000510:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000512:	480d      	ldr	r0, [pc, #52]	@ (8000548 <MX_SPI1_Init+0x38>)
 8000514:	4b0d      	ldr	r3, [pc, #52]	@ (800054c <MX_SPI1_Init+0x3c>)
 8000516:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000518:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800051c:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800051e:	2300      	movs	r3, #0
 8000520:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000522:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000524:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000526:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000528:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800052c:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800052e:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000530:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000532:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000534:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000536:	230a      	movs	r3, #10
 8000538:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800053a:	f002 fdb8 	bl	80030ae <HAL_SPI_Init>
 800053e:	b900      	cbnz	r0, 8000542 <MX_SPI1_Init+0x32>
}
 8000540:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000542:	f7ff ff43 	bl	80003cc <Error_Handler>
 8000546:	bf00      	nop
 8000548:	2000034c 	.word	0x2000034c
 800054c:	40013000 	.word	0x40013000

08000550 <MX_SPI2_Init>:
{
 8000550:	b508      	push	{r3, lr}
  hspi2.Instance = SPI2;
 8000552:	480d      	ldr	r0, [pc, #52]	@ (8000588 <MX_SPI2_Init+0x38>)
 8000554:	4b0d      	ldr	r3, [pc, #52]	@ (800058c <MX_SPI2_Init+0x3c>)
 8000556:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000558:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800055c:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800055e:	2300      	movs	r3, #0
 8000560:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000562:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000564:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000566:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000568:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800056c:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800056e:	2208      	movs	r2, #8
 8000570:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000572:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000574:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000576:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000578:	230a      	movs	r3, #10
 800057a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800057c:	f002 fd97 	bl	80030ae <HAL_SPI_Init>
 8000580:	b900      	cbnz	r0, 8000584 <MX_SPI2_Init+0x34>
}
 8000582:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000584:	f7ff ff22 	bl	80003cc <Error_Handler>
 8000588:	200002f4 	.word	0x200002f4
 800058c:	40003800 	.word	0x40003800

08000590 <MX_SPI3_Init>:
{
 8000590:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 8000592:	480d      	ldr	r0, [pc, #52]	@ (80005c8 <MX_SPI3_Init+0x38>)
 8000594:	4b0d      	ldr	r3, [pc, #52]	@ (80005cc <MX_SPI3_Init+0x3c>)
 8000596:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000598:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800059c:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800059e:	2300      	movs	r3, #0
 80005a0:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80005a2:	60c3      	str	r3, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005a4:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005a6:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80005a8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80005ac:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005ae:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005b0:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80005b2:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005b4:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80005b6:	230a      	movs	r3, #10
 80005b8:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80005ba:	f002 fd78 	bl	80030ae <HAL_SPI_Init>
 80005be:	b900      	cbnz	r0, 80005c2 <MX_SPI3_Init+0x32>
}
 80005c0:	bd08      	pop	{r3, pc}
    Error_Handler();
 80005c2:	f7ff ff03 	bl	80003cc <Error_Handler>
 80005c6:	bf00      	nop
 80005c8:	2000029c 	.word	0x2000029c
 80005cc:	40003c00 	.word	0x40003c00

080005d0 <MX_TIM3_Init>:
{
 80005d0:	b500      	push	{lr}
 80005d2:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005d4:	2300      	movs	r3, #0
 80005d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80005d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80005da:	930c      	str	r3, [sp, #48]	@ 0x30
 80005dc:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005de:	9308      	str	r3, [sp, #32]
 80005e0:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005e2:	9301      	str	r3, [sp, #4]
 80005e4:	9302      	str	r3, [sp, #8]
 80005e6:	9303      	str	r3, [sp, #12]
 80005e8:	9304      	str	r3, [sp, #16]
 80005ea:	9305      	str	r3, [sp, #20]
 80005ec:	9306      	str	r3, [sp, #24]
 80005ee:	9307      	str	r3, [sp, #28]
  htim3.Instance = TIM3;
 80005f0:	481d      	ldr	r0, [pc, #116]	@ (8000668 <MX_TIM3_Init+0x98>)
 80005f2:	4a1e      	ldr	r2, [pc, #120]	@ (800066c <MX_TIM3_Init+0x9c>)
 80005f4:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 0;
 80005f6:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005f8:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 90-1;
 80005fa:	2259      	movs	r2, #89	@ 0x59
 80005fc:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005fe:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000600:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000602:	f002 fee5 	bl	80033d0 <HAL_TIM_Base_Init>
 8000606:	bb20      	cbnz	r0, 8000652 <MX_TIM3_Init+0x82>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000608:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800060c:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800060e:	a90a      	add	r1, sp, #40	@ 0x28
 8000610:	4815      	ldr	r0, [pc, #84]	@ (8000668 <MX_TIM3_Init+0x98>)
 8000612:	f003 f843 	bl	800369c <HAL_TIM_ConfigClockSource>
 8000616:	b9f0      	cbnz	r0, 8000656 <MX_TIM3_Init+0x86>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000618:	4813      	ldr	r0, [pc, #76]	@ (8000668 <MX_TIM3_Init+0x98>)
 800061a:	f002 ff31 	bl	8003480 <HAL_TIM_PWM_Init>
 800061e:	b9e0      	cbnz	r0, 800065a <MX_TIM3_Init+0x8a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000620:	2300      	movs	r3, #0
 8000622:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000624:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000626:	a908      	add	r1, sp, #32
 8000628:	480f      	ldr	r0, [pc, #60]	@ (8000668 <MX_TIM3_Init+0x98>)
 800062a:	f003 f8b7 	bl	800379c <HAL_TIMEx_MasterConfigSynchronization>
 800062e:	b9b0      	cbnz	r0, 800065e <MX_TIM3_Init+0x8e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000630:	2360      	movs	r3, #96	@ 0x60
 8000632:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8000634:	2200      	movs	r2, #0
 8000636:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000638:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800063a:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800063c:	a901      	add	r1, sp, #4
 800063e:	480a      	ldr	r0, [pc, #40]	@ (8000668 <MX_TIM3_Init+0x98>)
 8000640:	f002 ffb1 	bl	80035a6 <HAL_TIM_PWM_ConfigChannel>
 8000644:	b968      	cbnz	r0, 8000662 <MX_TIM3_Init+0x92>
  HAL_TIM_MspPostInit(&htim3);
 8000646:	4808      	ldr	r0, [pc, #32]	@ (8000668 <MX_TIM3_Init+0x98>)
 8000648:	f001 f9b2 	bl	80019b0 <HAL_TIM_MspPostInit>
}
 800064c:	b00f      	add	sp, #60	@ 0x3c
 800064e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000652:	f7ff febb 	bl	80003cc <Error_Handler>
    Error_Handler();
 8000656:	f7ff feb9 	bl	80003cc <Error_Handler>
    Error_Handler();
 800065a:	f7ff feb7 	bl	80003cc <Error_Handler>
    Error_Handler();
 800065e:	f7ff feb5 	bl	80003cc <Error_Handler>
    Error_Handler();
 8000662:	f7ff feb3 	bl	80003cc <Error_Handler>
 8000666:	bf00      	nop
 8000668:	20000254 	.word	0x20000254
 800066c:	40000400 	.word	0x40000400

08000670 <MX_TIM4_Init>:
{
 8000670:	b500      	push	{lr}
 8000672:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000674:	2300      	movs	r3, #0
 8000676:	930a      	str	r3, [sp, #40]	@ 0x28
 8000678:	930b      	str	r3, [sp, #44]	@ 0x2c
 800067a:	930c      	str	r3, [sp, #48]	@ 0x30
 800067c:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800067e:	9308      	str	r3, [sp, #32]
 8000680:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000682:	9301      	str	r3, [sp, #4]
 8000684:	9302      	str	r3, [sp, #8]
 8000686:	9303      	str	r3, [sp, #12]
 8000688:	9304      	str	r3, [sp, #16]
 800068a:	9305      	str	r3, [sp, #20]
 800068c:	9306      	str	r3, [sp, #24]
 800068e:	9307      	str	r3, [sp, #28]
  htim4.Instance = TIM4;
 8000690:	4822      	ldr	r0, [pc, #136]	@ (800071c <MX_TIM4_Init+0xac>)
 8000692:	4a23      	ldr	r2, [pc, #140]	@ (8000720 <MX_TIM4_Init+0xb0>)
 8000694:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8000696:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000698:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 65535;
 800069a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800069e:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006a0:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006a2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80006a4:	f002 fe94 	bl	80033d0 <HAL_TIM_Base_Init>
 80006a8:	bb58      	cbnz	r0, 8000702 <MX_TIM4_Init+0x92>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006ae:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80006b0:	a90a      	add	r1, sp, #40	@ 0x28
 80006b2:	481a      	ldr	r0, [pc, #104]	@ (800071c <MX_TIM4_Init+0xac>)
 80006b4:	f002 fff2 	bl	800369c <HAL_TIM_ConfigClockSource>
 80006b8:	bb28      	cbnz	r0, 8000706 <MX_TIM4_Init+0x96>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80006ba:	4818      	ldr	r0, [pc, #96]	@ (800071c <MX_TIM4_Init+0xac>)
 80006bc:	f002 fee0 	bl	8003480 <HAL_TIM_PWM_Init>
 80006c0:	bb18      	cbnz	r0, 800070a <MX_TIM4_Init+0x9a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006c2:	2300      	movs	r3, #0
 80006c4:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006c6:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80006c8:	a908      	add	r1, sp, #32
 80006ca:	4814      	ldr	r0, [pc, #80]	@ (800071c <MX_TIM4_Init+0xac>)
 80006cc:	f003 f866 	bl	800379c <HAL_TIMEx_MasterConfigSynchronization>
 80006d0:	b9e8      	cbnz	r0, 800070e <MX_TIM4_Init+0x9e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006d2:	2360      	movs	r3, #96	@ 0x60
 80006d4:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006da:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006dc:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80006de:	2208      	movs	r2, #8
 80006e0:	a901      	add	r1, sp, #4
 80006e2:	480e      	ldr	r0, [pc, #56]	@ (800071c <MX_TIM4_Init+0xac>)
 80006e4:	f002 ff5f 	bl	80035a6 <HAL_TIM_PWM_ConfigChannel>
 80006e8:	b998      	cbnz	r0, 8000712 <MX_TIM4_Init+0xa2>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80006ea:	220c      	movs	r2, #12
 80006ec:	a901      	add	r1, sp, #4
 80006ee:	480b      	ldr	r0, [pc, #44]	@ (800071c <MX_TIM4_Init+0xac>)
 80006f0:	f002 ff59 	bl	80035a6 <HAL_TIM_PWM_ConfigChannel>
 80006f4:	b978      	cbnz	r0, 8000716 <MX_TIM4_Init+0xa6>
  HAL_TIM_MspPostInit(&htim4);
 80006f6:	4809      	ldr	r0, [pc, #36]	@ (800071c <MX_TIM4_Init+0xac>)
 80006f8:	f001 f95a 	bl	80019b0 <HAL_TIM_MspPostInit>
}
 80006fc:	b00f      	add	sp, #60	@ 0x3c
 80006fe:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000702:	f7ff fe63 	bl	80003cc <Error_Handler>
    Error_Handler();
 8000706:	f7ff fe61 	bl	80003cc <Error_Handler>
    Error_Handler();
 800070a:	f7ff fe5f 	bl	80003cc <Error_Handler>
    Error_Handler();
 800070e:	f7ff fe5d 	bl	80003cc <Error_Handler>
    Error_Handler();
 8000712:	f7ff fe5b 	bl	80003cc <Error_Handler>
    Error_Handler();
 8000716:	f7ff fe59 	bl	80003cc <Error_Handler>
 800071a:	bf00      	nop
 800071c:	2000020c 	.word	0x2000020c
 8000720:	40000800 	.word	0x40000800

08000724 <MX_TIM5_Init>:
{
 8000724:	b500      	push	{lr}
 8000726:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000728:	2300      	movs	r3, #0
 800072a:	930a      	str	r3, [sp, #40]	@ 0x28
 800072c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800072e:	930c      	str	r3, [sp, #48]	@ 0x30
 8000730:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000732:	9308      	str	r3, [sp, #32]
 8000734:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000736:	9301      	str	r3, [sp, #4]
 8000738:	9302      	str	r3, [sp, #8]
 800073a:	9303      	str	r3, [sp, #12]
 800073c:	9304      	str	r3, [sp, #16]
 800073e:	9305      	str	r3, [sp, #20]
 8000740:	9306      	str	r3, [sp, #24]
 8000742:	9307      	str	r3, [sp, #28]
  htim5.Instance = TIM5;
 8000744:	4830      	ldr	r0, [pc, #192]	@ (8000808 <MX_TIM5_Init+0xe4>)
 8000746:	4a31      	ldr	r2, [pc, #196]	@ (800080c <MX_TIM5_Init+0xe8>)
 8000748:	6002      	str	r2, [r0, #0]
  htim5.Init.Prescaler = 0;
 800074a:	6043      	str	r3, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800074c:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 4294967295;
 800074e:	f04f 32ff 	mov.w	r2, #4294967295
 8000752:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000754:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000756:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000758:	f002 fe3a 	bl	80033d0 <HAL_TIM_Base_Init>
 800075c:	2800      	cmp	r0, #0
 800075e:	d140      	bne.n	80007e2 <MX_TIM5_Init+0xbe>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000760:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000764:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000766:	a90a      	add	r1, sp, #40	@ 0x28
 8000768:	4827      	ldr	r0, [pc, #156]	@ (8000808 <MX_TIM5_Init+0xe4>)
 800076a:	f002 ff97 	bl	800369c <HAL_TIM_ConfigClockSource>
 800076e:	2800      	cmp	r0, #0
 8000770:	d139      	bne.n	80007e6 <MX_TIM5_Init+0xc2>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8000772:	4825      	ldr	r0, [pc, #148]	@ (8000808 <MX_TIM5_Init+0xe4>)
 8000774:	f002 fe84 	bl	8003480 <HAL_TIM_PWM_Init>
 8000778:	2800      	cmp	r0, #0
 800077a:	d136      	bne.n	80007ea <MX_TIM5_Init+0xc6>
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 800077c:	4822      	ldr	r0, [pc, #136]	@ (8000808 <MX_TIM5_Init+0xe4>)
 800077e:	f002 fe53 	bl	8003428 <HAL_TIM_OC_Init>
 8000782:	2800      	cmp	r0, #0
 8000784:	d133      	bne.n	80007ee <MX_TIM5_Init+0xca>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000786:	2300      	movs	r3, #0
 8000788:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800078a:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800078c:	a908      	add	r1, sp, #32
 800078e:	481e      	ldr	r0, [pc, #120]	@ (8000808 <MX_TIM5_Init+0xe4>)
 8000790:	f003 f804 	bl	800379c <HAL_TIMEx_MasterConfigSynchronization>
 8000794:	bb68      	cbnz	r0, 80007f2 <MX_TIM5_Init+0xce>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000796:	2360      	movs	r3, #96	@ 0x60
 8000798:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 800079a:	2200      	movs	r2, #0
 800079c:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800079e:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007a0:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007a2:	a901      	add	r1, sp, #4
 80007a4:	4818      	ldr	r0, [pc, #96]	@ (8000808 <MX_TIM5_Init+0xe4>)
 80007a6:	f002 fefe 	bl	80035a6 <HAL_TIM_PWM_ConfigChannel>
 80007aa:	bb20      	cbnz	r0, 80007f6 <MX_TIM5_Init+0xd2>
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007ac:	2204      	movs	r2, #4
 80007ae:	eb0d 0102 	add.w	r1, sp, r2
 80007b2:	4815      	ldr	r0, [pc, #84]	@ (8000808 <MX_TIM5_Init+0xe4>)
 80007b4:	f002 fef7 	bl	80035a6 <HAL_TIM_PWM_ConfigChannel>
 80007b8:	b9f8      	cbnz	r0, 80007fa <MX_TIM5_Init+0xd6>
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80007ba:	2208      	movs	r2, #8
 80007bc:	a901      	add	r1, sp, #4
 80007be:	4812      	ldr	r0, [pc, #72]	@ (8000808 <MX_TIM5_Init+0xe4>)
 80007c0:	f002 fef1 	bl	80035a6 <HAL_TIM_PWM_ConfigChannel>
 80007c4:	b9d8      	cbnz	r0, 80007fe <MX_TIM5_Init+0xda>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80007c6:	2300      	movs	r3, #0
 80007c8:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80007ca:	220c      	movs	r2, #12
 80007cc:	a901      	add	r1, sp, #4
 80007ce:	480e      	ldr	r0, [pc, #56]	@ (8000808 <MX_TIM5_Init+0xe4>)
 80007d0:	f002 feba 	bl	8003548 <HAL_TIM_OC_ConfigChannel>
 80007d4:	b9a8      	cbnz	r0, 8000802 <MX_TIM5_Init+0xde>
  HAL_TIM_MspPostInit(&htim5);
 80007d6:	480c      	ldr	r0, [pc, #48]	@ (8000808 <MX_TIM5_Init+0xe4>)
 80007d8:	f001 f8ea 	bl	80019b0 <HAL_TIM_MspPostInit>
}
 80007dc:	b00f      	add	sp, #60	@ 0x3c
 80007de:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80007e2:	f7ff fdf3 	bl	80003cc <Error_Handler>
    Error_Handler();
 80007e6:	f7ff fdf1 	bl	80003cc <Error_Handler>
    Error_Handler();
 80007ea:	f7ff fdef 	bl	80003cc <Error_Handler>
    Error_Handler();
 80007ee:	f7ff fded 	bl	80003cc <Error_Handler>
    Error_Handler();
 80007f2:	f7ff fdeb 	bl	80003cc <Error_Handler>
    Error_Handler();
 80007f6:	f7ff fde9 	bl	80003cc <Error_Handler>
    Error_Handler();
 80007fa:	f7ff fde7 	bl	80003cc <Error_Handler>
    Error_Handler();
 80007fe:	f7ff fde5 	bl	80003cc <Error_Handler>
    Error_Handler();
 8000802:	f7ff fde3 	bl	80003cc <Error_Handler>
 8000806:	bf00      	nop
 8000808:	200001c4 	.word	0x200001c4
 800080c:	40000c00 	.word	0x40000c00

08000810 <MX_USART1_UART_Init>:
{
 8000810:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8000812:	480a      	ldr	r0, [pc, #40]	@ (800083c <MX_USART1_UART_Init+0x2c>)
 8000814:	4b0a      	ldr	r3, [pc, #40]	@ (8000840 <MX_USART1_UART_Init+0x30>)
 8000816:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000818:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800081c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800081e:	2300      	movs	r3, #0
 8000820:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000822:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000824:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000826:	220c      	movs	r2, #12
 8000828:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800082c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800082e:	f003 f883 	bl	8003938 <HAL_UART_Init>
 8000832:	b900      	cbnz	r0, 8000836 <MX_USART1_UART_Init+0x26>
}
 8000834:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000836:	f7ff fdc9 	bl	80003cc <Error_Handler>
 800083a:	bf00      	nop
 800083c:	2000011c 	.word	0x2000011c
 8000840:	40011000 	.word	0x40011000

08000844 <SystemClock_Config>:
{
 8000844:	b510      	push	{r4, lr}
 8000846:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000848:	ac08      	add	r4, sp, #32
 800084a:	2230      	movs	r2, #48	@ 0x30
 800084c:	2100      	movs	r1, #0
 800084e:	4620      	mov	r0, r4
 8000850:	f006 f8c3 	bl	80069da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000854:	2300      	movs	r3, #0
 8000856:	9303      	str	r3, [sp, #12]
 8000858:	9304      	str	r3, [sp, #16]
 800085a:	9305      	str	r3, [sp, #20]
 800085c:	9306      	str	r3, [sp, #24]
 800085e:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000860:	9301      	str	r3, [sp, #4]
 8000862:	4a21      	ldr	r2, [pc, #132]	@ (80008e8 <SystemClock_Config+0xa4>)
 8000864:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000866:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 800086a:	6411      	str	r1, [r2, #64]	@ 0x40
 800086c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800086e:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000872:	9201      	str	r2, [sp, #4]
 8000874:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000876:	9302      	str	r3, [sp, #8]
 8000878:	4b1c      	ldr	r3, [pc, #112]	@ (80008ec <SystemClock_Config+0xa8>)
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000888:	9302      	str	r3, [sp, #8]
 800088a:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800088c:	2309      	movs	r3, #9
 800088e:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000890:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000894:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000896:	2301      	movs	r3, #1
 8000898:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089a:	2302      	movs	r3, #2
 800089c:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800089e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80008a2:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008a4:	2204      	movs	r2, #4
 80008a6:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80008a8:	2290      	movs	r2, #144	@ 0x90
 80008aa:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008ac:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80008ae:	2306      	movs	r3, #6
 80008b0:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b2:	4620      	mov	r0, r4
 80008b4:	f001 ff70 	bl	8002798 <HAL_RCC_OscConfig>
 80008b8:	b990      	cbnz	r0, 80008e0 <SystemClock_Config+0x9c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ba:	230f      	movs	r3, #15
 80008bc:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008be:	2302      	movs	r3, #2
 80008c0:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c2:	2300      	movs	r3, #0
 80008c4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008c6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008ca:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008d0:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008d2:	2104      	movs	r1, #4
 80008d4:	a803      	add	r0, sp, #12
 80008d6:	f002 f9c9 	bl	8002c6c <HAL_RCC_ClockConfig>
 80008da:	b918      	cbnz	r0, 80008e4 <SystemClock_Config+0xa0>
}
 80008dc:	b014      	add	sp, #80	@ 0x50
 80008de:	bd10      	pop	{r4, pc}
    Error_Handler();
 80008e0:	f7ff fd74 	bl	80003cc <Error_Handler>
    Error_Handler();
 80008e4:	f7ff fd72 	bl	80003cc <Error_Handler>
 80008e8:	40023800 	.word	0x40023800
 80008ec:	40007000 	.word	0x40007000

080008f0 <main>:
{
 80008f0:	b508      	push	{r3, lr}
  HAL_Init();
 80008f2:	f000 f847 	bl	8000984 <HAL_Init>
  SystemClock_Config();
 80008f6:	f7ff ffa5 	bl	8000844 <SystemClock_Config>
  MX_GPIO_Init();
 80008fa:	f7ff fca5 	bl	8000248 <MX_GPIO_Init>
  MX_DMA_Init();
 80008fe:	f7ff fd4b 	bl	8000398 <MX_DMA_Init>
  MX_ADC1_Init();
 8000902:	f7ff fd65 	bl	80003d0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000906:	f7ff fd97 	bl	8000438 <MX_I2C1_Init>
  MX_I2C2_Init();
 800090a:	f7ff fdb1 	bl	8000470 <MX_I2C2_Init>
  MX_I2C3_Init();
 800090e:	f7ff fdcb 	bl	80004a8 <MX_I2C3_Init>
  MX_RTC_Init();
 8000912:	f7ff fde5 	bl	80004e0 <MX_RTC_Init>
  MX_SPI1_Init();
 8000916:	f7ff fdfb 	bl	8000510 <MX_SPI1_Init>
  MX_SPI2_Init();
 800091a:	f7ff fe19 	bl	8000550 <MX_SPI2_Init>
  MX_SPI3_Init();
 800091e:	f7ff fe37 	bl	8000590 <MX_SPI3_Init>
  MX_TIM3_Init();
 8000922:	f7ff fe55 	bl	80005d0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000926:	f7ff fea3 	bl	8000670 <MX_TIM4_Init>
  MX_TIM5_Init();
 800092a:	f7ff fefb 	bl	8000724 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 800092e:	f7ff ff6f 	bl	8000810 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000932:	f003 fe19 	bl	8004568 <MX_USB_DEVICE_Init>
  while (1)
 8000936:	e7fe      	b.n	8000936 <main+0x46>

08000938 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000938:	b510      	push	{r4, lr}
 800093a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800093c:	4b0e      	ldr	r3, [pc, #56]	@ (8000978 <HAL_InitTick+0x40>)
 800093e:	781a      	ldrb	r2, [r3, #0]
 8000940:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000944:	fbb3 f3f2 	udiv	r3, r3, r2
 8000948:	4a0c      	ldr	r2, [pc, #48]	@ (800097c <HAL_InitTick+0x44>)
 800094a:	6810      	ldr	r0, [r2, #0]
 800094c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000950:	f000 fa50 	bl	8000df4 <HAL_SYSTICK_Config>
 8000954:	b968      	cbnz	r0, 8000972 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000956:	2c0f      	cmp	r4, #15
 8000958:	d901      	bls.n	800095e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800095a:	2001      	movs	r0, #1
 800095c:	e00a      	b.n	8000974 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800095e:	2200      	movs	r2, #0
 8000960:	4621      	mov	r1, r4
 8000962:	f04f 30ff 	mov.w	r0, #4294967295
 8000966:	f000 fa31 	bl	8000dcc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800096a:	4b05      	ldr	r3, [pc, #20]	@ (8000980 <HAL_InitTick+0x48>)
 800096c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800096e:	2000      	movs	r0, #0
 8000970:	e000      	b.n	8000974 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000972:	2001      	movs	r0, #1
}
 8000974:	bd10      	pop	{r4, pc}
 8000976:	bf00      	nop
 8000978:	20000000 	.word	0x20000000
 800097c:	20000008 	.word	0x20000008
 8000980:	20000004 	.word	0x20000004

08000984 <HAL_Init>:
{
 8000984:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000986:	4b0b      	ldr	r3, [pc, #44]	@ (80009b4 <HAL_Init+0x30>)
 8000988:	681a      	ldr	r2, [r3, #0]
 800098a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800098e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000996:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800099e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009a0:	2003      	movs	r0, #3
 80009a2:	f000 fa01 	bl	8000da8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80009a6:	200f      	movs	r0, #15
 80009a8:	f7ff ffc6 	bl	8000938 <HAL_InitTick>
  HAL_MspInit();
 80009ac:	f000 fdca 	bl	8001544 <HAL_MspInit>
}
 80009b0:	2000      	movs	r0, #0
 80009b2:	bd08      	pop	{r3, pc}
 80009b4:	40023c00 	.word	0x40023c00

080009b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80009b8:	4a03      	ldr	r2, [pc, #12]	@ (80009c8 <HAL_IncTick+0x10>)
 80009ba:	6811      	ldr	r1, [r2, #0]
 80009bc:	4b03      	ldr	r3, [pc, #12]	@ (80009cc <HAL_IncTick+0x14>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	440b      	add	r3, r1
 80009c2:	6013      	str	r3, [r2, #0]
}
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	20000508 	.word	0x20000508
 80009cc:	20000000 	.word	0x20000000

080009d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80009d0:	4b01      	ldr	r3, [pc, #4]	@ (80009d8 <HAL_GetTick+0x8>)
 80009d2:	6818      	ldr	r0, [r3, #0]
}
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	20000508 	.word	0x20000508

080009dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009dc:	b538      	push	{r3, r4, r5, lr}
 80009de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80009e0:	f7ff fff6 	bl	80009d0 <HAL_GetTick>
 80009e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009e6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80009ea:	d002      	beq.n	80009f2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80009ec:	4b04      	ldr	r3, [pc, #16]	@ (8000a00 <HAL_Delay+0x24>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80009f2:	f7ff ffed 	bl	80009d0 <HAL_GetTick>
 80009f6:	1b40      	subs	r0, r0, r5
 80009f8:	42a0      	cmp	r0, r4
 80009fa:	d3fa      	bcc.n	80009f2 <HAL_Delay+0x16>
  {
  }
}
 80009fc:	bd38      	pop	{r3, r4, r5, pc}
 80009fe:	bf00      	nop
 8000a00:	20000000 	.word	0x20000000

08000a04 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000a04:	4b4a      	ldr	r3, [pc, #296]	@ (8000b30 <ADC_Init+0x12c>)
 8000a06:	685a      	ldr	r2, [r3, #4]
 8000a08:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8000a0c:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000a0e:	685a      	ldr	r2, [r3, #4]
 8000a10:	6841      	ldr	r1, [r0, #4]
 8000a12:	430a      	orrs	r2, r1
 8000a14:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000a16:	6802      	ldr	r2, [r0, #0]
 8000a18:	6853      	ldr	r3, [r2, #4]
 8000a1a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000a1e:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000a20:	6802      	ldr	r2, [r0, #0]
 8000a22:	6853      	ldr	r3, [r2, #4]
 8000a24:	6901      	ldr	r1, [r0, #16]
 8000a26:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000a2a:	6053      	str	r3, [r2, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000a2c:	6802      	ldr	r2, [r0, #0]
 8000a2e:	6853      	ldr	r3, [r2, #4]
 8000a30:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8000a34:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000a36:	6802      	ldr	r2, [r0, #0]
 8000a38:	6853      	ldr	r3, [r2, #4]
 8000a3a:	6881      	ldr	r1, [r0, #8]
 8000a3c:	430b      	orrs	r3, r1
 8000a3e:	6053      	str	r3, [r2, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000a40:	6802      	ldr	r2, [r0, #0]
 8000a42:	6893      	ldr	r3, [r2, #8]
 8000a44:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000a48:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000a4a:	6802      	ldr	r2, [r0, #0]
 8000a4c:	6893      	ldr	r3, [r2, #8]
 8000a4e:	68c1      	ldr	r1, [r0, #12]
 8000a50:	430b      	orrs	r3, r1
 8000a52:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000a54:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8000a56:	4b37      	ldr	r3, [pc, #220]	@ (8000b34 <ADC_Init+0x130>)
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	d057      	beq.n	8000b0c <ADC_Init+0x108>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000a5c:	6802      	ldr	r2, [r0, #0]
 8000a5e:	6893      	ldr	r3, [r2, #8]
 8000a60:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8000a64:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000a66:	6802      	ldr	r2, [r0, #0]
 8000a68:	6893      	ldr	r3, [r2, #8]
 8000a6a:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8000a6c:	430b      	orrs	r3, r1
 8000a6e:	6093      	str	r3, [r2, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000a70:	6802      	ldr	r2, [r0, #0]
 8000a72:	6893      	ldr	r3, [r2, #8]
 8000a74:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8000a78:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000a7a:	6802      	ldr	r2, [r0, #0]
 8000a7c:	6893      	ldr	r3, [r2, #8]
 8000a7e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8000a80:	430b      	orrs	r3, r1
 8000a82:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000a84:	6802      	ldr	r2, [r0, #0]
 8000a86:	6893      	ldr	r3, [r2, #8]
 8000a88:	f023 0302 	bic.w	r3, r3, #2
 8000a8c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000a8e:	6802      	ldr	r2, [r0, #0]
 8000a90:	6893      	ldr	r3, [r2, #8]
 8000a92:	7e01      	ldrb	r1, [r0, #24]
 8000a94:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8000a98:	6093      	str	r3, [r2, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8000a9a:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d03f      	beq.n	8000b22 <ADC_Init+0x11e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000aa2:	6802      	ldr	r2, [r0, #0]
 8000aa4:	6853      	ldr	r3, [r2, #4]
 8000aa6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000aaa:	6053      	str	r3, [r2, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000aac:	6802      	ldr	r2, [r0, #0]
 8000aae:	6853      	ldr	r3, [r2, #4]
 8000ab0:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8000ab4:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000ab6:	6801      	ldr	r1, [r0, #0]
 8000ab8:	684b      	ldr	r3, [r1, #4]
 8000aba:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8000abc:	3a01      	subs	r2, #1
 8000abe:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8000ac2:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000ac4:	6802      	ldr	r2, [r0, #0]
 8000ac6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8000ac8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000acc:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000ace:	6801      	ldr	r1, [r0, #0]
 8000ad0:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8000ad2:	69c2      	ldr	r2, [r0, #28]
 8000ad4:	3a01      	subs	r2, #1
 8000ad6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8000ada:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000adc:	6802      	ldr	r2, [r0, #0]
 8000ade:	6893      	ldr	r3, [r2, #8]
 8000ae0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000ae4:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000ae6:	6802      	ldr	r2, [r0, #0]
 8000ae8:	6893      	ldr	r3, [r2, #8]
 8000aea:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
 8000aee:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8000af2:	6093      	str	r3, [r2, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000af4:	6802      	ldr	r2, [r0, #0]
 8000af6:	6893      	ldr	r3, [r2, #8]
 8000af8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000afc:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000afe:	6802      	ldr	r2, [r0, #0]
 8000b00:	6893      	ldr	r3, [r2, #8]
 8000b02:	6941      	ldr	r1, [r0, #20]
 8000b04:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8000b08:	6093      	str	r3, [r2, #8]
}
 8000b0a:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000b0c:	6802      	ldr	r2, [r0, #0]
 8000b0e:	6893      	ldr	r3, [r2, #8]
 8000b10:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8000b14:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000b16:	6802      	ldr	r2, [r0, #0]
 8000b18:	6893      	ldr	r3, [r2, #8]
 8000b1a:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8000b1e:	6093      	str	r3, [r2, #8]
 8000b20:	e7b0      	b.n	8000a84 <ADC_Init+0x80>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000b22:	6802      	ldr	r2, [r0, #0]
 8000b24:	6853      	ldr	r3, [r2, #4]
 8000b26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000b2a:	6053      	str	r3, [r2, #4]
 8000b2c:	e7ca      	b.n	8000ac4 <ADC_Init+0xc0>
 8000b2e:	bf00      	nop
 8000b30:	40012300 	.word	0x40012300
 8000b34:	0f000001 	.word	0x0f000001

08000b38 <HAL_ADC_Init>:
  if (hadc == NULL)
 8000b38:	b338      	cbz	r0, 8000b8a <HAL_ADC_Init+0x52>
{
 8000b3a:	b510      	push	{r4, lr}
 8000b3c:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000b3e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8000b40:	b143      	cbz	r3, 8000b54 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000b42:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000b44:	f013 0f10 	tst.w	r3, #16
 8000b48:	d00b      	beq.n	8000b62 <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 8000b4a:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8000b52:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8000b54:	f000 fd12 	bl	800157c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8000b58:	2300      	movs	r3, #0
 8000b5a:	6463      	str	r3, [r4, #68]	@ 0x44
    hadc->Lock = HAL_UNLOCKED;
 8000b5c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 8000b60:	e7ef      	b.n	8000b42 <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 8000b62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000b64:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000b68:	f023 0302 	bic.w	r3, r3, #2
 8000b6c:	f043 0302 	orr.w	r3, r3, #2
 8000b70:	6423      	str	r3, [r4, #64]	@ 0x40
    ADC_Init(hadc);
 8000b72:	4620      	mov	r0, r4
 8000b74:	f7ff ff46 	bl	8000a04 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8000b78:	2000      	movs	r0, #0
 8000b7a:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000b7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000b7e:	f023 0303 	bic.w	r3, r3, #3
 8000b82:	f043 0301 	orr.w	r3, r3, #1
 8000b86:	6423      	str	r3, [r4, #64]	@ 0x40
 8000b88:	e7e0      	b.n	8000b4c <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8000b8a:	2001      	movs	r0, #1
}
 8000b8c:	4770      	bx	lr
	...

08000b90 <HAL_ADC_ConfigChannel>:
{
 8000b90:	b430      	push	{r4, r5}
 8000b92:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8000b94:	2200      	movs	r2, #0
 8000b96:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8000b98:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8000b9c:	2a01      	cmp	r2, #1
 8000b9e:	f000 80b6 	beq.w	8000d0e <HAL_ADC_ConfigChannel+0x17e>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000baa:	680a      	ldr	r2, [r1, #0]
 8000bac:	2a09      	cmp	r2, #9
 8000bae:	d940      	bls.n	8000c32 <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000bb0:	6804      	ldr	r4, [r0, #0]
 8000bb2:	68e0      	ldr	r0, [r4, #12]
 8000bb4:	b292      	uxth	r2, r2
 8000bb6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000bba:	3a1e      	subs	r2, #30
 8000bbc:	f04f 0c07 	mov.w	ip, #7
 8000bc0:	fa0c f202 	lsl.w	r2, ip, r2
 8000bc4:	ea20 0202 	bic.w	r2, r0, r2
 8000bc8:	60e2      	str	r2, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000bca:	681c      	ldr	r4, [r3, #0]
 8000bcc:	68e0      	ldr	r0, [r4, #12]
 8000bce:	880a      	ldrh	r2, [r1, #0]
 8000bd0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000bd4:	3a1e      	subs	r2, #30
 8000bd6:	688d      	ldr	r5, [r1, #8]
 8000bd8:	fa05 f202 	lsl.w	r2, r5, r2
 8000bdc:	4302      	orrs	r2, r0
 8000bde:	60e2      	str	r2, [r4, #12]
  if (sConfig->Rank < 7U)
 8000be0:	684a      	ldr	r2, [r1, #4]
 8000be2:	2a06      	cmp	r2, #6
 8000be4:	d83c      	bhi.n	8000c60 <HAL_ADC_ConfigChannel+0xd0>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000be6:	681c      	ldr	r4, [r3, #0]
 8000be8:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8000bea:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000bee:	3a05      	subs	r2, #5
 8000bf0:	f04f 0c1f 	mov.w	ip, #31
 8000bf4:	fa0c f202 	lsl.w	r2, ip, r2
 8000bf8:	ea20 0202 	bic.w	r2, r0, r2
 8000bfc:	6362      	str	r2, [r4, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000bfe:	681c      	ldr	r4, [r3, #0]
 8000c00:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8000c02:	684a      	ldr	r2, [r1, #4]
 8000c04:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000c08:	3a05      	subs	r2, #5
 8000c0a:	f8b1 c000 	ldrh.w	ip, [r1]
 8000c0e:	fa0c f202 	lsl.w	r2, ip, r2
 8000c12:	4302      	orrs	r2, r0
 8000c14:	6362      	str	r2, [r4, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000c16:	6818      	ldr	r0, [r3, #0]
 8000c18:	4a3e      	ldr	r2, [pc, #248]	@ (8000d14 <HAL_ADC_ConfigChannel+0x184>)
 8000c1a:	4290      	cmp	r0, r2
 8000c1c:	d050      	beq.n	8000cc0 <HAL_ADC_ConfigChannel+0x130>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000c1e:	6818      	ldr	r0, [r3, #0]
 8000c20:	4a3c      	ldr	r2, [pc, #240]	@ (8000d14 <HAL_ADC_ConfigChannel+0x184>)
 8000c22:	4290      	cmp	r0, r2
 8000c24:	d055      	beq.n	8000cd2 <HAL_ADC_ConfigChannel+0x142>
  __HAL_UNLOCK(hadc);
 8000c26:	2000      	movs	r0, #0
 8000c28:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 8000c2c:	b002      	add	sp, #8
 8000c2e:	bc30      	pop	{r4, r5}
 8000c30:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000c32:	6804      	ldr	r4, [r0, #0]
 8000c34:	6920      	ldr	r0, [r4, #16]
 8000c36:	b292      	uxth	r2, r2
 8000c38:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000c3c:	f04f 0c07 	mov.w	ip, #7
 8000c40:	fa0c f202 	lsl.w	r2, ip, r2
 8000c44:	ea20 0202 	bic.w	r2, r0, r2
 8000c48:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000c4a:	681c      	ldr	r4, [r3, #0]
 8000c4c:	6920      	ldr	r0, [r4, #16]
 8000c4e:	880a      	ldrh	r2, [r1, #0]
 8000c50:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000c54:	688d      	ldr	r5, [r1, #8]
 8000c56:	fa05 f202 	lsl.w	r2, r5, r2
 8000c5a:	4302      	orrs	r2, r0
 8000c5c:	6122      	str	r2, [r4, #16]
 8000c5e:	e7bf      	b.n	8000be0 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8000c60:	2a0c      	cmp	r2, #12
 8000c62:	d816      	bhi.n	8000c92 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000c64:	681d      	ldr	r5, [r3, #0]
 8000c66:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8000c68:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000c6c:	3a23      	subs	r2, #35	@ 0x23
 8000c6e:	241f      	movs	r4, #31
 8000c70:	fa04 f202 	lsl.w	r2, r4, r2
 8000c74:	ea20 0202 	bic.w	r2, r0, r2
 8000c78:	632a      	str	r2, [r5, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000c7a:	681d      	ldr	r5, [r3, #0]
 8000c7c:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8000c7e:	684a      	ldr	r2, [r1, #4]
 8000c80:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000c84:	3a23      	subs	r2, #35	@ 0x23
 8000c86:	880c      	ldrh	r4, [r1, #0]
 8000c88:	fa04 f202 	lsl.w	r2, r4, r2
 8000c8c:	4302      	orrs	r2, r0
 8000c8e:	632a      	str	r2, [r5, #48]	@ 0x30
 8000c90:	e7c1      	b.n	8000c16 <HAL_ADC_ConfigChannel+0x86>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000c92:	681d      	ldr	r5, [r3, #0]
 8000c94:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8000c96:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000c9a:	3a41      	subs	r2, #65	@ 0x41
 8000c9c:	241f      	movs	r4, #31
 8000c9e:	fa04 f202 	lsl.w	r2, r4, r2
 8000ca2:	ea20 0202 	bic.w	r2, r0, r2
 8000ca6:	62ea      	str	r2, [r5, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000ca8:	681d      	ldr	r5, [r3, #0]
 8000caa:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8000cac:	684a      	ldr	r2, [r1, #4]
 8000cae:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000cb2:	3a41      	subs	r2, #65	@ 0x41
 8000cb4:	880c      	ldrh	r4, [r1, #0]
 8000cb6:	fa04 f202 	lsl.w	r2, r4, r2
 8000cba:	4302      	orrs	r2, r0
 8000cbc:	62ea      	str	r2, [r5, #44]	@ 0x2c
 8000cbe:	e7aa      	b.n	8000c16 <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000cc0:	680a      	ldr	r2, [r1, #0]
 8000cc2:	2a12      	cmp	r2, #18
 8000cc4:	d1ab      	bne.n	8000c1e <HAL_ADC_ConfigChannel+0x8e>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000cc6:	4814      	ldr	r0, [pc, #80]	@ (8000d18 <HAL_ADC_ConfigChannel+0x188>)
 8000cc8:	6842      	ldr	r2, [r0, #4]
 8000cca:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8000cce:	6042      	str	r2, [r0, #4]
 8000cd0:	e7a5      	b.n	8000c1e <HAL_ADC_ConfigChannel+0x8e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000cd2:	680a      	ldr	r2, [r1, #0]
 8000cd4:	3a10      	subs	r2, #16
 8000cd6:	2a01      	cmp	r2, #1
 8000cd8:	d8a5      	bhi.n	8000c26 <HAL_ADC_ConfigChannel+0x96>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000cda:	480f      	ldr	r0, [pc, #60]	@ (8000d18 <HAL_ADC_ConfigChannel+0x188>)
 8000cdc:	6842      	ldr	r2, [r0, #4]
 8000cde:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8000ce2:	6042      	str	r2, [r0, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000ce4:	680a      	ldr	r2, [r1, #0]
 8000ce6:	2a10      	cmp	r2, #16
 8000ce8:	d19d      	bne.n	8000c26 <HAL_ADC_ConfigChannel+0x96>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000cea:	4a0c      	ldr	r2, [pc, #48]	@ (8000d1c <HAL_ADC_ConfigChannel+0x18c>)
 8000cec:	6812      	ldr	r2, [r2, #0]
 8000cee:	490c      	ldr	r1, [pc, #48]	@ (8000d20 <HAL_ADC_ConfigChannel+0x190>)
 8000cf0:	fba1 1202 	umull	r1, r2, r1, r2
 8000cf4:	0c92      	lsrs	r2, r2, #18
 8000cf6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000cfa:	0052      	lsls	r2, r2, #1
 8000cfc:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8000cfe:	e002      	b.n	8000d06 <HAL_ADC_ConfigChannel+0x176>
        counter--;
 8000d00:	9a01      	ldr	r2, [sp, #4]
 8000d02:	3a01      	subs	r2, #1
 8000d04:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8000d06:	9a01      	ldr	r2, [sp, #4]
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	d1f9      	bne.n	8000d00 <HAL_ADC_ConfigChannel+0x170>
 8000d0c:	e78b      	b.n	8000c26 <HAL_ADC_ConfigChannel+0x96>
  __HAL_LOCK(hadc);
 8000d0e:	2002      	movs	r0, #2
 8000d10:	e78c      	b.n	8000c2c <HAL_ADC_ConfigChannel+0x9c>
 8000d12:	bf00      	nop
 8000d14:	40012000 	.word	0x40012000
 8000d18:	40012300 	.word	0x40012300
 8000d1c:	20000008 	.word	0x20000008
 8000d20:	431bde83 	.word	0x431bde83

08000d24 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8000d24:	2800      	cmp	r0, #0
 8000d26:	db07      	blt.n	8000d38 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d28:	f000 021f 	and.w	r2, r0, #31
 8000d2c:	0940      	lsrs	r0, r0, #5
 8000d2e:	2301      	movs	r3, #1
 8000d30:	4093      	lsls	r3, r2
 8000d32:	4a02      	ldr	r2, [pc, #8]	@ (8000d3c <__NVIC_EnableIRQ+0x18>)
 8000d34:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	e000e100 	.word	0xe000e100

08000d40 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000d40:	2800      	cmp	r0, #0
 8000d42:	db08      	blt.n	8000d56 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d44:	0109      	lsls	r1, r1, #4
 8000d46:	b2c9      	uxtb	r1, r1
 8000d48:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000d4c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000d50:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8000d54:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d56:	f000 000f 	and.w	r0, r0, #15
 8000d5a:	0109      	lsls	r1, r1, #4
 8000d5c:	b2c9      	uxtb	r1, r1
 8000d5e:	4b01      	ldr	r3, [pc, #4]	@ (8000d64 <__NVIC_SetPriority+0x24>)
 8000d60:	5419      	strb	r1, [r3, r0]
  }
}
 8000d62:	4770      	bx	lr
 8000d64:	e000ed14 	.word	0xe000ed14

08000d68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d68:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d6a:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d6e:	f1c0 0c07 	rsb	ip, r0, #7
 8000d72:	f1bc 0f04 	cmp.w	ip, #4
 8000d76:	bf28      	it	cs
 8000d78:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d7c:	1d03      	adds	r3, r0, #4
 8000d7e:	2b06      	cmp	r3, #6
 8000d80:	d90f      	bls.n	8000da2 <NVIC_EncodePriority+0x3a>
 8000d82:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d84:	f04f 3eff 	mov.w	lr, #4294967295
 8000d88:	fa0e f00c 	lsl.w	r0, lr, ip
 8000d8c:	ea21 0100 	bic.w	r1, r1, r0
 8000d90:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d92:	fa0e fe03 	lsl.w	lr, lr, r3
 8000d96:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000d9a:	ea41 0002 	orr.w	r0, r1, r2
 8000d9e:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da2:	2300      	movs	r3, #0
 8000da4:	e7ee      	b.n	8000d84 <NVIC_EncodePriority+0x1c>
	...

08000da8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000da8:	4a07      	ldr	r2, [pc, #28]	@ (8000dc8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000daa:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dac:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000db0:	041b      	lsls	r3, r3, #16
 8000db2:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000db4:	0200      	lsls	r0, r0, #8
 8000db6:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dba:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000dbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000dc4:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000dc6:	4770      	bx	lr
 8000dc8:	e000ed00 	.word	0xe000ed00

08000dcc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dcc:	b510      	push	{r4, lr}
 8000dce:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd0:	4b05      	ldr	r3, [pc, #20]	@ (8000de8 <HAL_NVIC_SetPriority+0x1c>)
 8000dd2:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd4:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000dd8:	f7ff ffc6 	bl	8000d68 <NVIC_EncodePriority>
 8000ddc:	4601      	mov	r1, r0
 8000dde:	4620      	mov	r0, r4
 8000de0:	f7ff ffae 	bl	8000d40 <__NVIC_SetPriority>
}
 8000de4:	bd10      	pop	{r4, pc}
 8000de6:	bf00      	nop
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dec:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dee:	f7ff ff99 	bl	8000d24 <__NVIC_EnableIRQ>
}
 8000df2:	bd08      	pop	{r3, pc}

08000df4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df4:	3801      	subs	r0, #1
 8000df6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000dfa:	d20b      	bcs.n	8000e14 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dfc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000e00:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e02:	4a05      	ldr	r2, [pc, #20]	@ (8000e18 <HAL_SYSTICK_Config+0x24>)
 8000e04:	21f0      	movs	r1, #240	@ 0xf0
 8000e06:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e0a:	2000      	movs	r0, #0
 8000e0c:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e0e:	2207      	movs	r2, #7
 8000e10:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e12:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e14:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e16:	4770      	bx	lr
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000e1c:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000e1e:	6803      	ldr	r3, [r0, #0]
 8000e20:	b2d9      	uxtb	r1, r3
 8000e22:	3910      	subs	r1, #16
 8000e24:	4a0a      	ldr	r2, [pc, #40]	@ (8000e50 <DMA_CalcBaseAndBitshift+0x34>)
 8000e26:	fba2 4201 	umull	r4, r2, r2, r1
 8000e2a:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000e2c:	4c09      	ldr	r4, [pc, #36]	@ (8000e54 <DMA_CalcBaseAndBitshift+0x38>)
 8000e2e:	5ca2      	ldrb	r2, [r4, r2]
 8000e30:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8000e32:	295f      	cmp	r1, #95	@ 0x5f
 8000e34:	d907      	bls.n	8000e46 <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000e36:	f36f 0309 	bfc	r3, #0, #10
 8000e3a:	3304      	adds	r3, #4
 8000e3c:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8000e3e:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8000e40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000e44:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000e46:	f36f 0309 	bfc	r3, #0, #10
 8000e4a:	6583      	str	r3, [r0, #88]	@ 0x58
 8000e4c:	e7f7      	b.n	8000e3e <DMA_CalcBaseAndBitshift+0x22>
 8000e4e:	bf00      	nop
 8000e50:	aaaaaaab 	.word	0xaaaaaaab
 8000e54:	08006d44 	.word	0x08006d44

08000e58 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000e58:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000e5a:	6982      	ldr	r2, [r0, #24]
 8000e5c:	b992      	cbnz	r2, 8000e84 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d00a      	beq.n	8000e78 <DMA_CheckFifoParam+0x20>
 8000e62:	2b02      	cmp	r3, #2
 8000e64:	d002      	beq.n	8000e6c <DMA_CheckFifoParam+0x14>
 8000e66:	b10b      	cbz	r3, 8000e6c <DMA_CheckFifoParam+0x14>
 8000e68:	2000      	movs	r0, #0
 8000e6a:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000e6c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000e6e:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8000e72:	d128      	bne.n	8000ec6 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8000e74:	2000      	movs	r0, #0
 8000e76:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000e78:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000e7a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8000e7e:	d024      	beq.n	8000eca <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8000e80:	2000      	movs	r0, #0
 8000e82:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000e84:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8000e88:	d009      	beq.n	8000e9e <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000e8a:	2b02      	cmp	r3, #2
 8000e8c:	d925      	bls.n	8000eda <DMA_CheckFifoParam+0x82>
 8000e8e:	2b03      	cmp	r3, #3
 8000e90:	d125      	bne.n	8000ede <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000e92:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000e94:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8000e98:	d123      	bne.n	8000ee2 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	4770      	bx	lr
    switch (tmp)
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	d803      	bhi.n	8000eaa <DMA_CheckFifoParam+0x52>
 8000ea2:	e8df f003 	tbb	[pc, r3]
 8000ea6:	0414      	.short	0x0414
 8000ea8:	0a14      	.short	0x0a14
 8000eaa:	2000      	movs	r0, #0
 8000eac:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000eae:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000eb0:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8000eb4:	d10d      	bne.n	8000ed2 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000eba:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000ebc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8000ec0:	d009      	beq.n	8000ed6 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	4770      	bx	lr
        status = HAL_ERROR;
 8000ec6:	2001      	movs	r0, #1
 8000ec8:	4770      	bx	lr
        status = HAL_ERROR;
 8000eca:	2001      	movs	r0, #1
 8000ecc:	4770      	bx	lr
      status = HAL_ERROR;
 8000ece:	2001      	movs	r0, #1
 8000ed0:	4770      	bx	lr
        status = HAL_ERROR;
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	4770      	bx	lr
        status = HAL_ERROR;
 8000ed6:	2001      	movs	r0, #1
 8000ed8:	4770      	bx	lr
      status = HAL_ERROR;
 8000eda:	2001      	movs	r0, #1
 8000edc:	4770      	bx	lr
    switch (tmp)
 8000ede:	2000      	movs	r0, #0
 8000ee0:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8000ee2:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8000ee4:	4770      	bx	lr
	...

08000ee8 <HAL_DMA_Init>:
{
 8000ee8:	b570      	push	{r4, r5, r6, lr}
 8000eea:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000eec:	f7ff fd70 	bl	80009d0 <HAL_GetTick>
  if(hdma == NULL)
 8000ef0:	2c00      	cmp	r4, #0
 8000ef2:	d05b      	beq.n	8000fac <HAL_DMA_Init+0xc4>
 8000ef4:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8000efc:	2300      	movs	r3, #0
 8000efe:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8000f02:	6822      	ldr	r2, [r4, #0]
 8000f04:	6813      	ldr	r3, [r2, #0]
 8000f06:	f023 0301 	bic.w	r3, r3, #1
 8000f0a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f0c:	6823      	ldr	r3, [r4, #0]
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	f012 0f01 	tst.w	r2, #1
 8000f14:	d00a      	beq.n	8000f2c <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000f16:	f7ff fd5b 	bl	80009d0 <HAL_GetTick>
 8000f1a:	1b43      	subs	r3, r0, r5
 8000f1c:	2b05      	cmp	r3, #5
 8000f1e:	d9f5      	bls.n	8000f0c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f20:	2320      	movs	r3, #32
 8000f22:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f24:	2003      	movs	r0, #3
 8000f26:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 8000f2a:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8000f2c:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000f2e:	4920      	ldr	r1, [pc, #128]	@ (8000fb0 <HAL_DMA_Init+0xc8>)
 8000f30:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f32:	6862      	ldr	r2, [r4, #4]
 8000f34:	68a0      	ldr	r0, [r4, #8]
 8000f36:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f38:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f3a:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f3c:	6920      	ldr	r0, [r4, #16]
 8000f3e:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f40:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f42:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f44:	69a0      	ldr	r0, [r4, #24]
 8000f46:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f48:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f4a:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f4c:	6a20      	ldr	r0, [r4, #32]
 8000f4e:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f50:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000f52:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000f54:	2904      	cmp	r1, #4
 8000f56:	d01e      	beq.n	8000f96 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8000f58:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8000f5a:	6826      	ldr	r6, [r4, #0]
 8000f5c:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000f5e:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8000f62:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000f64:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000f66:	2b04      	cmp	r3, #4
 8000f68:	d107      	bne.n	8000f7a <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8000f6a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000f6c:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000f6e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8000f70:	b11b      	cbz	r3, 8000f7a <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000f72:	4620      	mov	r0, r4
 8000f74:	f7ff ff70 	bl	8000e58 <DMA_CheckFifoParam>
 8000f78:	b990      	cbnz	r0, 8000fa0 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8000f7a:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	f7ff ff4d 	bl	8000e1c <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f82:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000f84:	233f      	movs	r3, #63	@ 0x3f
 8000f86:	4093      	lsls	r3, r2
 8000f88:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8000f94:	e7c9      	b.n	8000f2a <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000f96:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8000f98:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8000f9a:	4301      	orrs	r1, r0
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	e7db      	b.n	8000f58 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000fa0:	2340      	movs	r3, #64	@ 0x40
 8000fa2:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 8000faa:	e7be      	b.n	8000f2a <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8000fac:	2001      	movs	r0, #1
 8000fae:	e7bc      	b.n	8000f2a <HAL_DMA_Init+0x42>
 8000fb0:	f010803f 	.word	0xf010803f

08000fb4 <HAL_DMA_IRQHandler>:
{
 8000fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000fbe:	4b72      	ldr	r3, [pc, #456]	@ (8001188 <HAL_DMA_IRQHandler+0x1d4>)
 8000fc0:	681d      	ldr	r5, [r3, #0]
 8000fc2:	4b72      	ldr	r3, [pc, #456]	@ (800118c <HAL_DMA_IRQHandler+0x1d8>)
 8000fc4:	fba3 3505 	umull	r3, r5, r3, r5
 8000fc8:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000fca:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 8000fcc:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000fce:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8000fd0:	2308      	movs	r3, #8
 8000fd2:	4093      	lsls	r3, r2
 8000fd4:	4233      	tst	r3, r6
 8000fd6:	d010      	beq.n	8000ffa <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000fd8:	6803      	ldr	r3, [r0, #0]
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	f012 0f04 	tst.w	r2, #4
 8000fe0:	d00b      	beq.n	8000ffa <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	f022 0204 	bic.w	r2, r2, #4
 8000fe8:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000fea:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8000fec:	2308      	movs	r3, #8
 8000fee:	4093      	lsls	r3, r2
 8000ff0:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000ff2:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ffa:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	4093      	lsls	r3, r2
 8001000:	4233      	tst	r3, r6
 8001002:	d009      	beq.n	8001018 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001004:	6822      	ldr	r2, [r4, #0]
 8001006:	6952      	ldr	r2, [r2, #20]
 8001008:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800100c:	d004      	beq.n	8001018 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800100e:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001010:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001012:	f043 0302 	orr.w	r3, r3, #2
 8001016:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001018:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800101a:	2304      	movs	r3, #4
 800101c:	4093      	lsls	r3, r2
 800101e:	4233      	tst	r3, r6
 8001020:	d009      	beq.n	8001036 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001022:	6822      	ldr	r2, [r4, #0]
 8001024:	6812      	ldr	r2, [r2, #0]
 8001026:	f012 0f02 	tst.w	r2, #2
 800102a:	d004      	beq.n	8001036 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800102c:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800102e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001030:	f043 0304 	orr.w	r3, r3, #4
 8001034:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001036:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001038:	2310      	movs	r3, #16
 800103a:	4093      	lsls	r3, r2
 800103c:	4233      	tst	r3, r6
 800103e:	d024      	beq.n	800108a <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001040:	6822      	ldr	r2, [r4, #0]
 8001042:	6812      	ldr	r2, [r2, #0]
 8001044:	f012 0f08 	tst.w	r2, #8
 8001048:	d01f      	beq.n	800108a <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800104a:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800104c:	6823      	ldr	r3, [r4, #0]
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8001054:	d00d      	beq.n	8001072 <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 800105c:	d104      	bne.n	8001068 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 800105e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001060:	b19b      	cbz	r3, 800108a <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8001062:	4620      	mov	r0, r4
 8001064:	4798      	blx	r3
 8001066:	e010      	b.n	800108a <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001068:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800106a:	b173      	cbz	r3, 800108a <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 800106c:	4620      	mov	r0, r4
 800106e:	4798      	blx	r3
 8001070:	e00b      	b.n	800108a <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001078:	d103      	bne.n	8001082 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	f022 0208 	bic.w	r2, r2, #8
 8001080:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001082:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001084:	b10b      	cbz	r3, 800108a <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8001086:	4620      	mov	r0, r4
 8001088:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800108a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800108c:	2320      	movs	r3, #32
 800108e:	4093      	lsls	r3, r2
 8001090:	4233      	tst	r3, r6
 8001092:	d054      	beq.n	800113e <HAL_DMA_IRQHandler+0x18a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001094:	6822      	ldr	r2, [r4, #0]
 8001096:	6812      	ldr	r2, [r2, #0]
 8001098:	f012 0f10 	tst.w	r2, #16
 800109c:	d04f      	beq.n	800113e <HAL_DMA_IRQHandler+0x18a>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800109e:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80010a0:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 80010a4:	2b05      	cmp	r3, #5
 80010a6:	d00e      	beq.n	80010c6 <HAL_DMA_IRQHandler+0x112>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80010a8:	6823      	ldr	r3, [r4, #0]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 80010b0:	d033      	beq.n	800111a <HAL_DMA_IRQHandler+0x166>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80010b8:	d12a      	bne.n	8001110 <HAL_DMA_IRQHandler+0x15c>
          if(hdma->XferM1CpltCallback != NULL)
 80010ba:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d03e      	beq.n	800113e <HAL_DMA_IRQHandler+0x18a>
            hdma->XferM1CpltCallback(hdma);
 80010c0:	4620      	mov	r0, r4
 80010c2:	4798      	blx	r3
 80010c4:	e03b      	b.n	800113e <HAL_DMA_IRQHandler+0x18a>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80010c6:	6822      	ldr	r2, [r4, #0]
 80010c8:	6813      	ldr	r3, [r2, #0]
 80010ca:	f023 0316 	bic.w	r3, r3, #22
 80010ce:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80010d0:	6822      	ldr	r2, [r4, #0]
 80010d2:	6953      	ldr	r3, [r2, #20]
 80010d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80010d8:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80010da:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80010dc:	b1a3      	cbz	r3, 8001108 <HAL_DMA_IRQHandler+0x154>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80010de:	6822      	ldr	r2, [r4, #0]
 80010e0:	6813      	ldr	r3, [r2, #0]
 80010e2:	f023 0308 	bic.w	r3, r3, #8
 80010e6:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010e8:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80010ea:	233f      	movs	r3, #63	@ 0x3f
 80010ec:	4093      	lsls	r3, r2
 80010ee:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 80010f0:	2301      	movs	r3, #1
 80010f2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80010f6:	2300      	movs	r3, #0
 80010f8:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 80010fc:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d03f      	beq.n	8001182 <HAL_DMA_IRQHandler+0x1ce>
          hdma->XferAbortCallback(hdma);
 8001102:	4620      	mov	r0, r4
 8001104:	4798      	blx	r3
        return;
 8001106:	e03c      	b.n	8001182 <HAL_DMA_IRQHandler+0x1ce>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001108:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1e7      	bne.n	80010de <HAL_DMA_IRQHandler+0x12a>
 800110e:	e7eb      	b.n	80010e8 <HAL_DMA_IRQHandler+0x134>
          if(hdma->XferCpltCallback != NULL)
 8001110:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001112:	b1a3      	cbz	r3, 800113e <HAL_DMA_IRQHandler+0x18a>
            hdma->XferCpltCallback(hdma);
 8001114:	4620      	mov	r0, r4
 8001116:	4798      	blx	r3
 8001118:	e011      	b.n	800113e <HAL_DMA_IRQHandler+0x18a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001120:	d109      	bne.n	8001136 <HAL_DMA_IRQHandler+0x182>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	f022 0210 	bic.w	r2, r2, #16
 8001128:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800112a:	2301      	movs	r3, #1
 800112c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8001130:	2300      	movs	r3, #0
 8001132:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8001136:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001138:	b10b      	cbz	r3, 800113e <HAL_DMA_IRQHandler+0x18a>
          hdma->XferCpltCallback(hdma);
 800113a:	4620      	mov	r0, r4
 800113c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800113e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001140:	b1fb      	cbz	r3, 8001182 <HAL_DMA_IRQHandler+0x1ce>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001142:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001144:	f013 0f01 	tst.w	r3, #1
 8001148:	d017      	beq.n	800117a <HAL_DMA_IRQHandler+0x1c6>
      hdma->State = HAL_DMA_STATE_ABORT;
 800114a:	2305      	movs	r3, #5
 800114c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8001150:	6822      	ldr	r2, [r4, #0]
 8001152:	6813      	ldr	r3, [r2, #0]
 8001154:	f023 0301 	bic.w	r3, r3, #1
 8001158:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 800115a:	9b01      	ldr	r3, [sp, #4]
 800115c:	3301      	adds	r3, #1
 800115e:	9301      	str	r3, [sp, #4]
 8001160:	42ab      	cmp	r3, r5
 8001162:	d804      	bhi.n	800116e <HAL_DMA_IRQHandler+0x1ba>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001164:	6823      	ldr	r3, [r4, #0]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f013 0f01 	tst.w	r3, #1
 800116c:	d1f5      	bne.n	800115a <HAL_DMA_IRQHandler+0x1a6>
      hdma->State = HAL_DMA_STATE_READY;
 800116e:	2301      	movs	r3, #1
 8001170:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8001174:	2300      	movs	r3, #0
 8001176:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 800117a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800117c:	b10b      	cbz	r3, 8001182 <HAL_DMA_IRQHandler+0x1ce>
      hdma->XferErrorCallback(hdma);
 800117e:	4620      	mov	r0, r4
 8001180:	4798      	blx	r3
}
 8001182:	b003      	add	sp, #12
 8001184:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001186:	bf00      	nop
 8001188:	20000008 	.word	0x20000008
 800118c:	1b4e81b5 	.word	0x1b4e81b5

08001190 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001190:	2300      	movs	r3, #0
 8001192:	2b0f      	cmp	r3, #15
 8001194:	f200 80e9 	bhi.w	800136a <HAL_GPIO_Init+0x1da>
{
 8001198:	b570      	push	{r4, r5, r6, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	e065      	b.n	800126a <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800119e:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011a0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80011a4:	2403      	movs	r4, #3
 80011a6:	fa04 f40e 	lsl.w	r4, r4, lr
 80011aa:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ae:	68cc      	ldr	r4, [r1, #12]
 80011b0:	fa04 f40e 	lsl.w	r4, r4, lr
 80011b4:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80011b6:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011b8:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011ba:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011be:	684a      	ldr	r2, [r1, #4]
 80011c0:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80011c4:	409a      	lsls	r2, r3
 80011c6:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80011c8:	6042      	str	r2, [r0, #4]
 80011ca:	e05c      	b.n	8001286 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011cc:	08dc      	lsrs	r4, r3, #3
 80011ce:	3408      	adds	r4, #8
 80011d0:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011d4:	f003 0507 	and.w	r5, r3, #7
 80011d8:	00ad      	lsls	r5, r5, #2
 80011da:	f04f 0e0f 	mov.w	lr, #15
 80011de:	fa0e fe05 	lsl.w	lr, lr, r5
 80011e2:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011e6:	690a      	ldr	r2, [r1, #16]
 80011e8:	40aa      	lsls	r2, r5
 80011ea:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 80011ee:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80011f2:	e05c      	b.n	80012ae <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011f4:	2207      	movs	r2, #7
 80011f6:	e000      	b.n	80011fa <HAL_GPIO_Init+0x6a>
 80011f8:	2200      	movs	r2, #0
 80011fa:	fa02 f20e 	lsl.w	r2, r2, lr
 80011fe:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001200:	3402      	adds	r4, #2
 8001202:	4d5a      	ldr	r5, [pc, #360]	@ (800136c <HAL_GPIO_Init+0x1dc>)
 8001204:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001208:	4a59      	ldr	r2, [pc, #356]	@ (8001370 <HAL_GPIO_Init+0x1e0>)
 800120a:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 800120c:	ea6f 020c 	mvn.w	r2, ip
 8001210:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001214:	684e      	ldr	r6, [r1, #4]
 8001216:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 800121a:	d001      	beq.n	8001220 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 800121c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8001220:	4c53      	ldr	r4, [pc, #332]	@ (8001370 <HAL_GPIO_Init+0x1e0>)
 8001222:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8001224:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001226:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800122a:	684e      	ldr	r6, [r1, #4]
 800122c:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8001230:	d001      	beq.n	8001236 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8001232:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8001236:	4c4e      	ldr	r4, [pc, #312]	@ (8001370 <HAL_GPIO_Init+0x1e0>)
 8001238:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 800123a:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 800123c:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001240:	684e      	ldr	r6, [r1, #4]
 8001242:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8001246:	d001      	beq.n	800124c <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8001248:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 800124c:	4c48      	ldr	r4, [pc, #288]	@ (8001370 <HAL_GPIO_Init+0x1e0>)
 800124e:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001250:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8001252:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001254:	684d      	ldr	r5, [r1, #4]
 8001256:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 800125a:	d001      	beq.n	8001260 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 800125c:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8001260:	4c43      	ldr	r4, [pc, #268]	@ (8001370 <HAL_GPIO_Init+0x1e0>)
 8001262:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001264:	3301      	adds	r3, #1
 8001266:	2b0f      	cmp	r3, #15
 8001268:	d87d      	bhi.n	8001366 <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 800126a:	2201      	movs	r2, #1
 800126c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800126e:	680c      	ldr	r4, [r1, #0]
 8001270:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8001274:	ea32 0404 	bics.w	r4, r2, r4
 8001278:	d1f4      	bne.n	8001264 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800127a:	684c      	ldr	r4, [r1, #4]
 800127c:	f004 0403 	and.w	r4, r4, #3
 8001280:	3c01      	subs	r4, #1
 8001282:	2c01      	cmp	r4, #1
 8001284:	d98b      	bls.n	800119e <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001286:	684a      	ldr	r2, [r1, #4]
 8001288:	f002 0203 	and.w	r2, r2, #3
 800128c:	2a03      	cmp	r2, #3
 800128e:	d009      	beq.n	80012a4 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8001290:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001292:	005d      	lsls	r5, r3, #1
 8001294:	2203      	movs	r2, #3
 8001296:	40aa      	lsls	r2, r5
 8001298:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800129c:	688a      	ldr	r2, [r1, #8]
 800129e:	40aa      	lsls	r2, r5
 80012a0:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 80012a2:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012a4:	684a      	ldr	r2, [r1, #4]
 80012a6:	f002 0203 	and.w	r2, r2, #3
 80012aa:	2a02      	cmp	r2, #2
 80012ac:	d08e      	beq.n	80011cc <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 80012ae:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012b0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80012b4:	2203      	movs	r2, #3
 80012b6:	fa02 f20e 	lsl.w	r2, r2, lr
 80012ba:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012be:	684a      	ldr	r2, [r1, #4]
 80012c0:	f002 0203 	and.w	r2, r2, #3
 80012c4:	fa02 f20e 	lsl.w	r2, r2, lr
 80012c8:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 80012ca:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012cc:	684a      	ldr	r2, [r1, #4]
 80012ce:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 80012d2:	d0c7      	beq.n	8001264 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d4:	2200      	movs	r2, #0
 80012d6:	9201      	str	r2, [sp, #4]
 80012d8:	4a26      	ldr	r2, [pc, #152]	@ (8001374 <HAL_GPIO_Init+0x1e4>)
 80012da:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 80012dc:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 80012e0:	6454      	str	r4, [r2, #68]	@ 0x44
 80012e2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80012e4:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80012e8:	9201      	str	r2, [sp, #4]
 80012ea:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80012ec:	089c      	lsrs	r4, r3, #2
 80012ee:	1ca5      	adds	r5, r4, #2
 80012f0:	4a1e      	ldr	r2, [pc, #120]	@ (800136c <HAL_GPIO_Init+0x1dc>)
 80012f2:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012f6:	f003 0e03 	and.w	lr, r3, #3
 80012fa:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80012fe:	220f      	movs	r2, #15
 8001300:	fa02 f20e 	lsl.w	r2, r2, lr
 8001304:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001308:	4a1b      	ldr	r2, [pc, #108]	@ (8001378 <HAL_GPIO_Init+0x1e8>)
 800130a:	4290      	cmp	r0, r2
 800130c:	f43f af74 	beq.w	80011f8 <HAL_GPIO_Init+0x68>
 8001310:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001314:	4290      	cmp	r0, r2
 8001316:	d01a      	beq.n	800134e <HAL_GPIO_Init+0x1be>
 8001318:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800131c:	4290      	cmp	r0, r2
 800131e:	d018      	beq.n	8001352 <HAL_GPIO_Init+0x1c2>
 8001320:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001324:	4290      	cmp	r0, r2
 8001326:	d016      	beq.n	8001356 <HAL_GPIO_Init+0x1c6>
 8001328:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800132c:	4290      	cmp	r0, r2
 800132e:	d014      	beq.n	800135a <HAL_GPIO_Init+0x1ca>
 8001330:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001334:	4290      	cmp	r0, r2
 8001336:	d012      	beq.n	800135e <HAL_GPIO_Init+0x1ce>
 8001338:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800133c:	4290      	cmp	r0, r2
 800133e:	d010      	beq.n	8001362 <HAL_GPIO_Init+0x1d2>
 8001340:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001344:	4290      	cmp	r0, r2
 8001346:	f43f af55 	beq.w	80011f4 <HAL_GPIO_Init+0x64>
 800134a:	2208      	movs	r2, #8
 800134c:	e755      	b.n	80011fa <HAL_GPIO_Init+0x6a>
 800134e:	2201      	movs	r2, #1
 8001350:	e753      	b.n	80011fa <HAL_GPIO_Init+0x6a>
 8001352:	2202      	movs	r2, #2
 8001354:	e751      	b.n	80011fa <HAL_GPIO_Init+0x6a>
 8001356:	2203      	movs	r2, #3
 8001358:	e74f      	b.n	80011fa <HAL_GPIO_Init+0x6a>
 800135a:	2204      	movs	r2, #4
 800135c:	e74d      	b.n	80011fa <HAL_GPIO_Init+0x6a>
 800135e:	2205      	movs	r2, #5
 8001360:	e74b      	b.n	80011fa <HAL_GPIO_Init+0x6a>
 8001362:	2206      	movs	r2, #6
 8001364:	e749      	b.n	80011fa <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8001366:	b002      	add	sp, #8
 8001368:	bd70      	pop	{r4, r5, r6, pc}
 800136a:	4770      	bx	lr
 800136c:	40013800 	.word	0x40013800
 8001370:	40013c00 	.word	0x40013c00
 8001374:	40023800 	.word	0x40023800
 8001378:	40020000 	.word	0x40020000

0800137c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800137c:	b10a      	cbz	r2, 8001382 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800137e:	6181      	str	r1, [r0, #24]
 8001380:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001382:	0409      	lsls	r1, r1, #16
 8001384:	6181      	str	r1, [r0, #24]
  }
}
 8001386:	4770      	bx	lr

08001388 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001388:	2800      	cmp	r0, #0
 800138a:	f000 80cc 	beq.w	8001526 <HAL_I2C_Init+0x19e>
{
 800138e:	b570      	push	{r4, r5, r6, lr}
 8001390:	4604      	mov	r4, r0
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001392:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001396:	2b00      	cmp	r3, #0
 8001398:	d077      	beq.n	800148a <HAL_I2C_Init+0x102>
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800139a:	2324      	movs	r3, #36	@ 0x24
 800139c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80013a0:	6822      	ldr	r2, [r4, #0]
 80013a2:	6813      	ldr	r3, [r2, #0]
 80013a4:	f023 0301 	bic.w	r3, r3, #1
 80013a8:	6013      	str	r3, [r2, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80013aa:	6822      	ldr	r2, [r4, #0]
 80013ac:	6813      	ldr	r3, [r2, #0]
 80013ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013b2:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80013b4:	6822      	ldr	r2, [r4, #0]
 80013b6:	6813      	ldr	r3, [r2, #0]
 80013b8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80013bc:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80013be:	f001 fd0b 	bl	8002dd8 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80013c2:	6862      	ldr	r2, [r4, #4]
 80013c4:	4b5a      	ldr	r3, [pc, #360]	@ (8001530 <HAL_I2C_Init+0x1a8>)
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d864      	bhi.n	8001494 <HAL_I2C_Init+0x10c>
 80013ca:	4b5a      	ldr	r3, [pc, #360]	@ (8001534 <HAL_I2C_Init+0x1ac>)
 80013cc:	4298      	cmp	r0, r3
 80013ce:	bf8c      	ite	hi
 80013d0:	2300      	movhi	r3, #0
 80013d2:	2301      	movls	r3, #1
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	f040 80a8 	bne.w	800152a <HAL_I2C_Init+0x1a2>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80013da:	4957      	ldr	r1, [pc, #348]	@ (8001538 <HAL_I2C_Init+0x1b0>)
 80013dc:	fba1 3100 	umull	r3, r1, r1, r0
 80013e0:	0c8b      	lsrs	r3, r1, #18

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80013e2:	6825      	ldr	r5, [r4, #0]
 80013e4:	686a      	ldr	r2, [r5, #4]
 80013e6:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80013ea:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 80013ee:	606a      	str	r2, [r5, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80013f0:	6821      	ldr	r1, [r4, #0]
 80013f2:	6a0a      	ldr	r2, [r1, #32]
 80013f4:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80013f8:	6866      	ldr	r6, [r4, #4]
 80013fa:	4d4d      	ldr	r5, [pc, #308]	@ (8001530 <HAL_I2C_Init+0x1a8>)
 80013fc:	42ae      	cmp	r6, r5
 80013fe:	d84f      	bhi.n	80014a0 <HAL_I2C_Init+0x118>
 8001400:	3301      	adds	r3, #1
 8001402:	4313      	orrs	r3, r2
 8001404:	620b      	str	r3, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001406:	6821      	ldr	r1, [r4, #0]
 8001408:	69ca      	ldr	r2, [r1, #28]
 800140a:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 800140e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001412:	6865      	ldr	r5, [r4, #4]
 8001414:	4b46      	ldr	r3, [pc, #280]	@ (8001530 <HAL_I2C_Init+0x1a8>)
 8001416:	429d      	cmp	r5, r3
 8001418:	d84c      	bhi.n	80014b4 <HAL_I2C_Init+0x12c>
 800141a:	1e43      	subs	r3, r0, #1
 800141c:	006d      	lsls	r5, r5, #1
 800141e:	fbb3 f3f5 	udiv	r3, r3, r5
 8001422:	3301      	adds	r3, #1
 8001424:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8001428:	4203      	tst	r3, r0
 800142a:	d078      	beq.n	800151e <HAL_I2C_Init+0x196>
 800142c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	61ca      	str	r2, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001434:	6821      	ldr	r1, [r4, #0]
 8001436:	680b      	ldr	r3, [r1, #0]
 8001438:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800143c:	69e2      	ldr	r2, [r4, #28]
 800143e:	6a20      	ldr	r0, [r4, #32]
 8001440:	4302      	orrs	r2, r0
 8001442:	4313      	orrs	r3, r2
 8001444:	600b      	str	r3, [r1, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001446:	6821      	ldr	r1, [r4, #0]
 8001448:	688b      	ldr	r3, [r1, #8]
 800144a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800144e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001452:	6922      	ldr	r2, [r4, #16]
 8001454:	68e0      	ldr	r0, [r4, #12]
 8001456:	4302      	orrs	r2, r0
 8001458:	4313      	orrs	r3, r2
 800145a:	608b      	str	r3, [r1, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800145c:	6821      	ldr	r1, [r4, #0]
 800145e:	68cb      	ldr	r3, [r1, #12]
 8001460:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001464:	6962      	ldr	r2, [r4, #20]
 8001466:	69a0      	ldr	r0, [r4, #24]
 8001468:	4302      	orrs	r2, r0
 800146a:	4313      	orrs	r3, r2
 800146c:	60cb      	str	r3, [r1, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800146e:	6822      	ldr	r2, [r4, #0]
 8001470:	6813      	ldr	r3, [r2, #0]
 8001472:	f043 0301 	orr.w	r3, r3, #1
 8001476:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001478:	2000      	movs	r0, #0
 800147a:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800147c:	2320      	movs	r3, #32
 800147e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001482:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001484:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e

  return HAL_OK;
}
 8001488:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800148a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 800148e:	f000 f8a9 	bl	80015e4 <HAL_I2C_MspInit>
 8001492:	e782      	b.n	800139a <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001494:	4b29      	ldr	r3, [pc, #164]	@ (800153c <HAL_I2C_Init+0x1b4>)
 8001496:	4298      	cmp	r0, r3
 8001498:	bf8c      	ite	hi
 800149a:	2300      	movhi	r3, #0
 800149c:	2301      	movls	r3, #1
 800149e:	e799      	b.n	80013d4 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80014a0:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 80014a4:	fb05 f303 	mul.w	r3, r5, r3
 80014a8:	4d25      	ldr	r5, [pc, #148]	@ (8001540 <HAL_I2C_Init+0x1b8>)
 80014aa:	fba5 5303 	umull	r5, r3, r5, r3
 80014ae:	099b      	lsrs	r3, r3, #6
 80014b0:	3301      	adds	r3, #1
 80014b2:	e7a6      	b.n	8001402 <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80014b4:	68a6      	ldr	r6, [r4, #8]
 80014b6:	b9be      	cbnz	r6, 80014e8 <HAL_I2C_Init+0x160>
 80014b8:	1e43      	subs	r3, r0, #1
 80014ba:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 80014be:	fbb3 f3fc 	udiv	r3, r3, ip
 80014c2:	3301      	adds	r3, #1
 80014c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014c8:	fab3 f383 	clz	r3, r3
 80014cc:	095b      	lsrs	r3, r3, #5
 80014ce:	bb43      	cbnz	r3, 8001522 <HAL_I2C_Init+0x19a>
 80014d0:	b9c6      	cbnz	r6, 8001504 <HAL_I2C_Init+0x17c>
 80014d2:	1e43      	subs	r3, r0, #1
 80014d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80014d8:	fbb3 f3f5 	udiv	r3, r3, r5
 80014dc:	3301      	adds	r3, #1
 80014de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014e6:	e7a3      	b.n	8001430 <HAL_I2C_Init+0xa8>
 80014e8:	1e43      	subs	r3, r0, #1
 80014ea:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 80014ee:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 80014f2:	fbb3 f3fc 	udiv	r3, r3, ip
 80014f6:	3301      	adds	r3, #1
 80014f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014fc:	fab3 f383 	clz	r3, r3
 8001500:	095b      	lsrs	r3, r3, #5
 8001502:	e7e4      	b.n	80014ce <HAL_I2C_Init+0x146>
 8001504:	1e43      	subs	r3, r0, #1
 8001506:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800150a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800150e:	fbb3 f3f5 	udiv	r3, r3, r5
 8001512:	3301      	adds	r3, #1
 8001514:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001518:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800151c:	e788      	b.n	8001430 <HAL_I2C_Init+0xa8>
 800151e:	2304      	movs	r3, #4
 8001520:	e786      	b.n	8001430 <HAL_I2C_Init+0xa8>
 8001522:	2301      	movs	r3, #1
 8001524:	e784      	b.n	8001430 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 8001526:	2001      	movs	r0, #1
}
 8001528:	4770      	bx	lr
    return HAL_ERROR;
 800152a:	2001      	movs	r0, #1
 800152c:	e7ac      	b.n	8001488 <HAL_I2C_Init+0x100>
 800152e:	bf00      	nop
 8001530:	000186a0 	.word	0x000186a0
 8001534:	001e847f 	.word	0x001e847f
 8001538:	431bde83 	.word	0x431bde83
 800153c:	003d08ff 	.word	0x003d08ff
 8001540:	10624dd3 	.word	0x10624dd3

08001544 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001544:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001546:	2100      	movs	r1, #0
 8001548:	9100      	str	r1, [sp, #0]
 800154a:	4b0b      	ldr	r3, [pc, #44]	@ (8001578 <HAL_MspInit+0x34>)
 800154c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800154e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001552:	645a      	str	r2, [r3, #68]	@ 0x44
 8001554:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001556:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800155a:	9200      	str	r2, [sp, #0]
 800155c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800155e:	9101      	str	r1, [sp, #4]
 8001560:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001562:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001566:	641a      	str	r2, [r3, #64]	@ 0x40
 8001568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800156e:	9301      	str	r3, [sp, #4]
 8001570:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001572:	b002      	add	sp, #8
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800

0800157c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800157c:	b500      	push	{lr}
 800157e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001580:	2300      	movs	r3, #0
 8001582:	9303      	str	r3, [sp, #12]
 8001584:	9304      	str	r3, [sp, #16]
 8001586:	9305      	str	r3, [sp, #20]
 8001588:	9306      	str	r3, [sp, #24]
 800158a:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 800158c:	6802      	ldr	r2, [r0, #0]
 800158e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001592:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 8001596:	429a      	cmp	r2, r3
 8001598:	d002      	beq.n	80015a0 <HAL_ADC_MspInit+0x24>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800159a:	b009      	add	sp, #36	@ 0x24
 800159c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015a0:	2100      	movs	r1, #0
 80015a2:	9101      	str	r1, [sp, #4]
 80015a4:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 80015a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80015aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80015ae:	645a      	str	r2, [r3, #68]	@ 0x44
 80015b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80015b2:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 80015b6:	9201      	str	r2, [sp, #4]
 80015b8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ba:	9102      	str	r1, [sp, #8]
 80015bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015be:	f042 0201 	orr.w	r2, r2, #1
 80015c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	9302      	str	r3, [sp, #8]
 80015cc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = BAT_VSENCE_Pin;
 80015ce:	2310      	movs	r3, #16
 80015d0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015d2:	2303      	movs	r3, #3
 80015d4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BAT_VSENCE_GPIO_Port, &GPIO_InitStruct);
 80015d6:	a903      	add	r1, sp, #12
 80015d8:	4801      	ldr	r0, [pc, #4]	@ (80015e0 <HAL_ADC_MspInit+0x64>)
 80015da:	f7ff fdd9 	bl	8001190 <HAL_GPIO_Init>
}
 80015de:	e7dc      	b.n	800159a <HAL_ADC_MspInit+0x1e>
 80015e0:	40020000 	.word	0x40020000

080015e4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80015e8:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ea:	2300      	movs	r3, #0
 80015ec:	9307      	str	r3, [sp, #28]
 80015ee:	9308      	str	r3, [sp, #32]
 80015f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80015f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80015f4:	930b      	str	r3, [sp, #44]	@ 0x2c
  if(hi2c->Instance==I2C1)
 80015f6:	6803      	ldr	r3, [r0, #0]
 80015f8:	4a4d      	ldr	r2, [pc, #308]	@ (8001730 <HAL_I2C_MspInit+0x14c>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d008      	beq.n	8001610 <HAL_I2C_MspInit+0x2c>
    __HAL_RCC_I2C1_CLK_ENABLE();
    /* USER CODE BEGIN I2C1_MspInit 1 */

    /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 80015fe:	4a4d      	ldr	r2, [pc, #308]	@ (8001734 <HAL_I2C_MspInit+0x150>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d02a      	beq.n	800165a <HAL_I2C_MspInit+0x76>
    __HAL_RCC_I2C2_CLK_ENABLE();
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C3)
 8001604:	4a4c      	ldr	r2, [pc, #304]	@ (8001738 <HAL_I2C_MspInit+0x154>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d04d      	beq.n	80016a6 <HAL_I2C_MspInit+0xc2>
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800160a:	b00c      	add	sp, #48	@ 0x30
 800160c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001610:	2500      	movs	r5, #0
 8001612:	9500      	str	r5, [sp, #0]
 8001614:	4c49      	ldr	r4, [pc, #292]	@ (800173c <HAL_I2C_MspInit+0x158>)
 8001616:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001618:	f043 0302 	orr.w	r3, r3, #2
 800161c:	6323      	str	r3, [r4, #48]	@ 0x30
 800161e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001620:	f003 0302 	and.w	r3, r3, #2
 8001624:	9300      	str	r3, [sp, #0]
 8001626:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = EEP_SCL_Pin|EEP_SDA_Pin;
 8001628:	23c0      	movs	r3, #192	@ 0xc0
 800162a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800162c:	2312      	movs	r3, #18
 800162e:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001630:	2301      	movs	r3, #1
 8001632:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001634:	2303      	movs	r3, #3
 8001636:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001638:	2304      	movs	r3, #4
 800163a:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800163c:	a907      	add	r1, sp, #28
 800163e:	4840      	ldr	r0, [pc, #256]	@ (8001740 <HAL_I2C_MspInit+0x15c>)
 8001640:	f7ff fda6 	bl	8001190 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001644:	9501      	str	r5, [sp, #4]
 8001646:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001648:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800164c:	6423      	str	r3, [r4, #64]	@ 0x40
 800164e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001650:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001654:	9301      	str	r3, [sp, #4]
 8001656:	9b01      	ldr	r3, [sp, #4]
 8001658:	e7d7      	b.n	800160a <HAL_I2C_MspInit+0x26>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800165a:	2500      	movs	r5, #0
 800165c:	9502      	str	r5, [sp, #8]
 800165e:	4c37      	ldr	r4, [pc, #220]	@ (800173c <HAL_I2C_MspInit+0x158>)
 8001660:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001662:	f043 0302 	orr.w	r3, r3, #2
 8001666:	6323      	str	r3, [r4, #48]	@ 0x30
 8001668:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800166a:	f003 0302 	and.w	r3, r3, #2
 800166e:	9302      	str	r3, [sp, #8]
 8001670:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = BMP_SCL_Pin|BMP_SDA_Pin;
 8001672:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001676:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001678:	2312      	movs	r3, #18
 800167a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800167c:	2301      	movs	r3, #1
 800167e:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001680:	2303      	movs	r3, #3
 8001682:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001684:	2304      	movs	r3, #4
 8001686:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001688:	a907      	add	r1, sp, #28
 800168a:	482d      	ldr	r0, [pc, #180]	@ (8001740 <HAL_I2C_MspInit+0x15c>)
 800168c:	f7ff fd80 	bl	8001190 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001690:	9503      	str	r5, [sp, #12]
 8001692:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001694:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001698:	6423      	str	r3, [r4, #64]	@ 0x40
 800169a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800169c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016a0:	9303      	str	r3, [sp, #12]
 80016a2:	9b03      	ldr	r3, [sp, #12]
 80016a4:	e7b1      	b.n	800160a <HAL_I2C_MspInit+0x26>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a6:	2500      	movs	r5, #0
 80016a8:	9504      	str	r5, [sp, #16]
 80016aa:	4c24      	ldr	r4, [pc, #144]	@ (800173c <HAL_I2C_MspInit+0x158>)
 80016ac:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80016ae:	f043 0304 	orr.w	r3, r3, #4
 80016b2:	6323      	str	r3, [r4, #48]	@ 0x30
 80016b4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80016b6:	f003 0304 	and.w	r3, r3, #4
 80016ba:	9304      	str	r3, [sp, #16]
 80016bc:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016be:	9505      	str	r5, [sp, #20]
 80016c0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	6323      	str	r3, [r4, #48]	@ 0x30
 80016c8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	9305      	str	r3, [sp, #20]
 80016d0:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPS_SDA_Pin;
 80016d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016d6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016d8:	f04f 0a12 	mov.w	sl, #18
 80016dc:	f8cd a020 	str.w	sl, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016e0:	f04f 0901 	mov.w	r9, #1
 80016e4:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e8:	f04f 0803 	mov.w	r8, #3
 80016ec:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80016f0:	2704      	movs	r7, #4
 80016f2:	970b      	str	r7, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPS_SDA_GPIO_Port, &GPIO_InitStruct);
 80016f4:	ae07      	add	r6, sp, #28
 80016f6:	4631      	mov	r1, r6
 80016f8:	4812      	ldr	r0, [pc, #72]	@ (8001744 <HAL_I2C_MspInit+0x160>)
 80016fa:	f7ff fd49 	bl	8001190 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPS_SCL_Pin;
 80016fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001702:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001704:	f8cd a020 	str.w	sl, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001708:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170c:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001710:	970b      	str	r7, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPS_SCL_GPIO_Port, &GPIO_InitStruct);
 8001712:	4631      	mov	r1, r6
 8001714:	480c      	ldr	r0, [pc, #48]	@ (8001748 <HAL_I2C_MspInit+0x164>)
 8001716:	f7ff fd3b 	bl	8001190 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800171a:	9506      	str	r5, [sp, #24]
 800171c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800171e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001722:	6423      	str	r3, [r4, #64]	@ 0x40
 8001724:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001726:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800172a:	9306      	str	r3, [sp, #24]
 800172c:	9b06      	ldr	r3, [sp, #24]
}
 800172e:	e76c      	b.n	800160a <HAL_I2C_MspInit+0x26>
 8001730:	40005400 	.word	0x40005400
 8001734:	40005800 	.word	0x40005800
 8001738:	40005c00 	.word	0x40005c00
 800173c:	40023800 	.word	0x40023800
 8001740:	40020400 	.word	0x40020400
 8001744:	40020800 	.word	0x40020800
 8001748:	40020000 	.word	0x40020000

0800174c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800174c:	b500      	push	{lr}
 800174e:	b085      	sub	sp, #20
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001750:	2300      	movs	r3, #0
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	9301      	str	r3, [sp, #4]
 8001756:	9302      	str	r3, [sp, #8]
 8001758:	9303      	str	r3, [sp, #12]
  if(hrtc->Instance==RTC)
 800175a:	6802      	ldr	r2, [r0, #0]
 800175c:	4b0b      	ldr	r3, [pc, #44]	@ (800178c <HAL_RTC_MspInit+0x40>)
 800175e:	429a      	cmp	r2, r3
 8001760:	d002      	beq.n	8001768 <HAL_RTC_MspInit+0x1c>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001762:	b005      	add	sp, #20
 8001764:	f85d fb04 	ldr.w	pc, [sp], #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001768:	2302      	movs	r3, #2
 800176a:	9300      	str	r3, [sp, #0]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800176c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001770:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001772:	4668      	mov	r0, sp
 8001774:	f001 fb50 	bl	8002e18 <HAL_RCCEx_PeriphCLKConfig>
 8001778:	b920      	cbnz	r0, 8001784 <HAL_RTC_MspInit+0x38>
    __HAL_RCC_RTC_ENABLE();
 800177a:	4b05      	ldr	r3, [pc, #20]	@ (8001790 <HAL_RTC_MspInit+0x44>)
 800177c:	2201      	movs	r2, #1
 800177e:	f8c3 2e3c 	str.w	r2, [r3, #3644]	@ 0xe3c
}
 8001782:	e7ee      	b.n	8001762 <HAL_RTC_MspInit+0x16>
      Error_Handler();
 8001784:	f7fe fe22 	bl	80003cc <Error_Handler>
 8001788:	e7f7      	b.n	800177a <HAL_RTC_MspInit+0x2e>
 800178a:	bf00      	nop
 800178c:	40002800 	.word	0x40002800
 8001790:	42470000 	.word	0x42470000

08001794 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001798:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179a:	2300      	movs	r3, #0
 800179c:	9307      	str	r3, [sp, #28]
 800179e:	9308      	str	r3, [sp, #32]
 80017a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80017a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80017a4:	930b      	str	r3, [sp, #44]	@ 0x2c
  if(hspi->Instance==SPI1)
 80017a6:	6803      	ldr	r3, [r0, #0]
 80017a8:	4a47      	ldr	r2, [pc, #284]	@ (80018c8 <HAL_SPI_MspInit+0x134>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d008      	beq.n	80017c0 <HAL_SPI_MspInit+0x2c>

    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI2)
 80017ae:	4a47      	ldr	r2, [pc, #284]	@ (80018cc <HAL_SPI_MspInit+0x138>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d028      	beq.n	8001806 <HAL_SPI_MspInit+0x72>

    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 80017b4:	4a46      	ldr	r2, [pc, #280]	@ (80018d0 <HAL_SPI_MspInit+0x13c>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d049      	beq.n	800184e <HAL_SPI_MspInit+0xba>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 80017ba:	b00c      	add	sp, #48	@ 0x30
 80017bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017c0:	2100      	movs	r1, #0
 80017c2:	9100      	str	r1, [sp, #0]
 80017c4:	4b43      	ldr	r3, [pc, #268]	@ (80018d4 <HAL_SPI_MspInit+0x140>)
 80017c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80017c8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80017cc:	645a      	str	r2, [r3, #68]	@ 0x44
 80017ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80017d0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80017d4:	9200      	str	r2, [sp, #0]
 80017d6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d8:	9101      	str	r1, [sp, #4]
 80017da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017dc:	f042 0201 	orr.w	r2, r2, #1
 80017e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80017e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	9301      	str	r3, [sp, #4]
 80017ea:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 80017ec:	23e0      	movs	r3, #224	@ 0xe0
 80017ee:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f0:	2302      	movs	r3, #2
 80017f2:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f4:	2303      	movs	r3, #3
 80017f6:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017f8:	2305      	movs	r3, #5
 80017fa:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fc:	a907      	add	r1, sp, #28
 80017fe:	4836      	ldr	r0, [pc, #216]	@ (80018d8 <HAL_SPI_MspInit+0x144>)
 8001800:	f7ff fcc6 	bl	8001190 <HAL_GPIO_Init>
 8001804:	e7d9      	b.n	80017ba <HAL_SPI_MspInit+0x26>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001806:	2100      	movs	r1, #0
 8001808:	9102      	str	r1, [sp, #8]
 800180a:	4b32      	ldr	r3, [pc, #200]	@ (80018d4 <HAL_SPI_MspInit+0x140>)
 800180c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800180e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001812:	641a      	str	r2, [r3, #64]	@ 0x40
 8001814:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001816:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800181a:	9202      	str	r2, [sp, #8]
 800181c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800181e:	9103      	str	r1, [sp, #12]
 8001820:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001822:	f042 0202 	orr.w	r2, r2, #2
 8001826:	631a      	str	r2, [r3, #48]	@ 0x30
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	9303      	str	r3, [sp, #12]
 8001830:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = IMU_NSS_Pin|IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8001832:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001836:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001838:	2302      	movs	r3, #2
 800183a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183c:	2303      	movs	r3, #3
 800183e:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001840:	2305      	movs	r3, #5
 8001842:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001844:	a907      	add	r1, sp, #28
 8001846:	4825      	ldr	r0, [pc, #148]	@ (80018dc <HAL_SPI_MspInit+0x148>)
 8001848:	f7ff fca2 	bl	8001190 <HAL_GPIO_Init>
 800184c:	e7b5      	b.n	80017ba <HAL_SPI_MspInit+0x26>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800184e:	2400      	movs	r4, #0
 8001850:	9404      	str	r4, [sp, #16]
 8001852:	4b20      	ldr	r3, [pc, #128]	@ (80018d4 <HAL_SPI_MspInit+0x140>)
 8001854:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001856:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800185a:	641a      	str	r2, [r3, #64]	@ 0x40
 800185c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800185e:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8001862:	9204      	str	r2, [sp, #16]
 8001864:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001866:	9405      	str	r4, [sp, #20]
 8001868:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800186a:	f042 0201 	orr.w	r2, r2, #1
 800186e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001870:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001872:	f002 0201 	and.w	r2, r2, #1
 8001876:	9205      	str	r2, [sp, #20]
 8001878:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800187a:	9406      	str	r4, [sp, #24]
 800187c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800187e:	f042 0204 	orr.w	r2, r2, #4
 8001882:	631a      	str	r2, [r3, #48]	@ 0x30
 8001884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001886:	f003 0304 	and.w	r3, r3, #4
 800188a:	9306      	str	r3, [sp, #24]
 800188c:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = LORA_NSS_Pin;
 800188e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001892:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001894:	f04f 0802 	mov.w	r8, #2
 8001898:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189c:	2703      	movs	r7, #3
 800189e:	970a      	str	r7, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018a0:	2606      	movs	r6, #6
 80018a2:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 80018a4:	ad07      	add	r5, sp, #28
 80018a6:	4629      	mov	r1, r5
 80018a8:	480b      	ldr	r0, [pc, #44]	@ (80018d8 <HAL_SPI_MspInit+0x144>)
 80018aa:	f7ff fc71 	bl	8001190 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LORA_SCK_Pin|LORA_MISO_Pin|LORA_MOSI_Pin;
 80018ae:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80018b2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b4:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ba:	970a      	str	r7, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018bc:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018be:	4629      	mov	r1, r5
 80018c0:	4807      	ldr	r0, [pc, #28]	@ (80018e0 <HAL_SPI_MspInit+0x14c>)
 80018c2:	f7ff fc65 	bl	8001190 <HAL_GPIO_Init>
}
 80018c6:	e778      	b.n	80017ba <HAL_SPI_MspInit+0x26>
 80018c8:	40013000 	.word	0x40013000
 80018cc:	40003800 	.word	0x40003800
 80018d0:	40003c00 	.word	0x40003c00
 80018d4:	40023800 	.word	0x40023800
 80018d8:	40020000 	.word	0x40020000
 80018dc:	40020400 	.word	0x40020400
 80018e0:	40020800 	.word	0x40020800

080018e4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018e4:	b510      	push	{r4, lr}
 80018e6:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM3)
 80018e8:	6803      	ldr	r3, [r0, #0]
 80018ea:	4a2b      	ldr	r2, [pc, #172]	@ (8001998 <HAL_TIM_Base_MspInit+0xb4>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d007      	beq.n	8001900 <HAL_TIM_Base_MspInit+0x1c>

    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 80018f0:	4a2a      	ldr	r2, [pc, #168]	@ (800199c <HAL_TIM_Base_MspInit+0xb8>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d035      	beq.n	8001962 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 80018f6:	4a2a      	ldr	r2, [pc, #168]	@ (80019a0 <HAL_TIM_Base_MspInit+0xbc>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d03f      	beq.n	800197c <HAL_TIM_Base_MspInit+0x98>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80018fc:	b004      	add	sp, #16
 80018fe:	bd10      	pop	{r4, pc}
 8001900:	4604      	mov	r4, r0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	9301      	str	r3, [sp, #4]
 8001906:	f502 320d 	add.w	r2, r2, #144384	@ 0x23400
 800190a:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800190c:	f041 0102 	orr.w	r1, r1, #2
 8001910:	6411      	str	r1, [r2, #64]	@ 0x40
 8001912:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001914:	f002 0202 	and.w	r2, r2, #2
 8001918:	9201      	str	r2, [sp, #4]
 800191a:	9a01      	ldr	r2, [sp, #4]
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 800191c:	4821      	ldr	r0, [pc, #132]	@ (80019a4 <HAL_TIM_Base_MspInit+0xc0>)
 800191e:	4a22      	ldr	r2, [pc, #136]	@ (80019a8 <HAL_TIM_Base_MspInit+0xc4>)
 8001920:	6002      	str	r2, [r0, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8001922:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001926:	6042      	str	r2, [r0, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001928:	2240      	movs	r2, #64	@ 0x40
 800192a:	6082      	str	r2, [r0, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 800192c:	60c3      	str	r3, [r0, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 800192e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001932:	6102      	str	r2, [r0, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001934:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001938:	6142      	str	r2, [r0, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800193a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800193e:	6182      	str	r2, [r0, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8001940:	61c3      	str	r3, [r0, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001942:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001946:	6202      	str	r2, [r0, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001948:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 800194a:	f7ff facd 	bl	8000ee8 <HAL_DMA_Init>
 800194e:	b928      	cbnz	r0, 800195c <HAL_TIM_Base_MspInit+0x78>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8001950:	4b14      	ldr	r3, [pc, #80]	@ (80019a4 <HAL_TIM_Base_MspInit+0xc0>)
 8001952:	6263      	str	r3, [r4, #36]	@ 0x24
 8001954:	639c      	str	r4, [r3, #56]	@ 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8001956:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001958:	639c      	str	r4, [r3, #56]	@ 0x38
 800195a:	e7cf      	b.n	80018fc <HAL_TIM_Base_MspInit+0x18>
      Error_Handler();
 800195c:	f7fe fd36 	bl	80003cc <Error_Handler>
 8001960:	e7f6      	b.n	8001950 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	9302      	str	r3, [sp, #8]
 8001966:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <HAL_TIM_Base_MspInit+0xc8>)
 8001968:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800196a:	f042 0204 	orr.w	r2, r2, #4
 800196e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001972:	f003 0304 	and.w	r3, r3, #4
 8001976:	9302      	str	r3, [sp, #8]
 8001978:	9b02      	ldr	r3, [sp, #8]
 800197a:	e7bf      	b.n	80018fc <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800197c:	2300      	movs	r3, #0
 800197e:	9303      	str	r3, [sp, #12]
 8001980:	4b0a      	ldr	r3, [pc, #40]	@ (80019ac <HAL_TIM_Base_MspInit+0xc8>)
 8001982:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001984:	f042 0208 	orr.w	r2, r2, #8
 8001988:	641a      	str	r2, [r3, #64]	@ 0x40
 800198a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198c:	f003 0308 	and.w	r3, r3, #8
 8001990:	9303      	str	r3, [sp, #12]
 8001992:	9b03      	ldr	r3, [sp, #12]
}
 8001994:	e7b2      	b.n	80018fc <HAL_TIM_Base_MspInit+0x18>
 8001996:	bf00      	nop
 8001998:	40000400 	.word	0x40000400
 800199c:	40000800 	.word	0x40000800
 80019a0:	40000c00 	.word	0x40000c00
 80019a4:	20000164 	.word	0x20000164
 80019a8:	40026070 	.word	0x40026070
 80019ac:	40023800 	.word	0x40023800

080019b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019b0:	b500      	push	{lr}
 80019b2:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	2300      	movs	r3, #0
 80019b6:	9303      	str	r3, [sp, #12]
 80019b8:	9304      	str	r3, [sp, #16]
 80019ba:	9305      	str	r3, [sp, #20]
 80019bc:	9306      	str	r3, [sp, #24]
 80019be:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM3)
 80019c0:	6803      	ldr	r3, [r0, #0]
 80019c2:	4a27      	ldr	r2, [pc, #156]	@ (8001a60 <HAL_TIM_MspPostInit+0xb0>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d008      	beq.n	80019da <HAL_TIM_MspPostInit+0x2a>

    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 80019c8:	4a26      	ldr	r2, [pc, #152]	@ (8001a64 <HAL_TIM_MspPostInit+0xb4>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d01b      	beq.n	8001a06 <HAL_TIM_MspPostInit+0x56>

    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }
  else if(htim->Instance==TIM5)
 80019ce:	4a26      	ldr	r2, [pc, #152]	@ (8001a68 <HAL_TIM_MspPostInit+0xb8>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d02f      	beq.n	8001a34 <HAL_TIM_MspPostInit+0x84>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80019d4:	b009      	add	sp, #36	@ 0x24
 80019d6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	9300      	str	r3, [sp, #0]
 80019de:	4b23      	ldr	r3, [pc, #140]	@ (8001a6c <HAL_TIM_MspPostInit+0xbc>)
 80019e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80019e2:	f042 0202 	orr.w	r2, r2, #2
 80019e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = LED_Pin;
 80019f2:	2310      	movs	r3, #16
 80019f4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f6:	2302      	movs	r3, #2
 80019f8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019fa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80019fc:	a903      	add	r1, sp, #12
 80019fe:	481c      	ldr	r0, [pc, #112]	@ (8001a70 <HAL_TIM_MspPostInit+0xc0>)
 8001a00:	f7ff fbc6 	bl	8001190 <HAL_GPIO_Init>
 8001a04:	e7e6      	b.n	80019d4 <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	9301      	str	r3, [sp, #4]
 8001a0a:	4b18      	ldr	r3, [pc, #96]	@ (8001a6c <HAL_TIM_MspPostInit+0xbc>)
 8001a0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a0e:	f042 0202 	orr.w	r2, r2, #2
 8001a12:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	9301      	str	r3, [sp, #4]
 8001a1c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SERVO5_Pin|SERVO6_Pin;
 8001a1e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a22:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a24:	2302      	movs	r3, #2
 8001a26:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001a28:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a2a:	a903      	add	r1, sp, #12
 8001a2c:	4810      	ldr	r0, [pc, #64]	@ (8001a70 <HAL_TIM_MspPostInit+0xc0>)
 8001a2e:	f7ff fbaf 	bl	8001190 <HAL_GPIO_Init>
 8001a32:	e7cf      	b.n	80019d4 <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a34:	2300      	movs	r3, #0
 8001a36:	9302      	str	r3, [sp, #8]
 8001a38:	4b0c      	ldr	r3, [pc, #48]	@ (8001a6c <HAL_TIM_MspPostInit+0xbc>)
 8001a3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a3c:	f042 0201 	orr.w	r2, r2, #1
 8001a40:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	9302      	str	r3, [sp, #8]
 8001a4a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin|SERVO3_Pin|SERVO4_Pin;
 8001a4c:	230f      	movs	r3, #15
 8001a4e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a50:	2302      	movs	r3, #2
 8001a52:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001a54:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a56:	a903      	add	r1, sp, #12
 8001a58:	4806      	ldr	r0, [pc, #24]	@ (8001a74 <HAL_TIM_MspPostInit+0xc4>)
 8001a5a:	f7ff fb99 	bl	8001190 <HAL_GPIO_Init>
}
 8001a5e:	e7b9      	b.n	80019d4 <HAL_TIM_MspPostInit+0x24>
 8001a60:	40000400 	.word	0x40000400
 8001a64:	40000800 	.word	0x40000800
 8001a68:	40000c00 	.word	0x40000c00
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	40020400 	.word	0x40020400
 8001a74:	40020000 	.word	0x40020000

08001a78 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a78:	b500      	push	{lr}
 8001a7a:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	9303      	str	r3, [sp, #12]
 8001a80:	9304      	str	r3, [sp, #16]
 8001a82:	9305      	str	r3, [sp, #20]
 8001a84:	9306      	str	r3, [sp, #24]
 8001a86:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8001a88:	6802      	ldr	r2, [r0, #0]
 8001a8a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001a8e:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d002      	beq.n	8001a9c <HAL_UART_MspInit+0x24>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a96:	b009      	add	sp, #36	@ 0x24
 8001a98:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	9101      	str	r1, [sp, #4]
 8001aa0:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8001aa4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001aa6:	f042 0210 	orr.w	r2, r2, #16
 8001aaa:	645a      	str	r2, [r3, #68]	@ 0x44
 8001aac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001aae:	f002 0210 	and.w	r2, r2, #16
 8001ab2:	9201      	str	r2, [sp, #4]
 8001ab4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab6:	9102      	str	r1, [sp, #8]
 8001ab8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001aba:	f042 0201 	orr.w	r2, r2, #1
 8001abe:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	9302      	str	r3, [sp, #8]
 8001ac8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8001aca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001ace:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ad8:	2307      	movs	r3, #7
 8001ada:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001adc:	a903      	add	r1, sp, #12
 8001ade:	4802      	ldr	r0, [pc, #8]	@ (8001ae8 <HAL_UART_MspInit+0x70>)
 8001ae0:	f7ff fb56 	bl	8001190 <HAL_GPIO_Init>
}
 8001ae4:	e7d7      	b.n	8001a96 <HAL_UART_MspInit+0x1e>
 8001ae6:	bf00      	nop
 8001ae8:	40020000 	.word	0x40020000

08001aec <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001aec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001af0:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001af2:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8001af6:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8001afa:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001afe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d854      	bhi.n	8001bb0 <PCD_WriteEmptyTxFifo+0xc4>
 8001b06:	4607      	mov	r7, r0
 8001b08:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8001b0a:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 8001b0c:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 8001b10:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001b14:	69d2      	ldr	r2, [r2, #28]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d300      	bcc.n	8001b1c <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 8001b1a:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8001b1c:	f102 0903 	add.w	r9, r2, #3
 8001b20:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001b24:	e015      	b.n	8001b52 <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8001b26:	f106 0903 	add.w	r9, r6, #3
 8001b2a:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 8001b2e:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8001b30:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 8001b34:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8001b38:	6a29      	ldr	r1, [r5, #32]
 8001b3a:	9300      	str	r3, [sp, #0]
 8001b3c:	b2b3      	uxth	r3, r6
 8001b3e:	b2e2      	uxtb	r2, r4
 8001b40:	4640      	mov	r0, r8
 8001b42:	f002 fa82 	bl	800404a <USB_WritePacket>

    ep->xfer_buff  += len;
 8001b46:	6a2b      	ldr	r3, [r5, #32]
 8001b48:	4433      	add	r3, r6
 8001b4a:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 8001b4c:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8001b4e:	4433      	add	r3, r6
 8001b50:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001b52:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 8001b56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001b5e:	454b      	cmp	r3, r9
 8001b60:	d312      	bcc.n	8001b88 <PCD_WriteEmptyTxFifo+0x9c>
 8001b62:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8001b66:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8001b6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d20a      	bcs.n	8001b88 <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001b72:	b14b      	cbz	r3, 8001b88 <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 8001b74:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 8001b76:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8001b7a:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8001b7e:	69d6      	ldr	r6, [r2, #28]
 8001b80:	429e      	cmp	r6, r3
 8001b82:	d3d0      	bcc.n	8001b26 <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 8001b84:	461e      	mov	r6, r3
 8001b86:	e7ce      	b.n	8001b26 <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8001b88:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8001b8c:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8001b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d80f      	bhi.n	8001bb8 <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001b98:	f004 040f 	and.w	r4, r4, #15
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001ba0:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 8001ba4:	ea23 0302 	bic.w	r3, r3, r2
 8001ba8:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 8001bac:	2000      	movs	r0, #0
 8001bae:	e000      	b.n	8001bb2 <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 8001bb0:	2001      	movs	r0, #1
}
 8001bb2:	b003      	add	sp, #12
 8001bb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 8001bb8:	2000      	movs	r0, #0
 8001bba:	e7fa      	b.n	8001bb2 <PCD_WriteEmptyTxFifo+0xc6>

08001bbc <HAL_PCD_Init>:
{
 8001bbc:	b530      	push	{r4, r5, lr}
 8001bbe:	b083      	sub	sp, #12
  if (hpcd == NULL)
 8001bc0:	2800      	cmp	r0, #0
 8001bc2:	d07a      	beq.n	8001cba <HAL_PCD_Init+0xfe>
 8001bc4:	4604      	mov	r4, r0
  USBx = hpcd->Instance;
 8001bc6:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001bc8:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 8001bcc:	b1c3      	cbz	r3, 8001c00 <HAL_PCD_Init+0x44>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (USBx == USB_OTG_FS)
 8001bd4:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
 8001bd8:	d017      	beq.n	8001c0a <HAL_PCD_Init+0x4e>
  __HAL_PCD_DISABLE(hpcd);
 8001bda:	6820      	ldr	r0, [r4, #0]
 8001bdc:	f001 ffe6 	bl	8003bac <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001be0:	7c23      	ldrb	r3, [r4, #16]
 8001be2:	f88d 3000 	strb.w	r3, [sp]
 8001be6:	1d23      	adds	r3, r4, #4
 8001be8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bea:	6820      	ldr	r0, [r4, #0]
 8001bec:	f001 ff1c 	bl	8003a28 <USB_CoreInit>
 8001bf0:	b170      	cbz	r0, 8001c10 <HAL_PCD_Init+0x54>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001bf8:	2501      	movs	r5, #1
}
 8001bfa:	4628      	mov	r0, r5
 8001bfc:	b003      	add	sp, #12
 8001bfe:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8001c00:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 8001c04:	f002 fcda 	bl	80045bc <HAL_PCD_MspInit>
 8001c08:	e7e1      	b.n	8001bce <HAL_PCD_Init+0x12>
    hpcd->Init.dma_enable = 0U;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	71a3      	strb	r3, [r4, #6]
 8001c0e:	e7e4      	b.n	8001bda <HAL_PCD_Init+0x1e>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001c10:	2100      	movs	r1, #0
 8001c12:	6820      	ldr	r0, [r4, #0]
 8001c14:	f002 fc2f 	bl	8004476 <USB_SetCurrentMode>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	b9b8      	cbnz	r0, 8001c4c <HAL_PCD_Init+0x90>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	7920      	ldrb	r0, [r4, #4]
 8001c20:	4298      	cmp	r0, r3
 8001c22:	d918      	bls.n	8001c56 <HAL_PCD_Init+0x9a>
    hpcd->IN_ep[i].is_in = 1U;
 8001c24:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001c28:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 8001c30:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001c32:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001c34:	2000      	movs	r0, #0
 8001c36:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001c38:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001c3a:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001c3c:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001c40:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001c44:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c46:	3301      	adds	r3, #1
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	e7e8      	b.n	8001c1e <HAL_PCD_Init+0x62>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001c52:	2501      	movs	r5, #1
 8001c54:	e7d1      	b.n	8001bfa <HAL_PCD_Init+0x3e>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c56:	4290      	cmp	r0, r2
 8001c58:	d917      	bls.n	8001c8a <HAL_PCD_Init+0xce>
    hpcd->OUT_ep[i].is_in = 0U;
 8001c5a:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001c5e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001c62:	2100      	movs	r1, #0
 8001c64:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 8001c68:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001c6c:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001c70:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c74:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001c78:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001c7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001c80:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c84:	3201      	adds	r2, #1
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	e7e5      	b.n	8001c56 <HAL_PCD_Init+0x9a>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c8a:	7c23      	ldrb	r3, [r4, #16]
 8001c8c:	f88d 3000 	strb.w	r3, [sp]
 8001c90:	1d23      	adds	r3, r4, #4
 8001c92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c94:	6820      	ldr	r0, [r4, #0]
 8001c96:	f001 ffdf 	bl	8003c58 <USB_DevInit>
 8001c9a:	4605      	mov	r5, r0
 8001c9c:	b120      	cbz	r0, 8001ca8 <HAL_PCD_Init+0xec>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001ca4:	2501      	movs	r5, #1
 8001ca6:	e7a8      	b.n	8001bfa <HAL_PCD_Init+0x3e>
  hpcd->USB_Address = 0U;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001cac:	2301      	movs	r3, #1
 8001cae:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 8001cb2:	6820      	ldr	r0, [r4, #0]
 8001cb4:	f002 fb9e 	bl	80043f4 <USB_DevDisconnect>
  return HAL_OK;
 8001cb8:	e79f      	b.n	8001bfa <HAL_PCD_Init+0x3e>
    return HAL_ERROR;
 8001cba:	2501      	movs	r5, #1
 8001cbc:	e79d      	b.n	8001bfa <HAL_PCD_Init+0x3e>

08001cbe <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001cbe:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hpcd);
 8001cc0:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 8001cc4:	2a01      	cmp	r2, #1
 8001cc6:	d01a      	beq.n	8001cfe <HAL_PCD_Start+0x40>
{
 8001cc8:	b510      	push	{r4, lr}
 8001cca:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001cd2:	68da      	ldr	r2, [r3, #12]
 8001cd4:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8001cd8:	d002      	beq.n	8001ce0 <HAL_PCD_Start+0x22>
      (hpcd->Init.battery_charging_enable == 1U))
 8001cda:	7b42      	ldrb	r2, [r0, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001cdc:	2a01      	cmp	r2, #1
 8001cde:	d009      	beq.n	8001cf4 <HAL_PCD_Start+0x36>
  __HAL_PCD_ENABLE(hpcd);
 8001ce0:	6820      	ldr	r0, [r4, #0]
 8001ce2:	f001 ff5d 	bl	8003ba0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001ce6:	6820      	ldr	r0, [r4, #0]
 8001ce8:	f002 fb76 	bl	80043d8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001cec:	2000      	movs	r0, #0
 8001cee:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001cf2:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001cf4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001cf6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001cfa:	639a      	str	r2, [r3, #56]	@ 0x38
 8001cfc:	e7f0      	b.n	8001ce0 <HAL_PCD_Start+0x22>
  __HAL_LOCK(hpcd);
 8001cfe:	2002      	movs	r0, #2
}
 8001d00:	4770      	bx	lr
	...

08001d04 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001d04:	b570      	push	{r4, r5, r6, lr}
 8001d06:	4604      	mov	r4, r0
 8001d08:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001d0a:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001d0c:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001d0e:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8001d12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d16:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 8001d18:	79a1      	ldrb	r1, [r4, #6]
 8001d1a:	2901      	cmp	r1, #1
 8001d1c:	d011      	beq.n	8001d42 <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001d1e:	4938      	ldr	r1, [pc, #224]	@ (8001e00 <PCD_EP_OutXfrComplete_int+0xfc>)
 8001d20:	428e      	cmp	r6, r1
 8001d22:	d056      	beq.n	8001dd2 <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8001d24:	b93d      	cbnz	r5, 8001d36 <PCD_EP_OutXfrComplete_int+0x32>
 8001d26:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8001d2a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001d2e:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d05e      	beq.n	8001df4 <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001d36:	b2e9      	uxtb	r1, r5
 8001d38:	4620      	mov	r0, r4
 8001d3a:	f002 fc8b 	bl	8004654 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 8001d3e:	2000      	movs	r0, #0
 8001d40:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8001d42:	f012 0f08 	tst.w	r2, #8
 8001d46:	d009      	beq.n	8001d5c <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001d48:	492e      	ldr	r1, [pc, #184]	@ (8001e04 <PCD_EP_OutXfrComplete_int+0x100>)
 8001d4a:	428e      	cmp	r6, r1
 8001d4c:	d9f7      	bls.n	8001d3e <PCD_EP_OutXfrComplete_int+0x3a>
 8001d4e:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001d52:	d0f4      	beq.n	8001d3e <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001d54:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	e7f0      	b.n	8001d3e <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8001d5c:	f012 0f20 	tst.w	r2, #32
 8001d60:	d002      	beq.n	8001d68 <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001d62:	2220      	movs	r2, #32
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	e7ea      	b.n	8001d3e <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8001d68:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8001d6c:	d1e7      	bne.n	8001d3e <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001d6e:	4925      	ldr	r1, [pc, #148]	@ (8001e04 <PCD_EP_OutXfrComplete_int+0x100>)
 8001d70:	428e      	cmp	r6, r1
 8001d72:	d906      	bls.n	8001d82 <PCD_EP_OutXfrComplete_int+0x7e>
 8001d74:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001d78:	d003      	beq.n	8001d82 <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001d7a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	e7dd      	b.n	8001d3e <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8001d82:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001d86:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001d8a:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 8001d8e:	691b      	ldr	r3, [r3, #16]
 8001d90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d94:	1acb      	subs	r3, r1, r3
 8001d96:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 8001d9a:	b97d      	cbnz	r5, 8001dbc <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 8001d9c:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001da0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001da4:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 8001da8:	b16a      	cbz	r2, 8001dc6 <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 8001daa:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001dae:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001db2:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 8001db6:	4419      	add	r1, r3
 8001db8:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001dbc:	b2e9      	uxtb	r1, r5
 8001dbe:	4620      	mov	r0, r4
 8001dc0:	f002 fc48 	bl	8004654 <HAL_PCD_DataOutStageCallback>
 8001dc4:	e7bb      	b.n	8001d3e <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001dc6:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001dca:	2101      	movs	r1, #1
 8001dcc:	f002 fb92 	bl	80044f4 <USB_EP0_OutStart>
 8001dd0:	e7f4      	b.n	8001dbc <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001dd2:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001dd6:	d003      	beq.n	8001de0 <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001dd8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ddc:	609a      	str	r2, [r3, #8]
 8001dde:	e7ae      	b.n	8001d3e <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001de0:	f012 0f20 	tst.w	r2, #32
 8001de4:	d001      	beq.n	8001dea <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001de6:	2220      	movs	r2, #32
 8001de8:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001dea:	b2e9      	uxtb	r1, r5
 8001dec:	4620      	mov	r0, r4
 8001dee:	f002 fc31 	bl	8004654 <HAL_PCD_DataOutStageCallback>
 8001df2:	e7a4      	b.n	8001d3e <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8001df4:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001df8:	2100      	movs	r1, #0
 8001dfa:	f002 fb7b 	bl	80044f4 <USB_EP0_OutStart>
 8001dfe:	e79a      	b.n	8001d36 <PCD_EP_OutXfrComplete_int+0x32>
 8001e00:	4f54310a 	.word	0x4f54310a
 8001e04:	4f54300a 	.word	0x4f54300a

08001e08 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001e08:	b538      	push	{r3, r4, r5, lr}
 8001e0a:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e0c:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001e0e:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001e10:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8001e14:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001e18:	4a0e      	ldr	r2, [pc, #56]	@ (8001e54 <PCD_EP_OutSetupPacket_int+0x4c>)
 8001e1a:	4295      	cmp	r5, r2
 8001e1c:	d907      	bls.n	8001e2e <PCD_EP_OutSetupPacket_int+0x26>
 8001e1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e22:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8001e26:	d002      	beq.n	8001e2e <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001e28:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001e2c:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8001e2e:	4620      	mov	r0, r4
 8001e30:	f002 fc08 	bl	8004644 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8001e34:	4b07      	ldr	r3, [pc, #28]	@ (8001e54 <PCD_EP_OutSetupPacket_int+0x4c>)
 8001e36:	429d      	cmp	r5, r3
 8001e38:	d902      	bls.n	8001e40 <PCD_EP_OutSetupPacket_int+0x38>
 8001e3a:	79a3      	ldrb	r3, [r4, #6]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d001      	beq.n	8001e44 <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8001e40:	2000      	movs	r0, #0
 8001e42:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001e44:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001e48:	2101      	movs	r1, #1
 8001e4a:	6820      	ldr	r0, [r4, #0]
 8001e4c:	f002 fb52 	bl	80044f4 <USB_EP0_OutStart>
 8001e50:	e7f6      	b.n	8001e40 <PCD_EP_OutSetupPacket_int+0x38>
 8001e52:	bf00      	nop
 8001e54:	4f54300a 	.word	0x4f54300a

08001e58 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8001e58:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d00c      	beq.n	8001e7a <HAL_PCD_SetAddress+0x22>
{
 8001e60:	b510      	push	{r4, lr}
 8001e62:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001e64:	2301      	movs	r3, #1
 8001e66:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001e6a:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001e6c:	6800      	ldr	r0, [r0, #0]
 8001e6e:	f002 faa3 	bl	80043b8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e72:	2000      	movs	r0, #0
 8001e74:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001e78:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001e7a:	2002      	movs	r0, #2
}
 8001e7c:	4770      	bx	lr

08001e7e <HAL_PCD_EP_Open>:
{
 8001e7e:	b538      	push	{r3, r4, r5, lr}
 8001e80:	4605      	mov	r5, r0
 8001e82:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001e84:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001e88:	d12b      	bne.n	8001ee2 <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e8a:	f001 0e0f 	and.w	lr, r1, #15
 8001e8e:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 8001e92:	00a4      	lsls	r4, r4, #2
 8001e94:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 8001e98:	4404      	add	r4, r0
 8001e9a:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 8001e9c:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8001ea0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001eaa:	f00c 0c0f 	and.w	ip, ip, #15
 8001eae:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001eb2:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001eb6:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8001eb8:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 8001eba:	784a      	ldrb	r2, [r1, #1]
 8001ebc:	b10a      	cbz	r2, 8001ec2 <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 8001ebe:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d01c      	beq.n	8001f00 <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 8001ec6:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d01b      	beq.n	8001f06 <HAL_PCD_EP_Open+0x88>
 8001ece:	2301      	movs	r3, #1
 8001ed0:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001ed4:	6828      	ldr	r0, [r5, #0]
 8001ed6:	f001 ff9c 	bl	8003e12 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001eda:	2000      	movs	r0, #0
 8001edc:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 8001ee0:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ee2:	f001 000f 	and.w	r0, r1, #15
 8001ee6:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 8001eea:	0089      	lsls	r1, r1, #2
 8001eec:	3110      	adds	r1, #16
 8001eee:	4429      	add	r1, r5
 8001ef0:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001ef2:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001ef6:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8001efa:	2401      	movs	r4, #1
 8001efc:	7544      	strb	r4, [r0, #21]
 8001efe:	e7d4      	b.n	8001eaa <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8001f00:	2300      	movs	r3, #0
 8001f02:	714b      	strb	r3, [r1, #5]
 8001f04:	e7df      	b.n	8001ec6 <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 8001f06:	2002      	movs	r0, #2
 8001f08:	e7ea      	b.n	8001ee0 <HAL_PCD_EP_Open+0x62>

08001f0a <HAL_PCD_EP_Close>:
{
 8001f0a:	b510      	push	{r4, lr}
 8001f0c:	4604      	mov	r4, r0
 8001f0e:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001f10:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001f14:	d120      	bne.n	8001f58 <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f16:	f001 000f 	and.w	r0, r1, #15
 8001f1a:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f24:	4423      	add	r3, r4
 8001f26:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8001f28:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001f2c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001f30:	2300      	movs	r3, #0
 8001f32:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f36:	f002 020f 	and.w	r2, r2, #15
 8001f3a:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8001f3c:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d018      	beq.n	8001f76 <HAL_PCD_EP_Close+0x6c>
 8001f44:	2301      	movs	r3, #1
 8001f46:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001f4a:	6820      	ldr	r0, [r4, #0]
 8001f4c:	f001 ffae 	bl	8003eac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f50:	2000      	movs	r0, #0
 8001f52:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001f56:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f58:	f001 000f 	and.w	r0, r1, #15
 8001f5c:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	3310      	adds	r3, #16
 8001f64:	4423      	add	r3, r4
 8001f66:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8001f68:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001f6c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001f70:	2301      	movs	r3, #1
 8001f72:	7543      	strb	r3, [r0, #21]
 8001f74:	e7df      	b.n	8001f36 <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 8001f76:	2002      	movs	r0, #2
 8001f78:	e7ed      	b.n	8001f56 <HAL_PCD_EP_Close+0x4c>

08001f7a <HAL_PCD_EP_Receive>:
{
 8001f7a:	b510      	push	{r4, lr}
 8001f7c:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f7e:	f001 0c0f 	and.w	ip, r1, #15
 8001f82:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8001f86:	0089      	lsls	r1, r1, #2
 8001f88:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001f8c:	4401      	add	r1, r0
 8001f8e:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001f90:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8001f94:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001f98:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 8001f9c:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 8001fa6:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001faa:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 8001fae:	7982      	ldrb	r2, [r0, #6]
 8001fb0:	2a01      	cmp	r2, #1
 8001fb2:	d004      	beq.n	8001fbe <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001fb4:	6800      	ldr	r0, [r0, #0]
 8001fb6:	f002 f85f 	bl	8004078 <USB_EPStartXfer>
}
 8001fba:	2000      	movs	r0, #0
 8001fbc:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8001fbe:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 8001fc2:	e7f7      	b.n	8001fb4 <HAL_PCD_EP_Receive+0x3a>

08001fc4 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001fc4:	f001 010f 	and.w	r1, r1, #15
 8001fc8:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001fcc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8001fd0:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
 8001fd4:	4770      	bx	lr

08001fd6 <HAL_PCD_EP_Transmit>:
{
 8001fd6:	b510      	push	{r4, lr}
 8001fd8:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fda:	f001 0c0f 	and.w	ip, r1, #15
 8001fde:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8001fe2:	0089      	lsls	r1, r1, #2
 8001fe4:	3110      	adds	r1, #16
 8001fe6:	4401      	add	r1, r0
 8001fe8:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001fea:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8001fee:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001ff2:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 8001ff6:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 8002000:	2301      	movs	r3, #1
 8002002:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002006:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 800200a:	7982      	ldrb	r2, [r0, #6]
 800200c:	429a      	cmp	r2, r3
 800200e:	d004      	beq.n	800201a <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002010:	6800      	ldr	r0, [r0, #0]
 8002012:	f002 f831 	bl	8004078 <USB_EPStartXfer>
}
 8002016:	2000      	movs	r0, #0
 8002018:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 800201a:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 800201e:	e7f7      	b.n	8002010 <HAL_PCD_EP_Transmit+0x3a>

08002020 <HAL_PCD_EP_SetStall>:
{
 8002020:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002022:	f001 050f 	and.w	r5, r1, #15
 8002026:	7902      	ldrb	r2, [r0, #4]
 8002028:	42aa      	cmp	r2, r5
 800202a:	d338      	bcc.n	800209e <HAL_PCD_EP_SetStall+0x7e>
 800202c:	4604      	mov	r4, r0
 800202e:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8002030:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002034:	d11f      	bne.n	8002076 <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 8002036:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800203a:	0089      	lsls	r1, r1, #2
 800203c:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8002040:	4401      	add	r1, r0
 8002042:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8002044:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8002048:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800204c:	2200      	movs	r2, #0
 800204e:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 8002052:	2301      	movs	r3, #1
 8002054:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002056:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8002058:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 800205c:	2b01      	cmp	r3, #1
 800205e:	d020      	beq.n	80020a2 <HAL_PCD_EP_SetStall+0x82>
 8002060:	2301      	movs	r3, #1
 8002062:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002066:	6820      	ldr	r0, [r4, #0]
 8002068:	f002 f94b 	bl	8004302 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800206c:	b185      	cbz	r5, 8002090 <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 800206e:	2000      	movs	r0, #0
 8002070:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8002074:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002076:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 800207a:	0089      	lsls	r1, r1, #2
 800207c:	3110      	adds	r1, #16
 800207e:	4401      	add	r1, r0
 8002080:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8002082:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8002086:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800208a:	2201      	movs	r2, #1
 800208c:	755a      	strb	r2, [r3, #21]
 800208e:	e7e0      	b.n	8002052 <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002090:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002094:	79a1      	ldrb	r1, [r4, #6]
 8002096:	6820      	ldr	r0, [r4, #0]
 8002098:	f002 fa2c 	bl	80044f4 <USB_EP0_OutStart>
 800209c:	e7e7      	b.n	800206e <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 800209e:	2001      	movs	r0, #1
 80020a0:	e7e8      	b.n	8002074 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 80020a2:	2002      	movs	r0, #2
 80020a4:	e7e6      	b.n	8002074 <HAL_PCD_EP_SetStall+0x54>

080020a6 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80020a6:	f001 030f 	and.w	r3, r1, #15
 80020aa:	7902      	ldrb	r2, [r0, #4]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d330      	bcc.n	8002112 <HAL_PCD_EP_ClrStall+0x6c>
{
 80020b0:	b510      	push	{r4, lr}
 80020b2:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80020b4:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80020b8:	d11e      	bne.n	80020f8 <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020ba:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80020be:	0089      	lsls	r1, r1, #2
 80020c0:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 80020c4:	4401      	add	r1, r0
 80020c6:	3104      	adds	r1, #4
    ep->is_in = 0U;
 80020c8:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80020cc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80020d0:	2000      	movs	r0, #0
 80020d2:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 80020d6:	2200      	movs	r2, #0
 80020d8:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020da:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80020dc:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d018      	beq.n	8002116 <HAL_PCD_EP_ClrStall+0x70>
 80020e4:	2301      	movs	r3, #1
 80020e6:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80020ea:	6820      	ldr	r0, [r4, #0]
 80020ec:	f002 f936 	bl	800435c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80020f0:	2000      	movs	r0, #0
 80020f2:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 80020f6:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020f8:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80020fc:	0089      	lsls	r1, r1, #2
 80020fe:	3110      	adds	r1, #16
 8002100:	4401      	add	r1, r0
 8002102:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8002104:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002108:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800210c:	2001      	movs	r0, #1
 800210e:	7550      	strb	r0, [r2, #21]
 8002110:	e7e1      	b.n	80020d6 <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 8002112:	2001      	movs	r0, #1
}
 8002114:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8002116:	2002      	movs	r0, #2
 8002118:	e7ed      	b.n	80020f6 <HAL_PCD_EP_ClrStall+0x50>

0800211a <HAL_PCD_EP_Abort>:
{
 800211a:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 800211c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002120:	d10c      	bne.n	800213c <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002122:	f001 010f 	and.w	r1, r1, #15
 8002126:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800212a:	0089      	lsls	r1, r1, #2
 800212c:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8002130:	4401      	add	r1, r0
 8002132:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002134:	6800      	ldr	r0, [r0, #0]
 8002136:	f001 ff29 	bl	8003f8c <USB_EPStopXfer>
}
 800213a:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800213c:	f001 010f 	and.w	r1, r1, #15
 8002140:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8002144:	0089      	lsls	r1, r1, #2
 8002146:	3110      	adds	r1, #16
 8002148:	4401      	add	r1, r0
 800214a:	3104      	adds	r1, #4
 800214c:	e7f2      	b.n	8002134 <HAL_PCD_EP_Abort+0x1a>

0800214e <HAL_PCD_IRQHandler>:
{
 800214e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002152:	b083      	sub	sp, #12
 8002154:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002156:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002158:	4628      	mov	r0, r5
 800215a:	f002 f988 	bl	800446e <USB_GetMode>
 800215e:	b110      	cbz	r0, 8002166 <HAL_PCD_IRQHandler+0x18>
}
 8002160:	b003      	add	sp, #12
 8002162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002166:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002168:	6820      	ldr	r0, [r4, #0]
 800216a:	f002 f951 	bl	8004410 <USB_ReadInterrupts>
 800216e:	2800      	cmp	r0, #0
 8002170:	d0f6      	beq.n	8002160 <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002172:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800217c:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002180:	6820      	ldr	r0, [r4, #0]
 8002182:	f002 f945 	bl	8004410 <USB_ReadInterrupts>
 8002186:	f010 0f02 	tst.w	r0, #2
 800218a:	d004      	beq.n	8002196 <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800218c:	6822      	ldr	r2, [r4, #0]
 800218e:	6953      	ldr	r3, [r2, #20]
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002196:	6820      	ldr	r0, [r4, #0]
 8002198:	f002 f93a 	bl	8004410 <USB_ReadInterrupts>
 800219c:	f010 0f10 	tst.w	r0, #16
 80021a0:	d015      	beq.n	80021ce <HAL_PCD_IRQHandler+0x80>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80021a2:	6822      	ldr	r2, [r4, #0]
 80021a4:	6993      	ldr	r3, [r2, #24]
 80021a6:	f023 0310 	bic.w	r3, r3, #16
 80021aa:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 80021ac:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80021b0:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80021b4:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 80021b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80021bc:	d04c      	beq.n	8002258 <HAL_PCD_IRQHandler+0x10a>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80021be:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80021c2:	d06f      	beq.n	80022a4 <HAL_PCD_IRQHandler+0x156>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80021c4:	6822      	ldr	r2, [r4, #0]
 80021c6:	6993      	ldr	r3, [r2, #24]
 80021c8:	f043 0310 	orr.w	r3, r3, #16
 80021cc:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80021ce:	6820      	ldr	r0, [r4, #0]
 80021d0:	f002 f91e 	bl	8004410 <USB_ReadInterrupts>
 80021d4:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 80021d8:	d176      	bne.n	80022c8 <HAL_PCD_IRQHandler+0x17a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80021da:	6820      	ldr	r0, [r4, #0]
 80021dc:	f002 f918 	bl	8004410 <USB_ReadInterrupts>
 80021e0:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 80021e4:	f040 80e0 	bne.w	80023a8 <HAL_PCD_IRQHandler+0x25a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80021e8:	6820      	ldr	r0, [r4, #0]
 80021ea:	f002 f911 	bl	8004410 <USB_ReadInterrupts>
 80021ee:	2800      	cmp	r0, #0
 80021f0:	f2c0 8161 	blt.w	80024b6 <HAL_PCD_IRQHandler+0x368>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80021f4:	6820      	ldr	r0, [r4, #0]
 80021f6:	f002 f90b 	bl	8004410 <USB_ReadInterrupts>
 80021fa:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 80021fe:	d009      	beq.n	8002214 <HAL_PCD_IRQHandler+0xc6>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	f013 0f01 	tst.w	r3, #1
 8002206:	f040 816e 	bne.w	80024e6 <HAL_PCD_IRQHandler+0x398>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800220a:	6822      	ldr	r2, [r4, #0]
 800220c:	6953      	ldr	r3, [r2, #20]
 800220e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002212:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002214:	6820      	ldr	r0, [r4, #0]
 8002216:	f002 f8fb 	bl	8004410 <USB_ReadInterrupts>
 800221a:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 800221e:	f040 8166 	bne.w	80024ee <HAL_PCD_IRQHandler+0x3a0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002222:	6820      	ldr	r0, [r4, #0]
 8002224:	f002 f8f4 	bl	8004410 <USB_ReadInterrupts>
 8002228:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 800222c:	f040 81b3 	bne.w	8002596 <HAL_PCD_IRQHandler+0x448>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002230:	6820      	ldr	r0, [r4, #0]
 8002232:	f002 f8ed 	bl	8004410 <USB_ReadInterrupts>
 8002236:	f010 0f08 	tst.w	r0, #8
 800223a:	f040 81c4 	bne.w	80025c6 <HAL_PCD_IRQHandler+0x478>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800223e:	6820      	ldr	r0, [r4, #0]
 8002240:	f002 f8e6 	bl	8004410 <USB_ReadInterrupts>
 8002244:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8002248:	f000 81d7 	beq.w	80025fa <HAL_PCD_IRQHandler+0x4ac>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800224c:	69ab      	ldr	r3, [r5, #24]
 800224e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002252:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002254:	2601      	movs	r6, #1
 8002256:	e1c0      	b.n	80025da <HAL_PCD_IRQHandler+0x48c>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002258:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800225c:	ea18 0f03 	tst.w	r8, r3
 8002260:	d0b0      	beq.n	80021c4 <HAL_PCD_IRQHandler+0x76>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002262:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002266:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800226a:	9301      	str	r3, [sp, #4]
 800226c:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 8002270:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 8002274:	f3c8 120a 	ubfx	r2, r8, #4, #11
 8002278:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 800227c:	4628      	mov	r0, r5
 800227e:	f002 f81d 	bl	80042bc <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002282:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 8002286:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 800228a:	4453      	add	r3, sl
 800228c:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002290:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 8002294:	9a01      	ldr	r2, [sp, #4]
 8002296:	444a      	add	r2, r9
 8002298:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800229c:	4453      	add	r3, sl
 800229e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 80022a2:	e78f      	b.n	80021c4 <HAL_PCD_IRQHandler+0x76>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80022a4:	2208      	movs	r2, #8
 80022a6:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 80022aa:	4628      	mov	r0, r5
 80022ac:	f002 f806 	bl	80042bc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80022b0:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80022b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80022b8:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 80022bc:	f3c8 180a 	ubfx	r8, r8, #4, #11
 80022c0:	4442      	add	r2, r8
 80022c2:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 80022c6:	e77d      	b.n	80021c4 <HAL_PCD_IRQHandler+0x76>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80022c8:	6820      	ldr	r0, [r4, #0]
 80022ca:	f002 f8a5 	bl	8004418 <USB_ReadDevAllOutEpInterrupt>
 80022ce:	4680      	mov	r8, r0
      epnum = 0U;
 80022d0:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 80022d2:	e035      	b.n	8002340 <HAL_PCD_IRQHandler+0x1f2>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80022d4:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80022d8:	2201      	movs	r2, #1
 80022da:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80022de:	4649      	mov	r1, r9
 80022e0:	4620      	mov	r0, r4
 80022e2:	f7ff fd0f 	bl	8001d04 <PCD_EP_OutXfrComplete_int>
 80022e6:	e03c      	b.n	8002362 <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80022e8:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80022ec:	2208      	movs	r2, #8
 80022ee:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80022f2:	4649      	mov	r1, r9
 80022f4:	4620      	mov	r0, r4
 80022f6:	f7ff fd87 	bl	8001e08 <PCD_EP_OutSetupPacket_int>
 80022fa:	e035      	b.n	8002368 <HAL_PCD_IRQHandler+0x21a>
            if (ep->is_iso_incomplete == 1U)
 80022fc:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002300:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002304:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8002308:	2b01      	cmp	r3, #1
 800230a:	d041      	beq.n	8002390 <HAL_PCD_IRQHandler+0x242>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800230c:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002310:	2202      	movs	r2, #2
 8002312:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002316:	f01a 0f20 	tst.w	sl, #32
 800231a:	d004      	beq.n	8002326 <HAL_PCD_IRQHandler+0x1d8>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800231c:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002320:	2220      	movs	r2, #32
 8002322:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002326:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 800232a:	d005      	beq.n	8002338 <HAL_PCD_IRQHandler+0x1ea>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800232c:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002330:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002334:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 8002338:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 800233c:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8002340:	f1b8 0f00 	cmp.w	r8, #0
 8002344:	f43f af49 	beq.w	80021da <HAL_PCD_IRQHandler+0x8c>
        if ((ep_intr & 0x1U) != 0U)
 8002348:	f018 0f01 	tst.w	r8, #1
 800234c:	d0f4      	beq.n	8002338 <HAL_PCD_IRQHandler+0x1ea>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800234e:	fa5f fb89 	uxtb.w	fp, r9
 8002352:	4659      	mov	r1, fp
 8002354:	6820      	ldr	r0, [r4, #0]
 8002356:	f002 f86f 	bl	8004438 <USB_ReadDevOutEPInterrupt>
 800235a:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800235c:	f010 0f01 	tst.w	r0, #1
 8002360:	d1b8      	bne.n	80022d4 <HAL_PCD_IRQHandler+0x186>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002362:	f01a 0f08 	tst.w	sl, #8
 8002366:	d1bf      	bne.n	80022e8 <HAL_PCD_IRQHandler+0x19a>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002368:	f01a 0f10 	tst.w	sl, #16
 800236c:	d004      	beq.n	8002378 <HAL_PCD_IRQHandler+0x22a>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800236e:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002372:	2210      	movs	r2, #16
 8002374:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002378:	f01a 0f02 	tst.w	sl, #2
 800237c:	d0cb      	beq.n	8002316 <HAL_PCD_IRQHandler+0x1c8>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800237e:	696b      	ldr	r3, [r5, #20]
 8002380:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002384:	d0ba      	beq.n	80022fc <HAL_PCD_IRQHandler+0x1ae>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800238c:	607b      	str	r3, [r7, #4]
 800238e:	e7b5      	b.n	80022fc <HAL_PCD_IRQHandler+0x1ae>
              ep->is_iso_incomplete = 0U;
 8002390:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002394:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002398:	2200      	movs	r2, #0
 800239a:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800239e:	4659      	mov	r1, fp
 80023a0:	4620      	mov	r0, r4
 80023a2:	f002 f9a7 	bl	80046f4 <HAL_PCD_ISOOUTIncompleteCallback>
 80023a6:	e7b1      	b.n	800230c <HAL_PCD_IRQHandler+0x1be>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80023a8:	6820      	ldr	r0, [r4, #0]
 80023aa:	f002 f83d 	bl	8004428 <USB_ReadDevAllInEpInterrupt>
 80023ae:	4680      	mov	r8, r0
      epnum = 0U;
 80023b0:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 80023b2:	e025      	b.n	8002400 <HAL_PCD_IRQHandler+0x2b2>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80023b4:	4659      	mov	r1, fp
 80023b6:	4620      	mov	r0, r4
 80023b8:	f002 f958 	bl	800466c <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80023bc:	f01a 0f08 	tst.w	sl, #8
 80023c0:	d004      	beq.n	80023cc <HAL_PCD_IRQHandler+0x27e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80023c2:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80023c6:	2208      	movs	r2, #8
 80023c8:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80023cc:	f01a 0f10 	tst.w	sl, #16
 80023d0:	d004      	beq.n	80023dc <HAL_PCD_IRQHandler+0x28e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80023d2:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80023d6:	2210      	movs	r2, #16
 80023d8:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80023dc:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80023e0:	d004      	beq.n	80023ec <HAL_PCD_IRQHandler+0x29e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80023e2:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80023e6:	2240      	movs	r2, #64	@ 0x40
 80023e8:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80023ec:	f01a 0f02 	tst.w	sl, #2
 80023f0:	d140      	bne.n	8002474 <HAL_PCD_IRQHandler+0x326>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80023f2:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 80023f6:	d159      	bne.n	80024ac <HAL_PCD_IRQHandler+0x35e>
        epnum++;
 80023f8:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 80023fc:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8002400:	f1b8 0f00 	cmp.w	r8, #0
 8002404:	f43f aef0 	beq.w	80021e8 <HAL_PCD_IRQHandler+0x9a>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002408:	f018 0f01 	tst.w	r8, #1
 800240c:	d0f4      	beq.n	80023f8 <HAL_PCD_IRQHandler+0x2aa>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800240e:	fa5f fb89 	uxtb.w	fp, r9
 8002412:	4659      	mov	r1, fp
 8002414:	6820      	ldr	r0, [r4, #0]
 8002416:	f002 f818 	bl	800444a <USB_ReadDevInEPInterrupt>
 800241a:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800241c:	f010 0f01 	tst.w	r0, #1
 8002420:	d0cc      	beq.n	80023bc <HAL_PCD_IRQHandler+0x26e>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002422:	f009 020f 	and.w	r2, r9, #15
 8002426:	2101      	movs	r1, #1
 8002428:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800242c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800242e:	ea23 0302 	bic.w	r3, r3, r2
 8002432:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002434:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002438:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 800243c:	79a3      	ldrb	r3, [r4, #6]
 800243e:	428b      	cmp	r3, r1
 8002440:	d1b8      	bne.n	80023b4 <HAL_PCD_IRQHandler+0x266>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002442:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002446:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800244a:	6a1a      	ldr	r2, [r3, #32]
 800244c:	69d9      	ldr	r1, [r3, #28]
 800244e:	440a      	add	r2, r1
 8002450:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002452:	f1b9 0f00 	cmp.w	r9, #0
 8002456:	d1ad      	bne.n	80023b4 <HAL_PCD_IRQHandler+0x266>
 8002458:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800245c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1a6      	bne.n	80023b4 <HAL_PCD_IRQHandler+0x266>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002466:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 800246a:	2101      	movs	r1, #1
 800246c:	6820      	ldr	r0, [r4, #0]
 800246e:	f002 f841 	bl	80044f4 <USB_EP0_OutStart>
 8002472:	e79f      	b.n	80023b4 <HAL_PCD_IRQHandler+0x266>
            (void)USB_FlushTxFifo(USBx, epnum);
 8002474:	4649      	mov	r1, r9
 8002476:	4628      	mov	r0, r5
 8002478:	f001 fb9e 	bl	8003bb8 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 800247c:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002480:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002484:	7ddb      	ldrb	r3, [r3, #23]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d005      	beq.n	8002496 <HAL_PCD_IRQHandler+0x348>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800248a:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800248e:	2202      	movs	r2, #2
 8002490:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 8002494:	e7ad      	b.n	80023f2 <HAL_PCD_IRQHandler+0x2a4>
              ep->is_iso_incomplete = 0U;
 8002496:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800249a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800249e:	2200      	movs	r2, #0
 80024a0:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80024a2:	4659      	mov	r1, fp
 80024a4:	4620      	mov	r0, r4
 80024a6:	f002 f92b 	bl	8004700 <HAL_PCD_ISOINIncompleteCallback>
 80024aa:	e7ee      	b.n	800248a <HAL_PCD_IRQHandler+0x33c>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80024ac:	4649      	mov	r1, r9
 80024ae:	4620      	mov	r0, r4
 80024b0:	f7ff fb1c 	bl	8001aec <PCD_WriteEmptyTxFifo>
 80024b4:	e7a0      	b.n	80023f8 <HAL_PCD_IRQHandler+0x2aa>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f023 0301 	bic.w	r3, r3, #1
 80024bc:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 80024be:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d008      	beq.n	80024d8 <HAL_PCD_IRQHandler+0x38a>
        HAL_PCD_ResumeCallback(hpcd);
 80024c6:	4620      	mov	r0, r4
 80024c8:	f002 f90e 	bl	80046e8 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80024cc:	6822      	ldr	r2, [r4, #0]
 80024ce:	6953      	ldr	r3, [r2, #20]
 80024d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80024d4:	6153      	str	r3, [r2, #20]
 80024d6:	e68d      	b.n	80021f4 <HAL_PCD_IRQHandler+0xa6>
        hpcd->LPM_State = LPM_L0;
 80024d8:	2100      	movs	r1, #0
 80024da:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80024de:	4620      	mov	r0, r4
 80024e0:	f000 f959 	bl	8002796 <HAL_PCDEx_LPM_Callback>
 80024e4:	e7f2      	b.n	80024cc <HAL_PCD_IRQHandler+0x37e>
        HAL_PCD_SuspendCallback(hpcd);
 80024e6:	4620      	mov	r0, r4
 80024e8:	f002 f8e6 	bl	80046b8 <HAL_PCD_SuspendCallback>
 80024ec:	e68d      	b.n	800220a <HAL_PCD_IRQHandler+0xbc>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f023 0301 	bic.w	r3, r3, #1
 80024f4:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80024f6:	2110      	movs	r1, #16
 80024f8:	6820      	ldr	r0, [r4, #0]
 80024fa:	f001 fb5d 	bl	8003bb8 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024fe:	e01a      	b.n	8002536 <HAL_PCD_IRQHandler+0x3e8>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002500:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8002504:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 8002508:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800250c:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8002510:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8002514:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002518:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800251c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8002520:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8002524:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002528:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800252c:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8002530:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002534:	3601      	adds	r6, #1
 8002536:	7923      	ldrb	r3, [r4, #4]
 8002538:	42b3      	cmp	r3, r6
 800253a:	d8e1      	bhi.n	8002500 <HAL_PCD_IRQHandler+0x3b2>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002542:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002544:	7be3      	ldrb	r3, [r4, #15]
 8002546:	b1db      	cbz	r3, 8002580 <HAL_PCD_IRQHandler+0x432>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002548:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800254c:	f043 030b 	orr.w	r3, r3, #11
 8002550:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002554:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002556:	f043 030b 	orr.w	r3, r3, #11
 800255a:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800255c:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 8002560:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002564:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002568:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 800256c:	79a1      	ldrb	r1, [r4, #6]
 800256e:	6820      	ldr	r0, [r4, #0]
 8002570:	f001 ffc0 	bl	80044f4 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002574:	6822      	ldr	r2, [r4, #0]
 8002576:	6953      	ldr	r3, [r2, #20]
 8002578:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800257c:	6153      	str	r3, [r2, #20]
 800257e:	e650      	b.n	8002222 <HAL_PCD_IRQHandler+0xd4>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002586:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800258a:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	f043 030b 	orr.w	r3, r3, #11
 8002592:	613b      	str	r3, [r7, #16]
 8002594:	e7e2      	b.n	800255c <HAL_PCD_IRQHandler+0x40e>
      (void)USB_ActivateSetup(hpcd->Instance);
 8002596:	6820      	ldr	r0, [r4, #0]
 8002598:	f001 ff9e 	bl	80044d8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800259c:	6820      	ldr	r0, [r4, #0]
 800259e:	f001 fc27 	bl	8003df0 <USB_GetDevSpeed>
 80025a2:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80025a4:	6826      	ldr	r6, [r4, #0]
 80025a6:	f000 fc11 	bl	8002dcc <HAL_RCC_GetHCLKFreq>
 80025aa:	4601      	mov	r1, r0
 80025ac:	79e2      	ldrb	r2, [r4, #7]
 80025ae:	4630      	mov	r0, r6
 80025b0:	f001 fa84 	bl	8003abc <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 80025b4:	4620      	mov	r0, r4
 80025b6:	f002 f86a 	bl	800468e <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80025ba:	6822      	ldr	r2, [r4, #0]
 80025bc:	6953      	ldr	r3, [r2, #20]
 80025be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025c2:	6153      	str	r3, [r2, #20]
 80025c4:	e634      	b.n	8002230 <HAL_PCD_IRQHandler+0xe2>
      HAL_PCD_SOFCallback(hpcd);
 80025c6:	4620      	mov	r0, r4
 80025c8:	f002 f85b 	bl	8004682 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80025cc:	6822      	ldr	r2, [r4, #0]
 80025ce:	6953      	ldr	r3, [r2, #20]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	6153      	str	r3, [r2, #20]
 80025d6:	e632      	b.n	800223e <HAL_PCD_IRQHandler+0xf0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025d8:	3601      	adds	r6, #1
 80025da:	7923      	ldrb	r3, [r4, #4]
 80025dc:	42b3      	cmp	r3, r6
 80025de:	d90c      	bls.n	80025fa <HAL_PCD_IRQHandler+0x4ac>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80025e0:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80025e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80025e8:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d1f3      	bne.n	80025d8 <HAL_PCD_IRQHandler+0x48a>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80025f0:	b2f1      	uxtb	r1, r6
 80025f2:	4620      	mov	r0, r4
 80025f4:	f7ff fd91 	bl	800211a <HAL_PCD_EP_Abort>
 80025f8:	e7ee      	b.n	80025d8 <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80025fa:	6820      	ldr	r0, [r4, #0]
 80025fc:	f001 ff08 	bl	8004410 <USB_ReadInterrupts>
 8002600:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 8002604:	d125      	bne.n	8002652 <HAL_PCD_IRQHandler+0x504>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002606:	6820      	ldr	r0, [r4, #0]
 8002608:	f001 ff02 	bl	8004410 <USB_ReadInterrupts>
 800260c:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 8002610:	d058      	beq.n	80026c4 <HAL_PCD_IRQHandler+0x576>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002612:	2301      	movs	r3, #1
 8002614:	e026      	b.n	8002664 <HAL_PCD_IRQHandler+0x516>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002616:	3601      	adds	r6, #1
 8002618:	7923      	ldrb	r3, [r4, #4]
 800261a:	42b3      	cmp	r3, r6
 800261c:	d91b      	bls.n	8002656 <HAL_PCD_IRQHandler+0x508>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800261e:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8002622:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002626:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 800262a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800262e:	7e1b      	ldrb	r3, [r3, #24]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d1f0      	bne.n	8002616 <HAL_PCD_IRQHandler+0x4c8>
 8002634:	2a00      	cmp	r2, #0
 8002636:	daee      	bge.n	8002616 <HAL_PCD_IRQHandler+0x4c8>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002638:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 800263c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002640:	2201      	movs	r2, #1
 8002642:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002644:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 8002648:	b2c9      	uxtb	r1, r1
 800264a:	4620      	mov	r0, r4
 800264c:	f7ff fd65 	bl	800211a <HAL_PCD_EP_Abort>
 8002650:	e7e1      	b.n	8002616 <HAL_PCD_IRQHandler+0x4c8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002652:	2601      	movs	r6, #1
 8002654:	e7e0      	b.n	8002618 <HAL_PCD_IRQHandler+0x4ca>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002656:	6822      	ldr	r2, [r4, #0]
 8002658:	6953      	ldr	r3, [r2, #20]
 800265a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800265e:	6153      	str	r3, [r2, #20]
 8002660:	e7d1      	b.n	8002606 <HAL_PCD_IRQHandler+0x4b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002662:	3301      	adds	r3, #1
 8002664:	7922      	ldrb	r2, [r4, #4]
 8002666:	429a      	cmp	r2, r3
 8002668:	d927      	bls.n	80026ba <HAL_PCD_IRQHandler+0x56c>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800266a:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 800266e:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002672:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002676:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800267a:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 800267e:	2a01      	cmp	r2, #1
 8002680:	d1ef      	bne.n	8002662 <HAL_PCD_IRQHandler+0x514>
 8002682:	2900      	cmp	r1, #0
 8002684:	daed      	bge.n	8002662 <HAL_PCD_IRQHandler+0x514>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002686:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 800268a:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800268e:	f012 0f01 	tst.w	r2, #1
 8002692:	d1e6      	bne.n	8002662 <HAL_PCD_IRQHandler+0x514>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002694:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002698:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800269c:	2101      	movs	r1, #1
 800269e:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80026a2:	69aa      	ldr	r2, [r5, #24]
 80026a4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80026a8:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80026aa:	696a      	ldr	r2, [r5, #20]
 80026ac:	f012 0f80 	tst.w	r2, #128	@ 0x80
 80026b0:	d1d7      	bne.n	8002662 <HAL_PCD_IRQHandler+0x514>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026b8:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80026ba:	6822      	ldr	r2, [r4, #0]
 80026bc:	6953      	ldr	r3, [r2, #20]
 80026be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026c2:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80026c4:	6820      	ldr	r0, [r4, #0]
 80026c6:	f001 fea3 	bl	8004410 <USB_ReadInterrupts>
 80026ca:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 80026ce:	d110      	bne.n	80026f2 <HAL_PCD_IRQHandler+0x5a4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80026d0:	6820      	ldr	r0, [r4, #0]
 80026d2:	f001 fe9d 	bl	8004410 <USB_ReadInterrupts>
 80026d6:	f010 0f04 	tst.w	r0, #4
 80026da:	f43f ad41 	beq.w	8002160 <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 80026de:	6823      	ldr	r3, [r4, #0]
 80026e0:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80026e2:	f015 0f04 	tst.w	r5, #4
 80026e6:	d10d      	bne.n	8002704 <HAL_PCD_IRQHandler+0x5b6>
      hpcd->Instance->GOTGINT |= RegVal;
 80026e8:	6822      	ldr	r2, [r4, #0]
 80026ea:	6853      	ldr	r3, [r2, #4]
 80026ec:	432b      	orrs	r3, r5
 80026ee:	6053      	str	r3, [r2, #4]
 80026f0:	e536      	b.n	8002160 <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 80026f2:	4620      	mov	r0, r4
 80026f4:	f002 f80a 	bl	800470c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80026f8:	6822      	ldr	r2, [r4, #0]
 80026fa:	6953      	ldr	r3, [r2, #20]
 80026fc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002700:	6153      	str	r3, [r2, #20]
 8002702:	e7e5      	b.n	80026d0 <HAL_PCD_IRQHandler+0x582>
        HAL_PCD_DisconnectCallback(hpcd);
 8002704:	4620      	mov	r0, r4
 8002706:	f002 f807 	bl	8004718 <HAL_PCD_DisconnectCallback>
 800270a:	e7ed      	b.n	80026e8 <HAL_PCD_IRQHandler+0x59a>

0800270c <HAL_PCD_EP_Flush>:
  __HAL_LOCK(hpcd);
 800270c:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8002710:	2b01      	cmp	r3, #1
 8002712:	d014      	beq.n	800273e <HAL_PCD_EP_Flush+0x32>
{
 8002714:	b510      	push	{r4, lr}
 8002716:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8002718:	2301      	movs	r3, #1
 800271a:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  if ((ep_addr & 0x80U) == 0x80U)
 800271e:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002722:	d106      	bne.n	8002732 <HAL_PCD_EP_Flush+0x26>
    (void)USB_FlushRxFifo(hpcd->Instance);
 8002724:	6800      	ldr	r0, [r0, #0]
 8002726:	f001 fa6c 	bl	8003c02 <USB_FlushRxFifo>
  __HAL_UNLOCK(hpcd);
 800272a:	2000      	movs	r0, #0
 800272c:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8002730:	bd10      	pop	{r4, pc}
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8002732:	f001 010f 	and.w	r1, r1, #15
 8002736:	6800      	ldr	r0, [r0, #0]
 8002738:	f001 fa3e 	bl	8003bb8 <USB_FlushTxFifo>
 800273c:	e7f5      	b.n	800272a <HAL_PCD_EP_Flush+0x1e>
  __HAL_LOCK(hpcd);
 800273e:	2002      	movs	r0, #2
}
 8002740:	4770      	bx	lr

08002742 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002742:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002744:	6804      	ldr	r4, [r0, #0]
 8002746:	6a60      	ldr	r0, [r4, #36]	@ 0x24

  if (fifo == 0U)
 8002748:	b931      	cbnz	r1, 8002758 <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800274a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800274e:	62a0      	str	r0, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8002750:	2000      	movs	r0, #0
 8002752:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800275a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800275c:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8002760:	2300      	movs	r3, #0
 8002762:	e008      	b.n	8002776 <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002764:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8002768:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800276c:	6849      	ldr	r1, [r1, #4]
 800276e:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8002772:	3301      	adds	r3, #1
 8002774:	b2db      	uxtb	r3, r3
 8002776:	f10c 31ff 	add.w	r1, ip, #4294967295
 800277a:	428b      	cmp	r3, r1
 800277c:	d3f2      	bcc.n	8002764 <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800277e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8002782:	f10c 013f 	add.w	r1, ip, #63	@ 0x3f
 8002786:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800278a:	6060      	str	r0, [r4, #4]
 800278c:	e7e0      	b.n	8002750 <HAL_PCDEx_SetTxFiFo+0xe>

0800278e <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 800278e:	6803      	ldr	r3, [r0, #0]
 8002790:	6259      	str	r1, [r3, #36]	@ 0x24

  return HAL_OK;
}
 8002792:	2000      	movs	r0, #0
 8002794:	4770      	bx	lr

08002796 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002796:	4770      	bx	lr

08002798 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002798:	2800      	cmp	r0, #0
 800279a:	f000 81e0 	beq.w	8002b5e <HAL_RCC_OscConfig+0x3c6>
{
 800279e:	b570      	push	{r4, r5, r6, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027a4:	6803      	ldr	r3, [r0, #0]
 80027a6:	f013 0f01 	tst.w	r3, #1
 80027aa:	d03b      	beq.n	8002824 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027ac:	4b9f      	ldr	r3, [pc, #636]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f003 030c 	and.w	r3, r3, #12
 80027b4:	2b04      	cmp	r3, #4
 80027b6:	d02c      	beq.n	8002812 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027b8:	4b9c      	ldr	r3, [pc, #624]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027c0:	2b08      	cmp	r3, #8
 80027c2:	d021      	beq.n	8002808 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027c4:	6863      	ldr	r3, [r4, #4]
 80027c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027ca:	d04f      	beq.n	800286c <HAL_RCC_OscConfig+0xd4>
 80027cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027d0:	d052      	beq.n	8002878 <HAL_RCC_OscConfig+0xe0>
 80027d2:	4b96      	ldr	r3, [pc, #600]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80027e2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027e4:	6863      	ldr	r3, [r4, #4]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d050      	beq.n	800288c <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ea:	f7fe f8f1 	bl	80009d0 <HAL_GetTick>
 80027ee:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027f0:	4b8e      	ldr	r3, [pc, #568]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80027f8:	d114      	bne.n	8002824 <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027fa:	f7fe f8e9 	bl	80009d0 <HAL_GetTick>
 80027fe:	1b40      	subs	r0, r0, r5
 8002800:	2864      	cmp	r0, #100	@ 0x64
 8002802:	d9f5      	bls.n	80027f0 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8002804:	2003      	movs	r0, #3
 8002806:	e1b1      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002808:	4b88      	ldr	r3, [pc, #544]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002810:	d0d8      	beq.n	80027c4 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002812:	4b86      	ldr	r3, [pc, #536]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800281a:	d003      	beq.n	8002824 <HAL_RCC_OscConfig+0x8c>
 800281c:	6863      	ldr	r3, [r4, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 819f 	beq.w	8002b62 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002824:	6823      	ldr	r3, [r4, #0]
 8002826:	f013 0f02 	tst.w	r3, #2
 800282a:	d054      	beq.n	80028d6 <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800282c:	4b7f      	ldr	r3, [pc, #508]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f013 0f0c 	tst.w	r3, #12
 8002834:	d03e      	beq.n	80028b4 <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002836:	4b7d      	ldr	r3, [pc, #500]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800283e:	2b08      	cmp	r3, #8
 8002840:	d033      	beq.n	80028aa <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002842:	68e3      	ldr	r3, [r4, #12]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d068      	beq.n	800291a <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002848:	4b79      	ldr	r3, [pc, #484]	@ (8002a30 <HAL_RCC_OscConfig+0x298>)
 800284a:	2201      	movs	r2, #1
 800284c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284e:	f7fe f8bf 	bl	80009d0 <HAL_GetTick>
 8002852:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002854:	4b75      	ldr	r3, [pc, #468]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f013 0f02 	tst.w	r3, #2
 800285c:	d154      	bne.n	8002908 <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800285e:	f7fe f8b7 	bl	80009d0 <HAL_GetTick>
 8002862:	1b40      	subs	r0, r0, r5
 8002864:	2802      	cmp	r0, #2
 8002866:	d9f5      	bls.n	8002854 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002868:	2003      	movs	r0, #3
 800286a:	e17f      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800286c:	4a6f      	ldr	r2, [pc, #444]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 800286e:	6813      	ldr	r3, [r2, #0]
 8002870:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002874:	6013      	str	r3, [r2, #0]
 8002876:	e7b5      	b.n	80027e4 <HAL_RCC_OscConfig+0x4c>
 8002878:	4b6c      	ldr	r3, [pc, #432]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	e7ab      	b.n	80027e4 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 800288c:	f7fe f8a0 	bl	80009d0 <HAL_GetTick>
 8002890:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002892:	4b66      	ldr	r3, [pc, #408]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800289a:	d0c3      	beq.n	8002824 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800289c:	f7fe f898 	bl	80009d0 <HAL_GetTick>
 80028a0:	1b40      	subs	r0, r0, r5
 80028a2:	2864      	cmp	r0, #100	@ 0x64
 80028a4:	d9f5      	bls.n	8002892 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 80028a6:	2003      	movs	r0, #3
 80028a8:	e160      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028aa:	4b60      	ldr	r3, [pc, #384]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80028b2:	d1c6      	bne.n	8002842 <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028b4:	4b5d      	ldr	r3, [pc, #372]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f013 0f02 	tst.w	r3, #2
 80028bc:	d003      	beq.n	80028c6 <HAL_RCC_OscConfig+0x12e>
 80028be:	68e3      	ldr	r3, [r4, #12]
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	f040 8150 	bne.w	8002b66 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028c6:	4a59      	ldr	r2, [pc, #356]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 80028c8:	6813      	ldr	r3, [r2, #0]
 80028ca:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80028ce:	6921      	ldr	r1, [r4, #16]
 80028d0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80028d4:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028d6:	6823      	ldr	r3, [r4, #0]
 80028d8:	f013 0f08 	tst.w	r3, #8
 80028dc:	d042      	beq.n	8002964 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028de:	6963      	ldr	r3, [r4, #20]
 80028e0:	b36b      	cbz	r3, 800293e <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028e2:	4b53      	ldr	r3, [pc, #332]	@ (8002a30 <HAL_RCC_OscConfig+0x298>)
 80028e4:	2201      	movs	r2, #1
 80028e6:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ea:	f7fe f871 	bl	80009d0 <HAL_GetTick>
 80028ee:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028f0:	4b4e      	ldr	r3, [pc, #312]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 80028f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028f4:	f013 0f02 	tst.w	r3, #2
 80028f8:	d134      	bne.n	8002964 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028fa:	f7fe f869 	bl	80009d0 <HAL_GetTick>
 80028fe:	1b40      	subs	r0, r0, r5
 8002900:	2802      	cmp	r0, #2
 8002902:	d9f5      	bls.n	80028f0 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8002904:	2003      	movs	r0, #3
 8002906:	e131      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002908:	4a48      	ldr	r2, [pc, #288]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 800290a:	6813      	ldr	r3, [r2, #0]
 800290c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002910:	6921      	ldr	r1, [r4, #16]
 8002912:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002916:	6013      	str	r3, [r2, #0]
 8002918:	e7dd      	b.n	80028d6 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 800291a:	4b45      	ldr	r3, [pc, #276]	@ (8002a30 <HAL_RCC_OscConfig+0x298>)
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002920:	f7fe f856 	bl	80009d0 <HAL_GetTick>
 8002924:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002926:	4b41      	ldr	r3, [pc, #260]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f013 0f02 	tst.w	r3, #2
 800292e:	d0d2      	beq.n	80028d6 <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002930:	f7fe f84e 	bl	80009d0 <HAL_GetTick>
 8002934:	1b40      	subs	r0, r0, r5
 8002936:	2802      	cmp	r0, #2
 8002938:	d9f5      	bls.n	8002926 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 800293a:	2003      	movs	r0, #3
 800293c:	e116      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800293e:	4b3c      	ldr	r3, [pc, #240]	@ (8002a30 <HAL_RCC_OscConfig+0x298>)
 8002940:	2200      	movs	r2, #0
 8002942:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002946:	f7fe f843 	bl	80009d0 <HAL_GetTick>
 800294a:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800294c:	4b37      	ldr	r3, [pc, #220]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 800294e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002950:	f013 0f02 	tst.w	r3, #2
 8002954:	d006      	beq.n	8002964 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002956:	f7fe f83b 	bl	80009d0 <HAL_GetTick>
 800295a:	1b40      	subs	r0, r0, r5
 800295c:	2802      	cmp	r0, #2
 800295e:	d9f5      	bls.n	800294c <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8002960:	2003      	movs	r0, #3
 8002962:	e103      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002964:	6823      	ldr	r3, [r4, #0]
 8002966:	f013 0f04 	tst.w	r3, #4
 800296a:	d077      	beq.n	8002a5c <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800296c:	4b2f      	ldr	r3, [pc, #188]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 800296e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002970:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002974:	d133      	bne.n	80029de <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002976:	2300      	movs	r3, #0
 8002978:	9301      	str	r3, [sp, #4]
 800297a:	4b2c      	ldr	r3, [pc, #176]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 800297c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800297e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002982:	641a      	str	r2, [r3, #64]	@ 0x40
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800298a:	9301      	str	r3, [sp, #4]
 800298c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800298e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002990:	4b28      	ldr	r3, [pc, #160]	@ (8002a34 <HAL_RCC_OscConfig+0x29c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002998:	d023      	beq.n	80029e2 <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800299a:	68a3      	ldr	r3, [r4, #8]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d034      	beq.n	8002a0a <HAL_RCC_OscConfig+0x272>
 80029a0:	2b05      	cmp	r3, #5
 80029a2:	d038      	beq.n	8002a16 <HAL_RCC_OscConfig+0x27e>
 80029a4:	4b21      	ldr	r3, [pc, #132]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 80029a6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80029a8:	f022 0201 	bic.w	r2, r2, #1
 80029ac:	671a      	str	r2, [r3, #112]	@ 0x70
 80029ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80029b0:	f022 0204 	bic.w	r2, r2, #4
 80029b4:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029b6:	68a3      	ldr	r3, [r4, #8]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d03d      	beq.n	8002a38 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029bc:	f7fe f808 	bl	80009d0 <HAL_GetTick>
 80029c0:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029c2:	4b1a      	ldr	r3, [pc, #104]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 80029c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029c6:	f013 0f02 	tst.w	r3, #2
 80029ca:	d146      	bne.n	8002a5a <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029cc:	f7fe f800 	bl	80009d0 <HAL_GetTick>
 80029d0:	1b80      	subs	r0, r0, r6
 80029d2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80029d6:	4298      	cmp	r0, r3
 80029d8:	d9f3      	bls.n	80029c2 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 80029da:	2003      	movs	r0, #3
 80029dc:	e0c6      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 80029de:	2500      	movs	r5, #0
 80029e0:	e7d6      	b.n	8002990 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029e2:	4a14      	ldr	r2, [pc, #80]	@ (8002a34 <HAL_RCC_OscConfig+0x29c>)
 80029e4:	6813      	ldr	r3, [r2, #0]
 80029e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029ea:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80029ec:	f7fd fff0 	bl	80009d0 <HAL_GetTick>
 80029f0:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029f2:	4b10      	ldr	r3, [pc, #64]	@ (8002a34 <HAL_RCC_OscConfig+0x29c>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80029fa:	d1ce      	bne.n	800299a <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029fc:	f7fd ffe8 	bl	80009d0 <HAL_GetTick>
 8002a00:	1b80      	subs	r0, r0, r6
 8002a02:	2802      	cmp	r0, #2
 8002a04:	d9f5      	bls.n	80029f2 <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8002a06:	2003      	movs	r0, #3
 8002a08:	e0b0      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a0a:	4a08      	ldr	r2, [pc, #32]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 8002a0c:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a14:	e7cf      	b.n	80029b6 <HAL_RCC_OscConfig+0x21e>
 8002a16:	4b05      	ldr	r3, [pc, #20]	@ (8002a2c <HAL_RCC_OscConfig+0x294>)
 8002a18:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002a1a:	f042 0204 	orr.w	r2, r2, #4
 8002a1e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002a20:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002a22:	f042 0201 	orr.w	r2, r2, #1
 8002a26:	671a      	str	r2, [r3, #112]	@ 0x70
 8002a28:	e7c5      	b.n	80029b6 <HAL_RCC_OscConfig+0x21e>
 8002a2a:	bf00      	nop
 8002a2c:	40023800 	.word	0x40023800
 8002a30:	42470000 	.word	0x42470000
 8002a34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a38:	f7fd ffca 	bl	80009d0 <HAL_GetTick>
 8002a3c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a3e:	4b52      	ldr	r3, [pc, #328]	@ (8002b88 <HAL_RCC_OscConfig+0x3f0>)
 8002a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a42:	f013 0f02 	tst.w	r3, #2
 8002a46:	d008      	beq.n	8002a5a <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a48:	f7fd ffc2 	bl	80009d0 <HAL_GetTick>
 8002a4c:	1b80      	subs	r0, r0, r6
 8002a4e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002a52:	4298      	cmp	r0, r3
 8002a54:	d9f3      	bls.n	8002a3e <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8002a56:	2003      	movs	r0, #3
 8002a58:	e088      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a5a:	b9ed      	cbnz	r5, 8002a98 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a5c:	69a3      	ldr	r3, [r4, #24]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 8083 	beq.w	8002b6a <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a64:	4a48      	ldr	r2, [pc, #288]	@ (8002b88 <HAL_RCC_OscConfig+0x3f0>)
 8002a66:	6892      	ldr	r2, [r2, #8]
 8002a68:	f002 020c 	and.w	r2, r2, #12
 8002a6c:	2a08      	cmp	r2, #8
 8002a6e:	d051      	beq.n	8002b14 <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d017      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a74:	4b45      	ldr	r3, [pc, #276]	@ (8002b8c <HAL_RCC_OscConfig+0x3f4>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7a:	f7fd ffa9 	bl	80009d0 <HAL_GetTick>
 8002a7e:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a80:	4b41      	ldr	r3, [pc, #260]	@ (8002b88 <HAL_RCC_OscConfig+0x3f0>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002a88:	d042      	beq.n	8002b10 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a8a:	f7fd ffa1 	bl	80009d0 <HAL_GetTick>
 8002a8e:	1b00      	subs	r0, r0, r4
 8002a90:	2802      	cmp	r0, #2
 8002a92:	d9f5      	bls.n	8002a80 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002a94:	2003      	movs	r0, #3
 8002a96:	e069      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a98:	4a3b      	ldr	r2, [pc, #236]	@ (8002b88 <HAL_RCC_OscConfig+0x3f0>)
 8002a9a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002a9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002aa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aa2:	e7db      	b.n	8002a5c <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8002aa4:	4b39      	ldr	r3, [pc, #228]	@ (8002b8c <HAL_RCC_OscConfig+0x3f4>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002aaa:	f7fd ff91 	bl	80009d0 <HAL_GetTick>
 8002aae:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ab0:	4b35      	ldr	r3, [pc, #212]	@ (8002b88 <HAL_RCC_OscConfig+0x3f0>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002ab8:	d006      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aba:	f7fd ff89 	bl	80009d0 <HAL_GetTick>
 8002abe:	1b40      	subs	r0, r0, r5
 8002ac0:	2802      	cmp	r0, #2
 8002ac2:	d9f5      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8002ac4:	2003      	movs	r0, #3
 8002ac6:	e051      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ac8:	69e3      	ldr	r3, [r4, #28]
 8002aca:	6a22      	ldr	r2, [r4, #32]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002ad0:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002ad4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002ad6:	0852      	lsrs	r2, r2, #1
 8002ad8:	3a01      	subs	r2, #1
 8002ada:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002ade:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002ae0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002ae4:	4a28      	ldr	r2, [pc, #160]	@ (8002b88 <HAL_RCC_OscConfig+0x3f0>)
 8002ae6:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8002ae8:	4b28      	ldr	r3, [pc, #160]	@ (8002b8c <HAL_RCC_OscConfig+0x3f4>)
 8002aea:	2201      	movs	r2, #1
 8002aec:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002aee:	f7fd ff6f 	bl	80009d0 <HAL_GetTick>
 8002af2:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002af4:	4b24      	ldr	r3, [pc, #144]	@ (8002b88 <HAL_RCC_OscConfig+0x3f0>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002afc:	d106      	bne.n	8002b0c <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002afe:	f7fd ff67 	bl	80009d0 <HAL_GetTick>
 8002b02:	1b00      	subs	r0, r0, r4
 8002b04:	2802      	cmp	r0, #2
 8002b06:	d9f5      	bls.n	8002af4 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8002b08:	2003      	movs	r0, #3
 8002b0a:	e02f      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002b0c:	2000      	movs	r0, #0
 8002b0e:	e02d      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
 8002b10:	2000      	movs	r0, #0
 8002b12:	e02b      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d02b      	beq.n	8002b70 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 8002b18:	4b1b      	ldr	r3, [pc, #108]	@ (8002b88 <HAL_RCC_OscConfig+0x3f0>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b1c:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 8002b20:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b22:	4291      	cmp	r1, r2
 8002b24:	d126      	bne.n	8002b74 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b2a:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b2c:	428a      	cmp	r2, r1
 8002b2e:	d123      	bne.n	8002b78 <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b30:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b32:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8002b36:	401a      	ands	r2, r3
 8002b38:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002b3c:	d11e      	bne.n	8002b7c <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b3e:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8002b42:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002b44:	0852      	lsrs	r2, r2, #1
 8002b46:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b48:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8002b4c:	d118      	bne.n	8002b80 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b4e:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8002b52:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b54:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002b58:	d114      	bne.n	8002b84 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 8002b5a:	2000      	movs	r0, #0
 8002b5c:	e006      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 8002b5e:	2001      	movs	r0, #1
}
 8002b60:	4770      	bx	lr
        return HAL_ERROR;
 8002b62:	2001      	movs	r0, #1
 8002b64:	e002      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 8002b66:	2001      	movs	r0, #1
 8002b68:	e000      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 8002b6a:	2000      	movs	r0, #0
}
 8002b6c:	b002      	add	sp, #8
 8002b6e:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002b70:	2001      	movs	r0, #1
 8002b72:	e7fb      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8002b74:	2001      	movs	r0, #1
 8002b76:	e7f9      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
 8002b78:	2001      	movs	r0, #1
 8002b7a:	e7f7      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
 8002b7c:	2001      	movs	r0, #1
 8002b7e:	e7f5      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
 8002b80:	2001      	movs	r0, #1
 8002b82:	e7f3      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
 8002b84:	2001      	movs	r0, #1
 8002b86:	e7f1      	b.n	8002b6c <HAL_RCC_OscConfig+0x3d4>
 8002b88:	40023800 	.word	0x40023800
 8002b8c:	42470000 	.word	0x42470000

08002b90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b90:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b92:	4b33      	ldr	r3, [pc, #204]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 030c 	and.w	r3, r3, #12
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d05b      	beq.n	8002c56 <HAL_RCC_GetSysClockFreq+0xc6>
 8002b9e:	2b08      	cmp	r3, #8
 8002ba0:	d15b      	bne.n	8002c5a <HAL_RCC_GetSysClockFreq+0xca>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ba2:	4b2f      	ldr	r3, [pc, #188]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002ba4:	685a      	ldr	r2, [r3, #4]
 8002ba6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002bb0:	d02c      	beq.n	8002c0c <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bb2:	4b2b      	ldr	r3, [pc, #172]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002bb4:	6858      	ldr	r0, [r3, #4]
 8002bb6:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8002bba:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8002bbe:	ebbc 0c00 	subs.w	ip, ip, r0
 8002bc2:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8002bc6:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8002bca:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8002bce:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8002bd2:	ebb1 010c 	subs.w	r1, r1, ip
 8002bd6:	eb63 030e 	sbc.w	r3, r3, lr
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002be0:	00c9      	lsls	r1, r1, #3
 8002be2:	eb11 0c00 	adds.w	ip, r1, r0
 8002be6:	f143 0300 	adc.w	r3, r3, #0
 8002bea:	0259      	lsls	r1, r3, #9
 8002bec:	2300      	movs	r3, #0
 8002bee:	ea4f 204c 	mov.w	r0, ip, lsl #9
 8002bf2:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8002bf6:	f7fd fac7 	bl	8000188 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002bfa:	4b19      	ldr	r3, [pc, #100]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002c02:	3301      	adds	r3, #1
 8002c04:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8002c06:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002c0a:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c0c:	4b14      	ldr	r3, [pc, #80]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002c0e:	6858      	ldr	r0, [r3, #4]
 8002c10:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8002c14:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8002c18:	ebbc 0c00 	subs.w	ip, ip, r0
 8002c1c:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8002c20:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8002c24:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8002c28:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8002c2c:	ebb1 010c 	subs.w	r1, r1, ip
 8002c30:	eb63 030e 	sbc.w	r3, r3, lr
 8002c34:	00db      	lsls	r3, r3, #3
 8002c36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c3a:	00c9      	lsls	r1, r1, #3
 8002c3c:	eb11 0c00 	adds.w	ip, r1, r0
 8002c40:	f143 0300 	adc.w	r3, r3, #0
 8002c44:	0299      	lsls	r1, r3, #10
 8002c46:	2300      	movs	r3, #0
 8002c48:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8002c4c:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8002c50:	f7fd fa9a 	bl	8000188 <__aeabi_uldivmod>
 8002c54:	e7d1      	b.n	8002bfa <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 8002c56:	4803      	ldr	r0, [pc, #12]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002c58:	e7d7      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0x7a>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c5a:	4803      	ldr	r0, [pc, #12]	@ (8002c68 <HAL_RCC_GetSysClockFreq+0xd8>)
  return sysclockfreq;
 8002c5c:	e7d5      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0x7a>
 8002c5e:	bf00      	nop
 8002c60:	40023800 	.word	0x40023800
 8002c64:	007a1200 	.word	0x007a1200
 8002c68:	00f42400 	.word	0x00f42400

08002c6c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002c6c:	2800      	cmp	r0, #0
 8002c6e:	f000 809b 	beq.w	8002da8 <HAL_RCC_ClockConfig+0x13c>
{
 8002c72:	b570      	push	{r4, r5, r6, lr}
 8002c74:	460d      	mov	r5, r1
 8002c76:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c78:	4b4f      	ldr	r3, [pc, #316]	@ (8002db8 <HAL_RCC_ClockConfig+0x14c>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	428b      	cmp	r3, r1
 8002c82:	d208      	bcs.n	8002c96 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c84:	b2cb      	uxtb	r3, r1
 8002c86:	4a4c      	ldr	r2, [pc, #304]	@ (8002db8 <HAL_RCC_ClockConfig+0x14c>)
 8002c88:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c8a:	6813      	ldr	r3, [r2, #0]
 8002c8c:	f003 0307 	and.w	r3, r3, #7
 8002c90:	428b      	cmp	r3, r1
 8002c92:	f040 808b 	bne.w	8002dac <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c96:	6823      	ldr	r3, [r4, #0]
 8002c98:	f013 0f02 	tst.w	r3, #2
 8002c9c:	d017      	beq.n	8002cce <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c9e:	f013 0f04 	tst.w	r3, #4
 8002ca2:	d004      	beq.n	8002cae <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ca4:	4a45      	ldr	r2, [pc, #276]	@ (8002dbc <HAL_RCC_ClockConfig+0x150>)
 8002ca6:	6893      	ldr	r3, [r2, #8]
 8002ca8:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002cac:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	f013 0f08 	tst.w	r3, #8
 8002cb4:	d004      	beq.n	8002cc0 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cb6:	4a41      	ldr	r2, [pc, #260]	@ (8002dbc <HAL_RCC_ClockConfig+0x150>)
 8002cb8:	6893      	ldr	r3, [r2, #8]
 8002cba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002cbe:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cc0:	4a3e      	ldr	r2, [pc, #248]	@ (8002dbc <HAL_RCC_ClockConfig+0x150>)
 8002cc2:	6893      	ldr	r3, [r2, #8]
 8002cc4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002cc8:	68a1      	ldr	r1, [r4, #8]
 8002cca:	430b      	orrs	r3, r1
 8002ccc:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cce:	6823      	ldr	r3, [r4, #0]
 8002cd0:	f013 0f01 	tst.w	r3, #1
 8002cd4:	d032      	beq.n	8002d3c <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cd6:	6863      	ldr	r3, [r4, #4]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d021      	beq.n	8002d20 <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cdc:	1e9a      	subs	r2, r3, #2
 8002cde:	2a01      	cmp	r2, #1
 8002ce0:	d925      	bls.n	8002d2e <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ce2:	4a36      	ldr	r2, [pc, #216]	@ (8002dbc <HAL_RCC_ClockConfig+0x150>)
 8002ce4:	6812      	ldr	r2, [r2, #0]
 8002ce6:	f012 0f02 	tst.w	r2, #2
 8002cea:	d061      	beq.n	8002db0 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cec:	4933      	ldr	r1, [pc, #204]	@ (8002dbc <HAL_RCC_ClockConfig+0x150>)
 8002cee:	688a      	ldr	r2, [r1, #8]
 8002cf0:	f022 0203 	bic.w	r2, r2, #3
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002cf8:	f7fd fe6a 	bl	80009d0 <HAL_GetTick>
 8002cfc:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cfe:	4b2f      	ldr	r3, [pc, #188]	@ (8002dbc <HAL_RCC_ClockConfig+0x150>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 030c 	and.w	r3, r3, #12
 8002d06:	6862      	ldr	r2, [r4, #4]
 8002d08:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002d0c:	d016      	beq.n	8002d3c <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d0e:	f7fd fe5f 	bl	80009d0 <HAL_GetTick>
 8002d12:	1b80      	subs	r0, r0, r6
 8002d14:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002d18:	4298      	cmp	r0, r3
 8002d1a:	d9f0      	bls.n	8002cfe <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8002d1c:	2003      	movs	r0, #3
 8002d1e:	e042      	b.n	8002da6 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d20:	4a26      	ldr	r2, [pc, #152]	@ (8002dbc <HAL_RCC_ClockConfig+0x150>)
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002d28:	d1e0      	bne.n	8002cec <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8002d2a:	2001      	movs	r0, #1
 8002d2c:	e03b      	b.n	8002da6 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d2e:	4a23      	ldr	r2, [pc, #140]	@ (8002dbc <HAL_RCC_ClockConfig+0x150>)
 8002d30:	6812      	ldr	r2, [r2, #0]
 8002d32:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002d36:	d1d9      	bne.n	8002cec <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8002d38:	2001      	movs	r0, #1
 8002d3a:	e034      	b.n	8002da6 <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002db8 <HAL_RCC_ClockConfig+0x14c>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0307 	and.w	r3, r3, #7
 8002d44:	42ab      	cmp	r3, r5
 8002d46:	d907      	bls.n	8002d58 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d48:	b2ea      	uxtb	r2, r5
 8002d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002db8 <HAL_RCC_ClockConfig+0x14c>)
 8002d4c:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	42ab      	cmp	r3, r5
 8002d56:	d12d      	bne.n	8002db4 <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d58:	6823      	ldr	r3, [r4, #0]
 8002d5a:	f013 0f04 	tst.w	r3, #4
 8002d5e:	d006      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d60:	4a16      	ldr	r2, [pc, #88]	@ (8002dbc <HAL_RCC_ClockConfig+0x150>)
 8002d62:	6893      	ldr	r3, [r2, #8]
 8002d64:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8002d68:	68e1      	ldr	r1, [r4, #12]
 8002d6a:	430b      	orrs	r3, r1
 8002d6c:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	f013 0f08 	tst.w	r3, #8
 8002d74:	d007      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d76:	4a11      	ldr	r2, [pc, #68]	@ (8002dbc <HAL_RCC_ClockConfig+0x150>)
 8002d78:	6893      	ldr	r3, [r2, #8]
 8002d7a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002d7e:	6921      	ldr	r1, [r4, #16]
 8002d80:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002d84:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d86:	f7ff ff03 	bl	8002b90 <HAL_RCC_GetSysClockFreq>
 8002d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8002dbc <HAL_RCC_ClockConfig+0x150>)
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002d92:	4a0b      	ldr	r2, [pc, #44]	@ (8002dc0 <HAL_RCC_ClockConfig+0x154>)
 8002d94:	5cd3      	ldrb	r3, [r2, r3]
 8002d96:	40d8      	lsrs	r0, r3
 8002d98:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc4 <HAL_RCC_ClockConfig+0x158>)
 8002d9a:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc8 <HAL_RCC_ClockConfig+0x15c>)
 8002d9e:	6818      	ldr	r0, [r3, #0]
 8002da0:	f7fd fdca 	bl	8000938 <HAL_InitTick>
  return HAL_OK;
 8002da4:	2000      	movs	r0, #0
}
 8002da6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002da8:	2001      	movs	r0, #1
}
 8002daa:	4770      	bx	lr
      return HAL_ERROR;
 8002dac:	2001      	movs	r0, #1
 8002dae:	e7fa      	b.n	8002da6 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8002db0:	2001      	movs	r0, #1
 8002db2:	e7f8      	b.n	8002da6 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8002db4:	2001      	movs	r0, #1
 8002db6:	e7f6      	b.n	8002da6 <HAL_RCC_ClockConfig+0x13a>
 8002db8:	40023c00 	.word	0x40023c00
 8002dbc:	40023800 	.word	0x40023800
 8002dc0:	08006d54 	.word	0x08006d54
 8002dc4:	20000008 	.word	0x20000008
 8002dc8:	20000004 	.word	0x20000004

08002dcc <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002dcc:	4b01      	ldr	r3, [pc, #4]	@ (8002dd4 <HAL_RCC_GetHCLKFreq+0x8>)
 8002dce:	6818      	ldr	r0, [r3, #0]
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	20000008 	.word	0x20000008

08002dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dd8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dda:	f7ff fff7 	bl	8002dcc <HAL_RCC_GetHCLKFreq>
 8002dde:	4b04      	ldr	r3, [pc, #16]	@ (8002df0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002de6:	4a03      	ldr	r2, [pc, #12]	@ (8002df4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002de8:	5cd3      	ldrb	r3, [r2, r3]
}
 8002dea:	40d8      	lsrs	r0, r3
 8002dec:	bd08      	pop	{r3, pc}
 8002dee:	bf00      	nop
 8002df0:	40023800 	.word	0x40023800
 8002df4:	08006d4c 	.word	0x08006d4c

08002df8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002df8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002dfa:	f7ff ffe7 	bl	8002dcc <HAL_RCC_GetHCLKFreq>
 8002dfe:	4b04      	ldr	r3, [pc, #16]	@ (8002e10 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002e06:	4a03      	ldr	r2, [pc, #12]	@ (8002e14 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002e08:	5cd3      	ldrb	r3, [r2, r3]
}
 8002e0a:	40d8      	lsrs	r0, r3
 8002e0c:	bd08      	pop	{r3, pc}
 8002e0e:	bf00      	nop
 8002e10:	40023800 	.word	0x40023800
 8002e14:	08006d4c 	.word	0x08006d4c

08002e18 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e18:	b530      	push	{r4, r5, lr}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002e1e:	6803      	ldr	r3, [r0, #0]
 8002e20:	f013 0f05 	tst.w	r3, #5
 8002e24:	d106      	bne.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e26:	6823      	ldr	r3, [r4, #0]
 8002e28:	f013 0f02 	tst.w	r3, #2
 8002e2c:	d12e      	bne.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x74>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002e2e:	2000      	movs	r0, #0
}
 8002e30:	b003      	add	sp, #12
 8002e32:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8002e34:	4b4a      	ldr	r3, [pc, #296]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 8002e3a:	f7fd fdc9 	bl	80009d0 <HAL_GetTick>
 8002e3e:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e40:	4b48      	ldr	r3, [pc, #288]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002e48:	d006      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x40>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e4a:	f7fd fdc1 	bl	80009d0 <HAL_GetTick>
 8002e4e:	1b43      	subs	r3, r0, r5
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d9f5      	bls.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x28>
        return HAL_TIMEOUT;
 8002e54:	2003      	movs	r0, #3
 8002e56:	e7eb      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e58:	6862      	ldr	r2, [r4, #4]
 8002e5a:	68a3      	ldr	r3, [r4, #8]
 8002e5c:	071b      	lsls	r3, r3, #28
 8002e5e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002e62:	4a40      	ldr	r2, [pc, #256]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e64:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8002e68:	4b3d      	ldr	r3, [pc, #244]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 8002e6e:	f7fd fdaf 	bl	80009d0 <HAL_GetTick>
 8002e72:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002e74:	4b3b      	ldr	r3, [pc, #236]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002e7c:	d1d3      	bne.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0xe>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e7e:	f7fd fda7 	bl	80009d0 <HAL_GetTick>
 8002e82:	1b43      	subs	r3, r0, r5
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d9f5      	bls.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c>
        return HAL_TIMEOUT;
 8002e88:	2003      	movs	r0, #3
 8002e8a:	e7d1      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	9301      	str	r3, [sp, #4]
 8002e90:	4b34      	ldr	r3, [pc, #208]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e94:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002e98:	641a      	str	r2, [r3, #64]	@ 0x40
 8002e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ea0:	9301      	str	r3, [sp, #4]
 8002ea2:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8002ea4:	4a30      	ldr	r2, [pc, #192]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002ea6:	6813      	ldr	r3, [r2, #0]
 8002ea8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002eac:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002eae:	f7fd fd8f 	bl	80009d0 <HAL_GetTick>
 8002eb2:	4605      	mov	r5, r0
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002eb4:	4b2c      	ldr	r3, [pc, #176]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002ebc:	d106      	bne.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0xb4>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ebe:	f7fd fd87 	bl	80009d0 <HAL_GetTick>
 8002ec2:	1b43      	subs	r3, r0, r5
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d9f5      	bls.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
        return HAL_TIMEOUT;
 8002ec8:	2003      	movs	r0, #3
 8002eca:	e7b1      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x18>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ecc:	4b25      	ldr	r3, [pc, #148]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002ece:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ed0:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8002ed4:	d014      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002ed6:	68e2      	ldr	r2, [r4, #12]
 8002ed8:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d00f      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ee0:	4b20      	ldr	r3, [pc, #128]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002ee2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002ee4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ee8:	491d      	ldr	r1, [pc, #116]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002eea:	2001      	movs	r0, #1
 8002eec:	f8c1 0e40 	str.w	r0, [r1, #3648]	@ 0xe40
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ef0:	2000      	movs	r0, #0
 8002ef2:	f8c1 0e40 	str.w	r0, [r1, #3648]	@ 0xe40
      RCC->BDCR = tmpreg1;
 8002ef6:	671a      	str	r2, [r3, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002efa:	f013 0f01 	tst.w	r3, #1
 8002efe:	d113      	bne.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f00:	68e3      	ldr	r3, [r4, #12]
 8002f02:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8002f06:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8002f0a:	d01e      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x132>
 8002f0c:	4a15      	ldr	r2, [pc, #84]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002f0e:	6893      	ldr	r3, [r2, #8]
 8002f10:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002f14:	6093      	str	r3, [r2, #8]
 8002f16:	4913      	ldr	r1, [pc, #76]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002f18:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8002f1a:	68e2      	ldr	r2, [r4, #12]
 8002f1c:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002f20:	4313      	orrs	r3, r2
 8002f22:	670b      	str	r3, [r1, #112]	@ 0x70
  return HAL_OK;
 8002f24:	2000      	movs	r0, #0
 8002f26:	e783      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x18>
        tickstart = HAL_GetTick();
 8002f28:	f7fd fd52 	bl	80009d0 <HAL_GetTick>
 8002f2c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f32:	f013 0f02 	tst.w	r3, #2
 8002f36:	d1e3      	bne.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f38:	f7fd fd4a 	bl	80009d0 <HAL_GetTick>
 8002f3c:	1b40      	subs	r0, r0, r5
 8002f3e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002f42:	4298      	cmp	r0, r3
 8002f44:	d9f3      	bls.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x116>
            return HAL_TIMEOUT;
 8002f46:	2003      	movs	r0, #3
 8002f48:	e772      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f4a:	4906      	ldr	r1, [pc, #24]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002f4c:	688a      	ldr	r2, [r1, #8]
 8002f4e:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8002f52:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002f56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	608b      	str	r3, [r1, #8]
 8002f5e:	e7da      	b.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002f60:	42470000 	.word	0x42470000
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40007000 	.word	0x40007000

08002f6c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002f6c:	b538      	push	{r3, r4, r5, lr}
 8002f6e:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002f70:	6803      	ldr	r3, [r0, #0]
 8002f72:	4a0a      	ldr	r2, [pc, #40]	@ (8002f9c <HAL_RTC_WaitForSynchro+0x30>)
 8002f74:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f76:	f7fd fd2b 	bl	80009d0 <HAL_GetTick>
 8002f7a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002f7c:	6823      	ldr	r3, [r4, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f013 0f20 	tst.w	r3, #32
 8002f84:	d107      	bne.n	8002f96 <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002f86:	f7fd fd23 	bl	80009d0 <HAL_GetTick>
 8002f8a:	1b40      	subs	r0, r0, r5
 8002f8c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002f90:	d9f4      	bls.n	8002f7c <HAL_RTC_WaitForSynchro+0x10>
    {
      return HAL_TIMEOUT;
 8002f92:	2003      	movs	r0, #3
 8002f94:	e000      	b.n	8002f98 <HAL_RTC_WaitForSynchro+0x2c>
    }
  }

  return HAL_OK;
 8002f96:	2000      	movs	r0, #0
}
 8002f98:	bd38      	pop	{r3, r4, r5, pc}
 8002f9a:	bf00      	nop
 8002f9c:	00017f5f 	.word	0x00017f5f

08002fa0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002fa0:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002fa2:	6803      	ldr	r3, [r0, #0]
 8002fa4:	68da      	ldr	r2, [r3, #12]
 8002fa6:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8002faa:	d002      	beq.n	8002fb2 <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 8002fac:	2500      	movs	r5, #0
      }
    }
  }

  return status;
}
 8002fae:	4628      	mov	r0, r5
 8002fb0:	bd70      	pop	{r4, r5, r6, pc}
 8002fb2:	4604      	mov	r4, r0
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002fb4:	68da      	ldr	r2, [r3, #12]
 8002fb6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002fba:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8002fbc:	f7fd fd08 	bl	80009d0 <HAL_GetTick>
 8002fc0:	4606      	mov	r6, r0
  HAL_StatusTypeDef status = HAL_OK;
 8002fc2:	2500      	movs	r5, #0
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002fc4:	6823      	ldr	r3, [r4, #0]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002fcc:	d1ef      	bne.n	8002fae <RTC_EnterInitMode+0xe>
 8002fce:	2d00      	cmp	r5, #0
 8002fd0:	d1ed      	bne.n	8002fae <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002fd2:	f7fd fcfd 	bl	80009d0 <HAL_GetTick>
 8002fd6:	1b83      	subs	r3, r0, r6
 8002fd8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002fdc:	d9f2      	bls.n	8002fc4 <RTC_EnterInitMode+0x24>
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002fde:	2304      	movs	r3, #4
 8002fe0:	7763      	strb	r3, [r4, #29]
        status = HAL_ERROR;
 8002fe2:	2501      	movs	r5, #1
 8002fe4:	e7ee      	b.n	8002fc4 <RTC_EnterInitMode+0x24>

08002fe6 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002fe6:	6802      	ldr	r2, [r0, #0]
 8002fe8:	68d3      	ldr	r3, [r2, #12]
 8002fea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002fee:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002ff0:	6803      	ldr	r3, [r0, #0]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f013 0f20 	tst.w	r3, #32
 8002ff8:	d001      	beq.n	8002ffe <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8002ffa:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8002ffc:	4770      	bx	lr
{
 8002ffe:	b510      	push	{r4, lr}
 8003000:	4604      	mov	r4, r0
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003002:	f7ff ffb3 	bl	8002f6c <HAL_RTC_WaitForSynchro>
 8003006:	b110      	cbz	r0, 800300e <RTC_ExitInitMode+0x28>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003008:	2304      	movs	r3, #4
 800300a:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 800300c:	2001      	movs	r0, #1
}
 800300e:	bd10      	pop	{r4, pc}

08003010 <HAL_RTC_Init>:
  if (hrtc == NULL)
 8003010:	2800      	cmp	r0, #0
 8003012:	d04a      	beq.n	80030aa <HAL_RTC_Init+0x9a>
{
 8003014:	b510      	push	{r4, lr}
 8003016:	4604      	mov	r4, r0
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003018:	7f43      	ldrb	r3, [r0, #29]
 800301a:	b153      	cbz	r3, 8003032 <HAL_RTC_Init+0x22>
  hrtc->State = HAL_RTC_STATE_BUSY;
 800301c:	2302      	movs	r3, #2
 800301e:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003020:	6823      	ldr	r3, [r4, #0]
 8003022:	68da      	ldr	r2, [r3, #12]
 8003024:	f012 0f10 	tst.w	r2, #16
 8003028:	d007      	beq.n	800303a <HAL_RTC_Init+0x2a>
    status = HAL_OK;
 800302a:	2000      	movs	r0, #0
    hrtc->State = HAL_RTC_STATE_READY;
 800302c:	2301      	movs	r3, #1
 800302e:	7763      	strb	r3, [r4, #29]
}
 8003030:	bd10      	pop	{r4, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8003032:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8003034:	f7fe fb8a 	bl	800174c <HAL_RTC_MspInit>
 8003038:	e7f0      	b.n	800301c <HAL_RTC_Init+0xc>
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800303a:	22ca      	movs	r2, #202	@ 0xca
 800303c:	625a      	str	r2, [r3, #36]	@ 0x24
 800303e:	6823      	ldr	r3, [r4, #0]
 8003040:	2253      	movs	r2, #83	@ 0x53
 8003042:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 8003044:	4620      	mov	r0, r4
 8003046:	f7ff ffab 	bl	8002fa0 <RTC_EnterInitMode>
    if (status == HAL_OK)
 800304a:	b128      	cbz	r0, 8003058 <HAL_RTC_Init+0x48>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800304c:	6823      	ldr	r3, [r4, #0]
 800304e:	22ff      	movs	r2, #255	@ 0xff
 8003050:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 8003052:	2800      	cmp	r0, #0
 8003054:	d1ec      	bne.n	8003030 <HAL_RTC_Init+0x20>
 8003056:	e7e9      	b.n	800302c <HAL_RTC_Init+0x1c>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003058:	6822      	ldr	r2, [r4, #0]
 800305a:	6893      	ldr	r3, [r2, #8]
 800305c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003060:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003064:	6093      	str	r3, [r2, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003066:	6821      	ldr	r1, [r4, #0]
 8003068:	688a      	ldr	r2, [r1, #8]
 800306a:	6863      	ldr	r3, [r4, #4]
 800306c:	6920      	ldr	r0, [r4, #16]
 800306e:	4303      	orrs	r3, r0
 8003070:	6960      	ldr	r0, [r4, #20]
 8003072:	4303      	orrs	r3, r0
 8003074:	4313      	orrs	r3, r2
 8003076:	608b      	str	r3, [r1, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003078:	6823      	ldr	r3, [r4, #0]
 800307a:	68e2      	ldr	r2, [r4, #12]
 800307c:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800307e:	6822      	ldr	r2, [r4, #0]
 8003080:	6913      	ldr	r3, [r2, #16]
 8003082:	68a1      	ldr	r1, [r4, #8]
 8003084:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8003088:	6113      	str	r3, [r2, #16]
      status = RTC_ExitInitMode(hrtc);
 800308a:	4620      	mov	r0, r4
 800308c:	f7ff ffab 	bl	8002fe6 <RTC_ExitInitMode>
    if (status == HAL_OK)
 8003090:	2800      	cmp	r0, #0
 8003092:	d1db      	bne.n	800304c <HAL_RTC_Init+0x3c>
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003094:	6822      	ldr	r2, [r4, #0]
 8003096:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003098:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800309c:	6413      	str	r3, [r2, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800309e:	6822      	ldr	r2, [r4, #0]
 80030a0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80030a2:	69a1      	ldr	r1, [r4, #24]
 80030a4:	430b      	orrs	r3, r1
 80030a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80030a8:	e7d0      	b.n	800304c <HAL_RTC_Init+0x3c>
    return HAL_ERROR;
 80030aa:	2001      	movs	r0, #1
}
 80030ac:	4770      	bx	lr

080030ae <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80030ae:	2800      	cmp	r0, #0
 80030b0:	d05a      	beq.n	8003168 <HAL_SPI_Init+0xba>
{
 80030b2:	b510      	push	{r4, lr}
 80030b4:	4604      	mov	r4, r0
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80030b6:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80030b8:	b933      	cbnz	r3, 80030c8 <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80030ba:	6843      	ldr	r3, [r0, #4]
 80030bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80030c0:	d005      	beq.n	80030ce <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030c2:	2300      	movs	r3, #0
 80030c4:	61c3      	str	r3, [r0, #28]
 80030c6:	e002      	b.n	80030ce <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80030c8:	2300      	movs	r3, #0
 80030ca:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80030cc:	6143      	str	r3, [r0, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030ce:	2300      	movs	r3, #0
 80030d0:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80030d2:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d040      	beq.n	800315c <HAL_SPI_Init+0xae>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80030da:	2302      	movs	r3, #2
 80030dc:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80030e0:	6822      	ldr	r2, [r4, #0]
 80030e2:	6813      	ldr	r3, [r2, #0]
 80030e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80030e8:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80030ea:	6863      	ldr	r3, [r4, #4]
 80030ec:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 80030f0:	68a2      	ldr	r2, [r4, #8]
 80030f2:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 80030f6:	4313      	orrs	r3, r2
 80030f8:	68e2      	ldr	r2, [r4, #12]
 80030fa:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80030fe:	4313      	orrs	r3, r2
 8003100:	6922      	ldr	r2, [r4, #16]
 8003102:	f002 0202 	and.w	r2, r2, #2
 8003106:	4313      	orrs	r3, r2
 8003108:	6962      	ldr	r2, [r4, #20]
 800310a:	f002 0201 	and.w	r2, r2, #1
 800310e:	4313      	orrs	r3, r2
 8003110:	69a2      	ldr	r2, [r4, #24]
 8003112:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8003116:	4313      	orrs	r3, r2
 8003118:	69e2      	ldr	r2, [r4, #28]
 800311a:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800311e:	4313      	orrs	r3, r2
 8003120:	6a22      	ldr	r2, [r4, #32]
 8003122:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8003126:	4313      	orrs	r3, r2
 8003128:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800312a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800312e:	6821      	ldr	r1, [r4, #0]
 8003130:	4313      	orrs	r3, r2
 8003132:	600b      	str	r3, [r1, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003134:	8b63      	ldrh	r3, [r4, #26]
 8003136:	f003 0304 	and.w	r3, r3, #4
 800313a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800313c:	f002 0210 	and.w	r2, r2, #16
 8003140:	6821      	ldr	r1, [r4, #0]
 8003142:	4313      	orrs	r3, r2
 8003144:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003146:	6822      	ldr	r2, [r4, #0]
 8003148:	69d3      	ldr	r3, [r2, #28]
 800314a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800314e:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003150:	2000      	movs	r0, #0
 8003152:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003154:	2301      	movs	r3, #1
 8003156:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  return HAL_OK;
}
 800315a:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 800315c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8003160:	4620      	mov	r0, r4
 8003162:	f7fe fb17 	bl	8001794 <HAL_SPI_MspInit>
 8003166:	e7b8      	b.n	80030da <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8003168:	2001      	movs	r0, #1
}
 800316a:	4770      	bx	lr

0800316c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800316c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800316e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003170:	6a02      	ldr	r2, [r0, #32]
 8003172:	f022 0201 	bic.w	r2, r2, #1
 8003176:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003178:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800317a:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800317c:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003180:	680c      	ldr	r4, [r1, #0]
 8003182:	ea44 040c 	orr.w	r4, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003186:	f023 0c02 	bic.w	ip, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800318a:	688b      	ldr	r3, [r1, #8]
 800318c:	ea43 030c 	orr.w	r3, r3, ip

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003190:	4d11      	ldr	r5, [pc, #68]	@ (80031d8 <TIM_OC1_SetConfig+0x6c>)
 8003192:	42a8      	cmp	r0, r5
 8003194:	d003      	beq.n	800319e <TIM_OC1_SetConfig+0x32>
 8003196:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800319a:	42a8      	cmp	r0, r5
 800319c:	d105      	bne.n	80031aa <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800319e:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80031a2:	68cd      	ldr	r5, [r1, #12]
 80031a4:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031a6:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031aa:	4d0b      	ldr	r5, [pc, #44]	@ (80031d8 <TIM_OC1_SetConfig+0x6c>)
 80031ac:	42a8      	cmp	r0, r5
 80031ae:	d003      	beq.n	80031b8 <TIM_OC1_SetConfig+0x4c>
 80031b0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80031b4:	42a8      	cmp	r0, r5
 80031b6:	d107      	bne.n	80031c8 <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031b8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031bc:	694d      	ldr	r5, [r1, #20]
 80031be:	ea45 0c02 	orr.w	ip, r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031c2:	698a      	ldr	r2, [r1, #24]
 80031c4:	ea42 020c 	orr.w	r2, r2, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031c8:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031ca:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80031cc:	684a      	ldr	r2, [r1, #4]
 80031ce:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031d0:	6203      	str	r3, [r0, #32]
}
 80031d2:	bc30      	pop	{r4, r5}
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	40010000 	.word	0x40010000

080031dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031dc:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031de:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031e0:	6a02      	ldr	r2, [r0, #32]
 80031e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031e6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031e8:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031ea:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031ec:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031f0:	680c      	ldr	r4, [r1, #0]
 80031f2:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80031f6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80031fa:	688c      	ldr	r4, [r1, #8]
 80031fc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003200:	4c11      	ldr	r4, [pc, #68]	@ (8003248 <TIM_OC3_SetConfig+0x6c>)
 8003202:	42a0      	cmp	r0, r4
 8003204:	d003      	beq.n	800320e <TIM_OC3_SetConfig+0x32>
 8003206:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800320a:	42a0      	cmp	r0, r4
 800320c:	d106      	bne.n	800321c <TIM_OC3_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800320e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003212:	68cc      	ldr	r4, [r1, #12]
 8003214:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003218:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800321c:	4c0a      	ldr	r4, [pc, #40]	@ (8003248 <TIM_OC3_SetConfig+0x6c>)
 800321e:	42a0      	cmp	r0, r4
 8003220:	d003      	beq.n	800322a <TIM_OC3_SetConfig+0x4e>
 8003222:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003226:	42a0      	cmp	r0, r4
 8003228:	d107      	bne.n	800323a <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800322a:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800322e:	694c      	ldr	r4, [r1, #20]
 8003230:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003234:	698c      	ldr	r4, [r1, #24]
 8003236:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800323a:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800323c:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800323e:	684a      	ldr	r2, [r1, #4]
 8003240:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003242:	6203      	str	r3, [r0, #32]
}
 8003244:	bc30      	pop	{r4, r5}
 8003246:	4770      	bx	lr
 8003248:	40010000 	.word	0x40010000

0800324c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800324c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800324e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003250:	6a02      	ldr	r2, [r0, #32]
 8003252:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003256:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003258:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800325a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800325c:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003260:	680d      	ldr	r5, [r1, #0]
 8003262:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003266:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800326a:	688d      	ldr	r5, [r1, #8]
 800326c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003270:	4d09      	ldr	r5, [pc, #36]	@ (8003298 <TIM_OC4_SetConfig+0x4c>)
 8003272:	42a8      	cmp	r0, r5
 8003274:	d003      	beq.n	800327e <TIM_OC4_SetConfig+0x32>
 8003276:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800327a:	42a8      	cmp	r0, r5
 800327c:	d104      	bne.n	8003288 <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800327e:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003282:	694d      	ldr	r5, [r1, #20]
 8003284:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003288:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800328a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800328c:	684a      	ldr	r2, [r1, #4]
 800328e:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003290:	6203      	str	r3, [r0, #32]
}
 8003292:	bc30      	pop	{r4, r5}
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	40010000 	.word	0x40010000

0800329c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800329c:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800329e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032a0:	6a04      	ldr	r4, [r0, #32]
 80032a2:	f024 0401 	bic.w	r4, r4, #1
 80032a6:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032a8:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032aa:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032ae:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032b2:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80032b6:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032b8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80032ba:	6203      	str	r3, [r0, #32]
}
 80032bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032c0:	4770      	bx	lr

080032c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032c2:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80032c4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032c6:	6a04      	ldr	r4, [r0, #32]
 80032c8:	f024 0410 	bic.w	r4, r4, #16
 80032cc:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032ce:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032d0:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032d4:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032d8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80032dc:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032e0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80032e2:	6203      	str	r3, [r0, #32]
}
 80032e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032e8:	4770      	bx	lr

080032ea <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80032ea:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80032ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032f0:	430b      	orrs	r3, r1
 80032f2:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032f6:	6083      	str	r3, [r0, #8]
}
 80032f8:	4770      	bx	lr

080032fa <HAL_TIM_OC_MspInit>:
}
 80032fa:	4770      	bx	lr

080032fc <HAL_TIM_PWM_MspInit>:
}
 80032fc:	4770      	bx	lr
	...

08003300 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003300:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003302:	4a32      	ldr	r2, [pc, #200]	@ (80033cc <TIM_Base_SetConfig+0xcc>)
 8003304:	4290      	cmp	r0, r2
 8003306:	d012      	beq.n	800332e <TIM_Base_SetConfig+0x2e>
 8003308:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800330c:	d00f      	beq.n	800332e <TIM_Base_SetConfig+0x2e>
 800330e:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8003312:	4290      	cmp	r0, r2
 8003314:	d00b      	beq.n	800332e <TIM_Base_SetConfig+0x2e>
 8003316:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800331a:	4290      	cmp	r0, r2
 800331c:	d007      	beq.n	800332e <TIM_Base_SetConfig+0x2e>
 800331e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003322:	4290      	cmp	r0, r2
 8003324:	d003      	beq.n	800332e <TIM_Base_SetConfig+0x2e>
 8003326:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800332a:	4290      	cmp	r0, r2
 800332c:	d103      	bne.n	8003336 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800332e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003332:	684a      	ldr	r2, [r1, #4]
 8003334:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003336:	4a25      	ldr	r2, [pc, #148]	@ (80033cc <TIM_Base_SetConfig+0xcc>)
 8003338:	4290      	cmp	r0, r2
 800333a:	d02a      	beq.n	8003392 <TIM_Base_SetConfig+0x92>
 800333c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8003340:	d027      	beq.n	8003392 <TIM_Base_SetConfig+0x92>
 8003342:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8003346:	4290      	cmp	r0, r2
 8003348:	d023      	beq.n	8003392 <TIM_Base_SetConfig+0x92>
 800334a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800334e:	4290      	cmp	r0, r2
 8003350:	d01f      	beq.n	8003392 <TIM_Base_SetConfig+0x92>
 8003352:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003356:	4290      	cmp	r0, r2
 8003358:	d01b      	beq.n	8003392 <TIM_Base_SetConfig+0x92>
 800335a:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800335e:	4290      	cmp	r0, r2
 8003360:	d017      	beq.n	8003392 <TIM_Base_SetConfig+0x92>
 8003362:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8003366:	4290      	cmp	r0, r2
 8003368:	d013      	beq.n	8003392 <TIM_Base_SetConfig+0x92>
 800336a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800336e:	4290      	cmp	r0, r2
 8003370:	d00f      	beq.n	8003392 <TIM_Base_SetConfig+0x92>
 8003372:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003376:	4290      	cmp	r0, r2
 8003378:	d00b      	beq.n	8003392 <TIM_Base_SetConfig+0x92>
 800337a:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800337e:	4290      	cmp	r0, r2
 8003380:	d007      	beq.n	8003392 <TIM_Base_SetConfig+0x92>
 8003382:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003386:	4290      	cmp	r0, r2
 8003388:	d003      	beq.n	8003392 <TIM_Base_SetConfig+0x92>
 800338a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800338e:	4290      	cmp	r0, r2
 8003390:	d103      	bne.n	800339a <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003392:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003396:	68ca      	ldr	r2, [r1, #12]
 8003398:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800339a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800339e:	694a      	ldr	r2, [r1, #20]
 80033a0:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033a2:	688a      	ldr	r2, [r1, #8]
 80033a4:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80033a6:	680a      	ldr	r2, [r1, #0]
 80033a8:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033aa:	4a08      	ldr	r2, [pc, #32]	@ (80033cc <TIM_Base_SetConfig+0xcc>)
 80033ac:	4290      	cmp	r0, r2
 80033ae:	d003      	beq.n	80033b8 <TIM_Base_SetConfig+0xb8>
 80033b0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80033b4:	4290      	cmp	r0, r2
 80033b6:	d101      	bne.n	80033bc <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 80033b8:	690a      	ldr	r2, [r1, #16]
 80033ba:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80033bc:	6802      	ldr	r2, [r0, #0]
 80033be:	f042 0204 	orr.w	r2, r2, #4
 80033c2:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 80033c4:	2201      	movs	r2, #1
 80033c6:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 80033c8:	6003      	str	r3, [r0, #0]
}
 80033ca:	4770      	bx	lr
 80033cc:	40010000 	.word	0x40010000

080033d0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80033d0:	b340      	cbz	r0, 8003424 <HAL_TIM_Base_Init+0x54>
{
 80033d2:	b510      	push	{r4, lr}
 80033d4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80033d6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80033da:	b1f3      	cbz	r3, 800341a <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80033dc:	2302      	movs	r3, #2
 80033de:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033e2:	4621      	mov	r1, r4
 80033e4:	f851 0b04 	ldr.w	r0, [r1], #4
 80033e8:	f7ff ff8a 	bl	8003300 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033ec:	2301      	movs	r3, #1
 80033ee:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033f2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80033f6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80033fa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80033fe:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003402:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003406:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800340a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800340e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003412:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003416:	2000      	movs	r0, #0
}
 8003418:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800341a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800341e:	f7fe fa61 	bl	80018e4 <HAL_TIM_Base_MspInit>
 8003422:	e7db      	b.n	80033dc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003424:	2001      	movs	r0, #1
}
 8003426:	4770      	bx	lr

08003428 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8003428:	b340      	cbz	r0, 800347c <HAL_TIM_OC_Init+0x54>
{
 800342a:	b510      	push	{r4, lr}
 800342c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800342e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003432:	b1f3      	cbz	r3, 8003472 <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003434:	2302      	movs	r3, #2
 8003436:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800343a:	4621      	mov	r1, r4
 800343c:	f851 0b04 	ldr.w	r0, [r1], #4
 8003440:	f7ff ff5e 	bl	8003300 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003444:	2301      	movs	r3, #1
 8003446:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800344a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800344e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003452:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003456:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800345a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800345e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003462:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003466:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800346a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800346e:	2000      	movs	r0, #0
}
 8003470:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003472:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 8003476:	f7ff ff40 	bl	80032fa <HAL_TIM_OC_MspInit>
 800347a:	e7db      	b.n	8003434 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 800347c:	2001      	movs	r0, #1
}
 800347e:	4770      	bx	lr

08003480 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003480:	b340      	cbz	r0, 80034d4 <HAL_TIM_PWM_Init+0x54>
{
 8003482:	b510      	push	{r4, lr}
 8003484:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003486:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800348a:	b1f3      	cbz	r3, 80034ca <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800348c:	2302      	movs	r3, #2
 800348e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003492:	4621      	mov	r1, r4
 8003494:	f851 0b04 	ldr.w	r0, [r1], #4
 8003498:	f7ff ff32 	bl	8003300 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800349c:	2301      	movs	r3, #1
 800349e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034a2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80034a6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80034aa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80034ae:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034b2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80034b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034ba:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80034be:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80034c2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80034c6:	2000      	movs	r0, #0
}
 80034c8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80034ca:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80034ce:	f7ff ff15 	bl	80032fc <HAL_TIM_PWM_MspInit>
 80034d2:	e7db      	b.n	800348c <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80034d4:	2001      	movs	r0, #1
}
 80034d6:	4770      	bx	lr

080034d8 <TIM_OC2_SetConfig>:
{
 80034d8:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 80034da:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034dc:	6a02      	ldr	r2, [r0, #32]
 80034de:	f022 0210 	bic.w	r2, r2, #16
 80034e2:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80034e4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80034e6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034e8:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034ec:	680d      	ldr	r5, [r1, #0]
 80034ee:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80034f2:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034f6:	688d      	ldr	r5, [r1, #8]
 80034f8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034fc:	4d11      	ldr	r5, [pc, #68]	@ (8003544 <TIM_OC2_SetConfig+0x6c>)
 80034fe:	42a8      	cmp	r0, r5
 8003500:	d003      	beq.n	800350a <TIM_OC2_SetConfig+0x32>
 8003502:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003506:	42a8      	cmp	r0, r5
 8003508:	d106      	bne.n	8003518 <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 800350a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800350e:	68cd      	ldr	r5, [r1, #12]
 8003510:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003514:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003518:	4d0a      	ldr	r5, [pc, #40]	@ (8003544 <TIM_OC2_SetConfig+0x6c>)
 800351a:	42a8      	cmp	r0, r5
 800351c:	d003      	beq.n	8003526 <TIM_OC2_SetConfig+0x4e>
 800351e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003522:	42a8      	cmp	r0, r5
 8003524:	d107      	bne.n	8003536 <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003526:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800352a:	694d      	ldr	r5, [r1, #20]
 800352c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003530:	698d      	ldr	r5, [r1, #24]
 8003532:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003536:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003538:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800353a:	684a      	ldr	r2, [r1, #4]
 800353c:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800353e:	6203      	str	r3, [r0, #32]
}
 8003540:	bc30      	pop	{r4, r5}
 8003542:	4770      	bx	lr
 8003544:	40010000 	.word	0x40010000

08003548 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8003548:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800354c:	2b01      	cmp	r3, #1
 800354e:	d028      	beq.n	80035a2 <HAL_TIM_OC_ConfigChannel+0x5a>
{
 8003550:	b510      	push	{r4, lr}
 8003552:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003554:	2301      	movs	r3, #1
 8003556:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800355a:	2a0c      	cmp	r2, #12
 800355c:	d81c      	bhi.n	8003598 <HAL_TIM_OC_ConfigChannel+0x50>
 800355e:	e8df f002 	tbb	[pc, r2]
 8003562:	1b07      	.short	0x1b07
 8003564:	1b0c1b1b 	.word	0x1b0c1b1b
 8003568:	1b111b1b 	.word	0x1b111b1b
 800356c:	1b1b      	.short	0x1b1b
 800356e:	16          	.byte	0x16
 800356f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003570:	6800      	ldr	r0, [r0, #0]
 8003572:	f7ff fdfb 	bl	800316c <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003576:	2000      	movs	r0, #0
      break;
 8003578:	e00f      	b.n	800359a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800357a:	6800      	ldr	r0, [r0, #0]
 800357c:	f7ff ffac 	bl	80034d8 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003580:	2000      	movs	r0, #0
      break;
 8003582:	e00a      	b.n	800359a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003584:	6800      	ldr	r0, [r0, #0]
 8003586:	f7ff fe29 	bl	80031dc <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800358a:	2000      	movs	r0, #0
      break;
 800358c:	e005      	b.n	800359a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800358e:	6800      	ldr	r0, [r0, #0]
 8003590:	f7ff fe5c 	bl	800324c <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003594:	2000      	movs	r0, #0
      break;
 8003596:	e000      	b.n	800359a <HAL_TIM_OC_ConfigChannel+0x52>
  switch (Channel)
 8003598:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800359a:	2300      	movs	r3, #0
 800359c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80035a0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 80035a2:	2002      	movs	r0, #2
}
 80035a4:	4770      	bx	lr

080035a6 <HAL_TIM_PWM_ConfigChannel>:
{
 80035a6:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80035a8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d066      	beq.n	800367e <HAL_TIM_PWM_ConfigChannel+0xd8>
 80035b0:	4604      	mov	r4, r0
 80035b2:	460d      	mov	r5, r1
 80035b4:	2301      	movs	r3, #1
 80035b6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80035ba:	2a0c      	cmp	r2, #12
 80035bc:	d85a      	bhi.n	8003674 <HAL_TIM_PWM_ConfigChannel+0xce>
 80035be:	e8df f002 	tbb	[pc, r2]
 80035c2:	5907      	.short	0x5907
 80035c4:	591b5959 	.word	0x591b5959
 80035c8:	59305959 	.word	0x59305959
 80035cc:	5959      	.short	0x5959
 80035ce:	44          	.byte	0x44
 80035cf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035d0:	6800      	ldr	r0, [r0, #0]
 80035d2:	f7ff fdcb 	bl	800316c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035d6:	6822      	ldr	r2, [r4, #0]
 80035d8:	6993      	ldr	r3, [r2, #24]
 80035da:	f043 0308 	orr.w	r3, r3, #8
 80035de:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035e0:	6822      	ldr	r2, [r4, #0]
 80035e2:	6993      	ldr	r3, [r2, #24]
 80035e4:	f023 0304 	bic.w	r3, r3, #4
 80035e8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035ea:	6822      	ldr	r2, [r4, #0]
 80035ec:	6993      	ldr	r3, [r2, #24]
 80035ee:	6929      	ldr	r1, [r5, #16]
 80035f0:	430b      	orrs	r3, r1
 80035f2:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80035f4:	2000      	movs	r0, #0
      break;
 80035f6:	e03e      	b.n	8003676 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035f8:	6800      	ldr	r0, [r0, #0]
 80035fa:	f7ff ff6d 	bl	80034d8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035fe:	6822      	ldr	r2, [r4, #0]
 8003600:	6993      	ldr	r3, [r2, #24]
 8003602:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003606:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003608:	6822      	ldr	r2, [r4, #0]
 800360a:	6993      	ldr	r3, [r2, #24]
 800360c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003610:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003612:	6822      	ldr	r2, [r4, #0]
 8003614:	6993      	ldr	r3, [r2, #24]
 8003616:	6929      	ldr	r1, [r5, #16]
 8003618:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800361c:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800361e:	2000      	movs	r0, #0
      break;
 8003620:	e029      	b.n	8003676 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003622:	6800      	ldr	r0, [r0, #0]
 8003624:	f7ff fdda 	bl	80031dc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003628:	6822      	ldr	r2, [r4, #0]
 800362a:	69d3      	ldr	r3, [r2, #28]
 800362c:	f043 0308 	orr.w	r3, r3, #8
 8003630:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003632:	6822      	ldr	r2, [r4, #0]
 8003634:	69d3      	ldr	r3, [r2, #28]
 8003636:	f023 0304 	bic.w	r3, r3, #4
 800363a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800363c:	6822      	ldr	r2, [r4, #0]
 800363e:	69d3      	ldr	r3, [r2, #28]
 8003640:	6929      	ldr	r1, [r5, #16]
 8003642:	430b      	orrs	r3, r1
 8003644:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003646:	2000      	movs	r0, #0
      break;
 8003648:	e015      	b.n	8003676 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800364a:	6800      	ldr	r0, [r0, #0]
 800364c:	f7ff fdfe 	bl	800324c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003650:	6822      	ldr	r2, [r4, #0]
 8003652:	69d3      	ldr	r3, [r2, #28]
 8003654:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003658:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800365a:	6822      	ldr	r2, [r4, #0]
 800365c:	69d3      	ldr	r3, [r2, #28]
 800365e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003662:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003664:	6822      	ldr	r2, [r4, #0]
 8003666:	69d3      	ldr	r3, [r2, #28]
 8003668:	6929      	ldr	r1, [r5, #16]
 800366a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800366e:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003670:	2000      	movs	r0, #0
      break;
 8003672:	e000      	b.n	8003676 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8003674:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003676:	2300      	movs	r3, #0
 8003678:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800367c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 800367e:	2002      	movs	r0, #2
 8003680:	e7fc      	b.n	800367c <HAL_TIM_PWM_ConfigChannel+0xd6>

08003682 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003682:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003684:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003686:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800368a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800368e:	430a      	orrs	r2, r1
 8003690:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003694:	6082      	str	r2, [r0, #8]
}
 8003696:	f85d 4b04 	ldr.w	r4, [sp], #4
 800369a:	4770      	bx	lr

0800369c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800369c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d078      	beq.n	8003796 <HAL_TIM_ConfigClockSource+0xfa>
{
 80036a4:	b510      	push	{r4, lr}
 80036a6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80036a8:	2301      	movs	r3, #1
 80036aa:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80036ae:	2302      	movs	r3, #2
 80036b0:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80036b4:	6802      	ldr	r2, [r0, #0]
 80036b6:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036b8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036bc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 80036c0:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80036c2:	680b      	ldr	r3, [r1, #0]
 80036c4:	2b60      	cmp	r3, #96	@ 0x60
 80036c6:	d04c      	beq.n	8003762 <HAL_TIM_ConfigClockSource+0xc6>
 80036c8:	d823      	bhi.n	8003712 <HAL_TIM_ConfigClockSource+0x76>
 80036ca:	2b40      	cmp	r3, #64	@ 0x40
 80036cc:	d054      	beq.n	8003778 <HAL_TIM_ConfigClockSource+0xdc>
 80036ce:	d811      	bhi.n	80036f4 <HAL_TIM_ConfigClockSource+0x58>
 80036d0:	2b20      	cmp	r3, #32
 80036d2:	d003      	beq.n	80036dc <HAL_TIM_ConfigClockSource+0x40>
 80036d4:	d80a      	bhi.n	80036ec <HAL_TIM_ConfigClockSource+0x50>
 80036d6:	b10b      	cbz	r3, 80036dc <HAL_TIM_ConfigClockSource+0x40>
 80036d8:	2b10      	cmp	r3, #16
 80036da:	d105      	bne.n	80036e8 <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036dc:	4619      	mov	r1, r3
 80036de:	6820      	ldr	r0, [r4, #0]
 80036e0:	f7ff fe03 	bl	80032ea <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80036e4:	2000      	movs	r0, #0
      break;
 80036e6:	e028      	b.n	800373a <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80036e8:	2001      	movs	r0, #1
 80036ea:	e026      	b.n	800373a <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80036ec:	2b30      	cmp	r3, #48	@ 0x30
 80036ee:	d0f5      	beq.n	80036dc <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 80036f0:	2001      	movs	r0, #1
 80036f2:	e022      	b.n	800373a <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80036f4:	2b50      	cmp	r3, #80	@ 0x50
 80036f6:	d10a      	bne.n	800370e <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036f8:	68ca      	ldr	r2, [r1, #12]
 80036fa:	6849      	ldr	r1, [r1, #4]
 80036fc:	6800      	ldr	r0, [r0, #0]
 80036fe:	f7ff fdcd 	bl	800329c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003702:	2150      	movs	r1, #80	@ 0x50
 8003704:	6820      	ldr	r0, [r4, #0]
 8003706:	f7ff fdf0 	bl	80032ea <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800370a:	2000      	movs	r0, #0
      break;
 800370c:	e015      	b.n	800373a <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800370e:	2001      	movs	r0, #1
 8003710:	e013      	b.n	800373a <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8003712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003716:	d03a      	beq.n	800378e <HAL_TIM_ConfigClockSource+0xf2>
 8003718:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800371c:	d014      	beq.n	8003748 <HAL_TIM_ConfigClockSource+0xac>
 800371e:	2b70      	cmp	r3, #112	@ 0x70
 8003720:	d137      	bne.n	8003792 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8003722:	68cb      	ldr	r3, [r1, #12]
 8003724:	684a      	ldr	r2, [r1, #4]
 8003726:	6889      	ldr	r1, [r1, #8]
 8003728:	6800      	ldr	r0, [r0, #0]
 800372a:	f7ff ffaa 	bl	8003682 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800372e:	6822      	ldr	r2, [r4, #0]
 8003730:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003732:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003736:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003738:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800373a:	2301      	movs	r3, #1
 800373c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8003740:	2300      	movs	r3, #0
 8003742:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8003746:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8003748:	68cb      	ldr	r3, [r1, #12]
 800374a:	684a      	ldr	r2, [r1, #4]
 800374c:	6889      	ldr	r1, [r1, #8]
 800374e:	6800      	ldr	r0, [r0, #0]
 8003750:	f7ff ff97 	bl	8003682 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003754:	6822      	ldr	r2, [r4, #0]
 8003756:	6893      	ldr	r3, [r2, #8]
 8003758:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800375c:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800375e:	2000      	movs	r0, #0
      break;
 8003760:	e7eb      	b.n	800373a <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003762:	68ca      	ldr	r2, [r1, #12]
 8003764:	6849      	ldr	r1, [r1, #4]
 8003766:	6800      	ldr	r0, [r0, #0]
 8003768:	f7ff fdab 	bl	80032c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800376c:	2160      	movs	r1, #96	@ 0x60
 800376e:	6820      	ldr	r0, [r4, #0]
 8003770:	f7ff fdbb 	bl	80032ea <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003774:	2000      	movs	r0, #0
      break;
 8003776:	e7e0      	b.n	800373a <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003778:	68ca      	ldr	r2, [r1, #12]
 800377a:	6849      	ldr	r1, [r1, #4]
 800377c:	6800      	ldr	r0, [r0, #0]
 800377e:	f7ff fd8d 	bl	800329c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003782:	2140      	movs	r1, #64	@ 0x40
 8003784:	6820      	ldr	r0, [r4, #0]
 8003786:	f7ff fdb0 	bl	80032ea <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800378a:	2000      	movs	r0, #0
      break;
 800378c:	e7d5      	b.n	800373a <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 800378e:	2000      	movs	r0, #0
 8003790:	e7d3      	b.n	800373a <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8003792:	2001      	movs	r0, #1
 8003794:	e7d1      	b.n	800373a <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 8003796:	2002      	movs	r0, #2
}
 8003798:	4770      	bx	lr
	...

0800379c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800379c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80037a0:	2a01      	cmp	r2, #1
 80037a2:	d03d      	beq.n	8003820 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 80037a4:	b410      	push	{r4}
 80037a6:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80037a8:	2201      	movs	r2, #1
 80037aa:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ae:	2202      	movs	r2, #2
 80037b0:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037b4:	6802      	ldr	r2, [r0, #0]
 80037b6:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037b8:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037ba:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037be:	6808      	ldr	r0, [r1, #0]
 80037c0:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037c4:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	4816      	ldr	r0, [pc, #88]	@ (8003824 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 80037ca:	4282      	cmp	r2, r0
 80037cc:	d01a      	beq.n	8003804 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80037ce:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80037d2:	d017      	beq.n	8003804 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80037d4:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 80037d8:	4282      	cmp	r2, r0
 80037da:	d013      	beq.n	8003804 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80037dc:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80037e0:	4282      	cmp	r2, r0
 80037e2:	d00f      	beq.n	8003804 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80037e4:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80037e8:	4282      	cmp	r2, r0
 80037ea:	d00b      	beq.n	8003804 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80037ec:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 80037f0:	4282      	cmp	r2, r0
 80037f2:	d007      	beq.n	8003804 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80037f4:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 80037f8:	4282      	cmp	r2, r0
 80037fa:	d003      	beq.n	8003804 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80037fc:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8003800:	4282      	cmp	r2, r0
 8003802:	d104      	bne.n	800380e <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003804:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003808:	6849      	ldr	r1, [r1, #4]
 800380a:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800380c:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800380e:	2201      	movs	r2, #1
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003814:	2000      	movs	r0, #0
 8003816:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 800381a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800381e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003820:	2002      	movs	r0, #2
}
 8003822:	4770      	bx	lr
 8003824:	40010000 	.word	0x40010000

08003828 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003828:	b510      	push	{r4, lr}
 800382a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800382c:	6802      	ldr	r2, [r0, #0]
 800382e:	6913      	ldr	r3, [r2, #16]
 8003830:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003834:	68c1      	ldr	r1, [r0, #12]
 8003836:	430b      	orrs	r3, r1
 8003838:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800383a:	6883      	ldr	r3, [r0, #8]
 800383c:	6902      	ldr	r2, [r0, #16]
 800383e:	431a      	orrs	r2, r3
 8003840:	6943      	ldr	r3, [r0, #20]
 8003842:	431a      	orrs	r2, r3
 8003844:	69c3      	ldr	r3, [r0, #28]
 8003846:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8003848:	6801      	ldr	r1, [r0, #0]
 800384a:	68cb      	ldr	r3, [r1, #12]
 800384c:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8003850:	f023 030c 	bic.w	r3, r3, #12
 8003854:	4313      	orrs	r3, r2
 8003856:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003858:	6802      	ldr	r2, [r0, #0]
 800385a:	6953      	ldr	r3, [r2, #20]
 800385c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003860:	6981      	ldr	r1, [r0, #24]
 8003862:	430b      	orrs	r3, r1
 8003864:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003866:	6803      	ldr	r3, [r0, #0]
 8003868:	4a31      	ldr	r2, [pc, #196]	@ (8003930 <UART_SetConfig+0x108>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d006      	beq.n	800387c <UART_SetConfig+0x54>
 800386e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003872:	4293      	cmp	r3, r2
 8003874:	d002      	beq.n	800387c <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003876:	f7ff faaf 	bl	8002dd8 <HAL_RCC_GetPCLK1Freq>
 800387a:	e001      	b.n	8003880 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 800387c:	f7ff fabc 	bl	8002df8 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003880:	69e3      	ldr	r3, [r4, #28]
 8003882:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003886:	d029      	beq.n	80038dc <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003888:	2100      	movs	r1, #0
 800388a:	1803      	adds	r3, r0, r0
 800388c:	4149      	adcs	r1, r1
 800388e:	181b      	adds	r3, r3, r0
 8003890:	f141 0100 	adc.w	r1, r1, #0
 8003894:	00c9      	lsls	r1, r1, #3
 8003896:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	1818      	adds	r0, r3, r0
 800389e:	6863      	ldr	r3, [r4, #4]
 80038a0:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80038a4:	ea4f 7393 	mov.w	r3, r3, lsr #30
 80038a8:	f141 0100 	adc.w	r1, r1, #0
 80038ac:	f7fc fc6c 	bl	8000188 <__aeabi_uldivmod>
 80038b0:	4a20      	ldr	r2, [pc, #128]	@ (8003934 <UART_SetConfig+0x10c>)
 80038b2:	fba2 3100 	umull	r3, r1, r2, r0
 80038b6:	0949      	lsrs	r1, r1, #5
 80038b8:	2364      	movs	r3, #100	@ 0x64
 80038ba:	fb03 0311 	mls	r3, r3, r1, r0
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	3332      	adds	r3, #50	@ 0x32
 80038c2:	fba2 2303 	umull	r2, r3, r2, r3
 80038c6:	095b      	lsrs	r3, r3, #5
 80038c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80038cc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80038d0:	f003 030f 	and.w	r3, r3, #15
 80038d4:	6821      	ldr	r1, [r4, #0]
 80038d6:	4413      	add	r3, r2
 80038d8:	608b      	str	r3, [r1, #8]
  }
}
 80038da:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80038dc:	2300      	movs	r3, #0
 80038de:	1802      	adds	r2, r0, r0
 80038e0:	eb43 0103 	adc.w	r1, r3, r3
 80038e4:	1812      	adds	r2, r2, r0
 80038e6:	f141 0100 	adc.w	r1, r1, #0
 80038ea:	00c9      	lsls	r1, r1, #3
 80038ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80038f0:	00d2      	lsls	r2, r2, #3
 80038f2:	1810      	adds	r0, r2, r0
 80038f4:	f141 0100 	adc.w	r1, r1, #0
 80038f8:	6862      	ldr	r2, [r4, #4]
 80038fa:	1892      	adds	r2, r2, r2
 80038fc:	415b      	adcs	r3, r3
 80038fe:	f7fc fc43 	bl	8000188 <__aeabi_uldivmod>
 8003902:	4a0c      	ldr	r2, [pc, #48]	@ (8003934 <UART_SetConfig+0x10c>)
 8003904:	fba2 3100 	umull	r3, r1, r2, r0
 8003908:	0949      	lsrs	r1, r1, #5
 800390a:	2364      	movs	r3, #100	@ 0x64
 800390c:	fb03 0311 	mls	r3, r3, r1, r0
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	3332      	adds	r3, #50	@ 0x32
 8003914:	fba2 2303 	umull	r2, r3, r2, r3
 8003918:	095b      	lsrs	r3, r3, #5
 800391a:	005a      	lsls	r2, r3, #1
 800391c:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8003920:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003924:	f003 0307 	and.w	r3, r3, #7
 8003928:	6821      	ldr	r1, [r4, #0]
 800392a:	4413      	add	r3, r2
 800392c:	608b      	str	r3, [r1, #8]
 800392e:	e7d4      	b.n	80038da <UART_SetConfig+0xb2>
 8003930:	40011000 	.word	0x40011000
 8003934:	51eb851f 	.word	0x51eb851f

08003938 <HAL_UART_Init>:
  if (huart == NULL)
 8003938:	b360      	cbz	r0, 8003994 <HAL_UART_Init+0x5c>
{
 800393a:	b510      	push	{r4, lr}
 800393c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800393e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003942:	b313      	cbz	r3, 800398a <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8003944:	2324      	movs	r3, #36	@ 0x24
 8003946:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800394a:	6822      	ldr	r2, [r4, #0]
 800394c:	68d3      	ldr	r3, [r2, #12]
 800394e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003952:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003954:	4620      	mov	r0, r4
 8003956:	f7ff ff67 	bl	8003828 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800395a:	6822      	ldr	r2, [r4, #0]
 800395c:	6913      	ldr	r3, [r2, #16]
 800395e:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8003962:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003964:	6822      	ldr	r2, [r4, #0]
 8003966:	6953      	ldr	r3, [r2, #20]
 8003968:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800396c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800396e:	6822      	ldr	r2, [r4, #0]
 8003970:	68d3      	ldr	r3, [r2, #12]
 8003972:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003976:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003978:	2000      	movs	r0, #0
 800397a:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800397c:	2320      	movs	r3, #32
 800397e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003982:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003986:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8003988:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800398a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800398e:	f7fe f873 	bl	8001a78 <HAL_UART_MspInit>
 8003992:	e7d7      	b.n	8003944 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8003994:	2001      	movs	r0, #1
}
 8003996:	4770      	bx	lr

08003998 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003998:	e7fe      	b.n	8003998 <NMI_Handler>

0800399a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800399a:	e7fe      	b.n	800399a <HardFault_Handler>

0800399c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800399c:	e7fe      	b.n	800399c <MemManage_Handler>

0800399e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800399e:	e7fe      	b.n	800399e <BusFault_Handler>

080039a0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039a0:	e7fe      	b.n	80039a0 <UsageFault_Handler>

080039a2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80039a2:	4770      	bx	lr

080039a4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039a4:	4770      	bx	lr

080039a6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039a6:	4770      	bx	lr

080039a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039a8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039aa:	f7fd f805 	bl	80009b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039ae:	bd08      	pop	{r3, pc}

080039b0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80039b0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80039b2:	4802      	ldr	r0, [pc, #8]	@ (80039bc <DMA1_Stream4_IRQHandler+0xc>)
 80039b4:	f7fd fafe 	bl	8000fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80039b8:	bd08      	pop	{r3, pc}
 80039ba:	bf00      	nop
 80039bc:	20000164 	.word	0x20000164

080039c0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80039c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80039c2:	4802      	ldr	r0, [pc, #8]	@ (80039cc <OTG_FS_IRQHandler+0xc>)
 80039c4:	f7fe fbc3 	bl	800214e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80039c8:	bd08      	pop	{r3, pc}
 80039ca:	bf00      	nop
 80039cc:	20000a70 	.word	0x20000a70

080039d0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80039d0:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80039d2:	2300      	movs	r3, #0
 80039d4:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80039d6:	9b01      	ldr	r3, [sp, #4]
 80039d8:	3301      	adds	r3, #1
 80039da:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 80039dc:	9b01      	ldr	r3, [sp, #4]
 80039de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80039e2:	d81c      	bhi.n	8003a1e <USB_CoreReset+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80039e4:	6903      	ldr	r3, [r0, #16]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	daf5      	bge.n	80039d6 <USB_CoreReset+0x6>

  count = 10U;
 80039ea:	230a      	movs	r3, #10
 80039ec:	9301      	str	r3, [sp, #4]

  /* few cycles before setting core reset */
  while (count > 0U)
 80039ee:	e002      	b.n	80039f6 <USB_CoreReset+0x26>
  {
    count--;
 80039f0:	9b01      	ldr	r3, [sp, #4]
 80039f2:	3b01      	subs	r3, #1
 80039f4:	9301      	str	r3, [sp, #4]
  while (count > 0U)
 80039f6:	9b01      	ldr	r3, [sp, #4]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1f9      	bne.n	80039f0 <USB_CoreReset+0x20>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80039fc:	6903      	ldr	r3, [r0, #16]
 80039fe:	f043 0301 	orr.w	r3, r3, #1
 8003a02:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 8003a04:	9b01      	ldr	r3, [sp, #4]
 8003a06:	3301      	adds	r3, #1
 8003a08:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8003a0a:	9b01      	ldr	r3, [sp, #4]
 8003a0c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003a10:	d808      	bhi.n	8003a24 <USB_CoreReset+0x54>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003a12:	6903      	ldr	r3, [r0, #16]
 8003a14:	f013 0f01 	tst.w	r3, #1
 8003a18:	d1f4      	bne.n	8003a04 <USB_CoreReset+0x34>

  return HAL_OK;
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	e000      	b.n	8003a20 <USB_CoreReset+0x50>
      return HAL_TIMEOUT;
 8003a1e:	2003      	movs	r0, #3
}
 8003a20:	b002      	add	sp, #8
 8003a22:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003a24:	2003      	movs	r0, #3
 8003a26:	e7fb      	b.n	8003a20 <USB_CoreReset+0x50>

08003a28 <USB_CoreInit>:
{
 8003a28:	b084      	sub	sp, #16
 8003a2a:	b510      	push	{r4, lr}
 8003a2c:	4604      	mov	r4, r0
 8003a2e:	a803      	add	r0, sp, #12
 8003a30:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003a34:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d121      	bne.n	8003a80 <USB_CoreInit+0x58>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003a3c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003a3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a42:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003a44:	68e3      	ldr	r3, [r4, #12]
 8003a46:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003a4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a4e:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003a50:	68e3      	ldr	r3, [r4, #12]
 8003a52:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003a56:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 8003a58:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d00a      	beq.n	8003a76 <USB_CoreInit+0x4e>
    ret = USB_CoreReset(USBx);
 8003a60:	4620      	mov	r0, r4
 8003a62:	f7ff ffb5 	bl	80039d0 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8003a66:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d01c      	beq.n	8003aa8 <USB_CoreInit+0x80>
}
 8003a6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a72:	b004      	add	sp, #16
 8003a74:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003a76:	68e3      	ldr	r3, [r4, #12]
 8003a78:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a7c:	60e3      	str	r3, [r4, #12]
 8003a7e:	e7ef      	b.n	8003a60 <USB_CoreInit+0x38>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003a80:	68e3      	ldr	r3, [r4, #12]
 8003a82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a86:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 8003a88:	4620      	mov	r0, r4
 8003a8a:	f7ff ffa1 	bl	80039d0 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8003a8e:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8003a92:	b923      	cbnz	r3, 8003a9e <USB_CoreInit+0x76>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003a94:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003a96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a9a:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003a9c:	e7e3      	b.n	8003a66 <USB_CoreInit+0x3e>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003a9e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003aa0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aa4:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003aa6:	e7de      	b.n	8003a66 <USB_CoreInit+0x3e>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003aa8:	68a3      	ldr	r3, [r4, #8]
 8003aaa:	f043 0306 	orr.w	r3, r3, #6
 8003aae:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003ab0:	68a3      	ldr	r3, [r4, #8]
 8003ab2:	f043 0320 	orr.w	r3, r3, #32
 8003ab6:	60a3      	str	r3, [r4, #8]
 8003ab8:	e7d9      	b.n	8003a6e <USB_CoreInit+0x46>
	...

08003abc <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8003abc:	2a02      	cmp	r2, #2
 8003abe:	d00a      	beq.n	8003ad6 <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003ac0:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003ac2:	68c3      	ldr	r3, [r0, #12]
 8003ac4:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8003ac8:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003aca:	68c3      	ldr	r3, [r0, #12]
 8003acc:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8003ad0:	60c3      	str	r3, [r0, #12]
}
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003ad6:	4b23      	ldr	r3, [pc, #140]	@ (8003b64 <USB_SetTurnaroundTime+0xa8>)
 8003ad8:	440b      	add	r3, r1
 8003ada:	4a23      	ldr	r2, [pc, #140]	@ (8003b68 <USB_SetTurnaroundTime+0xac>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d92f      	bls.n	8003b40 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003ae0:	4b22      	ldr	r3, [pc, #136]	@ (8003b6c <USB_SetTurnaroundTime+0xb0>)
 8003ae2:	440b      	add	r3, r1
 8003ae4:	4a22      	ldr	r2, [pc, #136]	@ (8003b70 <USB_SetTurnaroundTime+0xb4>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d92c      	bls.n	8003b44 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003aea:	f5a1 0374 	sub.w	r3, r1, #15990784	@ 0xf40000
 8003aee:	f5a3 5310 	sub.w	r3, r3, #9216	@ 0x2400
 8003af2:	4a20      	ldr	r2, [pc, #128]	@ (8003b74 <USB_SetTurnaroundTime+0xb8>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d927      	bls.n	8003b48 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003af8:	f1a1 7383 	sub.w	r3, r1, #17170432	@ 0x1060000
 8003afc:	f5a3 43e7 	sub.w	r3, r3, #29568	@ 0x7380
 8003b00:	4a1d      	ldr	r2, [pc, #116]	@ (8003b78 <USB_SetTurnaroundTime+0xbc>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d322      	bcc.n	8003b4c <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003b06:	4b1d      	ldr	r3, [pc, #116]	@ (8003b7c <USB_SetTurnaroundTime+0xc0>)
 8003b08:	440b      	add	r3, r1
 8003b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8003b80 <USB_SetTurnaroundTime+0xc4>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d91f      	bls.n	8003b50 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003b10:	4b1c      	ldr	r3, [pc, #112]	@ (8003b84 <USB_SetTurnaroundTime+0xc8>)
 8003b12:	440b      	add	r3, r1
 8003b14:	4a1c      	ldr	r2, [pc, #112]	@ (8003b88 <USB_SetTurnaroundTime+0xcc>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d31c      	bcc.n	8003b54 <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8003b8c <USB_SetTurnaroundTime+0xd0>)
 8003b1c:	440b      	add	r3, r1
 8003b1e:	4a1c      	ldr	r2, [pc, #112]	@ (8003b90 <USB_SetTurnaroundTime+0xd4>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d319      	bcc.n	8003b58 <USB_SetTurnaroundTime+0x9c>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003b24:	f1a1 73b7 	sub.w	r3, r1, #23986176	@ 0x16e0000
 8003b28:	f5a3 5358 	sub.w	r3, r3, #13824	@ 0x3600
 8003b2c:	4a19      	ldr	r2, [pc, #100]	@ (8003b94 <USB_SetTurnaroundTime+0xd8>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d314      	bcc.n	8003b5c <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003b32:	4b19      	ldr	r3, [pc, #100]	@ (8003b98 <USB_SetTurnaroundTime+0xdc>)
 8003b34:	440b      	add	r3, r1
 8003b36:	4a19      	ldr	r2, [pc, #100]	@ (8003b9c <USB_SetTurnaroundTime+0xe0>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d211      	bcs.n	8003b60 <USB_SetTurnaroundTime+0xa4>
      UsbTrd = 0x7U;
 8003b3c:	2207      	movs	r2, #7
 8003b3e:	e7c0      	b.n	8003ac2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 8003b40:	220f      	movs	r2, #15
 8003b42:	e7be      	b.n	8003ac2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 8003b44:	220e      	movs	r2, #14
 8003b46:	e7bc      	b.n	8003ac2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 8003b48:	220d      	movs	r2, #13
 8003b4a:	e7ba      	b.n	8003ac2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 8003b4c:	220c      	movs	r2, #12
 8003b4e:	e7b8      	b.n	8003ac2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 8003b50:	220b      	movs	r2, #11
 8003b52:	e7b6      	b.n	8003ac2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8003b54:	220a      	movs	r2, #10
 8003b56:	e7b4      	b.n	8003ac2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8003b58:	2209      	movs	r2, #9
 8003b5a:	e7b2      	b.n	8003ac2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 8003b5c:	2208      	movs	r2, #8
 8003b5e:	e7b0      	b.n	8003ac2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 8003b60:	2206      	movs	r2, #6
 8003b62:	e7ae      	b.n	8003ac2 <USB_SetTurnaroundTime+0x6>
 8003b64:	ff275340 	.word	0xff275340
 8003b68:	000c34ff 	.word	0x000c34ff
 8003b6c:	ff1b1e40 	.word	0xff1b1e40
 8003b70:	000f423f 	.word	0x000f423f
 8003b74:	00124f7f 	.word	0x00124f7f
 8003b78:	0013d620 	.word	0x0013d620
 8003b7c:	fee5b660 	.word	0xfee5b660
 8003b80:	0016e35f 	.word	0x0016e35f
 8003b84:	feced300 	.word	0xfeced300
 8003b88:	001b7740 	.word	0x001b7740
 8003b8c:	feb35bc0 	.word	0xfeb35bc0
 8003b90:	002191c0 	.word	0x002191c0
 8003b94:	00387520 	.word	0x00387520
 8003b98:	fe5954e0 	.word	0xfe5954e0
 8003b9c:	00419ce0 	.word	0x00419ce0

08003ba0 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003ba0:	6883      	ldr	r3, [r0, #8]
 8003ba2:	f043 0301 	orr.w	r3, r3, #1
 8003ba6:	6083      	str	r3, [r0, #8]
}
 8003ba8:	2000      	movs	r0, #0
 8003baa:	4770      	bx	lr

08003bac <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003bac:	6883      	ldr	r3, [r0, #8]
 8003bae:	f023 0301 	bic.w	r3, r3, #1
 8003bb2:	6083      	str	r3, [r0, #8]
}
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	4770      	bx	lr

08003bb8 <USB_FlushTxFifo>:
{
 8003bb8:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	9301      	str	r3, [sp, #4]
    count++;
 8003bbe:	9b01      	ldr	r3, [sp, #4]
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8003bc4:	9b01      	ldr	r3, [sp, #4]
 8003bc6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003bca:	d815      	bhi.n	8003bf8 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003bcc:	6903      	ldr	r3, [r0, #16]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	daf5      	bge.n	8003bbe <USB_FlushTxFifo+0x6>
  count = 0U;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003bd6:	0189      	lsls	r1, r1, #6
 8003bd8:	f041 0120 	orr.w	r1, r1, #32
 8003bdc:	6101      	str	r1, [r0, #16]
    count++;
 8003bde:	9b01      	ldr	r3, [sp, #4]
 8003be0:	3301      	adds	r3, #1
 8003be2:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8003be4:	9b01      	ldr	r3, [sp, #4]
 8003be6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003bea:	d808      	bhi.n	8003bfe <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003bec:	6903      	ldr	r3, [r0, #16]
 8003bee:	f013 0f20 	tst.w	r3, #32
 8003bf2:	d1f4      	bne.n	8003bde <USB_FlushTxFifo+0x26>
  return HAL_OK;
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	e000      	b.n	8003bfa <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 8003bf8:	2003      	movs	r0, #3
}
 8003bfa:	b002      	add	sp, #8
 8003bfc:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003bfe:	2003      	movs	r0, #3
 8003c00:	e7fb      	b.n	8003bfa <USB_FlushTxFifo+0x42>

08003c02 <USB_FlushRxFifo>:
{
 8003c02:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003c04:	2300      	movs	r3, #0
 8003c06:	9301      	str	r3, [sp, #4]
    count++;
 8003c08:	9b01      	ldr	r3, [sp, #4]
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8003c0e:	9b01      	ldr	r3, [sp, #4]
 8003c10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003c14:	d813      	bhi.n	8003c3e <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c16:	6903      	ldr	r3, [r0, #16]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	daf5      	bge.n	8003c08 <USB_FlushRxFifo+0x6>
  count = 0U;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003c20:	2310      	movs	r3, #16
 8003c22:	6103      	str	r3, [r0, #16]
    count++;
 8003c24:	9b01      	ldr	r3, [sp, #4]
 8003c26:	3301      	adds	r3, #1
 8003c28:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8003c2a:	9b01      	ldr	r3, [sp, #4]
 8003c2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003c30:	d808      	bhi.n	8003c44 <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003c32:	6903      	ldr	r3, [r0, #16]
 8003c34:	f013 0f10 	tst.w	r3, #16
 8003c38:	d1f4      	bne.n	8003c24 <USB_FlushRxFifo+0x22>
  return HAL_OK;
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	e000      	b.n	8003c40 <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 8003c3e:	2003      	movs	r0, #3
}
 8003c40:	b002      	add	sp, #8
 8003c42:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003c44:	2003      	movs	r0, #3
 8003c46:	e7fb      	b.n	8003c40 <USB_FlushRxFifo+0x3e>

08003c48 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8003c48:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8003c4c:	4319      	orrs	r1, r3
 8003c4e:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 8003c52:	2000      	movs	r0, #0
 8003c54:	4770      	bx	lr
	...

08003c58 <USB_DevInit>:
{
 8003c58:	b084      	sub	sp, #16
 8003c5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c5c:	4604      	mov	r4, r0
 8003c5e:	a807      	add	r0, sp, #28
 8003c60:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 8003c64:	2300      	movs	r3, #0
 8003c66:	e006      	b.n	8003c76 <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 8003c68:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8003c6c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8003c70:	2100      	movs	r1, #0
 8003c72:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8003c74:	3301      	adds	r3, #1
 8003c76:	2b0e      	cmp	r3, #14
 8003c78:	d9f6      	bls.n	8003c68 <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 8003c7a:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 8003c7e:	bb06      	cbnz	r6, 8003cc2 <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003c80:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 8003c84:	f043 0302 	orr.w	r3, r3, #2
 8003c88:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003c8c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003c8e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003c92:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003c94:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003c96:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003c9a:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003c9c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003c9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ca2:	63a3      	str	r3, [r4, #56]	@ 0x38
  USBx_PCGCCTL = 0U;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003caa:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d115      	bne.n	8003cde <USB_DevInit+0x86>
    if (cfg.speed == USBD_HS_SPEED)
 8003cb2:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8003cb6:	b96b      	cbnz	r3, 8003cd4 <USB_DevInit+0x7c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003cb8:	2100      	movs	r1, #0
 8003cba:	4620      	mov	r0, r4
 8003cbc:	f7ff ffc4 	bl	8003c48 <USB_SetDevSpeed>
 8003cc0:	e011      	b.n	8003ce6 <USB_DevInit+0x8e>
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003cc2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003cc4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003cc8:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003cca:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003ccc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003cd0:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003cd2:	e7e7      	b.n	8003ca4 <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	4620      	mov	r0, r4
 8003cd8:	f7ff ffb6 	bl	8003c48 <USB_SetDevSpeed>
 8003cdc:	e003      	b.n	8003ce6 <USB_DevInit+0x8e>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003cde:	2103      	movs	r1, #3
 8003ce0:	4620      	mov	r0, r4
 8003ce2:	f7ff ffb1 	bl	8003c48 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003ce6:	2110      	movs	r1, #16
 8003ce8:	4620      	mov	r0, r4
 8003cea:	f7ff ff65 	bl	8003bb8 <USB_FlushTxFifo>
 8003cee:	4605      	mov	r5, r0
 8003cf0:	b100      	cbz	r0, 8003cf4 <USB_DevInit+0x9c>
    ret = HAL_ERROR;
 8003cf2:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003cf4:	4620      	mov	r0, r4
 8003cf6:	f7ff ff84 	bl	8003c02 <USB_FlushRxFifo>
 8003cfa:	b100      	cbz	r0, 8003cfe <USB_DevInit+0xa6>
    ret = HAL_ERROR;
 8003cfc:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8003cfe:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 8003d02:	2300      	movs	r3, #0
 8003d04:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003d08:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003d0c:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d10:	e00d      	b.n	8003d2e <USB_DevInit+0xd6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003d12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d16:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8003d1a:	e002      	b.n	8003d22 <USB_DevInit+0xca>
      USBx_INEP(i)->DIEPCTL = 0U;
 8003d1c:	2000      	movs	r0, #0
 8003d1e:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003d22:	2200      	movs	r2, #0
 8003d24:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003d26:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8003d2a:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8003d32:	4299      	cmp	r1, r3
 8003d34:	d90e      	bls.n	8003d54 <USB_DevInit+0xfc>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003d36:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8003d3a:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 8003d3e:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 8003d42:	2800      	cmp	r0, #0
 8003d44:	daea      	bge.n	8003d1c <USB_DevInit+0xc4>
      if (i == 0U)
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1e3      	bne.n	8003d12 <USB_DevInit+0xba>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003d4a:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8003d4e:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8003d52:	e7e6      	b.n	8003d22 <USB_DevInit+0xca>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d54:	2300      	movs	r3, #0
 8003d56:	e00a      	b.n	8003d6e <USB_DevInit+0x116>
      if (i == 0U)
 8003d58:	b1bb      	cbz	r3, 8003d8a <USB_DevInit+0x132>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003d5a:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 8003d5e:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003d62:	2200      	movs	r2, #0
 8003d64:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003d66:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8003d6a:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	4299      	cmp	r1, r3
 8003d70:	d910      	bls.n	8003d94 <USB_DevInit+0x13c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003d72:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8003d76:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 8003d7a:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 8003d7e:	2f00      	cmp	r7, #0
 8003d80:	dbea      	blt.n	8003d58 <USB_DevInit+0x100>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003d82:	2700      	movs	r7, #0
 8003d84:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8003d88:	e7eb      	b.n	8003d62 <USB_DevInit+0x10a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003d8a:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 8003d8e:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8003d92:	e7e6      	b.n	8003d62 <USB_DevInit+0x10a>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003d94:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8003d98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d9c:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 8003da0:	2300      	movs	r3, #0
 8003da2:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003da4:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 8003da8:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 8003daa:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8003dae:	b91b      	cbnz	r3, 8003db8 <USB_DevInit+0x160>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003db0:	69a3      	ldr	r3, [r4, #24]
 8003db2:	f043 0310 	orr.w	r3, r3, #16
 8003db6:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003db8:	69a2      	ldr	r2, [r4, #24]
 8003dba:	4b0c      	ldr	r3, [pc, #48]	@ (8003dec <USB_DevInit+0x194>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8003dc0:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 8003dc4:	b11b      	cbz	r3, 8003dce <USB_DevInit+0x176>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003dc6:	69a3      	ldr	r3, [r4, #24]
 8003dc8:	f043 0308 	orr.w	r3, r3, #8
 8003dcc:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8003dce:	2e01      	cmp	r6, #1
 8003dd0:	d004      	beq.n	8003ddc <USB_DevInit+0x184>
}
 8003dd2:	4628      	mov	r0, r5
 8003dd4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003dd8:	b004      	add	sp, #16
 8003dda:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003ddc:	69a3      	ldr	r3, [r4, #24]
 8003dde:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003de2:	f043 0304 	orr.w	r3, r3, #4
 8003de6:	61a3      	str	r3, [r4, #24]
 8003de8:	e7f3      	b.n	8003dd2 <USB_DevInit+0x17a>
 8003dea:	bf00      	nop
 8003dec:	803c3800 	.word	0x803c3800

08003df0 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003df0:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8003df4:	f003 0306 	and.w	r3, r3, #6
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d004      	beq.n	8003e06 <USB_GetDevSpeed+0x16>
 8003dfc:	2b06      	cmp	r3, #6
 8003dfe:	d004      	beq.n	8003e0a <USB_GetDevSpeed+0x1a>
 8003e00:	b92b      	cbnz	r3, 8003e0e <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003e02:	2000      	movs	r0, #0
 8003e04:	4770      	bx	lr
 8003e06:	2002      	movs	r0, #2
 8003e08:	4770      	bx	lr
 8003e0a:	2002      	movs	r0, #2
 8003e0c:	4770      	bx	lr
 8003e0e:	200f      	movs	r0, #15
}
 8003e10:	4770      	bx	lr

08003e12 <USB_ActivateEndpoint>:
{
 8003e12:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 8003e14:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 8003e18:	784b      	ldrb	r3, [r1, #1]
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d023      	beq.n	8003e66 <USB_ActivateEndpoint+0x54>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8003e1e:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 8003e22:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 8003e26:	f00c 040f 	and.w	r4, ip, #15
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	40a2      	lsls	r2, r4
 8003e2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e32:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003e36:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8003e3a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8003e3e:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8003e42:	d10e      	bne.n	8003e62 <USB_ActivateEndpoint+0x50>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003e44:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8003e48:	688a      	ldr	r2, [r1, #8]
 8003e4a:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8003e4e:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003e50:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8003e54:	4313      	orrs	r3, r2
 8003e56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e5e:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8003e62:	2000      	movs	r0, #0
 8003e64:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003e66:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8003e6a:	f00c 0e0f 	and.w	lr, ip, #15
 8003e6e:	fa03 f30e 	lsl.w	r3, r3, lr
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	4313      	orrs	r3, r2
 8003e76:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003e7a:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8003e7e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8003e82:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8003e86:	d1ec      	bne.n	8003e62 <USB_ActivateEndpoint+0x50>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003e88:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8003e8c:	688a      	ldr	r2, [r1, #8]
 8003e8e:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003e92:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003e94:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003e98:	ea42 528c 	orr.w	r2, r2, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ea2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ea6:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8003eaa:	e7da      	b.n	8003e62 <USB_ActivateEndpoint+0x50>

08003eac <USB_DeactivateEndpoint>:
{
 8003eac:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 8003eae:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8003eb0:	784a      	ldrb	r2, [r1, #1]
 8003eb2:	2a01      	cmp	r2, #1
 8003eb4:	d026      	beq.n	8003f04 <USB_DeactivateEndpoint+0x58>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003eb6:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8003eba:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8003ebe:	2a00      	cmp	r2, #0
 8003ec0:	db52      	blt.n	8003f68 <USB_DeactivateEndpoint+0xbc>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003ec2:	f8d0 483c 	ldr.w	r4, [r0, #2108]	@ 0x83c
 8003ec6:	780a      	ldrb	r2, [r1, #0]
 8003ec8:	f002 020f 	and.w	r2, r2, #15
 8003ecc:	f04f 0c01 	mov.w	ip, #1
 8003ed0:	fa0c f202 	lsl.w	r2, ip, r2
 8003ed4:	ea24 4202 	bic.w	r2, r4, r2, lsl #16
 8003ed8:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003edc:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8003ee0:	7809      	ldrb	r1, [r1, #0]
 8003ee2:	f001 010f 	and.w	r1, r1, #15
 8003ee6:	fa0c fc01 	lsl.w	ip, ip, r1
 8003eea:	ea22 420c 	bic.w	r2, r2, ip, lsl #16
 8003eee:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8003ef2:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8003ef6:	4a23      	ldr	r2, [pc, #140]	@ (8003f84 <USB_DeactivateEndpoint+0xd8>)
 8003ef8:	400a      	ands	r2, r1
 8003efa:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
}
 8003efe:	2000      	movs	r0, #0
 8003f00:	bc30      	pop	{r4, r5}
 8003f02:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003f04:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8003f08:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8003f0c:	2a00      	cmp	r2, #0
 8003f0e:	db1e      	blt.n	8003f4e <USB_DeactivateEndpoint+0xa2>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003f10:	f8d0 583c 	ldr.w	r5, [r0, #2108]	@ 0x83c
 8003f14:	780a      	ldrb	r2, [r1, #0]
 8003f16:	f002 020f 	and.w	r2, r2, #15
 8003f1a:	2401      	movs	r4, #1
 8003f1c:	fa04 f202 	lsl.w	r2, r4, r2
 8003f20:	b292      	uxth	r2, r2
 8003f22:	ea25 0202 	bic.w	r2, r5, r2
 8003f26:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003f2a:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8003f2e:	7809      	ldrb	r1, [r1, #0]
 8003f30:	f001 010f 	and.w	r1, r1, #15
 8003f34:	408c      	lsls	r4, r1
 8003f36:	b2a4      	uxth	r4, r4
 8003f38:	ea22 0204 	bic.w	r2, r2, r4
 8003f3c:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8003f40:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 8003f44:	4a10      	ldr	r2, [pc, #64]	@ (8003f88 <USB_DeactivateEndpoint+0xdc>)
 8003f46:	400a      	ands	r2, r1
 8003f48:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8003f4c:	e7d7      	b.n	8003efe <USB_DeactivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003f4e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8003f52:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8003f56:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8003f5a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8003f5e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003f62:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8003f66:	e7d3      	b.n	8003f10 <USB_DeactivateEndpoint+0x64>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003f68:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8003f6c:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8003f70:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8003f74:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8003f78:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003f7c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8003f80:	e79f      	b.n	8003ec2 <USB_DeactivateEndpoint+0x16>
 8003f82:	bf00      	nop
 8003f84:	eff37800 	.word	0xeff37800
 8003f88:	ec337800 	.word	0xec337800

08003f8c <USB_EPStopXfer>:
{
 8003f8c:	b410      	push	{r4}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 8003f92:	2300      	movs	r3, #0
 8003f94:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 8003f96:	7848      	ldrb	r0, [r1, #1]
 8003f98:	2801      	cmp	r0, #1
 8003f9a:	d00b      	beq.n	8003fb4 <USB_EPStopXfer+0x28>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003f9c:	780b      	ldrb	r3, [r1, #0]
 8003f9e:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8003fa2:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8003fa6:	2800      	cmp	r0, #0
 8003fa8:	db2d      	blt.n	8004006 <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 8003faa:	2000      	movs	r0, #0
}
 8003fac:	b003      	add	sp, #12
 8003fae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fb2:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003fb4:	780b      	ldrb	r3, [r1, #0]
 8003fb6:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8003fba:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8003fbe:	2c00      	cmp	r4, #0
 8003fc0:	db01      	blt.n	8003fc6 <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 8003fc2:	2000      	movs	r0, #0
 8003fc4:	e7f2      	b.n	8003fac <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8003fc6:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8003fca:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 8003fce:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8003fd2:	780b      	ldrb	r3, [r1, #0]
 8003fd4:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8003fd8:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8003fdc:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8003fe0:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 8003fe4:	9b01      	ldr	r3, [sp, #4]
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8003fea:	9c01      	ldr	r4, [sp, #4]
 8003fec:	f242 7310 	movw	r3, #10000	@ 0x2710
 8003ff0:	429c      	cmp	r4, r3
 8003ff2:	d8db      	bhi.n	8003fac <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8003ff4:	780b      	ldrb	r3, [r1, #0]
 8003ff6:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8003ffa:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	dbf0      	blt.n	8003fe4 <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 8004002:	2000      	movs	r0, #0
 8004004:	e7d2      	b.n	8003fac <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004006:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 800400a:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 800400e:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004012:	780b      	ldrb	r3, [r1, #0]
 8004014:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8004018:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 800401c:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 8004020:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 8004024:	9b01      	ldr	r3, [sp, #4]
 8004026:	3301      	adds	r3, #1
 8004028:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800402a:	9801      	ldr	r0, [sp, #4]
 800402c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8004030:	4298      	cmp	r0, r3
 8004032:	d808      	bhi.n	8004046 <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004034:	780b      	ldrb	r3, [r1, #0]
 8004036:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800403a:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800403e:	2b00      	cmp	r3, #0
 8004040:	dbf0      	blt.n	8004024 <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 8004042:	2000      	movs	r0, #0
 8004044:	e7b2      	b.n	8003fac <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 8004046:	2001      	movs	r0, #1
 8004048:	e7b0      	b.n	8003fac <USB_EPStopXfer+0x20>

0800404a <USB_WritePacket>:
{
 800404a:	b510      	push	{r4, lr}
 800404c:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 8004050:	b984      	cbnz	r4, 8004074 <USB_WritePacket+0x2a>
    count32b = ((uint32_t)len + 3U) / 4U;
 8004052:	3303      	adds	r3, #3
 8004054:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 8004058:	f04f 0c00 	mov.w	ip, #0
 800405c:	e008      	b.n	8004070 <USB_WritePacket+0x26>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800405e:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 8004062:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004066:	f851 4b04 	ldr.w	r4, [r1], #4
 800406a:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 800406c:	f10c 0c01 	add.w	ip, ip, #1
 8004070:	45f4      	cmp	ip, lr
 8004072:	d3f4      	bcc.n	800405e <USB_WritePacket+0x14>
}
 8004074:	2000      	movs	r0, #0
 8004076:	bd10      	pop	{r4, pc}

08004078 <USB_EPStartXfer>:
{
 8004078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800407a:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 800407c:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800407e:	784b      	ldrb	r3, [r1, #1]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d02d      	beq.n	80040e0 <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004084:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 8004088:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 800408c:	691d      	ldr	r5, [r3, #16]
 800408e:	f36f 0512 	bfc	r5, #0, #19
 8004092:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004094:	691d      	ldr	r5, [r3, #16]
 8004096:	f36f 45dc 	bfc	r5, #19, #10
 800409a:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 800409c:	2c00      	cmp	r4, #0
 800409e:	f040 80ce 	bne.w	800423e <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 80040a2:	690c      	ldr	r4, [r1, #16]
 80040a4:	b10c      	cbz	r4, 80040aa <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 80040a6:	688c      	ldr	r4, [r1, #8]
 80040a8:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 80040aa:	688c      	ldr	r4, [r1, #8]
 80040ac:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80040ae:	691d      	ldr	r5, [r3, #16]
 80040b0:	f3c4 0412 	ubfx	r4, r4, #0, #19
 80040b4:	432c      	orrs	r4, r5
 80040b6:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80040b8:	691c      	ldr	r4, [r3, #16]
 80040ba:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80040be:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 80040c0:	2a01      	cmp	r2, #1
 80040c2:	f000 80df 	beq.w	8004284 <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 80040c6:	790b      	ldrb	r3, [r1, #4]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	f000 80e1 	beq.w	8004290 <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80040ce:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 80040d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80040d6:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 80040da:	2000      	movs	r0, #0
 80040dc:	b003      	add	sp, #12
 80040de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 80040e0:	690b      	ldr	r3, [r1, #16]
 80040e2:	bb73      	cbnz	r3, 8004142 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80040e4:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80040e8:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 80040ec:	f36f 45dc 	bfc	r5, #19, #10
 80040f0:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80040f4:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 80040f8:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 80040fc:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004100:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8004104:	f36f 0512 	bfc	r5, #0, #19
 8004108:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 800410c:	2a01      	cmp	r2, #1
 800410e:	d054      	beq.n	80041ba <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004110:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8004114:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8004118:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800411c:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 8004120:	790b      	ldrb	r3, [r1, #4]
 8004122:	2b01      	cmp	r3, #1
 8004124:	d072      	beq.n	800420c <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 8004126:	690b      	ldr	r3, [r1, #16]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d0d6      	beq.n	80040da <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800412c:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 8004130:	7809      	ldrb	r1, [r1, #0]
 8004132:	f001 010f 	and.w	r1, r1, #15
 8004136:	2201      	movs	r2, #1
 8004138:	408a      	lsls	r2, r1
 800413a:	4313      	orrs	r3, r2
 800413c:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 8004140:	e7cb      	b.n	80040da <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004142:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8004146:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800414a:	691d      	ldr	r5, [r3, #16]
 800414c:	f36f 0512 	bfc	r5, #0, #19
 8004150:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004152:	691d      	ldr	r5, [r3, #16]
 8004154:	f36f 45dc 	bfc	r5, #19, #10
 8004158:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 800415a:	b984      	cbnz	r4, 800417e <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 800415c:	690e      	ldr	r6, [r1, #16]
 800415e:	688d      	ldr	r5, [r1, #8]
 8004160:	42ae      	cmp	r6, r5
 8004162:	d900      	bls.n	8004166 <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 8004164:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004166:	691d      	ldr	r5, [r3, #16]
 8004168:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 800416c:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800416e:	691d      	ldr	r5, [r3, #16]
 8004170:	690e      	ldr	r6, [r1, #16]
 8004172:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 8004176:	ea45 050c 	orr.w	r5, r5, ip
 800417a:	611d      	str	r5, [r3, #16]
 800417c:	e7c6      	b.n	800410c <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800417e:	690d      	ldr	r5, [r1, #16]
 8004180:	688e      	ldr	r6, [r1, #8]
 8004182:	4435      	add	r5, r6
 8004184:	3d01      	subs	r5, #1
 8004186:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800418a:	691e      	ldr	r6, [r3, #16]
 800418c:	fa1f fc85 	uxth.w	ip, r5
 8004190:	4f49      	ldr	r7, [pc, #292]	@ (80042b8 <USB_EPStartXfer+0x240>)
 8004192:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8004196:	4335      	orrs	r5, r6
 8004198:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 800419a:	790d      	ldrb	r5, [r1, #4]
 800419c:	2d01      	cmp	r5, #1
 800419e:	d1e6      	bne.n	800416e <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80041a0:	691d      	ldr	r5, [r3, #16]
 80041a2:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 80041a6:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80041a8:	691d      	ldr	r5, [r3, #16]
 80041aa:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 80041ae:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 80041b2:	ea45 050c 	orr.w	r5, r5, ip
 80041b6:	611d      	str	r5, [r3, #16]
 80041b8:	e7d9      	b.n	800416e <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 80041ba:	69cb      	ldr	r3, [r1, #28]
 80041bc:	b11b      	cbz	r3, 80041c6 <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80041be:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 80041c2:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 80041c6:	790b      	ldrb	r3, [r1, #4]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d008      	beq.n	80041de <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80041cc:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80041d0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80041d4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80041d8:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 80041dc:	e77d      	b.n	80040da <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80041de:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 80041e2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80041e6:	d108      	bne.n	80041fa <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80041e8:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 80041ec:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 80041f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80041f4:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 80041f8:	e7e8      	b.n	80041cc <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80041fa:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 80041fe:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8004202:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004206:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 800420a:	e7df      	b.n	80041cc <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800420c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8004210:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004214:	d10c      	bne.n	8004230 <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004216:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 800421a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800421e:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004222:	9200      	str	r2, [sp, #0]
 8004224:	8a0b      	ldrh	r3, [r1, #16]
 8004226:	780a      	ldrb	r2, [r1, #0]
 8004228:	68c9      	ldr	r1, [r1, #12]
 800422a:	f7ff ff0e 	bl	800404a <USB_WritePacket>
 800422e:	e754      	b.n	80040da <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004230:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8004234:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004238:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 800423c:	e7f1      	b.n	8004222 <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 800423e:	690c      	ldr	r4, [r1, #16]
 8004240:	b954      	cbnz	r4, 8004258 <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004242:	691c      	ldr	r4, [r3, #16]
 8004244:	688d      	ldr	r5, [r1, #8]
 8004246:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800424a:	432c      	orrs	r4, r5
 800424c:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800424e:	691c      	ldr	r4, [r3, #16]
 8004250:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8004254:	611c      	str	r4, [r3, #16]
 8004256:	e733      	b.n	80040c0 <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004258:	688d      	ldr	r5, [r1, #8]
 800425a:	442c      	add	r4, r5
 800425c:	3c01      	subs	r4, #1
 800425e:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004262:	b2a4      	uxth	r4, r4
 8004264:	fb04 f505 	mul.w	r5, r4, r5
 8004268:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800426a:	691d      	ldr	r5, [r3, #16]
 800426c:	4e12      	ldr	r6, [pc, #72]	@ (80042b8 <USB_EPStartXfer+0x240>)
 800426e:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 8004272:	432c      	orrs	r4, r5
 8004274:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004276:	691c      	ldr	r4, [r3, #16]
 8004278:	6a0d      	ldr	r5, [r1, #32]
 800427a:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800427e:	432c      	orrs	r4, r5
 8004280:	611c      	str	r4, [r3, #16]
 8004282:	e71d      	b.n	80040c0 <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 8004284:	68ca      	ldr	r2, [r1, #12]
 8004286:	2a00      	cmp	r2, #0
 8004288:	f43f af1d 	beq.w	80040c6 <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800428c:	615a      	str	r2, [r3, #20]
 800428e:	e71a      	b.n	80040c6 <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004290:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8004294:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004298:	d106      	bne.n	80042a8 <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800429a:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 800429e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80042a2:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 80042a6:	e712      	b.n	80040ce <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80042a8:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 80042ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042b0:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 80042b4:	e70b      	b.n	80040ce <USB_EPStartXfer+0x56>
 80042b6:	bf00      	nop
 80042b8:	1ff80000 	.word	0x1ff80000

080042bc <USB_ReadPacket>:
{
 80042bc:	b510      	push	{r4, lr}
 80042be:	4684      	mov	ip, r0
 80042c0:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 80042c2:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 80042c6:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 80042ca:	2300      	movs	r3, #0
 80042cc:	e005      	b.n	80042da <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80042ce:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 80042d2:	6809      	ldr	r1, [r1, #0]
 80042d4:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 80042d8:	3301      	adds	r3, #1
 80042da:	4573      	cmp	r3, lr
 80042dc:	d3f7      	bcc.n	80042ce <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 80042de:	b17a      	cbz	r2, 8004300 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80042e0:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 80042e4:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 80042e8:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80042ea:	b2cb      	uxtb	r3, r1
 80042ec:	00db      	lsls	r3, r3, #3
 80042ee:	fa24 f303 	lsr.w	r3, r4, r3
 80042f2:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 80042f6:	3101      	adds	r1, #1
      remaining_bytes--;
 80042f8:	3a01      	subs	r2, #1
 80042fa:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 80042fc:	2a00      	cmp	r2, #0
 80042fe:	d1f4      	bne.n	80042ea <USB_ReadPacket+0x2e>
}
 8004300:	bd10      	pop	{r4, pc}

08004302 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8004302:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8004304:	784a      	ldrb	r2, [r1, #1]
 8004306:	2a01      	cmp	r2, #1
 8004308:	d014      	beq.n	8004334 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800430a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800430e:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8004312:	2a00      	cmp	r2, #0
 8004314:	db06      	blt.n	8004324 <USB_EPSetStall+0x22>
 8004316:	b12b      	cbz	r3, 8004324 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004318:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800431c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004320:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004324:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8004328:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800432c:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8004330:	2000      	movs	r0, #0
 8004332:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004334:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8004338:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 800433c:	2a00      	cmp	r2, #0
 800433e:	db06      	blt.n	800434e <USB_EPSetStall+0x4c>
 8004340:	b12b      	cbz	r3, 800434e <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004342:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8004346:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800434a:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800434e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8004352:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004356:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 800435a:	e7e9      	b.n	8004330 <USB_EPSetStall+0x2e>

0800435c <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 800435c:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800435e:	784a      	ldrb	r2, [r1, #1]
 8004360:	2a01      	cmp	r2, #1
 8004362:	d00e      	beq.n	8004382 <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004364:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8004368:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800436c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004370:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004374:	790b      	ldrb	r3, [r1, #4]
 8004376:	3b02      	subs	r3, #2
 8004378:	b2db      	uxtb	r3, r3
 800437a:	2b01      	cmp	r3, #1
 800437c:	d915      	bls.n	80043aa <USB_EPClearStall+0x4e>
}
 800437e:	2000      	movs	r0, #0
 8004380:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004382:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8004386:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800438a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800438e:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004392:	790b      	ldrb	r3, [r1, #4]
 8004394:	3b02      	subs	r3, #2
 8004396:	b2db      	uxtb	r3, r3
 8004398:	2b01      	cmp	r3, #1
 800439a:	d8f0      	bhi.n	800437e <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800439c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80043a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043a4:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 80043a8:	e7e9      	b.n	800437e <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80043aa:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80043ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043b2:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 80043b6:	e7e2      	b.n	800437e <USB_EPClearStall+0x22>

080043b8 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80043b8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 80043bc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80043c0:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80043c4:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 80043c8:	0109      	lsls	r1, r1, #4
 80043ca:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 80043ce:	430b      	orrs	r3, r1
 80043d0:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
}
 80043d4:	2000      	movs	r0, #0
 80043d6:	4770      	bx	lr

080043d8 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80043d8:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 80043dc:	f023 0303 	bic.w	r3, r3, #3
 80043e0:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80043e4:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 80043e8:	f023 0302 	bic.w	r3, r3, #2
 80043ec:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 80043f0:	2000      	movs	r0, #0
 80043f2:	4770      	bx	lr

080043f4 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80043f4:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 80043f8:	f023 0303 	bic.w	r3, r3, #3
 80043fc:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004400:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8004404:	f043 0302 	orr.w	r3, r3, #2
 8004408:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 800440c:	2000      	movs	r0, #0
 800440e:	4770      	bx	lr

08004410 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8004410:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8004412:	6980      	ldr	r0, [r0, #24]
}
 8004414:	4010      	ands	r0, r2
 8004416:	4770      	bx	lr

08004418 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8004418:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 800441c:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004420:	69c0      	ldr	r0, [r0, #28]
 8004422:	4018      	ands	r0, r3
}
 8004424:	0c00      	lsrs	r0, r0, #16
 8004426:	4770      	bx	lr

08004428 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8004428:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 800442c:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004430:	69c0      	ldr	r0, [r0, #28]
 8004432:	4018      	ands	r0, r3
}
 8004434:	b280      	uxth	r0, r0
 8004436:	4770      	bx	lr

08004438 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004438:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800443c:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004440:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 8004444:	6940      	ldr	r0, [r0, #20]
}
 8004446:	4010      	ands	r0, r2
 8004448:	4770      	bx	lr

0800444a <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800444a:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800444e:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004452:	f001 0c0f 	and.w	ip, r1, #15
 8004456:	fa23 f30c 	lsr.w	r3, r3, ip
 800445a:	01db      	lsls	r3, r3, #7
 800445c:	b2db      	uxtb	r3, r3
 800445e:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004460:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8004464:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8004468:	6880      	ldr	r0, [r0, #8]
}
 800446a:	4018      	ands	r0, r3
 800446c:	4770      	bx	lr

0800446e <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800446e:	6940      	ldr	r0, [r0, #20]
}
 8004470:	f000 0001 	and.w	r0, r0, #1
 8004474:	4770      	bx	lr

08004476 <USB_SetCurrentMode>:
{
 8004476:	b538      	push	{r3, r4, r5, lr}
 8004478:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800447a:	68c3      	ldr	r3, [r0, #12]
 800447c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004480:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8004482:	2901      	cmp	r1, #1
 8004484:	d013      	beq.n	80044ae <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 8004486:	bb19      	cbnz	r1, 80044d0 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004488:	68c3      	ldr	r3, [r0, #12]
 800448a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800448e:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8004490:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8004492:	200a      	movs	r0, #10
 8004494:	f7fc faa2 	bl	80009dc <HAL_Delay>
      ms += 10U;
 8004498:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800449a:	4628      	mov	r0, r5
 800449c:	f7ff ffe7 	bl	800446e <USB_GetMode>
 80044a0:	b108      	cbz	r0, 80044a6 <USB_SetCurrentMode+0x30>
 80044a2:	2cc7      	cmp	r4, #199	@ 0xc7
 80044a4:	d9f5      	bls.n	8004492 <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80044a6:	2cc8      	cmp	r4, #200	@ 0xc8
 80044a8:	d014      	beq.n	80044d4 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 80044aa:	2000      	movs	r0, #0
}
 80044ac:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80044ae:	68c3      	ldr	r3, [r0, #12]
 80044b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80044b4:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 80044b6:	2400      	movs	r4, #0
      HAL_Delay(10U);
 80044b8:	200a      	movs	r0, #10
 80044ba:	f7fc fa8f 	bl	80009dc <HAL_Delay>
      ms += 10U;
 80044be:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80044c0:	4628      	mov	r0, r5
 80044c2:	f7ff ffd4 	bl	800446e <USB_GetMode>
 80044c6:	2801      	cmp	r0, #1
 80044c8:	d0ed      	beq.n	80044a6 <USB_SetCurrentMode+0x30>
 80044ca:	2cc7      	cmp	r4, #199	@ 0xc7
 80044cc:	d9f4      	bls.n	80044b8 <USB_SetCurrentMode+0x42>
 80044ce:	e7ea      	b.n	80044a6 <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 80044d0:	2001      	movs	r0, #1
 80044d2:	e7eb      	b.n	80044ac <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 80044d4:	2001      	movs	r0, #1
 80044d6:	e7e9      	b.n	80044ac <USB_SetCurrentMode+0x36>

080044d8 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80044d8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80044dc:	f36f 030a 	bfc	r3, #0, #11
 80044e0:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80044e4:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 80044e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044ec:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 80044f0:	2000      	movs	r0, #0
 80044f2:	4770      	bx	lr

080044f4 <USB_EP0_OutStart>:
{
 80044f4:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80044f6:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80044f8:	4b15      	ldr	r3, [pc, #84]	@ (8004550 <USB_EP0_OutStart+0x5c>)
 80044fa:	429c      	cmp	r4, r3
 80044fc:	d903      	bls.n	8004506 <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80044fe:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8004502:	2b00      	cmp	r3, #0
 8004504:	db16      	blt.n	8004534 <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004506:	2400      	movs	r4, #0
 8004508:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800450c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8004510:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8004514:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004518:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 800451c:	f044 0418 	orr.w	r4, r4, #24
 8004520:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8004524:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8004528:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 800452c:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  if (dma == 1U)
 8004530:	2901      	cmp	r1, #1
 8004532:	d003      	beq.n	800453c <USB_EP0_OutStart+0x48>
}
 8004534:	2000      	movs	r0, #0
 8004536:	f85d 4b04 	ldr.w	r4, [sp], #4
 800453a:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800453c:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8004540:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8004544:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8004548:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 800454c:	e7f2      	b.n	8004534 <USB_EP0_OutStart+0x40>
 800454e:	bf00      	nop
 8004550:	4f54300a 	.word	0x4f54300a

08004554 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004554:	4a03      	ldr	r2, [pc, #12]	@ (8004564 <SystemInit+0x10>)
 8004556:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800455a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800455e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004562:	4770      	bx	lr
 8004564:	e000ed00 	.word	0xe000ed00

08004568 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8004568:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800456a:	2200      	movs	r2, #0
 800456c:	490f      	ldr	r1, [pc, #60]	@ (80045ac <MX_USB_DEVICE_Init+0x44>)
 800456e:	4810      	ldr	r0, [pc, #64]	@ (80045b0 <MX_USB_DEVICE_Init+0x48>)
 8004570:	f000 f982 	bl	8004878 <USBD_Init>
 8004574:	b970      	cbnz	r0, 8004594 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8004576:	490f      	ldr	r1, [pc, #60]	@ (80045b4 <MX_USB_DEVICE_Init+0x4c>)
 8004578:	480d      	ldr	r0, [pc, #52]	@ (80045b0 <MX_USB_DEVICE_Init+0x48>)
 800457a:	f000 f994 	bl	80048a6 <USBD_RegisterClass>
 800457e:	b960      	cbnz	r0, 800459a <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8004580:	490d      	ldr	r1, [pc, #52]	@ (80045b8 <MX_USB_DEVICE_Init+0x50>)
 8004582:	480b      	ldr	r0, [pc, #44]	@ (80045b0 <MX_USB_DEVICE_Init+0x48>)
 8004584:	f001 f996 	bl	80058b4 <USBD_MSC_RegisterStorage>
 8004588:	b950      	cbnz	r0, 80045a0 <MX_USB_DEVICE_Init+0x38>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800458a:	4809      	ldr	r0, [pc, #36]	@ (80045b0 <MX_USB_DEVICE_Init+0x48>)
 800458c:	f000 f9ab 	bl	80048e6 <USBD_Start>
 8004590:	b948      	cbnz	r0, 80045a6 <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8004592:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004594:	f7fb ff1a 	bl	80003cc <Error_Handler>
 8004598:	e7ed      	b.n	8004576 <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 800459a:	f7fb ff17 	bl	80003cc <Error_Handler>
 800459e:	e7ef      	b.n	8004580 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 80045a0:	f7fb ff14 	bl	80003cc <Error_Handler>
 80045a4:	e7f1      	b.n	800458a <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 80045a6:	f7fb ff11 	bl	80003cc <Error_Handler>
}
 80045aa:	e7f2      	b.n	8004592 <MX_USB_DEVICE_Init+0x2a>
 80045ac:	20000040 	.word	0x20000040
 80045b0:	2000050c 	.word	0x2000050c
 80045b4:	2000008c 	.word	0x2000008c
 80045b8:	200000e0 	.word	0x200000e0

080045bc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80045bc:	b530      	push	{r4, r5, lr}
 80045be:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045c0:	2300      	movs	r3, #0
 80045c2:	9303      	str	r3, [sp, #12]
 80045c4:	9304      	str	r3, [sp, #16]
 80045c6:	9305      	str	r3, [sp, #20]
 80045c8:	9306      	str	r3, [sp, #24]
 80045ca:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 80045cc:	6803      	ldr	r3, [r0, #0]
 80045ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045d2:	d001      	beq.n	80045d8 <HAL_PCD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80045d4:	b009      	add	sp, #36	@ 0x24
 80045d6:	bd30      	pop	{r4, r5, pc}
 80045d8:	aa03      	add	r2, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045da:	2500      	movs	r5, #0
 80045dc:	9501      	str	r5, [sp, #4]
 80045de:	4c17      	ldr	r4, [pc, #92]	@ (800463c <HAL_PCD_MspInit+0x80>)
 80045e0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80045e2:	f043 0301 	orr.w	r3, r3, #1
 80045e6:	6323      	str	r3, [r4, #48]	@ 0x30
 80045e8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	9301      	str	r3, [sp, #4]
 80045f0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80045f2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80045f6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045f8:	2302      	movs	r3, #2
 80045fa:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045fc:	2303      	movs	r3, #3
 80045fe:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004600:	230a      	movs	r3, #10
 8004602:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004604:	4611      	mov	r1, r2
 8004606:	480e      	ldr	r0, [pc, #56]	@ (8004640 <HAL_PCD_MspInit+0x84>)
 8004608:	f7fc fdc2 	bl	8001190 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800460c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800460e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004612:	6363      	str	r3, [r4, #52]	@ 0x34
 8004614:	9502      	str	r5, [sp, #8]
 8004616:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004618:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800461c:	6463      	str	r3, [r4, #68]	@ 0x44
 800461e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004620:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004624:	9302      	str	r3, [sp, #8]
 8004626:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8004628:	462a      	mov	r2, r5
 800462a:	4629      	mov	r1, r5
 800462c:	2043      	movs	r0, #67	@ 0x43
 800462e:	f7fc fbcd 	bl	8000dcc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8004632:	2043      	movs	r0, #67	@ 0x43
 8004634:	f7fc fbda 	bl	8000dec <HAL_NVIC_EnableIRQ>
}
 8004638:	e7cc      	b.n	80045d4 <HAL_PCD_MspInit+0x18>
 800463a:	bf00      	nop
 800463c:	40023800 	.word	0x40023800
 8004640:	40020000 	.word	0x40020000

08004644 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004644:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8004646:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 800464a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800464e:	f000 f960 	bl	8004912 <USBD_LL_SetupStage>
}
 8004652:	bd08      	pop	{r3, pc}

08004654 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004654:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8004656:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800465a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800465e:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 8004662:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004666:	f000 fa22 	bl	8004aae <USBD_LL_DataOutStage>
}
 800466a:	bd08      	pop	{r3, pc}

0800466c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800466c:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800466e:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8004672:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004676:	6a1a      	ldr	r2, [r3, #32]
 8004678:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800467c:	f000 fa7a 	bl	8004b74 <USBD_LL_DataInStage>
}
 8004680:	bd08      	pop	{r3, pc}

08004682 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004682:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8004684:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004688:	f000 f9bf 	bl	8004a0a <USBD_LL_SOF>
}
 800468c:	bd08      	pop	{r3, pc}

0800468e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800468e:	b510      	push	{r4, lr}
 8004690:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8004692:	79c1      	ldrb	r1, [r0, #7]
 8004694:	b111      	cbz	r1, 800469c <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8004696:	2902      	cmp	r1, #2
 8004698:	d109      	bne.n	80046ae <HAL_PCD_ResetCallback+0x20>
  {
    speed = USBD_SPEED_FULL;
 800469a:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800469c:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 80046a0:	f000 f996 	bl	80049d0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80046a4:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 80046a8:	f000 f95f 	bl	800496a <USBD_LL_Reset>
}
 80046ac:	bd10      	pop	{r4, pc}
    Error_Handler();
 80046ae:	f7fb fe8d 	bl	80003cc <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80046b2:	2101      	movs	r1, #1
 80046b4:	e7f2      	b.n	800469c <HAL_PCD_ResetCallback+0xe>
	...

080046b8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80046b8:	b510      	push	{r4, lr}
 80046ba:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80046bc:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80046c0:	f000 f989 	bl	80049d6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80046c4:	6822      	ldr	r2, [r4, #0]
 80046c6:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 80046ca:	f043 0301 	orr.w	r3, r3, #1
 80046ce:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80046d2:	7ae3      	ldrb	r3, [r4, #11]
 80046d4:	b123      	cbz	r3, 80046e0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80046d6:	4a03      	ldr	r2, [pc, #12]	@ (80046e4 <HAL_PCD_SuspendCallback+0x2c>)
 80046d8:	6913      	ldr	r3, [r2, #16]
 80046da:	f043 0306 	orr.w	r3, r3, #6
 80046de:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80046e0:	bd10      	pop	{r4, pc}
 80046e2:	bf00      	nop
 80046e4:	e000ed00 	.word	0xe000ed00

080046e8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80046e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80046ea:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80046ee:	f000 f980 	bl	80049f2 <USBD_LL_Resume>
}
 80046f2:	bd08      	pop	{r3, pc}

080046f4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80046f4:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80046f6:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80046fa:	f000 f9ac 	bl	8004a56 <USBD_LL_IsoOUTIncomplete>
}
 80046fe:	bd08      	pop	{r3, pc}

08004700 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004700:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8004702:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004706:	f000 f990 	bl	8004a2a <USBD_LL_IsoINIncomplete>
}
 800470a:	bd08      	pop	{r3, pc}

0800470c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800470c:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800470e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004712:	f000 f9b6 	bl	8004a82 <USBD_LL_DevConnected>
}
 8004716:	bd08      	pop	{r3, pc}

08004718 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004718:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800471a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800471e:	f000 f9b2 	bl	8004a86 <USBD_LL_DevDisconnected>
}
 8004722:	bd08      	pop	{r3, pc}

08004724 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8004724:	7802      	ldrb	r2, [r0, #0]
 8004726:	b10a      	cbz	r2, 800472c <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 8004728:	2000      	movs	r0, #0
 800472a:	4770      	bx	lr
{
 800472c:	b510      	push	{r4, lr}
 800472e:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 8004730:	4815      	ldr	r0, [pc, #84]	@ (8004788 <USBD_LL_Init+0x64>)
 8004732:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8004736:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800473a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800473e:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8004740:	2304      	movs	r3, #4
 8004742:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8004744:	2202      	movs	r2, #2
 8004746:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8004748:	2300      	movs	r3, #0
 800474a:	7183      	strb	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800474c:	7242      	strb	r2, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800474e:	7283      	strb	r3, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8004750:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8004752:	7303      	strb	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8004754:	7383      	strb	r3, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8004756:	73c3      	strb	r3, [r0, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004758:	f7fd fa30 	bl	8001bbc <HAL_PCD_Init>
 800475c:	b980      	cbnz	r0, 8004780 <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800475e:	4c0a      	ldr	r4, [pc, #40]	@ (8004788 <USBD_LL_Init+0x64>)
 8004760:	2180      	movs	r1, #128	@ 0x80
 8004762:	4620      	mov	r0, r4
 8004764:	f7fe f813 	bl	800278e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8004768:	2240      	movs	r2, #64	@ 0x40
 800476a:	2100      	movs	r1, #0
 800476c:	4620      	mov	r0, r4
 800476e:	f7fd ffe8 	bl	8002742 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8004772:	2280      	movs	r2, #128	@ 0x80
 8004774:	2101      	movs	r1, #1
 8004776:	4620      	mov	r0, r4
 8004778:	f7fd ffe3 	bl	8002742 <HAL_PCDEx_SetTxFiFo>
}
 800477c:	2000      	movs	r0, #0
 800477e:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8004780:	f7fb fe24 	bl	80003cc <Error_Handler>
 8004784:	e7eb      	b.n	800475e <USBD_LL_Init+0x3a>
 8004786:	bf00      	nop
 8004788:	20000a70 	.word	0x20000a70

0800478c <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800478c:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 8004790:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004794:	d108      	bne.n	80047a8 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8004796:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 800479a:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800479e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80047a2:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 80047a6:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80047a8:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80047ac:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80047b0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80047b4:	7d98      	ldrb	r0, [r3, #22]
 80047b6:	4770      	bx	lr

080047b8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80047b8:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80047ba:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80047be:	f7fd fc01 	bl	8001fc4 <HAL_PCD_EP_GetRxCount>
}
 80047c2:	bd08      	pop	{r3, pc}

080047c4 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 80047c4:	4800      	ldr	r0, [pc, #0]	@ (80047c8 <USBD_static_malloc+0x4>)
 80047c6:	4770      	bx	lr
 80047c8:	200007e8 	.word	0x200007e8

080047cc <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{

}
 80047cc:	4770      	bx	lr

080047ce <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 80047ce:	2803      	cmp	r0, #3
 80047d0:	d805      	bhi.n	80047de <USBD_Get_USB_Status+0x10>
 80047d2:	e8df f000 	tbb	[pc, r0]
 80047d6:	0405      	.short	0x0405
 80047d8:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80047da:	2001      	movs	r0, #1
    break;
 80047dc:	4770      	bx	lr
      usb_status = USBD_FAIL;
 80047de:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80047e0:	4770      	bx	lr

080047e2 <USBD_LL_Start>:
{
 80047e2:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 80047e4:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80047e8:	f7fd fa69 	bl	8001cbe <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80047ec:	f7ff ffef 	bl	80047ce <USBD_Get_USB_Status>
}
 80047f0:	bd08      	pop	{r3, pc}

080047f2 <USBD_LL_OpenEP>:
{
 80047f2:	b508      	push	{r3, lr}
 80047f4:	4694      	mov	ip, r2
 80047f6:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80047f8:	4663      	mov	r3, ip
 80047fa:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80047fe:	f7fd fb3e 	bl	8001e7e <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004802:	f7ff ffe4 	bl	80047ce <USBD_Get_USB_Status>
}
 8004806:	bd08      	pop	{r3, pc}

08004808 <USBD_LL_CloseEP>:
{
 8004808:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800480a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800480e:	f7fd fb7c 	bl	8001f0a <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004812:	f7ff ffdc 	bl	80047ce <USBD_Get_USB_Status>
}
 8004816:	bd08      	pop	{r3, pc}

08004818 <USBD_LL_FlushEP>:
{
 8004818:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800481a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800481e:	f7fd ff75 	bl	800270c <HAL_PCD_EP_Flush>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004822:	f7ff ffd4 	bl	80047ce <USBD_Get_USB_Status>
}
 8004826:	bd08      	pop	{r3, pc}

08004828 <USBD_LL_StallEP>:
{
 8004828:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800482a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800482e:	f7fd fbf7 	bl	8002020 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004832:	f7ff ffcc 	bl	80047ce <USBD_Get_USB_Status>
}
 8004836:	bd08      	pop	{r3, pc}

08004838 <USBD_LL_ClearStallEP>:
{
 8004838:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800483a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800483e:	f7fd fc32 	bl	80020a6 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004842:	f7ff ffc4 	bl	80047ce <USBD_Get_USB_Status>
}
 8004846:	bd08      	pop	{r3, pc}

08004848 <USBD_LL_SetUSBAddress>:
{
 8004848:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800484a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800484e:	f7fd fb03 	bl	8001e58 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004852:	f7ff ffbc 	bl	80047ce <USBD_Get_USB_Status>
}
 8004856:	bd08      	pop	{r3, pc}

08004858 <USBD_LL_Transmit>:
{
 8004858:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800485a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800485e:	f7fd fbba 	bl	8001fd6 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004862:	f7ff ffb4 	bl	80047ce <USBD_Get_USB_Status>
}
 8004866:	bd08      	pop	{r3, pc}

08004868 <USBD_LL_PrepareReceive>:
{
 8004868:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800486a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800486e:	f7fd fb84 	bl	8001f7a <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004872:	f7ff ffac 	bl	80047ce <USBD_Get_USB_Status>
}
 8004876:	bd08      	pop	{r3, pc}

08004878 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8004878:	b198      	cbz	r0, 80048a2 <USBD_Init+0x2a>
{
 800487a:	b508      	push	{r3, lr}
 800487c:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800487e:	2000      	movs	r0, #0
 8004880:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8004884:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8004888:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800488c:	b109      	cbz	r1, 8004892 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 800488e:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004892:	2101      	movs	r1, #1
 8004894:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 8004898:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800489a:	4618      	mov	r0, r3
 800489c:	f7ff ff42 	bl	8004724 <USBD_LL_Init>

  return ret;
}
 80048a0:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 80048a2:	2003      	movs	r0, #3
}
 80048a4:	4770      	bx	lr

080048a6 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80048a6:	b510      	push	{r4, lr}
 80048a8:	b082      	sub	sp, #8
  uint16_t len = 0U;
 80048aa:	2300      	movs	r3, #0
 80048ac:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 80048b0:	b1b9      	cbz	r1, 80048e2 <USBD_RegisterClass+0x3c>
 80048b2:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80048b4:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80048b8:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 80048bc:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80048be:	b143      	cbz	r3, 80048d2 <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80048c0:	32ae      	adds	r2, #174	@ 0xae
 80048c2:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 80048c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c8:	f10d 0006 	add.w	r0, sp, #6
 80048cc:	4798      	blx	r3
 80048ce:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80048d2:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 80048d6:	3301      	adds	r3, #1
 80048d8:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 80048dc:	2000      	movs	r0, #0
}
 80048de:	b002      	add	sp, #8
 80048e0:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 80048e2:	2003      	movs	r0, #3
 80048e4:	e7fb      	b.n	80048de <USBD_RegisterClass+0x38>

080048e6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80048e6:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80048e8:	f7ff ff7b 	bl	80047e2 <USBD_LL_Start>
}
 80048ec:	bd08      	pop	{r3, pc}

080048ee <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80048ee:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80048f0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80048f4:	b113      	cbz	r3, 80048fc <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 80048fa:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 80048fc:	2000      	movs	r0, #0
 80048fe:	e7fc      	b.n	80048fa <USBD_SetClassConfig+0xc>

08004900 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004900:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8004902:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	4798      	blx	r3
 800490a:	b900      	cbnz	r0, 800490e <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800490c:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 800490e:	2003      	movs	r0, #3
 8004910:	e7fc      	b.n	800490c <USBD_ClrClassConfig+0xc>

08004912 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8004912:	b538      	push	{r3, r4, r5, lr}
 8004914:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8004916:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 800491a:	4628      	mov	r0, r5
 800491c:	f000 f9c4 	bl	8004ca8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8004920:	2301      	movs	r3, #1
 8004922:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8004926:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 800492a:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800492e:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 8004932:	f001 031f 	and.w	r3, r1, #31
 8004936:	2b01      	cmp	r3, #1
 8004938:	d007      	beq.n	800494a <USBD_LL_SetupStage+0x38>
 800493a:	2b02      	cmp	r3, #2
 800493c:	d00a      	beq.n	8004954 <USBD_LL_SetupStage+0x42>
 800493e:	b973      	cbnz	r3, 800495e <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8004940:	4629      	mov	r1, r5
 8004942:	4620      	mov	r0, r4
 8004944:	f000 fb84 	bl	8005050 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 8004948:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800494a:	4629      	mov	r1, r5
 800494c:	4620      	mov	r0, r4
 800494e:	f000 fbba 	bl	80050c6 <USBD_StdItfReq>
      break;
 8004952:	e7f9      	b.n	8004948 <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8004954:	4629      	mov	r1, r5
 8004956:	4620      	mov	r0, r4
 8004958:	f000 fbf7 	bl	800514a <USBD_StdEPReq>
      break;
 800495c:	e7f4      	b.n	8004948 <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800495e:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8004962:	4620      	mov	r0, r4
 8004964:	f7ff ff60 	bl	8004828 <USBD_LL_StallEP>
      break;
 8004968:	e7ee      	b.n	8004948 <USBD_LL_SetupStage+0x36>

0800496a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800496a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800496c:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800496e:	2301      	movs	r3, #1
 8004970:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8004974:	2300      	movs	r3, #0
 8004976:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 800497a:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800497c:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8004980:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8004984:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004988:	b1e3      	cbz	r3, 80049c4 <USBD_LL_Reset+0x5a>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	b1e3      	cbz	r3, 80049c8 <USBD_LL_Reset+0x5e>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800498e:	2100      	movs	r1, #0
 8004990:	4798      	blx	r3
 8004992:	4607      	mov	r7, r0
 8004994:	b9d0      	cbnz	r0, 80049cc <USBD_LL_Reset+0x62>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004996:	2340      	movs	r3, #64	@ 0x40
 8004998:	2200      	movs	r2, #0
 800499a:	4611      	mov	r1, r2
 800499c:	4620      	mov	r0, r4
 800499e:	f7ff ff28 	bl	80047f2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80049a2:	2601      	movs	r6, #1
 80049a4:	f884 6163 	strb.w	r6, [r4, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80049a8:	2540      	movs	r5, #64	@ 0x40
 80049aa:	f8a4 5160 	strh.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80049ae:	462b      	mov	r3, r5
 80049b0:	2200      	movs	r2, #0
 80049b2:	2180      	movs	r1, #128	@ 0x80
 80049b4:	4620      	mov	r0, r4
 80049b6:	f7ff ff1c 	bl	80047f2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80049ba:	f884 6023 	strb.w	r6, [r4, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80049be:	8425      	strh	r5, [r4, #32]

  return ret;
}
 80049c0:	4638      	mov	r0, r7
 80049c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 80049c4:	2700      	movs	r7, #0
 80049c6:	e7e6      	b.n	8004996 <USBD_LL_Reset+0x2c>
 80049c8:	2700      	movs	r7, #0
 80049ca:	e7e4      	b.n	8004996 <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 80049cc:	2703      	movs	r7, #3
 80049ce:	e7e2      	b.n	8004996 <USBD_LL_Reset+0x2c>

080049d0 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80049d0:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 80049d2:	2000      	movs	r0, #0
 80049d4:	4770      	bx	lr

080049d6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80049d6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80049da:	2b04      	cmp	r3, #4
 80049dc:	d004      	beq.n	80049e8 <USBD_LL_Suspend+0x12>
  {
    pdev->dev_old_state = pdev->dev_state;
 80049de:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80049e8:	2304      	movs	r3, #4
 80049ea:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 80049ee:	2000      	movs	r0, #0
 80049f0:	4770      	bx	lr

080049f2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80049f2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80049f6:	2b04      	cmp	r3, #4
 80049f8:	d001      	beq.n	80049fe <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 80049fa:	2000      	movs	r0, #0
 80049fc:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 80049fe:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8004a08:	e7f7      	b.n	80049fa <USBD_LL_Resume+0x8>

08004a0a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8004a0a:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004a0c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004a10:	2b03      	cmp	r3, #3
 8004a12:	d001      	beq.n	8004a18 <USBD_LL_SOF+0xe>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 8004a14:	2000      	movs	r0, #0
 8004a16:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 8004a18:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d0f9      	beq.n	8004a14 <USBD_LL_SOF+0xa>
      if (pdev->pClass[0]->SOF != NULL)
 8004a20:	69db      	ldr	r3, [r3, #28]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d0f6      	beq.n	8004a14 <USBD_LL_SOF+0xa>
        (void)pdev->pClass[0]->SOF(pdev);
 8004a26:	4798      	blx	r3
 8004a28:	e7f4      	b.n	8004a14 <USBD_LL_SOF+0xa>

08004a2a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8004a2a:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8004a2c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8004a30:	33ae      	adds	r3, #174	@ 0xae
 8004a32:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004a36:	b153      	cbz	r3, 8004a4e <USBD_LL_IsoINIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004a38:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8004a3c:	2a03      	cmp	r2, #3
 8004a3e:	d001      	beq.n	8004a44 <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8004a40:	2000      	movs	r0, #0
}
 8004a42:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8004a44:	6a1b      	ldr	r3, [r3, #32]
 8004a46:	b123      	cbz	r3, 8004a52 <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8004a48:	4798      	blx	r3
  return USBD_OK;
 8004a4a:	2000      	movs	r0, #0
 8004a4c:	e7f9      	b.n	8004a42 <USBD_LL_IsoINIncomplete+0x18>
    return USBD_FAIL;
 8004a4e:	2003      	movs	r0, #3
 8004a50:	e7f7      	b.n	8004a42 <USBD_LL_IsoINIncomplete+0x18>
  return USBD_OK;
 8004a52:	2000      	movs	r0, #0
 8004a54:	e7f5      	b.n	8004a42 <USBD_LL_IsoINIncomplete+0x18>

08004a56 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8004a56:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8004a58:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8004a5c:	33ae      	adds	r3, #174	@ 0xae
 8004a5e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004a62:	b153      	cbz	r3, 8004a7a <USBD_LL_IsoOUTIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004a64:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8004a68:	2a03      	cmp	r2, #3
 8004a6a:	d001      	beq.n	8004a70 <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8004a6c:	2000      	movs	r0, #0
}
 8004a6e:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8004a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a72:	b123      	cbz	r3, 8004a7e <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8004a74:	4798      	blx	r3
  return USBD_OK;
 8004a76:	2000      	movs	r0, #0
 8004a78:	e7f9      	b.n	8004a6e <USBD_LL_IsoOUTIncomplete+0x18>
    return USBD_FAIL;
 8004a7a:	2003      	movs	r0, #3
 8004a7c:	e7f7      	b.n	8004a6e <USBD_LL_IsoOUTIncomplete+0x18>
  return USBD_OK;
 8004a7e:	2000      	movs	r0, #0
 8004a80:	e7f5      	b.n	8004a6e <USBD_LL_IsoOUTIncomplete+0x18>

08004a82 <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8004a82:	2000      	movs	r0, #0
 8004a84:	4770      	bx	lr

08004a86 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8004a86:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8004a8e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004a92:	b123      	cbz	r3, 8004a9e <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	7901      	ldrb	r1, [r0, #4]
 8004a98:	4798      	blx	r3
 8004a9a:	b910      	cbnz	r0, 8004aa2 <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8004a9c:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 8004a9e:	2000      	movs	r0, #0
 8004aa0:	e7fc      	b.n	8004a9c <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 8004aa2:	2003      	movs	r0, #3
 8004aa4:	e7fa      	b.n	8004a9c <USBD_LL_DevDisconnected+0x16>

08004aa6 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8004aa6:	2000      	movs	r0, #0
 8004aa8:	4770      	bx	lr

08004aaa <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8004aaa:	2000      	movs	r0, #0
 8004aac:	4770      	bx	lr

08004aae <USBD_LL_DataOutStage>:
{
 8004aae:	b538      	push	{r3, r4, r5, lr}
 8004ab0:	4604      	mov	r4, r0
  if (epnum == 0U)
 8004ab2:	460d      	mov	r5, r1
 8004ab4:	2900      	cmp	r1, #0
 8004ab6:	d144      	bne.n	8004b42 <USBD_LL_DataOutStage+0x94>
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8004ab8:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 8004abc:	2b03      	cmp	r3, #3
 8004abe:	d001      	beq.n	8004ac4 <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 8004ac0:	4608      	mov	r0, r1
}
 8004ac2:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8004ac4:	f8d0 3158 	ldr.w	r3, [r0, #344]	@ 0x158
 8004ac8:	f8b0 2160 	ldrh.w	r2, [r0, #352]	@ 0x160
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d809      	bhi.n	8004ae4 <USBD_LL_DataOutStage+0x36>
        switch (pdev->request.bmRequest & 0x1FU)
 8004ad0:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 8004ad4:	f003 031f 	and.w	r3, r3, #31
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d012      	beq.n	8004b02 <USBD_LL_DataOutStage+0x54>
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d01e      	beq.n	8004b1e <USBD_LL_DataOutStage+0x70>
 8004ae0:	4608      	mov	r0, r1
 8004ae2:	e013      	b.n	8004b0c <USBD_LL_DataOutStage+0x5e>
        pep->rem_length -= pep->maxpacket;
 8004ae4:	1a9b      	subs	r3, r3, r2
 8004ae6:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158
        pep->pbuffer += pep->maxpacket;
 8004aea:	f8d0 1164 	ldr.w	r1, [r0, #356]	@ 0x164
 8004aee:	4411      	add	r1, r2
 8004af0:	f8c0 1164 	str.w	r1, [r0, #356]	@ 0x164
        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8004af4:	429a      	cmp	r2, r3
 8004af6:	bf38      	it	cc
 8004af8:	461a      	movcc	r2, r3
 8004afa:	f000 fd17 	bl	800552c <USBD_CtlContinueRx>
  return USBD_OK;
 8004afe:	4628      	mov	r0, r5
 8004b00:	e7df      	b.n	8004ac2 <USBD_LL_DataOutStage+0x14>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8004b02:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8004b06:	f7ff ffce 	bl	8004aa6 <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8004b0a:	b918      	cbnz	r0, 8004b14 <USBD_LL_DataOutStage+0x66>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004b0c:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8004b10:	2b03      	cmp	r3, #3
 8004b12:	d009      	beq.n	8004b28 <USBD_LL_DataOutStage+0x7a>
        (void)USBD_CtlSendStatus(pdev);
 8004b14:	4620      	mov	r0, r4
 8004b16:	f000 fd11 	bl	800553c <USBD_CtlSendStatus>
  return USBD_OK;
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	e7d1      	b.n	8004ac2 <USBD_LL_DataOutStage+0x14>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8004b1e:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8004b22:	f7ff ffc2 	bl	8004aaa <USBD_CoreFindEP>
            break;
 8004b26:	e7f0      	b.n	8004b0a <USBD_LL_DataOutStage+0x5c>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8004b28:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8004b2c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8004b30:	691a      	ldr	r2, [r3, #16]
 8004b32:	2a00      	cmp	r2, #0
 8004b34:	d0ee      	beq.n	8004b14 <USBD_LL_DataOutStage+0x66>
              pdev->classId = idx;
 8004b36:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	4620      	mov	r0, r4
 8004b3e:	4798      	blx	r3
 8004b40:	e7e8      	b.n	8004b14 <USBD_LL_DataOutStage+0x66>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8004b42:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8004b46:	f7ff ffb0 	bl	8004aaa <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8004b4a:	b988      	cbnz	r0, 8004b70 <USBD_LL_DataOutStage+0xc2>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004b4c:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8004b50:	2b03      	cmp	r3, #3
 8004b52:	d1b6      	bne.n	8004ac2 <USBD_LL_DataOutStage+0x14>
        if (pdev->pClass[idx]->DataOut != NULL)
 8004b54:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8004b58:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8004b5c:	699a      	ldr	r2, [r3, #24]
 8004b5e:	2a00      	cmp	r2, #0
 8004b60:	d0af      	beq.n	8004ac2 <USBD_LL_DataOutStage+0x14>
          pdev->classId = idx;
 8004b62:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	4629      	mov	r1, r5
 8004b6a:	4620      	mov	r0, r4
 8004b6c:	4798      	blx	r3
      if (ret != USBD_OK)
 8004b6e:	e7a8      	b.n	8004ac2 <USBD_LL_DataOutStage+0x14>
  return USBD_OK;
 8004b70:	2000      	movs	r0, #0
 8004b72:	e7a6      	b.n	8004ac2 <USBD_LL_DataOutStage+0x14>

08004b74 <USBD_LL_DataInStage>:
{
 8004b74:	b538      	push	{r3, r4, r5, lr}
 8004b76:	4604      	mov	r4, r0
  if (epnum == 0U)
 8004b78:	460d      	mov	r5, r1
 8004b7a:	2900      	cmp	r1, #0
 8004b7c:	d14b      	bne.n	8004c16 <USBD_LL_DataInStage+0xa2>
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8004b7e:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d007      	beq.n	8004b96 <USBD_LL_DataInStage+0x22>
    if (pdev->dev_test_mode != 0U)
 8004b86:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 8004b8a:	b118      	cbz	r0, 8004b94 <USBD_LL_DataInStage+0x20>
      pdev->dev_test_mode = 0U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 8004b92:	4628      	mov	r0, r5
}
 8004b94:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8004b96:	6982      	ldr	r2, [r0, #24]
 8004b98:	8c03      	ldrh	r3, [r0, #32]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d80d      	bhi.n	8004bba <USBD_LL_DataInStage+0x46>
        if ((pep->maxpacket == pep->rem_length) &&
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d019      	beq.n	8004bd6 <USBD_LL_DataInStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004ba2:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8004ba6:	2b03      	cmp	r3, #3
 8004ba8:	d029      	beq.n	8004bfe <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8004baa:	2180      	movs	r1, #128	@ 0x80
 8004bac:	4620      	mov	r0, r4
 8004bae:	f7ff fe3b 	bl	8004828 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8004bb2:	4620      	mov	r0, r4
 8004bb4:	f000 fccd 	bl	8005552 <USBD_CtlReceiveStatus>
 8004bb8:	e7e5      	b.n	8004b86 <USBD_LL_DataInStage+0x12>
        pep->rem_length -= pep->maxpacket;
 8004bba:	1ad2      	subs	r2, r2, r3
 8004bbc:	6182      	str	r2, [r0, #24]
        pep->pbuffer += pep->maxpacket;
 8004bbe:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8004bc0:	4419      	add	r1, r3
 8004bc2:	6241      	str	r1, [r0, #36]	@ 0x24
        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8004bc4:	f000 fcaa 	bl	800551c <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004bc8:	2300      	movs	r3, #0
 8004bca:	461a      	mov	r2, r3
 8004bcc:	4619      	mov	r1, r3
 8004bce:	4620      	mov	r0, r4
 8004bd0:	f7ff fe4a 	bl	8004868 <USBD_LL_PrepareReceive>
 8004bd4:	e7d7      	b.n	8004b86 <USBD_LL_DataInStage+0x12>
            (pep->total_length >= pep->maxpacket) &&
 8004bd6:	6942      	ldr	r2, [r0, #20]
        if ((pep->maxpacket == pep->rem_length) &&
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d8e2      	bhi.n	8004ba2 <USBD_LL_DataInStage+0x2e>
            (pep->total_length < pdev->ep0_data_len))
 8004bdc:	f8d0 3298 	ldr.w	r3, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d2de      	bcs.n	8004ba2 <USBD_LL_DataInStage+0x2e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8004be4:	2200      	movs	r2, #0
 8004be6:	4611      	mov	r1, r2
 8004be8:	f000 fc98 	bl	800551c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8004bec:	2100      	movs	r1, #0
 8004bee:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	460a      	mov	r2, r1
 8004bf6:	4620      	mov	r0, r4
 8004bf8:	f7ff fe36 	bl	8004868 <USBD_LL_PrepareReceive>
 8004bfc:	e7c3      	b.n	8004b86 <USBD_LL_DataInStage+0x12>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8004bfe:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8004c02:	68da      	ldr	r2, [r3, #12]
 8004c04:	2a00      	cmp	r2, #0
 8004c06:	d0d0      	beq.n	8004baa <USBD_LL_DataInStage+0x36>
              pdev->classId = 0U;
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	4620      	mov	r0, r4
 8004c12:	4798      	blx	r3
 8004c14:	e7c9      	b.n	8004baa <USBD_LL_DataInStage+0x36>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8004c16:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8004c1a:	f7ff ff46 	bl	8004aaa <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8004c1e:	b988      	cbnz	r0, 8004c44 <USBD_LL_DataInStage+0xd0>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004c20:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8004c24:	2b03      	cmp	r3, #3
 8004c26:	d1b5      	bne.n	8004b94 <USBD_LL_DataInStage+0x20>
        if (pdev->pClass[idx]->DataIn != NULL)
 8004c28:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8004c2c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8004c30:	695a      	ldr	r2, [r3, #20]
 8004c32:	2a00      	cmp	r2, #0
 8004c34:	d0ae      	beq.n	8004b94 <USBD_LL_DataInStage+0x20>
          pdev->classId = idx;
 8004c36:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8004c3a:	695b      	ldr	r3, [r3, #20]
 8004c3c:	4629      	mov	r1, r5
 8004c3e:	4620      	mov	r0, r4
 8004c40:	4798      	blx	r3
          if (ret != USBD_OK)
 8004c42:	e7a7      	b.n	8004b94 <USBD_LL_DataInStage+0x20>
  return USBD_OK;
 8004c44:	2000      	movs	r0, #0
 8004c46:	e7a5      	b.n	8004b94 <USBD_LL_DataInStage+0x20>

08004c48 <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 8004c48:	880b      	ldrh	r3, [r1, #0]
 8004c4a:	7802      	ldrb	r2, [r0, #0]
 8004c4c:	4413      	add	r3, r2
 8004c4e:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8004c50:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 8004c52:	4418      	add	r0, r3
 8004c54:	4770      	bx	lr

08004c56 <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 8004c56:	8842      	ldrh	r2, [r0, #2]
 8004c58:	7803      	ldrb	r3, [r0, #0]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d918      	bls.n	8004c90 <USBD_GetEpDesc+0x3a>
{
 8004c5e:	b530      	push	{r4, r5, lr}
 8004c60:	b083      	sub	sp, #12
 8004c62:	4604      	mov	r4, r0
 8004c64:	460d      	mov	r5, r1
    ptr = desc->bLength;
 8004c66:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 8004c6a:	8863      	ldrh	r3, [r4, #2]
 8004c6c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d20a      	bcs.n	8004c8a <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8004c74:	f10d 0106 	add.w	r1, sp, #6
 8004c78:	f7ff ffe6 	bl	8004c48 <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8004c7c:	7843      	ldrb	r3, [r0, #1]
 8004c7e:	2b05      	cmp	r3, #5
 8004c80:	d1f3      	bne.n	8004c6a <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8004c82:	7883      	ldrb	r3, [r0, #2]
 8004c84:	42ab      	cmp	r3, r5
 8004c86:	d1f0      	bne.n	8004c6a <USBD_GetEpDesc+0x14>
 8004c88:	e000      	b.n	8004c8c <USBD_GetEpDesc+0x36>
 8004c8a:	2000      	movs	r0, #0
}
 8004c8c:	b003      	add	sp, #12
 8004c8e:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8004c90:	2000      	movs	r0, #0
}
 8004c92:	4770      	bx	lr

08004c94 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8004c94:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 8004c96:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8004c98:	e002      	b.n	8004ca0 <USBD_GetLen+0xc>
  {
    len++;
 8004c9a:	3001      	adds	r0, #1
 8004c9c:	b2c0      	uxtb	r0, r0
    pbuff++;
 8004c9e:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8004ca0:	781a      	ldrb	r2, [r3, #0]
 8004ca2:	2a00      	cmp	r2, #0
 8004ca4:	d1f9      	bne.n	8004c9a <USBD_GetLen+0x6>
  }

  return len;
}
 8004ca6:	4770      	bx	lr

08004ca8 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8004ca8:	780b      	ldrb	r3, [r1, #0]
 8004caa:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8004cac:	784b      	ldrb	r3, [r1, #1]
 8004cae:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8004cb0:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8004cb2:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8004cb4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8004cb8:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8004cba:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8004cbc:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8004cbe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8004cc2:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8004cc4:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8004cc6:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8004cc8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8004ccc:	80c3      	strh	r3, [r0, #6]
}
 8004cce:	4770      	bx	lr

08004cd0 <USBD_CtlError>:
{
 8004cd0:	b510      	push	{r4, lr}
 8004cd2:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004cd4:	2180      	movs	r1, #128	@ 0x80
 8004cd6:	f7ff fda7 	bl	8004828 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8004cda:	2100      	movs	r1, #0
 8004cdc:	4620      	mov	r0, r4
 8004cde:	f7ff fda3 	bl	8004828 <USBD_LL_StallEP>
}
 8004ce2:	bd10      	pop	{r4, pc}

08004ce4 <USBD_GetDescriptor>:
{
 8004ce4:	b530      	push	{r4, r5, lr}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	4604      	mov	r4, r0
 8004cea:	460d      	mov	r5, r1
  uint16_t len = 0U;
 8004cec:	2300      	movs	r3, #0
 8004cee:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8004cf2:	884a      	ldrh	r2, [r1, #2]
 8004cf4:	0a13      	lsrs	r3, r2, #8
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	2b06      	cmp	r3, #6
 8004cfa:	f200 80aa 	bhi.w	8004e52 <USBD_GetDescriptor+0x16e>
 8004cfe:	e8df f003 	tbb	[pc, r3]
 8004d02:	1e04      	.short	0x1e04
 8004d04:	8ca8a832 	.word	0x8ca8a832
 8004d08:	99          	.byte	0x99
 8004d09:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8004d0a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f10d 0106 	add.w	r1, sp, #6
 8004d14:	7c00      	ldrb	r0, [r0, #16]
 8004d16:	4798      	blx	r3
  if (req->wLength != 0U)
 8004d18:	88ea      	ldrh	r2, [r5, #6]
 8004d1a:	2a00      	cmp	r2, #0
 8004d1c:	f000 80a3 	beq.w	8004e66 <USBD_GetDescriptor+0x182>
    if (len != 0U)
 8004d20:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f000 8099 	beq.w	8004e5c <USBD_GetDescriptor+0x178>
      len = MIN(len, req->wLength);
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	bf28      	it	cs
 8004d2e:	461a      	movcs	r2, r3
 8004d30:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8004d34:	4601      	mov	r1, r0
 8004d36:	4620      	mov	r0, r4
 8004d38:	f000 fbe2 	bl	8005500 <USBD_CtlSendData>
 8004d3c:	e08c      	b.n	8004e58 <USBD_GetDescriptor+0x174>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004d3e:	7c03      	ldrb	r3, [r0, #16]
 8004d40:	b943      	cbnz	r3, 8004d54 <USBD_GetDescriptor+0x70>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8004d42:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d48:	f10d 0006 	add.w	r0, sp, #6
 8004d4c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004d4e:	2302      	movs	r3, #2
 8004d50:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004d52:	e7e1      	b.n	8004d18 <USBD_GetDescriptor+0x34>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8004d54:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d5a:	f10d 0006 	add.w	r0, sp, #6
 8004d5e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004d60:	2302      	movs	r3, #2
 8004d62:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004d64:	e7d8      	b.n	8004d18 <USBD_GetDescriptor+0x34>
      switch ((uint8_t)(req->wValue))
 8004d66:	b2d2      	uxtb	r2, r2
 8004d68:	2a05      	cmp	r2, #5
 8004d6a:	d852      	bhi.n	8004e12 <USBD_GetDescriptor+0x12e>
 8004d6c:	e8df f002 	tbb	[pc, r2]
 8004d70:	2a1d1003 	.word	0x2a1d1003
 8004d74:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8004d76:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	b123      	cbz	r3, 8004d88 <USBD_GetDescriptor+0xa4>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8004d7e:	f10d 0106 	add.w	r1, sp, #6
 8004d82:	7c00      	ldrb	r0, [r0, #16]
 8004d84:	4798      	blx	r3
  if (err != 0U)
 8004d86:	e7c7      	b.n	8004d18 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8004d88:	4629      	mov	r1, r5
 8004d8a:	f7ff ffa1 	bl	8004cd0 <USBD_CtlError>
  if (err != 0U)
 8004d8e:	e063      	b.n	8004e58 <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8004d90:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	b123      	cbz	r3, 8004da2 <USBD_GetDescriptor+0xbe>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8004d98:	f10d 0106 	add.w	r1, sp, #6
 8004d9c:	7c00      	ldrb	r0, [r0, #16]
 8004d9e:	4798      	blx	r3
  if (err != 0U)
 8004da0:	e7ba      	b.n	8004d18 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8004da2:	4629      	mov	r1, r5
 8004da4:	f7ff ff94 	bl	8004cd0 <USBD_CtlError>
  if (err != 0U)
 8004da8:	e056      	b.n	8004e58 <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8004daa:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	b123      	cbz	r3, 8004dbc <USBD_GetDescriptor+0xd8>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8004db2:	f10d 0106 	add.w	r1, sp, #6
 8004db6:	7c00      	ldrb	r0, [r0, #16]
 8004db8:	4798      	blx	r3
  if (err != 0U)
 8004dba:	e7ad      	b.n	8004d18 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8004dbc:	4629      	mov	r1, r5
 8004dbe:	f7ff ff87 	bl	8004cd0 <USBD_CtlError>
  if (err != 0U)
 8004dc2:	e049      	b.n	8004e58 <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8004dc4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	b123      	cbz	r3, 8004dd6 <USBD_GetDescriptor+0xf2>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8004dcc:	f10d 0106 	add.w	r1, sp, #6
 8004dd0:	7c00      	ldrb	r0, [r0, #16]
 8004dd2:	4798      	blx	r3
  if (err != 0U)
 8004dd4:	e7a0      	b.n	8004d18 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	f7ff ff7a 	bl	8004cd0 <USBD_CtlError>
  if (err != 0U)
 8004ddc:	e03c      	b.n	8004e58 <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8004dde:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004de2:	695b      	ldr	r3, [r3, #20]
 8004de4:	b123      	cbz	r3, 8004df0 <USBD_GetDescriptor+0x10c>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8004de6:	f10d 0106 	add.w	r1, sp, #6
 8004dea:	7c00      	ldrb	r0, [r0, #16]
 8004dec:	4798      	blx	r3
  if (err != 0U)
 8004dee:	e793      	b.n	8004d18 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8004df0:	4629      	mov	r1, r5
 8004df2:	f7ff ff6d 	bl	8004cd0 <USBD_CtlError>
  if (err != 0U)
 8004df6:	e02f      	b.n	8004e58 <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8004df8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004dfc:	699b      	ldr	r3, [r3, #24]
 8004dfe:	b123      	cbz	r3, 8004e0a <USBD_GetDescriptor+0x126>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8004e00:	f10d 0106 	add.w	r1, sp, #6
 8004e04:	7c00      	ldrb	r0, [r0, #16]
 8004e06:	4798      	blx	r3
  if (err != 0U)
 8004e08:	e786      	b.n	8004d18 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8004e0a:	4629      	mov	r1, r5
 8004e0c:	f7ff ff60 	bl	8004cd0 <USBD_CtlError>
  if (err != 0U)
 8004e10:	e022      	b.n	8004e58 <USBD_GetDescriptor+0x174>
          USBD_CtlError(pdev, req);
 8004e12:	4629      	mov	r1, r5
 8004e14:	f7ff ff5c 	bl	8004cd0 <USBD_CtlError>
  if (err != 0U)
 8004e18:	e01e      	b.n	8004e58 <USBD_GetDescriptor+0x174>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004e1a:	7c03      	ldrb	r3, [r0, #16]
 8004e1c:	b933      	cbnz	r3, 8004e2c <USBD_GetDescriptor+0x148>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8004e1e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e24:	f10d 0006 	add.w	r0, sp, #6
 8004e28:	4798      	blx	r3
  if (err != 0U)
 8004e2a:	e775      	b.n	8004d18 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 8004e2c:	4629      	mov	r1, r5
 8004e2e:	f7ff ff4f 	bl	8004cd0 <USBD_CtlError>
  if (err != 0U)
 8004e32:	e011      	b.n	8004e58 <USBD_GetDescriptor+0x174>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004e34:	7c03      	ldrb	r3, [r0, #16]
 8004e36:	b943      	cbnz	r3, 8004e4a <USBD_GetDescriptor+0x166>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8004e38:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3e:	f10d 0006 	add.w	r0, sp, #6
 8004e42:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004e44:	2307      	movs	r3, #7
 8004e46:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004e48:	e766      	b.n	8004d18 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 8004e4a:	4629      	mov	r1, r5
 8004e4c:	f7ff ff40 	bl	8004cd0 <USBD_CtlError>
  if (err != 0U)
 8004e50:	e002      	b.n	8004e58 <USBD_GetDescriptor+0x174>
      USBD_CtlError(pdev, req);
 8004e52:	4629      	mov	r1, r5
 8004e54:	f7ff ff3c 	bl	8004cd0 <USBD_CtlError>
}
 8004e58:	b003      	add	sp, #12
 8004e5a:	bd30      	pop	{r4, r5, pc}
      USBD_CtlError(pdev, req);
 8004e5c:	4629      	mov	r1, r5
 8004e5e:	4620      	mov	r0, r4
 8004e60:	f7ff ff36 	bl	8004cd0 <USBD_CtlError>
 8004e64:	e7f8      	b.n	8004e58 <USBD_GetDescriptor+0x174>
    (void)USBD_CtlSendStatus(pdev);
 8004e66:	4620      	mov	r0, r4
 8004e68:	f000 fb68 	bl	800553c <USBD_CtlSendStatus>
 8004e6c:	e7f4      	b.n	8004e58 <USBD_GetDescriptor+0x174>

08004e6e <USBD_SetAddress>:
{
 8004e6e:	b538      	push	{r3, r4, r5, lr}
 8004e70:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8004e72:	888b      	ldrh	r3, [r1, #4]
 8004e74:	b9f3      	cbnz	r3, 8004eb4 <USBD_SetAddress+0x46>
 8004e76:	88cb      	ldrh	r3, [r1, #6]
 8004e78:	b9e3      	cbnz	r3, 8004eb4 <USBD_SetAddress+0x46>
 8004e7a:	884b      	ldrh	r3, [r1, #2]
 8004e7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e7e:	d819      	bhi.n	8004eb4 <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8004e80:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004e84:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004e88:	2b03      	cmp	r3, #3
 8004e8a:	d00c      	beq.n	8004ea6 <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 8004e8c:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8004e90:	4629      	mov	r1, r5
 8004e92:	f7ff fcd9 	bl	8004848 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8004e96:	4620      	mov	r0, r4
 8004e98:	f000 fb50 	bl	800553c <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8004e9c:	b135      	cbz	r5, 8004eac <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004e9e:	2302      	movs	r3, #2
 8004ea0:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8004ea4:	e009      	b.n	8004eba <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 8004ea6:	f7ff ff13 	bl	8004cd0 <USBD_CtlError>
 8004eaa:	e006      	b.n	8004eba <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8004eac:	2301      	movs	r3, #1
 8004eae:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8004eb2:	e002      	b.n	8004eba <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	f7ff ff0b 	bl	8004cd0 <USBD_CtlError>
}
 8004eba:	bd38      	pop	{r3, r4, r5, pc}

08004ebc <USBD_SetConfig>:
{
 8004ebc:	b570      	push	{r4, r5, r6, lr}
 8004ebe:	4604      	mov	r4, r0
 8004ec0:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8004ec2:	788d      	ldrb	r5, [r1, #2]
 8004ec4:	4b2f      	ldr	r3, [pc, #188]	@ (8004f84 <USBD_SetConfig+0xc8>)
 8004ec6:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8004ec8:	2d01      	cmp	r5, #1
 8004eca:	d810      	bhi.n	8004eee <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8004ecc:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004ed0:	b2da      	uxtb	r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d00f      	beq.n	8004ef6 <USBD_SetConfig+0x3a>
 8004ed6:	2a03      	cmp	r2, #3
 8004ed8:	d026      	beq.n	8004f28 <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 8004eda:	f7ff fef9 	bl	8004cd0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8004ede:	4b29      	ldr	r3, [pc, #164]	@ (8004f84 <USBD_SetConfig+0xc8>)
 8004ee0:	7819      	ldrb	r1, [r3, #0]
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	f7ff fd0c 	bl	8004900 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8004ee8:	2503      	movs	r5, #3
}
 8004eea:	4628      	mov	r0, r5
 8004eec:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 8004eee:	f7ff feef 	bl	8004cd0 <USBD_CtlError>
    return USBD_FAIL;
 8004ef2:	2503      	movs	r5, #3
 8004ef4:	e7f9      	b.n	8004eea <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 8004ef6:	b1a5      	cbz	r5, 8004f22 <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 8004ef8:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8004efa:	4629      	mov	r1, r5
 8004efc:	f7ff fcf7 	bl	80048ee <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8004f00:	4605      	mov	r5, r0
 8004f02:	b138      	cbz	r0, 8004f14 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 8004f04:	4631      	mov	r1, r6
 8004f06:	4620      	mov	r0, r4
 8004f08:	f7ff fee2 	bl	8004cd0 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8004f12:	e7ea      	b.n	8004eea <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8004f14:	4620      	mov	r0, r4
 8004f16:	f000 fb11 	bl	800553c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8004f20:	e7e3      	b.n	8004eea <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8004f22:	f000 fb0b 	bl	800553c <USBD_CtlSendStatus>
 8004f26:	e7e0      	b.n	8004eea <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 8004f28:	b1cd      	cbz	r5, 8004f5e <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 8004f2a:	6841      	ldr	r1, [r0, #4]
 8004f2c:	428d      	cmp	r5, r1
 8004f2e:	d025      	beq.n	8004f7c <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8004f30:	b2c9      	uxtb	r1, r1
 8004f32:	f7ff fce5 	bl	8004900 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8004f36:	4b13      	ldr	r3, [pc, #76]	@ (8004f84 <USBD_SetConfig+0xc8>)
 8004f38:	7819      	ldrb	r1, [r3, #0]
 8004f3a:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8004f3c:	4620      	mov	r0, r4
 8004f3e:	f7ff fcd6 	bl	80048ee <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8004f42:	4605      	mov	r5, r0
 8004f44:	b1b0      	cbz	r0, 8004f74 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 8004f46:	4631      	mov	r1, r6
 8004f48:	4620      	mov	r0, r4
 8004f4a:	f7ff fec1 	bl	8004cd0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8004f4e:	7921      	ldrb	r1, [r4, #4]
 8004f50:	4620      	mov	r0, r4
 8004f52:	f7ff fcd5 	bl	8004900 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8004f56:	2302      	movs	r3, #2
 8004f58:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8004f5c:	e7c5      	b.n	8004eea <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004f5e:	2302      	movs	r3, #2
 8004f60:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8004f64:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8004f66:	4629      	mov	r1, r5
 8004f68:	f7ff fcca 	bl	8004900 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8004f6c:	4620      	mov	r0, r4
 8004f6e:	f000 fae5 	bl	800553c <USBD_CtlSendStatus>
 8004f72:	e7ba      	b.n	8004eea <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8004f74:	4620      	mov	r0, r4
 8004f76:	f000 fae1 	bl	800553c <USBD_CtlSendStatus>
 8004f7a:	e7b6      	b.n	8004eea <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8004f7c:	f000 fade 	bl	800553c <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8004f80:	2500      	movs	r5, #0
 8004f82:	e7b2      	b.n	8004eea <USBD_SetConfig+0x2e>
 8004f84:	20000f54 	.word	0x20000f54

08004f88 <USBD_GetConfig>:
{
 8004f88:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8004f8a:	88cb      	ldrh	r3, [r1, #6]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d10b      	bne.n	8004fa8 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8004f90:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004f94:	b2da      	uxtb	r2, r3
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d909      	bls.n	8004fae <USBD_GetConfig+0x26>
 8004f9a:	2a03      	cmp	r2, #3
 8004f9c:	d111      	bne.n	8004fc2 <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	1d01      	adds	r1, r0, #4
 8004fa2:	f000 faad 	bl	8005500 <USBD_CtlSendData>
        break;
 8004fa6:	e001      	b.n	8004fac <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8004fa8:	f7ff fe92 	bl	8004cd0 <USBD_CtlError>
}
 8004fac:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8004fae:	b252      	sxtb	r2, r2
 8004fb0:	b13a      	cbz	r2, 8004fc2 <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 8004fb2:	4601      	mov	r1, r0
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f000 faa0 	bl	8005500 <USBD_CtlSendData>
        break;
 8004fc0:	e7f4      	b.n	8004fac <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 8004fc2:	f7ff fe85 	bl	8004cd0 <USBD_CtlError>
}
 8004fc6:	e7f1      	b.n	8004fac <USBD_GetConfig+0x24>

08004fc8 <USBD_GetStatus>:
{
 8004fc8:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8004fca:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	2b02      	cmp	r3, #2
 8004fd2:	d812      	bhi.n	8004ffa <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8004fd4:	88cb      	ldrh	r3, [r1, #6]
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d10c      	bne.n	8004ff4 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 8004fde:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8004fe2:	b10b      	cbz	r3, 8004fe8 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8004fe8:	2202      	movs	r2, #2
 8004fea:	f100 010c 	add.w	r1, r0, #12
 8004fee:	f000 fa87 	bl	8005500 <USBD_CtlSendData>
}
 8004ff2:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 8004ff4:	f7ff fe6c 	bl	8004cd0 <USBD_CtlError>
        break;
 8004ff8:	e7fb      	b.n	8004ff2 <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 8004ffa:	f7ff fe69 	bl	8004cd0 <USBD_CtlError>
}
 8004ffe:	e7f8      	b.n	8004ff2 <USBD_GetStatus+0x2a>

08005000 <USBD_SetFeature>:
{
 8005000:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005002:	884b      	ldrh	r3, [r1, #2]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d004      	beq.n	8005012 <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8005008:	2b02      	cmp	r3, #2
 800500a:	d007      	beq.n	800501c <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 800500c:	f7ff fe60 	bl	8004cd0 <USBD_CtlError>
}
 8005010:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 8005012:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8005016:	f000 fa91 	bl	800553c <USBD_CtlSendStatus>
 800501a:	e7f9      	b.n	8005010 <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800501c:	888b      	ldrh	r3, [r1, #4]
 800501e:	0a1b      	lsrs	r3, r3, #8
 8005020:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8005024:	f000 fa8a 	bl	800553c <USBD_CtlSendStatus>
 8005028:	e7f2      	b.n	8005010 <USBD_SetFeature+0x10>

0800502a <USBD_ClrFeature>:
{
 800502a:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800502c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005030:	3b01      	subs	r3, #1
 8005032:	2b02      	cmp	r3, #2
 8005034:	d809      	bhi.n	800504a <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005036:	884b      	ldrh	r3, [r1, #2]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d000      	beq.n	800503e <USBD_ClrFeature+0x14>
}
 800503c:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 800503e:	2300      	movs	r3, #0
 8005040:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8005044:	f000 fa7a 	bl	800553c <USBD_CtlSendStatus>
 8005048:	e7f8      	b.n	800503c <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 800504a:	f7ff fe41 	bl	8004cd0 <USBD_CtlError>
}
 800504e:	e7f5      	b.n	800503c <USBD_ClrFeature+0x12>

08005050 <USBD_StdDevReq>:
{
 8005050:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005052:	780c      	ldrb	r4, [r1, #0]
 8005054:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8005058:	2c20      	cmp	r4, #32
 800505a:	d006      	beq.n	800506a <USBD_StdDevReq+0x1a>
 800505c:	2c40      	cmp	r4, #64	@ 0x40
 800505e:	d004      	beq.n	800506a <USBD_StdDevReq+0x1a>
 8005060:	b16c      	cbz	r4, 800507e <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 8005062:	f7ff fe35 	bl	8004cd0 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005066:	2400      	movs	r4, #0
      break;
 8005068:	e007      	b.n	800507a <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800506a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800506e:	33ae      	adds	r3, #174	@ 0xae
 8005070:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	4798      	blx	r3
 8005078:	4604      	mov	r4, r0
}
 800507a:	4620      	mov	r0, r4
 800507c:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800507e:	784d      	ldrb	r5, [r1, #1]
 8005080:	2d09      	cmp	r5, #9
 8005082:	d81d      	bhi.n	80050c0 <USBD_StdDevReq+0x70>
 8005084:	e8df f005 	tbb	[pc, r5]
 8005088:	161c1912 	.word	0x161c1912
 800508c:	1c05081c 	.word	0x1c05081c
 8005090:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 8005092:	f7ff fe27 	bl	8004ce4 <USBD_GetDescriptor>
          break;
 8005096:	e7f0      	b.n	800507a <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 8005098:	f7ff fee9 	bl	8004e6e <USBD_SetAddress>
          break;
 800509c:	e7ed      	b.n	800507a <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 800509e:	f7ff ff0d 	bl	8004ebc <USBD_SetConfig>
 80050a2:	4604      	mov	r4, r0
          break;
 80050a4:	e7e9      	b.n	800507a <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 80050a6:	f7ff ff6f 	bl	8004f88 <USBD_GetConfig>
          break;
 80050aa:	e7e6      	b.n	800507a <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 80050ac:	f7ff ff8c 	bl	8004fc8 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 80050b0:	462c      	mov	r4, r5
          break;
 80050b2:	e7e2      	b.n	800507a <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 80050b4:	f7ff ffa4 	bl	8005000 <USBD_SetFeature>
          break;
 80050b8:	e7df      	b.n	800507a <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 80050ba:	f7ff ffb6 	bl	800502a <USBD_ClrFeature>
          break;
 80050be:	e7dc      	b.n	800507a <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 80050c0:	f7ff fe06 	bl	8004cd0 <USBD_CtlError>
          break;
 80050c4:	e7d9      	b.n	800507a <USBD_StdDevReq+0x2a>

080050c6 <USBD_StdItfReq>:
{
 80050c6:	b570      	push	{r4, r5, r6, lr}
 80050c8:	4605      	mov	r5, r0
 80050ca:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80050cc:	780b      	ldrb	r3, [r1, #0]
 80050ce:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80050d2:	2b20      	cmp	r3, #32
 80050d4:	d007      	beq.n	80050e6 <USBD_StdItfReq+0x20>
 80050d6:	2b40      	cmp	r3, #64	@ 0x40
 80050d8:	d005      	beq.n	80050e6 <USBD_StdItfReq+0x20>
 80050da:	b123      	cbz	r3, 80050e6 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 80050dc:	f7ff fdf8 	bl	8004cd0 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80050e0:	2600      	movs	r6, #0
}
 80050e2:	4630      	mov	r0, r6
 80050e4:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 80050e6:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 80050ea:	3b01      	subs	r3, #1
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d826      	bhi.n	800513e <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80050f0:	7921      	ldrb	r1, [r4, #4]
 80050f2:	2901      	cmp	r1, #1
 80050f4:	d905      	bls.n	8005102 <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 80050f6:	4621      	mov	r1, r4
 80050f8:	4628      	mov	r0, r5
 80050fa:	f7ff fde9 	bl	8004cd0 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80050fe:	2600      	movs	r6, #0
 8005100:	e7ef      	b.n	80050e2 <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8005102:	4628      	mov	r0, r5
 8005104:	f7ff fccf 	bl	8004aa6 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005108:	b968      	cbnz	r0, 8005126 <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 800510a:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 800510e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8005112:	6891      	ldr	r1, [r2, #8]
 8005114:	b189      	cbz	r1, 800513a <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 8005116:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800511a:	6893      	ldr	r3, [r2, #8]
 800511c:	4621      	mov	r1, r4
 800511e:	4628      	mov	r0, r5
 8005120:	4798      	blx	r3
 8005122:	4606      	mov	r6, r0
 8005124:	e000      	b.n	8005128 <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 8005126:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005128:	88e3      	ldrh	r3, [r4, #6]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1d9      	bne.n	80050e2 <USBD_StdItfReq+0x1c>
 800512e:	2e00      	cmp	r6, #0
 8005130:	d1d7      	bne.n	80050e2 <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 8005132:	4628      	mov	r0, r5
 8005134:	f000 fa02 	bl	800553c <USBD_CtlSendStatus>
 8005138:	e7d3      	b.n	80050e2 <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 800513a:	2603      	movs	r6, #3
 800513c:	e7f4      	b.n	8005128 <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 800513e:	4621      	mov	r1, r4
 8005140:	4628      	mov	r0, r5
 8005142:	f7ff fdc5 	bl	8004cd0 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005146:	2600      	movs	r6, #0
          break;
 8005148:	e7cb      	b.n	80050e2 <USBD_StdItfReq+0x1c>

0800514a <USBD_StdEPReq>:
{
 800514a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800514e:	4606      	mov	r6, r0
 8005150:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 8005152:	888b      	ldrh	r3, [r1, #4]
 8005154:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005156:	780c      	ldrb	r4, [r1, #0]
 8005158:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 800515c:	2c20      	cmp	r4, #32
 800515e:	d008      	beq.n	8005172 <USBD_StdEPReq+0x28>
 8005160:	2c40      	cmp	r4, #64	@ 0x40
 8005162:	d006      	beq.n	8005172 <USBD_StdEPReq+0x28>
 8005164:	b1dc      	cbz	r4, 800519e <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 8005166:	f7ff fdb3 	bl	8004cd0 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800516a:	2400      	movs	r4, #0
}
 800516c:	4620      	mov	r0, r4
 800516e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8005172:	4639      	mov	r1, r7
 8005174:	4630      	mov	r0, r6
 8005176:	f7ff fc98 	bl	8004aaa <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800517a:	4604      	mov	r4, r0
 800517c:	2800      	cmp	r0, #0
 800517e:	f040 80fd 	bne.w	800537c <USBD_StdEPReq+0x232>
        pdev->classId = idx;
 8005182:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 8005186:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 800518a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d0eb      	beq.n	800516c <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8005194:	4629      	mov	r1, r5
 8005196:	4630      	mov	r0, r6
 8005198:	4798      	blx	r3
 800519a:	4604      	mov	r4, r0
 800519c:	e7e6      	b.n	800516c <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 800519e:	f891 8001 	ldrb.w	r8, [r1, #1]
 80051a2:	f1b8 0f01 	cmp.w	r8, #1
 80051a6:	d031      	beq.n	800520c <USBD_StdEPReq+0xc2>
 80051a8:	f1b8 0f03 	cmp.w	r8, #3
 80051ac:	d005      	beq.n	80051ba <USBD_StdEPReq+0x70>
 80051ae:	f1b8 0f00 	cmp.w	r8, #0
 80051b2:	d067      	beq.n	8005284 <USBD_StdEPReq+0x13a>
          USBD_CtlError(pdev, req);
 80051b4:	f7ff fd8c 	bl	8004cd0 <USBD_CtlError>
          break;
 80051b8:	e7d8      	b.n	800516c <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 80051ba:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80051be:	b2da      	uxtb	r2, r3
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d004      	beq.n	80051ce <USBD_StdEPReq+0x84>
 80051c4:	2a03      	cmp	r2, #3
 80051c6:	d012      	beq.n	80051ee <USBD_StdEPReq+0xa4>
              USBD_CtlError(pdev, req);
 80051c8:	f7ff fd82 	bl	8004cd0 <USBD_CtlError>
              break;
 80051cc:	e7ce      	b.n	800516c <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80051ce:	b10f      	cbz	r7, 80051d4 <USBD_StdEPReq+0x8a>
 80051d0:	2f80      	cmp	r7, #128	@ 0x80
 80051d2:	d104      	bne.n	80051de <USBD_StdEPReq+0x94>
                USBD_CtlError(pdev, req);
 80051d4:	4629      	mov	r1, r5
 80051d6:	4630      	mov	r0, r6
 80051d8:	f7ff fd7a 	bl	8004cd0 <USBD_CtlError>
 80051dc:	e7c6      	b.n	800516c <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80051de:	4639      	mov	r1, r7
 80051e0:	f7ff fb22 	bl	8004828 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80051e4:	2180      	movs	r1, #128	@ 0x80
 80051e6:	4630      	mov	r0, r6
 80051e8:	f7ff fb1e 	bl	8004828 <USBD_LL_StallEP>
 80051ec:	e7be      	b.n	800516c <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80051ee:	884b      	ldrh	r3, [r1, #2]
 80051f0:	b923      	cbnz	r3, 80051fc <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80051f2:	b11f      	cbz	r7, 80051fc <USBD_StdEPReq+0xb2>
 80051f4:	2f80      	cmp	r7, #128	@ 0x80
 80051f6:	d001      	beq.n	80051fc <USBD_StdEPReq+0xb2>
 80051f8:	88cb      	ldrh	r3, [r1, #6]
 80051fa:	b11b      	cbz	r3, 8005204 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 80051fc:	4630      	mov	r0, r6
 80051fe:	f000 f99d 	bl	800553c <USBD_CtlSendStatus>
              break;
 8005202:	e7b3      	b.n	800516c <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8005204:	4639      	mov	r1, r7
 8005206:	f7ff fb0f 	bl	8004828 <USBD_LL_StallEP>
 800520a:	e7f7      	b.n	80051fc <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 800520c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005210:	b2da      	uxtb	r2, r3
 8005212:	2b02      	cmp	r3, #2
 8005214:	d004      	beq.n	8005220 <USBD_StdEPReq+0xd6>
 8005216:	2a03      	cmp	r2, #3
 8005218:	d012      	beq.n	8005240 <USBD_StdEPReq+0xf6>
              USBD_CtlError(pdev, req);
 800521a:	f7ff fd59 	bl	8004cd0 <USBD_CtlError>
              break;
 800521e:	e7a5      	b.n	800516c <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005220:	b10f      	cbz	r7, 8005226 <USBD_StdEPReq+0xdc>
 8005222:	2f80      	cmp	r7, #128	@ 0x80
 8005224:	d104      	bne.n	8005230 <USBD_StdEPReq+0xe6>
                USBD_CtlError(pdev, req);
 8005226:	4629      	mov	r1, r5
 8005228:	4630      	mov	r0, r6
 800522a:	f7ff fd51 	bl	8004cd0 <USBD_CtlError>
 800522e:	e79d      	b.n	800516c <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8005230:	4639      	mov	r1, r7
 8005232:	f7ff faf9 	bl	8004828 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8005236:	2180      	movs	r1, #128	@ 0x80
 8005238:	4630      	mov	r0, r6
 800523a:	f7ff faf5 	bl	8004828 <USBD_LL_StallEP>
 800523e:	e795      	b.n	800516c <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005240:	884b      	ldrh	r3, [r1, #2]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d192      	bne.n	800516c <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 8005246:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 800524a:	d117      	bne.n	800527c <USBD_StdEPReq+0x132>
                (void)USBD_CtlSendStatus(pdev);
 800524c:	4630      	mov	r0, r6
 800524e:	f000 f975 	bl	800553c <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8005252:	4639      	mov	r1, r7
 8005254:	4630      	mov	r0, r6
 8005256:	f7ff fc28 	bl	8004aaa <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800525a:	2800      	cmp	r0, #0
 800525c:	d186      	bne.n	800516c <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 800525e:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 8005262:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8005266:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800526a:	6892      	ldr	r2, [r2, #8]
 800526c:	2a00      	cmp	r2, #0
 800526e:	f000 8087 	beq.w	8005380 <USBD_StdEPReq+0x236>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8005272:	4629      	mov	r1, r5
 8005274:	4630      	mov	r0, r6
 8005276:	4790      	blx	r2
 8005278:	4604      	mov	r4, r0
 800527a:	e777      	b.n	800516c <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800527c:	4639      	mov	r1, r7
 800527e:	f7ff fadb 	bl	8004838 <USBD_LL_ClearStallEP>
 8005282:	e7e3      	b.n	800524c <USBD_StdEPReq+0x102>
          switch (pdev->dev_state)
 8005284:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8005288:	b2d1      	uxtb	r1, r2
 800528a:	2a02      	cmp	r2, #2
 800528c:	d006      	beq.n	800529c <USBD_StdEPReq+0x152>
 800528e:	2903      	cmp	r1, #3
 8005290:	d02a      	beq.n	80052e8 <USBD_StdEPReq+0x19e>
              USBD_CtlError(pdev, req);
 8005292:	4629      	mov	r1, r5
 8005294:	f7ff fd1c 	bl	8004cd0 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005298:	4644      	mov	r4, r8
              break;
 800529a:	e767      	b.n	800516c <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800529c:	b10f      	cbz	r7, 80052a2 <USBD_StdEPReq+0x158>
 800529e:	2f80      	cmp	r7, #128	@ 0x80
 80052a0:	d114      	bne.n	80052cc <USBD_StdEPReq+0x182>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80052a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80052a6:	d116      	bne.n	80052d6 <USBD_StdEPReq+0x18c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80052a8:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80052ac:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 80052b0:	00b9      	lsls	r1, r7, #2
 80052b2:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 80052b6:	4431      	add	r1, r6
 80052b8:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 80052ba:	2300      	movs	r3, #0
 80052bc:	f801 3f0e 	strb.w	r3, [r1, #14]!
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80052c0:	2202      	movs	r2, #2
 80052c2:	4630      	mov	r0, r6
 80052c4:	f000 f91c 	bl	8005500 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80052c8:	4644      	mov	r4, r8
              break;
 80052ca:	e74f      	b.n	800516c <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 80052cc:	4629      	mov	r1, r5
 80052ce:	f7ff fcff 	bl	8004cd0 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80052d2:	4644      	mov	r4, r8
                break;
 80052d4:	e74a      	b.n	800516c <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80052d6:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 80052da:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 80052de:	00b9      	lsls	r1, r7, #2
 80052e0:	3110      	adds	r1, #16
 80052e2:	4431      	add	r1, r6
 80052e4:	3104      	adds	r1, #4
 80052e6:	e7e8      	b.n	80052ba <USBD_StdEPReq+0x170>
              if ((ep_addr & 0x80U) == 0x80U)
 80052e8:	b25b      	sxtb	r3, r3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	db20      	blt.n	8005330 <USBD_StdEPReq+0x1e6>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80052ee:	f007 020f 	and.w	r2, r7, #15
 80052f2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80052f6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80052fa:	f892 4163 	ldrb.w	r4, [r2, #355]	@ 0x163
 80052fe:	b32c      	cbz	r4, 800534c <USBD_StdEPReq+0x202>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005300:	2b00      	cmp	r3, #0
 8005302:	db27      	blt.n	8005354 <USBD_StdEPReq+0x20a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005304:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005308:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800530c:	009c      	lsls	r4, r3, #2
 800530e:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 8005312:	4434      	add	r4, r6
 8005314:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005316:	b10f      	cbz	r7, 800531c <USBD_StdEPReq+0x1d2>
 8005318:	2f80      	cmp	r7, #128	@ 0x80
 800531a:	d124      	bne.n	8005366 <USBD_StdEPReq+0x21c>
                pep->status = 0x0000U;
 800531c:	2300      	movs	r3, #0
 800531e:	73a3      	strb	r3, [r4, #14]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8005320:	2202      	movs	r2, #2
 8005322:	f104 010e 	add.w	r1, r4, #14
 8005326:	4630      	mov	r0, r6
 8005328:	f000 f8ea 	bl	8005500 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800532c:	4644      	mov	r4, r8
              break;
 800532e:	e71d      	b.n	800516c <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005330:	f007 020f 	and.w	r2, r7, #15
 8005334:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005338:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800533c:	f892 4023 	ldrb.w	r4, [r2, #35]	@ 0x23
 8005340:	2c00      	cmp	r4, #0
 8005342:	d1dd      	bne.n	8005300 <USBD_StdEPReq+0x1b6>
                  USBD_CtlError(pdev, req);
 8005344:	4629      	mov	r1, r5
 8005346:	f7ff fcc3 	bl	8004cd0 <USBD_CtlError>
                  break;
 800534a:	e70f      	b.n	800516c <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 800534c:	4629      	mov	r1, r5
 800534e:	f7ff fcbf 	bl	8004cd0 <USBD_CtlError>
                  break;
 8005352:	e70b      	b.n	800516c <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005354:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 8005358:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800535c:	009c      	lsls	r4, r3, #2
 800535e:	3410      	adds	r4, #16
 8005360:	4434      	add	r4, r6
 8005362:	3404      	adds	r4, #4
 8005364:	e7d7      	b.n	8005316 <USBD_StdEPReq+0x1cc>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8005366:	4639      	mov	r1, r7
 8005368:	4630      	mov	r0, r6
 800536a:	f7ff fa0f 	bl	800478c <USBD_LL_IsStallEP>
 800536e:	b110      	cbz	r0, 8005376 <USBD_StdEPReq+0x22c>
                pep->status = 0x0001U;
 8005370:	2301      	movs	r3, #1
 8005372:	73a3      	strb	r3, [r4, #14]
 8005374:	e7d4      	b.n	8005320 <USBD_StdEPReq+0x1d6>
                pep->status = 0x0000U;
 8005376:	2300      	movs	r3, #0
 8005378:	73a3      	strb	r3, [r4, #14]
 800537a:	e7d1      	b.n	8005320 <USBD_StdEPReq+0x1d6>
  USBD_StatusTypeDef ret = USBD_OK;
 800537c:	2400      	movs	r4, #0
 800537e:	e6f5      	b.n	800516c <USBD_StdEPReq+0x22>
 8005380:	4604      	mov	r4, r0
 8005382:	e6f3      	b.n	800516c <USBD_StdEPReq+0x22>

08005384 <USBD_GetString>:
  if (desc == NULL)
 8005384:	b300      	cbz	r0, 80053c8 <USBD_GetString+0x44>
{
 8005386:	b570      	push	{r4, r5, r6, lr}
 8005388:	460d      	mov	r5, r1
 800538a:	4616      	mov	r6, r2
 800538c:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800538e:	f7ff fc81 	bl	8004c94 <USBD_GetLen>
 8005392:	3001      	adds	r0, #1
 8005394:	0043      	lsls	r3, r0, #1
 8005396:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800539a:	d806      	bhi.n	80053aa <USBD_GetString+0x26>
 800539c:	b29b      	uxth	r3, r3
 800539e:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 80053a0:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80053a2:	2303      	movs	r3, #3
 80053a4:	706b      	strb	r3, [r5, #1]
  idx++;
 80053a6:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 80053a8:	e00a      	b.n	80053c0 <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80053aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80053ae:	e7f6      	b.n	800539e <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 80053b0:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 80053b2:	3401      	adds	r4, #1
    idx++;
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 80053b8:	2100      	movs	r1, #0
 80053ba:	54a9      	strb	r1, [r5, r2]
    idx++;
 80053bc:	3302      	adds	r3, #2
 80053be:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 80053c0:	7822      	ldrb	r2, [r4, #0]
 80053c2:	2a00      	cmp	r2, #0
 80053c4:	d1f4      	bne.n	80053b0 <USBD_GetString+0x2c>
}
 80053c6:	bd70      	pop	{r4, r5, r6, pc}
 80053c8:	4770      	bx	lr
	...

080053cc <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80053cc:	2312      	movs	r3, #18
 80053ce:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 80053d0:	4800      	ldr	r0, [pc, #0]	@ (80053d4 <USBD_FS_DeviceDescriptor+0x8>)
 80053d2:	4770      	bx	lr
 80053d4:	2000002c 	.word	0x2000002c

080053d8 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80053d8:	2304      	movs	r3, #4
 80053da:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 80053dc:	4800      	ldr	r0, [pc, #0]	@ (80053e0 <USBD_FS_LangIDStrDescriptor+0x8>)
 80053de:	4770      	bx	lr
 80053e0:	20000028 	.word	0x20000028

080053e4 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 80053e4:	2300      	movs	r3, #0
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d21e      	bcs.n	8005428 <IntToUnicode+0x44>
{
 80053ea:	b500      	push	{lr}
 80053ec:	e010      	b.n	8005410 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80053ee:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 80053f2:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 80053f6:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 80053f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80053fc:	f10c 0c01 	add.w	ip, ip, #1
 8005400:	f04f 0e00 	mov.w	lr, #0
 8005404:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 8005408:	3301      	adds	r3, #1
 800540a:	b2db      	uxtb	r3, r3
 800540c:	4293      	cmp	r3, r2
 800540e:	d209      	bcs.n	8005424 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 8005410:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 8005414:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 8005418:	d2e9      	bcs.n	80053ee <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 800541a:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 800541e:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 8005422:	e7e8      	b.n	80053f6 <IntToUnicode+0x12>
  }
}
 8005424:	f85d fb04 	ldr.w	pc, [sp], #4
 8005428:	4770      	bx	lr
	...

0800542c <Get_SerialNum>:
{
 800542c:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800542e:	4b0b      	ldr	r3, [pc, #44]	@ (800545c <Get_SerialNum+0x30>)
 8005430:	f8d3 0a10 	ldr.w	r0, [r3, #2576]	@ 0xa10
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8005434:	f8d3 4a14 	ldr.w	r4, [r3, #2580]	@ 0xa14
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8005438:	f8d3 3a18 	ldr.w	r3, [r3, #2584]	@ 0xa18
  if (deviceserial0 != 0)
 800543c:	18c0      	adds	r0, r0, r3
 800543e:	d100      	bne.n	8005442 <Get_SerialNum+0x16>
}
 8005440:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8005442:	4d07      	ldr	r5, [pc, #28]	@ (8005460 <Get_SerialNum+0x34>)
 8005444:	2208      	movs	r2, #8
 8005446:	4629      	mov	r1, r5
 8005448:	f7ff ffcc 	bl	80053e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800544c:	2204      	movs	r2, #4
 800544e:	f105 0110 	add.w	r1, r5, #16
 8005452:	4620      	mov	r0, r4
 8005454:	f7ff ffc6 	bl	80053e4 <IntToUnicode>
}
 8005458:	e7f2      	b.n	8005440 <Get_SerialNum+0x14>
 800545a:	bf00      	nop
 800545c:	1fff7000 	.word	0x1fff7000
 8005460:	2000000e 	.word	0x2000000e

08005464 <USBD_FS_SerialStrDescriptor>:
{
 8005464:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8005466:	231a      	movs	r3, #26
 8005468:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 800546a:	f7ff ffdf 	bl	800542c <Get_SerialNum>
}
 800546e:	4801      	ldr	r0, [pc, #4]	@ (8005474 <USBD_FS_SerialStrDescriptor+0x10>)
 8005470:	bd08      	pop	{r3, pc}
 8005472:	bf00      	nop
 8005474:	2000000c 	.word	0x2000000c

08005478 <USBD_FS_ProductStrDescriptor>:
{
 8005478:	b508      	push	{r3, lr}
 800547a:	460a      	mov	r2, r1
  if(speed == 0)
 800547c:	b928      	cbnz	r0, 800548a <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800547e:	4905      	ldr	r1, [pc, #20]	@ (8005494 <USBD_FS_ProductStrDescriptor+0x1c>)
 8005480:	4805      	ldr	r0, [pc, #20]	@ (8005498 <USBD_FS_ProductStrDescriptor+0x20>)
 8005482:	f7ff ff7f 	bl	8005384 <USBD_GetString>
}
 8005486:	4803      	ldr	r0, [pc, #12]	@ (8005494 <USBD_FS_ProductStrDescriptor+0x1c>)
 8005488:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800548a:	4902      	ldr	r1, [pc, #8]	@ (8005494 <USBD_FS_ProductStrDescriptor+0x1c>)
 800548c:	4802      	ldr	r0, [pc, #8]	@ (8005498 <USBD_FS_ProductStrDescriptor+0x20>)
 800548e:	f7ff ff79 	bl	8005384 <USBD_GetString>
 8005492:	e7f8      	b.n	8005486 <USBD_FS_ProductStrDescriptor+0xe>
 8005494:	20000f58 	.word	0x20000f58
 8005498:	08006d64 	.word	0x08006d64

0800549c <USBD_FS_ManufacturerStrDescriptor>:
{
 800549c:	b510      	push	{r4, lr}
 800549e:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80054a0:	4c03      	ldr	r4, [pc, #12]	@ (80054b0 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 80054a2:	4621      	mov	r1, r4
 80054a4:	4803      	ldr	r0, [pc, #12]	@ (80054b4 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80054a6:	f7ff ff6d 	bl	8005384 <USBD_GetString>
}
 80054aa:	4620      	mov	r0, r4
 80054ac:	bd10      	pop	{r4, pc}
 80054ae:	bf00      	nop
 80054b0:	20000f58 	.word	0x20000f58
 80054b4:	08006d78 	.word	0x08006d78

080054b8 <USBD_FS_ConfigStrDescriptor>:
{
 80054b8:	b508      	push	{r3, lr}
 80054ba:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 80054bc:	b928      	cbnz	r0, 80054ca <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80054be:	4905      	ldr	r1, [pc, #20]	@ (80054d4 <USBD_FS_ConfigStrDescriptor+0x1c>)
 80054c0:	4805      	ldr	r0, [pc, #20]	@ (80054d8 <USBD_FS_ConfigStrDescriptor+0x20>)
 80054c2:	f7ff ff5f 	bl	8005384 <USBD_GetString>
}
 80054c6:	4803      	ldr	r0, [pc, #12]	@ (80054d4 <USBD_FS_ConfigStrDescriptor+0x1c>)
 80054c8:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80054ca:	4902      	ldr	r1, [pc, #8]	@ (80054d4 <USBD_FS_ConfigStrDescriptor+0x1c>)
 80054cc:	4802      	ldr	r0, [pc, #8]	@ (80054d8 <USBD_FS_ConfigStrDescriptor+0x20>)
 80054ce:	f7ff ff59 	bl	8005384 <USBD_GetString>
 80054d2:	e7f8      	b.n	80054c6 <USBD_FS_ConfigStrDescriptor+0xe>
 80054d4:	20000f58 	.word	0x20000f58
 80054d8:	08006d8c 	.word	0x08006d8c

080054dc <USBD_FS_InterfaceStrDescriptor>:
{
 80054dc:	b508      	push	{r3, lr}
 80054de:	460a      	mov	r2, r1
  if(speed == 0)
 80054e0:	b928      	cbnz	r0, 80054ee <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80054e2:	4905      	ldr	r1, [pc, #20]	@ (80054f8 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 80054e4:	4805      	ldr	r0, [pc, #20]	@ (80054fc <USBD_FS_InterfaceStrDescriptor+0x20>)
 80054e6:	f7ff ff4d 	bl	8005384 <USBD_GetString>
}
 80054ea:	4803      	ldr	r0, [pc, #12]	@ (80054f8 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 80054ec:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80054ee:	4902      	ldr	r1, [pc, #8]	@ (80054f8 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 80054f0:	4802      	ldr	r0, [pc, #8]	@ (80054fc <USBD_FS_InterfaceStrDescriptor+0x20>)
 80054f2:	f7ff ff47 	bl	8005384 <USBD_GetString>
 80054f6:	e7f8      	b.n	80054ea <USBD_FS_InterfaceStrDescriptor+0xe>
 80054f8:	20000f58 	.word	0x20000f58
 80054fc:	08006d98 	.word	0x08006d98

08005500 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8005500:	b508      	push	{r3, lr}
 8005502:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8005504:	2202      	movs	r2, #2
 8005506:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800550a:	6143      	str	r3, [r0, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800550c:	6241      	str	r1, [r0, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800550e:	6183      	str	r3, [r0, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8005510:	460a      	mov	r2, r1
 8005512:	2100      	movs	r1, #0
 8005514:	f7ff f9a0 	bl	8004858 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005518:	2000      	movs	r0, #0
 800551a:	bd08      	pop	{r3, pc}

0800551c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800551c:	b508      	push	{r3, lr}
 800551e:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8005520:	460a      	mov	r2, r1
 8005522:	2100      	movs	r1, #0
 8005524:	f7ff f998 	bl	8004858 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005528:	2000      	movs	r0, #0
 800552a:	bd08      	pop	{r3, pc}

0800552c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800552c:	b508      	push	{r3, lr}
 800552e:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8005530:	460a      	mov	r2, r1
 8005532:	2100      	movs	r1, #0
 8005534:	f7ff f998 	bl	8004868 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005538:	2000      	movs	r0, #0
 800553a:	bd08      	pop	{r3, pc}

0800553c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800553c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800553e:	2204      	movs	r2, #4
 8005540:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8005544:	2300      	movs	r3, #0
 8005546:	461a      	mov	r2, r3
 8005548:	4619      	mov	r1, r3
 800554a:	f7ff f985 	bl	8004858 <USBD_LL_Transmit>

  return USBD_OK;
}
 800554e:	2000      	movs	r0, #0
 8005550:	bd08      	pop	{r3, pc}

08005552 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8005552:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8005554:	2205      	movs	r2, #5
 8005556:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800555a:	2300      	movs	r3, #0
 800555c:	461a      	mov	r2, r3
 800555e:	4619      	mov	r1, r3
 8005560:	f7ff f982 	bl	8004868 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005564:	2000      	movs	r0, #0
 8005566:	bd08      	pop	{r3, pc}

08005568 <USBD_MSC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 8005568:	230a      	movs	r3, #10
 800556a:	8003      	strh	r3, [r0, #0]

  return USBD_MSC_DeviceQualifierDesc;
}
 800556c:	4800      	ldr	r0, [pc, #0]	@ (8005570 <USBD_MSC_GetDeviceQualifierDescriptor+0x8>)
 800556e:	4770      	bx	lr
 8005570:	20000060 	.word	0x20000060

08005574 <USBD_MSC_Init>:
{
 8005574:	b570      	push	{r4, r5, r6, lr}
 8005576:	4604      	mov	r4, r0
  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8005578:	f44f 7021 	mov.w	r0, #644	@ 0x284
 800557c:	f7ff f922 	bl	80047c4 <USBD_static_malloc>
  if (hmsc == NULL)
 8005580:	b380      	cbz	r0, 80055e4 <USBD_MSC_Init+0x70>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 8005582:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8005586:	33b0      	adds	r3, #176	@ 0xb0
 8005588:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800558c:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005590:	7c23      	ldrb	r3, [r4, #16]
 8005592:	bb7b      	cbnz	r3, 80055f4 <USBD_MSC_Init+0x80>
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8005594:	4d28      	ldr	r5, [pc, #160]	@ (8005638 <USBD_MSC_Init+0xc4>)
 8005596:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800559a:	2202      	movs	r2, #2
 800559c:	7829      	ldrb	r1, [r5, #0]
 800559e:	4620      	mov	r0, r4
 80055a0:	f7ff f927 	bl	80047f2 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 80055a4:	782b      	ldrb	r3, [r5, #0]
 80055a6:	f003 030f 	and.w	r3, r3, #15
 80055aa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80055ae:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80055b2:	2501      	movs	r5, #1
 80055b4:	f883 5163 	strb.w	r5, [r3, #355]	@ 0x163
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 80055b8:	4e20      	ldr	r6, [pc, #128]	@ (800563c <USBD_MSC_Init+0xc8>)
 80055ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80055be:	2202      	movs	r2, #2
 80055c0:	7831      	ldrb	r1, [r6, #0]
 80055c2:	4620      	mov	r0, r4
 80055c4:	f7ff f915 	bl	80047f2 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 80055c8:	7833      	ldrb	r3, [r6, #0]
 80055ca:	f003 030f 	and.w	r3, r3, #15
 80055ce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80055d2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80055d6:	f883 5023 	strb.w	r5, [r3, #35]	@ 0x23
  MSC_BOT_Init(pdev);
 80055da:	4620      	mov	r0, r4
 80055dc:	f000 f9c4 	bl	8005968 <MSC_BOT_Init>
  return (uint8_t)USBD_OK;
 80055e0:	2000      	movs	r0, #0
}
 80055e2:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80055e4:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80055e8:	33b0      	adds	r3, #176	@ 0xb0
 80055ea:	2200      	movs	r2, #0
 80055ec:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 80055f0:	2002      	movs	r0, #2
 80055f2:	e7f6      	b.n	80055e2 <USBD_MSC_Init+0x6e>
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80055f4:	4d10      	ldr	r5, [pc, #64]	@ (8005638 <USBD_MSC_Init+0xc4>)
 80055f6:	2340      	movs	r3, #64	@ 0x40
 80055f8:	2202      	movs	r2, #2
 80055fa:	7829      	ldrb	r1, [r5, #0]
 80055fc:	4620      	mov	r0, r4
 80055fe:	f7ff f8f8 	bl	80047f2 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 8005602:	782b      	ldrb	r3, [r5, #0]
 8005604:	f003 030f 	and.w	r3, r3, #15
 8005608:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800560c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005610:	2501      	movs	r5, #1
 8005612:	f883 5163 	strb.w	r5, [r3, #355]	@ 0x163
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8005616:	4e09      	ldr	r6, [pc, #36]	@ (800563c <USBD_MSC_Init+0xc8>)
 8005618:	2340      	movs	r3, #64	@ 0x40
 800561a:	2202      	movs	r2, #2
 800561c:	7831      	ldrb	r1, [r6, #0]
 800561e:	4620      	mov	r0, r4
 8005620:	f7ff f8e7 	bl	80047f2 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 8005624:	7833      	ldrb	r3, [r6, #0]
 8005626:	f003 030f 	and.w	r3, r3, #15
 800562a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800562e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005632:	f883 5023 	strb.w	r5, [r3, #35]	@ 0x23
 8005636:	e7d0      	b.n	80055da <USBD_MSC_Init+0x66>
 8005638:	2000005c 	.word	0x2000005c
 800563c:	2000005d 	.word	0x2000005d

08005640 <USBD_MSC_DeInit>:
{
 8005640:	b570      	push	{r4, r5, r6, lr}
 8005642:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 8005644:	4d1a      	ldr	r5, [pc, #104]	@ (80056b0 <USBD_MSC_DeInit+0x70>)
 8005646:	7829      	ldrb	r1, [r5, #0]
 8005648:	f7ff f8de 	bl	8004808 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800564c:	782b      	ldrb	r3, [r5, #0]
 800564e:	f003 030f 	and.w	r3, r3, #15
 8005652:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005656:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800565a:	2500      	movs	r5, #0
 800565c:	f883 5163 	strb.w	r5, [r3, #355]	@ 0x163
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 8005660:	4e14      	ldr	r6, [pc, #80]	@ (80056b4 <USBD_MSC_DeInit+0x74>)
 8005662:	7831      	ldrb	r1, [r6, #0]
 8005664:	4620      	mov	r0, r4
 8005666:	f7ff f8cf 	bl	8004808 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800566a:	7833      	ldrb	r3, [r6, #0]
 800566c:	f003 030f 	and.w	r3, r3, #15
 8005670:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005674:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005678:	f883 5023 	strb.w	r5, [r3, #35]	@ 0x23
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800567c:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8005680:	33b0      	adds	r3, #176	@ 0xb0
 8005682:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8005686:	b183      	cbz	r3, 80056aa <USBD_MSC_DeInit+0x6a>
    MSC_BOT_DeInit(pdev);
 8005688:	4620      	mov	r0, r4
 800568a:	f000 f9bf 	bl	8005a0c <MSC_BOT_DeInit>
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800568e:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8005692:	33b0      	adds	r3, #176	@ 0xb0
 8005694:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 8005698:	f7ff f898 	bl	80047cc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800569c:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80056a0:	33b0      	adds	r3, #176	@ 0xb0
 80056a2:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 80056a6:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 80056aa:	2000      	movs	r0, #0
 80056ac:	bd70      	pop	{r4, r5, r6, pc}
 80056ae:	bf00      	nop
 80056b0:	2000005c 	.word	0x2000005c
 80056b4:	2000005d 	.word	0x2000005d

080056b8 <USBD_MSC_Setup>:
{
 80056b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056bc:	b082      	sub	sp, #8
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80056be:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 80056c2:	f102 03b0 	add.w	r3, r2, #176	@ 0xb0
 80056c6:	f850 7023 	ldr.w	r7, [r0, r3, lsl #2]
  uint16_t status_info = 0U;
 80056ca:	2300      	movs	r3, #0
 80056cc:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hmsc == NULL)
 80056d0:	2f00      	cmp	r7, #0
 80056d2:	f000 808f 	beq.w	80057f4 <USBD_MSC_Setup+0x13c>
 80056d6:	4604      	mov	r4, r0
 80056d8:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80056da:	780b      	ldrb	r3, [r1, #0]
 80056dc:	f013 0660 	ands.w	r6, r3, #96	@ 0x60
 80056e0:	d03b      	beq.n	800575a <USBD_MSC_Setup+0xa2>
 80056e2:	2e20      	cmp	r6, #32
 80056e4:	d17f      	bne.n	80057e6 <USBD_MSC_Setup+0x12e>
      switch (req->bRequest)
 80056e6:	7849      	ldrb	r1, [r1, #1]
 80056e8:	29fe      	cmp	r1, #254	@ 0xfe
 80056ea:	d006      	beq.n	80056fa <USBD_MSC_Setup+0x42>
 80056ec:	29ff      	cmp	r1, #255	@ 0xff
 80056ee:	d023      	beq.n	8005738 <USBD_MSC_Setup+0x80>
          USBD_CtlError(pdev, req);
 80056f0:	4629      	mov	r1, r5
 80056f2:	f7ff faed 	bl	8004cd0 <USBD_CtlError>
          ret = USBD_FAIL;
 80056f6:	2603      	movs	r6, #3
          break;
 80056f8:	e078      	b.n	80057ec <USBD_MSC_Setup+0x134>
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 80056fa:	8869      	ldrh	r1, [r5, #2]
 80056fc:	b911      	cbnz	r1, 8005704 <USBD_MSC_Setup+0x4c>
 80056fe:	88e9      	ldrh	r1, [r5, #6]
 8005700:	2901      	cmp	r1, #1
 8005702:	d005      	beq.n	8005710 <USBD_MSC_Setup+0x58>
            USBD_CtlError(pdev, req);
 8005704:	4629      	mov	r1, r5
 8005706:	4620      	mov	r0, r4
 8005708:	f7ff fae2 	bl	8004cd0 <USBD_CtlError>
            ret = USBD_FAIL;
 800570c:	2603      	movs	r6, #3
 800570e:	e06d      	b.n	80057ec <USBD_MSC_Setup+0x134>
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8005710:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005714:	d0f6      	beq.n	8005704 <USBD_MSC_Setup+0x4c>
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 8005716:	32b0      	adds	r2, #176	@ 0xb0
 8005718:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800571c:	6853      	ldr	r3, [r2, #4]
 800571e:	699b      	ldr	r3, [r3, #24]
 8005720:	4798      	blx	r3
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 8005722:	2802      	cmp	r0, #2
 8005724:	bf28      	it	cs
 8005726:	2002      	movcs	r0, #2
 8005728:	6038      	str	r0, [r7, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800572a:	2201      	movs	r2, #1
 800572c:	4639      	mov	r1, r7
 800572e:	4620      	mov	r0, r4
 8005730:	f7ff fee6 	bl	8005500 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8005734:	2600      	movs	r6, #0
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8005736:	e059      	b.n	80057ec <USBD_MSC_Setup+0x134>
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8005738:	886a      	ldrh	r2, [r5, #2]
 800573a:	b942      	cbnz	r2, 800574e <USBD_MSC_Setup+0x96>
 800573c:	88ea      	ldrh	r2, [r5, #6]
 800573e:	b932      	cbnz	r2, 800574e <USBD_MSC_Setup+0x96>
 8005740:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005744:	d103      	bne.n	800574e <USBD_MSC_Setup+0x96>
            MSC_BOT_Reset(pdev);
 8005746:	f000 f93f 	bl	80059c8 <MSC_BOT_Reset>
  USBD_StatusTypeDef ret = USBD_OK;
 800574a:	2600      	movs	r6, #0
            MSC_BOT_Reset(pdev);
 800574c:	e04e      	b.n	80057ec <USBD_MSC_Setup+0x134>
            USBD_CtlError(pdev, req);
 800574e:	4629      	mov	r1, r5
 8005750:	4620      	mov	r0, r4
 8005752:	f7ff fabd 	bl	8004cd0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005756:	2603      	movs	r6, #3
 8005758:	e048      	b.n	80057ec <USBD_MSC_Setup+0x134>
      switch (req->bRequest)
 800575a:	f891 8001 	ldrb.w	r8, [r1, #1]
 800575e:	f1b8 0f0b 	cmp.w	r8, #11
 8005762:	d83c      	bhi.n	80057de <USBD_MSC_Setup+0x126>
 8005764:	e8df f008 	tbb	[pc, r8]
 8005768:	3b3b2d06 	.word	0x3b3b2d06
 800576c:	3b3b3b3b 	.word	0x3b3b3b3b
 8005770:	22153b3b 	.word	0x22153b3b
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005774:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005778:	2b03      	cmp	r3, #3
 800577a:	d003      	beq.n	8005784 <USBD_MSC_Setup+0xcc>
            USBD_CtlError(pdev, req);
 800577c:	f7ff faa8 	bl	8004cd0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005780:	2603      	movs	r6, #3
 8005782:	e033      	b.n	80057ec <USBD_MSC_Setup+0x134>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005784:	2202      	movs	r2, #2
 8005786:	f10d 0106 	add.w	r1, sp, #6
 800578a:	f7ff feb9 	bl	8005500 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800578e:	4646      	mov	r6, r8
 8005790:	e02c      	b.n	80057ec <USBD_MSC_Setup+0x134>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005792:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005796:	2b03      	cmp	r3, #3
 8005798:	d003      	beq.n	80057a2 <USBD_MSC_Setup+0xea>
            USBD_CtlError(pdev, req);
 800579a:	f7ff fa99 	bl	8004cd0 <USBD_CtlError>
            ret = USBD_FAIL;
 800579e:	2603      	movs	r6, #3
 80057a0:	e024      	b.n	80057ec <USBD_MSC_Setup+0x134>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 80057a2:	2201      	movs	r2, #1
 80057a4:	1d39      	adds	r1, r7, #4
 80057a6:	f7ff feab 	bl	8005500 <USBD_CtlSendData>
 80057aa:	e01f      	b.n	80057ec <USBD_MSC_Setup+0x134>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80057ac:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80057b0:	2b03      	cmp	r3, #3
 80057b2:	d102      	bne.n	80057ba <USBD_MSC_Setup+0x102>
            hmsc->interface = (uint8_t)(req->wValue);
 80057b4:	788b      	ldrb	r3, [r1, #2]
 80057b6:	607b      	str	r3, [r7, #4]
 80057b8:	e018      	b.n	80057ec <USBD_MSC_Setup+0x134>
            USBD_CtlError(pdev, req);
 80057ba:	f7ff fa89 	bl	8004cd0 <USBD_CtlError>
            ret = USBD_FAIL;
 80057be:	2603      	movs	r6, #3
 80057c0:	e014      	b.n	80057ec <USBD_MSC_Setup+0x134>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80057c2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80057c6:	2b03      	cmp	r3, #3
 80057c8:	d110      	bne.n	80057ec <USBD_MSC_Setup+0x134>
            if (req->wValue == USB_FEATURE_EP_HALT)
 80057ca:	884b      	ldrh	r3, [r1, #2]
 80057cc:	b973      	cbnz	r3, 80057ec <USBD_MSC_Setup+0x134>
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 80057ce:	7909      	ldrb	r1, [r1, #4]
 80057d0:	f7ff f822 	bl	8004818 <USBD_LL_FlushEP>
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 80057d4:	7929      	ldrb	r1, [r5, #4]
 80057d6:	4620      	mov	r0, r4
 80057d8:	f000 f9e4 	bl	8005ba4 <MSC_BOT_CplClrFeature>
 80057dc:	e006      	b.n	80057ec <USBD_MSC_Setup+0x134>
          USBD_CtlError(pdev, req);
 80057de:	f7ff fa77 	bl	8004cd0 <USBD_CtlError>
          ret = USBD_FAIL;
 80057e2:	2603      	movs	r6, #3
          break;
 80057e4:	e002      	b.n	80057ec <USBD_MSC_Setup+0x134>
      USBD_CtlError(pdev, req);
 80057e6:	f7ff fa73 	bl	8004cd0 <USBD_CtlError>
      ret = USBD_FAIL;
 80057ea:	2603      	movs	r6, #3
}
 80057ec:	4630      	mov	r0, r6
 80057ee:	b002      	add	sp, #8
 80057f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_FAIL;
 80057f4:	2603      	movs	r6, #3
 80057f6:	e7f9      	b.n	80057ec <USBD_MSC_Setup+0x134>

080057f8 <USBD_MSC_DataIn>:
{
 80057f8:	b508      	push	{r3, lr}
  MSC_BOT_DataIn(pdev, epnum);
 80057fa:	f000 f937 	bl	8005a6c <MSC_BOT_DataIn>
}
 80057fe:	2000      	movs	r0, #0
 8005800:	bd08      	pop	{r3, pc}

08005802 <USBD_MSC_DataOut>:
{
 8005802:	b508      	push	{r3, lr}
  MSC_BOT_DataOut(pdev, epnum);
 8005804:	f000 f9b0 	bl	8005b68 <MSC_BOT_DataOut>
}
 8005808:	2000      	movs	r0, #0
 800580a:	bd08      	pop	{r3, pc}

0800580c <USBD_MSC_GetHSCfgDesc>:
{
 800580c:	b570      	push	{r4, r5, r6, lr}
 800580e:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8005810:	4e0b      	ldr	r6, [pc, #44]	@ (8005840 <USBD_MSC_GetHSCfgDesc+0x34>)
 8005812:	2181      	movs	r1, #129	@ 0x81
 8005814:	4630      	mov	r0, r6
 8005816:	f7ff fa1e 	bl	8004c56 <USBD_GetEpDesc>
 800581a:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800581c:	2101      	movs	r1, #1
 800581e:	4630      	mov	r0, r6
 8005820:	f7ff fa19 	bl	8004c56 <USBD_GetEpDesc>
  if (pEpInDesc != NULL)
 8005824:	b11c      	cbz	r4, 800582e <USBD_MSC_GetHSCfgDesc+0x22>
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8005826:	2200      	movs	r2, #0
 8005828:	7122      	strb	r2, [r4, #4]
 800582a:	2202      	movs	r2, #2
 800582c:	7162      	strb	r2, [r4, #5]
  if (pEpOutDesc != NULL)
 800582e:	b118      	cbz	r0, 8005838 <USBD_MSC_GetHSCfgDesc+0x2c>
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8005830:	2200      	movs	r2, #0
 8005832:	7102      	strb	r2, [r0, #4]
 8005834:	2202      	movs	r2, #2
 8005836:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8005838:	2320      	movs	r3, #32
 800583a:	802b      	strh	r3, [r5, #0]
}
 800583c:	4800      	ldr	r0, [pc, #0]	@ (8005840 <USBD_MSC_GetHSCfgDesc+0x34>)
 800583e:	bd70      	pop	{r4, r5, r6, pc}
 8005840:	2000006c 	.word	0x2000006c

08005844 <USBD_MSC_GetFSCfgDesc>:
{
 8005844:	b570      	push	{r4, r5, r6, lr}
 8005846:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8005848:	4e0b      	ldr	r6, [pc, #44]	@ (8005878 <USBD_MSC_GetFSCfgDesc+0x34>)
 800584a:	2181      	movs	r1, #129	@ 0x81
 800584c:	4630      	mov	r0, r6
 800584e:	f7ff fa02 	bl	8004c56 <USBD_GetEpDesc>
 8005852:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8005854:	2101      	movs	r1, #1
 8005856:	4630      	mov	r0, r6
 8005858:	f7ff f9fd 	bl	8004c56 <USBD_GetEpDesc>
  if (pEpInDesc != NULL)
 800585c:	b11c      	cbz	r4, 8005866 <USBD_MSC_GetFSCfgDesc+0x22>
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800585e:	2240      	movs	r2, #64	@ 0x40
 8005860:	7122      	strb	r2, [r4, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	7162      	strb	r2, [r4, #5]
  if (pEpOutDesc != NULL)
 8005866:	b118      	cbz	r0, 8005870 <USBD_MSC_GetFSCfgDesc+0x2c>
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8005868:	2240      	movs	r2, #64	@ 0x40
 800586a:	7102      	strb	r2, [r0, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8005870:	2320      	movs	r3, #32
 8005872:	802b      	strh	r3, [r5, #0]
}
 8005874:	4800      	ldr	r0, [pc, #0]	@ (8005878 <USBD_MSC_GetFSCfgDesc+0x34>)
 8005876:	bd70      	pop	{r4, r5, r6, pc}
 8005878:	2000006c 	.word	0x2000006c

0800587c <USBD_MSC_GetOtherSpeedCfgDesc>:
{
 800587c:	b570      	push	{r4, r5, r6, lr}
 800587e:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8005880:	4e0b      	ldr	r6, [pc, #44]	@ (80058b0 <USBD_MSC_GetOtherSpeedCfgDesc+0x34>)
 8005882:	2181      	movs	r1, #129	@ 0x81
 8005884:	4630      	mov	r0, r6
 8005886:	f7ff f9e6 	bl	8004c56 <USBD_GetEpDesc>
 800588a:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800588c:	2101      	movs	r1, #1
 800588e:	4630      	mov	r0, r6
 8005890:	f7ff f9e1 	bl	8004c56 <USBD_GetEpDesc>
  if (pEpInDesc != NULL)
 8005894:	b11c      	cbz	r4, 800589e <USBD_MSC_GetOtherSpeedCfgDesc+0x22>
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8005896:	2240      	movs	r2, #64	@ 0x40
 8005898:	7122      	strb	r2, [r4, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	7162      	strb	r2, [r4, #5]
  if (pEpOutDesc != NULL)
 800589e:	b118      	cbz	r0, 80058a8 <USBD_MSC_GetOtherSpeedCfgDesc+0x2c>
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80058a0:	2240      	movs	r2, #64	@ 0x40
 80058a2:	7102      	strb	r2, [r0, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 80058a8:	2320      	movs	r3, #32
 80058aa:	802b      	strh	r3, [r5, #0]
}
 80058ac:	4800      	ldr	r0, [pc, #0]	@ (80058b0 <USBD_MSC_GetOtherSpeedCfgDesc+0x34>)
 80058ae:	bd70      	pop	{r4, r5, r6, pc}
 80058b0:	2000006c 	.word	0x2000006c

080058b4 <USBD_MSC_RegisterStorage>:
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
  if (fops == NULL)
 80058b4:	b139      	cbz	r1, 80058c6 <USBD_MSC_RegisterStorage+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 80058b6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80058ba:	33b0      	adds	r3, #176	@ 0xb0
 80058bc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80058c0:	6041      	str	r1, [r0, #4]

  return (uint8_t)USBD_OK;
 80058c2:	2000      	movs	r0, #0
 80058c4:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80058c6:	2003      	movs	r0, #3
}
 80058c8:	4770      	bx	lr
	...

080058cc <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 80058cc:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80058ce:	f8d0 42d4 	ldr.w	r4, [r0, #724]	@ 0x2d4
 80058d2:	34b0      	adds	r4, #176	@ 0xb0
 80058d4:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 80058d8:	b1a4      	cbz	r4, 8005904 <MSC_BOT_SendData+0x38>
 80058da:	4613      	mov	r3, r2
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 80058dc:	f8d4 5218 	ldr.w	r5, [r4, #536]	@ 0x218

  hmsc->csw.dDataResidue -= len;
 80058e0:	f8d4 2238 	ldr.w	r2, [r4, #568]	@ 0x238
 80058e4:	1ad2      	subs	r2, r2, r3
 80058e6:	f8c4 2238 	str.w	r2, [r4, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 80058ea:	2200      	movs	r2, #0
 80058ec:	f884 223c 	strb.w	r2, [r4, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 80058f0:	2204      	movs	r2, #4
 80058f2:	7222      	strb	r2, [r4, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 80058f4:	42ab      	cmp	r3, r5
 80058f6:	bf28      	it	cs
 80058f8:	462b      	movcs	r3, r5
 80058fa:	460a      	mov	r2, r1
 80058fc:	4902      	ldr	r1, [pc, #8]	@ (8005908 <MSC_BOT_SendData+0x3c>)
 80058fe:	7809      	ldrb	r1, [r1, #0]
 8005900:	f7fe ffaa 	bl	8004858 <USBD_LL_Transmit>
}
 8005904:	bd38      	pop	{r3, r4, r5, pc}
 8005906:	bf00      	nop
 8005908:	2000005d 	.word	0x2000005d

0800590c <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800590c:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800590e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005912:	33b0      	adds	r3, #176	@ 0xb0
 8005914:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005918:	b185      	cbz	r5, 800593c <MSC_BOT_Abort+0x30>
 800591a:	4604      	mov	r4, r0
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800591c:	f895 321c 	ldrb.w	r3, [r5, #540]	@ 0x21c
 8005920:	b923      	cbnz	r3, 800592c <MSC_BOT_Abort+0x20>
      (hmsc->cbw.dDataLength != 0U) &&
 8005922:	f8d5 3218 	ldr.w	r3, [r5, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 8005926:	b10b      	cbz	r3, 800592c <MSC_BOT_Abort+0x20>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8005928:	7a6b      	ldrb	r3, [r5, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800592a:	b143      	cbz	r3, 800593e <MSC_BOT_Abort+0x32>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800592c:	4b0c      	ldr	r3, [pc, #48]	@ (8005960 <MSC_BOT_Abort+0x54>)
 800592e:	7819      	ldrb	r1, [r3, #0]
 8005930:	4620      	mov	r0, r4
 8005932:	f7fe ff79 	bl	8004828 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8005936:	7a6b      	ldrb	r3, [r5, #9]
 8005938:	2b02      	cmp	r3, #2
 800593a:	d005      	beq.n	8005948 <MSC_BOT_Abort+0x3c>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
  }
}
 800593c:	bd38      	pop	{r3, r4, r5, pc}
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800593e:	4b09      	ldr	r3, [pc, #36]	@ (8005964 <MSC_BOT_Abort+0x58>)
 8005940:	7819      	ldrb	r1, [r3, #0]
 8005942:	f7fe ff71 	bl	8004828 <USBD_LL_StallEP>
 8005946:	e7f1      	b.n	800592c <MSC_BOT_Abort+0x20>
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8005948:	4b05      	ldr	r3, [pc, #20]	@ (8005960 <MSC_BOT_Abort+0x54>)
 800594a:	7819      	ldrb	r1, [r3, #0]
 800594c:	4620      	mov	r0, r4
 800594e:	f7fe ff6b 	bl	8004828 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8005952:	4b04      	ldr	r3, [pc, #16]	@ (8005964 <MSC_BOT_Abort+0x58>)
 8005954:	7819      	ldrb	r1, [r3, #0]
 8005956:	4620      	mov	r0, r4
 8005958:	f7fe ff66 	bl	8004828 <USBD_LL_StallEP>
 800595c:	e7ee      	b.n	800593c <MSC_BOT_Abort+0x30>
 800595e:	bf00      	nop
 8005960:	2000005d 	.word	0x2000005d
 8005964:	2000005c 	.word	0x2000005c

08005968 <MSC_BOT_Init>:
{
 8005968:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800596a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800596e:	33b0      	adds	r3, #176	@ 0xb0
 8005970:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8005974:	b315      	cbz	r5, 80059bc <MSC_BOT_Init+0x54>
 8005976:	4604      	mov	r4, r0
  hmsc->bot_state = USBD_BOT_IDLE;
 8005978:	2000      	movs	r0, #0
 800597a:	7228      	strb	r0, [r5, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800597c:	7268      	strb	r0, [r5, #9]
  hmsc->scsi_sense_tail = 0U;
 800597e:	f885 0261 	strb.w	r0, [r5, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 8005982:	f885 0260 	strb.w	r0, [r5, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8005986:	f885 0262 	strb.w	r0, [r5, #610]	@ 0x262
  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800598a:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800598e:	33b0      	adds	r3, #176	@ 0xb0
 8005990:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4798      	blx	r3
  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800599a:	4e09      	ldr	r6, [pc, #36]	@ (80059c0 <MSC_BOT_Init+0x58>)
 800599c:	7831      	ldrb	r1, [r6, #0]
 800599e:	4620      	mov	r0, r4
 80059a0:	f7fe ff3a 	bl	8004818 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 80059a4:	4b07      	ldr	r3, [pc, #28]	@ (80059c4 <MSC_BOT_Init+0x5c>)
 80059a6:	7819      	ldrb	r1, [r3, #0]
 80059a8:	4620      	mov	r0, r4
 80059aa:	f7fe ff35 	bl	8004818 <USBD_LL_FlushEP>
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 80059ae:	231f      	movs	r3, #31
 80059b0:	f505 7204 	add.w	r2, r5, #528	@ 0x210
 80059b4:	7831      	ldrb	r1, [r6, #0]
 80059b6:	4620      	mov	r0, r4
 80059b8:	f7fe ff56 	bl	8004868 <USBD_LL_PrepareReceive>
}
 80059bc:	bd70      	pop	{r4, r5, r6, pc}
 80059be:	bf00      	nop
 80059c0:	2000005c 	.word	0x2000005c
 80059c4:	2000005d 	.word	0x2000005d

080059c8 <MSC_BOT_Reset>:
{
 80059c8:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80059ca:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80059ce:	33b0      	adds	r3, #176	@ 0xb0
 80059d0:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 80059d4:	b1a5      	cbz	r5, 8005a00 <MSC_BOT_Reset+0x38>
 80059d6:	4604      	mov	r4, r0
  hmsc->bot_state  = USBD_BOT_IDLE;
 80059d8:	2300      	movs	r3, #0
 80059da:	722b      	strb	r3, [r5, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 80059dc:	2301      	movs	r3, #1
 80059de:	726b      	strb	r3, [r5, #9]
  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 80059e0:	4b08      	ldr	r3, [pc, #32]	@ (8005a04 <MSC_BOT_Reset+0x3c>)
 80059e2:	7819      	ldrb	r1, [r3, #0]
 80059e4:	f7fe ff28 	bl	8004838 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 80059e8:	4e07      	ldr	r6, [pc, #28]	@ (8005a08 <MSC_BOT_Reset+0x40>)
 80059ea:	7831      	ldrb	r1, [r6, #0]
 80059ec:	4620      	mov	r0, r4
 80059ee:	f7fe ff23 	bl	8004838 <USBD_LL_ClearStallEP>
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 80059f2:	231f      	movs	r3, #31
 80059f4:	f505 7204 	add.w	r2, r5, #528	@ 0x210
 80059f8:	7831      	ldrb	r1, [r6, #0]
 80059fa:	4620      	mov	r0, r4
 80059fc:	f7fe ff34 	bl	8004868 <USBD_LL_PrepareReceive>
}
 8005a00:	bd70      	pop	{r4, r5, r6, pc}
 8005a02:	bf00      	nop
 8005a04:	2000005d 	.word	0x2000005d
 8005a08:	2000005c 	.word	0x2000005c

08005a0c <MSC_BOT_DeInit>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a0c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005a10:	33b0      	adds	r3, #176	@ 0xb0
 8005a12:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  if (hmsc != NULL)
 8005a16:	b10b      	cbz	r3, 8005a1c <MSC_BOT_DeInit+0x10>
    hmsc->bot_state = USBD_BOT_IDLE;
 8005a18:	2200      	movs	r2, #0
 8005a1a:	721a      	strb	r2, [r3, #8]
}
 8005a1c:	4770      	bx	lr
	...

08005a20 <MSC_BOT_SendCSW>:
{
 8005a20:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a22:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005a26:	33b0      	adds	r3, #176	@ 0xb0
 8005a28:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8005a2c:	b1b5      	cbz	r5, 8005a5c <MSC_BOT_SendCSW+0x3c>
 8005a2e:	4604      	mov	r4, r0
  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8005a30:	4b0b      	ldr	r3, [pc, #44]	@ (8005a60 <MSC_BOT_SendCSW+0x40>)
 8005a32:	f8c5 3230 	str.w	r3, [r5, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 8005a36:	f885 123c 	strb.w	r1, [r5, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	722b      	strb	r3, [r5, #8]
  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 8005a3e:	230d      	movs	r3, #13
 8005a40:	f505 720c 	add.w	r2, r5, #560	@ 0x230
 8005a44:	4907      	ldr	r1, [pc, #28]	@ (8005a64 <MSC_BOT_SendCSW+0x44>)
 8005a46:	7809      	ldrb	r1, [r1, #0]
 8005a48:	f7fe ff06 	bl	8004858 <USBD_LL_Transmit>
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8005a4c:	231f      	movs	r3, #31
 8005a4e:	f505 7204 	add.w	r2, r5, #528	@ 0x210
 8005a52:	4905      	ldr	r1, [pc, #20]	@ (8005a68 <MSC_BOT_SendCSW+0x48>)
 8005a54:	7809      	ldrb	r1, [r1, #0]
 8005a56:	4620      	mov	r0, r4
 8005a58:	f7fe ff06 	bl	8004868 <USBD_LL_PrepareReceive>
}
 8005a5c:	bd38      	pop	{r3, r4, r5, pc}
 8005a5e:	bf00      	nop
 8005a60:	53425355 	.word	0x53425355
 8005a64:	2000005d 	.word	0x2000005d
 8005a68:	2000005c 	.word	0x2000005c

08005a6c <MSC_BOT_DataIn>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a6c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005a70:	33b0      	adds	r3, #176	@ 0xb0
 8005a72:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8005a76:	b1d1      	cbz	r1, 8005aae <MSC_BOT_DataIn+0x42>
{
 8005a78:	b510      	push	{r4, lr}
 8005a7a:	4604      	mov	r4, r0
  switch (hmsc->bot_state)
 8005a7c:	7a0b      	ldrb	r3, [r1, #8]
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d008      	beq.n	8005a94 <MSC_BOT_DataIn+0x28>
 8005a82:	d306      	bcc.n	8005a92 <MSC_BOT_DataIn+0x26>
 8005a84:	3b03      	subs	r3, #3
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d802      	bhi.n	8005a92 <MSC_BOT_DataIn+0x26>
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8005a8c:	2100      	movs	r1, #0
 8005a8e:	f7ff ffc7 	bl	8005a20 <MSC_BOT_SendCSW>
}
 8005a92:	bd10      	pop	{r4, pc}
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8005a94:	f201 221f 	addw	r2, r1, #543	@ 0x21f
 8005a98:	f891 121d 	ldrb.w	r1, [r1, #541]	@ 0x21d
 8005a9c:	f000 fed5 	bl	800684a <SCSI_ProcessCmd>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	daf6      	bge.n	8005a92 <MSC_BOT_DataIn+0x26>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005aa4:	2101      	movs	r1, #1
 8005aa6:	4620      	mov	r0, r4
 8005aa8:	f7ff ffba 	bl	8005a20 <MSC_BOT_SendCSW>
 8005aac:	e7f1      	b.n	8005a92 <MSC_BOT_DataIn+0x26>
 8005aae:	4770      	bx	lr

08005ab0 <MSC_BOT_CBW_Decode>:
{
 8005ab0:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005ab2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005ab6:	33b0      	adds	r3, #176	@ 0xb0
 8005ab8:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8005abc:	b1fd      	cbz	r5, 8005afe <MSC_BOT_CBW_Decode+0x4e>
 8005abe:	4604      	mov	r4, r0
  hmsc->csw.dTag = hmsc->cbw.dTag;
 8005ac0:	f8d5 3214 	ldr.w	r3, [r5, #532]	@ 0x214
 8005ac4:	f8c5 3234 	str.w	r3, [r5, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8005ac8:	f8d5 3218 	ldr.w	r3, [r5, #536]	@ 0x218
 8005acc:	f8c5 3238 	str.w	r3, [r5, #568]	@ 0x238
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8005ad0:	4b23      	ldr	r3, [pc, #140]	@ (8005b60 <MSC_BOT_CBW_Decode+0xb0>)
 8005ad2:	7819      	ldrb	r1, [r3, #0]
 8005ad4:	f7fe fe70 	bl	80047b8 <USBD_LL_GetRxDataSize>
 8005ad8:	281f      	cmp	r0, #31
 8005ada:	d104      	bne.n	8005ae6 <MSC_BOT_CBW_Decode+0x36>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8005adc:	f8d5 2210 	ldr.w	r2, [r5, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8005ae0:	4b20      	ldr	r3, [pc, #128]	@ (8005b64 <MSC_BOT_CBW_Decode+0xb4>)
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d00c      	beq.n	8005b00 <MSC_BOT_CBW_Decode+0x50>
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8005ae6:	2320      	movs	r3, #32
 8005ae8:	2205      	movs	r2, #5
 8005aea:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8005aee:	4620      	mov	r0, r4
 8005af0:	f000 f94a 	bl	8005d88 <SCSI_SenseCode>
    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8005af4:	2302      	movs	r3, #2
 8005af6:	726b      	strb	r3, [r5, #9]
    MSC_BOT_Abort(pdev);
 8005af8:	4620      	mov	r0, r4
 8005afa:	f7ff ff07 	bl	800590c <MSC_BOT_Abort>
}
 8005afe:	bd38      	pop	{r3, r4, r5, pc}
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8005b00:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8005b04:	682b      	ldr	r3, [r5, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8005b06:	4299      	cmp	r1, r3
 8005b08:	d8ed      	bhi.n	8005ae6 <MSC_BOT_CBW_Decode+0x36>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8005b0a:	f895 321e 	ldrb.w	r3, [r5, #542]	@ 0x21e
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d0e9      	beq.n	8005ae6 <MSC_BOT_CBW_Decode+0x36>
 8005b12:	2b10      	cmp	r3, #16
 8005b14:	d8e7      	bhi.n	8005ae6 <MSC_BOT_CBW_Decode+0x36>
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8005b16:	f205 221f 	addw	r2, r5, #543	@ 0x21f
 8005b1a:	4620      	mov	r0, r4
 8005b1c:	f000 fe95 	bl	800684a <SCSI_ProcessCmd>
 8005b20:	2800      	cmp	r0, #0
 8005b22:	db0c      	blt.n	8005b3e <MSC_BOT_CBW_Decode+0x8e>
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8005b24:	7a2b      	ldrb	r3, [r5, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8005b26:	3b01      	subs	r3, #1
 8005b28:	b2db      	uxtb	r3, r3
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	d9e7      	bls.n	8005afe <MSC_BOT_CBW_Decode+0x4e>
      if (hmsc->bot_data_length > 0U)
 8005b2e:	68ea      	ldr	r2, [r5, #12]
 8005b30:	b18a      	cbz	r2, 8005b56 <MSC_BOT_CBW_Decode+0xa6>
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8005b32:	f105 0110 	add.w	r1, r5, #16
 8005b36:	4620      	mov	r0, r4
 8005b38:	f7ff fec8 	bl	80058cc <MSC_BOT_SendData>
 8005b3c:	e7df      	b.n	8005afe <MSC_BOT_CBW_Decode+0x4e>
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8005b3e:	7a2b      	ldrb	r3, [r5, #8]
 8005b40:	2b05      	cmp	r3, #5
 8005b42:	d003      	beq.n	8005b4c <MSC_BOT_CBW_Decode+0x9c>
        MSC_BOT_Abort(pdev);
 8005b44:	4620      	mov	r0, r4
 8005b46:	f7ff fee1 	bl	800590c <MSC_BOT_Abort>
 8005b4a:	e7d8      	b.n	8005afe <MSC_BOT_CBW_Decode+0x4e>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005b4c:	2101      	movs	r1, #1
 8005b4e:	4620      	mov	r0, r4
 8005b50:	f7ff ff66 	bl	8005a20 <MSC_BOT_SendCSW>
 8005b54:	e7d3      	b.n	8005afe <MSC_BOT_CBW_Decode+0x4e>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8005b56:	2100      	movs	r1, #0
 8005b58:	4620      	mov	r0, r4
 8005b5a:	f7ff ff61 	bl	8005a20 <MSC_BOT_SendCSW>
 8005b5e:	e7ce      	b.n	8005afe <MSC_BOT_CBW_Decode+0x4e>
 8005b60:	2000005c 	.word	0x2000005c
 8005b64:	43425355 	.word	0x43425355

08005b68 <MSC_BOT_DataOut>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b68:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005b6c:	33b0      	adds	r3, #176	@ 0xb0
 8005b6e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8005b72:	b1ab      	cbz	r3, 8005ba0 <MSC_BOT_DataOut+0x38>
{
 8005b74:	b510      	push	{r4, lr}
 8005b76:	4604      	mov	r4, r0
  switch (hmsc->bot_state)
 8005b78:	7a1a      	ldrb	r2, [r3, #8]
 8005b7a:	b172      	cbz	r2, 8005b9a <MSC_BOT_DataOut+0x32>
 8005b7c:	2a01      	cmp	r2, #1
 8005b7e:	d10e      	bne.n	8005b9e <MSC_BOT_DataOut+0x36>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8005b80:	f203 221f 	addw	r2, r3, #543	@ 0x21f
 8005b84:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8005b88:	f000 fe5f 	bl	800684a <SCSI_ProcessCmd>
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	da06      	bge.n	8005b9e <MSC_BOT_DataOut+0x36>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005b90:	2101      	movs	r1, #1
 8005b92:	4620      	mov	r0, r4
 8005b94:	f7ff ff44 	bl	8005a20 <MSC_BOT_SendCSW>
 8005b98:	e001      	b.n	8005b9e <MSC_BOT_DataOut+0x36>
      MSC_BOT_CBW_Decode(pdev);
 8005b9a:	f7ff ff89 	bl	8005ab0 <MSC_BOT_CBW_Decode>
}
 8005b9e:	bd10      	pop	{r4, pc}
 8005ba0:	4770      	bx	lr
	...

08005ba4 <MSC_BOT_CplClrFeature>:
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005ba4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005ba8:	33b0      	adds	r3, #176	@ 0xb0
 8005baa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005bae:	b1bb      	cbz	r3, 8005be0 <MSC_BOT_CplClrFeature+0x3c>
{
 8005bb0:	b510      	push	{r4, lr}
 8005bb2:	4604      	mov	r4, r0
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8005bb4:	7a5b      	ldrb	r3, [r3, #9]
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d008      	beq.n	8005bcc <MSC_BOT_CplClrFeature+0x28>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8005bba:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8005bbe:	d004      	beq.n	8005bca <MSC_BOT_CplClrFeature+0x26>
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d002      	beq.n	8005bca <MSC_BOT_CplClrFeature+0x26>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	f7ff ff2b 	bl	8005a20 <MSC_BOT_SendCSW>
  }
  else
  {
    return;
  }
}
 8005bca:	bd10      	pop	{r4, pc}
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8005bcc:	4b05      	ldr	r3, [pc, #20]	@ (8005be4 <MSC_BOT_CplClrFeature+0x40>)
 8005bce:	7819      	ldrb	r1, [r3, #0]
 8005bd0:	f7fe fe2a 	bl	8004828 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8005bd4:	4b04      	ldr	r3, [pc, #16]	@ (8005be8 <MSC_BOT_CplClrFeature+0x44>)
 8005bd6:	7819      	ldrb	r1, [r3, #0]
 8005bd8:	4620      	mov	r0, r4
 8005bda:	f7fe fe25 	bl	8004828 <USBD_LL_StallEP>
 8005bde:	e7f4      	b.n	8005bca <MSC_BOT_CplClrFeature+0x26>
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	2000005d 	.word	0x2000005d
 8005be8:	2000005c 	.word	0x2000005c

08005bec <SCSI_AllowPreventRemovable>:
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005bec:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005bf0:	33b0      	adds	r3, #176	@ 0xb0
 8005bf2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hmsc == NULL)
 8005bf6:	b153      	cbz	r3, 8005c0e <SCSI_AllowPreventRemovable+0x22>
  {
    return -1;
  }

  if (params[4] == 0U)
 8005bf8:	7912      	ldrb	r2, [r2, #4]
 8005bfa:	b922      	cbnz	r2, 8005c06 <SCSI_AllowPreventRemovable+0x1a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8005bfc:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
  }

  hmsc->bot_data_length = 0U;
 8005c00:	2000      	movs	r0, #0
 8005c02:	60d8      	str	r0, [r3, #12]

  return 0;
 8005c04:	4770      	bx	lr
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8005c0c:	e7f8      	b.n	8005c00 <SCSI_AllowPreventRemovable+0x14>
    return -1;
 8005c0e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8005c12:	4770      	bx	lr

08005c14 <SCSI_UpdateBotData>:
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
  uint16_t len = length;

  if (hmsc == NULL)
 8005c14:	4684      	mov	ip, r0
 8005c16:	b158      	cbz	r0, 8005c30 <SCSI_UpdateBotData+0x1c>
  {
    return -1;
  }

  hmsc->bot_data_length = len;
 8005c18:	60c2      	str	r2, [r0, #12]

  while (len != 0U)
 8005c1a:	e005      	b.n	8005c28 <SCSI_UpdateBotData+0x14>
  {
    len--;
 8005c1c:	3a01      	subs	r2, #1
 8005c1e:	b292      	uxth	r2, r2
    hmsc->bot_data[len] = pBuff[len];
 8005c20:	5c88      	ldrb	r0, [r1, r2]
 8005c22:	eb0c 0302 	add.w	r3, ip, r2
 8005c26:	7418      	strb	r0, [r3, #16]
  while (len != 0U)
 8005c28:	2a00      	cmp	r2, #0
 8005c2a:	d1f7      	bne.n	8005c1c <SCSI_UpdateBotData+0x8>
  }

  return 0;
 8005c2c:	2000      	movs	r0, #0
 8005c2e:	4770      	bx	lr
    return -1;
 8005c30:	f04f 30ff 	mov.w	r0, #4294967295
}
 8005c34:	4770      	bx	lr
	...

08005c38 <SCSI_ModeSense6>:
{
 8005c38:	b570      	push	{r4, r5, r6, lr}
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	4608      	mov	r0, r1
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c3e:	f8d3 42d4 	ldr.w	r4, [r3, #724]	@ 0x2d4
 8005c42:	f104 01b0 	add.w	r1, r4, #176	@ 0xb0
 8005c46:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
  if (hmsc == NULL)
 8005c4a:	b1dd      	cbz	r5, 8005c84 <SCSI_ModeSense6+0x4c>
 8005c4c:	4616      	mov	r6, r2
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8005c4e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	4798      	blx	r3
 8005c58:	b170      	cbz	r0, 8005c78 <SCSI_ModeSense6+0x40>
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 8005c5a:	4a0c      	ldr	r2, [pc, #48]	@ (8005c8c <SCSI_ModeSense6+0x54>)
 8005c5c:	7893      	ldrb	r3, [r2, #2]
 8005c5e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005c62:	7093      	strb	r3, [r2, #2]
  if (params[4] <= len)
 8005c64:	7932      	ldrb	r2, [r6, #4]
 8005c66:	2a04      	cmp	r2, #4
 8005c68:	d900      	bls.n	8005c6c <SCSI_ModeSense6+0x34>
  uint16_t len = MODE_SENSE6_LEN;
 8005c6a:	2204      	movs	r2, #4
  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 8005c6c:	4907      	ldr	r1, [pc, #28]	@ (8005c8c <SCSI_ModeSense6+0x54>)
 8005c6e:	4628      	mov	r0, r5
 8005c70:	f7ff ffd0 	bl	8005c14 <SCSI_UpdateBotData>
  return 0;
 8005c74:	2000      	movs	r0, #0
}
 8005c76:	bd70      	pop	{r4, r5, r6, pc}
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 8005c78:	4a05      	ldr	r2, [pc, #20]	@ (8005c90 <SCSI_ModeSense6+0x58>)
 8005c7a:	7893      	ldrb	r3, [r2, #2]
 8005c7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c80:	7093      	strb	r3, [r2, #2]
 8005c82:	e7ef      	b.n	8005c64 <SCSI_ModeSense6+0x2c>
    return -1;
 8005c84:	f04f 30ff 	mov.w	r0, #4294967295
 8005c88:	e7f5      	b.n	8005c76 <SCSI_ModeSense6+0x3e>
 8005c8a:	bf00      	nop
 8005c8c:	200000cc 	.word	0x200000cc
 8005c90:	200000c4 	.word	0x200000c4

08005c94 <SCSI_ModeSense10>:
{
 8005c94:	b570      	push	{r4, r5, r6, lr}
 8005c96:	4603      	mov	r3, r0
 8005c98:	4608      	mov	r0, r1
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c9a:	f8d3 42d4 	ldr.w	r4, [r3, #724]	@ 0x2d4
 8005c9e:	f104 01b0 	add.w	r1, r4, #176	@ 0xb0
 8005ca2:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
  if (hmsc == NULL)
 8005ca6:	b1dd      	cbz	r5, 8005ce0 <SCSI_ModeSense10+0x4c>
 8005ca8:	4616      	mov	r6, r2
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8005caa:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	4798      	blx	r3
 8005cb4:	b170      	cbz	r0, 8005cd4 <SCSI_ModeSense10+0x40>
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 8005cb6:	4a0c      	ldr	r2, [pc, #48]	@ (8005ce8 <SCSI_ModeSense10+0x54>)
 8005cb8:	78d3      	ldrb	r3, [r2, #3]
 8005cba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005cbe:	70d3      	strb	r3, [r2, #3]
  if (params[8] <= len)
 8005cc0:	7a32      	ldrb	r2, [r6, #8]
 8005cc2:	2a08      	cmp	r2, #8
 8005cc4:	d900      	bls.n	8005cc8 <SCSI_ModeSense10+0x34>
  uint16_t len = MODE_SENSE10_LEN;
 8005cc6:	2208      	movs	r2, #8
  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 8005cc8:	4907      	ldr	r1, [pc, #28]	@ (8005ce8 <SCSI_ModeSense10+0x54>)
 8005cca:	4628      	mov	r0, r5
 8005ccc:	f7ff ffa2 	bl	8005c14 <SCSI_UpdateBotData>
  return 0;
 8005cd0:	2000      	movs	r0, #0
}
 8005cd2:	bd70      	pop	{r4, r5, r6, pc}
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 8005cd4:	4a04      	ldr	r2, [pc, #16]	@ (8005ce8 <SCSI_ModeSense10+0x54>)
 8005cd6:	78d3      	ldrb	r3, [r2, #3]
 8005cd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cdc:	70d3      	strb	r3, [r2, #3]
 8005cde:	e7ef      	b.n	8005cc0 <SCSI_ModeSense10+0x2c>
    return -1;
 8005ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ce4:	e7f5      	b.n	8005cd2 <SCSI_ModeSense10+0x3e>
 8005ce6:	bf00      	nop
 8005ce8:	200000c4 	.word	0x200000c4

08005cec <SCSI_ReceiveDiagnosticResults>:
{
 8005cec:	b508      	push	{r3, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005cee:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005cf2:	33b0      	adds	r3, #176	@ 0xb0
 8005cf4:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 8005cf8:	78d3      	ldrb	r3, [r2, #3]
 8005cfa:	7912      	ldrb	r2, [r2, #4]
  if (allocation_length == 0U)
 8005cfc:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 8005d00:	d005      	beq.n	8005d0e <SCSI_ReceiveDiagnosticResults+0x22>
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 8005d02:	2a08      	cmp	r2, #8
 8005d04:	d900      	bls.n	8005d08 <SCSI_ReceiveDiagnosticResults+0x1c>
    allocation_length = DIAGNOSTIC_DATA_LEN;
 8005d06:	2208      	movs	r2, #8
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 8005d08:	4902      	ldr	r1, [pc, #8]	@ (8005d14 <SCSI_ReceiveDiagnosticResults+0x28>)
 8005d0a:	f7ff ff83 	bl	8005c14 <SCSI_UpdateBotData>
}
 8005d0e:	2000      	movs	r0, #0
 8005d10:	bd08      	pop	{r3, pc}
 8005d12:	bf00      	nop
 8005d14:	20001158 	.word	0x20001158

08005d18 <SCSI_ReportLuns>:
{
 8005d18:	b508      	push	{r3, lr}
  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d1a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005d1e:	33b0      	adds	r3, #176	@ 0xb0
 8005d20:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8005d24:	b350      	cbz	r0, 8005d7c <SCSI_ReportLuns+0x64>
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 8005d26:	4917      	ldr	r1, [pc, #92]	@ (8005d84 <SCSI_ReportLuns+0x6c>)
 8005d28:	2300      	movs	r3, #0
 8005d2a:	600b      	str	r3, [r1, #0]
 8005d2c:	604b      	str	r3, [r1, #4]
 8005d2e:	608b      	str	r3, [r1, #8]
 8005d30:	60cb      	str	r3, [r1, #12]
 8005d32:	610b      	str	r3, [r1, #16]
 8005d34:	614b      	str	r3, [r1, #20]
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 8005d36:	6802      	ldr	r2, [r0, #0]
 8005d38:	f102 0c01 	add.w	ip, r2, #1
 8005d3c:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 8005d40:	f3cc 5247 	ubfx	r2, ip, #21, #8
 8005d44:	700a      	strb	r2, [r1, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 8005d46:	f3cc 3247 	ubfx	r2, ip, #13, #8
 8005d4a:	704a      	strb	r2, [r1, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 8005d4c:	f3cc 1c47 	ubfx	ip, ip, #5, #8
 8005d50:	f881 c002 	strb.w	ip, [r1, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 8005d54:	f881 e003 	strb.w	lr, [r1, #3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 8005d58:	e005      	b.n	8005d66 <SCSI_ReportLuns+0x4e>
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 8005d5a:	00d9      	lsls	r1, r3, #3
 8005d5c:	3109      	adds	r1, #9
 8005d5e:	4a09      	ldr	r2, [pc, #36]	@ (8005d84 <SCSI_ReportLuns+0x6c>)
 8005d60:	5453      	strb	r3, [r2, r1]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 8005d62:	3301      	adds	r3, #1
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	6801      	ldr	r1, [r0, #0]
 8005d68:	428b      	cmp	r3, r1
 8005d6a:	d9f6      	bls.n	8005d5a <SCSI_ReportLuns+0x42>
  total_length = lun_list_length + 8U;
 8005d6c:	f10e 0208 	add.w	r2, lr, #8
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 8005d70:	b292      	uxth	r2, r2
 8005d72:	4904      	ldr	r1, [pc, #16]	@ (8005d84 <SCSI_ReportLuns+0x6c>)
 8005d74:	f7ff ff4e 	bl	8005c14 <SCSI_UpdateBotData>
  return 0;
 8005d78:	2000      	movs	r0, #0
}
 8005d7a:	bd08      	pop	{r3, pc}
    return -1;
 8005d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d80:	e7fb      	b.n	8005d7a <SCSI_ReportLuns+0x62>
 8005d82:	bf00      	nop
 8005d84:	20001160 	.word	0x20001160

08005d88 <SCSI_SenseCode>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d88:	f8d0 12d4 	ldr.w	r1, [r0, #724]	@ 0x2d4
 8005d8c:	31b0      	adds	r1, #176	@ 0xb0
 8005d8e:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
  if (hmsc == NULL)
 8005d92:	b180      	cbz	r0, 8005db6 <SCSI_SenseCode+0x2e>
  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8005d94:	f890 1261 	ldrb.w	r1, [r0, #609]	@ 0x261
 8005d98:	f101 0c48 	add.w	ip, r1, #72	@ 0x48
 8005d9c:	f800 203c 	strb.w	r2, [r0, ip, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8005da0:	eb00 02cc 	add.w	r2, r0, ip, lsl #3
 8005da4:	7113      	strb	r3, [r2, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8005da6:	2300      	movs	r3, #0
 8005da8:	7153      	strb	r3, [r2, #5]
  hmsc->scsi_sense_tail++;
 8005daa:	1c4b      	adds	r3, r1, #1
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	f880 3261 	strb.w	r3, [r0, #609]	@ 0x261
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8005db2:	2b04      	cmp	r3, #4
 8005db4:	d000      	beq.n	8005db8 <SCSI_SenseCode+0x30>
}
 8005db6:	4770      	bx	lr
    hmsc->scsi_sense_tail = 0U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	f880 3261 	strb.w	r3, [r0, #609]	@ 0x261
 8005dbe:	e7fa      	b.n	8005db6 <SCSI_SenseCode+0x2e>

08005dc0 <SCSI_TestUnitReady>:
{
 8005dc0:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005dc2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005dc6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8005dca:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8005dce:	b37d      	cbz	r5, 8005e30 <SCSI_TestUnitReady+0x70>
 8005dd0:	4604      	mov	r4, r0
 8005dd2:	460e      	mov	r6, r1
  if (hmsc->cbw.dDataLength != 0U)
 8005dd4:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 8005dd8:	b972      	cbnz	r2, 8005df8 <SCSI_TestUnitReady+0x38>
  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8005dda:	f895 2262 	ldrb.w	r2, [r5, #610]	@ 0x262
 8005dde:	2a02      	cmp	r2, #2
 8005de0:	d013      	beq.n	8005e0a <SCSI_TestUnitReady+0x4a>
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8005de2:	33b0      	adds	r3, #176	@ 0xb0
 8005de4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	4608      	mov	r0, r1
 8005dee:	4798      	blx	r3
 8005df0:	b998      	cbnz	r0, 8005e1a <SCSI_TestUnitReady+0x5a>
  hmsc->bot_data_length = 0U;
 8005df2:	2300      	movs	r3, #0
 8005df4:	60eb      	str	r3, [r5, #12]
}
 8005df6:	bd70      	pop	{r4, r5, r6, pc}
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8005df8:	2320      	movs	r3, #32
 8005dfa:	2205      	movs	r2, #5
 8005dfc:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8005e00:	f7ff ffc2 	bl	8005d88 <SCSI_SenseCode>
    return -1;
 8005e04:	f04f 30ff 	mov.w	r0, #4294967295
 8005e08:	e7f5      	b.n	8005df6 <SCSI_TestUnitReady+0x36>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8005e0a:	233a      	movs	r3, #58	@ 0x3a
 8005e0c:	f7ff ffbc 	bl	8005d88 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8005e10:	2305      	movs	r3, #5
 8005e12:	722b      	strb	r3, [r5, #8]
    return -1;
 8005e14:	f04f 30ff 	mov.w	r0, #4294967295
 8005e18:	e7ed      	b.n	8005df6 <SCSI_TestUnitReady+0x36>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8005e1a:	233a      	movs	r3, #58	@ 0x3a
 8005e1c:	2202      	movs	r2, #2
 8005e1e:	4631      	mov	r1, r6
 8005e20:	4620      	mov	r0, r4
 8005e22:	f7ff ffb1 	bl	8005d88 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8005e26:	2305      	movs	r3, #5
 8005e28:	722b      	strb	r3, [r5, #8]
    return -1;
 8005e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e2e:	e7e2      	b.n	8005df6 <SCSI_TestUnitReady+0x36>
    return -1;
 8005e30:	f04f 30ff 	mov.w	r0, #4294967295
 8005e34:	e7df      	b.n	8005df6 <SCSI_TestUnitReady+0x36>

08005e36 <SCSI_RequestSense>:
{
 8005e36:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e38:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005e3c:	33b0      	adds	r3, #176	@ 0xb0
 8005e3e:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8005e42:	2c00      	cmp	r4, #0
 8005e44:	d03b      	beq.n	8005ebe <SCSI_RequestSense+0x88>
  if (hmsc->cbw.dDataLength == 0U)
 8005e46:	f8d4 3218 	ldr.w	r3, [r4, #536]	@ 0x218
 8005e4a:	b10b      	cbz	r3, 8005e50 <SCSI_RequestSense+0x1a>
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	e00d      	b.n	8005e6c <SCSI_RequestSense+0x36>
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8005e50:	2320      	movs	r3, #32
 8005e52:	2205      	movs	r2, #5
 8005e54:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 8005e58:	f7ff ff96 	bl	8005d88 <SCSI_SenseCode>
    return -1;
 8005e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e60:	e028      	b.n	8005eb4 <SCSI_RequestSense+0x7e>
    hmsc->bot_data[i] = 0U;
 8005e62:	18e1      	adds	r1, r4, r3
 8005e64:	2000      	movs	r0, #0
 8005e66:	7408      	strb	r0, [r1, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8005e68:	3301      	adds	r3, #1
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b11      	cmp	r3, #17
 8005e6e:	d9f8      	bls.n	8005e62 <SCSI_RequestSense+0x2c>
  hmsc->bot_data[0] = 0x70U;
 8005e70:	2370      	movs	r3, #112	@ 0x70
 8005e72:	7423      	strb	r3, [r4, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8005e74:	230c      	movs	r3, #12
 8005e76:	75e3      	strb	r3, [r4, #23]
  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 8005e78:	f894 3260 	ldrb.w	r3, [r4, #608]	@ 0x260
 8005e7c:	f894 1261 	ldrb.w	r1, [r4, #609]	@ 0x261
 8005e80:	428b      	cmp	r3, r1
 8005e82:	d010      	beq.n	8005ea6 <SCSI_RequestSense+0x70>
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8005e84:	f103 0148 	add.w	r1, r3, #72	@ 0x48
 8005e88:	f814 0031 	ldrb.w	r0, [r4, r1, lsl #3]
 8005e8c:	74a0      	strb	r0, [r4, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8005e8e:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8005e92:	7908      	ldrb	r0, [r1, #4]
 8005e94:	7720      	strb	r0, [r4, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 8005e96:	7949      	ldrb	r1, [r1, #5]
 8005e98:	7761      	strb	r1, [r4, #29]
    hmsc->scsi_sense_head++;
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	f884 3260 	strb.w	r3, [r4, #608]	@ 0x260
    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8005ea2:	2b04      	cmp	r3, #4
 8005ea4:	d007      	beq.n	8005eb6 <SCSI_RequestSense+0x80>
  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8005ea6:	2312      	movs	r3, #18
 8005ea8:	60e3      	str	r3, [r4, #12]
  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8005eaa:	7913      	ldrb	r3, [r2, #4]
 8005eac:	2b12      	cmp	r3, #18
 8005eae:	d809      	bhi.n	8005ec4 <SCSI_RequestSense+0x8e>
    hmsc->bot_data_length = params[4];
 8005eb0:	60e3      	str	r3, [r4, #12]
  return 0;
 8005eb2:	2000      	movs	r0, #0
}
 8005eb4:	bd10      	pop	{r4, pc}
      hmsc->scsi_sense_head = 0U;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	f884 3260 	strb.w	r3, [r4, #608]	@ 0x260
 8005ebc:	e7f3      	b.n	8005ea6 <SCSI_RequestSense+0x70>
    return -1;
 8005ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8005ec2:	e7f7      	b.n	8005eb4 <SCSI_RequestSense+0x7e>
  return 0;
 8005ec4:	2000      	movs	r0, #0
 8005ec6:	e7f5      	b.n	8005eb4 <SCSI_RequestSense+0x7e>

08005ec8 <SCSI_Inquiry>:
{
 8005ec8:	4684      	mov	ip, r0
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005eca:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005ece:	f103 00b0 	add.w	r0, r3, #176	@ 0xb0
 8005ed2:	f85c 0020 	ldr.w	r0, [ip, r0, lsl #2]
  if (hmsc == NULL)
 8005ed6:	2800      	cmp	r0, #0
 8005ed8:	d040      	beq.n	8005f5c <SCSI_Inquiry+0x94>
{
 8005eda:	b510      	push	{r4, lr}
  if (hmsc->cbw.dDataLength == 0U)
 8005edc:	f8d0 4218 	ldr.w	r4, [r0, #536]	@ 0x218
 8005ee0:	b174      	cbz	r4, 8005f00 <SCSI_Inquiry+0x38>
  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 8005ee2:	f892 e001 	ldrb.w	lr, [r2, #1]
 8005ee6:	f01e 0f01 	tst.w	lr, #1
 8005eea:	d023      	beq.n	8005f34 <SCSI_Inquiry+0x6c>
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 8005eec:	7893      	ldrb	r3, [r2, #2]
 8005eee:	b18b      	cbz	r3, 8005f14 <SCSI_Inquiry+0x4c>
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 8005ef0:	2b80      	cmp	r3, #128	@ 0x80
 8005ef2:	d115      	bne.n	8005f20 <SCSI_Inquiry+0x58>
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 8005ef4:	2208      	movs	r2, #8
 8005ef6:	491b      	ldr	r1, [pc, #108]	@ (8005f64 <SCSI_Inquiry+0x9c>)
 8005ef8:	f7ff fe8c 	bl	8005c14 <SCSI_UpdateBotData>
  return 0;
 8005efc:	2000      	movs	r0, #0
 8005efe:	e02c      	b.n	8005f5a <SCSI_Inquiry+0x92>
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8005f00:	2320      	movs	r3, #32
 8005f02:	2205      	movs	r2, #5
 8005f04:	f890 121d 	ldrb.w	r1, [r0, #541]	@ 0x21d
 8005f08:	4660      	mov	r0, ip
 8005f0a:	f7ff ff3d 	bl	8005d88 <SCSI_SenseCode>
    return -1;
 8005f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f12:	e022      	b.n	8005f5a <SCSI_Inquiry+0x92>
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 8005f14:	2206      	movs	r2, #6
 8005f16:	4914      	ldr	r1, [pc, #80]	@ (8005f68 <SCSI_Inquiry+0xa0>)
 8005f18:	f7ff fe7c 	bl	8005c14 <SCSI_UpdateBotData>
  return 0;
 8005f1c:	2000      	movs	r0, #0
 8005f1e:	e01c      	b.n	8005f5a <SCSI_Inquiry+0x92>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 8005f20:	2324      	movs	r3, #36	@ 0x24
 8005f22:	2205      	movs	r2, #5
 8005f24:	f890 121d 	ldrb.w	r1, [r0, #541]	@ 0x21d
 8005f28:	4660      	mov	r0, ip
 8005f2a:	f7ff ff2d 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 8005f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f32:	e012      	b.n	8005f5a <SCSI_Inquiry+0x92>
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8005f34:	33b0      	adds	r3, #176	@ 0xb0
 8005f36:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
 8005f3a:	f8dc 3004 	ldr.w	r3, [ip, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 8005f3e:	69db      	ldr	r3, [r3, #28]
 8005f40:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8005f44:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    len = (uint16_t)pPage[4] + 5U;
 8005f48:	790b      	ldrb	r3, [r1, #4]
 8005f4a:	3305      	adds	r3, #5
    if (params[4] <= len)
 8005f4c:	7912      	ldrb	r2, [r2, #4]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d900      	bls.n	8005f54 <SCSI_Inquiry+0x8c>
    len = (uint16_t)pPage[4] + 5U;
 8005f52:	461a      	mov	r2, r3
    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 8005f54:	f7ff fe5e 	bl	8005c14 <SCSI_UpdateBotData>
  return 0;
 8005f58:	2000      	movs	r0, #0
}
 8005f5a:	bd10      	pop	{r4, pc}
    return -1;
 8005f5c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8005f60:	4770      	bx	lr
 8005f62:	bf00      	nop
 8005f64:	200000d0 	.word	0x200000d0
 8005f68:	200000d8 	.word	0x200000d8

08005f6c <SCSI_StartStopUnit>:
{
 8005f6c:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f6e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005f72:	33b0      	adds	r3, #176	@ 0xb0
 8005f74:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8005f78:	b32c      	cbz	r4, 8005fc6 <SCSI_StartStopUnit+0x5a>
  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8005f7a:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d00c      	beq.n	8005f9c <SCSI_StartStopUnit+0x30>
  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8005f82:	7913      	ldrb	r3, [r2, #4]
 8005f84:	f003 0303 	and.w	r3, r3, #3
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d013      	beq.n	8005fb4 <SCSI_StartStopUnit+0x48>
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8005f8c:	2b02      	cmp	r3, #2
 8005f8e:	d017      	beq.n	8005fc0 <SCSI_StartStopUnit+0x54>
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8005f90:	2b03      	cmp	r3, #3
 8005f92:	d112      	bne.n	8005fba <SCSI_StartStopUnit+0x4e>
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8005f94:	2300      	movs	r3, #0
 8005f96:	f884 3262 	strb.w	r3, [r4, #610]	@ 0x262
 8005f9a:	e00e      	b.n	8005fba <SCSI_StartStopUnit+0x4e>
  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8005f9c:	7913      	ldrb	r3, [r2, #4]
 8005f9e:	f003 0303 	and.w	r3, r3, #3
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d1ed      	bne.n	8005f82 <SCSI_StartStopUnit+0x16>
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 8005fa6:	2324      	movs	r3, #36	@ 0x24
 8005fa8:	2205      	movs	r2, #5
 8005faa:	f7ff feed 	bl	8005d88 <SCSI_SenseCode>
    return -1;
 8005fae:	f04f 30ff 	mov.w	r0, #4294967295
 8005fb2:	e004      	b.n	8005fbe <SCSI_StartStopUnit+0x52>
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	f884 3262 	strb.w	r3, [r4, #610]	@ 0x262
  hmsc->bot_data_length = 0U;
 8005fba:	2000      	movs	r0, #0
 8005fbc:	60e0      	str	r0, [r4, #12]
}
 8005fbe:	bd10      	pop	{r4, pc}
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8005fc0:	f884 3262 	strb.w	r3, [r4, #610]	@ 0x262
 8005fc4:	e7f9      	b.n	8005fba <SCSI_StartStopUnit+0x4e>
    return -1;
 8005fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fca:	e7f8      	b.n	8005fbe <SCSI_StartStopUnit+0x52>

08005fcc <SCSI_ReadFormatCapacity>:
{
 8005fcc:	b570      	push	{r4, r5, r6, lr}
 8005fce:	b082      	sub	sp, #8
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005fd0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005fd4:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8005fd8:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8005fdc:	2c00      	cmp	r4, #0
 8005fde:	d03c      	beq.n	800605a <SCSI_ReadFormatCapacity+0x8e>
 8005fe0:	4605      	mov	r5, r0
 8005fe2:	460e      	mov	r6, r1
  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 8005fe4:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	f10d 0206 	add.w	r2, sp, #6
 8005ff0:	4669      	mov	r1, sp
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	4798      	blx	r3
  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8005ff6:	b928      	cbnz	r0, 8006004 <SCSI_ReadFormatCapacity+0x38>
 8005ff8:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d001      	beq.n	8006004 <SCSI_ReadFormatCapacity+0x38>
  for (i = 0U; i < 12U ; i++)
 8006000:	2300      	movs	r3, #0
 8006002:	e00d      	b.n	8006020 <SCSI_ReadFormatCapacity+0x54>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006004:	233a      	movs	r3, #58	@ 0x3a
 8006006:	2202      	movs	r2, #2
 8006008:	4631      	mov	r1, r6
 800600a:	4628      	mov	r0, r5
 800600c:	f7ff febc 	bl	8005d88 <SCSI_SenseCode>
    return -1;
 8006010:	f04f 30ff 	mov.w	r0, #4294967295
 8006014:	e01f      	b.n	8006056 <SCSI_ReadFormatCapacity+0x8a>
    hmsc->bot_data[i] = 0U;
 8006016:	18e2      	adds	r2, r4, r3
 8006018:	2100      	movs	r1, #0
 800601a:	7411      	strb	r1, [r2, #16]
  for (i = 0U; i < 12U ; i++)
 800601c:	3301      	adds	r3, #1
 800601e:	b29b      	uxth	r3, r3
 8006020:	2b0b      	cmp	r3, #11
 8006022:	d9f8      	bls.n	8006016 <SCSI_ReadFormatCapacity+0x4a>
  hmsc->bot_data[3] = 0x08U;
 8006024:	2308      	movs	r3, #8
 8006026:	74e3      	strb	r3, [r4, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 8006028:	9a00      	ldr	r2, [sp, #0]
 800602a:	1e53      	subs	r3, r2, #1
 800602c:	0e19      	lsrs	r1, r3, #24
 800602e:	7521      	strb	r1, [r4, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 8006030:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8006034:	7561      	strb	r1, [r4, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8006036:	f3c3 2307 	ubfx	r3, r3, #8, #8
 800603a:	75a3      	strb	r3, [r4, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800603c:	3a01      	subs	r2, #1
 800603e:	75e2      	strb	r2, [r4, #23]
  hmsc->bot_data[8] = 0x02U;
 8006040:	2302      	movs	r3, #2
 8006042:	7623      	strb	r3, [r4, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8006044:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8006048:	2200      	movs	r2, #0
 800604a:	7662      	strb	r2, [r4, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800604c:	0a1a      	lsrs	r2, r3, #8
 800604e:	76a2      	strb	r2, [r4, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 8006050:	76e3      	strb	r3, [r4, #27]
  hmsc->bot_data_length = 12U;
 8006052:	230c      	movs	r3, #12
 8006054:	60e3      	str	r3, [r4, #12]
}
 8006056:	b002      	add	sp, #8
 8006058:	bd70      	pop	{r4, r5, r6, pc}
    return -1;
 800605a:	f04f 30ff 	mov.w	r0, #4294967295
 800605e:	e7fa      	b.n	8006056 <SCSI_ReadFormatCapacity+0x8a>

08006060 <SCSI_ReadCapacity10>:
{
 8006060:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006062:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006066:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800606a:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 800606e:	b39c      	cbz	r4, 80060d8 <SCSI_ReadCapacity10+0x78>
 8006070:	4606      	mov	r6, r0
 8006072:	460d      	mov	r5, r1
  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 8006074:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	3126      	adds	r1, #38	@ 0x26
 800607e:	eb04 1101 	add.w	r1, r4, r1, lsl #4
 8006082:	1d0a      	adds	r2, r1, #4
 8006084:	3108      	adds	r1, #8
 8006086:	4628      	mov	r0, r5
 8006088:	4798      	blx	r3
  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800608a:	b9e0      	cbnz	r0, 80060c6 <SCSI_ReadCapacity10+0x66>
 800608c:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 8006090:	2b02      	cmp	r3, #2
 8006092:	d018      	beq.n	80060c6 <SCSI_ReadCapacity10+0x66>
  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 8006094:	3526      	adds	r5, #38	@ 0x26
 8006096:	eb04 1505 	add.w	r5, r4, r5, lsl #4
 800609a:	68aa      	ldr	r2, [r5, #8]
 800609c:	1e53      	subs	r3, r2, #1
 800609e:	0e19      	lsrs	r1, r3, #24
 80060a0:	7421      	strb	r1, [r4, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 80060a2:	f3c3 4107 	ubfx	r1, r3, #16, #8
 80060a6:	7461      	strb	r1, [r4, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 80060a8:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80060ac:	74a3      	strb	r3, [r4, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 80060ae:	3a01      	subs	r2, #1
 80060b0:	74e2      	strb	r2, [r4, #19]
  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 80060b2:	88ab      	ldrh	r3, [r5, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	7522      	strb	r2, [r4, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 80060b8:	7562      	strb	r2, [r4, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 80060ba:	0a1a      	lsrs	r2, r3, #8
 80060bc:	75a2      	strb	r2, [r4, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 80060be:	75e3      	strb	r3, [r4, #23]
  hmsc->bot_data_length = 8U;
 80060c0:	2308      	movs	r3, #8
 80060c2:	60e3      	str	r3, [r4, #12]
}
 80060c4:	bd70      	pop	{r4, r5, r6, pc}
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80060c6:	233a      	movs	r3, #58	@ 0x3a
 80060c8:	2202      	movs	r2, #2
 80060ca:	4629      	mov	r1, r5
 80060cc:	4630      	mov	r0, r6
 80060ce:	f7ff fe5b 	bl	8005d88 <SCSI_SenseCode>
    return -1;
 80060d2:	f04f 30ff 	mov.w	r0, #4294967295
 80060d6:	e7f5      	b.n	80060c4 <SCSI_ReadCapacity10+0x64>
    return -1;
 80060d8:	f04f 30ff 	mov.w	r0, #4294967295
 80060dc:	e7f2      	b.n	80060c4 <SCSI_ReadCapacity10+0x64>

080060de <SCSI_ReadCapacity16>:
{
 80060de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060e0:	4617      	mov	r7, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80060e2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80060e6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80060ea:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 80060ee:	2c00      	cmp	r4, #0
 80060f0:	d051      	beq.n	8006196 <SCSI_ReadCapacity16+0xb8>
 80060f2:	4605      	mov	r5, r0
 80060f4:	460e      	mov	r6, r1
  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 80060f6:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	3126      	adds	r1, #38	@ 0x26
 8006100:	eb04 1101 	add.w	r1, r4, r1, lsl #4
 8006104:	1d0a      	adds	r2, r1, #4
 8006106:	3108      	adds	r1, #8
 8006108:	4630      	mov	r0, r6
 800610a:	4798      	blx	r3
  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800610c:	4684      	mov	ip, r0
 800610e:	b980      	cbnz	r0, 8006132 <SCSI_ReadCapacity16+0x54>
 8006110:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 8006114:	2b02      	cmp	r3, #2
 8006116:	d00c      	beq.n	8006132 <SCSI_ReadCapacity16+0x54>
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006118:	7abb      	ldrb	r3, [r7, #10]
                          ((uint32_t)params[11] << 16) |
 800611a:	7afd      	ldrb	r5, [r7, #11]
 800611c:	042d      	lsls	r5, r5, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800611e:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
                          ((uint32_t)params[12] <<  8) |
 8006122:	7b3b      	ldrb	r3, [r7, #12]
                          ((uint32_t)params[11] << 16) |
 8006124:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
                          (uint32_t)params[13];
 8006128:	7b7b      	ldrb	r3, [r7, #13]
                          ((uint32_t)params[12] <<  8) |
 800612a:	431d      	orrs	r5, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800612c:	60e5      	str	r5, [r4, #12]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800612e:	2300      	movs	r3, #0
 8006130:	e00c      	b.n	800614c <SCSI_ReadCapacity16+0x6e>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006132:	233a      	movs	r3, #58	@ 0x3a
 8006134:	2202      	movs	r2, #2
 8006136:	4631      	mov	r1, r6
 8006138:	4628      	mov	r0, r5
 800613a:	f7ff fe25 	bl	8005d88 <SCSI_SenseCode>
    return -1;
 800613e:	f04f 3cff 	mov.w	ip, #4294967295
 8006142:	e026      	b.n	8006192 <SCSI_ReadCapacity16+0xb4>
    hmsc->bot_data[idx] = 0U;
 8006144:	18e2      	adds	r2, r4, r3
 8006146:	2100      	movs	r1, #0
 8006148:	7411      	strb	r1, [r2, #16]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800614a:	3301      	adds	r3, #1
 800614c:	429d      	cmp	r5, r3
 800614e:	d8f9      	bhi.n	8006144 <SCSI_ReadCapacity16+0x66>
  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 8006150:	3626      	adds	r6, #38	@ 0x26
 8006152:	eb04 1606 	add.w	r6, r4, r6, lsl #4
 8006156:	68b2      	ldr	r2, [r6, #8]
 8006158:	1e53      	subs	r3, r2, #1
 800615a:	0e19      	lsrs	r1, r3, #24
 800615c:	7521      	strb	r1, [r4, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800615e:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8006162:	7561      	strb	r1, [r4, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 8006164:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8006168:	75a3      	strb	r3, [r4, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800616a:	3a01      	subs	r2, #1
 800616c:	75e2      	strb	r2, [r4, #23]
  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 800616e:	88b3      	ldrh	r3, [r6, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	7622      	strb	r2, [r4, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 8006174:	7662      	strb	r2, [r4, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 8006176:	0a1a      	lsrs	r2, r3, #8
 8006178:	76a2      	strb	r2, [r4, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 800617a:	76e3      	strb	r3, [r4, #27]
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800617c:	7aba      	ldrb	r2, [r7, #10]
                          ((uint32_t)params[11] << 16) |
 800617e:	7afb      	ldrb	r3, [r7, #11]
 8006180:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006182:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                          ((uint32_t)params[12] <<  8) |
 8006186:	7b3a      	ldrb	r2, [r7, #12]
                          ((uint32_t)params[11] << 16) |
 8006188:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                          (uint32_t)params[13];
 800618c:	7b7a      	ldrb	r2, [r7, #13]
                          ((uint32_t)params[12] <<  8) |
 800618e:	4313      	orrs	r3, r2
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006190:	60e3      	str	r3, [r4, #12]
}
 8006192:	4660      	mov	r0, ip
 8006194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return -1;
 8006196:	f04f 3cff 	mov.w	ip, #4294967295
 800619a:	e7fa      	b.n	8006192 <SCSI_ReadCapacity16+0xb4>

0800619c <SCSI_CheckAddressRange>:
{
 800619c:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800619e:	f8d0 42d4 	ldr.w	r4, [r0, #724]	@ 0x2d4
 80061a2:	34b0      	adds	r4, #176	@ 0xb0
 80061a4:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
  if (hmsc == NULL)
 80061a8:	b184      	cbz	r4, 80061cc <SCSI_CheckAddressRange+0x30>
  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 80061aa:	441a      	add	r2, r3
 80061ac:	f101 0326 	add.w	r3, r1, #38	@ 0x26
 80061b0:	eb04 1403 	add.w	r4, r4, r3, lsl #4
 80061b4:	68a3      	ldr	r3, [r4, #8]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d801      	bhi.n	80061be <SCSI_CheckAddressRange+0x22>
  return 0;
 80061ba:	2000      	movs	r0, #0
}
 80061bc:	bd10      	pop	{r4, pc}
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 80061be:	2321      	movs	r3, #33	@ 0x21
 80061c0:	2205      	movs	r2, #5
 80061c2:	f7ff fde1 	bl	8005d88 <SCSI_SenseCode>
    return -1;
 80061c6:	f04f 30ff 	mov.w	r0, #4294967295
 80061ca:	e7f7      	b.n	80061bc <SCSI_CheckAddressRange+0x20>
    return -1;
 80061cc:	f04f 30ff 	mov.w	r0, #4294967295
 80061d0:	e7f4      	b.n	80061bc <SCSI_CheckAddressRange+0x20>
	...

080061d4 <SCSI_ProcessRead>:
{
 80061d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80061d8:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 80061dc:	f102 03b0 	add.w	r3, r2, #176	@ 0xb0
 80061e0:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 80061e4:	2d00      	cmp	r5, #0
 80061e6:	d050      	beq.n	800628a <SCSI_ProcessRead+0xb6>
 80061e8:	4607      	mov	r7, r0
 80061ea:	460c      	mov	r4, r1
  len = p_scsi_blk->len * p_scsi_blk->size;
 80061ec:	eb05 1101 	add.w	r1, r5, r1, lsl #4
 80061f0:	f8d1 6270 	ldr.w	r6, [r1, #624]	@ 0x270
 80061f4:	f104 0326 	add.w	r3, r4, #38	@ 0x26
 80061f8:	eb05 1303 	add.w	r3, r5, r3, lsl #4
 80061fc:	889b      	ldrh	r3, [r3, #4]
 80061fe:	fb03 f606 	mul.w	r6, r3, r6
  len = MIN(len, MSC_MEDIA_PACKET);
 8006202:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8006206:	bf28      	it	cs
 8006208:	f44f 7600 	movcs.w	r6, #512	@ 0x200
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800620c:	32b0      	adds	r2, #176	@ 0xb0
 800620e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006212:	6852      	ldr	r2, [r2, #4]
 8006214:	f8d2 9010 	ldr.w	r9, [r2, #16]
 8006218:	f105 0810 	add.w	r8, r5, #16
                                                                    (len / p_scsi_blk->size)) < 0)
 800621c:	fbb6 f3f3 	udiv	r3, r6, r3
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8006220:	b29b      	uxth	r3, r3
 8006222:	f8d1 226c 	ldr.w	r2, [r1, #620]	@ 0x26c
 8006226:	4641      	mov	r1, r8
 8006228:	4620      	mov	r0, r4
 800622a:	47c8      	blx	r9
 800622c:	2800      	cmp	r0, #0
 800622e:	db23      	blt.n	8006278 <SCSI_ProcessRead+0xa4>
  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 8006230:	4633      	mov	r3, r6
 8006232:	4642      	mov	r2, r8
 8006234:	4917      	ldr	r1, [pc, #92]	@ (8006294 <SCSI_ProcessRead+0xc0>)
 8006236:	7809      	ldrb	r1, [r1, #0]
 8006238:	4638      	mov	r0, r7
 800623a:	f7fe fb0d 	bl	8004858 <USBD_LL_Transmit>
  p_scsi_blk->addr += (len / p_scsi_blk->size);
 800623e:	eb05 1204 	add.w	r2, r5, r4, lsl #4
 8006242:	f8d2 326c 	ldr.w	r3, [r2, #620]	@ 0x26c
 8006246:	3426      	adds	r4, #38	@ 0x26
 8006248:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 800624c:	88a1      	ldrh	r1, [r4, #4]
 800624e:	fbb6 f1f1 	udiv	r1, r6, r1
 8006252:	440b      	add	r3, r1
 8006254:	f8c2 326c 	str.w	r3, [r2, #620]	@ 0x26c
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 8006258:	f8d2 3270 	ldr.w	r3, [r2, #624]	@ 0x270
 800625c:	1a5b      	subs	r3, r3, r1
 800625e:	f8c2 3270 	str.w	r3, [r2, #624]	@ 0x270
  hmsc->csw.dDataResidue -= len;
 8006262:	f8d5 2238 	ldr.w	r2, [r5, #568]	@ 0x238
 8006266:	1b92      	subs	r2, r2, r6
 8006268:	f8c5 2238 	str.w	r2, [r5, #568]	@ 0x238
  if (p_scsi_blk->len == 0U)
 800626c:	b983      	cbnz	r3, 8006290 <SCSI_ProcessRead+0xbc>
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800626e:	2303      	movs	r3, #3
 8006270:	722b      	strb	r3, [r5, #8]
  return 0;
 8006272:	2000      	movs	r0, #0
}
 8006274:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 8006278:	2311      	movs	r3, #17
 800627a:	2204      	movs	r2, #4
 800627c:	4621      	mov	r1, r4
 800627e:	4638      	mov	r0, r7
 8006280:	f7ff fd82 	bl	8005d88 <SCSI_SenseCode>
    return -1;
 8006284:	f04f 30ff 	mov.w	r0, #4294967295
 8006288:	e7f4      	b.n	8006274 <SCSI_ProcessRead+0xa0>
    return -1;
 800628a:	f04f 30ff 	mov.w	r0, #4294967295
 800628e:	e7f1      	b.n	8006274 <SCSI_ProcessRead+0xa0>
  return 0;
 8006290:	2000      	movs	r0, #0
 8006292:	e7ef      	b.n	8006274 <SCSI_ProcessRead+0xa0>
 8006294:	2000005d 	.word	0x2000005d

08006298 <SCSI_Read10>:
{
 8006298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629a:	4617      	mov	r7, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800629c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80062a0:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80062a4:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 80062a8:	2c00      	cmp	r4, #0
 80062aa:	d06a      	beq.n	8006382 <SCSI_Read10+0xea>
 80062ac:	4605      	mov	r5, r0
 80062ae:	460e      	mov	r6, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 80062b0:	7a22      	ldrb	r2, [r4, #8]
 80062b2:	2a00      	cmp	r2, #0
 80062b4:	d13b      	bne.n	800632e <SCSI_Read10+0x96>
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 80062b6:	f994 221c 	ldrsb.w	r2, [r4, #540]	@ 0x21c
 80062ba:	2a00      	cmp	r2, #0
 80062bc:	da3f      	bge.n	800633e <SCSI_Read10+0xa6>
    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 80062be:	f894 2262 	ldrb.w	r2, [r4, #610]	@ 0x262
 80062c2:	2a02      	cmp	r2, #2
 80062c4:	d044      	beq.n	8006350 <SCSI_Read10+0xb8>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80062c6:	33b0      	adds	r3, #176	@ 0xb0
 80062c8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	4608      	mov	r0, r1
 80062d2:	4798      	blx	r3
 80062d4:	2800      	cmp	r0, #0
 80062d6:	d141      	bne.n	800635c <SCSI_Read10+0xc4>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80062d8:	78ba      	ldrb	r2, [r7, #2]
                       ((uint32_t)params[3] << 16) |
 80062da:	78fb      	ldrb	r3, [r7, #3]
 80062dc:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80062de:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                       ((uint32_t)params[4] <<  8) |
 80062e2:	793a      	ldrb	r2, [r7, #4]
                       ((uint32_t)params[3] << 16) |
 80062e4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                       (uint32_t)params[5];
 80062e8:	797a      	ldrb	r2, [r7, #5]
                       ((uint32_t)params[4] <<  8) |
 80062ea:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80062ec:	eb04 1106 	add.w	r1, r4, r6, lsl #4
 80062f0:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 80062f4:	79f8      	ldrb	r0, [r7, #7]
 80062f6:	7a3b      	ldrb	r3, [r7, #8]
 80062f8:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80062fc:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8006300:	4631      	mov	r1, r6
 8006302:	4628      	mov	r0, r5
 8006304:	f7ff ff4a 	bl	800619c <SCSI_CheckAddressRange>
 8006308:	2800      	cmp	r0, #0
 800630a:	db3d      	blt.n	8006388 <SCSI_Read10+0xf0>
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 800630c:	f8d4 1218 	ldr.w	r1, [r4, #536]	@ 0x218
 8006310:	eb04 1306 	add.w	r3, r4, r6, lsl #4
 8006314:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8006318:	f106 0226 	add.w	r2, r6, #38	@ 0x26
 800631c:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 8006320:	8892      	ldrh	r2, [r2, #4]
 8006322:	fb02 f303 	mul.w	r3, r2, r3
 8006326:	4299      	cmp	r1, r3
 8006328:	d121      	bne.n	800636e <SCSI_Read10+0xd6>
    hmsc->bot_state = USBD_BOT_DATA_IN;
 800632a:	2302      	movs	r3, #2
 800632c:	7223      	strb	r3, [r4, #8]
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800632e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006332:	60e3      	str	r3, [r4, #12]
  return SCSI_ProcessRead(pdev, lun);
 8006334:	4631      	mov	r1, r6
 8006336:	4628      	mov	r0, r5
 8006338:	f7ff ff4c 	bl	80061d4 <SCSI_ProcessRead>
}
 800633c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800633e:	2320      	movs	r3, #32
 8006340:	2205      	movs	r2, #5
 8006342:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 8006346:	f7ff fd1f 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 800634a:	f04f 30ff 	mov.w	r0, #4294967295
 800634e:	e7f5      	b.n	800633c <SCSI_Read10+0xa4>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006350:	233a      	movs	r3, #58	@ 0x3a
 8006352:	f7ff fd19 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 8006356:	f04f 30ff 	mov.w	r0, #4294967295
 800635a:	e7ef      	b.n	800633c <SCSI_Read10+0xa4>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800635c:	233a      	movs	r3, #58	@ 0x3a
 800635e:	2202      	movs	r2, #2
 8006360:	4631      	mov	r1, r6
 8006362:	4628      	mov	r0, r5
 8006364:	f7ff fd10 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 8006368:	f04f 30ff 	mov.w	r0, #4294967295
 800636c:	e7e6      	b.n	800633c <SCSI_Read10+0xa4>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800636e:	2320      	movs	r3, #32
 8006370:	2205      	movs	r2, #5
 8006372:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 8006376:	4628      	mov	r0, r5
 8006378:	f7ff fd06 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 800637c:	f04f 30ff 	mov.w	r0, #4294967295
 8006380:	e7dc      	b.n	800633c <SCSI_Read10+0xa4>
    return -1;
 8006382:	f04f 30ff 	mov.w	r0, #4294967295
 8006386:	e7d9      	b.n	800633c <SCSI_Read10+0xa4>
      return -1; /* error */
 8006388:	f04f 30ff 	mov.w	r0, #4294967295
 800638c:	e7d6      	b.n	800633c <SCSI_Read10+0xa4>

0800638e <SCSI_Read12>:
{
 800638e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006390:	4615      	mov	r5, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006392:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006396:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800639a:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 800639e:	2c00      	cmp	r4, #0
 80063a0:	d070      	beq.n	8006484 <SCSI_Read12+0xf6>
 80063a2:	4606      	mov	r6, r0
 80063a4:	460f      	mov	r7, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 80063a6:	7a22      	ldrb	r2, [r4, #8]
 80063a8:	2a00      	cmp	r2, #0
 80063aa:	d141      	bne.n	8006430 <SCSI_Read12+0xa2>
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 80063ac:	f994 221c 	ldrsb.w	r2, [r4, #540]	@ 0x21c
 80063b0:	2a00      	cmp	r2, #0
 80063b2:	da45      	bge.n	8006440 <SCSI_Read12+0xb2>
    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 80063b4:	f894 2262 	ldrb.w	r2, [r4, #610]	@ 0x262
 80063b8:	2a02      	cmp	r2, #2
 80063ba:	d04a      	beq.n	8006452 <SCSI_Read12+0xc4>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80063bc:	33b0      	adds	r3, #176	@ 0xb0
 80063be:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	4608      	mov	r0, r1
 80063c8:	4798      	blx	r3
 80063ca:	2800      	cmp	r0, #0
 80063cc:	d147      	bne.n	800645e <SCSI_Read12+0xd0>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80063ce:	78ab      	ldrb	r3, [r5, #2]
                       ((uint32_t)params[3] << 16) |
 80063d0:	78ea      	ldrb	r2, [r5, #3]
 80063d2:	0412      	lsls	r2, r2, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80063d4:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
                       ((uint32_t)params[4] <<  8) |
 80063d8:	792b      	ldrb	r3, [r5, #4]
                       ((uint32_t)params[3] << 16) |
 80063da:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
                       (uint32_t)params[5];
 80063de:	796b      	ldrb	r3, [r5, #5]
                       ((uint32_t)params[4] <<  8) |
 80063e0:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80063e2:	eb04 1107 	add.w	r1, r4, r7, lsl #4
 80063e6:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 80063ea:	79a8      	ldrb	r0, [r5, #6]
                      ((uint32_t)params[7] << 16) |
 80063ec:	79eb      	ldrb	r3, [r5, #7]
 80063ee:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 80063f0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
                      ((uint32_t)params[8] << 8) |
 80063f4:	7a28      	ldrb	r0, [r5, #8]
                      ((uint32_t)params[7] << 16) |
 80063f6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                      (uint32_t)params[9];
 80063fa:	7a68      	ldrb	r0, [r5, #9]
                      ((uint32_t)params[8] << 8) |
 80063fc:	4303      	orrs	r3, r0
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 80063fe:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8006402:	4639      	mov	r1, r7
 8006404:	4630      	mov	r0, r6
 8006406:	f7ff fec9 	bl	800619c <SCSI_CheckAddressRange>
 800640a:	2800      	cmp	r0, #0
 800640c:	db3d      	blt.n	800648a <SCSI_Read12+0xfc>
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 800640e:	f8d4 1218 	ldr.w	r1, [r4, #536]	@ 0x218
 8006412:	eb04 1307 	add.w	r3, r4, r7, lsl #4
 8006416:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800641a:	f107 0226 	add.w	r2, r7, #38	@ 0x26
 800641e:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 8006422:	8892      	ldrh	r2, [r2, #4]
 8006424:	fb02 f303 	mul.w	r3, r2, r3
 8006428:	4299      	cmp	r1, r3
 800642a:	d121      	bne.n	8006470 <SCSI_Read12+0xe2>
    hmsc->bot_state = USBD_BOT_DATA_IN;
 800642c:	2302      	movs	r3, #2
 800642e:	7223      	strb	r3, [r4, #8]
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8006430:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006434:	60e3      	str	r3, [r4, #12]
  return SCSI_ProcessRead(pdev, lun);
 8006436:	4639      	mov	r1, r7
 8006438:	4630      	mov	r0, r6
 800643a:	f7ff fecb 	bl	80061d4 <SCSI_ProcessRead>
}
 800643e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006440:	2320      	movs	r3, #32
 8006442:	2205      	movs	r2, #5
 8006444:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 8006448:	f7ff fc9e 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 800644c:	f04f 30ff 	mov.w	r0, #4294967295
 8006450:	e7f5      	b.n	800643e <SCSI_Read12+0xb0>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006452:	233a      	movs	r3, #58	@ 0x3a
 8006454:	f7ff fc98 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 8006458:	f04f 30ff 	mov.w	r0, #4294967295
 800645c:	e7ef      	b.n	800643e <SCSI_Read12+0xb0>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800645e:	233a      	movs	r3, #58	@ 0x3a
 8006460:	2202      	movs	r2, #2
 8006462:	4639      	mov	r1, r7
 8006464:	4630      	mov	r0, r6
 8006466:	f7ff fc8f 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 800646a:	f04f 30ff 	mov.w	r0, #4294967295
 800646e:	e7e6      	b.n	800643e <SCSI_Read12+0xb0>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006470:	2320      	movs	r3, #32
 8006472:	2205      	movs	r2, #5
 8006474:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 8006478:	4630      	mov	r0, r6
 800647a:	f7ff fc85 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 800647e:	f04f 30ff 	mov.w	r0, #4294967295
 8006482:	e7dc      	b.n	800643e <SCSI_Read12+0xb0>
    return -1;
 8006484:	f04f 30ff 	mov.w	r0, #4294967295
 8006488:	e7d9      	b.n	800643e <SCSI_Read12+0xb0>
      return -1; /* error */
 800648a:	f04f 30ff 	mov.w	r0, #4294967295
 800648e:	e7d6      	b.n	800643e <SCSI_Read12+0xb0>

08006490 <SCSI_ProcessWrite>:
{
 8006490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006494:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 8006498:	f102 03b0 	add.w	r3, r2, #176	@ 0xb0
 800649c:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 80064a0:	2d00      	cmp	r5, #0
 80064a2:	d05a      	beq.n	800655a <SCSI_ProcessWrite+0xca>
 80064a4:	4607      	mov	r7, r0
 80064a6:	460c      	mov	r4, r1
  len = p_scsi_blk->len * p_scsi_blk->size;
 80064a8:	eb05 1101 	add.w	r1, r5, r1, lsl #4
 80064ac:	f8d1 6270 	ldr.w	r6, [r1, #624]	@ 0x270
 80064b0:	f104 0326 	add.w	r3, r4, #38	@ 0x26
 80064b4:	eb05 1303 	add.w	r3, r5, r3, lsl #4
 80064b8:	889b      	ldrh	r3, [r3, #4]
 80064ba:	fb03 f606 	mul.w	r6, r3, r6
  len = MIN(len, MSC_MEDIA_PACKET);
 80064be:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80064c2:	bf28      	it	cs
 80064c4:	f44f 7600 	movcs.w	r6, #512	@ 0x200
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 80064c8:	32b0      	adds	r2, #176	@ 0xb0
 80064ca:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80064ce:	6852      	ldr	r2, [r2, #4]
 80064d0:	f8d2 9014 	ldr.w	r9, [r2, #20]
 80064d4:	f105 0810 	add.w	r8, r5, #16
                                                                     (len / p_scsi_blk->size)) < 0)
 80064d8:	fbb6 f3f3 	udiv	r3, r6, r3
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 80064dc:	b29b      	uxth	r3, r3
 80064de:	f8d1 226c 	ldr.w	r2, [r1, #620]	@ 0x26c
 80064e2:	4641      	mov	r1, r8
 80064e4:	4620      	mov	r0, r4
 80064e6:	47c8      	blx	r9
 80064e8:	2800      	cmp	r0, #0
 80064ea:	db1e      	blt.n	800652a <SCSI_ProcessWrite+0x9a>
  p_scsi_blk->addr += (len / p_scsi_blk->size);
 80064ec:	eb05 1104 	add.w	r1, r5, r4, lsl #4
 80064f0:	f8d1 226c 	ldr.w	r2, [r1, #620]	@ 0x26c
 80064f4:	3426      	adds	r4, #38	@ 0x26
 80064f6:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 80064fa:	88a3      	ldrh	r3, [r4, #4]
 80064fc:	fbb6 f0f3 	udiv	r0, r6, r3
 8006500:	4402      	add	r2, r0
 8006502:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 8006506:	f8d1 2270 	ldr.w	r2, [r1, #624]	@ 0x270
 800650a:	1a12      	subs	r2, r2, r0
 800650c:	f8c1 2270 	str.w	r2, [r1, #624]	@ 0x270
  hmsc->csw.dDataResidue -= len;
 8006510:	f8d5 1238 	ldr.w	r1, [r5, #568]	@ 0x238
 8006514:	1b89      	subs	r1, r1, r6
 8006516:	f8c5 1238 	str.w	r1, [r5, #568]	@ 0x238
  if (p_scsi_blk->len == 0U)
 800651a:	b97a      	cbnz	r2, 800653c <SCSI_ProcessWrite+0xac>
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800651c:	2100      	movs	r1, #0
 800651e:	4638      	mov	r0, r7
 8006520:	f7ff fa7e 	bl	8005a20 <MSC_BOT_SendCSW>
  return 0;
 8006524:	2000      	movs	r0, #0
}
 8006526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800652a:	2303      	movs	r3, #3
 800652c:	2204      	movs	r2, #4
 800652e:	4621      	mov	r1, r4
 8006530:	4638      	mov	r0, r7
 8006532:	f7ff fc29 	bl	8005d88 <SCSI_SenseCode>
    return -1;
 8006536:	f04f 30ff 	mov.w	r0, #4294967295
 800653a:	e7f4      	b.n	8006526 <SCSI_ProcessWrite+0x96>
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 800653c:	fb02 f303 	mul.w	r3, r2, r3
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8006540:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006544:	bf28      	it	cs
 8006546:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800654a:	4642      	mov	r2, r8
 800654c:	4904      	ldr	r1, [pc, #16]	@ (8006560 <SCSI_ProcessWrite+0xd0>)
 800654e:	7809      	ldrb	r1, [r1, #0]
 8006550:	4638      	mov	r0, r7
 8006552:	f7fe f989 	bl	8004868 <USBD_LL_PrepareReceive>
  return 0;
 8006556:	2000      	movs	r0, #0
 8006558:	e7e5      	b.n	8006526 <SCSI_ProcessWrite+0x96>
    return -1;
 800655a:	f04f 30ff 	mov.w	r0, #4294967295
 800655e:	e7e2      	b.n	8006526 <SCSI_ProcessWrite+0x96>
 8006560:	2000005c 	.word	0x2000005c

08006564 <SCSI_Write10>:
{
 8006564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006568:	4617      	mov	r7, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800656a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800656e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006572:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8006576:	2d00      	cmp	r5, #0
 8006578:	f000 808e 	beq.w	8006698 <SCSI_Write10+0x134>
 800657c:	4606      	mov	r6, r0
 800657e:	460c      	mov	r4, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8006580:	7a2a      	ldrb	r2, [r5, #8]
 8006582:	2a00      	cmp	r2, #0
 8006584:	f040 8084 	bne.w	8006690 <SCSI_Write10+0x12c>
    if (hmsc->cbw.dDataLength == 0U)
 8006588:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 800658c:	2a00      	cmp	r2, #0
 800658e:	d051      	beq.n	8006634 <SCSI_Write10+0xd0>
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8006590:	f995 221c 	ldrsb.w	r2, [r5, #540]	@ 0x21c
 8006594:	2a00      	cmp	r2, #0
 8006596:	db56      	blt.n	8006646 <SCSI_Write10+0xe2>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006598:	33b0      	adds	r3, #176	@ 0xb0
 800659a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	4608      	mov	r0, r1
 80065a4:	4798      	blx	r3
 80065a6:	2800      	cmp	r0, #0
 80065a8:	d156      	bne.n	8006658 <SCSI_Write10+0xf4>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80065aa:	f8d6 32d4 	ldr.w	r3, [r6, #724]	@ 0x2d4
 80065ae:	33b0      	adds	r3, #176	@ 0xb0
 80065b0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	4620      	mov	r0, r4
 80065ba:	4798      	blx	r3
 80065bc:	4680      	mov	r8, r0
 80065be:	2800      	cmp	r0, #0
 80065c0:	d153      	bne.n	800666a <SCSI_Write10+0x106>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80065c2:	78ba      	ldrb	r2, [r7, #2]
                       ((uint32_t)params[3] << 16) |
 80065c4:	78fb      	ldrb	r3, [r7, #3]
 80065c6:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80065c8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                       ((uint32_t)params[4] << 8) |
 80065cc:	793a      	ldrb	r2, [r7, #4]
                       ((uint32_t)params[3] << 16) |
 80065ce:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                       (uint32_t)params[5];
 80065d2:	797a      	ldrb	r2, [r7, #5]
                       ((uint32_t)params[4] << 8) |
 80065d4:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80065d6:	eb05 1104 	add.w	r1, r5, r4, lsl #4
 80065da:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 80065de:	79f8      	ldrb	r0, [r7, #7]
                      (uint32_t)params[8];
 80065e0:	7a3b      	ldrb	r3, [r7, #8]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 80065e2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80065e6:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 80065ea:	4621      	mov	r1, r4
 80065ec:	4630      	mov	r0, r6
 80065ee:	f7ff fdd5 	bl	800619c <SCSI_CheckAddressRange>
 80065f2:	2800      	cmp	r0, #0
 80065f4:	db53      	blt.n	800669e <SCSI_Write10+0x13a>
    len = p_scsi_blk->len * p_scsi_blk->size;
 80065f6:	eb05 1304 	add.w	r3, r5, r4, lsl #4
 80065fa:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80065fe:	3426      	adds	r4, #38	@ 0x26
 8006600:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 8006604:	88a2      	ldrh	r2, [r4, #4]
 8006606:	fb02 f303 	mul.w	r3, r2, r3
    if (hmsc->cbw.dDataLength != len)
 800660a:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 800660e:	429a      	cmp	r2, r3
 8006610:	d134      	bne.n	800667c <SCSI_Write10+0x118>
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8006612:	2201      	movs	r2, #1
 8006614:	722a      	strb	r2, [r5, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8006616:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800661a:	bf28      	it	cs
 800661c:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8006620:	f105 0210 	add.w	r2, r5, #16
 8006624:	491f      	ldr	r1, [pc, #124]	@ (80066a4 <SCSI_Write10+0x140>)
 8006626:	7809      	ldrb	r1, [r1, #0]
 8006628:	4630      	mov	r0, r6
 800662a:	f7fe f91d 	bl	8004868 <USBD_LL_PrepareReceive>
}
 800662e:	4640      	mov	r0, r8
 8006630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006634:	2320      	movs	r3, #32
 8006636:	2205      	movs	r2, #5
 8006638:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 800663c:	f7ff fba4 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 8006640:	f04f 38ff 	mov.w	r8, #4294967295
 8006644:	e7f3      	b.n	800662e <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006646:	2320      	movs	r3, #32
 8006648:	2205      	movs	r2, #5
 800664a:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 800664e:	f7ff fb9b 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 8006652:	f04f 38ff 	mov.w	r8, #4294967295
 8006656:	e7ea      	b.n	800662e <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006658:	233a      	movs	r3, #58	@ 0x3a
 800665a:	2202      	movs	r2, #2
 800665c:	4621      	mov	r1, r4
 800665e:	4630      	mov	r0, r6
 8006660:	f7ff fb92 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 8006664:	f04f 38ff 	mov.w	r8, #4294967295
 8006668:	e7e1      	b.n	800662e <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800666a:	2327      	movs	r3, #39	@ 0x27
 800666c:	2202      	movs	r2, #2
 800666e:	4621      	mov	r1, r4
 8006670:	4630      	mov	r0, r6
 8006672:	f7ff fb89 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 8006676:	f04f 38ff 	mov.w	r8, #4294967295
 800667a:	e7d8      	b.n	800662e <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800667c:	2320      	movs	r3, #32
 800667e:	2205      	movs	r2, #5
 8006680:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8006684:	4630      	mov	r0, r6
 8006686:	f7ff fb7f 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 800668a:	f04f 38ff 	mov.w	r8, #4294967295
 800668e:	e7ce      	b.n	800662e <SCSI_Write10+0xca>
    return SCSI_ProcessWrite(pdev, lun);
 8006690:	f7ff fefe 	bl	8006490 <SCSI_ProcessWrite>
 8006694:	4680      	mov	r8, r0
 8006696:	e7ca      	b.n	800662e <SCSI_Write10+0xca>
    return -1;
 8006698:	f04f 38ff 	mov.w	r8, #4294967295
 800669c:	e7c7      	b.n	800662e <SCSI_Write10+0xca>
      return -1; /* error */
 800669e:	f04f 38ff 	mov.w	r8, #4294967295
 80066a2:	e7c4      	b.n	800662e <SCSI_Write10+0xca>
 80066a4:	2000005c 	.word	0x2000005c

080066a8 <SCSI_Write12>:
{
 80066a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066ac:	4616      	mov	r6, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80066ae:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80066b2:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80066b6:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
  if (hmsc == NULL)
 80066ba:	2d00      	cmp	r5, #0
 80066bc:	f000 8098 	beq.w	80067f0 <SCSI_Write12+0x148>
 80066c0:	4607      	mov	r7, r0
 80066c2:	460c      	mov	r4, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 80066c4:	7a2a      	ldrb	r2, [r5, #8]
 80066c6:	2a00      	cmp	r2, #0
 80066c8:	f040 808e 	bne.w	80067e8 <SCSI_Write12+0x140>
    if (hmsc->cbw.dDataLength == 0U)
 80066cc:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 80066d0:	2a00      	cmp	r2, #0
 80066d2:	d057      	beq.n	8006784 <SCSI_Write12+0xdc>
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 80066d4:	f995 221c 	ldrsb.w	r2, [r5, #540]	@ 0x21c
 80066d8:	2a00      	cmp	r2, #0
 80066da:	db5c      	blt.n	8006796 <SCSI_Write12+0xee>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80066dc:	33b0      	adds	r3, #176	@ 0xb0
 80066de:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	4608      	mov	r0, r1
 80066e8:	4798      	blx	r3
 80066ea:	2800      	cmp	r0, #0
 80066ec:	d15c      	bne.n	80067a8 <SCSI_Write12+0x100>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80066ee:	f8d7 32d4 	ldr.w	r3, [r7, #724]	@ 0x2d4
 80066f2:	33b0      	adds	r3, #176	@ 0xb0
 80066f4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	4620      	mov	r0, r4
 80066fe:	4798      	blx	r3
 8006700:	4680      	mov	r8, r0
 8006702:	2800      	cmp	r0, #0
 8006704:	d15b      	bne.n	80067be <SCSI_Write12+0x116>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006706:	78b3      	ldrb	r3, [r6, #2]
                       ((uint32_t)params[3] << 16) |
 8006708:	78f2      	ldrb	r2, [r6, #3]
 800670a:	0412      	lsls	r2, r2, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800670c:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
                       ((uint32_t)params[4] << 8) |
 8006710:	7933      	ldrb	r3, [r6, #4]
                       ((uint32_t)params[3] << 16) |
 8006712:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
                       (uint32_t)params[5];
 8006716:	7973      	ldrb	r3, [r6, #5]
                       ((uint32_t)params[4] << 8) |
 8006718:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800671a:	eb05 1104 	add.w	r1, r5, r4, lsl #4
 800671e:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8006722:	79b0      	ldrb	r0, [r6, #6]
                      ((uint32_t)params[7] << 16) |
 8006724:	79f3      	ldrb	r3, [r6, #7]
 8006726:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8006728:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
                      ((uint32_t)params[8] << 8) |
 800672c:	7a30      	ldrb	r0, [r6, #8]
                      ((uint32_t)params[7] << 16) |
 800672e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                      (uint32_t)params[9];
 8006732:	7a70      	ldrb	r0, [r6, #9]
                      ((uint32_t)params[8] << 8) |
 8006734:	4303      	orrs	r3, r0
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8006736:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800673a:	4621      	mov	r1, r4
 800673c:	4638      	mov	r0, r7
 800673e:	f7ff fd2d 	bl	800619c <SCSI_CheckAddressRange>
 8006742:	2800      	cmp	r0, #0
 8006744:	db57      	blt.n	80067f6 <SCSI_Write12+0x14e>
    len = p_scsi_blk->len * p_scsi_blk->size;
 8006746:	eb05 1304 	add.w	r3, r5, r4, lsl #4
 800674a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800674e:	3426      	adds	r4, #38	@ 0x26
 8006750:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 8006754:	88a2      	ldrh	r2, [r4, #4]
 8006756:	fb02 f303 	mul.w	r3, r2, r3
    if (hmsc->cbw.dDataLength != len)
 800675a:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 800675e:	429a      	cmp	r2, r3
 8006760:	d138      	bne.n	80067d4 <SCSI_Write12+0x12c>
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8006762:	2201      	movs	r2, #1
 8006764:	722a      	strb	r2, [r5, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8006766:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800676a:	bf28      	it	cs
 800676c:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8006770:	f105 0210 	add.w	r2, r5, #16
 8006774:	4921      	ldr	r1, [pc, #132]	@ (80067fc <SCSI_Write12+0x154>)
 8006776:	7809      	ldrb	r1, [r1, #0]
 8006778:	4638      	mov	r0, r7
 800677a:	f7fe f875 	bl	8004868 <USBD_LL_PrepareReceive>
}
 800677e:	4640      	mov	r0, r8
 8006780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006784:	2320      	movs	r3, #32
 8006786:	2205      	movs	r2, #5
 8006788:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 800678c:	f7ff fafc 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 8006790:	f04f 38ff 	mov.w	r8, #4294967295
 8006794:	e7f3      	b.n	800677e <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006796:	2320      	movs	r3, #32
 8006798:	2205      	movs	r2, #5
 800679a:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 800679e:	f7ff faf3 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 80067a2:	f04f 38ff 	mov.w	r8, #4294967295
 80067a6:	e7ea      	b.n	800677e <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80067a8:	233a      	movs	r3, #58	@ 0x3a
 80067aa:	2202      	movs	r2, #2
 80067ac:	4621      	mov	r1, r4
 80067ae:	4638      	mov	r0, r7
 80067b0:	f7ff faea 	bl	8005d88 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 80067b4:	2305      	movs	r3, #5
 80067b6:	722b      	strb	r3, [r5, #8]
      return -1;
 80067b8:	f04f 38ff 	mov.w	r8, #4294967295
 80067bc:	e7df      	b.n	800677e <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 80067be:	2327      	movs	r3, #39	@ 0x27
 80067c0:	2202      	movs	r2, #2
 80067c2:	4621      	mov	r1, r4
 80067c4:	4638      	mov	r0, r7
 80067c6:	f7ff fadf 	bl	8005d88 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 80067ca:	2305      	movs	r3, #5
 80067cc:	722b      	strb	r3, [r5, #8]
      return -1;
 80067ce:	f04f 38ff 	mov.w	r8, #4294967295
 80067d2:	e7d4      	b.n	800677e <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80067d4:	2320      	movs	r3, #32
 80067d6:	2205      	movs	r2, #5
 80067d8:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 80067dc:	4638      	mov	r0, r7
 80067de:	f7ff fad3 	bl	8005d88 <SCSI_SenseCode>
      return -1;
 80067e2:	f04f 38ff 	mov.w	r8, #4294967295
 80067e6:	e7ca      	b.n	800677e <SCSI_Write12+0xd6>
    return SCSI_ProcessWrite(pdev, lun);
 80067e8:	f7ff fe52 	bl	8006490 <SCSI_ProcessWrite>
 80067ec:	4680      	mov	r8, r0
 80067ee:	e7c6      	b.n	800677e <SCSI_Write12+0xd6>
    return -1;
 80067f0:	f04f 38ff 	mov.w	r8, #4294967295
 80067f4:	e7c3      	b.n	800677e <SCSI_Write12+0xd6>
      return -1; /* error */
 80067f6:	f04f 38ff 	mov.w	r8, #4294967295
 80067fa:	e7c0      	b.n	800677e <SCSI_Write12+0xd6>
 80067fc:	2000005c 	.word	0x2000005c

08006800 <SCSI_Verify10>:
{
 8006800:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006802:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006806:	33b0      	adds	r3, #176	@ 0xb0
 8006808:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  if (hmsc == NULL)
 800680c:	b1bc      	cbz	r4, 800683e <SCSI_Verify10+0x3e>
  if ((params[1] & 0x02U) == 0x02U)
 800680e:	7853      	ldrb	r3, [r2, #1]
 8006810:	f013 0f02 	tst.w	r3, #2
 8006814:	d10c      	bne.n	8006830 <SCSI_Verify10+0x30>
  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8006816:	eb04 1201 	add.w	r2, r4, r1, lsl #4
 800681a:	f8d2 3270 	ldr.w	r3, [r2, #624]	@ 0x270
 800681e:	f8d2 226c 	ldr.w	r2, [r2, #620]	@ 0x26c
 8006822:	f7ff fcbb 	bl	800619c <SCSI_CheckAddressRange>
 8006826:	2800      	cmp	r0, #0
 8006828:	db0c      	blt.n	8006844 <SCSI_Verify10+0x44>
  hmsc->bot_data_length = 0U;
 800682a:	2000      	movs	r0, #0
 800682c:	60e0      	str	r0, [r4, #12]
}
 800682e:	bd10      	pop	{r4, pc}
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 8006830:	2324      	movs	r3, #36	@ 0x24
 8006832:	2205      	movs	r2, #5
 8006834:	f7ff faa8 	bl	8005d88 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 8006838:	f04f 30ff 	mov.w	r0, #4294967295
 800683c:	e7f7      	b.n	800682e <SCSI_Verify10+0x2e>
    return -1;
 800683e:	f04f 30ff 	mov.w	r0, #4294967295
 8006842:	e7f4      	b.n	800682e <SCSI_Verify10+0x2e>
    return -1; /* error */
 8006844:	f04f 30ff 	mov.w	r0, #4294967295
 8006848:	e7f1      	b.n	800682e <SCSI_Verify10+0x2e>

0800684a <SCSI_ProcessCmd>:
{
 800684a:	b508      	push	{r3, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800684c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006850:	33b0      	adds	r3, #176	@ 0xb0
 8006852:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8006856:	2b00      	cmp	r3, #0
 8006858:	d07e      	beq.n	8006958 <SCSI_ProcessCmd+0x10e>
  switch (cmd[0])
 800685a:	7813      	ldrb	r3, [r2, #0]
 800685c:	2b5a      	cmp	r3, #90	@ 0x5a
 800685e:	d831      	bhi.n	80068c4 <SCSI_ProcessCmd+0x7a>
 8006860:	2b5a      	cmp	r3, #90	@ 0x5a
 8006862:	d872      	bhi.n	800694a <SCSI_ProcessCmd+0x100>
 8006864:	e8df f003 	tbb	[pc, r3]
 8006868:	4171713e 	.word	0x4171713e
 800686c:	71717171 	.word	0x71717171
 8006870:	71717171 	.word	0x71717171
 8006874:	71717171 	.word	0x71717171
 8006878:	71447171 	.word	0x71447171
 800687c:	71717171 	.word	0x71717171
 8006880:	474d7171 	.word	0x474d7171
 8006884:	714a716e 	.word	0x714a716e
 8006888:	53717171 	.word	0x53717171
 800688c:	71715671 	.word	0x71715671
 8006890:	7162715c 	.word	0x7162715c
 8006894:	68717171 	.word	0x68717171
 8006898:	71717171 	.word	0x71717171
 800689c:	71717171 	.word	0x71717171
 80068a0:	71717171 	.word	0x71717171
 80068a4:	71717171 	.word	0x71717171
 80068a8:	71717171 	.word	0x71717171
 80068ac:	71717171 	.word	0x71717171
 80068b0:	71717171 	.word	0x71717171
 80068b4:	71717171 	.word	0x71717171
 80068b8:	71717171 	.word	0x71717171
 80068bc:	71717171 	.word	0x71717171
 80068c0:	7171      	.short	0x7171
 80068c2:	50          	.byte	0x50
 80068c3:	00          	.byte	0x00
 80068c4:	2baa      	cmp	r3, #170	@ 0xaa
 80068c6:	d840      	bhi.n	800694a <SCSI_ProcessCmd+0x100>
 80068c8:	2b9e      	cmp	r3, #158	@ 0x9e
 80068ca:	d33e      	bcc.n	800694a <SCSI_ProcessCmd+0x100>
 80068cc:	3b9e      	subs	r3, #158	@ 0x9e
 80068ce:	2b0c      	cmp	r3, #12
 80068d0:	d83b      	bhi.n	800694a <SCSI_ProcessCmd+0x100>
 80068d2:	e8df f003 	tbb	[pc, r3]
 80068d6:	3a22      	.short	0x3a22
 80068d8:	3a3a3a34 	.word	0x3a3a3a34
 80068dc:	3a3a3a3a 	.word	0x3a3a3a3a
 80068e0:	3a28      	.short	0x3a28
 80068e2:	2e          	.byte	0x2e
 80068e3:	00          	.byte	0x00
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 80068e4:	f7ff fa6c 	bl	8005dc0 <SCSI_TestUnitReady>
      break;
 80068e8:	e035      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_RequestSense(pdev, lun, cmd);
 80068ea:	f7ff faa4 	bl	8005e36 <SCSI_RequestSense>
      break;
 80068ee:	e032      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Inquiry(pdev, lun, cmd);
 80068f0:	f7ff faea 	bl	8005ec8 <SCSI_Inquiry>
      break;
 80068f4:	e02f      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 80068f6:	f7ff fb39 	bl	8005f6c <SCSI_StartStopUnit>
      break;
 80068fa:	e02c      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 80068fc:	f7ff f976 	bl	8005bec <SCSI_AllowPreventRemovable>
      break;
 8006900:	e029      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 8006902:	f7ff f999 	bl	8005c38 <SCSI_ModeSense6>
      break;
 8006906:	e026      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 8006908:	f7ff f9c4 	bl	8005c94 <SCSI_ModeSense10>
      break;
 800690c:	e023      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800690e:	f7ff fb5d 	bl	8005fcc <SCSI_ReadFormatCapacity>
      break;
 8006912:	e020      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 8006914:	f7ff fba4 	bl	8006060 <SCSI_ReadCapacity10>
      break;
 8006918:	e01d      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800691a:	f7ff fbe0 	bl	80060de <SCSI_ReadCapacity16>
      break;
 800691e:	e01a      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Read10(pdev, lun, cmd);
 8006920:	f7ff fcba 	bl	8006298 <SCSI_Read10>
      break;
 8006924:	e017      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Read12(pdev, lun, cmd);
 8006926:	f7ff fd32 	bl	800638e <SCSI_Read12>
      break;
 800692a:	e014      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Write10(pdev, lun, cmd);
 800692c:	f7ff fe1a 	bl	8006564 <SCSI_Write10>
      break;
 8006930:	e011      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Write12(pdev, lun, cmd);
 8006932:	f7ff feb9 	bl	80066a8 <SCSI_Write12>
      break;
 8006936:	e00e      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Verify10(pdev, lun, cmd);
 8006938:	f7ff ff62 	bl	8006800 <SCSI_Verify10>
      break;
 800693c:	e00b      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 800693e:	f7ff f9eb 	bl	8005d18 <SCSI_ReportLuns>
      break;
 8006942:	e008      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 8006944:	f7ff f9d2 	bl	8005cec <SCSI_ReceiveDiagnosticResults>
      break;
 8006948:	e005      	b.n	8006956 <SCSI_ProcessCmd+0x10c>
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800694a:	2320      	movs	r3, #32
 800694c:	2205      	movs	r2, #5
 800694e:	f7ff fa1b 	bl	8005d88 <SCSI_SenseCode>
      ret = -1;
 8006952:	f04f 30ff 	mov.w	r0, #4294967295
}
 8006956:	bd08      	pop	{r3, pc}
    return -1;
 8006958:	f04f 30ff 	mov.w	r0, #4294967295
 800695c:	e7fb      	b.n	8006956 <SCSI_ProcessCmd+0x10c>

0800695e <STORAGE_Init_FS>:
  /* USER CODE BEGIN 2 */
 UNUSED(lun);

  return (USBD_OK);
  /* USER CODE END 2 */
}
 800695e:	2000      	movs	r0, #0
 8006960:	4770      	bx	lr

08006962 <STORAGE_GetCapacity_FS>:
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
  /* USER CODE BEGIN 3 */
  UNUSED(lun);

  *block_num  = STORAGE_BLK_NBR;
 8006962:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006966:	600b      	str	r3, [r1, #0]
  *block_size = STORAGE_BLK_SIZ;
 8006968:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800696c:	8013      	strh	r3, [r2, #0]
  return (USBD_OK);
  /* USER CODE END 3 */
}
 800696e:	2000      	movs	r0, #0
 8006970:	4770      	bx	lr

08006972 <STORAGE_IsReady_FS>:
  /* USER CODE BEGIN 4 */
  UNUSED(lun);

  return (USBD_OK);
  /* USER CODE END 4 */
}
 8006972:	2000      	movs	r0, #0
 8006974:	4770      	bx	lr

08006976 <STORAGE_IsWriteProtected_FS>:
  /* USER CODE BEGIN 5 */
  UNUSED(lun);

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8006976:	2000      	movs	r0, #0
 8006978:	4770      	bx	lr

0800697a <STORAGE_Read_FS>:
  UNUSED(blk_addr);
  UNUSED(blk_len);

  return (USBD_OK);
  /* USER CODE END 6 */
}
 800697a:	2000      	movs	r0, #0
 800697c:	4770      	bx	lr

0800697e <STORAGE_Write_FS>:
  UNUSED(blk_addr);
  UNUSED(blk_len);

  return (USBD_OK);
  /* USER CODE END 7 */
}
 800697e:	2000      	movs	r0, #0
 8006980:	4770      	bx	lr

08006982 <STORAGE_GetMaxLun_FS>:
int8_t STORAGE_GetMaxLun_FS(void)
{
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
  /* USER CODE END 8 */
}
 8006982:	2000      	movs	r0, #0
 8006984:	4770      	bx	lr
	...

08006988 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006988:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80069c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800698c:	f7fd fde2 	bl	8004554 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006990:	480c      	ldr	r0, [pc, #48]	@ (80069c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006992:	490d      	ldr	r1, [pc, #52]	@ (80069c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006994:	4a0d      	ldr	r2, [pc, #52]	@ (80069cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006996:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006998:	e002      	b.n	80069a0 <LoopCopyDataInit>

0800699a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800699a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800699c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800699e:	3304      	adds	r3, #4

080069a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80069a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80069a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80069a4:	d3f9      	bcc.n	800699a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80069a6:	4a0a      	ldr	r2, [pc, #40]	@ (80069d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80069a8:	4c0a      	ldr	r4, [pc, #40]	@ (80069d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80069aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80069ac:	e001      	b.n	80069b2 <LoopFillZerobss>

080069ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80069ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80069b0:	3204      	adds	r2, #4

080069b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80069b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80069b4:	d3fb      	bcc.n	80069ae <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80069b6:	f000 f819 	bl	80069ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80069ba:	f7f9 ff99 	bl	80008f0 <main>
  bx  lr    
 80069be:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80069c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80069c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80069c8:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 80069cc:	08006ddc 	.word	0x08006ddc
  ldr r2, =_sbss
 80069d0:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 80069d4:	20001178 	.word	0x20001178

080069d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80069d8:	e7fe      	b.n	80069d8 <ADC_IRQHandler>

080069da <memset>:
 80069da:	4402      	add	r2, r0
 80069dc:	4603      	mov	r3, r0
 80069de:	4293      	cmp	r3, r2
 80069e0:	d100      	bne.n	80069e4 <memset+0xa>
 80069e2:	4770      	bx	lr
 80069e4:	f803 1b01 	strb.w	r1, [r3], #1
 80069e8:	e7f9      	b.n	80069de <memset+0x4>
	...

080069ec <__libc_init_array>:
 80069ec:	b570      	push	{r4, r5, r6, lr}
 80069ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006a24 <__libc_init_array+0x38>)
 80069f0:	4d0d      	ldr	r5, [pc, #52]	@ (8006a28 <__libc_init_array+0x3c>)
 80069f2:	1b5b      	subs	r3, r3, r5
 80069f4:	109c      	asrs	r4, r3, #2
 80069f6:	2600      	movs	r6, #0
 80069f8:	42a6      	cmp	r6, r4
 80069fa:	d109      	bne.n	8006a10 <__libc_init_array+0x24>
 80069fc:	f000 f996 	bl	8006d2c <_init>
 8006a00:	4d0a      	ldr	r5, [pc, #40]	@ (8006a2c <__libc_init_array+0x40>)
 8006a02:	4b0b      	ldr	r3, [pc, #44]	@ (8006a30 <__libc_init_array+0x44>)
 8006a04:	1b5b      	subs	r3, r3, r5
 8006a06:	109c      	asrs	r4, r3, #2
 8006a08:	2600      	movs	r6, #0
 8006a0a:	42a6      	cmp	r6, r4
 8006a0c:	d105      	bne.n	8006a1a <__libc_init_array+0x2e>
 8006a0e:	bd70      	pop	{r4, r5, r6, pc}
 8006a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a14:	4798      	blx	r3
 8006a16:	3601      	adds	r6, #1
 8006a18:	e7ee      	b.n	80069f8 <__libc_init_array+0xc>
 8006a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a1e:	4798      	blx	r3
 8006a20:	3601      	adds	r6, #1
 8006a22:	e7f2      	b.n	8006a0a <__libc_init_array+0x1e>
 8006a24:	08006dd4 	.word	0x08006dd4
 8006a28:	08006dd4 	.word	0x08006dd4
 8006a2c:	08006dd4 	.word	0x08006dd4
 8006a30:	08006dd8 	.word	0x08006dd8

08006a34 <__udivmoddi4>:
 8006a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a38:	9d08      	ldr	r5, [sp, #32]
 8006a3a:	460f      	mov	r7, r1
 8006a3c:	4604      	mov	r4, r0
 8006a3e:	468c      	mov	ip, r1
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d148      	bne.n	8006ad6 <__udivmoddi4+0xa2>
 8006a44:	428a      	cmp	r2, r1
 8006a46:	4616      	mov	r6, r2
 8006a48:	d961      	bls.n	8006b0e <__udivmoddi4+0xda>
 8006a4a:	fab2 f382 	clz	r3, r2
 8006a4e:	b14b      	cbz	r3, 8006a64 <__udivmoddi4+0x30>
 8006a50:	f1c3 0220 	rsb	r2, r3, #32
 8006a54:	fa01 fc03 	lsl.w	ip, r1, r3
 8006a58:	fa20 f202 	lsr.w	r2, r0, r2
 8006a5c:	409e      	lsls	r6, r3
 8006a5e:	ea42 0c0c 	orr.w	ip, r2, ip
 8006a62:	409c      	lsls	r4, r3
 8006a64:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8006a68:	b2b7      	uxth	r7, r6
 8006a6a:	fbbc f1fe 	udiv	r1, ip, lr
 8006a6e:	0c22      	lsrs	r2, r4, #16
 8006a70:	fb0e cc11 	mls	ip, lr, r1, ip
 8006a74:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8006a78:	fb01 f007 	mul.w	r0, r1, r7
 8006a7c:	4290      	cmp	r0, r2
 8006a7e:	d909      	bls.n	8006a94 <__udivmoddi4+0x60>
 8006a80:	18b2      	adds	r2, r6, r2
 8006a82:	f101 3cff 	add.w	ip, r1, #4294967295
 8006a86:	f080 80ee 	bcs.w	8006c66 <__udivmoddi4+0x232>
 8006a8a:	4290      	cmp	r0, r2
 8006a8c:	f240 80eb 	bls.w	8006c66 <__udivmoddi4+0x232>
 8006a90:	3902      	subs	r1, #2
 8006a92:	4432      	add	r2, r6
 8006a94:	1a12      	subs	r2, r2, r0
 8006a96:	b2a4      	uxth	r4, r4
 8006a98:	fbb2 f0fe 	udiv	r0, r2, lr
 8006a9c:	fb0e 2210 	mls	r2, lr, r0, r2
 8006aa0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006aa4:	fb00 f707 	mul.w	r7, r0, r7
 8006aa8:	42a7      	cmp	r7, r4
 8006aaa:	d909      	bls.n	8006ac0 <__udivmoddi4+0x8c>
 8006aac:	1934      	adds	r4, r6, r4
 8006aae:	f100 32ff 	add.w	r2, r0, #4294967295
 8006ab2:	f080 80da 	bcs.w	8006c6a <__udivmoddi4+0x236>
 8006ab6:	42a7      	cmp	r7, r4
 8006ab8:	f240 80d7 	bls.w	8006c6a <__udivmoddi4+0x236>
 8006abc:	4434      	add	r4, r6
 8006abe:	3802      	subs	r0, #2
 8006ac0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8006ac4:	1be4      	subs	r4, r4, r7
 8006ac6:	2100      	movs	r1, #0
 8006ac8:	b11d      	cbz	r5, 8006ad2 <__udivmoddi4+0x9e>
 8006aca:	40dc      	lsrs	r4, r3
 8006acc:	2300      	movs	r3, #0
 8006ace:	e9c5 4300 	strd	r4, r3, [r5]
 8006ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ad6:	428b      	cmp	r3, r1
 8006ad8:	d906      	bls.n	8006ae8 <__udivmoddi4+0xb4>
 8006ada:	b10d      	cbz	r5, 8006ae0 <__udivmoddi4+0xac>
 8006adc:	e9c5 0100 	strd	r0, r1, [r5]
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	4608      	mov	r0, r1
 8006ae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ae8:	fab3 f183 	clz	r1, r3
 8006aec:	2900      	cmp	r1, #0
 8006aee:	d148      	bne.n	8006b82 <__udivmoddi4+0x14e>
 8006af0:	42bb      	cmp	r3, r7
 8006af2:	d302      	bcc.n	8006afa <__udivmoddi4+0xc6>
 8006af4:	4282      	cmp	r2, r0
 8006af6:	f200 8107 	bhi.w	8006d08 <__udivmoddi4+0x2d4>
 8006afa:	1a84      	subs	r4, r0, r2
 8006afc:	eb67 0203 	sbc.w	r2, r7, r3
 8006b00:	2001      	movs	r0, #1
 8006b02:	4694      	mov	ip, r2
 8006b04:	2d00      	cmp	r5, #0
 8006b06:	d0e4      	beq.n	8006ad2 <__udivmoddi4+0x9e>
 8006b08:	e9c5 4c00 	strd	r4, ip, [r5]
 8006b0c:	e7e1      	b.n	8006ad2 <__udivmoddi4+0x9e>
 8006b0e:	2a00      	cmp	r2, #0
 8006b10:	f000 8092 	beq.w	8006c38 <__udivmoddi4+0x204>
 8006b14:	fab2 f382 	clz	r3, r2
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	f040 80a8 	bne.w	8006c6e <__udivmoddi4+0x23a>
 8006b1e:	1a8a      	subs	r2, r1, r2
 8006b20:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8006b24:	fa1f fc86 	uxth.w	ip, r6
 8006b28:	2101      	movs	r1, #1
 8006b2a:	0c20      	lsrs	r0, r4, #16
 8006b2c:	fbb2 f7fe 	udiv	r7, r2, lr
 8006b30:	fb0e 2217 	mls	r2, lr, r7, r2
 8006b34:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8006b38:	fb0c f007 	mul.w	r0, ip, r7
 8006b3c:	4290      	cmp	r0, r2
 8006b3e:	d907      	bls.n	8006b50 <__udivmoddi4+0x11c>
 8006b40:	18b2      	adds	r2, r6, r2
 8006b42:	f107 38ff 	add.w	r8, r7, #4294967295
 8006b46:	d202      	bcs.n	8006b4e <__udivmoddi4+0x11a>
 8006b48:	4290      	cmp	r0, r2
 8006b4a:	f200 80e2 	bhi.w	8006d12 <__udivmoddi4+0x2de>
 8006b4e:	4647      	mov	r7, r8
 8006b50:	1a12      	subs	r2, r2, r0
 8006b52:	b2a4      	uxth	r4, r4
 8006b54:	fbb2 f0fe 	udiv	r0, r2, lr
 8006b58:	fb0e 2210 	mls	r2, lr, r0, r2
 8006b5c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006b60:	fb0c fc00 	mul.w	ip, ip, r0
 8006b64:	45a4      	cmp	ip, r4
 8006b66:	d907      	bls.n	8006b78 <__udivmoddi4+0x144>
 8006b68:	1934      	adds	r4, r6, r4
 8006b6a:	f100 32ff 	add.w	r2, r0, #4294967295
 8006b6e:	d202      	bcs.n	8006b76 <__udivmoddi4+0x142>
 8006b70:	45a4      	cmp	ip, r4
 8006b72:	f200 80cb 	bhi.w	8006d0c <__udivmoddi4+0x2d8>
 8006b76:	4610      	mov	r0, r2
 8006b78:	eba4 040c 	sub.w	r4, r4, ip
 8006b7c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8006b80:	e7a2      	b.n	8006ac8 <__udivmoddi4+0x94>
 8006b82:	f1c1 0620 	rsb	r6, r1, #32
 8006b86:	408b      	lsls	r3, r1
 8006b88:	fa22 fc06 	lsr.w	ip, r2, r6
 8006b8c:	ea4c 0c03 	orr.w	ip, ip, r3
 8006b90:	fa07 f401 	lsl.w	r4, r7, r1
 8006b94:	fa20 f306 	lsr.w	r3, r0, r6
 8006b98:	40f7      	lsrs	r7, r6
 8006b9a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8006b9e:	4323      	orrs	r3, r4
 8006ba0:	fa00 f801 	lsl.w	r8, r0, r1
 8006ba4:	fa1f fe8c 	uxth.w	lr, ip
 8006ba8:	fbb7 f0f9 	udiv	r0, r7, r9
 8006bac:	0c1c      	lsrs	r4, r3, #16
 8006bae:	fb09 7710 	mls	r7, r9, r0, r7
 8006bb2:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8006bb6:	fb00 f70e 	mul.w	r7, r0, lr
 8006bba:	42a7      	cmp	r7, r4
 8006bbc:	fa02 f201 	lsl.w	r2, r2, r1
 8006bc0:	d90a      	bls.n	8006bd8 <__udivmoddi4+0x1a4>
 8006bc2:	eb1c 0404 	adds.w	r4, ip, r4
 8006bc6:	f100 3aff 	add.w	sl, r0, #4294967295
 8006bca:	f080 809b 	bcs.w	8006d04 <__udivmoddi4+0x2d0>
 8006bce:	42a7      	cmp	r7, r4
 8006bd0:	f240 8098 	bls.w	8006d04 <__udivmoddi4+0x2d0>
 8006bd4:	3802      	subs	r0, #2
 8006bd6:	4464      	add	r4, ip
 8006bd8:	1be4      	subs	r4, r4, r7
 8006bda:	b29f      	uxth	r7, r3
 8006bdc:	fbb4 f3f9 	udiv	r3, r4, r9
 8006be0:	fb09 4413 	mls	r4, r9, r3, r4
 8006be4:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8006be8:	fb03 fe0e 	mul.w	lr, r3, lr
 8006bec:	45a6      	cmp	lr, r4
 8006bee:	d909      	bls.n	8006c04 <__udivmoddi4+0x1d0>
 8006bf0:	eb1c 0404 	adds.w	r4, ip, r4
 8006bf4:	f103 37ff 	add.w	r7, r3, #4294967295
 8006bf8:	f080 8082 	bcs.w	8006d00 <__udivmoddi4+0x2cc>
 8006bfc:	45a6      	cmp	lr, r4
 8006bfe:	d97f      	bls.n	8006d00 <__udivmoddi4+0x2cc>
 8006c00:	3b02      	subs	r3, #2
 8006c02:	4464      	add	r4, ip
 8006c04:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8006c08:	eba4 040e 	sub.w	r4, r4, lr
 8006c0c:	fba0 e702 	umull	lr, r7, r0, r2
 8006c10:	42bc      	cmp	r4, r7
 8006c12:	4673      	mov	r3, lr
 8006c14:	46b9      	mov	r9, r7
 8006c16:	d363      	bcc.n	8006ce0 <__udivmoddi4+0x2ac>
 8006c18:	d060      	beq.n	8006cdc <__udivmoddi4+0x2a8>
 8006c1a:	b15d      	cbz	r5, 8006c34 <__udivmoddi4+0x200>
 8006c1c:	ebb8 0203 	subs.w	r2, r8, r3
 8006c20:	eb64 0409 	sbc.w	r4, r4, r9
 8006c24:	fa04 f606 	lsl.w	r6, r4, r6
 8006c28:	fa22 f301 	lsr.w	r3, r2, r1
 8006c2c:	431e      	orrs	r6, r3
 8006c2e:	40cc      	lsrs	r4, r1
 8006c30:	e9c5 6400 	strd	r6, r4, [r5]
 8006c34:	2100      	movs	r1, #0
 8006c36:	e74c      	b.n	8006ad2 <__udivmoddi4+0x9e>
 8006c38:	0862      	lsrs	r2, r4, #1
 8006c3a:	0848      	lsrs	r0, r1, #1
 8006c3c:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8006c40:	0c0b      	lsrs	r3, r1, #16
 8006c42:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006c46:	b28a      	uxth	r2, r1
 8006c48:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006c4c:	fbb3 f1f6 	udiv	r1, r3, r6
 8006c50:	07e4      	lsls	r4, r4, #31
 8006c52:	46b4      	mov	ip, r6
 8006c54:	4637      	mov	r7, r6
 8006c56:	46b6      	mov	lr, r6
 8006c58:	231f      	movs	r3, #31
 8006c5a:	fbb0 f0f6 	udiv	r0, r0, r6
 8006c5e:	1bd2      	subs	r2, r2, r7
 8006c60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006c64:	e761      	b.n	8006b2a <__udivmoddi4+0xf6>
 8006c66:	4661      	mov	r1, ip
 8006c68:	e714      	b.n	8006a94 <__udivmoddi4+0x60>
 8006c6a:	4610      	mov	r0, r2
 8006c6c:	e728      	b.n	8006ac0 <__udivmoddi4+0x8c>
 8006c6e:	f1c3 0120 	rsb	r1, r3, #32
 8006c72:	fa20 f201 	lsr.w	r2, r0, r1
 8006c76:	409e      	lsls	r6, r3
 8006c78:	fa27 f101 	lsr.w	r1, r7, r1
 8006c7c:	409f      	lsls	r7, r3
 8006c7e:	433a      	orrs	r2, r7
 8006c80:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8006c84:	fa1f fc86 	uxth.w	ip, r6
 8006c88:	fbb1 f7fe 	udiv	r7, r1, lr
 8006c8c:	fb0e 1017 	mls	r0, lr, r7, r1
 8006c90:	0c11      	lsrs	r1, r2, #16
 8006c92:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006c96:	fb07 f80c 	mul.w	r8, r7, ip
 8006c9a:	4588      	cmp	r8, r1
 8006c9c:	fa04 f403 	lsl.w	r4, r4, r3
 8006ca0:	d93a      	bls.n	8006d18 <__udivmoddi4+0x2e4>
 8006ca2:	1871      	adds	r1, r6, r1
 8006ca4:	f107 30ff 	add.w	r0, r7, #4294967295
 8006ca8:	d201      	bcs.n	8006cae <__udivmoddi4+0x27a>
 8006caa:	4588      	cmp	r8, r1
 8006cac:	d81f      	bhi.n	8006cee <__udivmoddi4+0x2ba>
 8006cae:	eba1 0108 	sub.w	r1, r1, r8
 8006cb2:	fbb1 f8fe 	udiv	r8, r1, lr
 8006cb6:	fb08 f70c 	mul.w	r7, r8, ip
 8006cba:	fb0e 1118 	mls	r1, lr, r8, r1
 8006cbe:	b292      	uxth	r2, r2
 8006cc0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006cc4:	42ba      	cmp	r2, r7
 8006cc6:	d22f      	bcs.n	8006d28 <__udivmoddi4+0x2f4>
 8006cc8:	18b2      	adds	r2, r6, r2
 8006cca:	f108 31ff 	add.w	r1, r8, #4294967295
 8006cce:	d2c6      	bcs.n	8006c5e <__udivmoddi4+0x22a>
 8006cd0:	42ba      	cmp	r2, r7
 8006cd2:	d2c4      	bcs.n	8006c5e <__udivmoddi4+0x22a>
 8006cd4:	f1a8 0102 	sub.w	r1, r8, #2
 8006cd8:	4432      	add	r2, r6
 8006cda:	e7c0      	b.n	8006c5e <__udivmoddi4+0x22a>
 8006cdc:	45f0      	cmp	r8, lr
 8006cde:	d29c      	bcs.n	8006c1a <__udivmoddi4+0x1e6>
 8006ce0:	ebbe 0302 	subs.w	r3, lr, r2
 8006ce4:	eb67 070c 	sbc.w	r7, r7, ip
 8006ce8:	3801      	subs	r0, #1
 8006cea:	46b9      	mov	r9, r7
 8006cec:	e795      	b.n	8006c1a <__udivmoddi4+0x1e6>
 8006cee:	eba6 0808 	sub.w	r8, r6, r8
 8006cf2:	4441      	add	r1, r8
 8006cf4:	1eb8      	subs	r0, r7, #2
 8006cf6:	fbb1 f8fe 	udiv	r8, r1, lr
 8006cfa:	fb08 f70c 	mul.w	r7, r8, ip
 8006cfe:	e7dc      	b.n	8006cba <__udivmoddi4+0x286>
 8006d00:	463b      	mov	r3, r7
 8006d02:	e77f      	b.n	8006c04 <__udivmoddi4+0x1d0>
 8006d04:	4650      	mov	r0, sl
 8006d06:	e767      	b.n	8006bd8 <__udivmoddi4+0x1a4>
 8006d08:	4608      	mov	r0, r1
 8006d0a:	e6fb      	b.n	8006b04 <__udivmoddi4+0xd0>
 8006d0c:	4434      	add	r4, r6
 8006d0e:	3802      	subs	r0, #2
 8006d10:	e732      	b.n	8006b78 <__udivmoddi4+0x144>
 8006d12:	3f02      	subs	r7, #2
 8006d14:	4432      	add	r2, r6
 8006d16:	e71b      	b.n	8006b50 <__udivmoddi4+0x11c>
 8006d18:	eba1 0108 	sub.w	r1, r1, r8
 8006d1c:	4638      	mov	r0, r7
 8006d1e:	fbb1 f8fe 	udiv	r8, r1, lr
 8006d22:	fb08 f70c 	mul.w	r7, r8, ip
 8006d26:	e7c8      	b.n	8006cba <__udivmoddi4+0x286>
 8006d28:	4641      	mov	r1, r8
 8006d2a:	e798      	b.n	8006c5e <__udivmoddi4+0x22a>

08006d2c <_init>:
 8006d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d2e:	bf00      	nop
 8006d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d32:	bc08      	pop	{r3}
 8006d34:	469e      	mov	lr, r3
 8006d36:	4770      	bx	lr

08006d38 <_fini>:
 8006d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d3a:	bf00      	nop
 8006d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d3e:	bc08      	pop	{r3}
 8006d40:	469e      	mov	lr, r3
 8006d42:	4770      	bx	lr
