#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 26 20:28:05 2019
# Process ID: 2556
# Current directory: /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2574 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.891 ; gain = 152.715 ; free physical = 1532 ; free virtual = 8137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'network' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network.v:12]
	Parameter ap_ST_fsm_state1 bound to: 45'b000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 45'b000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 45'b000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 45'b000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 45'b000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 45'b000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 45'b000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 45'b000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 45'b000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 45'b000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 45'b000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 45'b000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 45'b000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 45'b000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 45'b000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 45'b000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 45'b000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 45'b000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 45'b000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 45'b000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 45'b000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 45'b000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 45'b000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 45'b000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 45'b000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 45'b000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 45'b000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 45'b000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 45'b000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 45'b000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 45'b000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 45'b000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 45'b000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 45'b000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 45'b000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 45'b000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 45'b000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 45'b000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 45'b000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 45'b000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 45'b000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 45'b000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 45'b001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 45'b010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 45'b100000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network.v:148]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_b_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_b_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_b_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_b_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_b_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_1_b_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_b_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_b_1_rom' (1#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_b_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_b_1' (2#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_b_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_w_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_w_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_1_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_w_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_1_rom' (3#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_1' (4#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_1_w_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_b_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_b_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_b_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_b_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_b_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_2_b_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_b_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_b_1_rom' (5#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_b_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_b_1' (6#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_b_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_w_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_w_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_2_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_w_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_1_rom' (7#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_1' (8#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_2_w_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_3_w_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_3_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_3_w_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_3_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_3_w_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_1_rom' (9#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_3_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_1' (10#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_3_w_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_4_w_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_4_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_4_w_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_4_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_4_w_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_1_rom' (11#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_4_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_1' (12#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_SeparableConv2D_4_w_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_AXILiteS_s_axi' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_AP_RETURN_0 bound to: 5'b10000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_AXILiteS_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'network_AXILiteS_s_axi' (13#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_A' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_MemBank_A.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14400 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_A_ram' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_MemBank_A.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 14400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_MemBank_A.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_A_ram' (14#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_MemBank_A.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_A' (15#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_MemBank_A.v:40]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_Out' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_MemBank_Out.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_Out_ram' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_MemBank_Out.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_MemBank_Out.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_Out_ram' (16#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_MemBank_Out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_Out' (17#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_MemBank_Out.v:40]
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_keep_V' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_sig_buffer_keep_V.v:40]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_keep_V_ram' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_sig_buffer_keep_V.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_sig_buffer_keep_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_keep_V_ram' (18#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_sig_buffer_keep_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_keep_V' (19#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_sig_buffer_keep_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_user_V' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_sig_buffer_user_V.v:40]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_user_V_ram' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_sig_buffer_user_V.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_sig_buffer_user_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_user_V_ram' (20#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_sig_buffer_user_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_user_V' (21#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_sig_buffer_user_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/padding2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/padding2d_fix16.v:65]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16' (22#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/padding2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_2' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_2.v:80]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_30_1_1_DSP48_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_30_1_1_DSP48_1' (23#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_30_1_1' (24#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_2' (25#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_1.v:80]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_1' (26#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pooling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/max_pooling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/max_pooling2d_fix16.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/max_pooling2d_fix16.v:423]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling2d_fix16' (27#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/max_pooling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:39]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:18]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' (28#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s' (29#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:39]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom' (30#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s' (31#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_15s_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_15s_30_1_1_DSP48_2' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_15s_30_1_1_DSP48_2' (32#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_15s_30_1_1' (33#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3.v:496]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3' (34#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:18]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' (35#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s' (36#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:39]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom' (37#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s' (38#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1.v:496]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1' (39#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:18]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' (40#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s' (41#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:39]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:18]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom' (42#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s' (43#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2.v:495]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2' (44#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'up_sampling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/up_sampling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/up_sampling2d_fix16.v:63]
INFO: [Synth 8-6155] done synthesizing module 'up_sampling2d_fix16' (45#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/up_sampling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix.v:56]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_SeparableConv2D_0_w_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_0_w_1.v:39]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_SeparableConv2D_0_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_0_w_1.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_0_w_1.v:18]
INFO: [Synth 8-3876] $readmem data file './depthwise_conv2d_fix_SeparableConv2D_0_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_0_w_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_SeparableConv2D_0_w_1_rom' (46#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_0_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_SeparableConv2D_0_w_1' (47#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_0_w_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_15s_16s_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_15s_16s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_15s_16s_30_1_1_DSP48_0' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_15s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_15s_16s_30_1_1_DSP48_0' (48#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_15s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_15s_16s_30_1_1' (49#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network_mul_mul_15s_16s_30_1_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix' (50#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_4' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4.v:55]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_4_SeparableConv2D_4_w_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_4_w_s.v:39]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_4_SeparableConv2D_4_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_4_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_4_w_s.v:18]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_4_SeparableConv2D_4_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_4_w_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_4_SeparableConv2D_4_w_s_rom' (51#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_4_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_4_SeparableConv2D_4_w_s' (52#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_4_w_s.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4.v:387]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_4' (53#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix.v:56]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:18]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' (54#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s' (55#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:39]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:18]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom' (56#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s' (57#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix.v:414]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix' (58#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix.v:10]
INFO: [Synth 8-6155] done synthesizing module 'network' (59#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/network.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (60#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_SeparableConv2D_0_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_SeparableConv2D_0_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_4_SeparableConv2D_4_w_s has unconnected port reset
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_SeparableConv2D_0_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_2_SeparableConv2D_2_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_2_SeparableConv2D_2_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_1_SeparableConv2D_1_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_1_SeparableConv2D_1_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_3_SeparableConv2D_3_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_3_SeparableConv2D_3_b_s has unconnected port reset
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design padding2d_fix16 has unconnected port input_depth[6]
WARNING: [Synth 8-3331] design padding2d_fix16 has unconnected port input_depth[5]
WARNING: [Synth 8-3331] design network_sig_buffer_user_V has unconnected port reset
WARNING: [Synth 8-3331] design network_sig_buffer_keep_V has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_Out has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_A has unconnected port reset
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design network_SeparableConv2D_4_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_1_b_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_3_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_2_b_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_2_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_1_w_1 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1862.578 ; gain = 218.402 ; free physical = 1535 ; free virtual = 8142
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 236.215 ; free physical = 1541 ; free virtual = 8147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 236.215 ; free physical = 1541 ; free virtual = 8147
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/network_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/network_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2032.031 ; gain = 0.000 ; free physical = 1425 ; free virtual = 8032
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2037.969 ; gain = 5.938 ; free physical = 1423 ; free virtual = 8030
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2037.969 ; gain = 393.793 ; free physical = 1519 ; free virtual = 8126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2037.969 ; gain = 393.793 ; free physical = 1519 ; free virtual = 8126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2037.969 ; gain = 393.793 ; free physical = 1519 ; free virtual = 8126
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-4471] merging register 'p_cast4_reg_763_reg[15:5]' into 'p_cast8_reg_753_reg[15:5]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/padding2d_fix16.v:602]
INFO: [Synth 8-4471] merging register 'zext_ln13_6_reg_768_reg[13:10]' into 'zext_ln13_5_reg_748_reg[15:12]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/padding2d_fix16.v:592]
INFO: [Synth 8-4471] merging register 'zext_ln13_10_reg_800_reg[13:10]' into 'zext_ln13_5_reg_748_reg[15:12]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/padding2d_fix16.v:568]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/padding2d_fix16.v:283]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln28_1_reg_620_reg' and it is trimmed from '9' to '8' bits. [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_2.v:288]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln28_5_reg_620_reg' and it is trimmed from '8' to '7' bits. [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix_1.v:288]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln32_reg_478_reg[7:6]' into 'zext_ln26_reg_468_reg[8:7]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/max_pooling2d_fix16.v:453]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln20_2_reg_496_reg[3:0]' into 'zext_ln20_reg_491_reg[3:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3.v:312]
INFO: [Synth 8-4471] merging register 'sub_ln23_reg_473_reg[0:0]' into 'zext_ln16_reg_427_reg[12:12]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3.v:452]
INFO: [Synth 8-4471] merging register 'sext_ln23_reg_478_reg[0:0]' into 'zext_ln16_reg_427_reg[12:12]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_3.v:442]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln20_1_reg_494_reg[3:0]' into 'zext_ln20_reg_489_reg[3:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1.v:312]
INFO: [Synth 8-4471] merging register 'sub_ln23_reg_471_reg[0:0]' into 'zext_ln16_reg_425_reg[11:11]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1.v:452]
INFO: [Synth 8-4471] merging register 'sext_ln23_reg_476_reg[0:0]' into 'zext_ln16_reg_425_reg[11:11]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_1.v:442]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln20_2_reg_472_reg[2:0]' into 'zext_ln20_reg_467_reg[2:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2.v:311]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'sub_ln23_reg_449_reg[6:0]' into 'sext_ln23_reg_454_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_2.v:293]
INFO: [Synth 8-4471] merging register 'zext_ln19_1_reg_319_reg[8:6]' into 'zext_ln19_reg_314_reg[7:5]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/up_sampling2d_fix16.v:345]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln28_reg_412_reg' and it is trimmed from '5' to '4' bits. [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/depthwise_conv2d_fix.v:243]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln20_1_reg_355_reg[4:0]' into 'zext_ln20_reg_350_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4.v:237]
INFO: [Synth 8-4471] merging register 'sext_ln23_reg_337_reg[1:0]' into 'sub_ln23_reg_332_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4.v:345]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln23_reg_337_reg' and it is trimmed from '13' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix_4.v:224]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln30_1_reg_386_reg' and it is trimmed from '15' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/pointwise_conv2d_fix.v:211]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2037.969 ; gain = 393.793 ; free physical = 1507 ; free virtual = 8114
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 8     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 7     
	   3 Input     11 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 12    
	   3 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 9     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 28    
	   4 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 17    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 36    
	               15 Bit    Registers := 19    
	               14 Bit    Registers := 17    
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 23    
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 67    
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 47    
	                1 Bit    Registers := 82    
+---RAMs : 
	             225K Bit         RAMs := 2     
	              12K Bit         RAMs := 1     
	               1K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 6     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 1     
	   3 Input     44 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 22    
	   3 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 51    
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 83    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module network_SeparableConv2D_1_b_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_SeparableConv2D_1_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module network_SeparableConv2D_2_b_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_SeparableConv2D_2_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module network_SeparableConv2D_3_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module network_SeparableConv2D_4_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module network_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module network_MemBank_A_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module network_MemBank_Out_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module network_sig_buffer_keep_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module network_sig_buffer_user_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module padding2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 10    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module depthwise_conv2d_fix_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module depthwise_conv2d_fix_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module max_pooling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module pointwise_conv2d_fix_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module pointwise_conv2d_fix_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module pointwise_conv2d_fix_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                9 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module up_sampling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 12    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module depthwise_conv2d_fix_SeparableConv2D_0_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module depthwise_conv2d_fix 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module pointwise_conv2d_fix_4_SeparableConv2D_4_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module pointwise_conv2d_fix_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module pointwise_conv2d_fix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module network 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input     45 Bit        Muxes := 1     
	   3 Input     44 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 40    
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data211" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP add_ln28_2_fu_457_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln28_1_cast_reg_523_reg is absorbed into DSP add_ln28_2_fu_457_p2.
DSP Report: register tmp1_reg_615_reg is absorbed into DSP add_ln28_2_fu_457_p2.
DSP Report: operator add_ln28_2_fu_457_p2 is absorbed into DSP add_ln28_2_fu_457_p2.
DSP Report: operator tmp1_fu_412_p2 is absorbed into DSP add_ln28_2_fu_457_p2.
DSP Report: Generating DSP add_ln36_fu_422_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln36_1_cast_reg_533_reg is absorbed into DSP add_ln36_fu_422_p2.
DSP Report: register tmp3_reg_584_reg is absorbed into DSP add_ln36_fu_422_p2.
DSP Report: operator add_ln36_fu_422_p2 is absorbed into DSP add_ln36_fu_422_p2.
DSP Report: operator tmp3_fu_334_p2 is absorbed into DSP add_ln36_fu_422_p2.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register input_load_reg_643_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p.
DSP Report: register kernel_0_load_reg_648_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register input_load_reg_643_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p.
DSP Report: register kernel_0_load_reg_648_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp1_reg_570_reg, operation Mode is: (A*B2)'.
DSP Report: register zext_ln26_1_cast_reg_473_reg is absorbed into DSP tmp1_reg_570_reg.
DSP Report: register tmp1_reg_570_reg is absorbed into DSP tmp1_reg_570_reg.
DSP Report: operator tmp1_fu_378_p2 is absorbed into DSP tmp1_reg_570_reg.
DSP Report: Generating DSP add_ln32_fu_383_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_1_cast_reg_483_reg is absorbed into DSP add_ln32_fu_383_p2.
DSP Report: register tmp3_reg_534_reg is absorbed into DSP add_ln32_fu_383_p2.
DSP Report: operator add_ln32_fu_383_p2 is absorbed into DSP add_ln32_fu_383_p2.
DSP Report: operator tmp3_fu_311_p2 is absorbed into DSP add_ln32_fu_383_p2.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p, operation Mode is: A2*B2.
DSP Report: register SeparableConv2D_3_w_3_reg_529_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p.
DSP Report: register input_load_reg_524_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p, operation Mode is: A2*B2.
DSP Report: register SeparableConv2D_1_w_3_reg_527_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p.
DSP Report: register input_load_reg_522_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p, operation Mode is: A2*B''.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q0_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p.
DSP Report: register SeparableConv2D_2_w_3_reg_505_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p.
DSP Report: register input_load_reg_500_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p.
INFO: [Synth 8-4471] merging register 'out_w_0_reg_147_reg[4:0]' into 'out_w_0_reg_147_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/a2e6/hdl/verilog/up_sampling2d_fix16.v:157]
DSP Report: Generating DSP add_ln19_fu_291_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register empty_9_reg_344_reg is absorbed into DSP add_ln19_fu_291_p2.
DSP Report: register add_ln19_fu_291_p2 is absorbed into DSP add_ln19_fu_291_p2.
DSP Report: register tmp1_cast_reg_375_reg is absorbed into DSP add_ln19_fu_291_p2.
DSP Report: operator add_ln19_fu_291_p2 is absorbed into DSP add_ln19_fu_291_p2.
DSP Report: operator tmp1_cast_fu_246_p2 is absorbed into DSP add_ln19_fu_291_p2.
DSP Report: Generating DSP add_ln19_1_reg_398_reg, operation Mode is: (C'+(A*B2)')'.
DSP Report: register zext_ln19_3_cast_reg_324_reg is absorbed into DSP add_ln19_1_reg_398_reg.
DSP Report: register out_w_0_reg_147_reg is absorbed into DSP add_ln19_1_reg_398_reg.
DSP Report: register add_ln19_1_reg_398_reg is absorbed into DSP add_ln19_1_reg_398_reg.
DSP Report: register tmp3_reg_380_reg is absorbed into DSP add_ln19_1_reg_398_reg.
DSP Report: operator add_ln19_1_fu_305_p2 is absorbed into DSP add_ln19_1_reg_398_reg.
DSP Report: operator tmp3_fu_261_p2 is absorbed into DSP add_ln19_1_reg_398_reg.
DSP Report: Generating DSP network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B''.
DSP Report: register SeparableConv2D_0_w_1_U/depthwise_conv2d_fix_SeparableConv2D_0_w_1_rom_U/q0_reg is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register SeparableConv2D_0_w_5_reg_445_reg is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register input_load_reg_440_reg is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B''.
DSP Report: register SeparableConv2D_4_w_s_U/pointwise_conv2d_fix_4_SeparableConv2D_4_w_s_rom_U/q0_reg is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register SeparableConv2D_4_w_3_reg_388_reg is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register input_load_reg_383_reg is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B''.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q0_reg is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register sext_ln23_2_reg_350_reg is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register input_load_reg_391_reg is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p.
INFO: [Synth 8-5544] ROM "data211" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design padding2d_fix16 has unconnected port input_depth[6]
WARNING: [Synth 8-3331] design padding2d_fix16 has unconnected port input_depth[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[1]
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_1_reg_571_reg[0]' (FDR) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_1_reg_571_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_1_reg_571_reg[1]' (FDR) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_1_reg_571_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_461/\zext_ln28_1_reg_571_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/bias_addr_reg_566_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_1_reg_571_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/bias_addr_reg_566_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_1_reg_571_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/bias_addr_reg_566_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_1_reg_571_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/bias_addr_reg_566_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_1_reg_571_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_1_reg_571_reg[8]' (FDR) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_1_reg_571_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_461/\zext_ln28_1_reg_571_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_9_reg_571_reg[0]' (FDR) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_9_reg_571_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_9_reg_571_reg[1]' (FDR) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_9_reg_571_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_485/\zext_ln28_9_reg_571_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/bias_addr_reg_566_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_9_reg_571_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/bias_addr_reg_566_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_9_reg_571_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/bias_addr_reg_566_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_9_reg_571_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_9_reg_571_reg[7]' (FDR) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_9_reg_571_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_485/\zext_ln28_9_reg_571_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/sext_ln5_1_reg_684_reg[6]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/sext_ln5_1_reg_684_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/sext_ln5_1_reg_684_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/empty_32_reg_726_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/sext_ln5_1_reg_684_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/empty_32_reg_726_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/sext_ln5_1_reg_684_reg[2]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/empty_32_reg_726_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_443/\sext_ln5_1_reg_684_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/sext_ln5_1_reg_684_reg[3]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/empty_32_reg_726_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/sext_ln5_1_reg_684_reg[4]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/empty_32_reg_726_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_3_fu_530/shl_ln_reg_455_reg[0]' (FD) to 'inst/grp_pointwise_conv2d_fix_3_fu_530/shl_ln_reg_455_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_3_fu_530/shl_ln_reg_455_reg[1]' (FD) to 'inst/grp_pointwise_conv2d_fix_3_fu_530/shl_ln_reg_455_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_3_fu_530/shl_ln_reg_455_reg[2]' (FD) to 'inst/grp_pointwise_conv2d_fix_3_fu_530/zext_ln20_reg_491_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_1_fu_540/shl_ln_reg_453_reg[0]' (FD) to 'inst/grp_pointwise_conv2d_fix_1_fu_540/shl_ln_reg_453_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_1_fu_540/shl_ln_reg_453_reg[1]' (FD) to 'inst/grp_pointwise_conv2d_fix_1_fu_540/shl_ln_reg_453_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_1_fu_540/shl_ln_reg_453_reg[2]' (FD) to 'inst/grp_pointwise_conv2d_fix_1_fu_540/shl_ln_reg_453_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_1_fu_540/shl_ln_reg_453_reg[3]' (FD) to 'inst/grp_pointwise_conv2d_fix_1_fu_540/zext_ln20_reg_489_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_2_fu_550/shl_ln_reg_431_reg[2]' (FD) to 'inst/grp_pointwise_conv2d_fix_2_fu_550/shl_ln_reg_431_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_2_fu_550/shl_ln_reg_431_reg[1]' (FD) to 'inst/grp_pointwise_conv2d_fix_2_fu_550/shl_ln_reg_431_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_2_fu_550/shl_ln_reg_431_reg[0]' (FD) to 'inst/grp_pointwise_conv2d_fix_2_fu_550/zext_ln16_reg_403_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_reg_528_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_1_cast_reg_533_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_reg_528_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_reg_528_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_reg_528_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_1_cast_reg_533_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_reg_528_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_1_cast_reg_533_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_reg_528_reg[4]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_1_cast_reg_533_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_reg_528_reg[5]' (FD) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_reg_528_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_reg_528_reg[6]' (FD) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_reg_518_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln32_reg_478_reg[0]' (FDE) to 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln26_reg_468_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln32_reg_478_reg[1]' (FDE) to 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln32_reg_478_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln32_reg_478_reg[2]' (FDE) to 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln26_reg_468_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln32_reg_478_reg[3]' (FDE) to 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln26_reg_468_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln32_reg_478_reg[4]' (FDE) to 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln32_reg_478_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln32_reg_478_reg[5]' (FDE) to 'inst/grp_max_pooling2d_fix16_fu_509/zext_ln26_reg_468_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_443/\zext_ln13_2_reg_738_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[5]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[6]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/empty_33_reg_795_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/p_cast8_reg_753_reg[15]' (FD) to 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/p_cast8_reg_753_reg[14]' (FD) to 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[7]' (FD) to 'inst/grp_padding2d_fix16_fu_443/p_cast8_reg_753_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[8]' (FD) to 'inst/grp_padding2d_fix16_fu_443/p_cast8_reg_753_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[9]' (FD) to 'inst/grp_padding2d_fix16_fu_443/p_cast8_reg_753_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[10]' (FD) to 'inst/grp_padding2d_fix16_fu_443/p_cast8_reg_753_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[11]' (FD) to 'inst/grp_padding2d_fix16_fu_443/p_cast8_reg_753_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[12]' (FD) to 'inst/grp_padding2d_fix16_fu_443/p_cast8_reg_753_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/zext_ln13_2_reg_738_reg[13]' (FD) to 'inst/grp_padding2d_fix16_fu_443/p_cast8_reg_753_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln36_reg_528_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln36_reg_528_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln36_reg_528_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/empty_51_reg_543_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln36_reg_528_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln36_reg_528_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln36_reg_528_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln36_reg_528_reg[4]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln36_reg_528_reg[5]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln36_reg_528_reg[6]' (FD) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln36_reg_528_reg[7]' (FD) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln36_reg_528_reg[8]' (FD) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_1_reg_319_reg[0]' (FDE) to 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_1_reg_319_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_1_reg_319_reg[1]' (FDE) to 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_1_reg_319_reg[2]' (FDE) to 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_1_reg_319_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_1_reg_319_reg[3]' (FDE) to 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_1_reg_319_reg[4]' (FDE) to 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_1_reg_319_reg[5]' (FDE) to 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/empty_reg_705_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/empty_reg_705_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/empty_reg_705_reg[2]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/empty_reg_705_reg[3]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/empty_reg_705_reg[4]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/empty_reg_705_reg[5]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/empty_reg_705_reg[6]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/empty_reg_705_reg[7]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/empty_reg_705_reg[8]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/empty_reg_705_reg[9]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_reg_518_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_1_cast_reg_533_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_reg_518_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_1_cast_reg_533_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_reg_518_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_1_cast_reg_533_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_reg_518_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_1_cast_reg_533_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_reg_518_reg[4]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_1_cast_reg_533_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_reg_518_reg[5]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln36_1_cast_reg_533_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln28_reg_518_reg[6]' (FD) to 'inst/grp_depthwise_conv2d_fix_1_fu_485/zext_ln24_reg_602_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[0]' (FDE) to 'inst/grp_up_sampling2d_fix16_fu_560/empty_8_reg_339_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[1]' (FDE) to 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[2]' (FDE) to 'inst/grp_up_sampling2d_fix16_fu_560/empty_7_reg_334_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[3]' (FDE) to 'inst/grp_up_sampling2d_fix16_fu_560/empty_8_reg_339_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[4]' (FDE) to 'inst/grp_up_sampling2d_fix16_fu_560/empty_8_reg_339_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[5]' (FD) to 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[6]' (FD) to 'inst/grp_up_sampling2d_fix16_fu_560/zext_ln19_reg_314_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_fu_560/\zext_ln19_reg_314_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/trunc_ln13_1_reg_721_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/trunc_ln13_1_reg_721_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[2]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/trunc_ln13_1_reg_721_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[3]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/trunc_ln13_1_reg_721_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_443/mul_ln13_1_reg_700_reg[4]' (FDE) to 'inst/grp_padding2d_fix16_fu_443/trunc_ln13_1_reg_721_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_461/zext_ln28_reg_518_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_2_fu_550/\SeparableConv2D_2_b_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U/q0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_2_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_509/\zext_ln26_3_reg_547_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_461/\zext_ln24_reg_602_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_461/\empty_51_reg_543_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_461/\empty_51_reg_543_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_443/\zext_ln13_reg_731_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_485/\zext_ln24_reg_602_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_485/\empty_57_reg_543_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_485/\zext_ln28_1_cast_reg_523_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pooling2d_fix16_fu_509/\empty_reg_488_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_fu_597/\sub_ln23_reg_368_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_443/\empty_32_reg_726_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_443/\empty_33_reg_795_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_509/\empty_45_reg_498_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_up_sampling2d_fix16_fu_560/\empty_7_reg_334_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_fu_560/\empty_8_reg_339_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_509/\zext_ln26_4_reg_552_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_509/\zext_ln26_4_reg_552_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_3_fu_530/\zext_ln16_reg_427_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_1_fu_540/\zext_ln16_reg_425_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_2_fu_550/\zext_ln16_reg_403_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_fu_581/\tmp1_reg_417_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_4_fu_589/\zext_ln20_reg_350_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/network_AXILiteS_s_axi_U/\int_ap_return_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_2_fu_550/\sext_ln19_reg_436_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/network_AXILiteS_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_3_fu_530/\sub_ln23_reg_473_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_1_fu_540/\sub_ln23_reg_471_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_2_fu_550/\sext_ln23_reg_454_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_4_fu_589/\sub_ln23_reg_332_reg[10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2037.969 ; gain = 393.793 ; free physical = 1472 ; free virtual = 8087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------------------------------+-----------------------------------------------------------------------------------+---------------+----------------+
|Module Name                                      | RTL Object                                                                        | Depth x Width | Implemented As | 
+-------------------------------------------------+-----------------------------------------------------------------------------------+---------------+----------------+
|network_SeparableConv2D_1_b_1_rom                | p_0_out                                                                           | 16x16         | LUT            | 
|network_SeparableConv2D_2_b_1_rom                | p_0_out                                                                           | 8x16          | LUT            | 
|pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom | p_0_out                                                                           | 16x14         | LUT            | 
|pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom | p_0_out                                                                           | 8x13          | LUT            | 
|pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom | p_0_out                                                                           | 8x13          | LUT            | 
|pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom | p_0_out                                                                           | 64x15         | LUT            | 
|depthwise_conv2d_fix_SeparableConv2D_0_w_1_rom   | p_0_out                                                                           | 16x15         | LUT            | 
|pointwise_conv2d_fix_4_SeparableConv2D_4_w_s_rom | p_0_out                                                                           | 16x15         | LUT            | 
|pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom   | p_0_out                                                                           | 16x13         | LUT            | 
|pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom   | p_0_out                                                                           | 16x15         | LUT            | 
|pointwise_conv2d_fix_3                           | SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg | 128x15        | Block RAM      | 
|pointwise_conv2d_fix_1                           | SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg | 128x15        | Block RAM      | 
|pointwise_conv2d_fix_2                           | p_0_out                                                                           | 64x15         | LUT            | 
|depthwise_conv2d_fix                             | p_0_out                                                                           | 16x15         | LUT            | 
+-------------------------------------------------+-----------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_MemBank_A_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MemBank_A_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MemBank_Out_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                    | 
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|inst        | sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_id_V_U/network_sig_buffer_user_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|depthwise_conv2d_fix_2 | C+(A*B2)'     | 9      | 7      | 5      | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2 | C+(A*B2)'     | 9      | 6      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2 | A2*B2         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1 | A2*B2         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|max_pooling2d_fix16    | (A*B2)'       | 9      | 7      | -      | -      | 14     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16    | C+(A*B2)'     | 8      | 6      | 12     | -      | 12     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_3 | A2*B2         | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1 | A2*B2         | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2 | A2*B''        | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|up_sampling2d_fix16    | C'+(A*B2)'    | 8      | 5      | 4      | -      | 12     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16    | (C'+(A*B2)')' | 9      | 6      | 5      | -      | 14     | 0    | 1    | 1    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix   | A2*B''        | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4 | A2*B''        | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix   | A2*B''        | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
+-----------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/SeparableConv2D_1_w_1_U/network_SeparableConv2D_1_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/SeparableConv2D_2_w_1_U/network_SeparableConv2D_2_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/SeparableConv2D_3_w_1_U/network_SeparableConv2D_3_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/SeparableConv2D_4_w_1_U/network_SeparableConv2D_4_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_4/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_4/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_4/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_4/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_4/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_4/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_4/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_4/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_5/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_5/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_5/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_5/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_5/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_5/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_5/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_5/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_6/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/i_/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/i_/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_pointwise_conv2d_fix_3_fu_530/i_5_0/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_pointwise_conv2d_fix_1_fu_540/i_5_0/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2037.969 ; gain = 393.793 ; free physical = 1305 ; free virtual = 7920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2088.992 ; gain = 444.816 ; free physical = 1286 ; free virtual = 7901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_MemBank_A_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MemBank_A_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MemBank_Out_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                    | 
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|inst        | sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_id_V_U/network_sig_buffer_user_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_depthwise_conv2d_fix_fu_581/tmp3_reg_386_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_pointwise_conv2d_fix_fu_597/sub_ln23_reg_368_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_depthwise_conv2d_fix_fu_581/tmp1_reg_417_reg[10] )
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_1_w_1_U/network_SeparableConv2D_1_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_2_w_1_U/network_SeparableConv2D_2_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_3_w_1_U/network_SeparableConv2D_3_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_4_w_1_U/network_SeparableConv2D_4_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_pointwise_conv2d_fix_3_fu_530/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_pointwise_conv2d_fix_1_fu_540/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2099.680 ; gain = 455.504 ; free physical = 1282 ; free virtual = 7896
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_5_1740 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_1796 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2102.648 ; gain = 458.473 ; free physical = 1281 ; free virtual = 7896
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2102.648 ; gain = 458.473 ; free physical = 1281 ; free virtual = 7896
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2102.648 ; gain = 458.473 ; free physical = 1281 ; free virtual = 7896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2102.648 ; gain = 458.473 ; free physical = 1281 ; free virtual = 7896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2102.648 ; gain = 458.473 ; free physical = 1281 ; free virtual = 7896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2102.648 ; gain = 458.473 ; free physical = 1281 ; free virtual = 7896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   245|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_2  |     4|
|5     |DSP48E1_3  |     4|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_5  |     1|
|8     |LUT1       |   116|
|9     |LUT2       |   453|
|10    |LUT3       |   420|
|11    |LUT4       |   461|
|12    |LUT5       |   314|
|13    |LUT6       |   529|
|14    |RAM16X1S   |     4|
|15    |RAM256X1S  |    12|
|16    |RAMB18E1   |     1|
|17    |RAMB18E1_1 |     1|
|18    |RAMB18E1_2 |     1|
|19    |RAMB18E1_3 |     1|
|20    |RAMB18E1_4 |     3|
|21    |RAMB18E1_5 |     1|
|22    |RAMB18E1_6 |     1|
|23    |RAMB36E1   |    16|
|24    |FDRE       |  1858|
|25    |FDSE       |    20|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                                   |Module                                           |Cells |
+------+-----------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                        |                                                 |  4471|
|2     |  inst                                                     |network                                          |  4471|
|3     |    MemBank_A_U                                            |network_MemBank_A                                |    22|
|4     |      network_MemBank_A_ram_U                              |network_MemBank_A_ram_19                         |    22|
|5     |    MemBank_B_U                                            |network_MemBank_A_0                              |    78|
|6     |      network_MemBank_A_ram_U                              |network_MemBank_A_ram                            |    78|
|7     |    MemBank_Out_U                                          |network_MemBank_Out                              |    14|
|8     |      network_MemBank_Out_ram_U                            |network_MemBank_Out_ram                          |    14|
|9     |    SeparableConv2D_1_w_1_U                                |network_SeparableConv2D_1_w_1                    |     1|
|10    |      network_SeparableConv2D_1_w_1_rom_U                  |network_SeparableConv2D_1_w_1_rom                |     1|
|11    |    SeparableConv2D_2_w_1_U                                |network_SeparableConv2D_2_w_1                    |     1|
|12    |      network_SeparableConv2D_2_w_1_rom_U                  |network_SeparableConv2D_2_w_1_rom                |     1|
|13    |    SeparableConv2D_3_w_1_U                                |network_SeparableConv2D_3_w_1                    |    16|
|14    |      network_SeparableConv2D_3_w_1_rom_U                  |network_SeparableConv2D_3_w_1_rom                |    16|
|15    |    SeparableConv2D_4_w_1_U                                |network_SeparableConv2D_4_w_1                    |    16|
|16    |      network_SeparableConv2D_4_w_1_rom_U                  |network_SeparableConv2D_4_w_1_rom                |    16|
|17    |    grp_depthwise_conv2d_fix_1_fu_485                      |depthwise_conv2d_fix_1                           |   435|
|18    |      network_mul_mul_16s_16s_30_1_1_U39                   |network_mul_mul_16s_16s_30_1_1_17                |    36|
|19    |        network_mul_mul_16s_16s_30_1_1_DSP48_1_U           |network_mul_mul_16s_16s_30_1_1_DSP48_1_18        |    36|
|20    |    grp_depthwise_conv2d_fix_2_fu_461                      |depthwise_conv2d_fix_2                           |   310|
|21    |      network_mul_mul_16s_16s_30_1_1_U23                   |network_mul_mul_16s_16s_30_1_1                   |    36|
|22    |        network_mul_mul_16s_16s_30_1_1_DSP48_1_U           |network_mul_mul_16s_16s_30_1_1_DSP48_1           |    36|
|23    |    grp_depthwise_conv2d_fix_fu_581                        |depthwise_conv2d_fix                             |   240|
|24    |      network_mul_mul_15s_16s_30_1_1_U6                    |network_mul_mul_15s_16s_30_1_1_15                |    53|
|25    |        network_mul_mul_15s_16s_30_1_1_DSP48_0_U           |network_mul_mul_15s_16s_30_1_1_DSP48_0_16        |    53|
|26    |    grp_max_pooling2d_fix16_fu_509                         |max_pooling2d_fix16                              |   222|
|27    |    grp_padding2d_fix16_fu_443                             |padding2d_fix16                                  |   965|
|28    |    grp_pointwise_conv2d_fix_1_fu_540                      |pointwise_conv2d_fix_1                           |   346|
|29    |      SeparableConv2D_1_b_s_U                              |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s     |    26|
|30    |        pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom_U |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom |    26|
|31    |      SeparableConv2D_1_w_s_U                              |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s     |     4|
|32    |        pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom |     4|
|33    |      network_mul_mul_16s_15s_30_1_1_U33                   |network_mul_mul_16s_15s_30_1_1_13                |    36|
|34    |        network_mul_mul_16s_15s_30_1_1_DSP48_2_U           |network_mul_mul_16s_15s_30_1_1_DSP48_2_14        |    36|
|35    |    grp_pointwise_conv2d_fix_2_fu_550                      |pointwise_conv2d_fix_2                           |   302|
|36    |      SeparableConv2D_2_b_s_U                              |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s     |    21|
|37    |        pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom |    21|
|38    |      network_mul_mul_16s_15s_30_1_1_U48                   |network_mul_mul_16s_15s_30_1_1_11                |    54|
|39    |        network_mul_mul_16s_15s_30_1_1_DSP48_2_U           |network_mul_mul_16s_15s_30_1_1_DSP48_2_12        |    54|
|40    |    grp_pointwise_conv2d_fix_3_fu_530                      |pointwise_conv2d_fix_3                           |   330|
|41    |      SeparableConv2D_3_b_s_U                              |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s     |    28|
|42    |        pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom_U |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom |    28|
|43    |      SeparableConv2D_3_w_s_U                              |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s     |     5|
|44    |        pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom |     5|
|45    |      network_mul_mul_16s_15s_30_1_1_U60                   |network_mul_mul_16s_15s_30_1_1                   |    36|
|46    |        network_mul_mul_16s_15s_30_1_1_DSP48_2_U           |network_mul_mul_16s_15s_30_1_1_DSP48_2           |    36|
|47    |    grp_pointwise_conv2d_fix_4_fu_589                      |pointwise_conv2d_fix_4                           |   216|
|48    |      network_mul_mul_15s_16s_30_1_1_U65                   |network_mul_mul_15s_16s_30_1_1_9                 |    36|
|49    |        network_mul_mul_15s_16s_30_1_1_DSP48_0_U           |network_mul_mul_15s_16s_30_1_1_DSP48_0_10        |    36|
|50    |    grp_pointwise_conv2d_fix_fu_597                        |pointwise_conv2d_fix                             |   255|
|51    |      SeparableConv2D_0_b_s_U                              |pointwise_conv2d_fix_SeparableConv2D_0_b_s       |    26|
|52    |        pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U   |pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom   |    26|
|53    |      network_mul_mul_15s_16s_30_1_1_U11                   |network_mul_mul_15s_16s_30_1_1                   |    36|
|54    |        network_mul_mul_15s_16s_30_1_1_DSP48_0_U           |network_mul_mul_15s_16s_30_1_1_DSP48_0           |    36|
|55    |    grp_up_sampling2d_fix16_fu_560                         |up_sampling2d_fix16                              |   148|
|56    |    network_AXILiteS_s_axi_U                               |network_AXILiteS_s_axi                           |    69|
|57    |    sig_buffer_dest_V_U                                    |network_sig_buffer_user_V                        |    20|
|58    |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_8                  |    20|
|59    |    sig_buffer_id_V_U                                      |network_sig_buffer_user_V_1                      |    10|
|60    |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_7                  |    10|
|61    |    sig_buffer_keep_V_U                                    |network_sig_buffer_keep_V                        |     3|
|62    |      network_sig_buffer_keep_V_ram_U                      |network_sig_buffer_keep_V_ram_6                  |     3|
|63    |    sig_buffer_last_V_U                                    |network_sig_buffer_user_V_2                      |    16|
|64    |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_5                  |    16|
|65    |    sig_buffer_strb_V_U                                    |network_sig_buffer_keep_V_3                      |     3|
|66    |      network_sig_buffer_keep_V_ram_U                      |network_sig_buffer_keep_V_ram                    |     3|
|67    |    sig_buffer_user_V_U                                    |network_sig_buffer_user_V_4                      |    10|
|68    |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram                    |    10|
+------+-----------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2102.648 ; gain = 458.473 ; free physical = 1281 ; free virtual = 7896
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2102.648 ; gain = 300.895 ; free physical = 1355 ; free virtual = 7970
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2102.656 ; gain = 458.473 ; free physical = 1355 ; free virtual = 7970
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.656 ; gain = 0.000 ; free physical = 1306 ; free virtual = 7921
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
445 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2102.656 ; gain = 683.016 ; free physical = 1430 ; free virtual = 8045
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.656 ; gain = 0.000 ; free physical = 1430 ; free virtual = 8045
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = a262047834b4a335
INFO: [Coretcl 2-1174] Renamed 67 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.660 ; gain = 0.000 ; free physical = 1427 ; free virtual = 8047
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 26 20:28:59 2019...
