---
date: '1'
title: 'Memory Tester System'
cover: './project_1.jpg'
github: 'https://github.com/velicharlagokulkumar/quartus/tree/main/G3'
external: ''
tech:
  - Verilog / System Verilog
  - SoC
  - DDR
  - AXI
  - Platform Designer
  - Quartus Prime Pro
---

The Memory Tester System is controlled by an ARM processor, generating Custom test patterns and writing them to a specified location in DDR4 SDRAM.
