#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Sep 21 09:33:22 2017
# Process ID: 7372
# Current directory: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5896 C:\Users\ahmadw\Desktop\ECE491\DigitalDesign\Lab04\Lab04.xpr
# Log file: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/vivado.log
# Journal file: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 852.945 ; gain = 177.367
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Sep 21 09:37:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/synth_1/runme.log
[Thu Sep 21 09:37:24 2017] Launched impl_1...
Run output will be captured here: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744926A
set_property PROGRAM.FILE {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1658] variable ferr is driven by invalid combination of procedural drivers [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:29]
WARNING: [VRFC 10-2066] ferr driven by this always_ff block should not be driven by any other process [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Sep 21 09:41:22 2017] Launched synth_1...
Run output will be captured here: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/synth_1/runme.log
[Thu Sep 21 09:41:22 2017] Launched impl_1...
Run output will be captured here: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/impl_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/xsim.dir/receiver_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 09:41:31 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "receiver_bench_behav -key {Behavioral:sim_1:Functional:receiver_bench} -tclbatch {receiver_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source receiver_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'receiver_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ms
run 10 ms
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
run 10 ms
run 10 ms
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
run 10 ms
run 10 ms
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
run 10 ms
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
run 10 ms
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
run 10 ms
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
run 10 ms
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
run 10 ms
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Sep 21 10:21:57 2017] Launched synth_1...
Run output will be captured here: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/synth_1/runme.log
[Thu Sep 21 10:21:57 2017] Launched impl_1...
Run output will be captured here: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/xsim.dir/receiver_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 10:30:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "receiver_bench_behav -key {Behavioral:sim_1:Functional:receiver_bench} -tclbatch {receiver_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source receiver_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'receiver_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ms
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'receiver_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
"xvlog -m64 --relax -prj receiver_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 60909ac0284d4bc8aca8621b6e07218e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot receiver_bench_behav xil_defaultlib.receiver_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver_fsm
Compiling module xil_defaultlib.receiver_top_default
Compiling module xil_defaultlib.receiver_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot receiver_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:81
run 10 ms
run 10 ms
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Sep 21 10:39:16 2017] Launched synth_1...
Run output will be captured here: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/synth_1/runme.log
[Thu Sep 21 10:39:16 2017] Launched impl_1...
Run output will be captured here: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.runs/impl_1/runme.log
