library verilog;
use verilog.vl_types.all;
entity TPLSRAM_2112Byte is
    port(
        CLK             : in     vl_logic;
        RADDR           : in     vl_logic_vector(9 downto 0);
        WADDR           : in     vl_logic_vector(9 downto 0);
        WD              : in     vl_logic_vector(31 downto 0);
        WEN             : in     vl_logic;
        RD              : out    vl_logic_vector(31 downto 0)
    );
end TPLSRAM_2112Byte;
