msg	,	V_9
pr_debug	,	F_13
ENOMEM	,	V_45
of_clk_add_provider	,	F_22
"%s: set rate=%ldkHz\n"	,	L_2
data	,	V_7
ACPU_DFS_CUR_FREQ	,	V_5
new_rate	,	V_33
hi6220_mbox_data	,	V_6
"%s: un-supported clock id %d\n"	,	L_1
dev_dbg	,	F_23
mbox	,	V_16
clk_init_data	,	V_38
UINT_MAX	,	V_19
hw	,	V_26
pdev	,	V_36
HI6220_MBOX_FREQ	,	V_10
dev	,	V_31
u32	,	T_1
of_clk_src_simple_get	,	V_57
"Registered clock '%s'\n"	,	L_8
id	,	V_29
mbox_send_message	,	F_5
ret	,	V_34
init	,	V_39
stub_clk	,	V_2
clk	,	V_40
hi6220_stub_clk_init	,	F_24
regmap_read	,	F_2
platform_driver_register	,	F_25
HI6220_STUB_ACPU0	,	V_30
"failed get mailbox channel\n"	,	L_5
hi6220_stub_clk	,	V_1
PTR_ERR	,	F_19
dfs_map	,	V_4
hi6220_acpu_set_freq	,	F_3
ops	,	V_52
ACPU_DFS_FLAG	,	V_21
__func__	,	V_32
name	,	V_51
of_node	,	V_43
tx_block	,	V_48
"acpu0"	,	L_6
cmd	,	V_11
GFP_KERNEL	,	V_44
tx_tout	,	V_49
device	,	V_37
devm_clk_register	,	F_21
hi6220_acpu_get_freq	,	F_1
max_freq	,	V_20
devm_kzalloc	,	F_16
syscon_regmap_lookup_by_phandle	,	F_17
ACPU_DFS_FREQ_MAX	,	V_24
np	,	V_42
limit_freq	,	V_18
hi6220_stub_clk_recalc_rate	,	F_9
to_stub_clk	,	F_10
freq	,	V_3
limit_flag	,	V_17
flags	,	V_55
device_node	,	V_41
dev_err	,	F_11
ACPU_DFS_LOCK_FLAG	,	V_22
min	,	F_7
"hisilicon,hi6220-clk-sram"	,	L_3
parent_rate	,	V_27
hi6220_stub_clk_probe	,	F_15
rate	,	V_28
regmap_write	,	F_4
hi6220_acpu_round_freq	,	F_6
HI6220_MBOX_OBJ_AP	,	V_14
hi6220_stub_clk_set_rate	,	F_12
knows_txdone	,	V_50
hi6220_stub_clk_ops	,	V_53
clk_hw	,	V_25
tx_done	,	V_47
hi6220_stub_clk_round_rate	,	F_14
mbox_request_channel	,	F_20
src	,	V_15
hi6220_stub_clk_driver	,	V_58
WARN_ON	,	F_8
cl	,	V_46
"failed to register OF clock provider\n"	,	L_7
num_parents	,	V_54
"failed to get sram regmap\n"	,	L_4
ACPU_DFS_FREQ_LMT	,	V_23
CLK_IS_ROOT	,	V_56
obj	,	V_13
__init	,	T_2
HI6220_MBOX_CMD_SET	,	V_12
platform_device	,	V_35
ACPU_DFS_FREQ_REQ	,	V_8
IS_ERR	,	F_18
