{
  "abstract": [
    {
      "text": "The value that controls whether any execution of TPAUSE, UMONITOR, or UMWAIT instrucitons generate an illegal opcode exception.",
      "type": "text"
    }
  ],
  "documentVersion": 0,
  "hierarchy": {
    "paths": [
      [
        "doc://com.apple.documentation/documentation/technologies",
        "doc://com.apple.documentation/documentation/hypervisor",
        "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac",
        "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/virtual_machine_control_structure_vmcs",
        "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/virtual_machine_control_structure_vmcs/1469645-vmx_capabilities"
      ]
    ]
  },
  "identifier": {
    "interfaceLanguage": "swift",
    "url": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_user_wait_pause"
  },
  "kind": "symbol",
  "legacy_identifier": 3553322,
  "legalNotices": {
    "copyright": "Copyright &copy; 2025 Apple Inc. All rights reserved.",
    "privacyPolicy": "https://www.apple.com/privacy/privacy-policy",
    "termsOfUse": "https://www.apple.com/legal/internet-services/terms/site.html"
  },
  "metadata": {
    "externalID": "c:@Ea@PIN_BASED_INTR@CPU_BASED2_USER_WAIT_PAUSE",
    "fragments": [
      {
        "kind": "text",
        "text": "var "
      },
      {
        "kind": "identifier",
        "text": "CPU_BASED2_USER_WAIT_PAUSE"
      },
      {
        "kind": "text",
        "text": ": UInt32"
      }
    ],
    "modules": [
      {
        "name": "Hypervisor"
      }
    ],
    "platforms": [
      {
        "current": "15.4",
        "introducedAt": "11.0",
        "name": "macOS"
      }
    ],
    "role": "symbol",
    "roleHeading": "Global Variable",
    "symbolKind": "data",
    "title": "CPU_BASED2_USER_WAIT_PAUSE"
  },
  "primaryContentSections": [
    {
      "declarations": [
        {
          "languages": [
            "swift"
          ],
          "platforms": [
            "macOS"
          ],
          "tokens": [
            {
              "kind": "keyword",
              "text": "var"
            },
            {
              "kind": "text",
              "text": " "
            },
            {
              "kind": "identifier",
              "text": "CPU_BASED2_USER_WAIT_PAUSE"
            },
            {
              "kind": "text",
              "text": ": "
            },
            {
              "identifier": "doc://com.apple.Swift/documentation/Swift/UInt32",
              "kind": "typeIdentifier",
              "preciseIdentifier": "s:s6UInt32V",
              "text": "UInt32"
            },
            {
              "kind": "text",
              "text": " { "
            },
            {
              "kind": "keyword",
              "text": "get"
            },
            {
              "kind": "text",
              "text": " }"
            }
          ]
        }
      ],
      "kind": "declarations"
    },
    {
      "content": [
        {
          "anchor": "discussion",
          "level": 2,
          "text": "Discussion",
          "type": "heading"
        },
        {
          "inlineContent": [
            {
              "text": "Must be ",
              "type": "text"
            },
            {
              "code": "0",
              "type": "codeVoice"
            },
            {
              "text": ".",
              "type": "text"
            }
          ],
          "type": "paragraph"
        }
      ],
      "kind": "content"
    }
  ],
  "references": {
    "doc://com.apple.Swift/documentation/Swift/UInt32": {
      "identifier": "doc://com.apple.Swift/documentation/Swift/UInt32",
      "kind": "symbol",
      "role": "symbol",
      "title": "UInt32",
      "type": "topic",
      "url": "/documentation/swift/uint32"
    },
    "doc://com.apple.documentation/documentation/hypervisor": {
      "identifier": "doc://com.apple.documentation/documentation/hypervisor",
      "kind": "symbol",
      "role": "collection",
      "title": "Hypervisor",
      "type": "topic",
      "url": "/documentation/hypervisor"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_apic_reg_virt": {
      "abstract": [
        {
          "text": "This value controls whether the logical processor virtualizes certain advanced programmable interrupt controller (APIC) accesses.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_APIC_REG_VIRT"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_apic_reg_virt",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_APIC_REG_VIRT",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_apic_reg_virt"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_desc_table": {
      "abstract": [
        {
          "text": "The value that controls whether executions of descriptor table instructions cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_DESC_TABLE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_desc_table",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_DESC_TABLE",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_desc_table"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_encls_exit_map": {
      "abstract": [
        {
          "text": "The value that controls whether executions of Enclave Instruction Leaf Functions (ENCLS) cause examination of the ENCLS-exiting bitmap to determine whether the instruction causes a VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_ENCLS_EXIT_MAP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_encls_exit_map",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_ENCLS_EXIT_MAP",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_encls_exit_map"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_enclv_exit_map": {
      "abstract": [
        {
          "text": "The value that controls whether executions of an enclave VMM function instruction (ENCLV) checks the ENCLV-exiting bitmap to determine whether the instruction causes a VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_ENCLV_EXIT_MAP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_enclv_exit_map",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_ENCLV_EXIT_MAP",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_enclv_exit_map"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept": {
      "abstract": [
        {
          "text": "The value that controls enabling extended page tables (EPT).",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_EPT"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_EPT",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_ept"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept_mode_based_exec": {
      "abstract": [
        {
          "text": "The value that controls whether to base extended page table (EPT) execute permissions on whether access to a linear address is supervisor or user mode.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_EPT_MODE_BASED_EXEC"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept_mode_based_exec",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_EPT_MODE_BASED_EXEC",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_ept_mode_based_exec"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept_subpage_write": {
      "abstract": [
        {
          "text": "The value that controls whether extended page table (EPT) write permissions specify granularity of 128 bytes.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_EPT_SUBPAGE_WRITE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept_subpage_write",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_EPT_SUBPAGE_WRITE",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_ept_subpage_write"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept_ve": {
      "abstract": [
        {
          "text": "The value that controls whether extended page table (EPT) violations cause virtualization exceptions instead of VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_EPT_VE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept_ve",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_EPT_VE",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_ept_ve"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_invpcid": {
      "abstract": [
        {
          "text": "The value that controls whether any execution of the Invalidate Process-Context Identifier instruction (INVPCID) causes an invalid opcode exception.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_INVPCID"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_invpcid",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_INVPCID",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_invpcid"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pause_loop": {
      "abstract": [
        {
          "text": "The value that controls whether a series of executions of the PAUSE instruction can cause a VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_PAUSE_LOOP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pause_loop",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_PAUSE_LOOP",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_pause_loop"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pml": {
      "abstract": [
        {
          "text": "The value that controls whether an access to a guest-physical address that sets an extended page table (EPT) dirty bit also adds an entry to the page-modification log.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_PML"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pml",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_PML",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_pml"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pt_conceal_vmx": {
      "abstract": [
        {
          "text": "The value that controls whether the processor trace facility suppresses information that the processor was in VMX non-root operation.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_PT_CONCEAL_VMX"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pt_conceal_vmx",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_PT_CONCEAL_VMX",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_pt_conceal_vmx"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pt_guest_physical": {
      "abstract": [
        {
          "text": "The value that controls whether to treat all output addresses used by Intel Processor Trace as guest-physical addresses and translated using the extended page table.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_PT_GUEST_PHYSICAL"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pt_guest_physical",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_PT_GUEST_PHYSICAL",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_pt_guest_physical"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_rdrand": {
      "abstract": [
        {
          "text": "The value that controls whether executions of the hardware random number generator instruction (RDRAND) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_RDRAND"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_rdrand",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_RDRAND",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_rdrand"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_rdseed": {
      "abstract": [
        {
          "text": "The value that controls whether executions of random number generator instructions (RDSEED) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_RDSEED"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_rdseed",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_RDSEED",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_rdseed"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_rdtscp": {
      "abstract": [
        {
          "text": "The value that controls whether any execution of read timestamp-counter and processor ID instruction (RDTSCP) causes an invalid-opcode exception.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_RDTSCP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_rdtscp",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_RDTSCP",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_rdtscp"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_tsc_scaling": {
      "abstract": [
        {
          "text": "The value that controls whether the execution of various read time stamp counters and read model-specific registers that read from the IA32 timestamp counter model specific register return a value modified by the TSC multiplier field.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_TSC_SCALING"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_tsc_scaling",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_TSC_SCALING",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_tsc_scaling"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_unrestricted": {
      "abstract": [
        {
          "text": "The value that controls whether guest software may run in unpaged protected mode or in real address mode.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_UNRESTRICTED"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_unrestricted",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_UNRESTRICTED",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_unrestricted"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_user_wait_pause": {
      "abstract": [
        {
          "text": "The value that controls whether any execution of TPAUSE, UMONITOR, or UMWAIT instrucitons generate an illegal opcode exception.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_USER_WAIT_PAUSE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_user_wait_pause",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_USER_WAIT_PAUSE",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_user_wait_pause"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_virt_intr_delivery": {
      "abstract": [
        {
          "text": "The value that enables evaluation and delivery of pending virtual interrupts and emulation of writes to the APIC registers that control interrupt prioritization.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_VIRT_INTR_DELIVERY"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_virt_intr_delivery",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_VIRT_INTR_DELIVERY",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_virt_intr_delivery"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_virtual_apic": {
      "abstract": [
        {
          "text": "The value that controls whether the logical processor provides special treatment for access to the Advanced Programmable Interrupt Controller (APIC).",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_VIRTUAL_APIC"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_virtual_apic",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_VIRTUAL_APIC",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_virtual_apic"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_vmcs_shadow": {
      "abstract": [
        {
          "text": "The value that controls whether execution of VMREAD and VMWRITE in VMX non-root operation may access a shadow VMCS instead of causing a VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_VMCS_SHADOW"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_vmcs_shadow",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_VMCS_SHADOW",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_vmcs_shadow"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_vmfunc": {
      "abstract": [
        {
          "text": "The value that enables use of the “Invoke VM function” (VMFUNC) instruction in VMX non-root operation.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_VMFUNC"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_vmfunc",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_VMFUNC",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_vmfunc"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_vpid": {
      "abstract": [
        {
          "text": "The value that controls the association of cached translations of linear addresses with a virtual processor identifier (VPID).",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_VPID"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_vpid",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_VPID",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_vpid"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_wbinvd": {
      "abstract": [
        {
          "text": "The value that controls whether executions of the Invalidate Cache with Writeback instruction (WBINVD) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_WBINVD"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_wbinvd",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_WBINVD",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_wbinvd"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_x2apic": {
      "abstract": [
        {
          "text": "The value that controls the logical processor’s treatment of reading/writing of Model Specific Registers to APIC MSRs.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_X2APIC"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_x2apic",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_X2APIC",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_x2apic"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_xsaves_xrstors": {
      "abstract": [
        {
          "text": "The value that controls whether any execution of save or restore state instructions (XSAVES or XRSTORS) causes an invalid opcode exception.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED2_XSAVES_XRSTORS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_xsaves_xrstors",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED2_XSAVES_XRSTORS",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based2_xsaves_xrstors"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr3_load": {
      "abstract": [
        {
          "text": "The value that controls whether executions of MOV to Control Register 3 (CR3) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_CR3_LOAD"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr3_load",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_CR3_LOAD",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_cr3_load"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr3_store": {
      "abstract": [
        {
          "text": "The value that controls whether executions of MOV from Control Register 3 (CR3) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_CR3_STORE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr3_store",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_CR3_STORE",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_cr3_store"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr8_load": {
      "abstract": [
        {
          "text": "The value that controls whether executions of MOV to Control Register 8 (CR8) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_CR8_LOAD"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr8_load",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_CR8_LOAD",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_cr8_load"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr8_store": {
      "abstract": [
        {
          "text": "The value that controls whether executions of MOV from Control Register 8 (CR8) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_CR8_STORE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr8_store",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_CR8_STORE",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_cr8_store"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_hlt": {
      "abstract": [
        {
          "text": "The value that controls whether the execution of HALT instructions cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_HLT"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_hlt",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_HLT",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_hlt"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_invlpg": {
      "abstract": [
        {
          "text": "The value that controls whether the execution of invalid page instructions (INVLPG) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_INVLPG"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_invlpg",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_INVLPG",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_invlpg"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_io_bitmaps": {
      "abstract": [
        {
          "text": "The value that controls whether to use I/O bitmaps to restrict executions of I/O instructions.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_IO_BITMAPS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_io_bitmaps",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_IO_BITMAPS",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_io_bitmaps"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_irq_wnd": {
      "abstract": [
        {
          "text": "The value that controls whether a VM exits at the beginning of any instruction where there’s no blocking of interrupts and the interrupt flag is 1.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_IRQ_WND"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_irq_wnd",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_IRQ_WND",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_irq_wnd"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_monitor": {
      "abstract": [
        {
          "text": "The value that controls whether executions of the Set Up Monitor Address instruction (MONITOR) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_MONITOR"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_monitor",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_MONITOR",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_monitor"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_mov_dr": {
      "abstract": [
        {
          "text": "The value that controls whether executions of MOV to or from Debug Registers (DR) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_MOV_DR"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_mov_dr",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_MOV_DR",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_mov_dr"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_msr_bitmaps": {
      "abstract": [
        {
          "text": "The value that controls use of whether Model Specific Register (MSR) bitmaps to control execution of the read-from and write-to MSR instructions.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_MSR_BITMAPS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_msr_bitmaps",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_MSR_BITMAPS",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_msr_bitmaps"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_mtf": {
      "abstract": [
        {
          "text": "The value that controls enabling the monitor trap flag debugging feature.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_MTF"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_mtf",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_MTF",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_mtf"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_mwait": {
      "abstract": [
        {
          "text": "The value that controls whether the execution of Monitor Wait instructions (MWAIT) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_MWAIT"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_mwait",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_MWAIT",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_mwait"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_pause": {
      "abstract": [
        {
          "text": "The value that controls whether executions of spin-wait loop (PAUSE) instruction causes VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_PAUSE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_pause",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_PAUSE",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_pause"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_rdpmc": {
      "abstract": [
        {
          "text": "The value that controls whether the execution of Read Performance Monitoring Counters instructions (RDPMC) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_RDPMC"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_rdpmc",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_RDPMC",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_rdpmc"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_rdtsc": {
      "abstract": [
        {
          "text": "The value that controls whether the execution of Read Timestamp-Counter instructions (RDTSC) cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_RDTSC"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_rdtsc",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_RDTSC",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_rdtsc"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_secondary_ctls": {
      "abstract": [
        {
          "text": "The value that conntrols use of the secondary processor-based VM-execution controls.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_SECONDARY_CTLS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_secondary_ctls",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_SECONDARY_CTLS",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_secondary_ctls"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_tpr_shadow": {
      "abstract": [
        {
          "text": "The value that controls enabling Task Priority Register (TPR) virtualization and other APIC-virtualization features.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_TPR_SHADOW"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_tpr_shadow",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_TPR_SHADOW",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_tpr_shadow"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_tsc_offset": {
      "abstract": [
        {
          "text": "The value that controls whether reading the timestamp-counter MSRs changes depending on the value of the timestamp-counter offset field.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_TSC_OFFSET"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_tsc_offset",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_TSC_OFFSET",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_tsc_offset"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_uncond_io": {
      "abstract": [
        {
          "text": "The value that controls whether executions of various I/O instructions cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_UNCOND_IO"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_uncond_io",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_UNCOND_IO",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_uncond_io"
    },
    "doc://com.apple.documentation/documentation/hypervisor/cpu_based_virtual_nmi_wnd": {
      "abstract": [
        {
          "text": "The value that controls if a VM exit occurs at the beginning of any instruction if there’s no virtual-NMI blocking.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "CPU_BASED_VIRTUAL_NMI_WND"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/cpu_based_virtual_nmi_wnd",
      "kind": "symbol",
      "role": "symbol",
      "title": "CPU_BASED_VIRTUAL_NMI_WND",
      "type": "topic",
      "url": "/documentation/hypervisor/cpu_based_virtual_nmi_wnd"
    },
    "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac": {
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac",
      "kind": "article",
      "role": "collectionGroup",
      "title": "Intel-based Mac",
      "type": "topic",
      "url": "/documentation/hypervisor/intel-based_mac"
    },
    "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/virtual_machine_control_structure_vmcs": {
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/virtual_machine_control_structure_vmcs",
      "kind": "article",
      "role": "collectionGroup",
      "title": "Virtual Machine Control Structure (VMCS)",
      "type": "topic",
      "url": "/documentation/hypervisor/intel-based_mac/virtual_machine_control_structure_vmcs"
    },
    "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/virtual_machine_control_structure_vmcs/1469645-vmx_capabilities": {
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/virtual_machine_control_structure_vmcs/1469645-vmx_capabilities",
      "kind": "article",
      "role": "collectionGroup",
      "title": "VMX Capabilities",
      "type": "topic",
      "url": "/documentation/hypervisor/intel-based_mac/virtual_machine_control_structure_vmcs/1469645-vmx_capabilities"
    },
    "doc://com.apple.documentation/documentation/hypervisor/pin_based_intr": {
      "abstract": [
        {
          "text": "The value that controls whether external interrupts cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "PIN_BASED_INTR"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/pin_based_intr",
      "kind": "symbol",
      "role": "symbol",
      "title": "PIN_BASED_INTR",
      "type": "topic",
      "url": "/documentation/hypervisor/pin_based_intr"
    },
    "doc://com.apple.documentation/documentation/hypervisor/pin_based_nmi": {
      "abstract": [
        {
          "text": "The value that controls whether external non-maskable interrupts cause VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "PIN_BASED_NMI"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/pin_based_nmi",
      "kind": "symbol",
      "role": "symbol",
      "title": "PIN_BASED_NMI",
      "type": "topic",
      "url": "/documentation/hypervisor/pin_based_nmi"
    },
    "doc://com.apple.documentation/documentation/hypervisor/pin_based_posted_intr": {
      "abstract": [
        {
          "text": "The value that controls whether the processor gives special treatment to interrupts with posted-interrupt notification vectors.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "PIN_BASED_POSTED_INTR"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/pin_based_posted_intr",
      "kind": "symbol",
      "role": "symbol",
      "title": "PIN_BASED_POSTED_INTR",
      "type": "topic",
      "url": "/documentation/hypervisor/pin_based_posted_intr"
    },
    "doc://com.apple.documentation/documentation/hypervisor/pin_based_preemption_timer": {
      "abstract": [
        {
          "text": "The value that controls whether the VMX-preemption timer counts down in VMX non-root operation.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "PIN_BASED_PREEMPTION_TIMER"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/pin_based_preemption_timer",
      "kind": "symbol",
      "role": "symbol",
      "title": "PIN_BASED_PREEMPTION_TIMER",
      "type": "topic",
      "url": "/documentation/hypervisor/pin_based_preemption_timer"
    },
    "doc://com.apple.documentation/documentation/hypervisor/pin_based_virtual_nmi": {
      "abstract": [
        {
          "text": "The value that controls blocking of non-maskable interrupts.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "PIN_BASED_VIRTUAL_NMI"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/pin_based_virtual_nmi",
      "kind": "symbol",
      "role": "symbol",
      "title": "PIN_BASED_VIRTUAL_NMI",
      "type": "topic",
      "url": "/documentation/hypervisor/pin_based_virtual_nmi"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmentry_deactivate_dual_monitor": {
      "abstract": [
        {
          "text": "The value that controls whether the treatment of SMIs and system-management mode (SMM) is in effect after the VM entry.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMENTRY_DEACTIVATE_DUAL_MONITOR"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmentry_deactivate_dual_monitor",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMENTRY_DEACTIVATE_DUAL_MONITOR",
      "type": "topic",
      "url": "/documentation/hypervisor/vmentry_deactivate_dual_monitor"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmentry_guest_ia32e": {
      "abstract": [
        {
          "text": "The value that controls whether the logical processor is in IA-32e mode after VM entry.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMENTRY_GUEST_IA32E"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmentry_guest_ia32e",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMENTRY_GUEST_IA32E",
      "type": "topic",
      "url": "/documentation/hypervisor/vmentry_guest_ia32e"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_cet_state": {
      "abstract": [
        {
          "text": "The value that controls whether to load CET-related model specific registers and SPP on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMENTRY_LOAD_CET_STATE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_cet_state",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMENTRY_LOAD_CET_STATE",
      "type": "topic",
      "url": "/documentation/hypervisor/vmentry_load_cet_state"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_dbg_controls": {
      "abstract": [
        {
          "text": "The value that controls whetherto load Debug Register 7 and the IA32_DEBUGCTL model specific register (MSR) on VM entry.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMENTRY_LOAD_DBG_CONTROLS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_dbg_controls",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMENTRY_LOAD_DBG_CONTROLS",
      "type": "topic",
      "url": "/documentation/hypervisor/vmentry_load_dbg_controls"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_efer": {
      "abstract": [
        {
          "text": "The value that determines whether to load the IA32_EFER model specific register on VM entry.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMENTRY_LOAD_EFER"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_efer",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMENTRY_LOAD_EFER",
      "type": "topic",
      "url": "/documentation/hypervisor/vmentry_load_efer"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_bndcfgs": {
      "abstract": [
        {
          "text": "The value that controls whether to load the IA32_BNDCFGS model specific register on VM entry.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMENTRY_LOAD_IA32_BNDCFGS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_bndcfgs",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMENTRY_LOAD_IA32_BNDCFGS",
      "type": "topic",
      "url": "/documentation/hypervisor/vmentry_load_ia32_bndcfgs"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_pat": {
      "abstract": [
        {
          "text": "The value that controls whether to load the IA32_PAT model specific register on VM entry.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMENTRY_LOAD_IA32_PAT"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_pat",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMENTRY_LOAD_IA32_PAT",
      "type": "topic",
      "url": "/documentation/hypervisor/vmentry_load_ia32_pat"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_perf_global_ctrl": {
      "abstract": [
        {
          "text": "The value that controls whether to load the IA32_PERF_GLOBAL_CTRL model specific register on VM entry.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMENTRY_LOAD_IA32_PERF_GLOBAL_CTRL"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_perf_global_ctrl",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMENTRY_LOAD_IA32_PERF_GLOBAL_CTRL",
      "type": "topic",
      "url": "/documentation/hypervisor/vmentry_load_ia32_perf_global_ctrl"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_rtit_ctl": {
      "abstract": [
        {
          "text": "The value that controls whether to clear the IA32_RTIT_CTL model specific register (MSR) on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMENTRY_LOAD_IA32_RTIT_CTL"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_rtit_ctl",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMENTRY_LOAD_IA32_RTIT_CTL",
      "type": "topic",
      "url": "/documentation/hypervisor/vmentry_load_ia32_rtit_ctl"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmentry_pt_conceal_vmx": {
      "abstract": [
        {
          "text": "The value that controls whether the Intel Processor Trace produces a paging information packet (PIP) on a VM entry or a VMCS packet on a VM entry that returns from system-management mode.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMENTRY_PT_CONCEAL_VMX"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmentry_pt_conceal_vmx",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMENTRY_PT_CONCEAL_VMX",
      "type": "topic",
      "url": "/documentation/hypervisor/vmentry_pt_conceal_vmx"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmentry_smm": {
      "abstract": [
        {
          "text": "The value that controls whether the logical processor is in system-management mode (SMM) after VM entry.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMENTRY_SMM"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmentry_smm",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMENTRY_SMM",
      "type": "topic",
      "url": "/documentation/hypervisor/vmentry_smm"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_ack_intr": {
      "abstract": [
        {
          "text": "The value that controls whether the logical processor sends an acknowledgement to the interrupt controller when the VM exits.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_ACK_INTR"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_ack_intr",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_ACK_INTR",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_ack_intr"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_clear_ia32_bndcfgs": {
      "abstract": [
        {
          "text": "The value that controls whether to clear the IA32_BNDCFGS model specific register on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_CLEAR_IA32_BNDCFGS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_clear_ia32_bndcfgs",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_CLEAR_IA32_BNDCFGS",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_clear_ia32_bndcfgs"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_clear_ia32_rtit_ctl": {
      "abstract": [
        {
          "text": "The value that controls whether to clear the IA32_RTIT_CTL model specific register (MSR) on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_CLEAR_IA32_RTIT_CTL"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_clear_ia32_rtit_ctl",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_CLEAR_IA32_RTIT_CTL",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_clear_ia32_rtit_ctl"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_host_ia32e": {
      "abstract": [
        {
          "text": "This value controls, on processors that support Intel 64 architecture, whether a logical processor is in 64-bit mode after the next VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_HOST_IA32E"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_host_ia32e",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_HOST_IA32E",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_host_ia32e"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_cet_state": {
      "abstract": [
        {
          "text": "The value that controls whether to load CET-related MSRs and SPP on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_LOAD_CET_STATE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_cet_state",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_LOAD_CET_STATE",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_load_cet_state"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_efer": {
      "abstract": [
        {
          "text": "The value that controls whether to load the IA32_EFER MSR on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_LOAD_EFER"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_efer",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_LOAD_EFER",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_load_efer"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_ia32_pat": {
      "abstract": [
        {
          "text": "The value that controls whether to load the IA32_EFER mode specific register on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_LOAD_IA32_PAT"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_ia32_pat",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_LOAD_IA32_PAT",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_load_ia32_pat"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_ia32_perf_global_ctrl": {
      "abstract": [
        {
          "text": "The value that controls whether to load the IA32_PERF_GLOBAL_CTRL model specific register on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_LOAD_IA32_PERF_GLOBAL_CTRL"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_ia32_perf_global_ctrl",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_LOAD_IA32_PERF_GLOBAL_CTRL",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_load_ia32_perf_global_ctrl"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_pt_conceal_vmx": {
      "abstract": [
        {
          "text": "The value that controls whether the Intel Processor Trace produces a paging information packet on VM exit or a VMCS packet on SMM VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_PT_CONCEAL_VMX"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_pt_conceal_vmx",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_PT_CONCEAL_VMX",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_pt_conceal_vmx"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_dbg_controls": {
      "abstract": [
        {
          "text": "Thievalue that controls whether to save debug register 7 DR7 and the IA32 debug control DEBUGCTL MSR on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_SAVE_DBG_CONTROLS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_dbg_controls",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_SAVE_DBG_CONTROLS",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_save_dbg_controls"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_efer": {
      "abstract": [
        {
          "text": "The value that controls whether to save the IA32_EFER MSR on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_SAVE_EFER"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_efer",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_SAVE_EFER",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_save_efer"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_ia32_pat": {
      "abstract": [
        {
          "text": "The value that controls whether to save the IA32_EFER model specific register on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_SAVE_IA32_PAT"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_ia32_pat",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_SAVE_IA32_PAT",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_save_ia32_pat"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_vmx_timer": {
      "abstract": [
        {
          "text": "The value that controls whether to save the value of the VMX-preemption timer on VM exit.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMEXIT_SAVE_VMX_TIMER"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_vmx_timer",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMEXIT_SAVE_VMX_TIMER",
      "type": "topic",
      "url": "/documentation/hypervisor/vmexit_save_vmx_timer"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmx_ept_vpid_support_ad": {
      "abstract": [
        {
          "text": "The value that controls if extended page tables (EPT) support accessed and dirty flags.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMX_EPT_VPID_SUPPORT_AD"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmx_ept_vpid_support_ad",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMX_EPT_VPID_SUPPORT_AD",
      "type": "topic",
      "url": "/documentation/hypervisor/vmx_ept_vpid_support_ad"
    },
    "doc://com.apple.documentation/documentation/hypervisor/vmx_ept_vpid_support_exonly": {
      "abstract": [
        {
          "text": "The value that controls whether extended page tables (EPT) support execute-only translations.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "VMX_EPT_VPID_SUPPORT_EXONLY"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/vmx_ept_vpid_support_exonly",
      "kind": "symbol",
      "role": "symbol",
      "title": "VMX_EPT_VPID_SUPPORT_EXONLY",
      "type": "topic",
      "url": "/documentation/hypervisor/vmx_ept_vpid_support_exonly"
    },
    "doc://com.apple.documentation/documentation/technologies": {
      "identifier": "doc://com.apple.documentation/documentation/technologies",
      "kind": "technologies",
      "title": "Technologies",
      "type": "topic",
      "url": "/documentation/technologies"
    }
  },
  "schemaVersion": {
    "major": 0,
    "minor": 3,
    "patch": 0
  },
  "sections": [],
  "seeAlsoSections": [
    {
      "generated": true,
      "identifiers": [
        "doc://com.apple.documentation/documentation/hypervisor/pin_based_intr",
        "doc://com.apple.documentation/documentation/hypervisor/pin_based_nmi",
        "doc://com.apple.documentation/documentation/hypervisor/pin_based_virtual_nmi",
        "doc://com.apple.documentation/documentation/hypervisor/pin_based_preemption_timer",
        "doc://com.apple.documentation/documentation/hypervisor/pin_based_posted_intr",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_irq_wnd",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_tsc_offset",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_hlt",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_invlpg",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_mwait",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_rdpmc",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_rdtsc",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr3_load",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr3_store",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr8_load",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_cr8_store",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_tpr_shadow",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_virtual_nmi_wnd",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_mov_dr",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_uncond_io",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_io_bitmaps",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_mtf",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_msr_bitmaps",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_monitor",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_pause",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based_secondary_ctls",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_virtual_apic",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_desc_table",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_rdtscp",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_x2apic",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_vpid",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_wbinvd",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_unrestricted",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_apic_reg_virt",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_virt_intr_delivery",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pause_loop",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_rdrand",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_invpcid",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_vmfunc",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_vmcs_shadow",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_encls_exit_map",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_rdseed",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pml",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept_ve",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pt_conceal_vmx",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_xsaves_xrstors",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept_mode_based_exec",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_ept_subpage_write",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_pt_guest_physical",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_tsc_scaling",
        "doc://com.apple.documentation/documentation/hypervisor/cpu_based2_enclv_exit_map",
        "doc://com.apple.documentation/documentation/hypervisor/vmx_ept_vpid_support_ad",
        "doc://com.apple.documentation/documentation/hypervisor/vmx_ept_vpid_support_exonly",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_dbg_controls",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_host_ia32e",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_ia32_perf_global_ctrl",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_ack_intr",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_ia32_pat",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_ia32_pat",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_efer",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_efer",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_save_vmx_timer",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_clear_ia32_bndcfgs",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_pt_conceal_vmx",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_clear_ia32_rtit_ctl",
        "doc://com.apple.documentation/documentation/hypervisor/vmexit_load_cet_state",
        "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_dbg_controls",
        "doc://com.apple.documentation/documentation/hypervisor/vmentry_guest_ia32e",
        "doc://com.apple.documentation/documentation/hypervisor/vmentry_smm",
        "doc://com.apple.documentation/documentation/hypervisor/vmentry_deactivate_dual_monitor",
        "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_perf_global_ctrl",
        "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_pat",
        "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_efer",
        "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_bndcfgs",
        "doc://com.apple.documentation/documentation/hypervisor/vmentry_pt_conceal_vmx",
        "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_ia32_rtit_ctl",
        "doc://com.apple.documentation/documentation/hypervisor/vmentry_load_cet_state"
      ],
      "title": "Capabilities"
    }
  ],
  "variants": [
    {
      "paths": [
        "documentation/hypervisor/1469645-vmx_capabilities/cpu_based2_user_wait_pause"
      ],
      "traits": [
        {
          "interfaceLanguage": "occ"
        }
      ]
    },
    {
      "paths": [
        "documentation/hypervisor/cpu_based2_user_wait_pause"
      ],
      "traits": [
        {
          "interfaceLanguage": "swift"
        }
      ]
    }
  ]
}
