{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511303157350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511303157364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 16:25:57 2017 " "Processing started: Tue Nov 21 16:25:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511303157364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511303157364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_task3 -c ring_count_3bit_sys " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_task3 -c ring_count_3bit_sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511303157364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511303162375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511303162376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/ece 370/clock divider/divide_by_50_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g:/ece 370/clock divider/divide_by_50_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_by_50_counter-behavior " "Found design unit 1: divide_by_50_counter-behavior" {  } { { "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511303180006 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_by_50_counter " "Found entity 1: divide_by_50_counter" {  } { { "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511303180006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511303180006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/ece 370/clock divider/divide_by_10_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g:/ece 370/clock divider/divide_by_10_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_by_10_counter-behavior " "Found design unit 1: divide_by_10_counter-behavior" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511303180099 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_by_10_counter " "Found entity 1: divide_by_10_counter" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511303180099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511303180099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/ece 370/clock divider/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g:/ece 370/clock divider/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behavior " "Found design unit 1: clock_divider-behavior" {  } { { "G:/ECE 370/Clock Divider/clock_divider.vhd" "" { Text "G:/ECE 370/Clock Divider/clock_divider.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511303180193 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "G:/ECE 370/Clock Divider/clock_divider.vhd" "" { Text "G:/ECE 370/Clock Divider/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511303180193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511303180193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_count_nbit-behavior " "Found design unit 1: ring_count_nbit-behavior" {  } { { "../task 2/ring_count_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511303180296 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_count_nbit " "Found entity 1: ring_count_nbit" {  } { { "../task 2/ring_count_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511303180296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511303180296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_count_3bit_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_count_3bit_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_count_3bit_sys-structure " "Found design unit 1: ring_count_3bit_sys-structure" {  } { { "ring_count_3bit_sys.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511303180397 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_count_3bit_sys " "Found entity 1: ring_count_3bit_sys" {  } { { "ring_count_3bit_sys.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511303180397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511303180397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ring_count_3bit_sys " "Elaborating entity \"ring_count_3bit_sys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511303180650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ring_count_nbit ring_count_nbit:ring3 A:behavior " "Elaborating entity \"ring_count_nbit\" using architecture \"A:behavior\" for hierarchy \"ring_count_nbit:ring3\"" {  } { { "ring_count_3bit_sys.vhd" "ring3" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511303180696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_divider clock_divider:clk_div A:behavior " "Elaborating entity \"clock_divider\" using architecture \"A:behavior\" for hierarchy \"clock_divider:clk_div\"" {  } { { "ring_count_3bit_sys.vhd" "clk_div" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511303180740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divide_by_50_counter clock_divider:clk_div\|divide_by_50_counter:cnt6 A:behavior " "Elaborating entity \"divide_by_50_counter\" using architecture \"A:behavior\" for hierarchy \"clock_divider:clk_div\|divide_by_50_counter:cnt6\"" {  } { { "G:/ECE 370/Clock Divider/clock_divider.vhd" "cnt6" { Text "G:/ECE 370/Clock Divider/clock_divider.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511303180796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divide_by_10_counter clock_divider:clk_div\|divide_by_10_counter:cnt5 A:behavior " "Elaborating entity \"divide_by_10_counter\" using architecture \"A:behavior\" for hierarchy \"clock_divider:clk_div\|divide_by_10_counter:cnt5\"" {  } { { "G:/ECE 370/Clock Divider/clock_divider.vhd" "cnt5" { Text "G:/ECE 370/Clock Divider/clock_divider.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511303180850 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../task 2/ring_count_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 2/ring_count_nbit.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1511303182404 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1511303182405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511303182562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511303184222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511303184222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511303185009 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511303185009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511303185009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511303185009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511303185308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 16:26:25 2017 " "Processing ended: Tue Nov 21 16:26:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511303185308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511303185308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511303185308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511303185308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1511303200312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511303200319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 16:26:31 2017 " "Processing started: Tue Nov 21 16:26:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511303200319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511303200319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3_task3 -c ring_count_3bit_sys " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3_task3 -c ring_count_3bit_sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511303200319 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511303208770 ""}
{ "Info" "0" "" "Project  = lab3_task3" {  } {  } 0 0 "Project  = lab3_task3" 0 0 "Fitter" 0 0 1511303208771 ""}
{ "Info" "0" "" "Revision = ring_count_3bit_sys" {  } {  } 0 0 "Revision = ring_count_3bit_sys" 0 0 "Fitter" 0 0 1511303208771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1511303209227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1511303209241 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ring_count_3bit_sys EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ring_count_3bit_sys\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511303209389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511303209532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511303209532 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511303210109 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511303210545 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511303210545 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511303210545 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511303210545 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511303210545 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511303210545 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511303210545 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511303210545 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511303210545 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511303210545 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera17/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511303210547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera17/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511303210547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera17/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511303210547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera17/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511303210547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera17/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511303210547 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511303210547 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511303210550 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 6 " "No exact pin location assignment(s) for 6 pins of 6 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1511303211339 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ring_count_3bit_sys.sdc " "Synopsys Design Constraints File file not found: 'ring_count_3bit_sys.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511303211623 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511303211623 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1511303211626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1511303211627 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511303211627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511303211663 ""}  } { { "ring_count_3bit_sys.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511303211663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint  " "Automatically promoted node clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511303211663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint~0 " "Destination node clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint~0" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511303211663 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511303211663 ""}  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511303211663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint  " "Automatically promoted node clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511303211663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint~0 " "Destination node clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint~0" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511303211663 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511303211663 ""}  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511303211663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint  " "Automatically promoted node clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511303211666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint~0 " "Destination node clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint~0" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511303211666 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511303211666 ""}  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511303211666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint  " "Automatically promoted node clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511303211666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint~0 " "Destination node clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint~0" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511303211666 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511303211666 ""}  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511303211666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint  " "Automatically promoted node clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511303211669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint~0 " "Destination node clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint~0" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511303211669 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511303211669 ""}  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511303211669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint  " "Automatically promoted node clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511303211669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint~0 " "Destination node clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint~0" {  } { { "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511303211669 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511303211669 ""}  } { { "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_50_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511303211669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint  " "Automatically promoted node clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511303211669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint~0 " "Destination node clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint~0" {  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511303211669 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511303211669 ""}  } { { "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" "" { Text "G:/ECE 370/Clock Divider/divide_by_10_counter.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511303211669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node rst~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511303211671 ""}  } { { "ring_count_3bit_sys.vhd" "" { Text "H:/ece 370/ece 370 github/lab 8/task 3/ring_count_3bit_sys.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511303211671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511303212273 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511303212273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511303212273 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511303212274 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511303212275 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511303212275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511303212275 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511303212275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511303212279 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1511303212279 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511303212279 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 1 3 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 1 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1511303212280 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1511303212280 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1511303212280 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511303212281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511303212281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511303212281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511303212281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511303212281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511303212281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511303212281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511303212281 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1511303212281 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1511303212281 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511303212305 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1511303212351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511303214861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511303214958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511303214993 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511303217354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511303217354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511303217948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "H:/ece 370/ece 370 github/lab 8/task 3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 12 { 0 ""} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1511303221124 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511303221124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1511303221613 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511303221613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511303221620 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1511303222033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511303222040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511303222377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511303222377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511303222766 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511303223269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/ece 370/ece 370 github/lab 8/task 3/output_files/ring_count_3bit_sys.fit.smsg " "Generated suppressed messages file H:/ece 370/ece 370 github/lab 8/task 3/output_files/ring_count_3bit_sys.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511303223994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1647 " "Peak virtual memory: 1647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511303225427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 16:27:05 2017 " "Processing ended: Tue Nov 21 16:27:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511303225427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511303225427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511303225427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511303225427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511303237718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511303237730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 16:27:17 2017 " "Processing started: Tue Nov 21 16:27:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511303237730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511303237730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3_task3 -c ring_count_3bit_sys " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3_task3 -c ring_count_3bit_sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511303237731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1511303242947 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511303245458 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511303245590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511303248196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 16:27:28 2017 " "Processing ended: Tue Nov 21 16:27:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511303248196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511303248196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511303248196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511303248196 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511303249204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511303260669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511303260677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 16:27:34 2017 " "Processing started: Tue Nov 21 16:27:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511303260677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303260677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3_task3 -c ring_count_3bit_sys " "Command: quartus_sta lab3_task3 -c ring_count_3bit_sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303260677 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511303269033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303269685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303269685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303269907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303269907 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ring_count_3bit_sys.sdc " "Synopsys Design Constraints File file not found: 'ring_count_3bit_sys.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303270688 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303270688 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511303270689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint " "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511303270689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint " "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511303270689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint " "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511303270689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint " "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511303270689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint " "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511303270689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint " "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511303270689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint " "create_clock -period 1.000 -name clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511303270689 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303270689 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303270692 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303270693 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511303270694 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511303270833 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511303270915 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303270915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.036 " "Worst-case setup slack is -2.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.036              -6.465 clk  " "   -2.036              -6.465 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.245              -2.022 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint  " "   -1.245              -2.022 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240              -2.021 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint  " "   -1.240              -2.021 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.216              -1.980 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint  " "   -1.216              -1.980 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.208              -1.898 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint  " "   -1.208              -1.898 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.188              -1.704 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint  " "   -1.188              -1.704 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.186              -2.170 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint  " "   -1.186              -2.170 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint  " "    0.097               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303270947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.390 " "Worst-case hold slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint  " "    0.390               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint  " "    0.402               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint  " "    0.402               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint  " "    0.402               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint  " "    0.403               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint  " "    0.403               0.000 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 clk  " "    0.435               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint  " "    0.443               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303270991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303270991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303271027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303271062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303271095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303271095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 clk  " "   -3.000             -10.710 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303271095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303271095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303271095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303271095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303271095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303271095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303271095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint  " "   -1.285              -3.855 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303271095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303271095 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511303271759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303271796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303272139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303272267 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511303272306 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303272306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.801 " "Worst-case setup slack is -1.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.801              -5.350 clk  " "   -1.801              -5.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076              -1.465 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint  " "   -1.076              -1.465 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075              -1.468 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint  " "   -1.075              -1.468 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.063              -1.458 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint  " "   -1.063              -1.458 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047              -1.202 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint  " "   -1.047              -1.202 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046              -1.475 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint  " "   -1.046              -1.475 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.022              -1.597 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint  " "   -1.022              -1.597 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint  " "    0.182               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303272354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint  " "    0.348               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint  " "    0.353               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint  " "    0.354               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint  " "    0.354               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint  " "    0.354               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint  " "    0.354               0.000 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clk  " "    0.392               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint  " "    0.401               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303272394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303272433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303272466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 clk  " "   -3.000             -10.710 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint  " "   -1.285              -5.140 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint  " "   -1.285              -3.855 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303272503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303272503 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511303273176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303273424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511303273426 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303273426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.530 " "Worst-case setup slack is -0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.530              -0.530 clk  " "   -0.530              -0.530 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483              -0.483 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint  " "   -0.483              -0.483 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -0.468 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint  " "   -0.468              -0.468 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -0.430 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint  " "   -0.430              -0.430 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428              -0.428 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint  " "   -0.428              -0.428 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362              -0.362 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint  " "   -0.362              -0.362 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -0.347 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint  " "   -0.347              -0.347 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint  " "    0.558               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303273464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint  " "    0.180               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint  " "    0.181               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint  " "    0.181               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint  " "    0.181               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint  " "    0.181               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint  " "    0.181               0.000 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clk  " "    0.196               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint  " "    0.201               0.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303273503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303273539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303273574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.372 clk  " "   -3.000              -9.372 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint  " "   -1.000              -4.000 clock_divider:clk_div\|divide_by_10_counter:cnt1\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint  " "   -1.000              -4.000 clock_divider:clk_div\|divide_by_10_counter:cnt2\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint  " "   -1.000              -4.000 clock_divider:clk_div\|divide_by_10_counter:cnt3\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint  " "   -1.000              -4.000 clock_divider:clk_div\|divide_by_10_counter:cnt4\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint  " "   -1.000              -4.000 clock_divider:clk_div\|divide_by_10_counter:cnt5\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint  " "   -1.000              -4.000 clock_divider:clk_div\|divide_by_50_counter:cnt6\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint  " "   -1.000              -3.000 clock_divider:clk_div\|divide_by_10_counter:cnt0\|qint " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511303273621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303273621 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303275513 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303275513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511303276123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 16:27:56 2017 " "Processing ended: Tue Nov 21 16:27:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511303276123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511303276123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511303276123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303276123 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus Prime Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511303279612 ""}
