Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Apr  7 03:08:08 2024
| Host             : Fred_Laptop running 64-bit major release  (build 9200)
| Command          : report_power -file poker_uart_power_routed.rpt -pb poker_uart_power_summary_routed.pb -rpx poker_uart_power_routed.rpx
| Design           : poker_uart
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.144        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.072        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        3 |       --- |             --- |
| Slice Logic              |     0.024 |    23542 |       --- |             --- |
|   LUT as Logic           |     0.022 |    15031 |     20800 |           72.26 |
|   CARRY4                 |     0.002 |     3250 |      8150 |           39.88 |
|   Register               |    <0.001 |     1263 |     41600 |            3.04 |
|   F7/F8 Muxes            |    <0.001 |      362 |     32600 |            1.11 |
|   LUT as Distributed RAM |    <0.001 |       16 |      9600 |            0.17 |
|   Others                 |     0.000 |      198 |       --- |             --- |
|   BUFG                   |     0.000 |        3 |        32 |            9.38 |
| Signals                  |     0.023 |    16392 |       --- |             --- |
| I/O                      |     0.016 |       51 |       106 |           48.11 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.144 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.066 |       0.056 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+------------+-----------------+
| Clock       | Domain     | Constraint (ns) |
+-------------+------------+-----------------+
| sys_clk_pin | clk_100MHz |            10.0 |
+-------------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| poker_uart                              |     0.072 |
|   CALL_DEBOUNCER                        |    <0.001 |
|   UART_UNIT                             |     0.002 |
|     BAUD_RATE_GEN                       |    <0.001 |
|     FIFO_RX_UNIT                        |    <0.001 |
|       memory_reg_0_3_0_5                |    <0.001 |
|       memory_reg_0_3_6_7                |    <0.001 |
|     FIFO_TX_UNIT                        |    <0.001 |
|       memory_reg_0_3_0_5                |    <0.001 |
|       memory_reg_0_3_6_7                |    <0.001 |
|     UART_RX_UNIT                        |    <0.001 |
|     UART_TX_UNIT                        |    <0.001 |
|   check_DEBOUNCER                       |    <0.001 |
|   clk1kHz                               |    <0.001 |
|   clk6p25Hz                             |    <0.001 |
|   fold_DEBOUNCER                        |    <0.001 |
|   gameplay                              |     0.004 |
|     flop1_N                             |    <0.001 |
|     flop1_S                             |    <0.001 |
|     flop2_N                             |    <0.001 |
|     flop2_S                             |    <0.001 |
|     flop3_N                             |    <0.001 |
|     flop3_S                             |    <0.001 |
|     hole1_N                             |    <0.001 |
|     hole1_S                             |    <0.001 |
|     hole2_N                             |    <0.001 |
|     hole2_S                             |    <0.001 |
|     lose                                |    <0.001 |
|       clk_1Hz                           |    <0.001 |
|     opp                                 |    <0.001 |
|     opp_hole1_N                         |    <0.001 |
|     opp_hole1_S                         |    <0.001 |
|     opp_hole2_N                         |    <0.001 |
|     opp_hole2_S                         |    <0.001 |
|     pot                                 |     0.002 |
|     river_N                             |    <0.001 |
|     river_S                             |    <0.001 |
|     small_big                           |    <0.001 |
|     starting_animation                  |    <0.001 |
|     turn_N                              |    <0.001 |
|     turn_S                              |    <0.001 |
|     win                                 |    <0.001 |
|       clk_1Hz                           |    <0.001 |
|   money                                 |     0.002 |
|   oled                                  |    <0.001 |
|   poker                                 |     0.035 |
|     nolabel_line196                     |     0.016 |
|       oppHandValueFunction              |     0.007 |
|         highCardFunction                |    <0.001 |
|         isFOAKFunction                  |     0.002 |
|         isFlushAndStraightFlushFunction |    <0.001 |
|         isFlushFunction                 |    <0.001 |
|         isFullHouseFunction             |    <0.001 |
|         isPairFunction                  |    <0.001 |
|         isStraightFunction              |    <0.001 |
|         isTOAKFunction                  |    <0.001 |
|         isTwoPairFunction               |    <0.001 |
|       playerHandValueFunction           |     0.007 |
|         highCardFunction                |    <0.001 |
|         isFOAKFunction                  |     0.002 |
|         isFlushAndStraightFlushFunction |    <0.001 |
|         isFlushFunction                 |    <0.001 |
|         isFullHouseFunction             |     0.001 |
|         isPairFunction                  |    <0.001 |
|         isStraightFunction              |    <0.001 |
|         isTOAKFunction                  |    <0.001 |
|         isTwoPairFunction               |    <0.001 |
|     rng                                 |     0.002 |
|       cc                                |    <0.001 |
|       lfsr1                             |    <0.001 |
|       lfsr2                             |    <0.001 |
|   raise_DEBOUNCER                       |     0.001 |
+-----------------------------------------+-----------+


